
Zitler-Deb-Thiele.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000080c8  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005c0  08008278  08008278  00009278  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008838  08008838  0000a1e4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008838  08008838  00009838  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008840  08008840  0000a1e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008840  08008840  00009840  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008844  08008844  00009844  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e4  20000000  08008848  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a1e4  2**0
                  CONTENTS
 10 .bss          0002f0cc  200001e4  200001e4  0000a1e4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  2002f2b0  2002f2b0  0000a1e4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a1e4  2**0
                  CONTENTS, READONLY
 13 .debug_info   000097e2  00000000  00000000  0000a214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001be5  00000000  00000000  000139f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000888  00000000  00000000  000155e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000673  00000000  00000000  00015e68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000240cb  00000000  00000000  000164db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000aa6f  00000000  00000000  0003a5a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d5040  00000000  00000000  00045015  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0011a055  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000355c  00000000  00000000  0011a098  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  0011d5f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08008260 	.word	0x08008260

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001e8 	.word	0x200001e8
 80001ec:	08008260 	.word	0x08008260

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2f>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bd0:	bf24      	itt	cs
 8000bd2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bd6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bda:	d90d      	bls.n	8000bf8 <__aeabi_d2f+0x30>
 8000bdc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000be0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000be4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000be8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf0:	bf08      	it	eq
 8000bf2:	f020 0001 	biceq.w	r0, r0, #1
 8000bf6:	4770      	bx	lr
 8000bf8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bfc:	d121      	bne.n	8000c42 <__aeabi_d2f+0x7a>
 8000bfe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c02:	bfbc      	itt	lt
 8000c04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c08:	4770      	bxlt	lr
 8000c0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c12:	f1c2 0218 	rsb	r2, r2, #24
 8000c16:	f1c2 0c20 	rsb	ip, r2, #32
 8000c1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c22:	bf18      	it	ne
 8000c24:	f040 0001 	orrne.w	r0, r0, #1
 8000c28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c34:	ea40 000c 	orr.w	r0, r0, ip
 8000c38:	fa23 f302 	lsr.w	r3, r3, r2
 8000c3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c40:	e7cc      	b.n	8000bdc <__aeabi_d2f+0x14>
 8000c42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c46:	d107      	bne.n	8000c58 <__aeabi_d2f+0x90>
 8000c48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c4c:	bf1e      	ittt	ne
 8000c4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c56:	4770      	bxne	lr
 8000c58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop

08000c68 <__aeabi_uldivmod>:
 8000c68:	b953      	cbnz	r3, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6a:	b94a      	cbnz	r2, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6c:	2900      	cmp	r1, #0
 8000c6e:	bf08      	it	eq
 8000c70:	2800      	cmpeq	r0, #0
 8000c72:	bf1c      	itt	ne
 8000c74:	f04f 31ff 	movne.w	r1, #4294967295
 8000c78:	f04f 30ff 	movne.w	r0, #4294967295
 8000c7c:	f000 b988 	b.w	8000f90 <__aeabi_idiv0>
 8000c80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c88:	f000 f806 	bl	8000c98 <__udivmoddi4>
 8000c8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c94:	b004      	add	sp, #16
 8000c96:	4770      	bx	lr

08000c98 <__udivmoddi4>:
 8000c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c9c:	9d08      	ldr	r5, [sp, #32]
 8000c9e:	468e      	mov	lr, r1
 8000ca0:	4604      	mov	r4, r0
 8000ca2:	4688      	mov	r8, r1
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d14a      	bne.n	8000d3e <__udivmoddi4+0xa6>
 8000ca8:	428a      	cmp	r2, r1
 8000caa:	4617      	mov	r7, r2
 8000cac:	d962      	bls.n	8000d74 <__udivmoddi4+0xdc>
 8000cae:	fab2 f682 	clz	r6, r2
 8000cb2:	b14e      	cbz	r6, 8000cc8 <__udivmoddi4+0x30>
 8000cb4:	f1c6 0320 	rsb	r3, r6, #32
 8000cb8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cbc:	fa20 f303 	lsr.w	r3, r0, r3
 8000cc0:	40b7      	lsls	r7, r6
 8000cc2:	ea43 0808 	orr.w	r8, r3, r8
 8000cc6:	40b4      	lsls	r4, r6
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	fa1f fc87 	uxth.w	ip, r7
 8000cd0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cd4:	0c23      	lsrs	r3, r4, #16
 8000cd6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cda:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cde:	fb01 f20c 	mul.w	r2, r1, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d909      	bls.n	8000cfa <__udivmoddi4+0x62>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cec:	f080 80ea 	bcs.w	8000ec4 <__udivmoddi4+0x22c>
 8000cf0:	429a      	cmp	r2, r3
 8000cf2:	f240 80e7 	bls.w	8000ec4 <__udivmoddi4+0x22c>
 8000cf6:	3902      	subs	r1, #2
 8000cf8:	443b      	add	r3, r7
 8000cfa:	1a9a      	subs	r2, r3, r2
 8000cfc:	b2a3      	uxth	r3, r4
 8000cfe:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d02:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d06:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d0a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d0e:	459c      	cmp	ip, r3
 8000d10:	d909      	bls.n	8000d26 <__udivmoddi4+0x8e>
 8000d12:	18fb      	adds	r3, r7, r3
 8000d14:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d18:	f080 80d6 	bcs.w	8000ec8 <__udivmoddi4+0x230>
 8000d1c:	459c      	cmp	ip, r3
 8000d1e:	f240 80d3 	bls.w	8000ec8 <__udivmoddi4+0x230>
 8000d22:	443b      	add	r3, r7
 8000d24:	3802      	subs	r0, #2
 8000d26:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d2a:	eba3 030c 	sub.w	r3, r3, ip
 8000d2e:	2100      	movs	r1, #0
 8000d30:	b11d      	cbz	r5, 8000d3a <__udivmoddi4+0xa2>
 8000d32:	40f3      	lsrs	r3, r6
 8000d34:	2200      	movs	r2, #0
 8000d36:	e9c5 3200 	strd	r3, r2, [r5]
 8000d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d905      	bls.n	8000d4e <__udivmoddi4+0xb6>
 8000d42:	b10d      	cbz	r5, 8000d48 <__udivmoddi4+0xb0>
 8000d44:	e9c5 0100 	strd	r0, r1, [r5]
 8000d48:	2100      	movs	r1, #0
 8000d4a:	4608      	mov	r0, r1
 8000d4c:	e7f5      	b.n	8000d3a <__udivmoddi4+0xa2>
 8000d4e:	fab3 f183 	clz	r1, r3
 8000d52:	2900      	cmp	r1, #0
 8000d54:	d146      	bne.n	8000de4 <__udivmoddi4+0x14c>
 8000d56:	4573      	cmp	r3, lr
 8000d58:	d302      	bcc.n	8000d60 <__udivmoddi4+0xc8>
 8000d5a:	4282      	cmp	r2, r0
 8000d5c:	f200 8105 	bhi.w	8000f6a <__udivmoddi4+0x2d2>
 8000d60:	1a84      	subs	r4, r0, r2
 8000d62:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d66:	2001      	movs	r0, #1
 8000d68:	4690      	mov	r8, r2
 8000d6a:	2d00      	cmp	r5, #0
 8000d6c:	d0e5      	beq.n	8000d3a <__udivmoddi4+0xa2>
 8000d6e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d72:	e7e2      	b.n	8000d3a <__udivmoddi4+0xa2>
 8000d74:	2a00      	cmp	r2, #0
 8000d76:	f000 8090 	beq.w	8000e9a <__udivmoddi4+0x202>
 8000d7a:	fab2 f682 	clz	r6, r2
 8000d7e:	2e00      	cmp	r6, #0
 8000d80:	f040 80a4 	bne.w	8000ecc <__udivmoddi4+0x234>
 8000d84:	1a8a      	subs	r2, r1, r2
 8000d86:	0c03      	lsrs	r3, r0, #16
 8000d88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d8c:	b280      	uxth	r0, r0
 8000d8e:	b2bc      	uxth	r4, r7
 8000d90:	2101      	movs	r1, #1
 8000d92:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d96:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d9a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d9e:	fb04 f20c 	mul.w	r2, r4, ip
 8000da2:	429a      	cmp	r2, r3
 8000da4:	d907      	bls.n	8000db6 <__udivmoddi4+0x11e>
 8000da6:	18fb      	adds	r3, r7, r3
 8000da8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000dac:	d202      	bcs.n	8000db4 <__udivmoddi4+0x11c>
 8000dae:	429a      	cmp	r2, r3
 8000db0:	f200 80e0 	bhi.w	8000f74 <__udivmoddi4+0x2dc>
 8000db4:	46c4      	mov	ip, r8
 8000db6:	1a9b      	subs	r3, r3, r2
 8000db8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dbc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000dc0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000dc4:	fb02 f404 	mul.w	r4, r2, r4
 8000dc8:	429c      	cmp	r4, r3
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x144>
 8000dcc:	18fb      	adds	r3, r7, r3
 8000dce:	f102 30ff 	add.w	r0, r2, #4294967295
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x142>
 8000dd4:	429c      	cmp	r4, r3
 8000dd6:	f200 80ca 	bhi.w	8000f6e <__udivmoddi4+0x2d6>
 8000dda:	4602      	mov	r2, r0
 8000ddc:	1b1b      	subs	r3, r3, r4
 8000dde:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000de2:	e7a5      	b.n	8000d30 <__udivmoddi4+0x98>
 8000de4:	f1c1 0620 	rsb	r6, r1, #32
 8000de8:	408b      	lsls	r3, r1
 8000dea:	fa22 f706 	lsr.w	r7, r2, r6
 8000dee:	431f      	orrs	r7, r3
 8000df0:	fa0e f401 	lsl.w	r4, lr, r1
 8000df4:	fa20 f306 	lsr.w	r3, r0, r6
 8000df8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dfc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e00:	4323      	orrs	r3, r4
 8000e02:	fa00 f801 	lsl.w	r8, r0, r1
 8000e06:	fa1f fc87 	uxth.w	ip, r7
 8000e0a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e0e:	0c1c      	lsrs	r4, r3, #16
 8000e10:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e14:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e18:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e1c:	45a6      	cmp	lr, r4
 8000e1e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e22:	d909      	bls.n	8000e38 <__udivmoddi4+0x1a0>
 8000e24:	193c      	adds	r4, r7, r4
 8000e26:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e2a:	f080 809c 	bcs.w	8000f66 <__udivmoddi4+0x2ce>
 8000e2e:	45a6      	cmp	lr, r4
 8000e30:	f240 8099 	bls.w	8000f66 <__udivmoddi4+0x2ce>
 8000e34:	3802      	subs	r0, #2
 8000e36:	443c      	add	r4, r7
 8000e38:	eba4 040e 	sub.w	r4, r4, lr
 8000e3c:	fa1f fe83 	uxth.w	lr, r3
 8000e40:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e44:	fb09 4413 	mls	r4, r9, r3, r4
 8000e48:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e4c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e50:	45a4      	cmp	ip, r4
 8000e52:	d908      	bls.n	8000e66 <__udivmoddi4+0x1ce>
 8000e54:	193c      	adds	r4, r7, r4
 8000e56:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e5a:	f080 8082 	bcs.w	8000f62 <__udivmoddi4+0x2ca>
 8000e5e:	45a4      	cmp	ip, r4
 8000e60:	d97f      	bls.n	8000f62 <__udivmoddi4+0x2ca>
 8000e62:	3b02      	subs	r3, #2
 8000e64:	443c      	add	r4, r7
 8000e66:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e6a:	eba4 040c 	sub.w	r4, r4, ip
 8000e6e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e72:	4564      	cmp	r4, ip
 8000e74:	4673      	mov	r3, lr
 8000e76:	46e1      	mov	r9, ip
 8000e78:	d362      	bcc.n	8000f40 <__udivmoddi4+0x2a8>
 8000e7a:	d05f      	beq.n	8000f3c <__udivmoddi4+0x2a4>
 8000e7c:	b15d      	cbz	r5, 8000e96 <__udivmoddi4+0x1fe>
 8000e7e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e82:	eb64 0409 	sbc.w	r4, r4, r9
 8000e86:	fa04 f606 	lsl.w	r6, r4, r6
 8000e8a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e8e:	431e      	orrs	r6, r3
 8000e90:	40cc      	lsrs	r4, r1
 8000e92:	e9c5 6400 	strd	r6, r4, [r5]
 8000e96:	2100      	movs	r1, #0
 8000e98:	e74f      	b.n	8000d3a <__udivmoddi4+0xa2>
 8000e9a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e9e:	0c01      	lsrs	r1, r0, #16
 8000ea0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ea4:	b280      	uxth	r0, r0
 8000ea6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000eaa:	463b      	mov	r3, r7
 8000eac:	4638      	mov	r0, r7
 8000eae:	463c      	mov	r4, r7
 8000eb0:	46b8      	mov	r8, r7
 8000eb2:	46be      	mov	lr, r7
 8000eb4:	2620      	movs	r6, #32
 8000eb6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eba:	eba2 0208 	sub.w	r2, r2, r8
 8000ebe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ec2:	e766      	b.n	8000d92 <__udivmoddi4+0xfa>
 8000ec4:	4601      	mov	r1, r0
 8000ec6:	e718      	b.n	8000cfa <__udivmoddi4+0x62>
 8000ec8:	4610      	mov	r0, r2
 8000eca:	e72c      	b.n	8000d26 <__udivmoddi4+0x8e>
 8000ecc:	f1c6 0220 	rsb	r2, r6, #32
 8000ed0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ed4:	40b7      	lsls	r7, r6
 8000ed6:	40b1      	lsls	r1, r6
 8000ed8:	fa20 f202 	lsr.w	r2, r0, r2
 8000edc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ee0:	430a      	orrs	r2, r1
 8000ee2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ee6:	b2bc      	uxth	r4, r7
 8000ee8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000eec:	0c11      	lsrs	r1, r2, #16
 8000eee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef2:	fb08 f904 	mul.w	r9, r8, r4
 8000ef6:	40b0      	lsls	r0, r6
 8000ef8:	4589      	cmp	r9, r1
 8000efa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000efe:	b280      	uxth	r0, r0
 8000f00:	d93e      	bls.n	8000f80 <__udivmoddi4+0x2e8>
 8000f02:	1879      	adds	r1, r7, r1
 8000f04:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f08:	d201      	bcs.n	8000f0e <__udivmoddi4+0x276>
 8000f0a:	4589      	cmp	r9, r1
 8000f0c:	d81f      	bhi.n	8000f4e <__udivmoddi4+0x2b6>
 8000f0e:	eba1 0109 	sub.w	r1, r1, r9
 8000f12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f16:	fb09 f804 	mul.w	r8, r9, r4
 8000f1a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f1e:	b292      	uxth	r2, r2
 8000f20:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f24:	4542      	cmp	r2, r8
 8000f26:	d229      	bcs.n	8000f7c <__udivmoddi4+0x2e4>
 8000f28:	18ba      	adds	r2, r7, r2
 8000f2a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f2e:	d2c4      	bcs.n	8000eba <__udivmoddi4+0x222>
 8000f30:	4542      	cmp	r2, r8
 8000f32:	d2c2      	bcs.n	8000eba <__udivmoddi4+0x222>
 8000f34:	f1a9 0102 	sub.w	r1, r9, #2
 8000f38:	443a      	add	r2, r7
 8000f3a:	e7be      	b.n	8000eba <__udivmoddi4+0x222>
 8000f3c:	45f0      	cmp	r8, lr
 8000f3e:	d29d      	bcs.n	8000e7c <__udivmoddi4+0x1e4>
 8000f40:	ebbe 0302 	subs.w	r3, lr, r2
 8000f44:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f48:	3801      	subs	r0, #1
 8000f4a:	46e1      	mov	r9, ip
 8000f4c:	e796      	b.n	8000e7c <__udivmoddi4+0x1e4>
 8000f4e:	eba7 0909 	sub.w	r9, r7, r9
 8000f52:	4449      	add	r1, r9
 8000f54:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f58:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f5c:	fb09 f804 	mul.w	r8, r9, r4
 8000f60:	e7db      	b.n	8000f1a <__udivmoddi4+0x282>
 8000f62:	4673      	mov	r3, lr
 8000f64:	e77f      	b.n	8000e66 <__udivmoddi4+0x1ce>
 8000f66:	4650      	mov	r0, sl
 8000f68:	e766      	b.n	8000e38 <__udivmoddi4+0x1a0>
 8000f6a:	4608      	mov	r0, r1
 8000f6c:	e6fd      	b.n	8000d6a <__udivmoddi4+0xd2>
 8000f6e:	443b      	add	r3, r7
 8000f70:	3a02      	subs	r2, #2
 8000f72:	e733      	b.n	8000ddc <__udivmoddi4+0x144>
 8000f74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f78:	443b      	add	r3, r7
 8000f7a:	e71c      	b.n	8000db6 <__udivmoddi4+0x11e>
 8000f7c:	4649      	mov	r1, r9
 8000f7e:	e79c      	b.n	8000eba <__udivmoddi4+0x222>
 8000f80:	eba1 0109 	sub.w	r1, r1, r9
 8000f84:	46c4      	mov	ip, r8
 8000f86:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f8a:	fb09 f804 	mul.w	r8, r9, r4
 8000f8e:	e7c4      	b.n	8000f1a <__udivmoddi4+0x282>

08000f90 <__aeabi_idiv0>:
 8000f90:	4770      	bx	lr
 8000f92:	bf00      	nop

08000f94 <initialize_bounds>:
float crossover_prob = 0.6;
float mutation_prob = 0.05;
int rate_local_search = 30;
float step_size = 0.02;

void initialize_bounds() {
 8000f94:	b480      	push	{r7}
 8000f96:	b083      	sub	sp, #12
 8000f98:	af00      	add	r7, sp, #0
    for (int i = 0; i < NV; i++) {
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	607b      	str	r3, [r7, #4]
 8000f9e:	e010      	b.n	8000fc2 <initialize_bounds+0x2e>
        lb[i] = 0.0;
 8000fa0:	4a0d      	ldr	r2, [pc, #52]	@ (8000fd8 <initialize_bounds+0x44>)
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	009b      	lsls	r3, r3, #2
 8000fa6:	4413      	add	r3, r2
 8000fa8:	f04f 0200 	mov.w	r2, #0
 8000fac:	601a      	str	r2, [r3, #0]
        ub[i] = 1.0;
 8000fae:	4a0b      	ldr	r2, [pc, #44]	@ (8000fdc <initialize_bounds+0x48>)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	009b      	lsls	r3, r3, #2
 8000fb4:	4413      	add	r3, r2
 8000fb6:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8000fba:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < NV; i++) {
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	3301      	adds	r3, #1
 8000fc0:	607b      	str	r3, [r7, #4]
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	2b1d      	cmp	r3, #29
 8000fc6:	ddeb      	ble.n	8000fa0 <initialize_bounds+0xc>
    }
}
 8000fc8:	bf00      	nop
 8000fca:	bf00      	nop
 8000fcc:	370c      	adds	r7, #12
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd4:	4770      	bx	lr
 8000fd6:	bf00      	nop
 8000fd8:	20000200 	.word	0x20000200
 8000fdc:	20000278 	.word	0x20000278

08000fe0 <trng_rand>:

uint32_t trng_rand() {
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b082      	sub	sp, #8
 8000fe4:	af00      	add	r7, sp, #0
    uint32_t value;
    HAL_RNG_GenerateRandomNumber(&hrng, &value);
 8000fe6:	1d3b      	adds	r3, r7, #4
 8000fe8:	4619      	mov	r1, r3
 8000fea:	4804      	ldr	r0, [pc, #16]	@ (8000ffc <trng_rand+0x1c>)
 8000fec:	f002 fd4c 	bl	8003a88 <HAL_RNG_GenerateRandomNumber>
    return value;
 8000ff0:	687b      	ldr	r3, [r7, #4]
}
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	3708      	adds	r7, #8
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	200002f0 	.word	0x200002f0

08001000 <rand01>:

float rand01() {
 8001000:	b580      	push	{r7, lr}
 8001002:	af00      	add	r7, sp, #0
    return (float)trng_rand() / (float)0xFFFFFFFF;
 8001004:	f7ff ffec 	bl	8000fe0 <trng_rand>
 8001008:	ee07 0a90 	vmov	s15, r0
 800100c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001010:	ed9f 7a04 	vldr	s14, [pc, #16]	@ 8001024 <rand01+0x24>
 8001014:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001018:	eef0 7a66 	vmov.f32	s15, s13
}
 800101c:	eeb0 0a67 	vmov.f32	s0, s15
 8001020:	bd80      	pop	{r7, pc}
 8001022:	bf00      	nop
 8001024:	4f800000 	.word	0x4f800000

08001028 <rand_range>:

float rand_range(float min, float max) {
 8001028:	b580      	push	{r7, lr}
 800102a:	ed2d 8b02 	vpush	{d8}
 800102e:	b082      	sub	sp, #8
 8001030:	af00      	add	r7, sp, #0
 8001032:	ed87 0a01 	vstr	s0, [r7, #4]
 8001036:	edc7 0a00 	vstr	s1, [r7]
    return min + (max - min) * rand01();
 800103a:	ed97 7a00 	vldr	s14, [r7]
 800103e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001042:	ee37 8a67 	vsub.f32	s16, s14, s15
 8001046:	f7ff ffdb 	bl	8001000 <rand01>
 800104a:	eef0 7a40 	vmov.f32	s15, s0
 800104e:	ee28 7a27 	vmul.f32	s14, s16, s15
 8001052:	edd7 7a01 	vldr	s15, [r7, #4]
 8001056:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 800105a:	eeb0 0a67 	vmov.f32	s0, s15
 800105e:	3708      	adds	r7, #8
 8001060:	46bd      	mov	sp, r7
 8001062:	ecbd 8b02 	vpop	{d8}
 8001066:	bd80      	pop	{r7, pc}

08001068 <random_population>:

void random_population(Population *pop) {
 8001068:	b580      	push	{r7, lr}
 800106a:	b084      	sub	sp, #16
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < POP_SIZE; i++) {
 8001070:	2300      	movs	r3, #0
 8001072:	60fb      	str	r3, [r7, #12]
 8001074:	e028      	b.n	80010c8 <random_population+0x60>
        for (int j = 0; j < NV; j++) {
 8001076:	2300      	movs	r3, #0
 8001078:	60bb      	str	r3, [r7, #8]
 800107a:	e01f      	b.n	80010bc <random_population+0x54>
            pop->solutions[i].x[j] = rand_range(lb[j], ub[j]);
 800107c:	4a19      	ldr	r2, [pc, #100]	@ (80010e4 <random_population+0x7c>)
 800107e:	68bb      	ldr	r3, [r7, #8]
 8001080:	009b      	lsls	r3, r3, #2
 8001082:	4413      	add	r3, r2
 8001084:	edd3 7a00 	vldr	s15, [r3]
 8001088:	4a17      	ldr	r2, [pc, #92]	@ (80010e8 <random_population+0x80>)
 800108a:	68bb      	ldr	r3, [r7, #8]
 800108c:	009b      	lsls	r3, r3, #2
 800108e:	4413      	add	r3, r2
 8001090:	ed93 7a00 	vldr	s14, [r3]
 8001094:	eef0 0a47 	vmov.f32	s1, s14
 8001098:	eeb0 0a67 	vmov.f32	s0, s15
 800109c:	f7ff ffc4 	bl	8001028 <rand_range>
 80010a0:	eef0 7a40 	vmov.f32	s15, s0
 80010a4:	687a      	ldr	r2, [r7, #4]
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	0159      	lsls	r1, r3, #5
 80010aa:	68bb      	ldr	r3, [r7, #8]
 80010ac:	440b      	add	r3, r1
 80010ae:	009b      	lsls	r3, r3, #2
 80010b0:	4413      	add	r3, r2
 80010b2:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < NV; j++) {
 80010b6:	68bb      	ldr	r3, [r7, #8]
 80010b8:	3301      	adds	r3, #1
 80010ba:	60bb      	str	r3, [r7, #8]
 80010bc:	68bb      	ldr	r3, [r7, #8]
 80010be:	2b1d      	cmp	r3, #29
 80010c0:	dddc      	ble.n	800107c <random_population+0x14>
    for (int i = 0; i < POP_SIZE; i++) {
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	3301      	adds	r3, #1
 80010c6:	60fb      	str	r3, [r7, #12]
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	2b63      	cmp	r3, #99	@ 0x63
 80010cc:	ddd3      	ble.n	8001076 <random_population+0xe>
        }
    }
    pop->size = POP_SIZE;
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 80010d4:	461a      	mov	r2, r3
 80010d6:	2364      	movs	r3, #100	@ 0x64
 80010d8:	f8c2 3600 	str.w	r3, [r2, #1536]	@ 0x600
}
 80010dc:	bf00      	nop
 80010de:	3710      	adds	r7, #16
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	20000200 	.word	0x20000200
 80010e8:	20000278 	.word	0x20000278
 80010ec:	00000000 	.word	0x00000000

080010f0 <evaluate>:

void evaluate(Solution *sol) {
 80010f0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80010f4:	b088      	sub	sp, #32
 80010f6:	af00      	add	r7, sp, #0
 80010f8:	6078      	str	r0, [r7, #4]
    float f1 = sol->x[0];
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	617b      	str	r3, [r7, #20]

    float g = 1.0;
 8001100:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001104:	613b      	str	r3, [r7, #16]
    float sum = 0.0;
 8001106:	f04f 0300 	mov.w	r3, #0
 800110a:	61fb      	str	r3, [r7, #28]
    for (int i = 1; i < NV; i++) {
 800110c:	2301      	movs	r3, #1
 800110e:	61bb      	str	r3, [r7, #24]
 8001110:	e00e      	b.n	8001130 <evaluate+0x40>
        sum += sol->x[i];
 8001112:	687a      	ldr	r2, [r7, #4]
 8001114:	69bb      	ldr	r3, [r7, #24]
 8001116:	009b      	lsls	r3, r3, #2
 8001118:	4413      	add	r3, r2
 800111a:	edd3 7a00 	vldr	s15, [r3]
 800111e:	ed97 7a07 	vldr	s14, [r7, #28]
 8001122:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001126:	edc7 7a07 	vstr	s15, [r7, #28]
    for (int i = 1; i < NV; i++) {
 800112a:	69bb      	ldr	r3, [r7, #24]
 800112c:	3301      	adds	r3, #1
 800112e:	61bb      	str	r3, [r7, #24]
 8001130:	69bb      	ldr	r3, [r7, #24]
 8001132:	2b1d      	cmp	r3, #29
 8001134:	dded      	ble.n	8001112 <evaluate+0x22>
    }
    g += 9.0 * sum / (NV - 1);
 8001136:	6938      	ldr	r0, [r7, #16]
 8001138:	f7ff fa16 	bl	8000568 <__aeabi_f2d>
 800113c:	4604      	mov	r4, r0
 800113e:	460d      	mov	r5, r1
 8001140:	69f8      	ldr	r0, [r7, #28]
 8001142:	f7ff fa11 	bl	8000568 <__aeabi_f2d>
 8001146:	f04f 0200 	mov.w	r2, #0
 800114a:	4b3b      	ldr	r3, [pc, #236]	@ (8001238 <evaluate+0x148>)
 800114c:	f7ff fa64 	bl	8000618 <__aeabi_dmul>
 8001150:	4602      	mov	r2, r0
 8001152:	460b      	mov	r3, r1
 8001154:	4610      	mov	r0, r2
 8001156:	4619      	mov	r1, r3
 8001158:	f04f 0200 	mov.w	r2, #0
 800115c:	4b37      	ldr	r3, [pc, #220]	@ (800123c <evaluate+0x14c>)
 800115e:	f7ff fb85 	bl	800086c <__aeabi_ddiv>
 8001162:	4602      	mov	r2, r0
 8001164:	460b      	mov	r3, r1
 8001166:	4620      	mov	r0, r4
 8001168:	4629      	mov	r1, r5
 800116a:	f7ff f89f 	bl	80002ac <__adddf3>
 800116e:	4602      	mov	r2, r0
 8001170:	460b      	mov	r3, r1
 8001172:	4610      	mov	r0, r2
 8001174:	4619      	mov	r1, r3
 8001176:	f7ff fd27 	bl	8000bc8 <__aeabi_d2f>
 800117a:	4603      	mov	r3, r0
 800117c:	613b      	str	r3, [r7, #16]

    float ratio = f1 / g;
 800117e:	edd7 6a05 	vldr	s13, [r7, #20]
 8001182:	ed97 7a04 	vldr	s14, [r7, #16]
 8001186:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800118a:	edc7 7a03 	vstr	s15, [r7, #12]
    float h = 1.0 - sqrt(ratio) - ratio * sin(10.0 * PI * f1);
 800118e:	68f8      	ldr	r0, [r7, #12]
 8001190:	f7ff f9ea 	bl	8000568 <__aeabi_f2d>
 8001194:	4602      	mov	r2, r0
 8001196:	460b      	mov	r3, r1
 8001198:	ec43 2b10 	vmov	d0, r2, r3
 800119c:	f005 ff36 	bl	800700c <sqrt>
 80011a0:	ec53 2b10 	vmov	r2, r3, d0
 80011a4:	f04f 0000 	mov.w	r0, #0
 80011a8:	4925      	ldr	r1, [pc, #148]	@ (8001240 <evaluate+0x150>)
 80011aa:	f7ff f87d 	bl	80002a8 <__aeabi_dsub>
 80011ae:	4602      	mov	r2, r0
 80011b0:	460b      	mov	r3, r1
 80011b2:	4690      	mov	r8, r2
 80011b4:	4699      	mov	r9, r3
 80011b6:	68f8      	ldr	r0, [r7, #12]
 80011b8:	f7ff f9d6 	bl	8000568 <__aeabi_f2d>
 80011bc:	4604      	mov	r4, r0
 80011be:	460d      	mov	r5, r1
 80011c0:	6978      	ldr	r0, [r7, #20]
 80011c2:	f7ff f9d1 	bl	8000568 <__aeabi_f2d>
 80011c6:	a31a      	add	r3, pc, #104	@ (adr r3, 8001230 <evaluate+0x140>)
 80011c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011cc:	f7ff fa24 	bl	8000618 <__aeabi_dmul>
 80011d0:	4602      	mov	r2, r0
 80011d2:	460b      	mov	r3, r1
 80011d4:	ec43 2b17 	vmov	d7, r2, r3
 80011d8:	eeb0 0a47 	vmov.f32	s0, s14
 80011dc:	eef0 0a67 	vmov.f32	s1, s15
 80011e0:	f005 ff42 	bl	8007068 <sin>
 80011e4:	ec53 2b10 	vmov	r2, r3, d0
 80011e8:	4620      	mov	r0, r4
 80011ea:	4629      	mov	r1, r5
 80011ec:	f7ff fa14 	bl	8000618 <__aeabi_dmul>
 80011f0:	4602      	mov	r2, r0
 80011f2:	460b      	mov	r3, r1
 80011f4:	4640      	mov	r0, r8
 80011f6:	4649      	mov	r1, r9
 80011f8:	f7ff f856 	bl	80002a8 <__aeabi_dsub>
 80011fc:	4602      	mov	r2, r0
 80011fe:	460b      	mov	r3, r1
 8001200:	4610      	mov	r0, r2
 8001202:	4619      	mov	r1, r3
 8001204:	f7ff fce0 	bl	8000bc8 <__aeabi_d2f>
 8001208:	4603      	mov	r3, r0
 800120a:	60bb      	str	r3, [r7, #8]

    sol->fitness[0] = f1;
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	697a      	ldr	r2, [r7, #20]
 8001210:	679a      	str	r2, [r3, #120]	@ 0x78
    sol->fitness[1] = g * h;
 8001212:	ed97 7a04 	vldr	s14, [r7, #16]
 8001216:	edd7 7a02 	vldr	s15, [r7, #8]
 800121a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	edc3 7a1f 	vstr	s15, [r3, #124]	@ 0x7c
}
 8001224:	bf00      	nop
 8001226:	3720      	adds	r7, #32
 8001228:	46bd      	mov	sp, r7
 800122a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800122e:	bf00      	nop
 8001230:	2955385e 	.word	0x2955385e
 8001234:	403f6a7a 	.word	0x403f6a7a
 8001238:	40220000 	.word	0x40220000
 800123c:	403d0000 	.word	0x403d0000
 8001240:	3ff00000 	.word	0x3ff00000

08001244 <crossover>:

void crossover(Population *pop, Population *offspring) {
 8001244:	b580      	push	{r7, lr}
 8001246:	b088      	sub	sp, #32
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
 800124c:	6039      	str	r1, [r7, #0]
    offspring->size = 0;
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 8001254:	461a      	mov	r2, r3
 8001256:	2300      	movs	r3, #0
 8001258:	f8c2 3600 	str.w	r3, [r2, #1536]	@ 0x600
    for (int i = 0; i < pop->size / 2; i++) {
 800125c:	2300      	movs	r3, #0
 800125e:	61fb      	str	r3, [r7, #28]
 8001260:	e0cf      	b.n	8001402 <crossover+0x1be>
        if (rand01() < crossover_prob) {
 8001262:	f7ff fecd 	bl	8001000 <rand01>
 8001266:	eeb0 7a40 	vmov.f32	s14, s0
 800126a:	4b6f      	ldr	r3, [pc, #444]	@ (8001428 <crossover+0x1e4>)
 800126c:	edd3 7a00 	vldr	s15, [r3]
 8001270:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001274:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001278:	f140 80c0 	bpl.w	80013fc <crossover+0x1b8>
            int r1 = trng_rand() % pop->size;
 800127c:	f7ff feb0 	bl	8000fe0 <trng_rand>
 8001280:	4603      	mov	r3, r0
 8001282:	687a      	ldr	r2, [r7, #4]
 8001284:	f502 4210 	add.w	r2, r2, #36864	@ 0x9000
 8001288:	f8d2 2600 	ldr.w	r2, [r2, #1536]	@ 0x600
 800128c:	fbb3 f1f2 	udiv	r1, r3, r2
 8001290:	fb01 f202 	mul.w	r2, r1, r2
 8001294:	1a9b      	subs	r3, r3, r2
 8001296:	613b      	str	r3, [r7, #16]
            int r2 = trng_rand() % pop->size;
 8001298:	f7ff fea2 	bl	8000fe0 <trng_rand>
 800129c:	4603      	mov	r3, r0
 800129e:	687a      	ldr	r2, [r7, #4]
 80012a0:	f502 4210 	add.w	r2, r2, #36864	@ 0x9000
 80012a4:	f8d2 2600 	ldr.w	r2, [r2, #1536]	@ 0x600
 80012a8:	fbb3 f1f2 	udiv	r1, r3, r2
 80012ac:	fb01 f202 	mul.w	r2, r1, r2
 80012b0:	1a9b      	subs	r3, r3, r2
 80012b2:	61bb      	str	r3, [r7, #24]
            while (r1 == r2) {
 80012b4:	e00d      	b.n	80012d2 <crossover+0x8e>
                r2 = trng_rand() % pop->size;
 80012b6:	f7ff fe93 	bl	8000fe0 <trng_rand>
 80012ba:	4603      	mov	r3, r0
 80012bc:	687a      	ldr	r2, [r7, #4]
 80012be:	f502 4210 	add.w	r2, r2, #36864	@ 0x9000
 80012c2:	f8d2 2600 	ldr.w	r2, [r2, #1536]	@ 0x600
 80012c6:	fbb3 f1f2 	udiv	r1, r3, r2
 80012ca:	fb01 f202 	mul.w	r2, r1, r2
 80012ce:	1a9b      	subs	r3, r3, r2
 80012d0:	61bb      	str	r3, [r7, #24]
            while (r1 == r2) {
 80012d2:	693a      	ldr	r2, [r7, #16]
 80012d4:	69bb      	ldr	r3, [r7, #24]
 80012d6:	429a      	cmp	r2, r3
 80012d8:	d0ed      	beq.n	80012b6 <crossover+0x72>
            }

            int cutting_point = trng_rand() % (NV - 1) + 1;
 80012da:	f7ff fe81 	bl	8000fe0 <trng_rand>
 80012de:	4601      	mov	r1, r0
 80012e0:	4b52      	ldr	r3, [pc, #328]	@ (800142c <crossover+0x1e8>)
 80012e2:	fba3 2301 	umull	r2, r3, r3, r1
 80012e6:	091a      	lsrs	r2, r3, #4
 80012e8:	4613      	mov	r3, r2
 80012ea:	00db      	lsls	r3, r3, #3
 80012ec:	1a9b      	subs	r3, r3, r2
 80012ee:	009b      	lsls	r3, r3, #2
 80012f0:	4413      	add	r3, r2
 80012f2:	1aca      	subs	r2, r1, r3
 80012f4:	1c53      	adds	r3, r2, #1
 80012f6:	60fb      	str	r3, [r7, #12]

            for (int j = 0; j < NV; j++) {
 80012f8:	2300      	movs	r3, #0
 80012fa:	617b      	str	r3, [r7, #20]
 80012fc:	e059      	b.n	80013b2 <crossover+0x16e>
                if (j < cutting_point) {
 80012fe:	697a      	ldr	r2, [r7, #20]
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	429a      	cmp	r2, r3
 8001304:	da29      	bge.n	800135a <crossover+0x116>
                    offspring->solutions[offspring->size].x[j] = pop->solutions[r1].x[j];
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 800130c:	f8d3 3600 	ldr.w	r3, [r3, #1536]	@ 0x600
 8001310:	6879      	ldr	r1, [r7, #4]
 8001312:	693a      	ldr	r2, [r7, #16]
 8001314:	0150      	lsls	r0, r2, #5
 8001316:	697a      	ldr	r2, [r7, #20]
 8001318:	4402      	add	r2, r0
 800131a:	0092      	lsls	r2, r2, #2
 800131c:	440a      	add	r2, r1
 800131e:	6812      	ldr	r2, [r2, #0]
 8001320:	6839      	ldr	r1, [r7, #0]
 8001322:	0158      	lsls	r0, r3, #5
 8001324:	697b      	ldr	r3, [r7, #20]
 8001326:	4403      	add	r3, r0
 8001328:	009b      	lsls	r3, r3, #2
 800132a:	440b      	add	r3, r1
 800132c:	601a      	str	r2, [r3, #0]
                    offspring->solutions[offspring->size + 1].x[j] = pop->solutions[r2].x[j];
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 8001334:	f8d3 3600 	ldr.w	r3, [r3, #1536]	@ 0x600
 8001338:	3301      	adds	r3, #1
 800133a:	6879      	ldr	r1, [r7, #4]
 800133c:	69ba      	ldr	r2, [r7, #24]
 800133e:	0150      	lsls	r0, r2, #5
 8001340:	697a      	ldr	r2, [r7, #20]
 8001342:	4402      	add	r2, r0
 8001344:	0092      	lsls	r2, r2, #2
 8001346:	440a      	add	r2, r1
 8001348:	6812      	ldr	r2, [r2, #0]
 800134a:	6839      	ldr	r1, [r7, #0]
 800134c:	0158      	lsls	r0, r3, #5
 800134e:	697b      	ldr	r3, [r7, #20]
 8001350:	4403      	add	r3, r0
 8001352:	009b      	lsls	r3, r3, #2
 8001354:	440b      	add	r3, r1
 8001356:	601a      	str	r2, [r3, #0]
 8001358:	e028      	b.n	80013ac <crossover+0x168>
                } else {
                    offspring->solutions[offspring->size].x[j] = pop->solutions[r2].x[j];
 800135a:	683b      	ldr	r3, [r7, #0]
 800135c:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 8001360:	f8d3 3600 	ldr.w	r3, [r3, #1536]	@ 0x600
 8001364:	6879      	ldr	r1, [r7, #4]
 8001366:	69ba      	ldr	r2, [r7, #24]
 8001368:	0150      	lsls	r0, r2, #5
 800136a:	697a      	ldr	r2, [r7, #20]
 800136c:	4402      	add	r2, r0
 800136e:	0092      	lsls	r2, r2, #2
 8001370:	440a      	add	r2, r1
 8001372:	6812      	ldr	r2, [r2, #0]
 8001374:	6839      	ldr	r1, [r7, #0]
 8001376:	0158      	lsls	r0, r3, #5
 8001378:	697b      	ldr	r3, [r7, #20]
 800137a:	4403      	add	r3, r0
 800137c:	009b      	lsls	r3, r3, #2
 800137e:	440b      	add	r3, r1
 8001380:	601a      	str	r2, [r3, #0]
                    offspring->solutions[offspring->size + 1].x[j] = pop->solutions[r1].x[j];
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 8001388:	f8d3 3600 	ldr.w	r3, [r3, #1536]	@ 0x600
 800138c:	3301      	adds	r3, #1
 800138e:	6879      	ldr	r1, [r7, #4]
 8001390:	693a      	ldr	r2, [r7, #16]
 8001392:	0150      	lsls	r0, r2, #5
 8001394:	697a      	ldr	r2, [r7, #20]
 8001396:	4402      	add	r2, r0
 8001398:	0092      	lsls	r2, r2, #2
 800139a:	440a      	add	r2, r1
 800139c:	6812      	ldr	r2, [r2, #0]
 800139e:	6839      	ldr	r1, [r7, #0]
 80013a0:	0158      	lsls	r0, r3, #5
 80013a2:	697b      	ldr	r3, [r7, #20]
 80013a4:	4403      	add	r3, r0
 80013a6:	009b      	lsls	r3, r3, #2
 80013a8:	440b      	add	r3, r1
 80013aa:	601a      	str	r2, [r3, #0]
            for (int j = 0; j < NV; j++) {
 80013ac:	697b      	ldr	r3, [r7, #20]
 80013ae:	3301      	adds	r3, #1
 80013b0:	617b      	str	r3, [r7, #20]
 80013b2:	697b      	ldr	r3, [r7, #20]
 80013b4:	2b1d      	cmp	r3, #29
 80013b6:	dda2      	ble.n	80012fe <crossover+0xba>
                }
            }

            evaluate(&offspring->solutions[offspring->size]);
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 80013be:	f8d3 3600 	ldr.w	r3, [r3, #1536]	@ 0x600
 80013c2:	01db      	lsls	r3, r3, #7
 80013c4:	683a      	ldr	r2, [r7, #0]
 80013c6:	4413      	add	r3, r2
 80013c8:	4618      	mov	r0, r3
 80013ca:	f7ff fe91 	bl	80010f0 <evaluate>
            evaluate(&offspring->solutions[offspring->size + 1]);
 80013ce:	683b      	ldr	r3, [r7, #0]
 80013d0:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 80013d4:	f8d3 3600 	ldr.w	r3, [r3, #1536]	@ 0x600
 80013d8:	3301      	adds	r3, #1
 80013da:	01db      	lsls	r3, r3, #7
 80013dc:	683a      	ldr	r2, [r7, #0]
 80013de:	4413      	add	r3, r2
 80013e0:	4618      	mov	r0, r3
 80013e2:	f7ff fe85 	bl	80010f0 <evaluate>

            offspring->size += 2;
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 80013ec:	f8d3 3600 	ldr.w	r3, [r3, #1536]	@ 0x600
 80013f0:	3302      	adds	r3, #2
 80013f2:	683a      	ldr	r2, [r7, #0]
 80013f4:	f502 4210 	add.w	r2, r2, #36864	@ 0x9000
 80013f8:	f8c2 3600 	str.w	r3, [r2, #1536]	@ 0x600
    for (int i = 0; i < pop->size / 2; i++) {
 80013fc:	69fb      	ldr	r3, [r7, #28]
 80013fe:	3301      	adds	r3, #1
 8001400:	61fb      	str	r3, [r7, #28]
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 8001408:	f8d3 3600 	ldr.w	r3, [r3, #1536]	@ 0x600
 800140c:	0fda      	lsrs	r2, r3, #31
 800140e:	4413      	add	r3, r2
 8001410:	105b      	asrs	r3, r3, #1
 8001412:	461a      	mov	r2, r3
 8001414:	69fb      	ldr	r3, [r7, #28]
 8001416:	4293      	cmp	r3, r2
 8001418:	f6ff af23 	blt.w	8001262 <crossover+0x1e>
        }
    }
}
 800141c:	bf00      	nop
 800141e:	bf00      	nop
 8001420:	3720      	adds	r7, #32
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	20000000 	.word	0x20000000
 800142c:	8d3dcb09 	.word	0x8d3dcb09

08001430 <mutation>:

void mutation(Population *pop, Population *offspring) {
 8001430:	b590      	push	{r4, r7, lr}
 8001432:	b085      	sub	sp, #20
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
 8001438:	6039      	str	r1, [r7, #0]
    offspring->size = 0;
 800143a:	683b      	ldr	r3, [r7, #0]
 800143c:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 8001440:	461a      	mov	r2, r3
 8001442:	2300      	movs	r3, #0
 8001444:	f8c2 3600 	str.w	r3, [r2, #1536]	@ 0x600
    for (int i = 0; i < pop->size; i++) {
 8001448:	2300      	movs	r3, #0
 800144a:	60fb      	str	r3, [r7, #12]
 800144c:	e064      	b.n	8001518 <mutation+0xe8>
        if (rand01() < mutation_prob) {
 800144e:	f7ff fdd7 	bl	8001000 <rand01>
 8001452:	eeb0 7a40 	vmov.f32	s14, s0
 8001456:	4b37      	ldr	r3, [pc, #220]	@ (8001534 <mutation+0x104>)
 8001458:	edd3 7a00 	vldr	s15, [r3]
 800145c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001460:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001464:	d555      	bpl.n	8001512 <mutation+0xe2>
            offspring->solutions[offspring->size] = pop->solutions[i];
 8001466:	683b      	ldr	r3, [r7, #0]
 8001468:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 800146c:	f8d3 3600 	ldr.w	r3, [r3, #1536]	@ 0x600
 8001470:	683a      	ldr	r2, [r7, #0]
 8001472:	01db      	lsls	r3, r3, #7
 8001474:	18d1      	adds	r1, r2, r3
 8001476:	687a      	ldr	r2, [r7, #4]
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	01db      	lsls	r3, r3, #7
 800147c:	4413      	add	r3, r2
 800147e:	4608      	mov	r0, r1
 8001480:	4619      	mov	r1, r3
 8001482:	2380      	movs	r3, #128	@ 0x80
 8001484:	461a      	mov	r2, r3
 8001486:	f003 fd72 	bl	8004f6e <memcpy>
            int mutation_point = trng_rand() % NV;
 800148a:	f7ff fda9 	bl	8000fe0 <trng_rand>
 800148e:	4601      	mov	r1, r0
 8001490:	4b29      	ldr	r3, [pc, #164]	@ (8001538 <mutation+0x108>)
 8001492:	fba3 2301 	umull	r2, r3, r3, r1
 8001496:	091a      	lsrs	r2, r3, #4
 8001498:	4613      	mov	r3, r2
 800149a:	011b      	lsls	r3, r3, #4
 800149c:	1a9b      	subs	r3, r3, r2
 800149e:	005b      	lsls	r3, r3, #1
 80014a0:	1aca      	subs	r2, r1, r3
 80014a2:	60ba      	str	r2, [r7, #8]
            offspring->solutions[offspring->size].x[mutation_point] =
                rand_range(lb[mutation_point], ub[mutation_point]);
 80014a4:	4a25      	ldr	r2, [pc, #148]	@ (800153c <mutation+0x10c>)
 80014a6:	68bb      	ldr	r3, [r7, #8]
 80014a8:	009b      	lsls	r3, r3, #2
 80014aa:	4413      	add	r3, r2
 80014ac:	edd3 7a00 	vldr	s15, [r3]
 80014b0:	4a23      	ldr	r2, [pc, #140]	@ (8001540 <mutation+0x110>)
 80014b2:	68bb      	ldr	r3, [r7, #8]
 80014b4:	009b      	lsls	r3, r3, #2
 80014b6:	4413      	add	r3, r2
 80014b8:	ed93 7a00 	vldr	s14, [r3]
            offspring->solutions[offspring->size].x[mutation_point] =
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 80014c2:	f8d3 4600 	ldr.w	r4, [r3, #1536]	@ 0x600
                rand_range(lb[mutation_point], ub[mutation_point]);
 80014c6:	eef0 0a47 	vmov.f32	s1, s14
 80014ca:	eeb0 0a67 	vmov.f32	s0, s15
 80014ce:	f7ff fdab 	bl	8001028 <rand_range>
 80014d2:	eef0 7a40 	vmov.f32	s15, s0
            offspring->solutions[offspring->size].x[mutation_point] =
 80014d6:	683a      	ldr	r2, [r7, #0]
 80014d8:	0161      	lsls	r1, r4, #5
 80014da:	68bb      	ldr	r3, [r7, #8]
 80014dc:	440b      	add	r3, r1
 80014de:	009b      	lsls	r3, r3, #2
 80014e0:	4413      	add	r3, r2
 80014e2:	edc3 7a00 	vstr	s15, [r3]
            evaluate(&offspring->solutions[offspring->size]);
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 80014ec:	f8d3 3600 	ldr.w	r3, [r3, #1536]	@ 0x600
 80014f0:	01db      	lsls	r3, r3, #7
 80014f2:	683a      	ldr	r2, [r7, #0]
 80014f4:	4413      	add	r3, r2
 80014f6:	4618      	mov	r0, r3
 80014f8:	f7ff fdfa 	bl	80010f0 <evaluate>
            offspring->size++;
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 8001502:	f8d3 3600 	ldr.w	r3, [r3, #1536]	@ 0x600
 8001506:	3301      	adds	r3, #1
 8001508:	683a      	ldr	r2, [r7, #0]
 800150a:	f502 4210 	add.w	r2, r2, #36864	@ 0x9000
 800150e:	f8c2 3600 	str.w	r3, [r2, #1536]	@ 0x600
    for (int i = 0; i < pop->size; i++) {
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	3301      	adds	r3, #1
 8001516:	60fb      	str	r3, [r7, #12]
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 800151e:	f8d3 3600 	ldr.w	r3, [r3, #1536]	@ 0x600
 8001522:	68fa      	ldr	r2, [r7, #12]
 8001524:	429a      	cmp	r2, r3
 8001526:	db92      	blt.n	800144e <mutation+0x1e>
        }
    }
}
 8001528:	bf00      	nop
 800152a:	bf00      	nop
 800152c:	3714      	adds	r7, #20
 800152e:	46bd      	mov	sp, r7
 8001530:	bd90      	pop	{r4, r7, pc}
 8001532:	bf00      	nop
 8001534:	20000004 	.word	0x20000004
 8001538:	88888889 	.word	0x88888889
 800153c:	20000200 	.word	0x20000200
 8001540:	20000278 	.word	0x20000278

08001544 <local_search>:

void local_search(Population *pop, Population *offspring) {
 8001544:	b580      	push	{r7, lr}
 8001546:	b086      	sub	sp, #24
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
 800154c:	6039      	str	r1, [r7, #0]
    offspring->size = rate_local_search;
 800154e:	4b57      	ldr	r3, [pc, #348]	@ (80016ac <local_search+0x168>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	683a      	ldr	r2, [r7, #0]
 8001554:	f502 4210 	add.w	r2, r2, #36864	@ 0x9000
 8001558:	f8c2 3600 	str.w	r3, [r2, #1536]	@ 0x600
    for (int i = 0; i < rate_local_search; i++) {
 800155c:	2300      	movs	r3, #0
 800155e:	617b      	str	r3, [r7, #20]
 8001560:	e098      	b.n	8001694 <local_search+0x150>
        int r1 = trng_rand() % pop->size;
 8001562:	f7ff fd3d 	bl	8000fe0 <trng_rand>
 8001566:	4603      	mov	r3, r0
 8001568:	687a      	ldr	r2, [r7, #4]
 800156a:	f502 4210 	add.w	r2, r2, #36864	@ 0x9000
 800156e:	f8d2 2600 	ldr.w	r2, [r2, #1536]	@ 0x600
 8001572:	fbb3 f1f2 	udiv	r1, r3, r2
 8001576:	fb01 f202 	mul.w	r2, r1, r2
 800157a:	1a9b      	subs	r3, r3, r2
 800157c:	613b      	str	r3, [r7, #16]
        offspring->solutions[i] = pop->solutions[r1];
 800157e:	683a      	ldr	r2, [r7, #0]
 8001580:	697b      	ldr	r3, [r7, #20]
 8001582:	01db      	lsls	r3, r3, #7
 8001584:	18d1      	adds	r1, r2, r3
 8001586:	687a      	ldr	r2, [r7, #4]
 8001588:	693b      	ldr	r3, [r7, #16]
 800158a:	01db      	lsls	r3, r3, #7
 800158c:	4413      	add	r3, r2
 800158e:	4608      	mov	r0, r1
 8001590:	4619      	mov	r1, r3
 8001592:	2380      	movs	r3, #128	@ 0x80
 8001594:	461a      	mov	r2, r3
 8001596:	f003 fcea 	bl	8004f6e <memcpy>
        int r2 = trng_rand() % NV;
 800159a:	f7ff fd21 	bl	8000fe0 <trng_rand>
 800159e:	4601      	mov	r1, r0
 80015a0:	4b43      	ldr	r3, [pc, #268]	@ (80016b0 <local_search+0x16c>)
 80015a2:	fba3 2301 	umull	r2, r3, r3, r1
 80015a6:	091a      	lsrs	r2, r3, #4
 80015a8:	4613      	mov	r3, r2
 80015aa:	011b      	lsls	r3, r3, #4
 80015ac:	1a9b      	subs	r3, r3, r2
 80015ae:	005b      	lsls	r3, r3, #1
 80015b0:	1aca      	subs	r2, r1, r3
 80015b2:	60fa      	str	r2, [r7, #12]
        offspring->solutions[i].x[r2] += rand_range(-step_size, step_size);
 80015b4:	4b3f      	ldr	r3, [pc, #252]	@ (80016b4 <local_search+0x170>)
 80015b6:	edd3 7a00 	vldr	s15, [r3]
 80015ba:	eef1 7a67 	vneg.f32	s15, s15
 80015be:	4b3d      	ldr	r3, [pc, #244]	@ (80016b4 <local_search+0x170>)
 80015c0:	ed93 7a00 	vldr	s14, [r3]
 80015c4:	eef0 0a47 	vmov.f32	s1, s14
 80015c8:	eeb0 0a67 	vmov.f32	s0, s15
 80015cc:	f7ff fd2c 	bl	8001028 <rand_range>
 80015d0:	eeb0 7a40 	vmov.f32	s14, s0
 80015d4:	683a      	ldr	r2, [r7, #0]
 80015d6:	697b      	ldr	r3, [r7, #20]
 80015d8:	0159      	lsls	r1, r3, #5
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	440b      	add	r3, r1
 80015de:	009b      	lsls	r3, r3, #2
 80015e0:	4413      	add	r3, r2
 80015e2:	edd3 7a00 	vldr	s15, [r3]
 80015e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015ea:	683a      	ldr	r2, [r7, #0]
 80015ec:	697b      	ldr	r3, [r7, #20]
 80015ee:	0159      	lsls	r1, r3, #5
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	440b      	add	r3, r1
 80015f4:	009b      	lsls	r3, r3, #2
 80015f6:	4413      	add	r3, r2
 80015f8:	edc3 7a00 	vstr	s15, [r3]

        if (offspring->solutions[i].x[r2] < lb[r2])
 80015fc:	683a      	ldr	r2, [r7, #0]
 80015fe:	697b      	ldr	r3, [r7, #20]
 8001600:	0159      	lsls	r1, r3, #5
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	440b      	add	r3, r1
 8001606:	009b      	lsls	r3, r3, #2
 8001608:	4413      	add	r3, r2
 800160a:	ed93 7a00 	vldr	s14, [r3]
 800160e:	4a2a      	ldr	r2, [pc, #168]	@ (80016b8 <local_search+0x174>)
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	009b      	lsls	r3, r3, #2
 8001614:	4413      	add	r3, r2
 8001616:	edd3 7a00 	vldr	s15, [r3]
 800161a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800161e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001622:	d50c      	bpl.n	800163e <local_search+0xfa>
            offspring->solutions[i].x[r2] = lb[r2];
 8001624:	4a24      	ldr	r2, [pc, #144]	@ (80016b8 <local_search+0x174>)
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	009b      	lsls	r3, r3, #2
 800162a:	4413      	add	r3, r2
 800162c:	681a      	ldr	r2, [r3, #0]
 800162e:	6839      	ldr	r1, [r7, #0]
 8001630:	697b      	ldr	r3, [r7, #20]
 8001632:	0158      	lsls	r0, r3, #5
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	4403      	add	r3, r0
 8001638:	009b      	lsls	r3, r3, #2
 800163a:	440b      	add	r3, r1
 800163c:	601a      	str	r2, [r3, #0]
        if (offspring->solutions[i].x[r2] > ub[r2])
 800163e:	683a      	ldr	r2, [r7, #0]
 8001640:	697b      	ldr	r3, [r7, #20]
 8001642:	0159      	lsls	r1, r3, #5
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	440b      	add	r3, r1
 8001648:	009b      	lsls	r3, r3, #2
 800164a:	4413      	add	r3, r2
 800164c:	ed93 7a00 	vldr	s14, [r3]
 8001650:	4a1a      	ldr	r2, [pc, #104]	@ (80016bc <local_search+0x178>)
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	009b      	lsls	r3, r3, #2
 8001656:	4413      	add	r3, r2
 8001658:	edd3 7a00 	vldr	s15, [r3]
 800165c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001660:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001664:	dd0c      	ble.n	8001680 <local_search+0x13c>
            offspring->solutions[i].x[r2] = ub[r2];
 8001666:	4a15      	ldr	r2, [pc, #84]	@ (80016bc <local_search+0x178>)
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	009b      	lsls	r3, r3, #2
 800166c:	4413      	add	r3, r2
 800166e:	681a      	ldr	r2, [r3, #0]
 8001670:	6839      	ldr	r1, [r7, #0]
 8001672:	697b      	ldr	r3, [r7, #20]
 8001674:	0158      	lsls	r0, r3, #5
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	4403      	add	r3, r0
 800167a:	009b      	lsls	r3, r3, #2
 800167c:	440b      	add	r3, r1
 800167e:	601a      	str	r2, [r3, #0]

        evaluate(&offspring->solutions[i]);
 8001680:	697b      	ldr	r3, [r7, #20]
 8001682:	01db      	lsls	r3, r3, #7
 8001684:	683a      	ldr	r2, [r7, #0]
 8001686:	4413      	add	r3, r2
 8001688:	4618      	mov	r0, r3
 800168a:	f7ff fd31 	bl	80010f0 <evaluate>
    for (int i = 0; i < rate_local_search; i++) {
 800168e:	697b      	ldr	r3, [r7, #20]
 8001690:	3301      	adds	r3, #1
 8001692:	617b      	str	r3, [r7, #20]
 8001694:	4b05      	ldr	r3, [pc, #20]	@ (80016ac <local_search+0x168>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	697a      	ldr	r2, [r7, #20]
 800169a:	429a      	cmp	r2, r3
 800169c:	f6ff af61 	blt.w	8001562 <local_search+0x1e>
    }
}
 80016a0:	bf00      	nop
 80016a2:	bf00      	nop
 80016a4:	3718      	adds	r7, #24
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	20000008 	.word	0x20000008
 80016b0:	88888889 	.word	0x88888889
 80016b4:	2000000c 	.word	0x2000000c
 80016b8:	20000200 	.word	0x20000200
 80016bc:	20000278 	.word	0x20000278

080016c0 <dominates>:

bool dominates(Solution *sol1, Solution *sol2) {
 80016c0:	b480      	push	{r7}
 80016c2:	b085      	sub	sp, #20
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
 80016c8:	6039      	str	r1, [r7, #0]
    bool better = false;
 80016ca:	2300      	movs	r3, #0
 80016cc:	73fb      	strb	r3, [r7, #15]
    for (int i = 0; i < 2; i++) {
 80016ce:	2300      	movs	r3, #0
 80016d0:	60bb      	str	r3, [r7, #8]
 80016d2:	e02c      	b.n	800172e <dominates+0x6e>
        if (sol1->fitness[i] > sol2->fitness[i]) {
 80016d4:	687a      	ldr	r2, [r7, #4]
 80016d6:	68bb      	ldr	r3, [r7, #8]
 80016d8:	331e      	adds	r3, #30
 80016da:	009b      	lsls	r3, r3, #2
 80016dc:	4413      	add	r3, r2
 80016de:	ed93 7a00 	vldr	s14, [r3]
 80016e2:	683a      	ldr	r2, [r7, #0]
 80016e4:	68bb      	ldr	r3, [r7, #8]
 80016e6:	331e      	adds	r3, #30
 80016e8:	009b      	lsls	r3, r3, #2
 80016ea:	4413      	add	r3, r2
 80016ec:	edd3 7a00 	vldr	s15, [r3]
 80016f0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016f8:	dd01      	ble.n	80016fe <dominates+0x3e>
            return false;
 80016fa:	2300      	movs	r3, #0
 80016fc:	e01b      	b.n	8001736 <dominates+0x76>
        }
        if (sol1->fitness[i] < sol2->fitness[i]) {
 80016fe:	687a      	ldr	r2, [r7, #4]
 8001700:	68bb      	ldr	r3, [r7, #8]
 8001702:	331e      	adds	r3, #30
 8001704:	009b      	lsls	r3, r3, #2
 8001706:	4413      	add	r3, r2
 8001708:	ed93 7a00 	vldr	s14, [r3]
 800170c:	683a      	ldr	r2, [r7, #0]
 800170e:	68bb      	ldr	r3, [r7, #8]
 8001710:	331e      	adds	r3, #30
 8001712:	009b      	lsls	r3, r3, #2
 8001714:	4413      	add	r3, r2
 8001716:	edd3 7a00 	vldr	s15, [r3]
 800171a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800171e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001722:	d501      	bpl.n	8001728 <dominates+0x68>
            better = true;
 8001724:	2301      	movs	r3, #1
 8001726:	73fb      	strb	r3, [r7, #15]
    for (int i = 0; i < 2; i++) {
 8001728:	68bb      	ldr	r3, [r7, #8]
 800172a:	3301      	adds	r3, #1
 800172c:	60bb      	str	r3, [r7, #8]
 800172e:	68bb      	ldr	r3, [r7, #8]
 8001730:	2b01      	cmp	r3, #1
 8001732:	ddcf      	ble.n	80016d4 <dominates+0x14>
        }
    }
    return better;
 8001734:	7bfb      	ldrb	r3, [r7, #15]
}
 8001736:	4618      	mov	r0, r3
 8001738:	3714      	adds	r7, #20
 800173a:	46bd      	mov	sp, r7
 800173c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001740:	4770      	bx	lr

08001742 <find_pareto_front>:

void find_pareto_front(Solution *solutions, int size, int *front_indices, int *front_size) {
 8001742:	b580      	push	{r7, lr}
 8001744:	b088      	sub	sp, #32
 8001746:	af00      	add	r7, sp, #0
 8001748:	60f8      	str	r0, [r7, #12]
 800174a:	60b9      	str	r1, [r7, #8]
 800174c:	607a      	str	r2, [r7, #4]
 800174e:	603b      	str	r3, [r7, #0]
    *front_size = 0;
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	2200      	movs	r2, #0
 8001754:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < size; i++) {
 8001756:	2300      	movs	r3, #0
 8001758:	61fb      	str	r3, [r7, #28]
 800175a:	e034      	b.n	80017c6 <find_pareto_front+0x84>
        bool is_dominated = false;
 800175c:	2300      	movs	r3, #0
 800175e:	76fb      	strb	r3, [r7, #27]
        for (int j = 0; j < size; j++) {
 8001760:	2300      	movs	r3, #0
 8001762:	617b      	str	r3, [r7, #20]
 8001764:	e018      	b.n	8001798 <find_pareto_front+0x56>
            if (i == j) continue;
 8001766:	69fa      	ldr	r2, [r7, #28]
 8001768:	697b      	ldr	r3, [r7, #20]
 800176a:	429a      	cmp	r2, r3
 800176c:	d010      	beq.n	8001790 <find_pareto_front+0x4e>
            if (dominates(&solutions[j], &solutions[i])) {
 800176e:	697b      	ldr	r3, [r7, #20]
 8001770:	01db      	lsls	r3, r3, #7
 8001772:	68fa      	ldr	r2, [r7, #12]
 8001774:	18d0      	adds	r0, r2, r3
 8001776:	69fb      	ldr	r3, [r7, #28]
 8001778:	01db      	lsls	r3, r3, #7
 800177a:	68fa      	ldr	r2, [r7, #12]
 800177c:	4413      	add	r3, r2
 800177e:	4619      	mov	r1, r3
 8001780:	f7ff ff9e 	bl	80016c0 <dominates>
 8001784:	4603      	mov	r3, r0
 8001786:	2b00      	cmp	r3, #0
 8001788:	d003      	beq.n	8001792 <find_pareto_front+0x50>
                is_dominated = true;
 800178a:	2301      	movs	r3, #1
 800178c:	76fb      	strb	r3, [r7, #27]
                break;
 800178e:	e007      	b.n	80017a0 <find_pareto_front+0x5e>
            if (i == j) continue;
 8001790:	bf00      	nop
        for (int j = 0; j < size; j++) {
 8001792:	697b      	ldr	r3, [r7, #20]
 8001794:	3301      	adds	r3, #1
 8001796:	617b      	str	r3, [r7, #20]
 8001798:	697a      	ldr	r2, [r7, #20]
 800179a:	68bb      	ldr	r3, [r7, #8]
 800179c:	429a      	cmp	r2, r3
 800179e:	dbe2      	blt.n	8001766 <find_pareto_front+0x24>
            }
        }
        if (!is_dominated) {
 80017a0:	7efb      	ldrb	r3, [r7, #27]
 80017a2:	f083 0301 	eor.w	r3, r3, #1
 80017a6:	b2db      	uxtb	r3, r3
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d009      	beq.n	80017c0 <find_pareto_front+0x7e>
            front_indices[(*front_size)++] = i;
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	1c59      	adds	r1, r3, #1
 80017b2:	683a      	ldr	r2, [r7, #0]
 80017b4:	6011      	str	r1, [r2, #0]
 80017b6:	009b      	lsls	r3, r3, #2
 80017b8:	687a      	ldr	r2, [r7, #4]
 80017ba:	4413      	add	r3, r2
 80017bc:	69fa      	ldr	r2, [r7, #28]
 80017be:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < size; i++) {
 80017c0:	69fb      	ldr	r3, [r7, #28]
 80017c2:	3301      	adds	r3, #1
 80017c4:	61fb      	str	r3, [r7, #28]
 80017c6:	69fa      	ldr	r2, [r7, #28]
 80017c8:	68bb      	ldr	r3, [r7, #8]
 80017ca:	429a      	cmp	r2, r3
 80017cc:	dbc6      	blt.n	800175c <find_pareto_front+0x1a>
        }
    }
}
 80017ce:	bf00      	nop
 80017d0:	bf00      	nop
 80017d2:	3720      	adds	r7, #32
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bd80      	pop	{r7, pc}

080017d8 <crowding_distance>:

void crowding_distance(Solution *front, int front_size, float *distances) {
 80017d8:	b480      	push	{r7}
 80017da:	f2ad 4dec 	subw	sp, sp, #1260	@ 0x4ec
 80017de:	af00      	add	r7, sp, #0
 80017e0:	f507 639d 	add.w	r3, r7, #1256	@ 0x4e8
 80017e4:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 80017e8:	6018      	str	r0, [r3, #0]
 80017ea:	f507 639d 	add.w	r3, r7, #1256	@ 0x4e8
 80017ee:	f5a3 639c 	sub.w	r3, r3, #1248	@ 0x4e0
 80017f2:	6019      	str	r1, [r3, #0]
 80017f4:	f507 639d 	add.w	r3, r7, #1256	@ 0x4e8
 80017f8:	f2a3 43e4 	subw	r3, r3, #1252	@ 0x4e4
 80017fc:	601a      	str	r2, [r3, #0]
    if (front_size == 0) return;
 80017fe:	f507 639d 	add.w	r3, r7, #1256	@ 0x4e8
 8001802:	f5a3 639c 	sub.w	r3, r3, #1248	@ 0x4e0
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	2b00      	cmp	r3, #0
 800180a:	f000 819f 	beq.w	8001b4c <crowding_distance+0x374>

    for (int i = 0; i < front_size; i++) {
 800180e:	2300      	movs	r3, #0
 8001810:	f8c7 34e4 	str.w	r3, [r7, #1252]	@ 0x4e4
 8001814:	e010      	b.n	8001838 <crowding_distance+0x60>
        distances[i] = 0.0;
 8001816:	f8d7 34e4 	ldr.w	r3, [r7, #1252]	@ 0x4e4
 800181a:	009b      	lsls	r3, r3, #2
 800181c:	f507 629d 	add.w	r2, r7, #1256	@ 0x4e8
 8001820:	f2a2 42e4 	subw	r2, r2, #1252	@ 0x4e4
 8001824:	6812      	ldr	r2, [r2, #0]
 8001826:	4413      	add	r3, r2
 8001828:	f04f 0200 	mov.w	r2, #0
 800182c:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < front_size; i++) {
 800182e:	f8d7 34e4 	ldr.w	r3, [r7, #1252]	@ 0x4e4
 8001832:	3301      	adds	r3, #1
 8001834:	f8c7 34e4 	str.w	r3, [r7, #1252]	@ 0x4e4
 8001838:	f507 639d 	add.w	r3, r7, #1256	@ 0x4e8
 800183c:	f5a3 639c 	sub.w	r3, r3, #1248	@ 0x4e0
 8001840:	f8d7 24e4 	ldr.w	r2, [r7, #1252]	@ 0x4e4
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	429a      	cmp	r2, r3
 8001848:	dbe5      	blt.n	8001816 <crowding_distance+0x3e>
    }

    for (int obj = 0; obj < 2; obj++) {
 800184a:	2300      	movs	r3, #0
 800184c:	f8c7 34e0 	str.w	r3, [r7, #1248]	@ 0x4e0
 8001850:	e176      	b.n	8001b40 <crowding_distance+0x368>
        int indices[POP_SIZE * 3];
        for (int i = 0; i < front_size; i++) indices[i] = i;
 8001852:	2300      	movs	r3, #0
 8001854:	f8c7 34dc 	str.w	r3, [r7, #1244]	@ 0x4dc
 8001858:	e00e      	b.n	8001878 <crowding_distance+0xa0>
 800185a:	f507 639d 	add.w	r3, r7, #1256	@ 0x4e8
 800185e:	f5a3 639b 	sub.w	r3, r3, #1240	@ 0x4d8
 8001862:	f8d7 24dc 	ldr.w	r2, [r7, #1244]	@ 0x4dc
 8001866:	f8d7 14dc 	ldr.w	r1, [r7, #1244]	@ 0x4dc
 800186a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800186e:	f8d7 34dc 	ldr.w	r3, [r7, #1244]	@ 0x4dc
 8001872:	3301      	adds	r3, #1
 8001874:	f8c7 34dc 	str.w	r3, [r7, #1244]	@ 0x4dc
 8001878:	f507 639d 	add.w	r3, r7, #1256	@ 0x4e8
 800187c:	f5a3 639c 	sub.w	r3, r3, #1248	@ 0x4e0
 8001880:	f8d7 24dc 	ldr.w	r2, [r7, #1244]	@ 0x4dc
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	429a      	cmp	r2, r3
 8001888:	dbe7      	blt.n	800185a <crowding_distance+0x82>

        for (int i = 0; i < front_size - 1; i++) {
 800188a:	2300      	movs	r3, #0
 800188c:	f8c7 34d8 	str.w	r3, [r7, #1240]	@ 0x4d8
 8001890:	e06d      	b.n	800196e <crowding_distance+0x196>
            for (int j = i + 1; j < front_size; j++) {
 8001892:	f8d7 34d8 	ldr.w	r3, [r7, #1240]	@ 0x4d8
 8001896:	3301      	adds	r3, #1
 8001898:	f8c7 34d4 	str.w	r3, [r7, #1236]	@ 0x4d4
 800189c:	e059      	b.n	8001952 <crowding_distance+0x17a>
                if (front[indices[i]].fitness[obj] > front[indices[j]].fitness[obj]) {
 800189e:	f507 639d 	add.w	r3, r7, #1256	@ 0x4e8
 80018a2:	f5a3 639b 	sub.w	r3, r3, #1240	@ 0x4d8
 80018a6:	f8d7 24d8 	ldr.w	r2, [r7, #1240]	@ 0x4d8
 80018aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018ae:	01db      	lsls	r3, r3, #7
 80018b0:	f507 629d 	add.w	r2, r7, #1256	@ 0x4e8
 80018b4:	f2a2 42dc 	subw	r2, r2, #1244	@ 0x4dc
 80018b8:	6812      	ldr	r2, [r2, #0]
 80018ba:	441a      	add	r2, r3
 80018bc:	f8d7 34e0 	ldr.w	r3, [r7, #1248]	@ 0x4e0
 80018c0:	331e      	adds	r3, #30
 80018c2:	009b      	lsls	r3, r3, #2
 80018c4:	4413      	add	r3, r2
 80018c6:	ed93 7a00 	vldr	s14, [r3]
 80018ca:	f507 639d 	add.w	r3, r7, #1256	@ 0x4e8
 80018ce:	f5a3 639b 	sub.w	r3, r3, #1240	@ 0x4d8
 80018d2:	f8d7 24d4 	ldr.w	r2, [r7, #1236]	@ 0x4d4
 80018d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018da:	01db      	lsls	r3, r3, #7
 80018dc:	f507 629d 	add.w	r2, r7, #1256	@ 0x4e8
 80018e0:	f2a2 42dc 	subw	r2, r2, #1244	@ 0x4dc
 80018e4:	6812      	ldr	r2, [r2, #0]
 80018e6:	441a      	add	r2, r3
 80018e8:	f8d7 34e0 	ldr.w	r3, [r7, #1248]	@ 0x4e0
 80018ec:	331e      	adds	r3, #30
 80018ee:	009b      	lsls	r3, r3, #2
 80018f0:	4413      	add	r3, r2
 80018f2:	edd3 7a00 	vldr	s15, [r3]
 80018f6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018fe:	dd23      	ble.n	8001948 <crowding_distance+0x170>
                    int temp = indices[i];
 8001900:	f507 639d 	add.w	r3, r7, #1256	@ 0x4e8
 8001904:	f5a3 639b 	sub.w	r3, r3, #1240	@ 0x4d8
 8001908:	f8d7 24d8 	ldr.w	r2, [r7, #1240]	@ 0x4d8
 800190c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001910:	f8c7 34c0 	str.w	r3, [r7, #1216]	@ 0x4c0
                    indices[i] = indices[j];
 8001914:	f507 639d 	add.w	r3, r7, #1256	@ 0x4e8
 8001918:	f5a3 639b 	sub.w	r3, r3, #1240	@ 0x4d8
 800191c:	f8d7 24d4 	ldr.w	r2, [r7, #1236]	@ 0x4d4
 8001920:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001924:	f507 639d 	add.w	r3, r7, #1256	@ 0x4e8
 8001928:	f5a3 639b 	sub.w	r3, r3, #1240	@ 0x4d8
 800192c:	f8d7 24d8 	ldr.w	r2, [r7, #1240]	@ 0x4d8
 8001930:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    indices[j] = temp;
 8001934:	f507 639d 	add.w	r3, r7, #1256	@ 0x4e8
 8001938:	f5a3 639b 	sub.w	r3, r3, #1240	@ 0x4d8
 800193c:	f8d7 24d4 	ldr.w	r2, [r7, #1236]	@ 0x4d4
 8001940:	f8d7 14c0 	ldr.w	r1, [r7, #1216]	@ 0x4c0
 8001944:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            for (int j = i + 1; j < front_size; j++) {
 8001948:	f8d7 34d4 	ldr.w	r3, [r7, #1236]	@ 0x4d4
 800194c:	3301      	adds	r3, #1
 800194e:	f8c7 34d4 	str.w	r3, [r7, #1236]	@ 0x4d4
 8001952:	f507 639d 	add.w	r3, r7, #1256	@ 0x4e8
 8001956:	f5a3 639c 	sub.w	r3, r3, #1248	@ 0x4e0
 800195a:	f8d7 24d4 	ldr.w	r2, [r7, #1236]	@ 0x4d4
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	429a      	cmp	r2, r3
 8001962:	db9c      	blt.n	800189e <crowding_distance+0xc6>
        for (int i = 0; i < front_size - 1; i++) {
 8001964:	f8d7 34d8 	ldr.w	r3, [r7, #1240]	@ 0x4d8
 8001968:	3301      	adds	r3, #1
 800196a:	f8c7 34d8 	str.w	r3, [r7, #1240]	@ 0x4d8
 800196e:	f507 639d 	add.w	r3, r7, #1256	@ 0x4e8
 8001972:	f5a3 639c 	sub.w	r3, r3, #1248	@ 0x4e0
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	3b01      	subs	r3, #1
 800197a:	f8d7 24d8 	ldr.w	r2, [r7, #1240]	@ 0x4d8
 800197e:	429a      	cmp	r2, r3
 8001980:	db87      	blt.n	8001892 <crowding_distance+0xba>
                }
            }
        }

        distances[indices[0]] = DBL_MAX;
 8001982:	f507 639d 	add.w	r3, r7, #1256	@ 0x4e8
 8001986:	f5a3 639b 	sub.w	r3, r3, #1240	@ 0x4d8
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	009b      	lsls	r3, r3, #2
 800198e:	f507 629d 	add.w	r2, r7, #1256	@ 0x4e8
 8001992:	f2a2 42e4 	subw	r2, r2, #1252	@ 0x4e4
 8001996:	6812      	ldr	r2, [r2, #0]
 8001998:	4413      	add	r3, r2
 800199a:	f04f 42ff 	mov.w	r2, #2139095040	@ 0x7f800000
 800199e:	601a      	str	r2, [r3, #0]
        distances[indices[front_size - 1]] = DBL_MAX;
 80019a0:	f507 639d 	add.w	r3, r7, #1256	@ 0x4e8
 80019a4:	f5a3 639c 	sub.w	r3, r3, #1248	@ 0x4e0
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	1e5a      	subs	r2, r3, #1
 80019ac:	f507 639d 	add.w	r3, r7, #1256	@ 0x4e8
 80019b0:	f5a3 639b 	sub.w	r3, r3, #1240	@ 0x4d8
 80019b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019b8:	009b      	lsls	r3, r3, #2
 80019ba:	f507 629d 	add.w	r2, r7, #1256	@ 0x4e8
 80019be:	f2a2 42e4 	subw	r2, r2, #1252	@ 0x4e4
 80019c2:	6812      	ldr	r2, [r2, #0]
 80019c4:	4413      	add	r3, r2
 80019c6:	f04f 42ff 	mov.w	r2, #2139095040	@ 0x7f800000
 80019ca:	601a      	str	r2, [r3, #0]

        float fmin = front[indices[0]].fitness[obj];
 80019cc:	f507 639d 	add.w	r3, r7, #1256	@ 0x4e8
 80019d0:	f5a3 639b 	sub.w	r3, r3, #1240	@ 0x4d8
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	01db      	lsls	r3, r3, #7
 80019d8:	f507 629d 	add.w	r2, r7, #1256	@ 0x4e8
 80019dc:	f2a2 42dc 	subw	r2, r2, #1244	@ 0x4dc
 80019e0:	6812      	ldr	r2, [r2, #0]
 80019e2:	441a      	add	r2, r3
 80019e4:	f8d7 34e0 	ldr.w	r3, [r7, #1248]	@ 0x4e0
 80019e8:	331e      	adds	r3, #30
 80019ea:	009b      	lsls	r3, r3, #2
 80019ec:	4413      	add	r3, r2
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f207 42cc 	addw	r2, r7, #1228	@ 0x4cc
 80019f4:	6013      	str	r3, [r2, #0]
        float fmax = front[indices[front_size - 1]].fitness[obj];
 80019f6:	f507 639d 	add.w	r3, r7, #1256	@ 0x4e8
 80019fa:	f5a3 639c 	sub.w	r3, r3, #1248	@ 0x4e0
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	1e5a      	subs	r2, r3, #1
 8001a02:	f507 639d 	add.w	r3, r7, #1256	@ 0x4e8
 8001a06:	f5a3 639b 	sub.w	r3, r3, #1240	@ 0x4d8
 8001a0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a0e:	01db      	lsls	r3, r3, #7
 8001a10:	f507 629d 	add.w	r2, r7, #1256	@ 0x4e8
 8001a14:	f2a2 42dc 	subw	r2, r2, #1244	@ 0x4dc
 8001a18:	6812      	ldr	r2, [r2, #0]
 8001a1a:	441a      	add	r2, r3
 8001a1c:	f8d7 34e0 	ldr.w	r3, [r7, #1248]	@ 0x4e0
 8001a20:	331e      	adds	r3, #30
 8001a22:	009b      	lsls	r3, r3, #2
 8001a24:	4413      	add	r3, r2
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f507 6299 	add.w	r2, r7, #1224	@ 0x4c8
 8001a2c:	6013      	str	r3, [r2, #0]
        float range = fmax - fmin;
 8001a2e:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 8001a32:	ed93 7a00 	vldr	s14, [r3]
 8001a36:	f207 43cc 	addw	r3, r7, #1228	@ 0x4cc
 8001a3a:	edd3 7a00 	vldr	s15, [r3]
 8001a3e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a42:	f207 43c4 	addw	r3, r7, #1220	@ 0x4c4
 8001a46:	edc3 7a00 	vstr	s15, [r3]

        if (range > 0) {
 8001a4a:	f207 43c4 	addw	r3, r7, #1220	@ 0x4c4
 8001a4e:	edd3 7a00 	vldr	s15, [r3]
 8001a52:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a5a:	dd6c      	ble.n	8001b36 <crowding_distance+0x35e>
            for (int i = 1; i < front_size - 1; i++) {
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	f8c7 34d0 	str.w	r3, [r7, #1232]	@ 0x4d0
 8001a62:	e05e      	b.n	8001b22 <crowding_distance+0x34a>
                distances[indices[i]] +=
 8001a64:	f507 639d 	add.w	r3, r7, #1256	@ 0x4e8
 8001a68:	f5a3 639b 	sub.w	r3, r3, #1240	@ 0x4d8
 8001a6c:	f8d7 24d0 	ldr.w	r2, [r7, #1232]	@ 0x4d0
 8001a70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a74:	009b      	lsls	r3, r3, #2
 8001a76:	f507 629d 	add.w	r2, r7, #1256	@ 0x4e8
 8001a7a:	f2a2 42e4 	subw	r2, r2, #1252	@ 0x4e4
 8001a7e:	6812      	ldr	r2, [r2, #0]
 8001a80:	4413      	add	r3, r2
 8001a82:	ed93 7a00 	vldr	s14, [r3]
                    (front[indices[i + 1]].fitness[obj] - front[indices[i - 1]].fitness[obj]) / range;
 8001a86:	f8d7 34d0 	ldr.w	r3, [r7, #1232]	@ 0x4d0
 8001a8a:	1c5a      	adds	r2, r3, #1
 8001a8c:	f507 639d 	add.w	r3, r7, #1256	@ 0x4e8
 8001a90:	f5a3 639b 	sub.w	r3, r3, #1240	@ 0x4d8
 8001a94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a98:	01db      	lsls	r3, r3, #7
 8001a9a:	f507 629d 	add.w	r2, r7, #1256	@ 0x4e8
 8001a9e:	f2a2 42dc 	subw	r2, r2, #1244	@ 0x4dc
 8001aa2:	6812      	ldr	r2, [r2, #0]
 8001aa4:	441a      	add	r2, r3
 8001aa6:	f8d7 34e0 	ldr.w	r3, [r7, #1248]	@ 0x4e0
 8001aaa:	331e      	adds	r3, #30
 8001aac:	009b      	lsls	r3, r3, #2
 8001aae:	4413      	add	r3, r2
 8001ab0:	edd3 6a00 	vldr	s13, [r3]
 8001ab4:	f8d7 34d0 	ldr.w	r3, [r7, #1232]	@ 0x4d0
 8001ab8:	1e5a      	subs	r2, r3, #1
 8001aba:	f507 639d 	add.w	r3, r7, #1256	@ 0x4e8
 8001abe:	f5a3 639b 	sub.w	r3, r3, #1240	@ 0x4d8
 8001ac2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ac6:	01db      	lsls	r3, r3, #7
 8001ac8:	f507 629d 	add.w	r2, r7, #1256	@ 0x4e8
 8001acc:	f2a2 42dc 	subw	r2, r2, #1244	@ 0x4dc
 8001ad0:	6812      	ldr	r2, [r2, #0]
 8001ad2:	441a      	add	r2, r3
 8001ad4:	f8d7 34e0 	ldr.w	r3, [r7, #1248]	@ 0x4e0
 8001ad8:	331e      	adds	r3, #30
 8001ada:	009b      	lsls	r3, r3, #2
 8001adc:	4413      	add	r3, r2
 8001ade:	edd3 7a00 	vldr	s15, [r3]
 8001ae2:	ee36 6ae7 	vsub.f32	s12, s13, s15
 8001ae6:	f207 43c4 	addw	r3, r7, #1220	@ 0x4c4
 8001aea:	edd3 6a00 	vldr	s13, [r3]
 8001aee:	eec6 7a26 	vdiv.f32	s15, s12, s13
                distances[indices[i]] +=
 8001af2:	f507 639d 	add.w	r3, r7, #1256	@ 0x4e8
 8001af6:	f5a3 639b 	sub.w	r3, r3, #1240	@ 0x4d8
 8001afa:	f8d7 24d0 	ldr.w	r2, [r7, #1232]	@ 0x4d0
 8001afe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b02:	009b      	lsls	r3, r3, #2
 8001b04:	f507 629d 	add.w	r2, r7, #1256	@ 0x4e8
 8001b08:	f2a2 42e4 	subw	r2, r2, #1252	@ 0x4e4
 8001b0c:	6812      	ldr	r2, [r2, #0]
 8001b0e:	4413      	add	r3, r2
 8001b10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b14:	edc3 7a00 	vstr	s15, [r3]
            for (int i = 1; i < front_size - 1; i++) {
 8001b18:	f8d7 34d0 	ldr.w	r3, [r7, #1232]	@ 0x4d0
 8001b1c:	3301      	adds	r3, #1
 8001b1e:	f8c7 34d0 	str.w	r3, [r7, #1232]	@ 0x4d0
 8001b22:	f507 639d 	add.w	r3, r7, #1256	@ 0x4e8
 8001b26:	f5a3 639c 	sub.w	r3, r3, #1248	@ 0x4e0
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	3b01      	subs	r3, #1
 8001b2e:	f8d7 24d0 	ldr.w	r2, [r7, #1232]	@ 0x4d0
 8001b32:	429a      	cmp	r2, r3
 8001b34:	db96      	blt.n	8001a64 <crowding_distance+0x28c>
    for (int obj = 0; obj < 2; obj++) {
 8001b36:	f8d7 34e0 	ldr.w	r3, [r7, #1248]	@ 0x4e0
 8001b3a:	3301      	adds	r3, #1
 8001b3c:	f8c7 34e0 	str.w	r3, [r7, #1248]	@ 0x4e0
 8001b40:	f8d7 34e0 	ldr.w	r3, [r7, #1248]	@ 0x4e0
 8001b44:	2b01      	cmp	r3, #1
 8001b46:	f77f ae84 	ble.w	8001852 <crowding_distance+0x7a>
 8001b4a:	e000      	b.n	8001b4e <crowding_distance+0x376>
    if (front_size == 0) return;
 8001b4c:	bf00      	nop
            }
        }
    }
}
 8001b4e:	f207 47ec 	addw	r7, r7, #1260	@ 0x4ec
 8001b52:	46bd      	mov	sp, r7
 8001b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b58:	4770      	bx	lr
	...

08001b5c <select_by_crowding>:

void select_by_crowding(Solution *solutions, int size, int num_to_select, Solution *selected) {
 8001b5c:	b590      	push	{r4, r7, lr}
 8001b5e:	f2ad 4dd4 	subw	sp, sp, #1236	@ 0x4d4
 8001b62:	af00      	add	r7, sp, #0
 8001b64:	f507 649a 	add.w	r4, r7, #1232	@ 0x4d0
 8001b68:	f2a4 44c4 	subw	r4, r4, #1220	@ 0x4c4
 8001b6c:	6020      	str	r0, [r4, #0]
 8001b6e:	f507 609a 	add.w	r0, r7, #1232	@ 0x4d0
 8001b72:	f5a0 6099 	sub.w	r0, r0, #1224	@ 0x4c8
 8001b76:	6001      	str	r1, [r0, #0]
 8001b78:	f507 619a 	add.w	r1, r7, #1232	@ 0x4d0
 8001b7c:	f2a1 41cc 	subw	r1, r1, #1228	@ 0x4cc
 8001b80:	600a      	str	r2, [r1, #0]
 8001b82:	f507 629a 	add.w	r2, r7, #1232	@ 0x4d0
 8001b86:	f5a2 629a 	sub.w	r2, r2, #1232	@ 0x4d0
 8001b8a:	6013      	str	r3, [r2, #0]
    float distances[POP_SIZE * 3];
    crowding_distance(solutions, size, distances);
 8001b8c:	f107 0214 	add.w	r2, r7, #20
 8001b90:	f507 639a 	add.w	r3, r7, #1232	@ 0x4d0
 8001b94:	f5a3 6199 	sub.w	r1, r3, #1224	@ 0x4c8
 8001b98:	f507 639a 	add.w	r3, r7, #1232	@ 0x4d0
 8001b9c:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 8001ba0:	6809      	ldr	r1, [r1, #0]
 8001ba2:	6818      	ldr	r0, [r3, #0]
 8001ba4:	f7ff fe18 	bl	80017d8 <crowding_distance>

    for (int i = 0; i < num_to_select; i++) {
 8001ba8:	2300      	movs	r3, #0
 8001baa:	f8c7 34cc 	str.w	r3, [r7, #1228]	@ 0x4cc
 8001bae:	e057      	b.n	8001c60 <select_by_crowding+0x104>
        int best = 0;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	f8c7 34c8 	str.w	r3, [r7, #1224]	@ 0x4c8
        for (int j = 1; j < size; j++) {
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	f8c7 34c4 	str.w	r3, [r7, #1220]	@ 0x4c4
 8001bbc:	e021      	b.n	8001c02 <select_by_crowding+0xa6>
            if (distances[j] > distances[best]) {
 8001bbe:	f507 639a 	add.w	r3, r7, #1232	@ 0x4d0
 8001bc2:	f2a3 42bc 	subw	r2, r3, #1212	@ 0x4bc
 8001bc6:	f8d7 34c4 	ldr.w	r3, [r7, #1220]	@ 0x4c4
 8001bca:	009b      	lsls	r3, r3, #2
 8001bcc:	4413      	add	r3, r2
 8001bce:	ed93 7a00 	vldr	s14, [r3]
 8001bd2:	f507 639a 	add.w	r3, r7, #1232	@ 0x4d0
 8001bd6:	f2a3 42bc 	subw	r2, r3, #1212	@ 0x4bc
 8001bda:	f8d7 34c8 	ldr.w	r3, [r7, #1224]	@ 0x4c8
 8001bde:	009b      	lsls	r3, r3, #2
 8001be0:	4413      	add	r3, r2
 8001be2:	edd3 7a00 	vldr	s15, [r3]
 8001be6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001bea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bee:	dd03      	ble.n	8001bf8 <select_by_crowding+0x9c>
                best = j;
 8001bf0:	f8d7 34c4 	ldr.w	r3, [r7, #1220]	@ 0x4c4
 8001bf4:	f8c7 34c8 	str.w	r3, [r7, #1224]	@ 0x4c8
        for (int j = 1; j < size; j++) {
 8001bf8:	f8d7 34c4 	ldr.w	r3, [r7, #1220]	@ 0x4c4
 8001bfc:	3301      	adds	r3, #1
 8001bfe:	f8c7 34c4 	str.w	r3, [r7, #1220]	@ 0x4c4
 8001c02:	f507 639a 	add.w	r3, r7, #1232	@ 0x4d0
 8001c06:	f5a3 6399 	sub.w	r3, r3, #1224	@ 0x4c8
 8001c0a:	f8d7 24c4 	ldr.w	r2, [r7, #1220]	@ 0x4c4
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	429a      	cmp	r2, r3
 8001c12:	dbd4      	blt.n	8001bbe <select_by_crowding+0x62>
            }
        }
        selected[i] = solutions[best];
 8001c14:	f8d7 34c8 	ldr.w	r3, [r7, #1224]	@ 0x4c8
 8001c18:	01db      	lsls	r3, r3, #7
 8001c1a:	f507 629a 	add.w	r2, r7, #1232	@ 0x4d0
 8001c1e:	f2a2 42c4 	subw	r2, r2, #1220	@ 0x4c4
 8001c22:	6812      	ldr	r2, [r2, #0]
 8001c24:	18d1      	adds	r1, r2, r3
 8001c26:	f8d7 34cc 	ldr.w	r3, [r7, #1228]	@ 0x4cc
 8001c2a:	01db      	lsls	r3, r3, #7
 8001c2c:	f507 629a 	add.w	r2, r7, #1232	@ 0x4d0
 8001c30:	f5a2 629a 	sub.w	r2, r2, #1232	@ 0x4d0
 8001c34:	6812      	ldr	r2, [r2, #0]
 8001c36:	4413      	add	r3, r2
 8001c38:	4618      	mov	r0, r3
 8001c3a:	2380      	movs	r3, #128	@ 0x80
 8001c3c:	461a      	mov	r2, r3
 8001c3e:	f003 f996 	bl	8004f6e <memcpy>
        distances[best] = -1.0;
 8001c42:	f507 639a 	add.w	r3, r7, #1232	@ 0x4d0
 8001c46:	f2a3 42bc 	subw	r2, r3, #1212	@ 0x4bc
 8001c4a:	f8d7 34c8 	ldr.w	r3, [r7, #1224]	@ 0x4c8
 8001c4e:	009b      	lsls	r3, r3, #2
 8001c50:	4413      	add	r3, r2
 8001c52:	4a0b      	ldr	r2, [pc, #44]	@ (8001c80 <select_by_crowding+0x124>)
 8001c54:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < num_to_select; i++) {
 8001c56:	f8d7 34cc 	ldr.w	r3, [r7, #1228]	@ 0x4cc
 8001c5a:	3301      	adds	r3, #1
 8001c5c:	f8c7 34cc 	str.w	r3, [r7, #1228]	@ 0x4cc
 8001c60:	f507 639a 	add.w	r3, r7, #1232	@ 0x4d0
 8001c64:	f2a3 43cc 	subw	r3, r3, #1228	@ 0x4cc
 8001c68:	f8d7 24cc 	ldr.w	r2, [r7, #1228]	@ 0x4cc
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	429a      	cmp	r2, r3
 8001c70:	db9e      	blt.n	8001bb0 <select_by_crowding+0x54>
    }
}
 8001c72:	bf00      	nop
 8001c74:	bf00      	nop
 8001c76:	f207 47d4 	addw	r7, r7, #1236	@ 0x4d4
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd90      	pop	{r4, r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	bf800000 	.word	0xbf800000

08001c84 <selection>:

void selection(Population *pop, Population *selected) {
 8001c84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001c88:	b0a1      	sub	sp, #132	@ 0x84
 8001c8a:	af00      	add	r7, sp, #0
 8001c8c:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8001c8e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8001c90:	466b      	mov	r3, sp
 8001c92:	461e      	mov	r6, r3
    int remaining_indices[pop->size];
 8001c94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c96:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 8001c9a:	f8d3 1600 	ldr.w	r1, [r3, #1536]	@ 0x600
 8001c9e:	1e4b      	subs	r3, r1, #1
 8001ca0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001ca2:	460a      	mov	r2, r1
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	4614      	mov	r4, r2
 8001ca8:	461d      	mov	r5, r3
 8001caa:	f04f 0200 	mov.w	r2, #0
 8001cae:	f04f 0300 	mov.w	r3, #0
 8001cb2:	016b      	lsls	r3, r5, #5
 8001cb4:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8001cb8:	0162      	lsls	r2, r4, #5
 8001cba:	460a      	mov	r2, r1
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	4690      	mov	r8, r2
 8001cc0:	4699      	mov	r9, r3
 8001cc2:	f04f 0200 	mov.w	r2, #0
 8001cc6:	f04f 0300 	mov.w	r3, #0
 8001cca:	ea4f 1349 	mov.w	r3, r9, lsl #5
 8001cce:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 8001cd2:	ea4f 1248 	mov.w	r2, r8, lsl #5
 8001cd6:	460b      	mov	r3, r1
 8001cd8:	009b      	lsls	r3, r3, #2
 8001cda:	3307      	adds	r3, #7
 8001cdc:	08db      	lsrs	r3, r3, #3
 8001cde:	00db      	lsls	r3, r3, #3
 8001ce0:	ebad 0d03 	sub.w	sp, sp, r3
 8001ce4:	466b      	mov	r3, sp
 8001ce6:	3303      	adds	r3, #3
 8001ce8:	089b      	lsrs	r3, r3, #2
 8001cea:	009b      	lsls	r3, r3, #2
 8001cec:	657b      	str	r3, [r7, #84]	@ 0x54
    int remaining_size = pop->size;
 8001cee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cf0:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 8001cf4:	f8d3 3600 	ldr.w	r3, [r3, #1536]	@ 0x600
 8001cf8:	67fb      	str	r3, [r7, #124]	@ 0x7c
    for (int i = 0; i < pop->size; i++) remaining_indices[i] = i;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001cfe:	e007      	b.n	8001d10 <selection+0x8c>
 8001d00:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8001d02:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8001d04:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001d06:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8001d0a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001d0c:	3301      	adds	r3, #1
 8001d0e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001d10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d12:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 8001d16:	f8d3 2600 	ldr.w	r2, [r3, #1536]	@ 0x600
 8001d1a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	dbef      	blt.n	8001d00 <selection+0x7c>

    selected->size = 0;
 8001d20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d22:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 8001d26:	461a      	mov	r2, r3
 8001d28:	2300      	movs	r3, #0
 8001d2a:	f8c2 3600 	str.w	r3, [r2, #1536]	@ 0x600

    while (selected->size < POP_SIZE) {
 8001d2e:	e153      	b.n	8001fd8 <selection+0x354>
 8001d30:	466b      	mov	r3, sp
 8001d32:	461d      	mov	r5, r3
        int front_indices[remaining_size];
 8001d34:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8001d36:	1e4b      	subs	r3, r1, #1
 8001d38:	653b      	str	r3, [r7, #80]	@ 0x50
 8001d3a:	460a      	mov	r2, r1
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	623a      	str	r2, [r7, #32]
 8001d40:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d42:	f04f 0200 	mov.w	r2, #0
 8001d46:	f04f 0300 	mov.w	r3, #0
 8001d4a:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001d4e:	4648      	mov	r0, r9
 8001d50:	0143      	lsls	r3, r0, #5
 8001d52:	4640      	mov	r0, r8
 8001d54:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001d58:	4640      	mov	r0, r8
 8001d5a:	0142      	lsls	r2, r0, #5
 8001d5c:	460a      	mov	r2, r1
 8001d5e:	2300      	movs	r3, #0
 8001d60:	61ba      	str	r2, [r7, #24]
 8001d62:	61fb      	str	r3, [r7, #28]
 8001d64:	f04f 0200 	mov.w	r2, #0
 8001d68:	f04f 0300 	mov.w	r3, #0
 8001d6c:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8001d70:	4648      	mov	r0, r9
 8001d72:	0143      	lsls	r3, r0, #5
 8001d74:	4640      	mov	r0, r8
 8001d76:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001d7a:	4640      	mov	r0, r8
 8001d7c:	0142      	lsls	r2, r0, #5
 8001d7e:	460b      	mov	r3, r1
 8001d80:	009b      	lsls	r3, r3, #2
 8001d82:	3307      	adds	r3, #7
 8001d84:	08db      	lsrs	r3, r3, #3
 8001d86:	00db      	lsls	r3, r3, #3
 8001d88:	ebad 0d03 	sub.w	sp, sp, r3
 8001d8c:	466b      	mov	r3, sp
 8001d8e:	3303      	adds	r3, #3
 8001d90:	089b      	lsrs	r3, r3, #2
 8001d92:	009b      	lsls	r3, r3, #2
 8001d94:	64fb      	str	r3, [r7, #76]	@ 0x4c
        int front_size;
        find_pareto_front(pop->solutions, remaining_size, front_indices, &front_size);
 8001d96:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001d98:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001d9c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001d9e:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8001da0:	f7ff fccf 	bl	8001742 <find_pareto_front>

        if (selected->size + front_size > POP_SIZE) {
 8001da4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001da6:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 8001daa:	f8d3 2600 	ldr.w	r2, [r3, #1536]	@ 0x600
 8001dae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001db0:	4413      	add	r3, r2
 8001db2:	2b64      	cmp	r3, #100	@ 0x64
 8001db4:	f340 80b0 	ble.w	8001f18 <selection+0x294>
 8001db8:	466b      	mov	r3, sp
 8001dba:	461c      	mov	r4, r3
            int needed = POP_SIZE - selected->size;
 8001dbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001dbe:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 8001dc2:	f8d3 3600 	ldr.w	r3, [r3, #1536]	@ 0x600
 8001dc6:	f1c3 0364 	rsb	r3, r3, #100	@ 0x64
 8001dca:	64bb      	str	r3, [r7, #72]	@ 0x48
            Solution temp_front[front_size];
 8001dcc:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8001dce:	1e4b      	subs	r3, r1, #1
 8001dd0:	647b      	str	r3, [r7, #68]	@ 0x44
 8001dd2:	460a      	mov	r2, r1
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	4692      	mov	sl, r2
 8001dd8:	469b      	mov	fp, r3
 8001dda:	f04f 0200 	mov.w	r2, #0
 8001dde:	f04f 0300 	mov.w	r3, #0
 8001de2:	ea4f 238b 	mov.w	r3, fp, lsl #10
 8001de6:	ea43 539a 	orr.w	r3, r3, sl, lsr #22
 8001dea:	ea4f 228a 	mov.w	r2, sl, lsl #10
 8001dee:	460a      	mov	r2, r1
 8001df0:	2300      	movs	r3, #0
 8001df2:	613a      	str	r2, [r7, #16]
 8001df4:	617b      	str	r3, [r7, #20]
 8001df6:	f04f 0200 	mov.w	r2, #0
 8001dfa:	f04f 0300 	mov.w	r3, #0
 8001dfe:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8001e02:	4648      	mov	r0, r9
 8001e04:	0283      	lsls	r3, r0, #10
 8001e06:	4640      	mov	r0, r8
 8001e08:	ea43 5390 	orr.w	r3, r3, r0, lsr #22
 8001e0c:	4640      	mov	r0, r8
 8001e0e:	0282      	lsls	r2, r0, #10
 8001e10:	460b      	mov	r3, r1
 8001e12:	01db      	lsls	r3, r3, #7
 8001e14:	3307      	adds	r3, #7
 8001e16:	08db      	lsrs	r3, r3, #3
 8001e18:	00db      	lsls	r3, r3, #3
 8001e1a:	ebad 0d03 	sub.w	sp, sp, r3
 8001e1e:	466b      	mov	r3, sp
 8001e20:	3303      	adds	r3, #3
 8001e22:	089b      	lsrs	r3, r3, #2
 8001e24:	009b      	lsls	r3, r3, #2
 8001e26:	643b      	str	r3, [r7, #64]	@ 0x40
            for (int i = 0; i < front_size; i++) {
 8001e28:	2300      	movs	r3, #0
 8001e2a:	677b      	str	r3, [r7, #116]	@ 0x74
 8001e2c:	e013      	b.n	8001e56 <selection+0x1d2>
                temp_front[i] = pop->solutions[front_indices[i]];
 8001e2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001e30:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8001e32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e36:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001e38:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8001e3a:	01d2      	lsls	r2, r2, #7
 8001e3c:	4411      	add	r1, r2
 8001e3e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001e40:	01db      	lsls	r3, r3, #7
 8001e42:	4413      	add	r3, r2
 8001e44:	4608      	mov	r0, r1
 8001e46:	4619      	mov	r1, r3
 8001e48:	2380      	movs	r3, #128	@ 0x80
 8001e4a:	461a      	mov	r2, r3
 8001e4c:	f003 f88f 	bl	8004f6e <memcpy>
            for (int i = 0; i < front_size; i++) {
 8001e50:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001e52:	3301      	adds	r3, #1
 8001e54:	677b      	str	r3, [r7, #116]	@ 0x74
 8001e56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e58:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8001e5a:	429a      	cmp	r2, r3
 8001e5c:	dbe7      	blt.n	8001e2e <selection+0x1aa>
            }

            Solution selected_from_front[needed];
 8001e5e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8001e60:	1e4b      	subs	r3, r1, #1
 8001e62:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001e64:	460a      	mov	r2, r1
 8001e66:	2300      	movs	r3, #0
 8001e68:	60ba      	str	r2, [r7, #8]
 8001e6a:	60fb      	str	r3, [r7, #12]
 8001e6c:	f04f 0200 	mov.w	r2, #0
 8001e70:	f04f 0300 	mov.w	r3, #0
 8001e74:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8001e78:	4648      	mov	r0, r9
 8001e7a:	0283      	lsls	r3, r0, #10
 8001e7c:	4640      	mov	r0, r8
 8001e7e:	ea43 5390 	orr.w	r3, r3, r0, lsr #22
 8001e82:	4640      	mov	r0, r8
 8001e84:	0282      	lsls	r2, r0, #10
 8001e86:	460a      	mov	r2, r1
 8001e88:	2300      	movs	r3, #0
 8001e8a:	603a      	str	r2, [r7, #0]
 8001e8c:	607b      	str	r3, [r7, #4]
 8001e8e:	f04f 0200 	mov.w	r2, #0
 8001e92:	f04f 0300 	mov.w	r3, #0
 8001e96:	e9d7 8900 	ldrd	r8, r9, [r7]
 8001e9a:	4648      	mov	r0, r9
 8001e9c:	0283      	lsls	r3, r0, #10
 8001e9e:	4640      	mov	r0, r8
 8001ea0:	ea43 5390 	orr.w	r3, r3, r0, lsr #22
 8001ea4:	4640      	mov	r0, r8
 8001ea6:	0282      	lsls	r2, r0, #10
 8001ea8:	460b      	mov	r3, r1
 8001eaa:	01db      	lsls	r3, r3, #7
 8001eac:	3307      	adds	r3, #7
 8001eae:	08db      	lsrs	r3, r3, #3
 8001eb0:	00db      	lsls	r3, r3, #3
 8001eb2:	ebad 0d03 	sub.w	sp, sp, r3
 8001eb6:	466b      	mov	r3, sp
 8001eb8:	3303      	adds	r3, #3
 8001eba:	089b      	lsrs	r3, r3, #2
 8001ebc:	009b      	lsls	r3, r3, #2
 8001ebe:	63bb      	str	r3, [r7, #56]	@ 0x38
            select_by_crowding(temp_front, front_size, needed, selected_from_front);
 8001ec0:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8001ec2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001ec4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001ec6:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8001ec8:	f7ff fe48 	bl	8001b5c <select_by_crowding>

            for (int i = 0; i < needed; i++) {
 8001ecc:	2300      	movs	r3, #0
 8001ece:	673b      	str	r3, [r7, #112]	@ 0x70
 8001ed0:	e01a      	b.n	8001f08 <selection+0x284>
                selected->solutions[selected->size++] = selected_from_front[i];
 8001ed2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ed4:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 8001ed8:	f8d3 3600 	ldr.w	r3, [r3, #1536]	@ 0x600
 8001edc:	1c5a      	adds	r2, r3, #1
 8001ede:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001ee0:	f501 4110 	add.w	r1, r1, #36864	@ 0x9000
 8001ee4:	f8c1 2600 	str.w	r2, [r1, #1536]	@ 0x600
 8001ee8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001eea:	01db      	lsls	r3, r3, #7
 8001eec:	18d1      	adds	r1, r2, r3
 8001eee:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001ef0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001ef2:	01db      	lsls	r3, r3, #7
 8001ef4:	4413      	add	r3, r2
 8001ef6:	4608      	mov	r0, r1
 8001ef8:	4619      	mov	r1, r3
 8001efa:	2380      	movs	r3, #128	@ 0x80
 8001efc:	461a      	mov	r2, r3
 8001efe:	f003 f836 	bl	8004f6e <memcpy>
            for (int i = 0; i < needed; i++) {
 8001f02:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001f04:	3301      	adds	r3, #1
 8001f06:	673b      	str	r3, [r7, #112]	@ 0x70
 8001f08:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8001f0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001f0c:	429a      	cmp	r2, r3
 8001f0e:	dbe0      	blt.n	8001ed2 <selection+0x24e>
            }
            break;
 8001f10:	bf00      	nop
 8001f12:	46a5      	mov	sp, r4
 8001f14:	46ad      	mov	sp, r5
 8001f16:	e067      	b.n	8001fe8 <selection+0x364>
        } else {
            for (int i = 0; i < front_size; i++) {
 8001f18:	2300      	movs	r3, #0
 8001f1a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8001f1c:	e01d      	b.n	8001f5a <selection+0x2d6>
                selected->solutions[selected->size++] = pop->solutions[front_indices[i]];
 8001f1e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001f20:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001f22:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001f26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f28:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 8001f2c:	f8d3 1600 	ldr.w	r1, [r3, #1536]	@ 0x600
 8001f30:	1c4a      	adds	r2, r1, #1
 8001f32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f34:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 8001f38:	f8c3 2600 	str.w	r2, [r3, #1536]	@ 0x600
 8001f3c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001f3e:	01cb      	lsls	r3, r1, #7
 8001f40:	18d1      	adds	r1, r2, r3
 8001f42:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001f44:	01c3      	lsls	r3, r0, #7
 8001f46:	4413      	add	r3, r2
 8001f48:	4608      	mov	r0, r1
 8001f4a:	4619      	mov	r1, r3
 8001f4c:	2380      	movs	r3, #128	@ 0x80
 8001f4e:	461a      	mov	r2, r3
 8001f50:	f003 f80d 	bl	8004f6e <memcpy>
            for (int i = 0; i < front_size; i++) {
 8001f54:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001f56:	3301      	adds	r3, #1
 8001f58:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8001f5a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001f5c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	dbdd      	blt.n	8001f1e <selection+0x29a>
            }

            int new_remaining_size = 0;
 8001f62:	2300      	movs	r3, #0
 8001f64:	66bb      	str	r3, [r7, #104]	@ 0x68
            for (int i = 0; i < remaining_size; i++) {
 8001f66:	2300      	movs	r3, #0
 8001f68:	667b      	str	r3, [r7, #100]	@ 0x64
 8001f6a:	e02e      	b.n	8001fca <selection+0x346>
                bool in_front = false;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
                for (int j = 0; j < front_size; j++) {
 8001f72:	2300      	movs	r3, #0
 8001f74:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001f76:	e010      	b.n	8001f9a <selection+0x316>
                    if (remaining_indices[i] == front_indices[j]) {
 8001f78:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001f7a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001f7c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001f80:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001f82:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001f84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f88:	4299      	cmp	r1, r3
 8001f8a:	d103      	bne.n	8001f94 <selection+0x310>
                        in_front = true;
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
                        break;
 8001f92:	e006      	b.n	8001fa2 <selection+0x31e>
                for (int j = 0; j < front_size; j++) {
 8001f94:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001f96:	3301      	adds	r3, #1
 8001f98:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001f9a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001f9c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	dbea      	blt.n	8001f78 <selection+0x2f4>
                    }
                }
                if (!in_front) {
 8001fa2:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 8001fa6:	f083 0301 	eor.w	r3, r3, #1
 8001faa:	b2db      	uxtb	r3, r3
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d009      	beq.n	8001fc4 <selection+0x340>
                    remaining_indices[new_remaining_size++] = remaining_indices[i];
 8001fb0:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8001fb2:	1c4b      	adds	r3, r1, #1
 8001fb4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001fb6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001fb8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001fba:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001fbe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001fc0:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
            for (int i = 0; i < remaining_size; i++) {
 8001fc4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001fc6:	3301      	adds	r3, #1
 8001fc8:	667b      	str	r3, [r7, #100]	@ 0x64
 8001fca:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8001fcc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001fce:	429a      	cmp	r2, r3
 8001fd0:	dbcc      	blt.n	8001f6c <selection+0x2e8>
                }
            }
            remaining_size = new_remaining_size;
 8001fd2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001fd4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001fd6:	46ad      	mov	sp, r5
    while (selected->size < POP_SIZE) {
 8001fd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fda:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 8001fde:	f8d3 3600 	ldr.w	r3, [r3, #1536]	@ 0x600
 8001fe2:	2b63      	cmp	r3, #99	@ 0x63
 8001fe4:	f77f aea4 	ble.w	8001d30 <selection+0xac>
 8001fe8:	46b5      	mov	sp, r6
        }
    }
}
 8001fea:	bf00      	nop
 8001fec:	3784      	adds	r7, #132	@ 0x84
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001ff4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ff4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001ff8:	f5ad 7d1a 	sub.w	sp, sp, #616	@ 0x268
 8001ffc:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ffe:	f000 fcd5 	bl	80029ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002002:	f000 fa09 	bl	8002418 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002006:	f000 fab5 	bl	8002574 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800200a:	f000 fa89 	bl	8002520 <MX_USART1_UART_Init>
  MX_RNG_Init();
 800200e:	f000 fa73 	bl	80024f8 <MX_RNG_Init>
  /* USER CODE BEGIN 2 */
  initialize_bounds();
 8002012:	f7fe ffbf 	bl	8000f94 <initialize_bounds>

  // Initialize population
  random_population(&pop);
 8002016:	48b9      	ldr	r0, [pc, #740]	@ (80022fc <main+0x308>)
 8002018:	f7ff f826 	bl	8001068 <random_population>
  for (int i = 0; i < pop.size; i++) {
 800201c:	2300      	movs	r3, #0
 800201e:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
 8002022:	e00c      	b.n	800203e <main+0x4a>
	  evaluate(&pop.solutions[i]);
 8002024:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 8002028:	01db      	lsls	r3, r3, #7
 800202a:	4ab4      	ldr	r2, [pc, #720]	@ (80022fc <main+0x308>)
 800202c:	4413      	add	r3, r2
 800202e:	4618      	mov	r0, r3
 8002030:	f7ff f85e 	bl	80010f0 <evaluate>
  for (int i = 0; i < pop.size; i++) {
 8002034:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 8002038:	3301      	adds	r3, #1
 800203a:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
 800203e:	4baf      	ldr	r3, [pc, #700]	@ (80022fc <main+0x308>)
 8002040:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 8002044:	f8d3 3600 	ldr.w	r3, [r3, #1536]	@ 0x600
 8002048:	f8d7 224c 	ldr.w	r2, [r7, #588]	@ 0x24c
 800204c:	429a      	cmp	r2, r3
 800204e:	dbe9      	blt.n	8002024 <main+0x30>
  }

  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8002050:	4bab      	ldr	r3, [pc, #684]	@ (8002300 <main+0x30c>)
 8002052:	68db      	ldr	r3, [r3, #12]
 8002054:	4aaa      	ldr	r2, [pc, #680]	@ (8002300 <main+0x30c>)
 8002056:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800205a:	60d3      	str	r3, [r2, #12]
  DWT->CYCCNT = 0;
 800205c:	4ba9      	ldr	r3, [pc, #676]	@ (8002304 <main+0x310>)
 800205e:	2200      	movs	r2, #0
 8002060:	605a      	str	r2, [r3, #4]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8002062:	4ba8      	ldr	r3, [pc, #672]	@ (8002304 <main+0x310>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4aa7      	ldr	r2, [pc, #668]	@ (8002304 <main+0x310>)
 8002068:	f043 0301 	orr.w	r3, r3, #1
 800206c:	6013      	str	r3, [r2, #0]

  uint32_t start_cycles = DWT->CYCCNT;
 800206e:	4ba5      	ldr	r3, [pc, #660]	@ (8002304 <main+0x310>)
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	f8c7 322c 	str.w	r3, [r7, #556]	@ 0x22c

  // Main optimization loop
  for (int iter = 0; iter < MAX_ITER; iter++) {
 8002076:	2300      	movs	r3, #0
 8002078:	f8c7 3248 	str.w	r3, [r7, #584]	@ 0x248
 800207c:	e0d0      	b.n	8002220 <main+0x22c>
	  // Generate offspring
	  crossover(&pop, &offspring);
 800207e:	49a2      	ldr	r1, [pc, #648]	@ (8002308 <main+0x314>)
 8002080:	489e      	ldr	r0, [pc, #632]	@ (80022fc <main+0x308>)
 8002082:	f7ff f8df 	bl	8001244 <crossover>
	  mutation(&pop, &offspring);
 8002086:	49a0      	ldr	r1, [pc, #640]	@ (8002308 <main+0x314>)
 8002088:	489c      	ldr	r0, [pc, #624]	@ (80022fc <main+0x308>)
 800208a:	f7ff f9d1 	bl	8001430 <mutation>
	  local_search(&pop, &offspring);
 800208e:	499e      	ldr	r1, [pc, #632]	@ (8002308 <main+0x314>)
 8002090:	489a      	ldr	r0, [pc, #616]	@ (80022fc <main+0x308>)
 8002092:	f7ff fa57 	bl	8001544 <local_search>

	  // Combine populations
	  combined.size = 0;
 8002096:	4b9d      	ldr	r3, [pc, #628]	@ (800230c <main+0x318>)
 8002098:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 800209c:	461a      	mov	r2, r3
 800209e:	2300      	movs	r3, #0
 80020a0:	f8c2 3600 	str.w	r3, [r2, #1536]	@ 0x600
	  for (int i = 0; i < pop.size; i++) {
 80020a4:	2300      	movs	r3, #0
 80020a6:	f8c7 3244 	str.w	r3, [r7, #580]	@ 0x244
 80020aa:	e01d      	b.n	80020e8 <main+0xf4>
		  combined.solutions[combined.size++] = pop.solutions[i];
 80020ac:	4b97      	ldr	r3, [pc, #604]	@ (800230c <main+0x318>)
 80020ae:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 80020b2:	f8d3 3600 	ldr.w	r3, [r3, #1536]	@ 0x600
 80020b6:	1c5a      	adds	r2, r3, #1
 80020b8:	4994      	ldr	r1, [pc, #592]	@ (800230c <main+0x318>)
 80020ba:	f501 4110 	add.w	r1, r1, #36864	@ 0x9000
 80020be:	f8c1 2600 	str.w	r2, [r1, #1536]	@ 0x600
 80020c2:	4a92      	ldr	r2, [pc, #584]	@ (800230c <main+0x318>)
 80020c4:	01db      	lsls	r3, r3, #7
 80020c6:	18d1      	adds	r1, r2, r3
 80020c8:	4a8c      	ldr	r2, [pc, #560]	@ (80022fc <main+0x308>)
 80020ca:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 80020ce:	01db      	lsls	r3, r3, #7
 80020d0:	4413      	add	r3, r2
 80020d2:	4608      	mov	r0, r1
 80020d4:	4619      	mov	r1, r3
 80020d6:	2380      	movs	r3, #128	@ 0x80
 80020d8:	461a      	mov	r2, r3
 80020da:	f002 ff48 	bl	8004f6e <memcpy>
	  for (int i = 0; i < pop.size; i++) {
 80020de:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 80020e2:	3301      	adds	r3, #1
 80020e4:	f8c7 3244 	str.w	r3, [r7, #580]	@ 0x244
 80020e8:	4b84      	ldr	r3, [pc, #528]	@ (80022fc <main+0x308>)
 80020ea:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 80020ee:	f8d3 3600 	ldr.w	r3, [r3, #1536]	@ 0x600
 80020f2:	f8d7 2244 	ldr.w	r2, [r7, #580]	@ 0x244
 80020f6:	429a      	cmp	r2, r3
 80020f8:	dbd8      	blt.n	80020ac <main+0xb8>
	  }
	  for (int i = 0; i < offspring.size; i++) {
 80020fa:	2300      	movs	r3, #0
 80020fc:	f8c7 3240 	str.w	r3, [r7, #576]	@ 0x240
 8002100:	e01d      	b.n	800213e <main+0x14a>
		  combined.solutions[combined.size++] = offspring.solutions[i];
 8002102:	4b82      	ldr	r3, [pc, #520]	@ (800230c <main+0x318>)
 8002104:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 8002108:	f8d3 3600 	ldr.w	r3, [r3, #1536]	@ 0x600
 800210c:	1c5a      	adds	r2, r3, #1
 800210e:	497f      	ldr	r1, [pc, #508]	@ (800230c <main+0x318>)
 8002110:	f501 4110 	add.w	r1, r1, #36864	@ 0x9000
 8002114:	f8c1 2600 	str.w	r2, [r1, #1536]	@ 0x600
 8002118:	4a7c      	ldr	r2, [pc, #496]	@ (800230c <main+0x318>)
 800211a:	01db      	lsls	r3, r3, #7
 800211c:	18d1      	adds	r1, r2, r3
 800211e:	4a7a      	ldr	r2, [pc, #488]	@ (8002308 <main+0x314>)
 8002120:	f8d7 3240 	ldr.w	r3, [r7, #576]	@ 0x240
 8002124:	01db      	lsls	r3, r3, #7
 8002126:	4413      	add	r3, r2
 8002128:	4608      	mov	r0, r1
 800212a:	4619      	mov	r1, r3
 800212c:	2380      	movs	r3, #128	@ 0x80
 800212e:	461a      	mov	r2, r3
 8002130:	f002 ff1d 	bl	8004f6e <memcpy>
	  for (int i = 0; i < offspring.size; i++) {
 8002134:	f8d7 3240 	ldr.w	r3, [r7, #576]	@ 0x240
 8002138:	3301      	adds	r3, #1
 800213a:	f8c7 3240 	str.w	r3, [r7, #576]	@ 0x240
 800213e:	4b72      	ldr	r3, [pc, #456]	@ (8002308 <main+0x314>)
 8002140:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 8002144:	f8d3 3600 	ldr.w	r3, [r3, #1536]	@ 0x600
 8002148:	f8d7 2240 	ldr.w	r2, [r7, #576]	@ 0x240
 800214c:	429a      	cmp	r2, r3
 800214e:	dbd8      	blt.n	8002102 <main+0x10e>
	  }
	  for (int i = 0; i < offspring.size; i++) {
 8002150:	2300      	movs	r3, #0
 8002152:	f8c7 323c 	str.w	r3, [r7, #572]	@ 0x23c
 8002156:	e01d      	b.n	8002194 <main+0x1a0>
		  combined.solutions[combined.size++] = offspring.solutions[i];
 8002158:	4b6c      	ldr	r3, [pc, #432]	@ (800230c <main+0x318>)
 800215a:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 800215e:	f8d3 3600 	ldr.w	r3, [r3, #1536]	@ 0x600
 8002162:	1c5a      	adds	r2, r3, #1
 8002164:	4969      	ldr	r1, [pc, #420]	@ (800230c <main+0x318>)
 8002166:	f501 4110 	add.w	r1, r1, #36864	@ 0x9000
 800216a:	f8c1 2600 	str.w	r2, [r1, #1536]	@ 0x600
 800216e:	4a67      	ldr	r2, [pc, #412]	@ (800230c <main+0x318>)
 8002170:	01db      	lsls	r3, r3, #7
 8002172:	18d1      	adds	r1, r2, r3
 8002174:	4a64      	ldr	r2, [pc, #400]	@ (8002308 <main+0x314>)
 8002176:	f8d7 323c 	ldr.w	r3, [r7, #572]	@ 0x23c
 800217a:	01db      	lsls	r3, r3, #7
 800217c:	4413      	add	r3, r2
 800217e:	4608      	mov	r0, r1
 8002180:	4619      	mov	r1, r3
 8002182:	2380      	movs	r3, #128	@ 0x80
 8002184:	461a      	mov	r2, r3
 8002186:	f002 fef2 	bl	8004f6e <memcpy>
	  for (int i = 0; i < offspring.size; i++) {
 800218a:	f8d7 323c 	ldr.w	r3, [r7, #572]	@ 0x23c
 800218e:	3301      	adds	r3, #1
 8002190:	f8c7 323c 	str.w	r3, [r7, #572]	@ 0x23c
 8002194:	4b5c      	ldr	r3, [pc, #368]	@ (8002308 <main+0x314>)
 8002196:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 800219a:	f8d3 3600 	ldr.w	r3, [r3, #1536]	@ 0x600
 800219e:	f8d7 223c 	ldr.w	r2, [r7, #572]	@ 0x23c
 80021a2:	429a      	cmp	r2, r3
 80021a4:	dbd8      	blt.n	8002158 <main+0x164>
	  }
	  for (int i = 0; i < offspring.size; i++) {
 80021a6:	2300      	movs	r3, #0
 80021a8:	f8c7 3238 	str.w	r3, [r7, #568]	@ 0x238
 80021ac:	e01d      	b.n	80021ea <main+0x1f6>
		  combined.solutions[combined.size++] = offspring.solutions[i];
 80021ae:	4b57      	ldr	r3, [pc, #348]	@ (800230c <main+0x318>)
 80021b0:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 80021b4:	f8d3 3600 	ldr.w	r3, [r3, #1536]	@ 0x600
 80021b8:	1c5a      	adds	r2, r3, #1
 80021ba:	4954      	ldr	r1, [pc, #336]	@ (800230c <main+0x318>)
 80021bc:	f501 4110 	add.w	r1, r1, #36864	@ 0x9000
 80021c0:	f8c1 2600 	str.w	r2, [r1, #1536]	@ 0x600
 80021c4:	4a51      	ldr	r2, [pc, #324]	@ (800230c <main+0x318>)
 80021c6:	01db      	lsls	r3, r3, #7
 80021c8:	18d1      	adds	r1, r2, r3
 80021ca:	4a4f      	ldr	r2, [pc, #316]	@ (8002308 <main+0x314>)
 80021cc:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 80021d0:	01db      	lsls	r3, r3, #7
 80021d2:	4413      	add	r3, r2
 80021d4:	4608      	mov	r0, r1
 80021d6:	4619      	mov	r1, r3
 80021d8:	2380      	movs	r3, #128	@ 0x80
 80021da:	461a      	mov	r2, r3
 80021dc:	f002 fec7 	bl	8004f6e <memcpy>
	  for (int i = 0; i < offspring.size; i++) {
 80021e0:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 80021e4:	3301      	adds	r3, #1
 80021e6:	f8c7 3238 	str.w	r3, [r7, #568]	@ 0x238
 80021ea:	4b47      	ldr	r3, [pc, #284]	@ (8002308 <main+0x314>)
 80021ec:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 80021f0:	f8d3 3600 	ldr.w	r3, [r3, #1536]	@ 0x600
 80021f4:	f8d7 2238 	ldr.w	r2, [r7, #568]	@ 0x238
 80021f8:	429a      	cmp	r2, r3
 80021fa:	dbd8      	blt.n	80021ae <main+0x1ba>
	  }

	  selection(&combined, &selected);
 80021fc:	4944      	ldr	r1, [pc, #272]	@ (8002310 <main+0x31c>)
 80021fe:	4843      	ldr	r0, [pc, #268]	@ (800230c <main+0x318>)
 8002200:	f7ff fd40 	bl	8001c84 <selection>
	  pop = selected;
 8002204:	4a3d      	ldr	r2, [pc, #244]	@ (80022fc <main+0x308>)
 8002206:	4b42      	ldr	r3, [pc, #264]	@ (8002310 <main+0x31c>)
 8002208:	4610      	mov	r0, r2
 800220a:	4619      	mov	r1, r3
 800220c:	f249 6304 	movw	r3, #38404	@ 0x9604
 8002210:	461a      	mov	r2, r3
 8002212:	f002 feac 	bl	8004f6e <memcpy>
  for (int iter = 0; iter < MAX_ITER; iter++) {
 8002216:	f8d7 3248 	ldr.w	r3, [r7, #584]	@ 0x248
 800221a:	3301      	adds	r3, #1
 800221c:	f8c7 3248 	str.w	r3, [r7, #584]	@ 0x248
 8002220:	f8d7 3248 	ldr.w	r3, [r7, #584]	@ 0x248
 8002224:	2bc7      	cmp	r3, #199	@ 0xc7
 8002226:	f77f af2a 	ble.w	800207e <main+0x8a>
  }

  uint32_t end_cycles = DWT->CYCCNT;
 800222a:	4b36      	ldr	r3, [pc, #216]	@ (8002304 <main+0x310>)
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	f8c7 3228 	str.w	r3, [r7, #552]	@ 0x228
  uint32_t elapsed_cycles = end_cycles - start_cycles;
 8002232:	f8d7 2228 	ldr.w	r2, [r7, #552]	@ 0x228
 8002236:	f8d7 322c 	ldr.w	r3, [r7, #556]	@ 0x22c
 800223a:	1ad3      	subs	r3, r2, r3
 800223c:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
  float time_sec = (float)elapsed_cycles / 180000000.0f;
 8002240:	f8d7 3224 	ldr.w	r3, [r7, #548]	@ 0x224
 8002244:	ee07 3a90 	vmov	s15, r3
 8002248:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800224c:	eddf 6a31 	vldr	s13, [pc, #196]	@ 8002314 <main+0x320>
 8002250:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002254:	edc7 7a88 	vstr	s15, [r7, #544]	@ 0x220
  float elapsed_ms = time_sec * 1000.0f;
 8002258:	edd7 7a88 	vldr	s15, [r7, #544]	@ 0x220
 800225c:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8002318 <main+0x324>
 8002260:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002264:	edc7 7a87 	vstr	s15, [r7, #540]	@ 0x21c
  float energy_joules = VOLTAGE * CURRENT * time_sec;
 8002268:	edd7 7a88 	vldr	s15, [r7, #544]	@ 0x220
 800226c:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 800231c <main+0x328>
 8002270:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002274:	edc7 7a86 	vstr	s15, [r7, #536]	@ 0x218

  int front_indices[POP_SIZE];
  int front_size;
  find_pareto_front(pop.solutions, pop.size, front_indices, &front_size);
 8002278:	4b20      	ldr	r3, [pc, #128]	@ (80022fc <main+0x308>)
 800227a:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 800227e:	f8d3 1600 	ldr.w	r1, [r3, #1536]	@ 0x600
 8002282:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8002286:	f107 0288 	add.w	r2, r7, #136	@ 0x88
 800228a:	481c      	ldr	r0, [pc, #112]	@ (80022fc <main+0x308>)
 800228c:	f7ff fa59 	bl	8001742 <find_pareto_front>

  for (int i = 0; i < front_size; i++) {
 8002290:	2300      	movs	r3, #0
 8002292:	f8c7 3234 	str.w	r3, [r7, #564]	@ 0x234
 8002296:	e01a      	b.n	80022ce <main+0x2da>
	  pareto_front.solutions[i] = pop.solutions[front_indices[i]];
 8002298:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 800229c:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 80022a0:	f8d7 2234 	ldr.w	r2, [r7, #564]	@ 0x234
 80022a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022a8:	491d      	ldr	r1, [pc, #116]	@ (8002320 <main+0x32c>)
 80022aa:	f8d7 2234 	ldr.w	r2, [r7, #564]	@ 0x234
 80022ae:	01d2      	lsls	r2, r2, #7
 80022b0:	4411      	add	r1, r2
 80022b2:	4a12      	ldr	r2, [pc, #72]	@ (80022fc <main+0x308>)
 80022b4:	01db      	lsls	r3, r3, #7
 80022b6:	4413      	add	r3, r2
 80022b8:	4608      	mov	r0, r1
 80022ba:	4619      	mov	r1, r3
 80022bc:	2380      	movs	r3, #128	@ 0x80
 80022be:	461a      	mov	r2, r3
 80022c0:	f002 fe55 	bl	8004f6e <memcpy>
  for (int i = 0; i < front_size; i++) {
 80022c4:	f8d7 3234 	ldr.w	r3, [r7, #564]	@ 0x234
 80022c8:	3301      	adds	r3, #1
 80022ca:	f8c7 3234 	str.w	r3, [r7, #564]	@ 0x234
 80022ce:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80022d2:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f8d7 2234 	ldr.w	r2, [r7, #564]	@ 0x234
 80022dc:	429a      	cmp	r2, r3
 80022de:	dbdb      	blt.n	8002298 <main+0x2a4>
  }
  pareto_front.size = front_size;
 80022e0:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80022e4:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	4a0d      	ldr	r2, [pc, #52]	@ (8002320 <main+0x32c>)
 80022ec:	f502 4210 	add.w	r2, r2, #36864	@ 0x9000
 80022f0:	f8c2 3600 	str.w	r3, [r2, #1536]	@ 0x600


  char msg[128];
  for (int i = 0; i < pareto_front.size; i++) {
 80022f4:	2300      	movs	r3, #0
 80022f6:	f8c7 3230 	str.w	r3, [r7, #560]	@ 0x230
 80022fa:	e045      	b.n	8002388 <main+0x394>
 80022fc:	20000348 	.word	0x20000348
 8002300:	e000edf0 	.word	0xe000edf0
 8002304:	e0001000 	.word	0xe0001000
 8002308:	2000994c 	.word	0x2000994c
 800230c:	20012f50 	.word	0x20012f50
 8002310:	2001c554 	.word	0x2001c554
 8002314:	4d2ba950 	.word	0x4d2ba950
 8002318:	447a0000 	.word	0x447a0000
 800231c:	3d872b02 	.word	0x3d872b02
 8002320:	20025b58 	.word	0x20025b58
	  snprintf(msg, sizeof(msg), "f1: %.4f, f2: %.4f\r\n",
			  pareto_front.solutions[i].fitness[0], pareto_front.solutions[i].fitness[1]);
 8002324:	4a37      	ldr	r2, [pc, #220]	@ (8002404 <main+0x410>)
 8002326:	f8d7 3230 	ldr.w	r3, [r7, #560]	@ 0x230
 800232a:	01db      	lsls	r3, r3, #7
 800232c:	4413      	add	r3, r2
 800232e:	3378      	adds	r3, #120	@ 0x78
 8002330:	681b      	ldr	r3, [r3, #0]
	  snprintf(msg, sizeof(msg), "f1: %.4f, f2: %.4f\r\n",
 8002332:	4618      	mov	r0, r3
 8002334:	f7fe f918 	bl	8000568 <__aeabi_f2d>
 8002338:	4604      	mov	r4, r0
 800233a:	460d      	mov	r5, r1
			  pareto_front.solutions[i].fitness[0], pareto_front.solutions[i].fitness[1]);
 800233c:	4a31      	ldr	r2, [pc, #196]	@ (8002404 <main+0x410>)
 800233e:	f8d7 3230 	ldr.w	r3, [r7, #560]	@ 0x230
 8002342:	01db      	lsls	r3, r3, #7
 8002344:	4413      	add	r3, r2
 8002346:	337c      	adds	r3, #124	@ 0x7c
 8002348:	681b      	ldr	r3, [r3, #0]
	  snprintf(msg, sizeof(msg), "f1: %.4f, f2: %.4f\r\n",
 800234a:	4618      	mov	r0, r3
 800234c:	f7fe f90c 	bl	8000568 <__aeabi_f2d>
 8002350:	4602      	mov	r2, r0
 8002352:	460b      	mov	r3, r1
 8002354:	1d38      	adds	r0, r7, #4
 8002356:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800235a:	e9cd 4500 	strd	r4, r5, [sp]
 800235e:	4a2a      	ldr	r2, [pc, #168]	@ (8002408 <main+0x414>)
 8002360:	2180      	movs	r1, #128	@ 0x80
 8002362:	f002 fd0b 	bl	8004d7c <sniprintf>
	  HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8002366:	1d3b      	adds	r3, r7, #4
 8002368:	4618      	mov	r0, r3
 800236a:	f7fd ff91 	bl	8000290 <strlen>
 800236e:	4603      	mov	r3, r0
 8002370:	b29a      	uxth	r2, r3
 8002372:	1d39      	adds	r1, r7, #4
 8002374:	f04f 33ff 	mov.w	r3, #4294967295
 8002378:	4824      	ldr	r0, [pc, #144]	@ (800240c <main+0x418>)
 800237a:	f001 fc2b 	bl	8003bd4 <HAL_UART_Transmit>
  for (int i = 0; i < pareto_front.size; i++) {
 800237e:	f8d7 3230 	ldr.w	r3, [r7, #560]	@ 0x230
 8002382:	3301      	adds	r3, #1
 8002384:	f8c7 3230 	str.w	r3, [r7, #560]	@ 0x230
 8002388:	4b1e      	ldr	r3, [pc, #120]	@ (8002404 <main+0x410>)
 800238a:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 800238e:	f8d3 3600 	ldr.w	r3, [r3, #1536]	@ 0x600
 8002392:	f8d7 2230 	ldr.w	r2, [r7, #560]	@ 0x230
 8002396:	429a      	cmp	r2, r3
 8002398:	dbc4      	blt.n	8002324 <main+0x330>
  }

  snprintf(msg, sizeof(msg), "Done! Time: %.2fms (%.2fs), Energy: %.4fJ\r\n", elapsed_ms, time_sec, energy_joules);
 800239a:	f8d7 021c 	ldr.w	r0, [r7, #540]	@ 0x21c
 800239e:	f7fe f8e3 	bl	8000568 <__aeabi_f2d>
 80023a2:	4604      	mov	r4, r0
 80023a4:	460d      	mov	r5, r1
 80023a6:	f8d7 0220 	ldr.w	r0, [r7, #544]	@ 0x220
 80023aa:	f7fe f8dd 	bl	8000568 <__aeabi_f2d>
 80023ae:	4680      	mov	r8, r0
 80023b0:	4689      	mov	r9, r1
 80023b2:	f8d7 0218 	ldr.w	r0, [r7, #536]	@ 0x218
 80023b6:	f7fe f8d7 	bl	8000568 <__aeabi_f2d>
 80023ba:	4602      	mov	r2, r0
 80023bc:	460b      	mov	r3, r1
 80023be:	1d38      	adds	r0, r7, #4
 80023c0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80023c4:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80023c8:	e9cd 4500 	strd	r4, r5, [sp]
 80023cc:	4a10      	ldr	r2, [pc, #64]	@ (8002410 <main+0x41c>)
 80023ce:	2180      	movs	r1, #128	@ 0x80
 80023d0:	f002 fcd4 	bl	8004d7c <sniprintf>
  HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80023d4:	1d3b      	adds	r3, r7, #4
 80023d6:	4618      	mov	r0, r3
 80023d8:	f7fd ff5a 	bl	8000290 <strlen>
 80023dc:	4603      	mov	r3, r0
 80023de:	b29a      	uxth	r2, r3
 80023e0:	1d39      	adds	r1, r7, #4
 80023e2:	f04f 33ff 	mov.w	r3, #4294967295
 80023e6:	4809      	ldr	r0, [pc, #36]	@ (800240c <main+0x418>)
 80023e8:	f001 fbf4 	bl	8003bd4 <HAL_UART_Transmit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(GPIOG, GPIO_PIN_13);
 80023ec:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80023f0:	4808      	ldr	r0, [pc, #32]	@ (8002414 <main+0x420>)
 80023f2:	f000 fe1c 	bl	800302e <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 80023f6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80023fa:	f000 fb49 	bl	8002a90 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOG, GPIO_PIN_13);
 80023fe:	bf00      	nop
 8002400:	e7f4      	b.n	80023ec <main+0x3f8>
 8002402:	bf00      	nop
 8002404:	20025b58 	.word	0x20025b58
 8002408:	08008278 	.word	0x08008278
 800240c:	20000300 	.word	0x20000300
 8002410:	08008290 	.word	0x08008290
 8002414:	40021800 	.word	0x40021800

08002418 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b094      	sub	sp, #80	@ 0x50
 800241c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800241e:	f107 0320 	add.w	r3, r7, #32
 8002422:	2230      	movs	r2, #48	@ 0x30
 8002424:	2100      	movs	r1, #0
 8002426:	4618      	mov	r0, r3
 8002428:	f002 fd21 	bl	8004e6e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800242c:	f107 030c 	add.w	r3, r7, #12
 8002430:	2200      	movs	r2, #0
 8002432:	601a      	str	r2, [r3, #0]
 8002434:	605a      	str	r2, [r3, #4]
 8002436:	609a      	str	r2, [r3, #8]
 8002438:	60da      	str	r2, [r3, #12]
 800243a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800243c:	2300      	movs	r3, #0
 800243e:	60bb      	str	r3, [r7, #8]
 8002440:	4b2b      	ldr	r3, [pc, #172]	@ (80024f0 <SystemClock_Config+0xd8>)
 8002442:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002444:	4a2a      	ldr	r2, [pc, #168]	@ (80024f0 <SystemClock_Config+0xd8>)
 8002446:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800244a:	6413      	str	r3, [r2, #64]	@ 0x40
 800244c:	4b28      	ldr	r3, [pc, #160]	@ (80024f0 <SystemClock_Config+0xd8>)
 800244e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002450:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002454:	60bb      	str	r3, [r7, #8]
 8002456:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002458:	2300      	movs	r3, #0
 800245a:	607b      	str	r3, [r7, #4]
 800245c:	4b25      	ldr	r3, [pc, #148]	@ (80024f4 <SystemClock_Config+0xdc>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a24      	ldr	r2, [pc, #144]	@ (80024f4 <SystemClock_Config+0xdc>)
 8002462:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002466:	6013      	str	r3, [r2, #0]
 8002468:	4b22      	ldr	r3, [pc, #136]	@ (80024f4 <SystemClock_Config+0xdc>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002470:	607b      	str	r3, [r7, #4]
 8002472:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002474:	2301      	movs	r3, #1
 8002476:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002478:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800247c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800247e:	2302      	movs	r3, #2
 8002480:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002482:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002486:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002488:	2304      	movs	r3, #4
 800248a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 800248c:	23b4      	movs	r3, #180	@ 0xb4
 800248e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002490:	2302      	movs	r3, #2
 8002492:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8002494:	2308      	movs	r3, #8
 8002496:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002498:	f107 0320 	add.w	r3, r7, #32
 800249c:	4618      	mov	r0, r3
 800249e:	f000 fe31 	bl	8003104 <HAL_RCC_OscConfig>
 80024a2:	4603      	mov	r3, r0
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d001      	beq.n	80024ac <SystemClock_Config+0x94>
  {
    Error_Handler();
 80024a8:	f000 f8b6 	bl	8002618 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80024ac:	f000 fdda 	bl	8003064 <HAL_PWREx_EnableOverDrive>
 80024b0:	4603      	mov	r3, r0
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d001      	beq.n	80024ba <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80024b6:	f000 f8af 	bl	8002618 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80024ba:	230f      	movs	r3, #15
 80024bc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80024be:	2302      	movs	r3, #2
 80024c0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80024c2:	2300      	movs	r3, #0
 80024c4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80024c6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80024ca:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80024cc:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80024d0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80024d2:	f107 030c 	add.w	r3, r7, #12
 80024d6:	2105      	movs	r1, #5
 80024d8:	4618      	mov	r0, r3
 80024da:	f001 f88b 	bl	80035f4 <HAL_RCC_ClockConfig>
 80024de:	4603      	mov	r3, r0
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d001      	beq.n	80024e8 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 80024e4:	f000 f898 	bl	8002618 <Error_Handler>
  }
}
 80024e8:	bf00      	nop
 80024ea:	3750      	adds	r7, #80	@ 0x50
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	40023800 	.word	0x40023800
 80024f4:	40007000 	.word	0x40007000

080024f8 <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 80024fc:	4b06      	ldr	r3, [pc, #24]	@ (8002518 <MX_RNG_Init+0x20>)
 80024fe:	4a07      	ldr	r2, [pc, #28]	@ (800251c <MX_RNG_Init+0x24>)
 8002500:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8002502:	4805      	ldr	r0, [pc, #20]	@ (8002518 <MX_RNG_Init+0x20>)
 8002504:	f001 fa96 	bl	8003a34 <HAL_RNG_Init>
 8002508:	4603      	mov	r3, r0
 800250a:	2b00      	cmp	r3, #0
 800250c:	d001      	beq.n	8002512 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 800250e:	f000 f883 	bl	8002618 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8002512:	bf00      	nop
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	200002f0 	.word	0x200002f0
 800251c:	50060800 	.word	0x50060800

08002520 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002524:	4b11      	ldr	r3, [pc, #68]	@ (800256c <MX_USART1_UART_Init+0x4c>)
 8002526:	4a12      	ldr	r2, [pc, #72]	@ (8002570 <MX_USART1_UART_Init+0x50>)
 8002528:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800252a:	4b10      	ldr	r3, [pc, #64]	@ (800256c <MX_USART1_UART_Init+0x4c>)
 800252c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002530:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002532:	4b0e      	ldr	r3, [pc, #56]	@ (800256c <MX_USART1_UART_Init+0x4c>)
 8002534:	2200      	movs	r2, #0
 8002536:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002538:	4b0c      	ldr	r3, [pc, #48]	@ (800256c <MX_USART1_UART_Init+0x4c>)
 800253a:	2200      	movs	r2, #0
 800253c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800253e:	4b0b      	ldr	r3, [pc, #44]	@ (800256c <MX_USART1_UART_Init+0x4c>)
 8002540:	2200      	movs	r2, #0
 8002542:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002544:	4b09      	ldr	r3, [pc, #36]	@ (800256c <MX_USART1_UART_Init+0x4c>)
 8002546:	220c      	movs	r2, #12
 8002548:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800254a:	4b08      	ldr	r3, [pc, #32]	@ (800256c <MX_USART1_UART_Init+0x4c>)
 800254c:	2200      	movs	r2, #0
 800254e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002550:	4b06      	ldr	r3, [pc, #24]	@ (800256c <MX_USART1_UART_Init+0x4c>)
 8002552:	2200      	movs	r2, #0
 8002554:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002556:	4805      	ldr	r0, [pc, #20]	@ (800256c <MX_USART1_UART_Init+0x4c>)
 8002558:	f001 faec 	bl	8003b34 <HAL_UART_Init>
 800255c:	4603      	mov	r3, r0
 800255e:	2b00      	cmp	r3, #0
 8002560:	d001      	beq.n	8002566 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002562:	f000 f859 	bl	8002618 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002566:	bf00      	nop
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop
 800256c:	20000300 	.word	0x20000300
 8002570:	40011000 	.word	0x40011000

08002574 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b088      	sub	sp, #32
 8002578:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800257a:	f107 030c 	add.w	r3, r7, #12
 800257e:	2200      	movs	r2, #0
 8002580:	601a      	str	r2, [r3, #0]
 8002582:	605a      	str	r2, [r3, #4]
 8002584:	609a      	str	r2, [r3, #8]
 8002586:	60da      	str	r2, [r3, #12]
 8002588:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800258a:	2300      	movs	r3, #0
 800258c:	60bb      	str	r3, [r7, #8]
 800258e:	4b20      	ldr	r3, [pc, #128]	@ (8002610 <MX_GPIO_Init+0x9c>)
 8002590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002592:	4a1f      	ldr	r2, [pc, #124]	@ (8002610 <MX_GPIO_Init+0x9c>)
 8002594:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002598:	6313      	str	r3, [r2, #48]	@ 0x30
 800259a:	4b1d      	ldr	r3, [pc, #116]	@ (8002610 <MX_GPIO_Init+0x9c>)
 800259c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800259e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025a2:	60bb      	str	r3, [r7, #8]
 80025a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80025a6:	2300      	movs	r3, #0
 80025a8:	607b      	str	r3, [r7, #4]
 80025aa:	4b19      	ldr	r3, [pc, #100]	@ (8002610 <MX_GPIO_Init+0x9c>)
 80025ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ae:	4a18      	ldr	r2, [pc, #96]	@ (8002610 <MX_GPIO_Init+0x9c>)
 80025b0:	f043 0301 	orr.w	r3, r3, #1
 80025b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80025b6:	4b16      	ldr	r3, [pc, #88]	@ (8002610 <MX_GPIO_Init+0x9c>)
 80025b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ba:	f003 0301 	and.w	r3, r3, #1
 80025be:	607b      	str	r3, [r7, #4]
 80025c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80025c2:	2300      	movs	r3, #0
 80025c4:	603b      	str	r3, [r7, #0]
 80025c6:	4b12      	ldr	r3, [pc, #72]	@ (8002610 <MX_GPIO_Init+0x9c>)
 80025c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ca:	4a11      	ldr	r2, [pc, #68]	@ (8002610 <MX_GPIO_Init+0x9c>)
 80025cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80025d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80025d2:	4b0f      	ldr	r3, [pc, #60]	@ (8002610 <MX_GPIO_Init+0x9c>)
 80025d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025da:	603b      	str	r3, [r7, #0]
 80025dc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13, GPIO_PIN_RESET);
 80025de:	2200      	movs	r2, #0
 80025e0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80025e4:	480b      	ldr	r0, [pc, #44]	@ (8002614 <MX_GPIO_Init+0xa0>)
 80025e6:	f000 fd09 	bl	8002ffc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PG13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80025ea:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80025ee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025f0:	2301      	movs	r3, #1
 80025f2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f4:	2300      	movs	r3, #0
 80025f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025f8:	2300      	movs	r3, #0
 80025fa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80025fc:	f107 030c 	add.w	r3, r7, #12
 8002600:	4619      	mov	r1, r3
 8002602:	4804      	ldr	r0, [pc, #16]	@ (8002614 <MX_GPIO_Init+0xa0>)
 8002604:	f000 fb4e 	bl	8002ca4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002608:	bf00      	nop
 800260a:	3720      	adds	r7, #32
 800260c:	46bd      	mov	sp, r7
 800260e:	bd80      	pop	{r7, pc}
 8002610:	40023800 	.word	0x40023800
 8002614:	40021800 	.word	0x40021800

08002618 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002618:	b480      	push	{r7}
 800261a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800261c:	b672      	cpsid	i
}
 800261e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002620:	bf00      	nop
 8002622:	e7fd      	b.n	8002620 <Error_Handler+0x8>

08002624 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002624:	b480      	push	{r7}
 8002626:	b083      	sub	sp, #12
 8002628:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800262a:	2300      	movs	r3, #0
 800262c:	607b      	str	r3, [r7, #4]
 800262e:	4b10      	ldr	r3, [pc, #64]	@ (8002670 <HAL_MspInit+0x4c>)
 8002630:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002632:	4a0f      	ldr	r2, [pc, #60]	@ (8002670 <HAL_MspInit+0x4c>)
 8002634:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002638:	6453      	str	r3, [r2, #68]	@ 0x44
 800263a:	4b0d      	ldr	r3, [pc, #52]	@ (8002670 <HAL_MspInit+0x4c>)
 800263c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800263e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002642:	607b      	str	r3, [r7, #4]
 8002644:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002646:	2300      	movs	r3, #0
 8002648:	603b      	str	r3, [r7, #0]
 800264a:	4b09      	ldr	r3, [pc, #36]	@ (8002670 <HAL_MspInit+0x4c>)
 800264c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800264e:	4a08      	ldr	r2, [pc, #32]	@ (8002670 <HAL_MspInit+0x4c>)
 8002650:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002654:	6413      	str	r3, [r2, #64]	@ 0x40
 8002656:	4b06      	ldr	r3, [pc, #24]	@ (8002670 <HAL_MspInit+0x4c>)
 8002658:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800265a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800265e:	603b      	str	r3, [r7, #0]
 8002660:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002662:	bf00      	nop
 8002664:	370c      	adds	r7, #12
 8002666:	46bd      	mov	sp, r7
 8002668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266c:	4770      	bx	lr
 800266e:	bf00      	nop
 8002670:	40023800 	.word	0x40023800

08002674 <HAL_RNG_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrng: RNG handle pointer
  * @retval None
  */
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8002674:	b480      	push	{r7}
 8002676:	b085      	sub	sp, #20
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a0b      	ldr	r2, [pc, #44]	@ (80026b0 <HAL_RNG_MspInit+0x3c>)
 8002682:	4293      	cmp	r3, r2
 8002684:	d10d      	bne.n	80026a2 <HAL_RNG_MspInit+0x2e>
  {
    /* USER CODE BEGIN RNG_MspInit 0 */

    /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8002686:	2300      	movs	r3, #0
 8002688:	60fb      	str	r3, [r7, #12]
 800268a:	4b0a      	ldr	r3, [pc, #40]	@ (80026b4 <HAL_RNG_MspInit+0x40>)
 800268c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800268e:	4a09      	ldr	r2, [pc, #36]	@ (80026b4 <HAL_RNG_MspInit+0x40>)
 8002690:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002694:	6353      	str	r3, [r2, #52]	@ 0x34
 8002696:	4b07      	ldr	r3, [pc, #28]	@ (80026b4 <HAL_RNG_MspInit+0x40>)
 8002698:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800269a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800269e:	60fb      	str	r3, [r7, #12]
 80026a0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END RNG_MspInit 1 */

  }

}
 80026a2:	bf00      	nop
 80026a4:	3714      	adds	r7, #20
 80026a6:	46bd      	mov	sp, r7
 80026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ac:	4770      	bx	lr
 80026ae:	bf00      	nop
 80026b0:	50060800 	.word	0x50060800
 80026b4:	40023800 	.word	0x40023800

080026b8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b08a      	sub	sp, #40	@ 0x28
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026c0:	f107 0314 	add.w	r3, r7, #20
 80026c4:	2200      	movs	r2, #0
 80026c6:	601a      	str	r2, [r3, #0]
 80026c8:	605a      	str	r2, [r3, #4]
 80026ca:	609a      	str	r2, [r3, #8]
 80026cc:	60da      	str	r2, [r3, #12]
 80026ce:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a19      	ldr	r2, [pc, #100]	@ (800273c <HAL_UART_MspInit+0x84>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d12c      	bne.n	8002734 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80026da:	2300      	movs	r3, #0
 80026dc:	613b      	str	r3, [r7, #16]
 80026de:	4b18      	ldr	r3, [pc, #96]	@ (8002740 <HAL_UART_MspInit+0x88>)
 80026e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026e2:	4a17      	ldr	r2, [pc, #92]	@ (8002740 <HAL_UART_MspInit+0x88>)
 80026e4:	f043 0310 	orr.w	r3, r3, #16
 80026e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80026ea:	4b15      	ldr	r3, [pc, #84]	@ (8002740 <HAL_UART_MspInit+0x88>)
 80026ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026ee:	f003 0310 	and.w	r3, r3, #16
 80026f2:	613b      	str	r3, [r7, #16]
 80026f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026f6:	2300      	movs	r3, #0
 80026f8:	60fb      	str	r3, [r7, #12]
 80026fa:	4b11      	ldr	r3, [pc, #68]	@ (8002740 <HAL_UART_MspInit+0x88>)
 80026fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026fe:	4a10      	ldr	r2, [pc, #64]	@ (8002740 <HAL_UART_MspInit+0x88>)
 8002700:	f043 0301 	orr.w	r3, r3, #1
 8002704:	6313      	str	r3, [r2, #48]	@ 0x30
 8002706:	4b0e      	ldr	r3, [pc, #56]	@ (8002740 <HAL_UART_MspInit+0x88>)
 8002708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800270a:	f003 0301 	and.w	r3, r3, #1
 800270e:	60fb      	str	r3, [r7, #12]
 8002710:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002712:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002716:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002718:	2302      	movs	r3, #2
 800271a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800271c:	2300      	movs	r3, #0
 800271e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002720:	2303      	movs	r3, #3
 8002722:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002724:	2307      	movs	r3, #7
 8002726:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002728:	f107 0314 	add.w	r3, r7, #20
 800272c:	4619      	mov	r1, r3
 800272e:	4805      	ldr	r0, [pc, #20]	@ (8002744 <HAL_UART_MspInit+0x8c>)
 8002730:	f000 fab8 	bl	8002ca4 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8002734:	bf00      	nop
 8002736:	3728      	adds	r7, #40	@ 0x28
 8002738:	46bd      	mov	sp, r7
 800273a:	bd80      	pop	{r7, pc}
 800273c:	40011000 	.word	0x40011000
 8002740:	40023800 	.word	0x40023800
 8002744:	40020000 	.word	0x40020000

08002748 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002748:	b480      	push	{r7}
 800274a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800274c:	bf00      	nop
 800274e:	e7fd      	b.n	800274c <NMI_Handler+0x4>

08002750 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002750:	b480      	push	{r7}
 8002752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002754:	bf00      	nop
 8002756:	e7fd      	b.n	8002754 <HardFault_Handler+0x4>

08002758 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002758:	b480      	push	{r7}
 800275a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800275c:	bf00      	nop
 800275e:	e7fd      	b.n	800275c <MemManage_Handler+0x4>

08002760 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002760:	b480      	push	{r7}
 8002762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002764:	bf00      	nop
 8002766:	e7fd      	b.n	8002764 <BusFault_Handler+0x4>

08002768 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002768:	b480      	push	{r7}
 800276a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800276c:	bf00      	nop
 800276e:	e7fd      	b.n	800276c <UsageFault_Handler+0x4>

08002770 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002770:	b480      	push	{r7}
 8002772:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002774:	bf00      	nop
 8002776:	46bd      	mov	sp, r7
 8002778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277c:	4770      	bx	lr

0800277e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800277e:	b480      	push	{r7}
 8002780:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002782:	bf00      	nop
 8002784:	46bd      	mov	sp, r7
 8002786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278a:	4770      	bx	lr

0800278c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800278c:	b480      	push	{r7}
 800278e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002790:	bf00      	nop
 8002792:	46bd      	mov	sp, r7
 8002794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002798:	4770      	bx	lr

0800279a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800279a:	b580      	push	{r7, lr}
 800279c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800279e:	f000 f957 	bl	8002a50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80027a2:	bf00      	nop
 80027a4:	bd80      	pop	{r7, pc}

080027a6 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80027a6:	b480      	push	{r7}
 80027a8:	af00      	add	r7, sp, #0
  return 1;
 80027aa:	2301      	movs	r3, #1
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	46bd      	mov	sp, r7
 80027b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b4:	4770      	bx	lr

080027b6 <_kill>:

int _kill(int pid, int sig)
{
 80027b6:	b580      	push	{r7, lr}
 80027b8:	b082      	sub	sp, #8
 80027ba:	af00      	add	r7, sp, #0
 80027bc:	6078      	str	r0, [r7, #4]
 80027be:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80027c0:	f002 fba8 	bl	8004f14 <__errno>
 80027c4:	4603      	mov	r3, r0
 80027c6:	2216      	movs	r2, #22
 80027c8:	601a      	str	r2, [r3, #0]
  return -1;
 80027ca:	f04f 33ff 	mov.w	r3, #4294967295
}
 80027ce:	4618      	mov	r0, r3
 80027d0:	3708      	adds	r7, #8
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bd80      	pop	{r7, pc}

080027d6 <_exit>:

void _exit (int status)
{
 80027d6:	b580      	push	{r7, lr}
 80027d8:	b082      	sub	sp, #8
 80027da:	af00      	add	r7, sp, #0
 80027dc:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80027de:	f04f 31ff 	mov.w	r1, #4294967295
 80027e2:	6878      	ldr	r0, [r7, #4]
 80027e4:	f7ff ffe7 	bl	80027b6 <_kill>
  while (1) {}    /* Make sure we hang here */
 80027e8:	bf00      	nop
 80027ea:	e7fd      	b.n	80027e8 <_exit+0x12>

080027ec <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b086      	sub	sp, #24
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	60f8      	str	r0, [r7, #12]
 80027f4:	60b9      	str	r1, [r7, #8]
 80027f6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027f8:	2300      	movs	r3, #0
 80027fa:	617b      	str	r3, [r7, #20]
 80027fc:	e00a      	b.n	8002814 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80027fe:	f3af 8000 	nop.w
 8002802:	4601      	mov	r1, r0
 8002804:	68bb      	ldr	r3, [r7, #8]
 8002806:	1c5a      	adds	r2, r3, #1
 8002808:	60ba      	str	r2, [r7, #8]
 800280a:	b2ca      	uxtb	r2, r1
 800280c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800280e:	697b      	ldr	r3, [r7, #20]
 8002810:	3301      	adds	r3, #1
 8002812:	617b      	str	r3, [r7, #20]
 8002814:	697a      	ldr	r2, [r7, #20]
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	429a      	cmp	r2, r3
 800281a:	dbf0      	blt.n	80027fe <_read+0x12>
  }

  return len;
 800281c:	687b      	ldr	r3, [r7, #4]
}
 800281e:	4618      	mov	r0, r3
 8002820:	3718      	adds	r7, #24
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}

08002826 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002826:	b580      	push	{r7, lr}
 8002828:	b086      	sub	sp, #24
 800282a:	af00      	add	r7, sp, #0
 800282c:	60f8      	str	r0, [r7, #12]
 800282e:	60b9      	str	r1, [r7, #8]
 8002830:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002832:	2300      	movs	r3, #0
 8002834:	617b      	str	r3, [r7, #20]
 8002836:	e009      	b.n	800284c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002838:	68bb      	ldr	r3, [r7, #8]
 800283a:	1c5a      	adds	r2, r3, #1
 800283c:	60ba      	str	r2, [r7, #8]
 800283e:	781b      	ldrb	r3, [r3, #0]
 8002840:	4618      	mov	r0, r3
 8002842:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002846:	697b      	ldr	r3, [r7, #20]
 8002848:	3301      	adds	r3, #1
 800284a:	617b      	str	r3, [r7, #20]
 800284c:	697a      	ldr	r2, [r7, #20]
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	429a      	cmp	r2, r3
 8002852:	dbf1      	blt.n	8002838 <_write+0x12>
  }
  return len;
 8002854:	687b      	ldr	r3, [r7, #4]
}
 8002856:	4618      	mov	r0, r3
 8002858:	3718      	adds	r7, #24
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}

0800285e <_close>:

int _close(int file)
{
 800285e:	b480      	push	{r7}
 8002860:	b083      	sub	sp, #12
 8002862:	af00      	add	r7, sp, #0
 8002864:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002866:	f04f 33ff 	mov.w	r3, #4294967295
}
 800286a:	4618      	mov	r0, r3
 800286c:	370c      	adds	r7, #12
 800286e:	46bd      	mov	sp, r7
 8002870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002874:	4770      	bx	lr

08002876 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002876:	b480      	push	{r7}
 8002878:	b083      	sub	sp, #12
 800287a:	af00      	add	r7, sp, #0
 800287c:	6078      	str	r0, [r7, #4]
 800287e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002886:	605a      	str	r2, [r3, #4]
  return 0;
 8002888:	2300      	movs	r3, #0
}
 800288a:	4618      	mov	r0, r3
 800288c:	370c      	adds	r7, #12
 800288e:	46bd      	mov	sp, r7
 8002890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002894:	4770      	bx	lr

08002896 <_isatty>:

int _isatty(int file)
{
 8002896:	b480      	push	{r7}
 8002898:	b083      	sub	sp, #12
 800289a:	af00      	add	r7, sp, #0
 800289c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800289e:	2301      	movs	r3, #1
}
 80028a0:	4618      	mov	r0, r3
 80028a2:	370c      	adds	r7, #12
 80028a4:	46bd      	mov	sp, r7
 80028a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028aa:	4770      	bx	lr

080028ac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80028ac:	b480      	push	{r7}
 80028ae:	b085      	sub	sp, #20
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	60f8      	str	r0, [r7, #12]
 80028b4:	60b9      	str	r1, [r7, #8]
 80028b6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80028b8:	2300      	movs	r3, #0
}
 80028ba:	4618      	mov	r0, r3
 80028bc:	3714      	adds	r7, #20
 80028be:	46bd      	mov	sp, r7
 80028c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c4:	4770      	bx	lr
	...

080028c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b086      	sub	sp, #24
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80028d0:	4a14      	ldr	r2, [pc, #80]	@ (8002924 <_sbrk+0x5c>)
 80028d2:	4b15      	ldr	r3, [pc, #84]	@ (8002928 <_sbrk+0x60>)
 80028d4:	1ad3      	subs	r3, r2, r3
 80028d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80028d8:	697b      	ldr	r3, [r7, #20]
 80028da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80028dc:	4b13      	ldr	r3, [pc, #76]	@ (800292c <_sbrk+0x64>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d102      	bne.n	80028ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80028e4:	4b11      	ldr	r3, [pc, #68]	@ (800292c <_sbrk+0x64>)
 80028e6:	4a12      	ldr	r2, [pc, #72]	@ (8002930 <_sbrk+0x68>)
 80028e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80028ea:	4b10      	ldr	r3, [pc, #64]	@ (800292c <_sbrk+0x64>)
 80028ec:	681a      	ldr	r2, [r3, #0]
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	4413      	add	r3, r2
 80028f2:	693a      	ldr	r2, [r7, #16]
 80028f4:	429a      	cmp	r2, r3
 80028f6:	d207      	bcs.n	8002908 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80028f8:	f002 fb0c 	bl	8004f14 <__errno>
 80028fc:	4603      	mov	r3, r0
 80028fe:	220c      	movs	r2, #12
 8002900:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002902:	f04f 33ff 	mov.w	r3, #4294967295
 8002906:	e009      	b.n	800291c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002908:	4b08      	ldr	r3, [pc, #32]	@ (800292c <_sbrk+0x64>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800290e:	4b07      	ldr	r3, [pc, #28]	@ (800292c <_sbrk+0x64>)
 8002910:	681a      	ldr	r2, [r3, #0]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	4413      	add	r3, r2
 8002916:	4a05      	ldr	r2, [pc, #20]	@ (800292c <_sbrk+0x64>)
 8002918:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800291a:	68fb      	ldr	r3, [r7, #12]
}
 800291c:	4618      	mov	r0, r3
 800291e:	3718      	adds	r7, #24
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}
 8002924:	20030000 	.word	0x20030000
 8002928:	00000400 	.word	0x00000400
 800292c:	2002f15c 	.word	0x2002f15c
 8002930:	2002f2b0 	.word	0x2002f2b0

08002934 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002934:	b480      	push	{r7}
 8002936:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002938:	4b06      	ldr	r3, [pc, #24]	@ (8002954 <SystemInit+0x20>)
 800293a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800293e:	4a05      	ldr	r2, [pc, #20]	@ (8002954 <SystemInit+0x20>)
 8002940:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002944:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002948:	bf00      	nop
 800294a:	46bd      	mov	sp, r7
 800294c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002950:	4770      	bx	lr
 8002952:	bf00      	nop
 8002954:	e000ed00 	.word	0xe000ed00

08002958 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002958:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002990 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800295c:	f7ff ffea 	bl	8002934 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002960:	480c      	ldr	r0, [pc, #48]	@ (8002994 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002962:	490d      	ldr	r1, [pc, #52]	@ (8002998 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002964:	4a0d      	ldr	r2, [pc, #52]	@ (800299c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002966:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002968:	e002      	b.n	8002970 <LoopCopyDataInit>

0800296a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800296a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800296c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800296e:	3304      	adds	r3, #4

08002970 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002970:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002972:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002974:	d3f9      	bcc.n	800296a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002976:	4a0a      	ldr	r2, [pc, #40]	@ (80029a0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002978:	4c0a      	ldr	r4, [pc, #40]	@ (80029a4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800297a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800297c:	e001      	b.n	8002982 <LoopFillZerobss>

0800297e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800297e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002980:	3204      	adds	r2, #4

08002982 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002982:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002984:	d3fb      	bcc.n	800297e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002986:	f002 facb 	bl	8004f20 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800298a:	f7ff fb33 	bl	8001ff4 <main>
  bx  lr    
 800298e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002990:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002994:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002998:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 800299c:	08008848 	.word	0x08008848
  ldr r2, =_sbss
 80029a0:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 80029a4:	2002f2b0 	.word	0x2002f2b0

080029a8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80029a8:	e7fe      	b.n	80029a8 <ADC_IRQHandler>
	...

080029ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80029b0:	4b0e      	ldr	r3, [pc, #56]	@ (80029ec <HAL_Init+0x40>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a0d      	ldr	r2, [pc, #52]	@ (80029ec <HAL_Init+0x40>)
 80029b6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80029ba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80029bc:	4b0b      	ldr	r3, [pc, #44]	@ (80029ec <HAL_Init+0x40>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a0a      	ldr	r2, [pc, #40]	@ (80029ec <HAL_Init+0x40>)
 80029c2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80029c6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80029c8:	4b08      	ldr	r3, [pc, #32]	@ (80029ec <HAL_Init+0x40>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	4a07      	ldr	r2, [pc, #28]	@ (80029ec <HAL_Init+0x40>)
 80029ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029d2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80029d4:	2003      	movs	r0, #3
 80029d6:	f000 f931 	bl	8002c3c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80029da:	200f      	movs	r0, #15
 80029dc:	f000 f808 	bl	80029f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80029e0:	f7ff fe20 	bl	8002624 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80029e4:	2300      	movs	r3, #0
}
 80029e6:	4618      	mov	r0, r3
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	40023c00 	.word	0x40023c00

080029f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b082      	sub	sp, #8
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80029f8:	4b12      	ldr	r3, [pc, #72]	@ (8002a44 <HAL_InitTick+0x54>)
 80029fa:	681a      	ldr	r2, [r3, #0]
 80029fc:	4b12      	ldr	r3, [pc, #72]	@ (8002a48 <HAL_InitTick+0x58>)
 80029fe:	781b      	ldrb	r3, [r3, #0]
 8002a00:	4619      	mov	r1, r3
 8002a02:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002a06:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f000 f93b 	bl	8002c8a <HAL_SYSTICK_Config>
 8002a14:	4603      	mov	r3, r0
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d001      	beq.n	8002a1e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	e00e      	b.n	8002a3c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2b0f      	cmp	r3, #15
 8002a22:	d80a      	bhi.n	8002a3a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a24:	2200      	movs	r2, #0
 8002a26:	6879      	ldr	r1, [r7, #4]
 8002a28:	f04f 30ff 	mov.w	r0, #4294967295
 8002a2c:	f000 f911 	bl	8002c52 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002a30:	4a06      	ldr	r2, [pc, #24]	@ (8002a4c <HAL_InitTick+0x5c>)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002a36:	2300      	movs	r3, #0
 8002a38:	e000      	b.n	8002a3c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002a3a:	2301      	movs	r3, #1
}
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	3708      	adds	r7, #8
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bd80      	pop	{r7, pc}
 8002a44:	20000010 	.word	0x20000010
 8002a48:	20000018 	.word	0x20000018
 8002a4c:	20000014 	.word	0x20000014

08002a50 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a50:	b480      	push	{r7}
 8002a52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a54:	4b06      	ldr	r3, [pc, #24]	@ (8002a70 <HAL_IncTick+0x20>)
 8002a56:	781b      	ldrb	r3, [r3, #0]
 8002a58:	461a      	mov	r2, r3
 8002a5a:	4b06      	ldr	r3, [pc, #24]	@ (8002a74 <HAL_IncTick+0x24>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4413      	add	r3, r2
 8002a60:	4a04      	ldr	r2, [pc, #16]	@ (8002a74 <HAL_IncTick+0x24>)
 8002a62:	6013      	str	r3, [r2, #0]
}
 8002a64:	bf00      	nop
 8002a66:	46bd      	mov	sp, r7
 8002a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6c:	4770      	bx	lr
 8002a6e:	bf00      	nop
 8002a70:	20000018 	.word	0x20000018
 8002a74:	2002f160 	.word	0x2002f160

08002a78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	af00      	add	r7, sp, #0
  return uwTick;
 8002a7c:	4b03      	ldr	r3, [pc, #12]	@ (8002a8c <HAL_GetTick+0x14>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	46bd      	mov	sp, r7
 8002a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a88:	4770      	bx	lr
 8002a8a:	bf00      	nop
 8002a8c:	2002f160 	.word	0x2002f160

08002a90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b084      	sub	sp, #16
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a98:	f7ff ffee 	bl	8002a78 <HAL_GetTick>
 8002a9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002aa8:	d005      	beq.n	8002ab6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002aaa:	4b0a      	ldr	r3, [pc, #40]	@ (8002ad4 <HAL_Delay+0x44>)
 8002aac:	781b      	ldrb	r3, [r3, #0]
 8002aae:	461a      	mov	r2, r3
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	4413      	add	r3, r2
 8002ab4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002ab6:	bf00      	nop
 8002ab8:	f7ff ffde 	bl	8002a78 <HAL_GetTick>
 8002abc:	4602      	mov	r2, r0
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	1ad3      	subs	r3, r2, r3
 8002ac2:	68fa      	ldr	r2, [r7, #12]
 8002ac4:	429a      	cmp	r2, r3
 8002ac6:	d8f7      	bhi.n	8002ab8 <HAL_Delay+0x28>
  {
  }
}
 8002ac8:	bf00      	nop
 8002aca:	bf00      	nop
 8002acc:	3710      	adds	r7, #16
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}
 8002ad2:	bf00      	nop
 8002ad4:	20000018 	.word	0x20000018

08002ad8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b085      	sub	sp, #20
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	f003 0307 	and.w	r3, r3, #7
 8002ae6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ae8:	4b0c      	ldr	r3, [pc, #48]	@ (8002b1c <__NVIC_SetPriorityGrouping+0x44>)
 8002aea:	68db      	ldr	r3, [r3, #12]
 8002aec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002aee:	68ba      	ldr	r2, [r7, #8]
 8002af0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002af4:	4013      	ands	r3, r2
 8002af6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002afc:	68bb      	ldr	r3, [r7, #8]
 8002afe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b00:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002b04:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b0a:	4a04      	ldr	r2, [pc, #16]	@ (8002b1c <__NVIC_SetPriorityGrouping+0x44>)
 8002b0c:	68bb      	ldr	r3, [r7, #8]
 8002b0e:	60d3      	str	r3, [r2, #12]
}
 8002b10:	bf00      	nop
 8002b12:	3714      	adds	r7, #20
 8002b14:	46bd      	mov	sp, r7
 8002b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1a:	4770      	bx	lr
 8002b1c:	e000ed00 	.word	0xe000ed00

08002b20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b20:	b480      	push	{r7}
 8002b22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b24:	4b04      	ldr	r3, [pc, #16]	@ (8002b38 <__NVIC_GetPriorityGrouping+0x18>)
 8002b26:	68db      	ldr	r3, [r3, #12]
 8002b28:	0a1b      	lsrs	r3, r3, #8
 8002b2a:	f003 0307 	and.w	r3, r3, #7
}
 8002b2e:	4618      	mov	r0, r3
 8002b30:	46bd      	mov	sp, r7
 8002b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b36:	4770      	bx	lr
 8002b38:	e000ed00 	.word	0xe000ed00

08002b3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b083      	sub	sp, #12
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	4603      	mov	r3, r0
 8002b44:	6039      	str	r1, [r7, #0]
 8002b46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	db0a      	blt.n	8002b66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	b2da      	uxtb	r2, r3
 8002b54:	490c      	ldr	r1, [pc, #48]	@ (8002b88 <__NVIC_SetPriority+0x4c>)
 8002b56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b5a:	0112      	lsls	r2, r2, #4
 8002b5c:	b2d2      	uxtb	r2, r2
 8002b5e:	440b      	add	r3, r1
 8002b60:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b64:	e00a      	b.n	8002b7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	b2da      	uxtb	r2, r3
 8002b6a:	4908      	ldr	r1, [pc, #32]	@ (8002b8c <__NVIC_SetPriority+0x50>)
 8002b6c:	79fb      	ldrb	r3, [r7, #7]
 8002b6e:	f003 030f 	and.w	r3, r3, #15
 8002b72:	3b04      	subs	r3, #4
 8002b74:	0112      	lsls	r2, r2, #4
 8002b76:	b2d2      	uxtb	r2, r2
 8002b78:	440b      	add	r3, r1
 8002b7a:	761a      	strb	r2, [r3, #24]
}
 8002b7c:	bf00      	nop
 8002b7e:	370c      	adds	r7, #12
 8002b80:	46bd      	mov	sp, r7
 8002b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b86:	4770      	bx	lr
 8002b88:	e000e100 	.word	0xe000e100
 8002b8c:	e000ed00 	.word	0xe000ed00

08002b90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b90:	b480      	push	{r7}
 8002b92:	b089      	sub	sp, #36	@ 0x24
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	60f8      	str	r0, [r7, #12]
 8002b98:	60b9      	str	r1, [r7, #8]
 8002b9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	f003 0307 	and.w	r3, r3, #7
 8002ba2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ba4:	69fb      	ldr	r3, [r7, #28]
 8002ba6:	f1c3 0307 	rsb	r3, r3, #7
 8002baa:	2b04      	cmp	r3, #4
 8002bac:	bf28      	it	cs
 8002bae:	2304      	movcs	r3, #4
 8002bb0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002bb2:	69fb      	ldr	r3, [r7, #28]
 8002bb4:	3304      	adds	r3, #4
 8002bb6:	2b06      	cmp	r3, #6
 8002bb8:	d902      	bls.n	8002bc0 <NVIC_EncodePriority+0x30>
 8002bba:	69fb      	ldr	r3, [r7, #28]
 8002bbc:	3b03      	subs	r3, #3
 8002bbe:	e000      	b.n	8002bc2 <NVIC_EncodePriority+0x32>
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bc4:	f04f 32ff 	mov.w	r2, #4294967295
 8002bc8:	69bb      	ldr	r3, [r7, #24]
 8002bca:	fa02 f303 	lsl.w	r3, r2, r3
 8002bce:	43da      	mvns	r2, r3
 8002bd0:	68bb      	ldr	r3, [r7, #8]
 8002bd2:	401a      	ands	r2, r3
 8002bd4:	697b      	ldr	r3, [r7, #20]
 8002bd6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bd8:	f04f 31ff 	mov.w	r1, #4294967295
 8002bdc:	697b      	ldr	r3, [r7, #20]
 8002bde:	fa01 f303 	lsl.w	r3, r1, r3
 8002be2:	43d9      	mvns	r1, r3
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002be8:	4313      	orrs	r3, r2
         );
}
 8002bea:	4618      	mov	r0, r3
 8002bec:	3724      	adds	r7, #36	@ 0x24
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf4:	4770      	bx	lr
	...

08002bf8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b082      	sub	sp, #8
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	3b01      	subs	r3, #1
 8002c04:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002c08:	d301      	bcc.n	8002c0e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	e00f      	b.n	8002c2e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c0e:	4a0a      	ldr	r2, [pc, #40]	@ (8002c38 <SysTick_Config+0x40>)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	3b01      	subs	r3, #1
 8002c14:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c16:	210f      	movs	r1, #15
 8002c18:	f04f 30ff 	mov.w	r0, #4294967295
 8002c1c:	f7ff ff8e 	bl	8002b3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c20:	4b05      	ldr	r3, [pc, #20]	@ (8002c38 <SysTick_Config+0x40>)
 8002c22:	2200      	movs	r2, #0
 8002c24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c26:	4b04      	ldr	r3, [pc, #16]	@ (8002c38 <SysTick_Config+0x40>)
 8002c28:	2207      	movs	r2, #7
 8002c2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c2c:	2300      	movs	r3, #0
}
 8002c2e:	4618      	mov	r0, r3
 8002c30:	3708      	adds	r7, #8
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bd80      	pop	{r7, pc}
 8002c36:	bf00      	nop
 8002c38:	e000e010 	.word	0xe000e010

08002c3c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b082      	sub	sp, #8
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c44:	6878      	ldr	r0, [r7, #4]
 8002c46:	f7ff ff47 	bl	8002ad8 <__NVIC_SetPriorityGrouping>
}
 8002c4a:	bf00      	nop
 8002c4c:	3708      	adds	r7, #8
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}

08002c52 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c52:	b580      	push	{r7, lr}
 8002c54:	b086      	sub	sp, #24
 8002c56:	af00      	add	r7, sp, #0
 8002c58:	4603      	mov	r3, r0
 8002c5a:	60b9      	str	r1, [r7, #8]
 8002c5c:	607a      	str	r2, [r7, #4]
 8002c5e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c60:	2300      	movs	r3, #0
 8002c62:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c64:	f7ff ff5c 	bl	8002b20 <__NVIC_GetPriorityGrouping>
 8002c68:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c6a:	687a      	ldr	r2, [r7, #4]
 8002c6c:	68b9      	ldr	r1, [r7, #8]
 8002c6e:	6978      	ldr	r0, [r7, #20]
 8002c70:	f7ff ff8e 	bl	8002b90 <NVIC_EncodePriority>
 8002c74:	4602      	mov	r2, r0
 8002c76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c7a:	4611      	mov	r1, r2
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	f7ff ff5d 	bl	8002b3c <__NVIC_SetPriority>
}
 8002c82:	bf00      	nop
 8002c84:	3718      	adds	r7, #24
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}

08002c8a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c8a:	b580      	push	{r7, lr}
 8002c8c:	b082      	sub	sp, #8
 8002c8e:	af00      	add	r7, sp, #0
 8002c90:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c92:	6878      	ldr	r0, [r7, #4]
 8002c94:	f7ff ffb0 	bl	8002bf8 <SysTick_Config>
 8002c98:	4603      	mov	r3, r0
}
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	3708      	adds	r7, #8
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}
	...

08002ca4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b089      	sub	sp, #36	@ 0x24
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
 8002cac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002cba:	2300      	movs	r3, #0
 8002cbc:	61fb      	str	r3, [r7, #28]
 8002cbe:	e177      	b.n	8002fb0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002cc0:	2201      	movs	r2, #1
 8002cc2:	69fb      	ldr	r3, [r7, #28]
 8002cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	697a      	ldr	r2, [r7, #20]
 8002cd0:	4013      	ands	r3, r2
 8002cd2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002cd4:	693a      	ldr	r2, [r7, #16]
 8002cd6:	697b      	ldr	r3, [r7, #20]
 8002cd8:	429a      	cmp	r2, r3
 8002cda:	f040 8166 	bne.w	8002faa <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	f003 0303 	and.w	r3, r3, #3
 8002ce6:	2b01      	cmp	r3, #1
 8002ce8:	d005      	beq.n	8002cf6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	685b      	ldr	r3, [r3, #4]
 8002cee:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002cf2:	2b02      	cmp	r3, #2
 8002cf4:	d130      	bne.n	8002d58 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	689b      	ldr	r3, [r3, #8]
 8002cfa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002cfc:	69fb      	ldr	r3, [r7, #28]
 8002cfe:	005b      	lsls	r3, r3, #1
 8002d00:	2203      	movs	r2, #3
 8002d02:	fa02 f303 	lsl.w	r3, r2, r3
 8002d06:	43db      	mvns	r3, r3
 8002d08:	69ba      	ldr	r2, [r7, #24]
 8002d0a:	4013      	ands	r3, r2
 8002d0c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	68da      	ldr	r2, [r3, #12]
 8002d12:	69fb      	ldr	r3, [r7, #28]
 8002d14:	005b      	lsls	r3, r3, #1
 8002d16:	fa02 f303 	lsl.w	r3, r2, r3
 8002d1a:	69ba      	ldr	r2, [r7, #24]
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	69ba      	ldr	r2, [r7, #24]
 8002d24:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002d2c:	2201      	movs	r2, #1
 8002d2e:	69fb      	ldr	r3, [r7, #28]
 8002d30:	fa02 f303 	lsl.w	r3, r2, r3
 8002d34:	43db      	mvns	r3, r3
 8002d36:	69ba      	ldr	r2, [r7, #24]
 8002d38:	4013      	ands	r3, r2
 8002d3a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	091b      	lsrs	r3, r3, #4
 8002d42:	f003 0201 	and.w	r2, r3, #1
 8002d46:	69fb      	ldr	r3, [r7, #28]
 8002d48:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4c:	69ba      	ldr	r2, [r7, #24]
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	69ba      	ldr	r2, [r7, #24]
 8002d56:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	f003 0303 	and.w	r3, r3, #3
 8002d60:	2b03      	cmp	r3, #3
 8002d62:	d017      	beq.n	8002d94 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	68db      	ldr	r3, [r3, #12]
 8002d68:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002d6a:	69fb      	ldr	r3, [r7, #28]
 8002d6c:	005b      	lsls	r3, r3, #1
 8002d6e:	2203      	movs	r2, #3
 8002d70:	fa02 f303 	lsl.w	r3, r2, r3
 8002d74:	43db      	mvns	r3, r3
 8002d76:	69ba      	ldr	r2, [r7, #24]
 8002d78:	4013      	ands	r3, r2
 8002d7a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	689a      	ldr	r2, [r3, #8]
 8002d80:	69fb      	ldr	r3, [r7, #28]
 8002d82:	005b      	lsls	r3, r3, #1
 8002d84:	fa02 f303 	lsl.w	r3, r2, r3
 8002d88:	69ba      	ldr	r2, [r7, #24]
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	69ba      	ldr	r2, [r7, #24]
 8002d92:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	f003 0303 	and.w	r3, r3, #3
 8002d9c:	2b02      	cmp	r3, #2
 8002d9e:	d123      	bne.n	8002de8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002da0:	69fb      	ldr	r3, [r7, #28]
 8002da2:	08da      	lsrs	r2, r3, #3
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	3208      	adds	r2, #8
 8002da8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002dac:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002dae:	69fb      	ldr	r3, [r7, #28]
 8002db0:	f003 0307 	and.w	r3, r3, #7
 8002db4:	009b      	lsls	r3, r3, #2
 8002db6:	220f      	movs	r2, #15
 8002db8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dbc:	43db      	mvns	r3, r3
 8002dbe:	69ba      	ldr	r2, [r7, #24]
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	691a      	ldr	r2, [r3, #16]
 8002dc8:	69fb      	ldr	r3, [r7, #28]
 8002dca:	f003 0307 	and.w	r3, r3, #7
 8002dce:	009b      	lsls	r3, r3, #2
 8002dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd4:	69ba      	ldr	r2, [r7, #24]
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002dda:	69fb      	ldr	r3, [r7, #28]
 8002ddc:	08da      	lsrs	r2, r3, #3
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	3208      	adds	r2, #8
 8002de2:	69b9      	ldr	r1, [r7, #24]
 8002de4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002dee:	69fb      	ldr	r3, [r7, #28]
 8002df0:	005b      	lsls	r3, r3, #1
 8002df2:	2203      	movs	r2, #3
 8002df4:	fa02 f303 	lsl.w	r3, r2, r3
 8002df8:	43db      	mvns	r3, r3
 8002dfa:	69ba      	ldr	r2, [r7, #24]
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	f003 0203 	and.w	r2, r3, #3
 8002e08:	69fb      	ldr	r3, [r7, #28]
 8002e0a:	005b      	lsls	r3, r3, #1
 8002e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e10:	69ba      	ldr	r2, [r7, #24]
 8002e12:	4313      	orrs	r3, r2
 8002e14:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	69ba      	ldr	r2, [r7, #24]
 8002e1a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	f000 80c0 	beq.w	8002faa <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	60fb      	str	r3, [r7, #12]
 8002e2e:	4b66      	ldr	r3, [pc, #408]	@ (8002fc8 <HAL_GPIO_Init+0x324>)
 8002e30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e32:	4a65      	ldr	r2, [pc, #404]	@ (8002fc8 <HAL_GPIO_Init+0x324>)
 8002e34:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e38:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e3a:	4b63      	ldr	r3, [pc, #396]	@ (8002fc8 <HAL_GPIO_Init+0x324>)
 8002e3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e42:	60fb      	str	r3, [r7, #12]
 8002e44:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002e46:	4a61      	ldr	r2, [pc, #388]	@ (8002fcc <HAL_GPIO_Init+0x328>)
 8002e48:	69fb      	ldr	r3, [r7, #28]
 8002e4a:	089b      	lsrs	r3, r3, #2
 8002e4c:	3302      	adds	r3, #2
 8002e4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e52:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002e54:	69fb      	ldr	r3, [r7, #28]
 8002e56:	f003 0303 	and.w	r3, r3, #3
 8002e5a:	009b      	lsls	r3, r3, #2
 8002e5c:	220f      	movs	r2, #15
 8002e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e62:	43db      	mvns	r3, r3
 8002e64:	69ba      	ldr	r2, [r7, #24]
 8002e66:	4013      	ands	r3, r2
 8002e68:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	4a58      	ldr	r2, [pc, #352]	@ (8002fd0 <HAL_GPIO_Init+0x32c>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d037      	beq.n	8002ee2 <HAL_GPIO_Init+0x23e>
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	4a57      	ldr	r2, [pc, #348]	@ (8002fd4 <HAL_GPIO_Init+0x330>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d031      	beq.n	8002ede <HAL_GPIO_Init+0x23a>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	4a56      	ldr	r2, [pc, #344]	@ (8002fd8 <HAL_GPIO_Init+0x334>)
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d02b      	beq.n	8002eda <HAL_GPIO_Init+0x236>
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	4a55      	ldr	r2, [pc, #340]	@ (8002fdc <HAL_GPIO_Init+0x338>)
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d025      	beq.n	8002ed6 <HAL_GPIO_Init+0x232>
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	4a54      	ldr	r2, [pc, #336]	@ (8002fe0 <HAL_GPIO_Init+0x33c>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d01f      	beq.n	8002ed2 <HAL_GPIO_Init+0x22e>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	4a53      	ldr	r2, [pc, #332]	@ (8002fe4 <HAL_GPIO_Init+0x340>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d019      	beq.n	8002ece <HAL_GPIO_Init+0x22a>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	4a52      	ldr	r2, [pc, #328]	@ (8002fe8 <HAL_GPIO_Init+0x344>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d013      	beq.n	8002eca <HAL_GPIO_Init+0x226>
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	4a51      	ldr	r2, [pc, #324]	@ (8002fec <HAL_GPIO_Init+0x348>)
 8002ea6:	4293      	cmp	r3, r2
 8002ea8:	d00d      	beq.n	8002ec6 <HAL_GPIO_Init+0x222>
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	4a50      	ldr	r2, [pc, #320]	@ (8002ff0 <HAL_GPIO_Init+0x34c>)
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d007      	beq.n	8002ec2 <HAL_GPIO_Init+0x21e>
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	4a4f      	ldr	r2, [pc, #316]	@ (8002ff4 <HAL_GPIO_Init+0x350>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d101      	bne.n	8002ebe <HAL_GPIO_Init+0x21a>
 8002eba:	2309      	movs	r3, #9
 8002ebc:	e012      	b.n	8002ee4 <HAL_GPIO_Init+0x240>
 8002ebe:	230a      	movs	r3, #10
 8002ec0:	e010      	b.n	8002ee4 <HAL_GPIO_Init+0x240>
 8002ec2:	2308      	movs	r3, #8
 8002ec4:	e00e      	b.n	8002ee4 <HAL_GPIO_Init+0x240>
 8002ec6:	2307      	movs	r3, #7
 8002ec8:	e00c      	b.n	8002ee4 <HAL_GPIO_Init+0x240>
 8002eca:	2306      	movs	r3, #6
 8002ecc:	e00a      	b.n	8002ee4 <HAL_GPIO_Init+0x240>
 8002ece:	2305      	movs	r3, #5
 8002ed0:	e008      	b.n	8002ee4 <HAL_GPIO_Init+0x240>
 8002ed2:	2304      	movs	r3, #4
 8002ed4:	e006      	b.n	8002ee4 <HAL_GPIO_Init+0x240>
 8002ed6:	2303      	movs	r3, #3
 8002ed8:	e004      	b.n	8002ee4 <HAL_GPIO_Init+0x240>
 8002eda:	2302      	movs	r3, #2
 8002edc:	e002      	b.n	8002ee4 <HAL_GPIO_Init+0x240>
 8002ede:	2301      	movs	r3, #1
 8002ee0:	e000      	b.n	8002ee4 <HAL_GPIO_Init+0x240>
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	69fa      	ldr	r2, [r7, #28]
 8002ee6:	f002 0203 	and.w	r2, r2, #3
 8002eea:	0092      	lsls	r2, r2, #2
 8002eec:	4093      	lsls	r3, r2
 8002eee:	69ba      	ldr	r2, [r7, #24]
 8002ef0:	4313      	orrs	r3, r2
 8002ef2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002ef4:	4935      	ldr	r1, [pc, #212]	@ (8002fcc <HAL_GPIO_Init+0x328>)
 8002ef6:	69fb      	ldr	r3, [r7, #28]
 8002ef8:	089b      	lsrs	r3, r3, #2
 8002efa:	3302      	adds	r3, #2
 8002efc:	69ba      	ldr	r2, [r7, #24]
 8002efe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002f02:	4b3d      	ldr	r3, [pc, #244]	@ (8002ff8 <HAL_GPIO_Init+0x354>)
 8002f04:	689b      	ldr	r3, [r3, #8]
 8002f06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f08:	693b      	ldr	r3, [r7, #16]
 8002f0a:	43db      	mvns	r3, r3
 8002f0c:	69ba      	ldr	r2, [r7, #24]
 8002f0e:	4013      	ands	r3, r2
 8002f10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	685b      	ldr	r3, [r3, #4]
 8002f16:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d003      	beq.n	8002f26 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002f1e:	69ba      	ldr	r2, [r7, #24]
 8002f20:	693b      	ldr	r3, [r7, #16]
 8002f22:	4313      	orrs	r3, r2
 8002f24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002f26:	4a34      	ldr	r2, [pc, #208]	@ (8002ff8 <HAL_GPIO_Init+0x354>)
 8002f28:	69bb      	ldr	r3, [r7, #24]
 8002f2a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002f2c:	4b32      	ldr	r3, [pc, #200]	@ (8002ff8 <HAL_GPIO_Init+0x354>)
 8002f2e:	68db      	ldr	r3, [r3, #12]
 8002f30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f32:	693b      	ldr	r3, [r7, #16]
 8002f34:	43db      	mvns	r3, r3
 8002f36:	69ba      	ldr	r2, [r7, #24]
 8002f38:	4013      	ands	r3, r2
 8002f3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d003      	beq.n	8002f50 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002f48:	69ba      	ldr	r2, [r7, #24]
 8002f4a:	693b      	ldr	r3, [r7, #16]
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002f50:	4a29      	ldr	r2, [pc, #164]	@ (8002ff8 <HAL_GPIO_Init+0x354>)
 8002f52:	69bb      	ldr	r3, [r7, #24]
 8002f54:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002f56:	4b28      	ldr	r3, [pc, #160]	@ (8002ff8 <HAL_GPIO_Init+0x354>)
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f5c:	693b      	ldr	r3, [r7, #16]
 8002f5e:	43db      	mvns	r3, r3
 8002f60:	69ba      	ldr	r2, [r7, #24]
 8002f62:	4013      	ands	r3, r2
 8002f64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	685b      	ldr	r3, [r3, #4]
 8002f6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d003      	beq.n	8002f7a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002f72:	69ba      	ldr	r2, [r7, #24]
 8002f74:	693b      	ldr	r3, [r7, #16]
 8002f76:	4313      	orrs	r3, r2
 8002f78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002f7a:	4a1f      	ldr	r2, [pc, #124]	@ (8002ff8 <HAL_GPIO_Init+0x354>)
 8002f7c:	69bb      	ldr	r3, [r7, #24]
 8002f7e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002f80:	4b1d      	ldr	r3, [pc, #116]	@ (8002ff8 <HAL_GPIO_Init+0x354>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f86:	693b      	ldr	r3, [r7, #16]
 8002f88:	43db      	mvns	r3, r3
 8002f8a:	69ba      	ldr	r2, [r7, #24]
 8002f8c:	4013      	ands	r3, r2
 8002f8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d003      	beq.n	8002fa4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002f9c:	69ba      	ldr	r2, [r7, #24]
 8002f9e:	693b      	ldr	r3, [r7, #16]
 8002fa0:	4313      	orrs	r3, r2
 8002fa2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002fa4:	4a14      	ldr	r2, [pc, #80]	@ (8002ff8 <HAL_GPIO_Init+0x354>)
 8002fa6:	69bb      	ldr	r3, [r7, #24]
 8002fa8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002faa:	69fb      	ldr	r3, [r7, #28]
 8002fac:	3301      	adds	r3, #1
 8002fae:	61fb      	str	r3, [r7, #28]
 8002fb0:	69fb      	ldr	r3, [r7, #28]
 8002fb2:	2b0f      	cmp	r3, #15
 8002fb4:	f67f ae84 	bls.w	8002cc0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002fb8:	bf00      	nop
 8002fba:	bf00      	nop
 8002fbc:	3724      	adds	r7, #36	@ 0x24
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc4:	4770      	bx	lr
 8002fc6:	bf00      	nop
 8002fc8:	40023800 	.word	0x40023800
 8002fcc:	40013800 	.word	0x40013800
 8002fd0:	40020000 	.word	0x40020000
 8002fd4:	40020400 	.word	0x40020400
 8002fd8:	40020800 	.word	0x40020800
 8002fdc:	40020c00 	.word	0x40020c00
 8002fe0:	40021000 	.word	0x40021000
 8002fe4:	40021400 	.word	0x40021400
 8002fe8:	40021800 	.word	0x40021800
 8002fec:	40021c00 	.word	0x40021c00
 8002ff0:	40022000 	.word	0x40022000
 8002ff4:	40022400 	.word	0x40022400
 8002ff8:	40013c00 	.word	0x40013c00

08002ffc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b083      	sub	sp, #12
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
 8003004:	460b      	mov	r3, r1
 8003006:	807b      	strh	r3, [r7, #2]
 8003008:	4613      	mov	r3, r2
 800300a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800300c:	787b      	ldrb	r3, [r7, #1]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d003      	beq.n	800301a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003012:	887a      	ldrh	r2, [r7, #2]
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003018:	e003      	b.n	8003022 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800301a:	887b      	ldrh	r3, [r7, #2]
 800301c:	041a      	lsls	r2, r3, #16
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	619a      	str	r2, [r3, #24]
}
 8003022:	bf00      	nop
 8003024:	370c      	adds	r7, #12
 8003026:	46bd      	mov	sp, r7
 8003028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302c:	4770      	bx	lr

0800302e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800302e:	b480      	push	{r7}
 8003030:	b085      	sub	sp, #20
 8003032:	af00      	add	r7, sp, #0
 8003034:	6078      	str	r0, [r7, #4]
 8003036:	460b      	mov	r3, r1
 8003038:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	695b      	ldr	r3, [r3, #20]
 800303e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003040:	887a      	ldrh	r2, [r7, #2]
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	4013      	ands	r3, r2
 8003046:	041a      	lsls	r2, r3, #16
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	43d9      	mvns	r1, r3
 800304c:	887b      	ldrh	r3, [r7, #2]
 800304e:	400b      	ands	r3, r1
 8003050:	431a      	orrs	r2, r3
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	619a      	str	r2, [r3, #24]
}
 8003056:	bf00      	nop
 8003058:	3714      	adds	r7, #20
 800305a:	46bd      	mov	sp, r7
 800305c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003060:	4770      	bx	lr
	...

08003064 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b082      	sub	sp, #8
 8003068:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800306a:	2300      	movs	r3, #0
 800306c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800306e:	2300      	movs	r3, #0
 8003070:	603b      	str	r3, [r7, #0]
 8003072:	4b20      	ldr	r3, [pc, #128]	@ (80030f4 <HAL_PWREx_EnableOverDrive+0x90>)
 8003074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003076:	4a1f      	ldr	r2, [pc, #124]	@ (80030f4 <HAL_PWREx_EnableOverDrive+0x90>)
 8003078:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800307c:	6413      	str	r3, [r2, #64]	@ 0x40
 800307e:	4b1d      	ldr	r3, [pc, #116]	@ (80030f4 <HAL_PWREx_EnableOverDrive+0x90>)
 8003080:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003082:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003086:	603b      	str	r3, [r7, #0]
 8003088:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800308a:	4b1b      	ldr	r3, [pc, #108]	@ (80030f8 <HAL_PWREx_EnableOverDrive+0x94>)
 800308c:	2201      	movs	r2, #1
 800308e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003090:	f7ff fcf2 	bl	8002a78 <HAL_GetTick>
 8003094:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003096:	e009      	b.n	80030ac <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003098:	f7ff fcee 	bl	8002a78 <HAL_GetTick>
 800309c:	4602      	mov	r2, r0
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	1ad3      	subs	r3, r2, r3
 80030a2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80030a6:	d901      	bls.n	80030ac <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80030a8:	2303      	movs	r3, #3
 80030aa:	e01f      	b.n	80030ec <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80030ac:	4b13      	ldr	r3, [pc, #76]	@ (80030fc <HAL_PWREx_EnableOverDrive+0x98>)
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030b8:	d1ee      	bne.n	8003098 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80030ba:	4b11      	ldr	r3, [pc, #68]	@ (8003100 <HAL_PWREx_EnableOverDrive+0x9c>)
 80030bc:	2201      	movs	r2, #1
 80030be:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80030c0:	f7ff fcda 	bl	8002a78 <HAL_GetTick>
 80030c4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80030c6:	e009      	b.n	80030dc <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80030c8:	f7ff fcd6 	bl	8002a78 <HAL_GetTick>
 80030cc:	4602      	mov	r2, r0
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	1ad3      	subs	r3, r2, r3
 80030d2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80030d6:	d901      	bls.n	80030dc <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80030d8:	2303      	movs	r3, #3
 80030da:	e007      	b.n	80030ec <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80030dc:	4b07      	ldr	r3, [pc, #28]	@ (80030fc <HAL_PWREx_EnableOverDrive+0x98>)
 80030de:	685b      	ldr	r3, [r3, #4]
 80030e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030e4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80030e8:	d1ee      	bne.n	80030c8 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80030ea:	2300      	movs	r3, #0
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	3708      	adds	r7, #8
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bd80      	pop	{r7, pc}
 80030f4:	40023800 	.word	0x40023800
 80030f8:	420e0040 	.word	0x420e0040
 80030fc:	40007000 	.word	0x40007000
 8003100:	420e0044 	.word	0x420e0044

08003104 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b086      	sub	sp, #24
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d101      	bne.n	8003116 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003112:	2301      	movs	r3, #1
 8003114:	e267      	b.n	80035e6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f003 0301 	and.w	r3, r3, #1
 800311e:	2b00      	cmp	r3, #0
 8003120:	d075      	beq.n	800320e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003122:	4b88      	ldr	r3, [pc, #544]	@ (8003344 <HAL_RCC_OscConfig+0x240>)
 8003124:	689b      	ldr	r3, [r3, #8]
 8003126:	f003 030c 	and.w	r3, r3, #12
 800312a:	2b04      	cmp	r3, #4
 800312c:	d00c      	beq.n	8003148 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800312e:	4b85      	ldr	r3, [pc, #532]	@ (8003344 <HAL_RCC_OscConfig+0x240>)
 8003130:	689b      	ldr	r3, [r3, #8]
 8003132:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003136:	2b08      	cmp	r3, #8
 8003138:	d112      	bne.n	8003160 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800313a:	4b82      	ldr	r3, [pc, #520]	@ (8003344 <HAL_RCC_OscConfig+0x240>)
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003142:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003146:	d10b      	bne.n	8003160 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003148:	4b7e      	ldr	r3, [pc, #504]	@ (8003344 <HAL_RCC_OscConfig+0x240>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003150:	2b00      	cmp	r3, #0
 8003152:	d05b      	beq.n	800320c <HAL_RCC_OscConfig+0x108>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d157      	bne.n	800320c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800315c:	2301      	movs	r3, #1
 800315e:	e242      	b.n	80035e6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003168:	d106      	bne.n	8003178 <HAL_RCC_OscConfig+0x74>
 800316a:	4b76      	ldr	r3, [pc, #472]	@ (8003344 <HAL_RCC_OscConfig+0x240>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a75      	ldr	r2, [pc, #468]	@ (8003344 <HAL_RCC_OscConfig+0x240>)
 8003170:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003174:	6013      	str	r3, [r2, #0]
 8003176:	e01d      	b.n	80031b4 <HAL_RCC_OscConfig+0xb0>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003180:	d10c      	bne.n	800319c <HAL_RCC_OscConfig+0x98>
 8003182:	4b70      	ldr	r3, [pc, #448]	@ (8003344 <HAL_RCC_OscConfig+0x240>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	4a6f      	ldr	r2, [pc, #444]	@ (8003344 <HAL_RCC_OscConfig+0x240>)
 8003188:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800318c:	6013      	str	r3, [r2, #0]
 800318e:	4b6d      	ldr	r3, [pc, #436]	@ (8003344 <HAL_RCC_OscConfig+0x240>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4a6c      	ldr	r2, [pc, #432]	@ (8003344 <HAL_RCC_OscConfig+0x240>)
 8003194:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003198:	6013      	str	r3, [r2, #0]
 800319a:	e00b      	b.n	80031b4 <HAL_RCC_OscConfig+0xb0>
 800319c:	4b69      	ldr	r3, [pc, #420]	@ (8003344 <HAL_RCC_OscConfig+0x240>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	4a68      	ldr	r2, [pc, #416]	@ (8003344 <HAL_RCC_OscConfig+0x240>)
 80031a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031a6:	6013      	str	r3, [r2, #0]
 80031a8:	4b66      	ldr	r3, [pc, #408]	@ (8003344 <HAL_RCC_OscConfig+0x240>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4a65      	ldr	r2, [pc, #404]	@ (8003344 <HAL_RCC_OscConfig+0x240>)
 80031ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80031b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d013      	beq.n	80031e4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031bc:	f7ff fc5c 	bl	8002a78 <HAL_GetTick>
 80031c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031c2:	e008      	b.n	80031d6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031c4:	f7ff fc58 	bl	8002a78 <HAL_GetTick>
 80031c8:	4602      	mov	r2, r0
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	1ad3      	subs	r3, r2, r3
 80031ce:	2b64      	cmp	r3, #100	@ 0x64
 80031d0:	d901      	bls.n	80031d6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80031d2:	2303      	movs	r3, #3
 80031d4:	e207      	b.n	80035e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031d6:	4b5b      	ldr	r3, [pc, #364]	@ (8003344 <HAL_RCC_OscConfig+0x240>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d0f0      	beq.n	80031c4 <HAL_RCC_OscConfig+0xc0>
 80031e2:	e014      	b.n	800320e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031e4:	f7ff fc48 	bl	8002a78 <HAL_GetTick>
 80031e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031ea:	e008      	b.n	80031fe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031ec:	f7ff fc44 	bl	8002a78 <HAL_GetTick>
 80031f0:	4602      	mov	r2, r0
 80031f2:	693b      	ldr	r3, [r7, #16]
 80031f4:	1ad3      	subs	r3, r2, r3
 80031f6:	2b64      	cmp	r3, #100	@ 0x64
 80031f8:	d901      	bls.n	80031fe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80031fa:	2303      	movs	r3, #3
 80031fc:	e1f3      	b.n	80035e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031fe:	4b51      	ldr	r3, [pc, #324]	@ (8003344 <HAL_RCC_OscConfig+0x240>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003206:	2b00      	cmp	r3, #0
 8003208:	d1f0      	bne.n	80031ec <HAL_RCC_OscConfig+0xe8>
 800320a:	e000      	b.n	800320e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800320c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f003 0302 	and.w	r3, r3, #2
 8003216:	2b00      	cmp	r3, #0
 8003218:	d063      	beq.n	80032e2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800321a:	4b4a      	ldr	r3, [pc, #296]	@ (8003344 <HAL_RCC_OscConfig+0x240>)
 800321c:	689b      	ldr	r3, [r3, #8]
 800321e:	f003 030c 	and.w	r3, r3, #12
 8003222:	2b00      	cmp	r3, #0
 8003224:	d00b      	beq.n	800323e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003226:	4b47      	ldr	r3, [pc, #284]	@ (8003344 <HAL_RCC_OscConfig+0x240>)
 8003228:	689b      	ldr	r3, [r3, #8]
 800322a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800322e:	2b08      	cmp	r3, #8
 8003230:	d11c      	bne.n	800326c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003232:	4b44      	ldr	r3, [pc, #272]	@ (8003344 <HAL_RCC_OscConfig+0x240>)
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800323a:	2b00      	cmp	r3, #0
 800323c:	d116      	bne.n	800326c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800323e:	4b41      	ldr	r3, [pc, #260]	@ (8003344 <HAL_RCC_OscConfig+0x240>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f003 0302 	and.w	r3, r3, #2
 8003246:	2b00      	cmp	r3, #0
 8003248:	d005      	beq.n	8003256 <HAL_RCC_OscConfig+0x152>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	68db      	ldr	r3, [r3, #12]
 800324e:	2b01      	cmp	r3, #1
 8003250:	d001      	beq.n	8003256 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003252:	2301      	movs	r3, #1
 8003254:	e1c7      	b.n	80035e6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003256:	4b3b      	ldr	r3, [pc, #236]	@ (8003344 <HAL_RCC_OscConfig+0x240>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	691b      	ldr	r3, [r3, #16]
 8003262:	00db      	lsls	r3, r3, #3
 8003264:	4937      	ldr	r1, [pc, #220]	@ (8003344 <HAL_RCC_OscConfig+0x240>)
 8003266:	4313      	orrs	r3, r2
 8003268:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800326a:	e03a      	b.n	80032e2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	68db      	ldr	r3, [r3, #12]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d020      	beq.n	80032b6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003274:	4b34      	ldr	r3, [pc, #208]	@ (8003348 <HAL_RCC_OscConfig+0x244>)
 8003276:	2201      	movs	r2, #1
 8003278:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800327a:	f7ff fbfd 	bl	8002a78 <HAL_GetTick>
 800327e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003280:	e008      	b.n	8003294 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003282:	f7ff fbf9 	bl	8002a78 <HAL_GetTick>
 8003286:	4602      	mov	r2, r0
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	1ad3      	subs	r3, r2, r3
 800328c:	2b02      	cmp	r3, #2
 800328e:	d901      	bls.n	8003294 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003290:	2303      	movs	r3, #3
 8003292:	e1a8      	b.n	80035e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003294:	4b2b      	ldr	r3, [pc, #172]	@ (8003344 <HAL_RCC_OscConfig+0x240>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f003 0302 	and.w	r3, r3, #2
 800329c:	2b00      	cmp	r3, #0
 800329e:	d0f0      	beq.n	8003282 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032a0:	4b28      	ldr	r3, [pc, #160]	@ (8003344 <HAL_RCC_OscConfig+0x240>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	691b      	ldr	r3, [r3, #16]
 80032ac:	00db      	lsls	r3, r3, #3
 80032ae:	4925      	ldr	r1, [pc, #148]	@ (8003344 <HAL_RCC_OscConfig+0x240>)
 80032b0:	4313      	orrs	r3, r2
 80032b2:	600b      	str	r3, [r1, #0]
 80032b4:	e015      	b.n	80032e2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032b6:	4b24      	ldr	r3, [pc, #144]	@ (8003348 <HAL_RCC_OscConfig+0x244>)
 80032b8:	2200      	movs	r2, #0
 80032ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032bc:	f7ff fbdc 	bl	8002a78 <HAL_GetTick>
 80032c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032c2:	e008      	b.n	80032d6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032c4:	f7ff fbd8 	bl	8002a78 <HAL_GetTick>
 80032c8:	4602      	mov	r2, r0
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	1ad3      	subs	r3, r2, r3
 80032ce:	2b02      	cmp	r3, #2
 80032d0:	d901      	bls.n	80032d6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80032d2:	2303      	movs	r3, #3
 80032d4:	e187      	b.n	80035e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032d6:	4b1b      	ldr	r3, [pc, #108]	@ (8003344 <HAL_RCC_OscConfig+0x240>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f003 0302 	and.w	r3, r3, #2
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d1f0      	bne.n	80032c4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f003 0308 	and.w	r3, r3, #8
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d036      	beq.n	800335c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	695b      	ldr	r3, [r3, #20]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d016      	beq.n	8003324 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032f6:	4b15      	ldr	r3, [pc, #84]	@ (800334c <HAL_RCC_OscConfig+0x248>)
 80032f8:	2201      	movs	r2, #1
 80032fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032fc:	f7ff fbbc 	bl	8002a78 <HAL_GetTick>
 8003300:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003302:	e008      	b.n	8003316 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003304:	f7ff fbb8 	bl	8002a78 <HAL_GetTick>
 8003308:	4602      	mov	r2, r0
 800330a:	693b      	ldr	r3, [r7, #16]
 800330c:	1ad3      	subs	r3, r2, r3
 800330e:	2b02      	cmp	r3, #2
 8003310:	d901      	bls.n	8003316 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003312:	2303      	movs	r3, #3
 8003314:	e167      	b.n	80035e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003316:	4b0b      	ldr	r3, [pc, #44]	@ (8003344 <HAL_RCC_OscConfig+0x240>)
 8003318:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800331a:	f003 0302 	and.w	r3, r3, #2
 800331e:	2b00      	cmp	r3, #0
 8003320:	d0f0      	beq.n	8003304 <HAL_RCC_OscConfig+0x200>
 8003322:	e01b      	b.n	800335c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003324:	4b09      	ldr	r3, [pc, #36]	@ (800334c <HAL_RCC_OscConfig+0x248>)
 8003326:	2200      	movs	r2, #0
 8003328:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800332a:	f7ff fba5 	bl	8002a78 <HAL_GetTick>
 800332e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003330:	e00e      	b.n	8003350 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003332:	f7ff fba1 	bl	8002a78 <HAL_GetTick>
 8003336:	4602      	mov	r2, r0
 8003338:	693b      	ldr	r3, [r7, #16]
 800333a:	1ad3      	subs	r3, r2, r3
 800333c:	2b02      	cmp	r3, #2
 800333e:	d907      	bls.n	8003350 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003340:	2303      	movs	r3, #3
 8003342:	e150      	b.n	80035e6 <HAL_RCC_OscConfig+0x4e2>
 8003344:	40023800 	.word	0x40023800
 8003348:	42470000 	.word	0x42470000
 800334c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003350:	4b88      	ldr	r3, [pc, #544]	@ (8003574 <HAL_RCC_OscConfig+0x470>)
 8003352:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003354:	f003 0302 	and.w	r3, r3, #2
 8003358:	2b00      	cmp	r3, #0
 800335a:	d1ea      	bne.n	8003332 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f003 0304 	and.w	r3, r3, #4
 8003364:	2b00      	cmp	r3, #0
 8003366:	f000 8097 	beq.w	8003498 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800336a:	2300      	movs	r3, #0
 800336c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800336e:	4b81      	ldr	r3, [pc, #516]	@ (8003574 <HAL_RCC_OscConfig+0x470>)
 8003370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003372:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003376:	2b00      	cmp	r3, #0
 8003378:	d10f      	bne.n	800339a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800337a:	2300      	movs	r3, #0
 800337c:	60bb      	str	r3, [r7, #8]
 800337e:	4b7d      	ldr	r3, [pc, #500]	@ (8003574 <HAL_RCC_OscConfig+0x470>)
 8003380:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003382:	4a7c      	ldr	r2, [pc, #496]	@ (8003574 <HAL_RCC_OscConfig+0x470>)
 8003384:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003388:	6413      	str	r3, [r2, #64]	@ 0x40
 800338a:	4b7a      	ldr	r3, [pc, #488]	@ (8003574 <HAL_RCC_OscConfig+0x470>)
 800338c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800338e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003392:	60bb      	str	r3, [r7, #8]
 8003394:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003396:	2301      	movs	r3, #1
 8003398:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800339a:	4b77      	ldr	r3, [pc, #476]	@ (8003578 <HAL_RCC_OscConfig+0x474>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d118      	bne.n	80033d8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80033a6:	4b74      	ldr	r3, [pc, #464]	@ (8003578 <HAL_RCC_OscConfig+0x474>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4a73      	ldr	r2, [pc, #460]	@ (8003578 <HAL_RCC_OscConfig+0x474>)
 80033ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033b2:	f7ff fb61 	bl	8002a78 <HAL_GetTick>
 80033b6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033b8:	e008      	b.n	80033cc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033ba:	f7ff fb5d 	bl	8002a78 <HAL_GetTick>
 80033be:	4602      	mov	r2, r0
 80033c0:	693b      	ldr	r3, [r7, #16]
 80033c2:	1ad3      	subs	r3, r2, r3
 80033c4:	2b02      	cmp	r3, #2
 80033c6:	d901      	bls.n	80033cc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80033c8:	2303      	movs	r3, #3
 80033ca:	e10c      	b.n	80035e6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033cc:	4b6a      	ldr	r3, [pc, #424]	@ (8003578 <HAL_RCC_OscConfig+0x474>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d0f0      	beq.n	80033ba <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	689b      	ldr	r3, [r3, #8]
 80033dc:	2b01      	cmp	r3, #1
 80033de:	d106      	bne.n	80033ee <HAL_RCC_OscConfig+0x2ea>
 80033e0:	4b64      	ldr	r3, [pc, #400]	@ (8003574 <HAL_RCC_OscConfig+0x470>)
 80033e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033e4:	4a63      	ldr	r2, [pc, #396]	@ (8003574 <HAL_RCC_OscConfig+0x470>)
 80033e6:	f043 0301 	orr.w	r3, r3, #1
 80033ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80033ec:	e01c      	b.n	8003428 <HAL_RCC_OscConfig+0x324>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	689b      	ldr	r3, [r3, #8]
 80033f2:	2b05      	cmp	r3, #5
 80033f4:	d10c      	bne.n	8003410 <HAL_RCC_OscConfig+0x30c>
 80033f6:	4b5f      	ldr	r3, [pc, #380]	@ (8003574 <HAL_RCC_OscConfig+0x470>)
 80033f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033fa:	4a5e      	ldr	r2, [pc, #376]	@ (8003574 <HAL_RCC_OscConfig+0x470>)
 80033fc:	f043 0304 	orr.w	r3, r3, #4
 8003400:	6713      	str	r3, [r2, #112]	@ 0x70
 8003402:	4b5c      	ldr	r3, [pc, #368]	@ (8003574 <HAL_RCC_OscConfig+0x470>)
 8003404:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003406:	4a5b      	ldr	r2, [pc, #364]	@ (8003574 <HAL_RCC_OscConfig+0x470>)
 8003408:	f043 0301 	orr.w	r3, r3, #1
 800340c:	6713      	str	r3, [r2, #112]	@ 0x70
 800340e:	e00b      	b.n	8003428 <HAL_RCC_OscConfig+0x324>
 8003410:	4b58      	ldr	r3, [pc, #352]	@ (8003574 <HAL_RCC_OscConfig+0x470>)
 8003412:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003414:	4a57      	ldr	r2, [pc, #348]	@ (8003574 <HAL_RCC_OscConfig+0x470>)
 8003416:	f023 0301 	bic.w	r3, r3, #1
 800341a:	6713      	str	r3, [r2, #112]	@ 0x70
 800341c:	4b55      	ldr	r3, [pc, #340]	@ (8003574 <HAL_RCC_OscConfig+0x470>)
 800341e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003420:	4a54      	ldr	r2, [pc, #336]	@ (8003574 <HAL_RCC_OscConfig+0x470>)
 8003422:	f023 0304 	bic.w	r3, r3, #4
 8003426:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	689b      	ldr	r3, [r3, #8]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d015      	beq.n	800345c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003430:	f7ff fb22 	bl	8002a78 <HAL_GetTick>
 8003434:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003436:	e00a      	b.n	800344e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003438:	f7ff fb1e 	bl	8002a78 <HAL_GetTick>
 800343c:	4602      	mov	r2, r0
 800343e:	693b      	ldr	r3, [r7, #16]
 8003440:	1ad3      	subs	r3, r2, r3
 8003442:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003446:	4293      	cmp	r3, r2
 8003448:	d901      	bls.n	800344e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800344a:	2303      	movs	r3, #3
 800344c:	e0cb      	b.n	80035e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800344e:	4b49      	ldr	r3, [pc, #292]	@ (8003574 <HAL_RCC_OscConfig+0x470>)
 8003450:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003452:	f003 0302 	and.w	r3, r3, #2
 8003456:	2b00      	cmp	r3, #0
 8003458:	d0ee      	beq.n	8003438 <HAL_RCC_OscConfig+0x334>
 800345a:	e014      	b.n	8003486 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800345c:	f7ff fb0c 	bl	8002a78 <HAL_GetTick>
 8003460:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003462:	e00a      	b.n	800347a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003464:	f7ff fb08 	bl	8002a78 <HAL_GetTick>
 8003468:	4602      	mov	r2, r0
 800346a:	693b      	ldr	r3, [r7, #16]
 800346c:	1ad3      	subs	r3, r2, r3
 800346e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003472:	4293      	cmp	r3, r2
 8003474:	d901      	bls.n	800347a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003476:	2303      	movs	r3, #3
 8003478:	e0b5      	b.n	80035e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800347a:	4b3e      	ldr	r3, [pc, #248]	@ (8003574 <HAL_RCC_OscConfig+0x470>)
 800347c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800347e:	f003 0302 	and.w	r3, r3, #2
 8003482:	2b00      	cmp	r3, #0
 8003484:	d1ee      	bne.n	8003464 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003486:	7dfb      	ldrb	r3, [r7, #23]
 8003488:	2b01      	cmp	r3, #1
 800348a:	d105      	bne.n	8003498 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800348c:	4b39      	ldr	r3, [pc, #228]	@ (8003574 <HAL_RCC_OscConfig+0x470>)
 800348e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003490:	4a38      	ldr	r2, [pc, #224]	@ (8003574 <HAL_RCC_OscConfig+0x470>)
 8003492:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003496:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	699b      	ldr	r3, [r3, #24]
 800349c:	2b00      	cmp	r3, #0
 800349e:	f000 80a1 	beq.w	80035e4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80034a2:	4b34      	ldr	r3, [pc, #208]	@ (8003574 <HAL_RCC_OscConfig+0x470>)
 80034a4:	689b      	ldr	r3, [r3, #8]
 80034a6:	f003 030c 	and.w	r3, r3, #12
 80034aa:	2b08      	cmp	r3, #8
 80034ac:	d05c      	beq.n	8003568 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	699b      	ldr	r3, [r3, #24]
 80034b2:	2b02      	cmp	r3, #2
 80034b4:	d141      	bne.n	800353a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034b6:	4b31      	ldr	r3, [pc, #196]	@ (800357c <HAL_RCC_OscConfig+0x478>)
 80034b8:	2200      	movs	r2, #0
 80034ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034bc:	f7ff fadc 	bl	8002a78 <HAL_GetTick>
 80034c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034c2:	e008      	b.n	80034d6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034c4:	f7ff fad8 	bl	8002a78 <HAL_GetTick>
 80034c8:	4602      	mov	r2, r0
 80034ca:	693b      	ldr	r3, [r7, #16]
 80034cc:	1ad3      	subs	r3, r2, r3
 80034ce:	2b02      	cmp	r3, #2
 80034d0:	d901      	bls.n	80034d6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80034d2:	2303      	movs	r3, #3
 80034d4:	e087      	b.n	80035e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034d6:	4b27      	ldr	r3, [pc, #156]	@ (8003574 <HAL_RCC_OscConfig+0x470>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d1f0      	bne.n	80034c4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	69da      	ldr	r2, [r3, #28]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6a1b      	ldr	r3, [r3, #32]
 80034ea:	431a      	orrs	r2, r3
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034f0:	019b      	lsls	r3, r3, #6
 80034f2:	431a      	orrs	r2, r3
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034f8:	085b      	lsrs	r3, r3, #1
 80034fa:	3b01      	subs	r3, #1
 80034fc:	041b      	lsls	r3, r3, #16
 80034fe:	431a      	orrs	r2, r3
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003504:	061b      	lsls	r3, r3, #24
 8003506:	491b      	ldr	r1, [pc, #108]	@ (8003574 <HAL_RCC_OscConfig+0x470>)
 8003508:	4313      	orrs	r3, r2
 800350a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800350c:	4b1b      	ldr	r3, [pc, #108]	@ (800357c <HAL_RCC_OscConfig+0x478>)
 800350e:	2201      	movs	r2, #1
 8003510:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003512:	f7ff fab1 	bl	8002a78 <HAL_GetTick>
 8003516:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003518:	e008      	b.n	800352c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800351a:	f7ff faad 	bl	8002a78 <HAL_GetTick>
 800351e:	4602      	mov	r2, r0
 8003520:	693b      	ldr	r3, [r7, #16]
 8003522:	1ad3      	subs	r3, r2, r3
 8003524:	2b02      	cmp	r3, #2
 8003526:	d901      	bls.n	800352c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003528:	2303      	movs	r3, #3
 800352a:	e05c      	b.n	80035e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800352c:	4b11      	ldr	r3, [pc, #68]	@ (8003574 <HAL_RCC_OscConfig+0x470>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003534:	2b00      	cmp	r3, #0
 8003536:	d0f0      	beq.n	800351a <HAL_RCC_OscConfig+0x416>
 8003538:	e054      	b.n	80035e4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800353a:	4b10      	ldr	r3, [pc, #64]	@ (800357c <HAL_RCC_OscConfig+0x478>)
 800353c:	2200      	movs	r2, #0
 800353e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003540:	f7ff fa9a 	bl	8002a78 <HAL_GetTick>
 8003544:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003546:	e008      	b.n	800355a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003548:	f7ff fa96 	bl	8002a78 <HAL_GetTick>
 800354c:	4602      	mov	r2, r0
 800354e:	693b      	ldr	r3, [r7, #16]
 8003550:	1ad3      	subs	r3, r2, r3
 8003552:	2b02      	cmp	r3, #2
 8003554:	d901      	bls.n	800355a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003556:	2303      	movs	r3, #3
 8003558:	e045      	b.n	80035e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800355a:	4b06      	ldr	r3, [pc, #24]	@ (8003574 <HAL_RCC_OscConfig+0x470>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003562:	2b00      	cmp	r3, #0
 8003564:	d1f0      	bne.n	8003548 <HAL_RCC_OscConfig+0x444>
 8003566:	e03d      	b.n	80035e4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	699b      	ldr	r3, [r3, #24]
 800356c:	2b01      	cmp	r3, #1
 800356e:	d107      	bne.n	8003580 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003570:	2301      	movs	r3, #1
 8003572:	e038      	b.n	80035e6 <HAL_RCC_OscConfig+0x4e2>
 8003574:	40023800 	.word	0x40023800
 8003578:	40007000 	.word	0x40007000
 800357c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003580:	4b1b      	ldr	r3, [pc, #108]	@ (80035f0 <HAL_RCC_OscConfig+0x4ec>)
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	699b      	ldr	r3, [r3, #24]
 800358a:	2b01      	cmp	r3, #1
 800358c:	d028      	beq.n	80035e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003598:	429a      	cmp	r2, r3
 800359a:	d121      	bne.n	80035e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035a6:	429a      	cmp	r2, r3
 80035a8:	d11a      	bne.n	80035e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80035aa:	68fa      	ldr	r2, [r7, #12]
 80035ac:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80035b0:	4013      	ands	r3, r2
 80035b2:	687a      	ldr	r2, [r7, #4]
 80035b4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80035b6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d111      	bne.n	80035e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035c6:	085b      	lsrs	r3, r3, #1
 80035c8:	3b01      	subs	r3, #1
 80035ca:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80035cc:	429a      	cmp	r2, r3
 80035ce:	d107      	bne.n	80035e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035da:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80035dc:	429a      	cmp	r2, r3
 80035de:	d001      	beq.n	80035e4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80035e0:	2301      	movs	r3, #1
 80035e2:	e000      	b.n	80035e6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80035e4:	2300      	movs	r3, #0
}
 80035e6:	4618      	mov	r0, r3
 80035e8:	3718      	adds	r7, #24
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bd80      	pop	{r7, pc}
 80035ee:	bf00      	nop
 80035f0:	40023800 	.word	0x40023800

080035f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b084      	sub	sp, #16
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
 80035fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d101      	bne.n	8003608 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003604:	2301      	movs	r3, #1
 8003606:	e0cc      	b.n	80037a2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003608:	4b68      	ldr	r3, [pc, #416]	@ (80037ac <HAL_RCC_ClockConfig+0x1b8>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f003 030f 	and.w	r3, r3, #15
 8003610:	683a      	ldr	r2, [r7, #0]
 8003612:	429a      	cmp	r2, r3
 8003614:	d90c      	bls.n	8003630 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003616:	4b65      	ldr	r3, [pc, #404]	@ (80037ac <HAL_RCC_ClockConfig+0x1b8>)
 8003618:	683a      	ldr	r2, [r7, #0]
 800361a:	b2d2      	uxtb	r2, r2
 800361c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800361e:	4b63      	ldr	r3, [pc, #396]	@ (80037ac <HAL_RCC_ClockConfig+0x1b8>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f003 030f 	and.w	r3, r3, #15
 8003626:	683a      	ldr	r2, [r7, #0]
 8003628:	429a      	cmp	r2, r3
 800362a:	d001      	beq.n	8003630 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800362c:	2301      	movs	r3, #1
 800362e:	e0b8      	b.n	80037a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f003 0302 	and.w	r3, r3, #2
 8003638:	2b00      	cmp	r3, #0
 800363a:	d020      	beq.n	800367e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f003 0304 	and.w	r3, r3, #4
 8003644:	2b00      	cmp	r3, #0
 8003646:	d005      	beq.n	8003654 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003648:	4b59      	ldr	r3, [pc, #356]	@ (80037b0 <HAL_RCC_ClockConfig+0x1bc>)
 800364a:	689b      	ldr	r3, [r3, #8]
 800364c:	4a58      	ldr	r2, [pc, #352]	@ (80037b0 <HAL_RCC_ClockConfig+0x1bc>)
 800364e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003652:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f003 0308 	and.w	r3, r3, #8
 800365c:	2b00      	cmp	r3, #0
 800365e:	d005      	beq.n	800366c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003660:	4b53      	ldr	r3, [pc, #332]	@ (80037b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003662:	689b      	ldr	r3, [r3, #8]
 8003664:	4a52      	ldr	r2, [pc, #328]	@ (80037b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003666:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800366a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800366c:	4b50      	ldr	r3, [pc, #320]	@ (80037b0 <HAL_RCC_ClockConfig+0x1bc>)
 800366e:	689b      	ldr	r3, [r3, #8]
 8003670:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	689b      	ldr	r3, [r3, #8]
 8003678:	494d      	ldr	r1, [pc, #308]	@ (80037b0 <HAL_RCC_ClockConfig+0x1bc>)
 800367a:	4313      	orrs	r3, r2
 800367c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f003 0301 	and.w	r3, r3, #1
 8003686:	2b00      	cmp	r3, #0
 8003688:	d044      	beq.n	8003714 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	2b01      	cmp	r3, #1
 8003690:	d107      	bne.n	80036a2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003692:	4b47      	ldr	r3, [pc, #284]	@ (80037b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800369a:	2b00      	cmp	r3, #0
 800369c:	d119      	bne.n	80036d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800369e:	2301      	movs	r3, #1
 80036a0:	e07f      	b.n	80037a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	2b02      	cmp	r3, #2
 80036a8:	d003      	beq.n	80036b2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80036ae:	2b03      	cmp	r3, #3
 80036b0:	d107      	bne.n	80036c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036b2:	4b3f      	ldr	r3, [pc, #252]	@ (80037b0 <HAL_RCC_ClockConfig+0x1bc>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d109      	bne.n	80036d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036be:	2301      	movs	r3, #1
 80036c0:	e06f      	b.n	80037a2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036c2:	4b3b      	ldr	r3, [pc, #236]	@ (80037b0 <HAL_RCC_ClockConfig+0x1bc>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f003 0302 	and.w	r3, r3, #2
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d101      	bne.n	80036d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036ce:	2301      	movs	r3, #1
 80036d0:	e067      	b.n	80037a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80036d2:	4b37      	ldr	r3, [pc, #220]	@ (80037b0 <HAL_RCC_ClockConfig+0x1bc>)
 80036d4:	689b      	ldr	r3, [r3, #8]
 80036d6:	f023 0203 	bic.w	r2, r3, #3
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	4934      	ldr	r1, [pc, #208]	@ (80037b0 <HAL_RCC_ClockConfig+0x1bc>)
 80036e0:	4313      	orrs	r3, r2
 80036e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80036e4:	f7ff f9c8 	bl	8002a78 <HAL_GetTick>
 80036e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036ea:	e00a      	b.n	8003702 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036ec:	f7ff f9c4 	bl	8002a78 <HAL_GetTick>
 80036f0:	4602      	mov	r2, r0
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	1ad3      	subs	r3, r2, r3
 80036f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d901      	bls.n	8003702 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80036fe:	2303      	movs	r3, #3
 8003700:	e04f      	b.n	80037a2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003702:	4b2b      	ldr	r3, [pc, #172]	@ (80037b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003704:	689b      	ldr	r3, [r3, #8]
 8003706:	f003 020c 	and.w	r2, r3, #12
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	009b      	lsls	r3, r3, #2
 8003710:	429a      	cmp	r2, r3
 8003712:	d1eb      	bne.n	80036ec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003714:	4b25      	ldr	r3, [pc, #148]	@ (80037ac <HAL_RCC_ClockConfig+0x1b8>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f003 030f 	and.w	r3, r3, #15
 800371c:	683a      	ldr	r2, [r7, #0]
 800371e:	429a      	cmp	r2, r3
 8003720:	d20c      	bcs.n	800373c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003722:	4b22      	ldr	r3, [pc, #136]	@ (80037ac <HAL_RCC_ClockConfig+0x1b8>)
 8003724:	683a      	ldr	r2, [r7, #0]
 8003726:	b2d2      	uxtb	r2, r2
 8003728:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800372a:	4b20      	ldr	r3, [pc, #128]	@ (80037ac <HAL_RCC_ClockConfig+0x1b8>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f003 030f 	and.w	r3, r3, #15
 8003732:	683a      	ldr	r2, [r7, #0]
 8003734:	429a      	cmp	r2, r3
 8003736:	d001      	beq.n	800373c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003738:	2301      	movs	r3, #1
 800373a:	e032      	b.n	80037a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f003 0304 	and.w	r3, r3, #4
 8003744:	2b00      	cmp	r3, #0
 8003746:	d008      	beq.n	800375a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003748:	4b19      	ldr	r3, [pc, #100]	@ (80037b0 <HAL_RCC_ClockConfig+0x1bc>)
 800374a:	689b      	ldr	r3, [r3, #8]
 800374c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	68db      	ldr	r3, [r3, #12]
 8003754:	4916      	ldr	r1, [pc, #88]	@ (80037b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003756:	4313      	orrs	r3, r2
 8003758:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f003 0308 	and.w	r3, r3, #8
 8003762:	2b00      	cmp	r3, #0
 8003764:	d009      	beq.n	800377a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003766:	4b12      	ldr	r3, [pc, #72]	@ (80037b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003768:	689b      	ldr	r3, [r3, #8]
 800376a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	691b      	ldr	r3, [r3, #16]
 8003772:	00db      	lsls	r3, r3, #3
 8003774:	490e      	ldr	r1, [pc, #56]	@ (80037b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003776:	4313      	orrs	r3, r2
 8003778:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800377a:	f000 f821 	bl	80037c0 <HAL_RCC_GetSysClockFreq>
 800377e:	4602      	mov	r2, r0
 8003780:	4b0b      	ldr	r3, [pc, #44]	@ (80037b0 <HAL_RCC_ClockConfig+0x1bc>)
 8003782:	689b      	ldr	r3, [r3, #8]
 8003784:	091b      	lsrs	r3, r3, #4
 8003786:	f003 030f 	and.w	r3, r3, #15
 800378a:	490a      	ldr	r1, [pc, #40]	@ (80037b4 <HAL_RCC_ClockConfig+0x1c0>)
 800378c:	5ccb      	ldrb	r3, [r1, r3]
 800378e:	fa22 f303 	lsr.w	r3, r2, r3
 8003792:	4a09      	ldr	r2, [pc, #36]	@ (80037b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003794:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003796:	4b09      	ldr	r3, [pc, #36]	@ (80037bc <HAL_RCC_ClockConfig+0x1c8>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4618      	mov	r0, r3
 800379c:	f7ff f928 	bl	80029f0 <HAL_InitTick>

  return HAL_OK;
 80037a0:	2300      	movs	r3, #0
}
 80037a2:	4618      	mov	r0, r3
 80037a4:	3710      	adds	r7, #16
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}
 80037aa:	bf00      	nop
 80037ac:	40023c00 	.word	0x40023c00
 80037b0:	40023800 	.word	0x40023800
 80037b4:	080082bc 	.word	0x080082bc
 80037b8:	20000010 	.word	0x20000010
 80037bc:	20000014 	.word	0x20000014

080037c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80037c4:	b094      	sub	sp, #80	@ 0x50
 80037c6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80037c8:	2300      	movs	r3, #0
 80037ca:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80037cc:	2300      	movs	r3, #0
 80037ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80037d0:	2300      	movs	r3, #0
 80037d2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80037d4:	2300      	movs	r3, #0
 80037d6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80037d8:	4b79      	ldr	r3, [pc, #484]	@ (80039c0 <HAL_RCC_GetSysClockFreq+0x200>)
 80037da:	689b      	ldr	r3, [r3, #8]
 80037dc:	f003 030c 	and.w	r3, r3, #12
 80037e0:	2b08      	cmp	r3, #8
 80037e2:	d00d      	beq.n	8003800 <HAL_RCC_GetSysClockFreq+0x40>
 80037e4:	2b08      	cmp	r3, #8
 80037e6:	f200 80e1 	bhi.w	80039ac <HAL_RCC_GetSysClockFreq+0x1ec>
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d002      	beq.n	80037f4 <HAL_RCC_GetSysClockFreq+0x34>
 80037ee:	2b04      	cmp	r3, #4
 80037f0:	d003      	beq.n	80037fa <HAL_RCC_GetSysClockFreq+0x3a>
 80037f2:	e0db      	b.n	80039ac <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80037f4:	4b73      	ldr	r3, [pc, #460]	@ (80039c4 <HAL_RCC_GetSysClockFreq+0x204>)
 80037f6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80037f8:	e0db      	b.n	80039b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80037fa:	4b73      	ldr	r3, [pc, #460]	@ (80039c8 <HAL_RCC_GetSysClockFreq+0x208>)
 80037fc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80037fe:	e0d8      	b.n	80039b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003800:	4b6f      	ldr	r3, [pc, #444]	@ (80039c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003802:	685b      	ldr	r3, [r3, #4]
 8003804:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003808:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800380a:	4b6d      	ldr	r3, [pc, #436]	@ (80039c0 <HAL_RCC_GetSysClockFreq+0x200>)
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003812:	2b00      	cmp	r3, #0
 8003814:	d063      	beq.n	80038de <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003816:	4b6a      	ldr	r3, [pc, #424]	@ (80039c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	099b      	lsrs	r3, r3, #6
 800381c:	2200      	movs	r2, #0
 800381e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003820:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003822:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003824:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003828:	633b      	str	r3, [r7, #48]	@ 0x30
 800382a:	2300      	movs	r3, #0
 800382c:	637b      	str	r3, [r7, #52]	@ 0x34
 800382e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003832:	4622      	mov	r2, r4
 8003834:	462b      	mov	r3, r5
 8003836:	f04f 0000 	mov.w	r0, #0
 800383a:	f04f 0100 	mov.w	r1, #0
 800383e:	0159      	lsls	r1, r3, #5
 8003840:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003844:	0150      	lsls	r0, r2, #5
 8003846:	4602      	mov	r2, r0
 8003848:	460b      	mov	r3, r1
 800384a:	4621      	mov	r1, r4
 800384c:	1a51      	subs	r1, r2, r1
 800384e:	6139      	str	r1, [r7, #16]
 8003850:	4629      	mov	r1, r5
 8003852:	eb63 0301 	sbc.w	r3, r3, r1
 8003856:	617b      	str	r3, [r7, #20]
 8003858:	f04f 0200 	mov.w	r2, #0
 800385c:	f04f 0300 	mov.w	r3, #0
 8003860:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003864:	4659      	mov	r1, fp
 8003866:	018b      	lsls	r3, r1, #6
 8003868:	4651      	mov	r1, sl
 800386a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800386e:	4651      	mov	r1, sl
 8003870:	018a      	lsls	r2, r1, #6
 8003872:	4651      	mov	r1, sl
 8003874:	ebb2 0801 	subs.w	r8, r2, r1
 8003878:	4659      	mov	r1, fp
 800387a:	eb63 0901 	sbc.w	r9, r3, r1
 800387e:	f04f 0200 	mov.w	r2, #0
 8003882:	f04f 0300 	mov.w	r3, #0
 8003886:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800388a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800388e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003892:	4690      	mov	r8, r2
 8003894:	4699      	mov	r9, r3
 8003896:	4623      	mov	r3, r4
 8003898:	eb18 0303 	adds.w	r3, r8, r3
 800389c:	60bb      	str	r3, [r7, #8]
 800389e:	462b      	mov	r3, r5
 80038a0:	eb49 0303 	adc.w	r3, r9, r3
 80038a4:	60fb      	str	r3, [r7, #12]
 80038a6:	f04f 0200 	mov.w	r2, #0
 80038aa:	f04f 0300 	mov.w	r3, #0
 80038ae:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80038b2:	4629      	mov	r1, r5
 80038b4:	024b      	lsls	r3, r1, #9
 80038b6:	4621      	mov	r1, r4
 80038b8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80038bc:	4621      	mov	r1, r4
 80038be:	024a      	lsls	r2, r1, #9
 80038c0:	4610      	mov	r0, r2
 80038c2:	4619      	mov	r1, r3
 80038c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80038c6:	2200      	movs	r2, #0
 80038c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80038ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80038cc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80038d0:	f7fd f9ca 	bl	8000c68 <__aeabi_uldivmod>
 80038d4:	4602      	mov	r2, r0
 80038d6:	460b      	mov	r3, r1
 80038d8:	4613      	mov	r3, r2
 80038da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80038dc:	e058      	b.n	8003990 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038de:	4b38      	ldr	r3, [pc, #224]	@ (80039c0 <HAL_RCC_GetSysClockFreq+0x200>)
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	099b      	lsrs	r3, r3, #6
 80038e4:	2200      	movs	r2, #0
 80038e6:	4618      	mov	r0, r3
 80038e8:	4611      	mov	r1, r2
 80038ea:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80038ee:	623b      	str	r3, [r7, #32]
 80038f0:	2300      	movs	r3, #0
 80038f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80038f4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80038f8:	4642      	mov	r2, r8
 80038fa:	464b      	mov	r3, r9
 80038fc:	f04f 0000 	mov.w	r0, #0
 8003900:	f04f 0100 	mov.w	r1, #0
 8003904:	0159      	lsls	r1, r3, #5
 8003906:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800390a:	0150      	lsls	r0, r2, #5
 800390c:	4602      	mov	r2, r0
 800390e:	460b      	mov	r3, r1
 8003910:	4641      	mov	r1, r8
 8003912:	ebb2 0a01 	subs.w	sl, r2, r1
 8003916:	4649      	mov	r1, r9
 8003918:	eb63 0b01 	sbc.w	fp, r3, r1
 800391c:	f04f 0200 	mov.w	r2, #0
 8003920:	f04f 0300 	mov.w	r3, #0
 8003924:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003928:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800392c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003930:	ebb2 040a 	subs.w	r4, r2, sl
 8003934:	eb63 050b 	sbc.w	r5, r3, fp
 8003938:	f04f 0200 	mov.w	r2, #0
 800393c:	f04f 0300 	mov.w	r3, #0
 8003940:	00eb      	lsls	r3, r5, #3
 8003942:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003946:	00e2      	lsls	r2, r4, #3
 8003948:	4614      	mov	r4, r2
 800394a:	461d      	mov	r5, r3
 800394c:	4643      	mov	r3, r8
 800394e:	18e3      	adds	r3, r4, r3
 8003950:	603b      	str	r3, [r7, #0]
 8003952:	464b      	mov	r3, r9
 8003954:	eb45 0303 	adc.w	r3, r5, r3
 8003958:	607b      	str	r3, [r7, #4]
 800395a:	f04f 0200 	mov.w	r2, #0
 800395e:	f04f 0300 	mov.w	r3, #0
 8003962:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003966:	4629      	mov	r1, r5
 8003968:	028b      	lsls	r3, r1, #10
 800396a:	4621      	mov	r1, r4
 800396c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003970:	4621      	mov	r1, r4
 8003972:	028a      	lsls	r2, r1, #10
 8003974:	4610      	mov	r0, r2
 8003976:	4619      	mov	r1, r3
 8003978:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800397a:	2200      	movs	r2, #0
 800397c:	61bb      	str	r3, [r7, #24]
 800397e:	61fa      	str	r2, [r7, #28]
 8003980:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003984:	f7fd f970 	bl	8000c68 <__aeabi_uldivmod>
 8003988:	4602      	mov	r2, r0
 800398a:	460b      	mov	r3, r1
 800398c:	4613      	mov	r3, r2
 800398e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003990:	4b0b      	ldr	r3, [pc, #44]	@ (80039c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	0c1b      	lsrs	r3, r3, #16
 8003996:	f003 0303 	and.w	r3, r3, #3
 800399a:	3301      	adds	r3, #1
 800399c:	005b      	lsls	r3, r3, #1
 800399e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80039a0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80039a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80039a8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80039aa:	e002      	b.n	80039b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80039ac:	4b05      	ldr	r3, [pc, #20]	@ (80039c4 <HAL_RCC_GetSysClockFreq+0x204>)
 80039ae:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80039b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80039b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80039b4:	4618      	mov	r0, r3
 80039b6:	3750      	adds	r7, #80	@ 0x50
 80039b8:	46bd      	mov	sp, r7
 80039ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80039be:	bf00      	nop
 80039c0:	40023800 	.word	0x40023800
 80039c4:	00f42400 	.word	0x00f42400
 80039c8:	007a1200 	.word	0x007a1200

080039cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80039cc:	b480      	push	{r7}
 80039ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80039d0:	4b03      	ldr	r3, [pc, #12]	@ (80039e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80039d2:	681b      	ldr	r3, [r3, #0]
}
 80039d4:	4618      	mov	r0, r3
 80039d6:	46bd      	mov	sp, r7
 80039d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039dc:	4770      	bx	lr
 80039de:	bf00      	nop
 80039e0:	20000010 	.word	0x20000010

080039e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80039e8:	f7ff fff0 	bl	80039cc <HAL_RCC_GetHCLKFreq>
 80039ec:	4602      	mov	r2, r0
 80039ee:	4b05      	ldr	r3, [pc, #20]	@ (8003a04 <HAL_RCC_GetPCLK1Freq+0x20>)
 80039f0:	689b      	ldr	r3, [r3, #8]
 80039f2:	0a9b      	lsrs	r3, r3, #10
 80039f4:	f003 0307 	and.w	r3, r3, #7
 80039f8:	4903      	ldr	r1, [pc, #12]	@ (8003a08 <HAL_RCC_GetPCLK1Freq+0x24>)
 80039fa:	5ccb      	ldrb	r3, [r1, r3]
 80039fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	bd80      	pop	{r7, pc}
 8003a04:	40023800 	.word	0x40023800
 8003a08:	080082cc 	.word	0x080082cc

08003a0c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003a10:	f7ff ffdc 	bl	80039cc <HAL_RCC_GetHCLKFreq>
 8003a14:	4602      	mov	r2, r0
 8003a16:	4b05      	ldr	r3, [pc, #20]	@ (8003a2c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003a18:	689b      	ldr	r3, [r3, #8]
 8003a1a:	0b5b      	lsrs	r3, r3, #13
 8003a1c:	f003 0307 	and.w	r3, r3, #7
 8003a20:	4903      	ldr	r1, [pc, #12]	@ (8003a30 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a22:	5ccb      	ldrb	r3, [r1, r3]
 8003a24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	bd80      	pop	{r7, pc}
 8003a2c:	40023800 	.word	0x40023800
 8003a30:	080082cc 	.word	0x080082cc

08003a34 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b082      	sub	sp, #8
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d101      	bne.n	8003a46 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8003a42:	2301      	movs	r3, #1
 8003a44:	e01c      	b.n	8003a80 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	795b      	ldrb	r3, [r3, #5]
 8003a4a:	b2db      	uxtb	r3, r3
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d105      	bne.n	8003a5c <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2200      	movs	r2, #0
 8003a54:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8003a56:	6878      	ldr	r0, [r7, #4]
 8003a58:	f7fe fe0c 	bl	8002674 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2202      	movs	r2, #2
 8003a60:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	681a      	ldr	r2, [r3, #0]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f042 0204 	orr.w	r2, r2, #4
 8003a70:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2201      	movs	r2, #1
 8003a76:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8003a7e:	2300      	movs	r3, #0
}
 8003a80:	4618      	mov	r0, r3
 8003a82:	3708      	adds	r7, #8
 8003a84:	46bd      	mov	sp, r7
 8003a86:	bd80      	pop	{r7, pc}

08003a88 <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b084      	sub	sp, #16
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
 8003a90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003a92:	2300      	movs	r3, #0
 8003a94:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	791b      	ldrb	r3, [r3, #4]
 8003a9a:	2b01      	cmp	r3, #1
 8003a9c:	d101      	bne.n	8003aa2 <HAL_RNG_GenerateRandomNumber+0x1a>
 8003a9e:	2302      	movs	r3, #2
 8003aa0:	e044      	b.n	8003b2c <HAL_RNG_GenerateRandomNumber+0xa4>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2201      	movs	r2, #1
 8003aa6:	711a      	strb	r2, [r3, #4]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	795b      	ldrb	r3, [r3, #5]
 8003aac:	b2db      	uxtb	r3, r3
 8003aae:	2b01      	cmp	r3, #1
 8003ab0:	d133      	bne.n	8003b1a <HAL_RNG_GenerateRandomNumber+0x92>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2202      	movs	r2, #2
 8003ab6:	715a      	strb	r2, [r3, #5]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003ab8:	f7fe ffde 	bl	8002a78 <HAL_GetTick>
 8003abc:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8003abe:	e018      	b.n	8003af2 <HAL_RNG_GenerateRandomNumber+0x6a>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8003ac0:	f7fe ffda 	bl	8002a78 <HAL_GetTick>
 8003ac4:	4602      	mov	r2, r0
 8003ac6:	68bb      	ldr	r3, [r7, #8]
 8003ac8:	1ad3      	subs	r3, r2, r3
 8003aca:	2b02      	cmp	r3, #2
 8003acc:	d911      	bls.n	8003af2 <HAL_RNG_GenerateRandomNumber+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	f003 0301 	and.w	r3, r3, #1
 8003ad8:	2b01      	cmp	r3, #1
 8003ada:	d00a      	beq.n	8003af2 <HAL_RNG_GenerateRandomNumber+0x6a>
        {
          hrng->State = HAL_RNG_STATE_READY;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2201      	movs	r2, #1
 8003ae0:	715a      	strb	r2, [r3, #5]
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2202      	movs	r2, #2
 8003ae6:	609a      	str	r2, [r3, #8]
          /* Process Unlocked */
          __HAL_UNLOCK(hrng);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2200      	movs	r2, #0
 8003aec:	711a      	strb	r2, [r3, #4]
          return HAL_ERROR;
 8003aee:	2301      	movs	r3, #1
 8003af0:	e01c      	b.n	8003b2c <HAL_RNG_GenerateRandomNumber+0xa4>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	685b      	ldr	r3, [r3, #4]
 8003af8:	f003 0301 	and.w	r3, r3, #1
 8003afc:	2b01      	cmp	r3, #1
 8003afe:	d1df      	bne.n	8003ac0 <HAL_RNG_GenerateRandomNumber+0x38>
        }
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	689a      	ldr	r2, [r3, #8]
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	60da      	str	r2, [r3, #12]
    *random32bit = hrng->RandomNumber;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	68da      	ldr	r2, [r3, #12]
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	601a      	str	r2, [r3, #0]

    hrng->State = HAL_RNG_STATE_READY;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2201      	movs	r2, #1
 8003b16:	715a      	strb	r2, [r3, #5]
 8003b18:	e004      	b.n	8003b24 <HAL_RNG_GenerateRandomNumber+0x9c>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2204      	movs	r2, #4
 8003b1e:	609a      	str	r2, [r3, #8]
    status = HAL_ERROR;
 8003b20:	2301      	movs	r3, #1
 8003b22:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2200      	movs	r2, #0
 8003b28:	711a      	strb	r2, [r3, #4]

  return status;
 8003b2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	3710      	adds	r7, #16
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bd80      	pop	{r7, pc}

08003b34 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b082      	sub	sp, #8
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d101      	bne.n	8003b46 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b42:	2301      	movs	r3, #1
 8003b44:	e042      	b.n	8003bcc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b4c:	b2db      	uxtb	r3, r3
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d106      	bne.n	8003b60 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2200      	movs	r2, #0
 8003b56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b5a:	6878      	ldr	r0, [r7, #4]
 8003b5c:	f7fe fdac 	bl	80026b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2224      	movs	r2, #36	@ 0x24
 8003b64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	68da      	ldr	r2, [r3, #12]
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003b76:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003b78:	6878      	ldr	r0, [r7, #4]
 8003b7a:	f000 f973 	bl	8003e64 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	691a      	ldr	r2, [r3, #16]
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003b8c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	695a      	ldr	r2, [r3, #20]
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003b9c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	68da      	ldr	r2, [r3, #12]
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003bac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2220      	movs	r2, #32
 8003bb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2220      	movs	r2, #32
 8003bc0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003bca:	2300      	movs	r3, #0
}
 8003bcc:	4618      	mov	r0, r3
 8003bce:	3708      	adds	r7, #8
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	bd80      	pop	{r7, pc}

08003bd4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b08a      	sub	sp, #40	@ 0x28
 8003bd8:	af02      	add	r7, sp, #8
 8003bda:	60f8      	str	r0, [r7, #12]
 8003bdc:	60b9      	str	r1, [r7, #8]
 8003bde:	603b      	str	r3, [r7, #0]
 8003be0:	4613      	mov	r3, r2
 8003be2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003be4:	2300      	movs	r3, #0
 8003be6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003bee:	b2db      	uxtb	r3, r3
 8003bf0:	2b20      	cmp	r3, #32
 8003bf2:	d175      	bne.n	8003ce0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003bf4:	68bb      	ldr	r3, [r7, #8]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d002      	beq.n	8003c00 <HAL_UART_Transmit+0x2c>
 8003bfa:	88fb      	ldrh	r3, [r7, #6]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d101      	bne.n	8003c04 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003c00:	2301      	movs	r3, #1
 8003c02:	e06e      	b.n	8003ce2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	2200      	movs	r2, #0
 8003c08:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	2221      	movs	r2, #33	@ 0x21
 8003c0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003c12:	f7fe ff31 	bl	8002a78 <HAL_GetTick>
 8003c16:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	88fa      	ldrh	r2, [r7, #6]
 8003c1c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	88fa      	ldrh	r2, [r7, #6]
 8003c22:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	689b      	ldr	r3, [r3, #8]
 8003c28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c2c:	d108      	bne.n	8003c40 <HAL_UART_Transmit+0x6c>
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	691b      	ldr	r3, [r3, #16]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d104      	bne.n	8003c40 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003c36:	2300      	movs	r3, #0
 8003c38:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003c3a:	68bb      	ldr	r3, [r7, #8]
 8003c3c:	61bb      	str	r3, [r7, #24]
 8003c3e:	e003      	b.n	8003c48 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003c40:	68bb      	ldr	r3, [r7, #8]
 8003c42:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003c44:	2300      	movs	r3, #0
 8003c46:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003c48:	e02e      	b.n	8003ca8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	9300      	str	r3, [sp, #0]
 8003c4e:	697b      	ldr	r3, [r7, #20]
 8003c50:	2200      	movs	r2, #0
 8003c52:	2180      	movs	r1, #128	@ 0x80
 8003c54:	68f8      	ldr	r0, [r7, #12]
 8003c56:	f000 f848 	bl	8003cea <UART_WaitOnFlagUntilTimeout>
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d005      	beq.n	8003c6c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2220      	movs	r2, #32
 8003c64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003c68:	2303      	movs	r3, #3
 8003c6a:	e03a      	b.n	8003ce2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003c6c:	69fb      	ldr	r3, [r7, #28]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d10b      	bne.n	8003c8a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003c72:	69bb      	ldr	r3, [r7, #24]
 8003c74:	881b      	ldrh	r3, [r3, #0]
 8003c76:	461a      	mov	r2, r3
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c80:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003c82:	69bb      	ldr	r3, [r7, #24]
 8003c84:	3302      	adds	r3, #2
 8003c86:	61bb      	str	r3, [r7, #24]
 8003c88:	e007      	b.n	8003c9a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003c8a:	69fb      	ldr	r3, [r7, #28]
 8003c8c:	781a      	ldrb	r2, [r3, #0]
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003c94:	69fb      	ldr	r3, [r7, #28]
 8003c96:	3301      	adds	r3, #1
 8003c98:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003c9e:	b29b      	uxth	r3, r3
 8003ca0:	3b01      	subs	r3, #1
 8003ca2:	b29a      	uxth	r2, r3
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003cac:	b29b      	uxth	r3, r3
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d1cb      	bne.n	8003c4a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	9300      	str	r3, [sp, #0]
 8003cb6:	697b      	ldr	r3, [r7, #20]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	2140      	movs	r1, #64	@ 0x40
 8003cbc:	68f8      	ldr	r0, [r7, #12]
 8003cbe:	f000 f814 	bl	8003cea <UART_WaitOnFlagUntilTimeout>
 8003cc2:	4603      	mov	r3, r0
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d005      	beq.n	8003cd4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	2220      	movs	r2, #32
 8003ccc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003cd0:	2303      	movs	r3, #3
 8003cd2:	e006      	b.n	8003ce2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	2220      	movs	r2, #32
 8003cd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003cdc:	2300      	movs	r3, #0
 8003cde:	e000      	b.n	8003ce2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003ce0:	2302      	movs	r3, #2
  }
}
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	3720      	adds	r7, #32
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	bd80      	pop	{r7, pc}

08003cea <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003cea:	b580      	push	{r7, lr}
 8003cec:	b086      	sub	sp, #24
 8003cee:	af00      	add	r7, sp, #0
 8003cf0:	60f8      	str	r0, [r7, #12]
 8003cf2:	60b9      	str	r1, [r7, #8]
 8003cf4:	603b      	str	r3, [r7, #0]
 8003cf6:	4613      	mov	r3, r2
 8003cf8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003cfa:	e03b      	b.n	8003d74 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cfc:	6a3b      	ldr	r3, [r7, #32]
 8003cfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d02:	d037      	beq.n	8003d74 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d04:	f7fe feb8 	bl	8002a78 <HAL_GetTick>
 8003d08:	4602      	mov	r2, r0
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	1ad3      	subs	r3, r2, r3
 8003d0e:	6a3a      	ldr	r2, [r7, #32]
 8003d10:	429a      	cmp	r2, r3
 8003d12:	d302      	bcc.n	8003d1a <UART_WaitOnFlagUntilTimeout+0x30>
 8003d14:	6a3b      	ldr	r3, [r7, #32]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d101      	bne.n	8003d1e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003d1a:	2303      	movs	r3, #3
 8003d1c:	e03a      	b.n	8003d94 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	68db      	ldr	r3, [r3, #12]
 8003d24:	f003 0304 	and.w	r3, r3, #4
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d023      	beq.n	8003d74 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003d2c:	68bb      	ldr	r3, [r7, #8]
 8003d2e:	2b80      	cmp	r3, #128	@ 0x80
 8003d30:	d020      	beq.n	8003d74 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003d32:	68bb      	ldr	r3, [r7, #8]
 8003d34:	2b40      	cmp	r3, #64	@ 0x40
 8003d36:	d01d      	beq.n	8003d74 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f003 0308 	and.w	r3, r3, #8
 8003d42:	2b08      	cmp	r3, #8
 8003d44:	d116      	bne.n	8003d74 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003d46:	2300      	movs	r3, #0
 8003d48:	617b      	str	r3, [r7, #20]
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	617b      	str	r3, [r7, #20]
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	617b      	str	r3, [r7, #20]
 8003d5a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003d5c:	68f8      	ldr	r0, [r7, #12]
 8003d5e:	f000 f81d 	bl	8003d9c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	2208      	movs	r2, #8
 8003d66:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003d70:	2301      	movs	r3, #1
 8003d72:	e00f      	b.n	8003d94 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	681a      	ldr	r2, [r3, #0]
 8003d7a:	68bb      	ldr	r3, [r7, #8]
 8003d7c:	4013      	ands	r3, r2
 8003d7e:	68ba      	ldr	r2, [r7, #8]
 8003d80:	429a      	cmp	r2, r3
 8003d82:	bf0c      	ite	eq
 8003d84:	2301      	moveq	r3, #1
 8003d86:	2300      	movne	r3, #0
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	461a      	mov	r2, r3
 8003d8c:	79fb      	ldrb	r3, [r7, #7]
 8003d8e:	429a      	cmp	r2, r3
 8003d90:	d0b4      	beq.n	8003cfc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003d92:	2300      	movs	r3, #0
}
 8003d94:	4618      	mov	r0, r3
 8003d96:	3718      	adds	r7, #24
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	bd80      	pop	{r7, pc}

08003d9c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003d9c:	b480      	push	{r7}
 8003d9e:	b095      	sub	sp, #84	@ 0x54
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	330c      	adds	r3, #12
 8003daa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003dae:	e853 3f00 	ldrex	r3, [r3]
 8003db2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003db4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003db6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003dba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	330c      	adds	r3, #12
 8003dc2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003dc4:	643a      	str	r2, [r7, #64]	@ 0x40
 8003dc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dc8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003dca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003dcc:	e841 2300 	strex	r3, r2, [r1]
 8003dd0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003dd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d1e5      	bne.n	8003da4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	3314      	adds	r3, #20
 8003dde:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003de0:	6a3b      	ldr	r3, [r7, #32]
 8003de2:	e853 3f00 	ldrex	r3, [r3]
 8003de6:	61fb      	str	r3, [r7, #28]
   return(result);
 8003de8:	69fb      	ldr	r3, [r7, #28]
 8003dea:	f023 0301 	bic.w	r3, r3, #1
 8003dee:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	3314      	adds	r3, #20
 8003df6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003df8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003dfa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dfc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003dfe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003e00:	e841 2300 	strex	r3, r2, [r1]
 8003e04:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d1e5      	bne.n	8003dd8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e10:	2b01      	cmp	r3, #1
 8003e12:	d119      	bne.n	8003e48 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	330c      	adds	r3, #12
 8003e1a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	e853 3f00 	ldrex	r3, [r3]
 8003e22:	60bb      	str	r3, [r7, #8]
   return(result);
 8003e24:	68bb      	ldr	r3, [r7, #8]
 8003e26:	f023 0310 	bic.w	r3, r3, #16
 8003e2a:	647b      	str	r3, [r7, #68]	@ 0x44
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	330c      	adds	r3, #12
 8003e32:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003e34:	61ba      	str	r2, [r7, #24]
 8003e36:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e38:	6979      	ldr	r1, [r7, #20]
 8003e3a:	69ba      	ldr	r2, [r7, #24]
 8003e3c:	e841 2300 	strex	r3, r2, [r1]
 8003e40:	613b      	str	r3, [r7, #16]
   return(result);
 8003e42:	693b      	ldr	r3, [r7, #16]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d1e5      	bne.n	8003e14 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2220      	movs	r2, #32
 8003e4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2200      	movs	r2, #0
 8003e54:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003e56:	bf00      	nop
 8003e58:	3754      	adds	r7, #84	@ 0x54
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e60:	4770      	bx	lr
	...

08003e64 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e68:	b0c0      	sub	sp, #256	@ 0x100
 8003e6a:	af00      	add	r7, sp, #0
 8003e6c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	691b      	ldr	r3, [r3, #16]
 8003e78:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003e7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e80:	68d9      	ldr	r1, [r3, #12]
 8003e82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e86:	681a      	ldr	r2, [r3, #0]
 8003e88:	ea40 0301 	orr.w	r3, r0, r1
 8003e8c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003e8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e92:	689a      	ldr	r2, [r3, #8]
 8003e94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e98:	691b      	ldr	r3, [r3, #16]
 8003e9a:	431a      	orrs	r2, r3
 8003e9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ea0:	695b      	ldr	r3, [r3, #20]
 8003ea2:	431a      	orrs	r2, r3
 8003ea4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ea8:	69db      	ldr	r3, [r3, #28]
 8003eaa:	4313      	orrs	r3, r2
 8003eac:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003eb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	68db      	ldr	r3, [r3, #12]
 8003eb8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003ebc:	f021 010c 	bic.w	r1, r1, #12
 8003ec0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ec4:	681a      	ldr	r2, [r3, #0]
 8003ec6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003eca:	430b      	orrs	r3, r1
 8003ecc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003ece:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	695b      	ldr	r3, [r3, #20]
 8003ed6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003eda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ede:	6999      	ldr	r1, [r3, #24]
 8003ee0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ee4:	681a      	ldr	r2, [r3, #0]
 8003ee6:	ea40 0301 	orr.w	r3, r0, r1
 8003eea:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003eec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ef0:	681a      	ldr	r2, [r3, #0]
 8003ef2:	4b8f      	ldr	r3, [pc, #572]	@ (8004130 <UART_SetConfig+0x2cc>)
 8003ef4:	429a      	cmp	r2, r3
 8003ef6:	d005      	beq.n	8003f04 <UART_SetConfig+0xa0>
 8003ef8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003efc:	681a      	ldr	r2, [r3, #0]
 8003efe:	4b8d      	ldr	r3, [pc, #564]	@ (8004134 <UART_SetConfig+0x2d0>)
 8003f00:	429a      	cmp	r2, r3
 8003f02:	d104      	bne.n	8003f0e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003f04:	f7ff fd82 	bl	8003a0c <HAL_RCC_GetPCLK2Freq>
 8003f08:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003f0c:	e003      	b.n	8003f16 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003f0e:	f7ff fd69 	bl	80039e4 <HAL_RCC_GetPCLK1Freq>
 8003f12:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003f16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f1a:	69db      	ldr	r3, [r3, #28]
 8003f1c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f20:	f040 810c 	bne.w	800413c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003f24:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003f28:	2200      	movs	r2, #0
 8003f2a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003f2e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003f32:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003f36:	4622      	mov	r2, r4
 8003f38:	462b      	mov	r3, r5
 8003f3a:	1891      	adds	r1, r2, r2
 8003f3c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003f3e:	415b      	adcs	r3, r3
 8003f40:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003f42:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003f46:	4621      	mov	r1, r4
 8003f48:	eb12 0801 	adds.w	r8, r2, r1
 8003f4c:	4629      	mov	r1, r5
 8003f4e:	eb43 0901 	adc.w	r9, r3, r1
 8003f52:	f04f 0200 	mov.w	r2, #0
 8003f56:	f04f 0300 	mov.w	r3, #0
 8003f5a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003f5e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003f62:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003f66:	4690      	mov	r8, r2
 8003f68:	4699      	mov	r9, r3
 8003f6a:	4623      	mov	r3, r4
 8003f6c:	eb18 0303 	adds.w	r3, r8, r3
 8003f70:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003f74:	462b      	mov	r3, r5
 8003f76:	eb49 0303 	adc.w	r3, r9, r3
 8003f7a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003f7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	2200      	movs	r2, #0
 8003f86:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003f8a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003f8e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003f92:	460b      	mov	r3, r1
 8003f94:	18db      	adds	r3, r3, r3
 8003f96:	653b      	str	r3, [r7, #80]	@ 0x50
 8003f98:	4613      	mov	r3, r2
 8003f9a:	eb42 0303 	adc.w	r3, r2, r3
 8003f9e:	657b      	str	r3, [r7, #84]	@ 0x54
 8003fa0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003fa4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003fa8:	f7fc fe5e 	bl	8000c68 <__aeabi_uldivmod>
 8003fac:	4602      	mov	r2, r0
 8003fae:	460b      	mov	r3, r1
 8003fb0:	4b61      	ldr	r3, [pc, #388]	@ (8004138 <UART_SetConfig+0x2d4>)
 8003fb2:	fba3 2302 	umull	r2, r3, r3, r2
 8003fb6:	095b      	lsrs	r3, r3, #5
 8003fb8:	011c      	lsls	r4, r3, #4
 8003fba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003fc4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003fc8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003fcc:	4642      	mov	r2, r8
 8003fce:	464b      	mov	r3, r9
 8003fd0:	1891      	adds	r1, r2, r2
 8003fd2:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003fd4:	415b      	adcs	r3, r3
 8003fd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003fd8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003fdc:	4641      	mov	r1, r8
 8003fde:	eb12 0a01 	adds.w	sl, r2, r1
 8003fe2:	4649      	mov	r1, r9
 8003fe4:	eb43 0b01 	adc.w	fp, r3, r1
 8003fe8:	f04f 0200 	mov.w	r2, #0
 8003fec:	f04f 0300 	mov.w	r3, #0
 8003ff0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003ff4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003ff8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003ffc:	4692      	mov	sl, r2
 8003ffe:	469b      	mov	fp, r3
 8004000:	4643      	mov	r3, r8
 8004002:	eb1a 0303 	adds.w	r3, sl, r3
 8004006:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800400a:	464b      	mov	r3, r9
 800400c:	eb4b 0303 	adc.w	r3, fp, r3
 8004010:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004014:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004018:	685b      	ldr	r3, [r3, #4]
 800401a:	2200      	movs	r2, #0
 800401c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004020:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004024:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004028:	460b      	mov	r3, r1
 800402a:	18db      	adds	r3, r3, r3
 800402c:	643b      	str	r3, [r7, #64]	@ 0x40
 800402e:	4613      	mov	r3, r2
 8004030:	eb42 0303 	adc.w	r3, r2, r3
 8004034:	647b      	str	r3, [r7, #68]	@ 0x44
 8004036:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800403a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800403e:	f7fc fe13 	bl	8000c68 <__aeabi_uldivmod>
 8004042:	4602      	mov	r2, r0
 8004044:	460b      	mov	r3, r1
 8004046:	4611      	mov	r1, r2
 8004048:	4b3b      	ldr	r3, [pc, #236]	@ (8004138 <UART_SetConfig+0x2d4>)
 800404a:	fba3 2301 	umull	r2, r3, r3, r1
 800404e:	095b      	lsrs	r3, r3, #5
 8004050:	2264      	movs	r2, #100	@ 0x64
 8004052:	fb02 f303 	mul.w	r3, r2, r3
 8004056:	1acb      	subs	r3, r1, r3
 8004058:	00db      	lsls	r3, r3, #3
 800405a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800405e:	4b36      	ldr	r3, [pc, #216]	@ (8004138 <UART_SetConfig+0x2d4>)
 8004060:	fba3 2302 	umull	r2, r3, r3, r2
 8004064:	095b      	lsrs	r3, r3, #5
 8004066:	005b      	lsls	r3, r3, #1
 8004068:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800406c:	441c      	add	r4, r3
 800406e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004072:	2200      	movs	r2, #0
 8004074:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004078:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800407c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004080:	4642      	mov	r2, r8
 8004082:	464b      	mov	r3, r9
 8004084:	1891      	adds	r1, r2, r2
 8004086:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004088:	415b      	adcs	r3, r3
 800408a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800408c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004090:	4641      	mov	r1, r8
 8004092:	1851      	adds	r1, r2, r1
 8004094:	6339      	str	r1, [r7, #48]	@ 0x30
 8004096:	4649      	mov	r1, r9
 8004098:	414b      	adcs	r3, r1
 800409a:	637b      	str	r3, [r7, #52]	@ 0x34
 800409c:	f04f 0200 	mov.w	r2, #0
 80040a0:	f04f 0300 	mov.w	r3, #0
 80040a4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80040a8:	4659      	mov	r1, fp
 80040aa:	00cb      	lsls	r3, r1, #3
 80040ac:	4651      	mov	r1, sl
 80040ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80040b2:	4651      	mov	r1, sl
 80040b4:	00ca      	lsls	r2, r1, #3
 80040b6:	4610      	mov	r0, r2
 80040b8:	4619      	mov	r1, r3
 80040ba:	4603      	mov	r3, r0
 80040bc:	4642      	mov	r2, r8
 80040be:	189b      	adds	r3, r3, r2
 80040c0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80040c4:	464b      	mov	r3, r9
 80040c6:	460a      	mov	r2, r1
 80040c8:	eb42 0303 	adc.w	r3, r2, r3
 80040cc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80040d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040d4:	685b      	ldr	r3, [r3, #4]
 80040d6:	2200      	movs	r2, #0
 80040d8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80040dc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80040e0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80040e4:	460b      	mov	r3, r1
 80040e6:	18db      	adds	r3, r3, r3
 80040e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80040ea:	4613      	mov	r3, r2
 80040ec:	eb42 0303 	adc.w	r3, r2, r3
 80040f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80040f2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80040f6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80040fa:	f7fc fdb5 	bl	8000c68 <__aeabi_uldivmod>
 80040fe:	4602      	mov	r2, r0
 8004100:	460b      	mov	r3, r1
 8004102:	4b0d      	ldr	r3, [pc, #52]	@ (8004138 <UART_SetConfig+0x2d4>)
 8004104:	fba3 1302 	umull	r1, r3, r3, r2
 8004108:	095b      	lsrs	r3, r3, #5
 800410a:	2164      	movs	r1, #100	@ 0x64
 800410c:	fb01 f303 	mul.w	r3, r1, r3
 8004110:	1ad3      	subs	r3, r2, r3
 8004112:	00db      	lsls	r3, r3, #3
 8004114:	3332      	adds	r3, #50	@ 0x32
 8004116:	4a08      	ldr	r2, [pc, #32]	@ (8004138 <UART_SetConfig+0x2d4>)
 8004118:	fba2 2303 	umull	r2, r3, r2, r3
 800411c:	095b      	lsrs	r3, r3, #5
 800411e:	f003 0207 	and.w	r2, r3, #7
 8004122:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	4422      	add	r2, r4
 800412a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800412c:	e106      	b.n	800433c <UART_SetConfig+0x4d8>
 800412e:	bf00      	nop
 8004130:	40011000 	.word	0x40011000
 8004134:	40011400 	.word	0x40011400
 8004138:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800413c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004140:	2200      	movs	r2, #0
 8004142:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004146:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800414a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800414e:	4642      	mov	r2, r8
 8004150:	464b      	mov	r3, r9
 8004152:	1891      	adds	r1, r2, r2
 8004154:	6239      	str	r1, [r7, #32]
 8004156:	415b      	adcs	r3, r3
 8004158:	627b      	str	r3, [r7, #36]	@ 0x24
 800415a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800415e:	4641      	mov	r1, r8
 8004160:	1854      	adds	r4, r2, r1
 8004162:	4649      	mov	r1, r9
 8004164:	eb43 0501 	adc.w	r5, r3, r1
 8004168:	f04f 0200 	mov.w	r2, #0
 800416c:	f04f 0300 	mov.w	r3, #0
 8004170:	00eb      	lsls	r3, r5, #3
 8004172:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004176:	00e2      	lsls	r2, r4, #3
 8004178:	4614      	mov	r4, r2
 800417a:	461d      	mov	r5, r3
 800417c:	4643      	mov	r3, r8
 800417e:	18e3      	adds	r3, r4, r3
 8004180:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004184:	464b      	mov	r3, r9
 8004186:	eb45 0303 	adc.w	r3, r5, r3
 800418a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800418e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	2200      	movs	r2, #0
 8004196:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800419a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800419e:	f04f 0200 	mov.w	r2, #0
 80041a2:	f04f 0300 	mov.w	r3, #0
 80041a6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80041aa:	4629      	mov	r1, r5
 80041ac:	008b      	lsls	r3, r1, #2
 80041ae:	4621      	mov	r1, r4
 80041b0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80041b4:	4621      	mov	r1, r4
 80041b6:	008a      	lsls	r2, r1, #2
 80041b8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80041bc:	f7fc fd54 	bl	8000c68 <__aeabi_uldivmod>
 80041c0:	4602      	mov	r2, r0
 80041c2:	460b      	mov	r3, r1
 80041c4:	4b60      	ldr	r3, [pc, #384]	@ (8004348 <UART_SetConfig+0x4e4>)
 80041c6:	fba3 2302 	umull	r2, r3, r3, r2
 80041ca:	095b      	lsrs	r3, r3, #5
 80041cc:	011c      	lsls	r4, r3, #4
 80041ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80041d2:	2200      	movs	r2, #0
 80041d4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80041d8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80041dc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80041e0:	4642      	mov	r2, r8
 80041e2:	464b      	mov	r3, r9
 80041e4:	1891      	adds	r1, r2, r2
 80041e6:	61b9      	str	r1, [r7, #24]
 80041e8:	415b      	adcs	r3, r3
 80041ea:	61fb      	str	r3, [r7, #28]
 80041ec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80041f0:	4641      	mov	r1, r8
 80041f2:	1851      	adds	r1, r2, r1
 80041f4:	6139      	str	r1, [r7, #16]
 80041f6:	4649      	mov	r1, r9
 80041f8:	414b      	adcs	r3, r1
 80041fa:	617b      	str	r3, [r7, #20]
 80041fc:	f04f 0200 	mov.w	r2, #0
 8004200:	f04f 0300 	mov.w	r3, #0
 8004204:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004208:	4659      	mov	r1, fp
 800420a:	00cb      	lsls	r3, r1, #3
 800420c:	4651      	mov	r1, sl
 800420e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004212:	4651      	mov	r1, sl
 8004214:	00ca      	lsls	r2, r1, #3
 8004216:	4610      	mov	r0, r2
 8004218:	4619      	mov	r1, r3
 800421a:	4603      	mov	r3, r0
 800421c:	4642      	mov	r2, r8
 800421e:	189b      	adds	r3, r3, r2
 8004220:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004224:	464b      	mov	r3, r9
 8004226:	460a      	mov	r2, r1
 8004228:	eb42 0303 	adc.w	r3, r2, r3
 800422c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004230:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004234:	685b      	ldr	r3, [r3, #4]
 8004236:	2200      	movs	r2, #0
 8004238:	67bb      	str	r3, [r7, #120]	@ 0x78
 800423a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800423c:	f04f 0200 	mov.w	r2, #0
 8004240:	f04f 0300 	mov.w	r3, #0
 8004244:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004248:	4649      	mov	r1, r9
 800424a:	008b      	lsls	r3, r1, #2
 800424c:	4641      	mov	r1, r8
 800424e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004252:	4641      	mov	r1, r8
 8004254:	008a      	lsls	r2, r1, #2
 8004256:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800425a:	f7fc fd05 	bl	8000c68 <__aeabi_uldivmod>
 800425e:	4602      	mov	r2, r0
 8004260:	460b      	mov	r3, r1
 8004262:	4611      	mov	r1, r2
 8004264:	4b38      	ldr	r3, [pc, #224]	@ (8004348 <UART_SetConfig+0x4e4>)
 8004266:	fba3 2301 	umull	r2, r3, r3, r1
 800426a:	095b      	lsrs	r3, r3, #5
 800426c:	2264      	movs	r2, #100	@ 0x64
 800426e:	fb02 f303 	mul.w	r3, r2, r3
 8004272:	1acb      	subs	r3, r1, r3
 8004274:	011b      	lsls	r3, r3, #4
 8004276:	3332      	adds	r3, #50	@ 0x32
 8004278:	4a33      	ldr	r2, [pc, #204]	@ (8004348 <UART_SetConfig+0x4e4>)
 800427a:	fba2 2303 	umull	r2, r3, r2, r3
 800427e:	095b      	lsrs	r3, r3, #5
 8004280:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004284:	441c      	add	r4, r3
 8004286:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800428a:	2200      	movs	r2, #0
 800428c:	673b      	str	r3, [r7, #112]	@ 0x70
 800428e:	677a      	str	r2, [r7, #116]	@ 0x74
 8004290:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004294:	4642      	mov	r2, r8
 8004296:	464b      	mov	r3, r9
 8004298:	1891      	adds	r1, r2, r2
 800429a:	60b9      	str	r1, [r7, #8]
 800429c:	415b      	adcs	r3, r3
 800429e:	60fb      	str	r3, [r7, #12]
 80042a0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80042a4:	4641      	mov	r1, r8
 80042a6:	1851      	adds	r1, r2, r1
 80042a8:	6039      	str	r1, [r7, #0]
 80042aa:	4649      	mov	r1, r9
 80042ac:	414b      	adcs	r3, r1
 80042ae:	607b      	str	r3, [r7, #4]
 80042b0:	f04f 0200 	mov.w	r2, #0
 80042b4:	f04f 0300 	mov.w	r3, #0
 80042b8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80042bc:	4659      	mov	r1, fp
 80042be:	00cb      	lsls	r3, r1, #3
 80042c0:	4651      	mov	r1, sl
 80042c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80042c6:	4651      	mov	r1, sl
 80042c8:	00ca      	lsls	r2, r1, #3
 80042ca:	4610      	mov	r0, r2
 80042cc:	4619      	mov	r1, r3
 80042ce:	4603      	mov	r3, r0
 80042d0:	4642      	mov	r2, r8
 80042d2:	189b      	adds	r3, r3, r2
 80042d4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80042d6:	464b      	mov	r3, r9
 80042d8:	460a      	mov	r2, r1
 80042da:	eb42 0303 	adc.w	r3, r2, r3
 80042de:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80042e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	2200      	movs	r2, #0
 80042e8:	663b      	str	r3, [r7, #96]	@ 0x60
 80042ea:	667a      	str	r2, [r7, #100]	@ 0x64
 80042ec:	f04f 0200 	mov.w	r2, #0
 80042f0:	f04f 0300 	mov.w	r3, #0
 80042f4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80042f8:	4649      	mov	r1, r9
 80042fa:	008b      	lsls	r3, r1, #2
 80042fc:	4641      	mov	r1, r8
 80042fe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004302:	4641      	mov	r1, r8
 8004304:	008a      	lsls	r2, r1, #2
 8004306:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800430a:	f7fc fcad 	bl	8000c68 <__aeabi_uldivmod>
 800430e:	4602      	mov	r2, r0
 8004310:	460b      	mov	r3, r1
 8004312:	4b0d      	ldr	r3, [pc, #52]	@ (8004348 <UART_SetConfig+0x4e4>)
 8004314:	fba3 1302 	umull	r1, r3, r3, r2
 8004318:	095b      	lsrs	r3, r3, #5
 800431a:	2164      	movs	r1, #100	@ 0x64
 800431c:	fb01 f303 	mul.w	r3, r1, r3
 8004320:	1ad3      	subs	r3, r2, r3
 8004322:	011b      	lsls	r3, r3, #4
 8004324:	3332      	adds	r3, #50	@ 0x32
 8004326:	4a08      	ldr	r2, [pc, #32]	@ (8004348 <UART_SetConfig+0x4e4>)
 8004328:	fba2 2303 	umull	r2, r3, r2, r3
 800432c:	095b      	lsrs	r3, r3, #5
 800432e:	f003 020f 	and.w	r2, r3, #15
 8004332:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4422      	add	r2, r4
 800433a:	609a      	str	r2, [r3, #8]
}
 800433c:	bf00      	nop
 800433e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004342:	46bd      	mov	sp, r7
 8004344:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004348:	51eb851f 	.word	0x51eb851f

0800434c <__cvt>:
 800434c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004350:	ec57 6b10 	vmov	r6, r7, d0
 8004354:	2f00      	cmp	r7, #0
 8004356:	460c      	mov	r4, r1
 8004358:	4619      	mov	r1, r3
 800435a:	463b      	mov	r3, r7
 800435c:	bfbb      	ittet	lt
 800435e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8004362:	461f      	movlt	r7, r3
 8004364:	2300      	movge	r3, #0
 8004366:	232d      	movlt	r3, #45	@ 0x2d
 8004368:	700b      	strb	r3, [r1, #0]
 800436a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800436c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8004370:	4691      	mov	r9, r2
 8004372:	f023 0820 	bic.w	r8, r3, #32
 8004376:	bfbc      	itt	lt
 8004378:	4632      	movlt	r2, r6
 800437a:	4616      	movlt	r6, r2
 800437c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004380:	d005      	beq.n	800438e <__cvt+0x42>
 8004382:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004386:	d100      	bne.n	800438a <__cvt+0x3e>
 8004388:	3401      	adds	r4, #1
 800438a:	2102      	movs	r1, #2
 800438c:	e000      	b.n	8004390 <__cvt+0x44>
 800438e:	2103      	movs	r1, #3
 8004390:	ab03      	add	r3, sp, #12
 8004392:	9301      	str	r3, [sp, #4]
 8004394:	ab02      	add	r3, sp, #8
 8004396:	9300      	str	r3, [sp, #0]
 8004398:	ec47 6b10 	vmov	d0, r6, r7
 800439c:	4653      	mov	r3, sl
 800439e:	4622      	mov	r2, r4
 80043a0:	f000 fe7e 	bl	80050a0 <_dtoa_r>
 80043a4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80043a8:	4605      	mov	r5, r0
 80043aa:	d119      	bne.n	80043e0 <__cvt+0x94>
 80043ac:	f019 0f01 	tst.w	r9, #1
 80043b0:	d00e      	beq.n	80043d0 <__cvt+0x84>
 80043b2:	eb00 0904 	add.w	r9, r0, r4
 80043b6:	2200      	movs	r2, #0
 80043b8:	2300      	movs	r3, #0
 80043ba:	4630      	mov	r0, r6
 80043bc:	4639      	mov	r1, r7
 80043be:	f7fc fb93 	bl	8000ae8 <__aeabi_dcmpeq>
 80043c2:	b108      	cbz	r0, 80043c8 <__cvt+0x7c>
 80043c4:	f8cd 900c 	str.w	r9, [sp, #12]
 80043c8:	2230      	movs	r2, #48	@ 0x30
 80043ca:	9b03      	ldr	r3, [sp, #12]
 80043cc:	454b      	cmp	r3, r9
 80043ce:	d31e      	bcc.n	800440e <__cvt+0xc2>
 80043d0:	9b03      	ldr	r3, [sp, #12]
 80043d2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80043d4:	1b5b      	subs	r3, r3, r5
 80043d6:	4628      	mov	r0, r5
 80043d8:	6013      	str	r3, [r2, #0]
 80043da:	b004      	add	sp, #16
 80043dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043e0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80043e4:	eb00 0904 	add.w	r9, r0, r4
 80043e8:	d1e5      	bne.n	80043b6 <__cvt+0x6a>
 80043ea:	7803      	ldrb	r3, [r0, #0]
 80043ec:	2b30      	cmp	r3, #48	@ 0x30
 80043ee:	d10a      	bne.n	8004406 <__cvt+0xba>
 80043f0:	2200      	movs	r2, #0
 80043f2:	2300      	movs	r3, #0
 80043f4:	4630      	mov	r0, r6
 80043f6:	4639      	mov	r1, r7
 80043f8:	f7fc fb76 	bl	8000ae8 <__aeabi_dcmpeq>
 80043fc:	b918      	cbnz	r0, 8004406 <__cvt+0xba>
 80043fe:	f1c4 0401 	rsb	r4, r4, #1
 8004402:	f8ca 4000 	str.w	r4, [sl]
 8004406:	f8da 3000 	ldr.w	r3, [sl]
 800440a:	4499      	add	r9, r3
 800440c:	e7d3      	b.n	80043b6 <__cvt+0x6a>
 800440e:	1c59      	adds	r1, r3, #1
 8004410:	9103      	str	r1, [sp, #12]
 8004412:	701a      	strb	r2, [r3, #0]
 8004414:	e7d9      	b.n	80043ca <__cvt+0x7e>

08004416 <__exponent>:
 8004416:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004418:	2900      	cmp	r1, #0
 800441a:	bfba      	itte	lt
 800441c:	4249      	neglt	r1, r1
 800441e:	232d      	movlt	r3, #45	@ 0x2d
 8004420:	232b      	movge	r3, #43	@ 0x2b
 8004422:	2909      	cmp	r1, #9
 8004424:	7002      	strb	r2, [r0, #0]
 8004426:	7043      	strb	r3, [r0, #1]
 8004428:	dd29      	ble.n	800447e <__exponent+0x68>
 800442a:	f10d 0307 	add.w	r3, sp, #7
 800442e:	461d      	mov	r5, r3
 8004430:	270a      	movs	r7, #10
 8004432:	461a      	mov	r2, r3
 8004434:	fbb1 f6f7 	udiv	r6, r1, r7
 8004438:	fb07 1416 	mls	r4, r7, r6, r1
 800443c:	3430      	adds	r4, #48	@ 0x30
 800443e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004442:	460c      	mov	r4, r1
 8004444:	2c63      	cmp	r4, #99	@ 0x63
 8004446:	f103 33ff 	add.w	r3, r3, #4294967295
 800444a:	4631      	mov	r1, r6
 800444c:	dcf1      	bgt.n	8004432 <__exponent+0x1c>
 800444e:	3130      	adds	r1, #48	@ 0x30
 8004450:	1e94      	subs	r4, r2, #2
 8004452:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004456:	1c41      	adds	r1, r0, #1
 8004458:	4623      	mov	r3, r4
 800445a:	42ab      	cmp	r3, r5
 800445c:	d30a      	bcc.n	8004474 <__exponent+0x5e>
 800445e:	f10d 0309 	add.w	r3, sp, #9
 8004462:	1a9b      	subs	r3, r3, r2
 8004464:	42ac      	cmp	r4, r5
 8004466:	bf88      	it	hi
 8004468:	2300      	movhi	r3, #0
 800446a:	3302      	adds	r3, #2
 800446c:	4403      	add	r3, r0
 800446e:	1a18      	subs	r0, r3, r0
 8004470:	b003      	add	sp, #12
 8004472:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004474:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004478:	f801 6f01 	strb.w	r6, [r1, #1]!
 800447c:	e7ed      	b.n	800445a <__exponent+0x44>
 800447e:	2330      	movs	r3, #48	@ 0x30
 8004480:	3130      	adds	r1, #48	@ 0x30
 8004482:	7083      	strb	r3, [r0, #2]
 8004484:	70c1      	strb	r1, [r0, #3]
 8004486:	1d03      	adds	r3, r0, #4
 8004488:	e7f1      	b.n	800446e <__exponent+0x58>
	...

0800448c <_printf_float>:
 800448c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004490:	b08d      	sub	sp, #52	@ 0x34
 8004492:	460c      	mov	r4, r1
 8004494:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004498:	4616      	mov	r6, r2
 800449a:	461f      	mov	r7, r3
 800449c:	4605      	mov	r5, r0
 800449e:	f000 fcef 	bl	8004e80 <_localeconv_r>
 80044a2:	6803      	ldr	r3, [r0, #0]
 80044a4:	9304      	str	r3, [sp, #16]
 80044a6:	4618      	mov	r0, r3
 80044a8:	f7fb fef2 	bl	8000290 <strlen>
 80044ac:	2300      	movs	r3, #0
 80044ae:	930a      	str	r3, [sp, #40]	@ 0x28
 80044b0:	f8d8 3000 	ldr.w	r3, [r8]
 80044b4:	9005      	str	r0, [sp, #20]
 80044b6:	3307      	adds	r3, #7
 80044b8:	f023 0307 	bic.w	r3, r3, #7
 80044bc:	f103 0208 	add.w	r2, r3, #8
 80044c0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80044c4:	f8d4 b000 	ldr.w	fp, [r4]
 80044c8:	f8c8 2000 	str.w	r2, [r8]
 80044cc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80044d0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80044d4:	9307      	str	r3, [sp, #28]
 80044d6:	f8cd 8018 	str.w	r8, [sp, #24]
 80044da:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80044de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80044e2:	4b9c      	ldr	r3, [pc, #624]	@ (8004754 <_printf_float+0x2c8>)
 80044e4:	f04f 32ff 	mov.w	r2, #4294967295
 80044e8:	f7fc fb30 	bl	8000b4c <__aeabi_dcmpun>
 80044ec:	bb70      	cbnz	r0, 800454c <_printf_float+0xc0>
 80044ee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80044f2:	4b98      	ldr	r3, [pc, #608]	@ (8004754 <_printf_float+0x2c8>)
 80044f4:	f04f 32ff 	mov.w	r2, #4294967295
 80044f8:	f7fc fb0a 	bl	8000b10 <__aeabi_dcmple>
 80044fc:	bb30      	cbnz	r0, 800454c <_printf_float+0xc0>
 80044fe:	2200      	movs	r2, #0
 8004500:	2300      	movs	r3, #0
 8004502:	4640      	mov	r0, r8
 8004504:	4649      	mov	r1, r9
 8004506:	f7fc faf9 	bl	8000afc <__aeabi_dcmplt>
 800450a:	b110      	cbz	r0, 8004512 <_printf_float+0x86>
 800450c:	232d      	movs	r3, #45	@ 0x2d
 800450e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004512:	4a91      	ldr	r2, [pc, #580]	@ (8004758 <_printf_float+0x2cc>)
 8004514:	4b91      	ldr	r3, [pc, #580]	@ (800475c <_printf_float+0x2d0>)
 8004516:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800451a:	bf8c      	ite	hi
 800451c:	4690      	movhi	r8, r2
 800451e:	4698      	movls	r8, r3
 8004520:	2303      	movs	r3, #3
 8004522:	6123      	str	r3, [r4, #16]
 8004524:	f02b 0304 	bic.w	r3, fp, #4
 8004528:	6023      	str	r3, [r4, #0]
 800452a:	f04f 0900 	mov.w	r9, #0
 800452e:	9700      	str	r7, [sp, #0]
 8004530:	4633      	mov	r3, r6
 8004532:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004534:	4621      	mov	r1, r4
 8004536:	4628      	mov	r0, r5
 8004538:	f000 f9d2 	bl	80048e0 <_printf_common>
 800453c:	3001      	adds	r0, #1
 800453e:	f040 808d 	bne.w	800465c <_printf_float+0x1d0>
 8004542:	f04f 30ff 	mov.w	r0, #4294967295
 8004546:	b00d      	add	sp, #52	@ 0x34
 8004548:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800454c:	4642      	mov	r2, r8
 800454e:	464b      	mov	r3, r9
 8004550:	4640      	mov	r0, r8
 8004552:	4649      	mov	r1, r9
 8004554:	f7fc fafa 	bl	8000b4c <__aeabi_dcmpun>
 8004558:	b140      	cbz	r0, 800456c <_printf_float+0xe0>
 800455a:	464b      	mov	r3, r9
 800455c:	2b00      	cmp	r3, #0
 800455e:	bfbc      	itt	lt
 8004560:	232d      	movlt	r3, #45	@ 0x2d
 8004562:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004566:	4a7e      	ldr	r2, [pc, #504]	@ (8004760 <_printf_float+0x2d4>)
 8004568:	4b7e      	ldr	r3, [pc, #504]	@ (8004764 <_printf_float+0x2d8>)
 800456a:	e7d4      	b.n	8004516 <_printf_float+0x8a>
 800456c:	6863      	ldr	r3, [r4, #4]
 800456e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8004572:	9206      	str	r2, [sp, #24]
 8004574:	1c5a      	adds	r2, r3, #1
 8004576:	d13b      	bne.n	80045f0 <_printf_float+0x164>
 8004578:	2306      	movs	r3, #6
 800457a:	6063      	str	r3, [r4, #4]
 800457c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8004580:	2300      	movs	r3, #0
 8004582:	6022      	str	r2, [r4, #0]
 8004584:	9303      	str	r3, [sp, #12]
 8004586:	ab0a      	add	r3, sp, #40	@ 0x28
 8004588:	e9cd a301 	strd	sl, r3, [sp, #4]
 800458c:	ab09      	add	r3, sp, #36	@ 0x24
 800458e:	9300      	str	r3, [sp, #0]
 8004590:	6861      	ldr	r1, [r4, #4]
 8004592:	ec49 8b10 	vmov	d0, r8, r9
 8004596:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800459a:	4628      	mov	r0, r5
 800459c:	f7ff fed6 	bl	800434c <__cvt>
 80045a0:	9b06      	ldr	r3, [sp, #24]
 80045a2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80045a4:	2b47      	cmp	r3, #71	@ 0x47
 80045a6:	4680      	mov	r8, r0
 80045a8:	d129      	bne.n	80045fe <_printf_float+0x172>
 80045aa:	1cc8      	adds	r0, r1, #3
 80045ac:	db02      	blt.n	80045b4 <_printf_float+0x128>
 80045ae:	6863      	ldr	r3, [r4, #4]
 80045b0:	4299      	cmp	r1, r3
 80045b2:	dd41      	ble.n	8004638 <_printf_float+0x1ac>
 80045b4:	f1aa 0a02 	sub.w	sl, sl, #2
 80045b8:	fa5f fa8a 	uxtb.w	sl, sl
 80045bc:	3901      	subs	r1, #1
 80045be:	4652      	mov	r2, sl
 80045c0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80045c4:	9109      	str	r1, [sp, #36]	@ 0x24
 80045c6:	f7ff ff26 	bl	8004416 <__exponent>
 80045ca:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80045cc:	1813      	adds	r3, r2, r0
 80045ce:	2a01      	cmp	r2, #1
 80045d0:	4681      	mov	r9, r0
 80045d2:	6123      	str	r3, [r4, #16]
 80045d4:	dc02      	bgt.n	80045dc <_printf_float+0x150>
 80045d6:	6822      	ldr	r2, [r4, #0]
 80045d8:	07d2      	lsls	r2, r2, #31
 80045da:	d501      	bpl.n	80045e0 <_printf_float+0x154>
 80045dc:	3301      	adds	r3, #1
 80045de:	6123      	str	r3, [r4, #16]
 80045e0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d0a2      	beq.n	800452e <_printf_float+0xa2>
 80045e8:	232d      	movs	r3, #45	@ 0x2d
 80045ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80045ee:	e79e      	b.n	800452e <_printf_float+0xa2>
 80045f0:	9a06      	ldr	r2, [sp, #24]
 80045f2:	2a47      	cmp	r2, #71	@ 0x47
 80045f4:	d1c2      	bne.n	800457c <_printf_float+0xf0>
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d1c0      	bne.n	800457c <_printf_float+0xf0>
 80045fa:	2301      	movs	r3, #1
 80045fc:	e7bd      	b.n	800457a <_printf_float+0xee>
 80045fe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004602:	d9db      	bls.n	80045bc <_printf_float+0x130>
 8004604:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004608:	d118      	bne.n	800463c <_printf_float+0x1b0>
 800460a:	2900      	cmp	r1, #0
 800460c:	6863      	ldr	r3, [r4, #4]
 800460e:	dd0b      	ble.n	8004628 <_printf_float+0x19c>
 8004610:	6121      	str	r1, [r4, #16]
 8004612:	b913      	cbnz	r3, 800461a <_printf_float+0x18e>
 8004614:	6822      	ldr	r2, [r4, #0]
 8004616:	07d0      	lsls	r0, r2, #31
 8004618:	d502      	bpl.n	8004620 <_printf_float+0x194>
 800461a:	3301      	adds	r3, #1
 800461c:	440b      	add	r3, r1
 800461e:	6123      	str	r3, [r4, #16]
 8004620:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004622:	f04f 0900 	mov.w	r9, #0
 8004626:	e7db      	b.n	80045e0 <_printf_float+0x154>
 8004628:	b913      	cbnz	r3, 8004630 <_printf_float+0x1a4>
 800462a:	6822      	ldr	r2, [r4, #0]
 800462c:	07d2      	lsls	r2, r2, #31
 800462e:	d501      	bpl.n	8004634 <_printf_float+0x1a8>
 8004630:	3302      	adds	r3, #2
 8004632:	e7f4      	b.n	800461e <_printf_float+0x192>
 8004634:	2301      	movs	r3, #1
 8004636:	e7f2      	b.n	800461e <_printf_float+0x192>
 8004638:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800463c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800463e:	4299      	cmp	r1, r3
 8004640:	db05      	blt.n	800464e <_printf_float+0x1c2>
 8004642:	6823      	ldr	r3, [r4, #0]
 8004644:	6121      	str	r1, [r4, #16]
 8004646:	07d8      	lsls	r0, r3, #31
 8004648:	d5ea      	bpl.n	8004620 <_printf_float+0x194>
 800464a:	1c4b      	adds	r3, r1, #1
 800464c:	e7e7      	b.n	800461e <_printf_float+0x192>
 800464e:	2900      	cmp	r1, #0
 8004650:	bfd4      	ite	le
 8004652:	f1c1 0202 	rsble	r2, r1, #2
 8004656:	2201      	movgt	r2, #1
 8004658:	4413      	add	r3, r2
 800465a:	e7e0      	b.n	800461e <_printf_float+0x192>
 800465c:	6823      	ldr	r3, [r4, #0]
 800465e:	055a      	lsls	r2, r3, #21
 8004660:	d407      	bmi.n	8004672 <_printf_float+0x1e6>
 8004662:	6923      	ldr	r3, [r4, #16]
 8004664:	4642      	mov	r2, r8
 8004666:	4631      	mov	r1, r6
 8004668:	4628      	mov	r0, r5
 800466a:	47b8      	blx	r7
 800466c:	3001      	adds	r0, #1
 800466e:	d12b      	bne.n	80046c8 <_printf_float+0x23c>
 8004670:	e767      	b.n	8004542 <_printf_float+0xb6>
 8004672:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004676:	f240 80dd 	bls.w	8004834 <_printf_float+0x3a8>
 800467a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800467e:	2200      	movs	r2, #0
 8004680:	2300      	movs	r3, #0
 8004682:	f7fc fa31 	bl	8000ae8 <__aeabi_dcmpeq>
 8004686:	2800      	cmp	r0, #0
 8004688:	d033      	beq.n	80046f2 <_printf_float+0x266>
 800468a:	4a37      	ldr	r2, [pc, #220]	@ (8004768 <_printf_float+0x2dc>)
 800468c:	2301      	movs	r3, #1
 800468e:	4631      	mov	r1, r6
 8004690:	4628      	mov	r0, r5
 8004692:	47b8      	blx	r7
 8004694:	3001      	adds	r0, #1
 8004696:	f43f af54 	beq.w	8004542 <_printf_float+0xb6>
 800469a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800469e:	4543      	cmp	r3, r8
 80046a0:	db02      	blt.n	80046a8 <_printf_float+0x21c>
 80046a2:	6823      	ldr	r3, [r4, #0]
 80046a4:	07d8      	lsls	r0, r3, #31
 80046a6:	d50f      	bpl.n	80046c8 <_printf_float+0x23c>
 80046a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80046ac:	4631      	mov	r1, r6
 80046ae:	4628      	mov	r0, r5
 80046b0:	47b8      	blx	r7
 80046b2:	3001      	adds	r0, #1
 80046b4:	f43f af45 	beq.w	8004542 <_printf_float+0xb6>
 80046b8:	f04f 0900 	mov.w	r9, #0
 80046bc:	f108 38ff 	add.w	r8, r8, #4294967295
 80046c0:	f104 0a1a 	add.w	sl, r4, #26
 80046c4:	45c8      	cmp	r8, r9
 80046c6:	dc09      	bgt.n	80046dc <_printf_float+0x250>
 80046c8:	6823      	ldr	r3, [r4, #0]
 80046ca:	079b      	lsls	r3, r3, #30
 80046cc:	f100 8103 	bmi.w	80048d6 <_printf_float+0x44a>
 80046d0:	68e0      	ldr	r0, [r4, #12]
 80046d2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80046d4:	4298      	cmp	r0, r3
 80046d6:	bfb8      	it	lt
 80046d8:	4618      	movlt	r0, r3
 80046da:	e734      	b.n	8004546 <_printf_float+0xba>
 80046dc:	2301      	movs	r3, #1
 80046de:	4652      	mov	r2, sl
 80046e0:	4631      	mov	r1, r6
 80046e2:	4628      	mov	r0, r5
 80046e4:	47b8      	blx	r7
 80046e6:	3001      	adds	r0, #1
 80046e8:	f43f af2b 	beq.w	8004542 <_printf_float+0xb6>
 80046ec:	f109 0901 	add.w	r9, r9, #1
 80046f0:	e7e8      	b.n	80046c4 <_printf_float+0x238>
 80046f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	dc39      	bgt.n	800476c <_printf_float+0x2e0>
 80046f8:	4a1b      	ldr	r2, [pc, #108]	@ (8004768 <_printf_float+0x2dc>)
 80046fa:	2301      	movs	r3, #1
 80046fc:	4631      	mov	r1, r6
 80046fe:	4628      	mov	r0, r5
 8004700:	47b8      	blx	r7
 8004702:	3001      	adds	r0, #1
 8004704:	f43f af1d 	beq.w	8004542 <_printf_float+0xb6>
 8004708:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800470c:	ea59 0303 	orrs.w	r3, r9, r3
 8004710:	d102      	bne.n	8004718 <_printf_float+0x28c>
 8004712:	6823      	ldr	r3, [r4, #0]
 8004714:	07d9      	lsls	r1, r3, #31
 8004716:	d5d7      	bpl.n	80046c8 <_printf_float+0x23c>
 8004718:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800471c:	4631      	mov	r1, r6
 800471e:	4628      	mov	r0, r5
 8004720:	47b8      	blx	r7
 8004722:	3001      	adds	r0, #1
 8004724:	f43f af0d 	beq.w	8004542 <_printf_float+0xb6>
 8004728:	f04f 0a00 	mov.w	sl, #0
 800472c:	f104 0b1a 	add.w	fp, r4, #26
 8004730:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004732:	425b      	negs	r3, r3
 8004734:	4553      	cmp	r3, sl
 8004736:	dc01      	bgt.n	800473c <_printf_float+0x2b0>
 8004738:	464b      	mov	r3, r9
 800473a:	e793      	b.n	8004664 <_printf_float+0x1d8>
 800473c:	2301      	movs	r3, #1
 800473e:	465a      	mov	r2, fp
 8004740:	4631      	mov	r1, r6
 8004742:	4628      	mov	r0, r5
 8004744:	47b8      	blx	r7
 8004746:	3001      	adds	r0, #1
 8004748:	f43f aefb 	beq.w	8004542 <_printf_float+0xb6>
 800474c:	f10a 0a01 	add.w	sl, sl, #1
 8004750:	e7ee      	b.n	8004730 <_printf_float+0x2a4>
 8004752:	bf00      	nop
 8004754:	7fefffff 	.word	0x7fefffff
 8004758:	080082d8 	.word	0x080082d8
 800475c:	080082d4 	.word	0x080082d4
 8004760:	080082e0 	.word	0x080082e0
 8004764:	080082dc 	.word	0x080082dc
 8004768:	080082e4 	.word	0x080082e4
 800476c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800476e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004772:	4553      	cmp	r3, sl
 8004774:	bfa8      	it	ge
 8004776:	4653      	movge	r3, sl
 8004778:	2b00      	cmp	r3, #0
 800477a:	4699      	mov	r9, r3
 800477c:	dc36      	bgt.n	80047ec <_printf_float+0x360>
 800477e:	f04f 0b00 	mov.w	fp, #0
 8004782:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004786:	f104 021a 	add.w	r2, r4, #26
 800478a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800478c:	9306      	str	r3, [sp, #24]
 800478e:	eba3 0309 	sub.w	r3, r3, r9
 8004792:	455b      	cmp	r3, fp
 8004794:	dc31      	bgt.n	80047fa <_printf_float+0x36e>
 8004796:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004798:	459a      	cmp	sl, r3
 800479a:	dc3a      	bgt.n	8004812 <_printf_float+0x386>
 800479c:	6823      	ldr	r3, [r4, #0]
 800479e:	07da      	lsls	r2, r3, #31
 80047a0:	d437      	bmi.n	8004812 <_printf_float+0x386>
 80047a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80047a4:	ebaa 0903 	sub.w	r9, sl, r3
 80047a8:	9b06      	ldr	r3, [sp, #24]
 80047aa:	ebaa 0303 	sub.w	r3, sl, r3
 80047ae:	4599      	cmp	r9, r3
 80047b0:	bfa8      	it	ge
 80047b2:	4699      	movge	r9, r3
 80047b4:	f1b9 0f00 	cmp.w	r9, #0
 80047b8:	dc33      	bgt.n	8004822 <_printf_float+0x396>
 80047ba:	f04f 0800 	mov.w	r8, #0
 80047be:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80047c2:	f104 0b1a 	add.w	fp, r4, #26
 80047c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80047c8:	ebaa 0303 	sub.w	r3, sl, r3
 80047cc:	eba3 0309 	sub.w	r3, r3, r9
 80047d0:	4543      	cmp	r3, r8
 80047d2:	f77f af79 	ble.w	80046c8 <_printf_float+0x23c>
 80047d6:	2301      	movs	r3, #1
 80047d8:	465a      	mov	r2, fp
 80047da:	4631      	mov	r1, r6
 80047dc:	4628      	mov	r0, r5
 80047de:	47b8      	blx	r7
 80047e0:	3001      	adds	r0, #1
 80047e2:	f43f aeae 	beq.w	8004542 <_printf_float+0xb6>
 80047e6:	f108 0801 	add.w	r8, r8, #1
 80047ea:	e7ec      	b.n	80047c6 <_printf_float+0x33a>
 80047ec:	4642      	mov	r2, r8
 80047ee:	4631      	mov	r1, r6
 80047f0:	4628      	mov	r0, r5
 80047f2:	47b8      	blx	r7
 80047f4:	3001      	adds	r0, #1
 80047f6:	d1c2      	bne.n	800477e <_printf_float+0x2f2>
 80047f8:	e6a3      	b.n	8004542 <_printf_float+0xb6>
 80047fa:	2301      	movs	r3, #1
 80047fc:	4631      	mov	r1, r6
 80047fe:	4628      	mov	r0, r5
 8004800:	9206      	str	r2, [sp, #24]
 8004802:	47b8      	blx	r7
 8004804:	3001      	adds	r0, #1
 8004806:	f43f ae9c 	beq.w	8004542 <_printf_float+0xb6>
 800480a:	9a06      	ldr	r2, [sp, #24]
 800480c:	f10b 0b01 	add.w	fp, fp, #1
 8004810:	e7bb      	b.n	800478a <_printf_float+0x2fe>
 8004812:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004816:	4631      	mov	r1, r6
 8004818:	4628      	mov	r0, r5
 800481a:	47b8      	blx	r7
 800481c:	3001      	adds	r0, #1
 800481e:	d1c0      	bne.n	80047a2 <_printf_float+0x316>
 8004820:	e68f      	b.n	8004542 <_printf_float+0xb6>
 8004822:	9a06      	ldr	r2, [sp, #24]
 8004824:	464b      	mov	r3, r9
 8004826:	4442      	add	r2, r8
 8004828:	4631      	mov	r1, r6
 800482a:	4628      	mov	r0, r5
 800482c:	47b8      	blx	r7
 800482e:	3001      	adds	r0, #1
 8004830:	d1c3      	bne.n	80047ba <_printf_float+0x32e>
 8004832:	e686      	b.n	8004542 <_printf_float+0xb6>
 8004834:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004838:	f1ba 0f01 	cmp.w	sl, #1
 800483c:	dc01      	bgt.n	8004842 <_printf_float+0x3b6>
 800483e:	07db      	lsls	r3, r3, #31
 8004840:	d536      	bpl.n	80048b0 <_printf_float+0x424>
 8004842:	2301      	movs	r3, #1
 8004844:	4642      	mov	r2, r8
 8004846:	4631      	mov	r1, r6
 8004848:	4628      	mov	r0, r5
 800484a:	47b8      	blx	r7
 800484c:	3001      	adds	r0, #1
 800484e:	f43f ae78 	beq.w	8004542 <_printf_float+0xb6>
 8004852:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004856:	4631      	mov	r1, r6
 8004858:	4628      	mov	r0, r5
 800485a:	47b8      	blx	r7
 800485c:	3001      	adds	r0, #1
 800485e:	f43f ae70 	beq.w	8004542 <_printf_float+0xb6>
 8004862:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004866:	2200      	movs	r2, #0
 8004868:	2300      	movs	r3, #0
 800486a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800486e:	f7fc f93b 	bl	8000ae8 <__aeabi_dcmpeq>
 8004872:	b9c0      	cbnz	r0, 80048a6 <_printf_float+0x41a>
 8004874:	4653      	mov	r3, sl
 8004876:	f108 0201 	add.w	r2, r8, #1
 800487a:	4631      	mov	r1, r6
 800487c:	4628      	mov	r0, r5
 800487e:	47b8      	blx	r7
 8004880:	3001      	adds	r0, #1
 8004882:	d10c      	bne.n	800489e <_printf_float+0x412>
 8004884:	e65d      	b.n	8004542 <_printf_float+0xb6>
 8004886:	2301      	movs	r3, #1
 8004888:	465a      	mov	r2, fp
 800488a:	4631      	mov	r1, r6
 800488c:	4628      	mov	r0, r5
 800488e:	47b8      	blx	r7
 8004890:	3001      	adds	r0, #1
 8004892:	f43f ae56 	beq.w	8004542 <_printf_float+0xb6>
 8004896:	f108 0801 	add.w	r8, r8, #1
 800489a:	45d0      	cmp	r8, sl
 800489c:	dbf3      	blt.n	8004886 <_printf_float+0x3fa>
 800489e:	464b      	mov	r3, r9
 80048a0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80048a4:	e6df      	b.n	8004666 <_printf_float+0x1da>
 80048a6:	f04f 0800 	mov.w	r8, #0
 80048aa:	f104 0b1a 	add.w	fp, r4, #26
 80048ae:	e7f4      	b.n	800489a <_printf_float+0x40e>
 80048b0:	2301      	movs	r3, #1
 80048b2:	4642      	mov	r2, r8
 80048b4:	e7e1      	b.n	800487a <_printf_float+0x3ee>
 80048b6:	2301      	movs	r3, #1
 80048b8:	464a      	mov	r2, r9
 80048ba:	4631      	mov	r1, r6
 80048bc:	4628      	mov	r0, r5
 80048be:	47b8      	blx	r7
 80048c0:	3001      	adds	r0, #1
 80048c2:	f43f ae3e 	beq.w	8004542 <_printf_float+0xb6>
 80048c6:	f108 0801 	add.w	r8, r8, #1
 80048ca:	68e3      	ldr	r3, [r4, #12]
 80048cc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80048ce:	1a5b      	subs	r3, r3, r1
 80048d0:	4543      	cmp	r3, r8
 80048d2:	dcf0      	bgt.n	80048b6 <_printf_float+0x42a>
 80048d4:	e6fc      	b.n	80046d0 <_printf_float+0x244>
 80048d6:	f04f 0800 	mov.w	r8, #0
 80048da:	f104 0919 	add.w	r9, r4, #25
 80048de:	e7f4      	b.n	80048ca <_printf_float+0x43e>

080048e0 <_printf_common>:
 80048e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80048e4:	4616      	mov	r6, r2
 80048e6:	4698      	mov	r8, r3
 80048e8:	688a      	ldr	r2, [r1, #8]
 80048ea:	690b      	ldr	r3, [r1, #16]
 80048ec:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80048f0:	4293      	cmp	r3, r2
 80048f2:	bfb8      	it	lt
 80048f4:	4613      	movlt	r3, r2
 80048f6:	6033      	str	r3, [r6, #0]
 80048f8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80048fc:	4607      	mov	r7, r0
 80048fe:	460c      	mov	r4, r1
 8004900:	b10a      	cbz	r2, 8004906 <_printf_common+0x26>
 8004902:	3301      	adds	r3, #1
 8004904:	6033      	str	r3, [r6, #0]
 8004906:	6823      	ldr	r3, [r4, #0]
 8004908:	0699      	lsls	r1, r3, #26
 800490a:	bf42      	ittt	mi
 800490c:	6833      	ldrmi	r3, [r6, #0]
 800490e:	3302      	addmi	r3, #2
 8004910:	6033      	strmi	r3, [r6, #0]
 8004912:	6825      	ldr	r5, [r4, #0]
 8004914:	f015 0506 	ands.w	r5, r5, #6
 8004918:	d106      	bne.n	8004928 <_printf_common+0x48>
 800491a:	f104 0a19 	add.w	sl, r4, #25
 800491e:	68e3      	ldr	r3, [r4, #12]
 8004920:	6832      	ldr	r2, [r6, #0]
 8004922:	1a9b      	subs	r3, r3, r2
 8004924:	42ab      	cmp	r3, r5
 8004926:	dc26      	bgt.n	8004976 <_printf_common+0x96>
 8004928:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800492c:	6822      	ldr	r2, [r4, #0]
 800492e:	3b00      	subs	r3, #0
 8004930:	bf18      	it	ne
 8004932:	2301      	movne	r3, #1
 8004934:	0692      	lsls	r2, r2, #26
 8004936:	d42b      	bmi.n	8004990 <_printf_common+0xb0>
 8004938:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800493c:	4641      	mov	r1, r8
 800493e:	4638      	mov	r0, r7
 8004940:	47c8      	blx	r9
 8004942:	3001      	adds	r0, #1
 8004944:	d01e      	beq.n	8004984 <_printf_common+0xa4>
 8004946:	6823      	ldr	r3, [r4, #0]
 8004948:	6922      	ldr	r2, [r4, #16]
 800494a:	f003 0306 	and.w	r3, r3, #6
 800494e:	2b04      	cmp	r3, #4
 8004950:	bf02      	ittt	eq
 8004952:	68e5      	ldreq	r5, [r4, #12]
 8004954:	6833      	ldreq	r3, [r6, #0]
 8004956:	1aed      	subeq	r5, r5, r3
 8004958:	68a3      	ldr	r3, [r4, #8]
 800495a:	bf0c      	ite	eq
 800495c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004960:	2500      	movne	r5, #0
 8004962:	4293      	cmp	r3, r2
 8004964:	bfc4      	itt	gt
 8004966:	1a9b      	subgt	r3, r3, r2
 8004968:	18ed      	addgt	r5, r5, r3
 800496a:	2600      	movs	r6, #0
 800496c:	341a      	adds	r4, #26
 800496e:	42b5      	cmp	r5, r6
 8004970:	d11a      	bne.n	80049a8 <_printf_common+0xc8>
 8004972:	2000      	movs	r0, #0
 8004974:	e008      	b.n	8004988 <_printf_common+0xa8>
 8004976:	2301      	movs	r3, #1
 8004978:	4652      	mov	r2, sl
 800497a:	4641      	mov	r1, r8
 800497c:	4638      	mov	r0, r7
 800497e:	47c8      	blx	r9
 8004980:	3001      	adds	r0, #1
 8004982:	d103      	bne.n	800498c <_printf_common+0xac>
 8004984:	f04f 30ff 	mov.w	r0, #4294967295
 8004988:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800498c:	3501      	adds	r5, #1
 800498e:	e7c6      	b.n	800491e <_printf_common+0x3e>
 8004990:	18e1      	adds	r1, r4, r3
 8004992:	1c5a      	adds	r2, r3, #1
 8004994:	2030      	movs	r0, #48	@ 0x30
 8004996:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800499a:	4422      	add	r2, r4
 800499c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80049a0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80049a4:	3302      	adds	r3, #2
 80049a6:	e7c7      	b.n	8004938 <_printf_common+0x58>
 80049a8:	2301      	movs	r3, #1
 80049aa:	4622      	mov	r2, r4
 80049ac:	4641      	mov	r1, r8
 80049ae:	4638      	mov	r0, r7
 80049b0:	47c8      	blx	r9
 80049b2:	3001      	adds	r0, #1
 80049b4:	d0e6      	beq.n	8004984 <_printf_common+0xa4>
 80049b6:	3601      	adds	r6, #1
 80049b8:	e7d9      	b.n	800496e <_printf_common+0x8e>
	...

080049bc <_printf_i>:
 80049bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80049c0:	7e0f      	ldrb	r7, [r1, #24]
 80049c2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80049c4:	2f78      	cmp	r7, #120	@ 0x78
 80049c6:	4691      	mov	r9, r2
 80049c8:	4680      	mov	r8, r0
 80049ca:	460c      	mov	r4, r1
 80049cc:	469a      	mov	sl, r3
 80049ce:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80049d2:	d807      	bhi.n	80049e4 <_printf_i+0x28>
 80049d4:	2f62      	cmp	r7, #98	@ 0x62
 80049d6:	d80a      	bhi.n	80049ee <_printf_i+0x32>
 80049d8:	2f00      	cmp	r7, #0
 80049da:	f000 80d1 	beq.w	8004b80 <_printf_i+0x1c4>
 80049de:	2f58      	cmp	r7, #88	@ 0x58
 80049e0:	f000 80b8 	beq.w	8004b54 <_printf_i+0x198>
 80049e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80049e8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80049ec:	e03a      	b.n	8004a64 <_printf_i+0xa8>
 80049ee:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80049f2:	2b15      	cmp	r3, #21
 80049f4:	d8f6      	bhi.n	80049e4 <_printf_i+0x28>
 80049f6:	a101      	add	r1, pc, #4	@ (adr r1, 80049fc <_printf_i+0x40>)
 80049f8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80049fc:	08004a55 	.word	0x08004a55
 8004a00:	08004a69 	.word	0x08004a69
 8004a04:	080049e5 	.word	0x080049e5
 8004a08:	080049e5 	.word	0x080049e5
 8004a0c:	080049e5 	.word	0x080049e5
 8004a10:	080049e5 	.word	0x080049e5
 8004a14:	08004a69 	.word	0x08004a69
 8004a18:	080049e5 	.word	0x080049e5
 8004a1c:	080049e5 	.word	0x080049e5
 8004a20:	080049e5 	.word	0x080049e5
 8004a24:	080049e5 	.word	0x080049e5
 8004a28:	08004b67 	.word	0x08004b67
 8004a2c:	08004a93 	.word	0x08004a93
 8004a30:	08004b21 	.word	0x08004b21
 8004a34:	080049e5 	.word	0x080049e5
 8004a38:	080049e5 	.word	0x080049e5
 8004a3c:	08004b89 	.word	0x08004b89
 8004a40:	080049e5 	.word	0x080049e5
 8004a44:	08004a93 	.word	0x08004a93
 8004a48:	080049e5 	.word	0x080049e5
 8004a4c:	080049e5 	.word	0x080049e5
 8004a50:	08004b29 	.word	0x08004b29
 8004a54:	6833      	ldr	r3, [r6, #0]
 8004a56:	1d1a      	adds	r2, r3, #4
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	6032      	str	r2, [r6, #0]
 8004a5c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004a60:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004a64:	2301      	movs	r3, #1
 8004a66:	e09c      	b.n	8004ba2 <_printf_i+0x1e6>
 8004a68:	6833      	ldr	r3, [r6, #0]
 8004a6a:	6820      	ldr	r0, [r4, #0]
 8004a6c:	1d19      	adds	r1, r3, #4
 8004a6e:	6031      	str	r1, [r6, #0]
 8004a70:	0606      	lsls	r6, r0, #24
 8004a72:	d501      	bpl.n	8004a78 <_printf_i+0xbc>
 8004a74:	681d      	ldr	r5, [r3, #0]
 8004a76:	e003      	b.n	8004a80 <_printf_i+0xc4>
 8004a78:	0645      	lsls	r5, r0, #25
 8004a7a:	d5fb      	bpl.n	8004a74 <_printf_i+0xb8>
 8004a7c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004a80:	2d00      	cmp	r5, #0
 8004a82:	da03      	bge.n	8004a8c <_printf_i+0xd0>
 8004a84:	232d      	movs	r3, #45	@ 0x2d
 8004a86:	426d      	negs	r5, r5
 8004a88:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004a8c:	4858      	ldr	r0, [pc, #352]	@ (8004bf0 <_printf_i+0x234>)
 8004a8e:	230a      	movs	r3, #10
 8004a90:	e011      	b.n	8004ab6 <_printf_i+0xfa>
 8004a92:	6821      	ldr	r1, [r4, #0]
 8004a94:	6833      	ldr	r3, [r6, #0]
 8004a96:	0608      	lsls	r0, r1, #24
 8004a98:	f853 5b04 	ldr.w	r5, [r3], #4
 8004a9c:	d402      	bmi.n	8004aa4 <_printf_i+0xe8>
 8004a9e:	0649      	lsls	r1, r1, #25
 8004aa0:	bf48      	it	mi
 8004aa2:	b2ad      	uxthmi	r5, r5
 8004aa4:	2f6f      	cmp	r7, #111	@ 0x6f
 8004aa6:	4852      	ldr	r0, [pc, #328]	@ (8004bf0 <_printf_i+0x234>)
 8004aa8:	6033      	str	r3, [r6, #0]
 8004aaa:	bf14      	ite	ne
 8004aac:	230a      	movne	r3, #10
 8004aae:	2308      	moveq	r3, #8
 8004ab0:	2100      	movs	r1, #0
 8004ab2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004ab6:	6866      	ldr	r6, [r4, #4]
 8004ab8:	60a6      	str	r6, [r4, #8]
 8004aba:	2e00      	cmp	r6, #0
 8004abc:	db05      	blt.n	8004aca <_printf_i+0x10e>
 8004abe:	6821      	ldr	r1, [r4, #0]
 8004ac0:	432e      	orrs	r6, r5
 8004ac2:	f021 0104 	bic.w	r1, r1, #4
 8004ac6:	6021      	str	r1, [r4, #0]
 8004ac8:	d04b      	beq.n	8004b62 <_printf_i+0x1a6>
 8004aca:	4616      	mov	r6, r2
 8004acc:	fbb5 f1f3 	udiv	r1, r5, r3
 8004ad0:	fb03 5711 	mls	r7, r3, r1, r5
 8004ad4:	5dc7      	ldrb	r7, [r0, r7]
 8004ad6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004ada:	462f      	mov	r7, r5
 8004adc:	42bb      	cmp	r3, r7
 8004ade:	460d      	mov	r5, r1
 8004ae0:	d9f4      	bls.n	8004acc <_printf_i+0x110>
 8004ae2:	2b08      	cmp	r3, #8
 8004ae4:	d10b      	bne.n	8004afe <_printf_i+0x142>
 8004ae6:	6823      	ldr	r3, [r4, #0]
 8004ae8:	07df      	lsls	r7, r3, #31
 8004aea:	d508      	bpl.n	8004afe <_printf_i+0x142>
 8004aec:	6923      	ldr	r3, [r4, #16]
 8004aee:	6861      	ldr	r1, [r4, #4]
 8004af0:	4299      	cmp	r1, r3
 8004af2:	bfde      	ittt	le
 8004af4:	2330      	movle	r3, #48	@ 0x30
 8004af6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004afa:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004afe:	1b92      	subs	r2, r2, r6
 8004b00:	6122      	str	r2, [r4, #16]
 8004b02:	f8cd a000 	str.w	sl, [sp]
 8004b06:	464b      	mov	r3, r9
 8004b08:	aa03      	add	r2, sp, #12
 8004b0a:	4621      	mov	r1, r4
 8004b0c:	4640      	mov	r0, r8
 8004b0e:	f7ff fee7 	bl	80048e0 <_printf_common>
 8004b12:	3001      	adds	r0, #1
 8004b14:	d14a      	bne.n	8004bac <_printf_i+0x1f0>
 8004b16:	f04f 30ff 	mov.w	r0, #4294967295
 8004b1a:	b004      	add	sp, #16
 8004b1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b20:	6823      	ldr	r3, [r4, #0]
 8004b22:	f043 0320 	orr.w	r3, r3, #32
 8004b26:	6023      	str	r3, [r4, #0]
 8004b28:	4832      	ldr	r0, [pc, #200]	@ (8004bf4 <_printf_i+0x238>)
 8004b2a:	2778      	movs	r7, #120	@ 0x78
 8004b2c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004b30:	6823      	ldr	r3, [r4, #0]
 8004b32:	6831      	ldr	r1, [r6, #0]
 8004b34:	061f      	lsls	r7, r3, #24
 8004b36:	f851 5b04 	ldr.w	r5, [r1], #4
 8004b3a:	d402      	bmi.n	8004b42 <_printf_i+0x186>
 8004b3c:	065f      	lsls	r7, r3, #25
 8004b3e:	bf48      	it	mi
 8004b40:	b2ad      	uxthmi	r5, r5
 8004b42:	6031      	str	r1, [r6, #0]
 8004b44:	07d9      	lsls	r1, r3, #31
 8004b46:	bf44      	itt	mi
 8004b48:	f043 0320 	orrmi.w	r3, r3, #32
 8004b4c:	6023      	strmi	r3, [r4, #0]
 8004b4e:	b11d      	cbz	r5, 8004b58 <_printf_i+0x19c>
 8004b50:	2310      	movs	r3, #16
 8004b52:	e7ad      	b.n	8004ab0 <_printf_i+0xf4>
 8004b54:	4826      	ldr	r0, [pc, #152]	@ (8004bf0 <_printf_i+0x234>)
 8004b56:	e7e9      	b.n	8004b2c <_printf_i+0x170>
 8004b58:	6823      	ldr	r3, [r4, #0]
 8004b5a:	f023 0320 	bic.w	r3, r3, #32
 8004b5e:	6023      	str	r3, [r4, #0]
 8004b60:	e7f6      	b.n	8004b50 <_printf_i+0x194>
 8004b62:	4616      	mov	r6, r2
 8004b64:	e7bd      	b.n	8004ae2 <_printf_i+0x126>
 8004b66:	6833      	ldr	r3, [r6, #0]
 8004b68:	6825      	ldr	r5, [r4, #0]
 8004b6a:	6961      	ldr	r1, [r4, #20]
 8004b6c:	1d18      	adds	r0, r3, #4
 8004b6e:	6030      	str	r0, [r6, #0]
 8004b70:	062e      	lsls	r6, r5, #24
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	d501      	bpl.n	8004b7a <_printf_i+0x1be>
 8004b76:	6019      	str	r1, [r3, #0]
 8004b78:	e002      	b.n	8004b80 <_printf_i+0x1c4>
 8004b7a:	0668      	lsls	r0, r5, #25
 8004b7c:	d5fb      	bpl.n	8004b76 <_printf_i+0x1ba>
 8004b7e:	8019      	strh	r1, [r3, #0]
 8004b80:	2300      	movs	r3, #0
 8004b82:	6123      	str	r3, [r4, #16]
 8004b84:	4616      	mov	r6, r2
 8004b86:	e7bc      	b.n	8004b02 <_printf_i+0x146>
 8004b88:	6833      	ldr	r3, [r6, #0]
 8004b8a:	1d1a      	adds	r2, r3, #4
 8004b8c:	6032      	str	r2, [r6, #0]
 8004b8e:	681e      	ldr	r6, [r3, #0]
 8004b90:	6862      	ldr	r2, [r4, #4]
 8004b92:	2100      	movs	r1, #0
 8004b94:	4630      	mov	r0, r6
 8004b96:	f7fb fb2b 	bl	80001f0 <memchr>
 8004b9a:	b108      	cbz	r0, 8004ba0 <_printf_i+0x1e4>
 8004b9c:	1b80      	subs	r0, r0, r6
 8004b9e:	6060      	str	r0, [r4, #4]
 8004ba0:	6863      	ldr	r3, [r4, #4]
 8004ba2:	6123      	str	r3, [r4, #16]
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004baa:	e7aa      	b.n	8004b02 <_printf_i+0x146>
 8004bac:	6923      	ldr	r3, [r4, #16]
 8004bae:	4632      	mov	r2, r6
 8004bb0:	4649      	mov	r1, r9
 8004bb2:	4640      	mov	r0, r8
 8004bb4:	47d0      	blx	sl
 8004bb6:	3001      	adds	r0, #1
 8004bb8:	d0ad      	beq.n	8004b16 <_printf_i+0x15a>
 8004bba:	6823      	ldr	r3, [r4, #0]
 8004bbc:	079b      	lsls	r3, r3, #30
 8004bbe:	d413      	bmi.n	8004be8 <_printf_i+0x22c>
 8004bc0:	68e0      	ldr	r0, [r4, #12]
 8004bc2:	9b03      	ldr	r3, [sp, #12]
 8004bc4:	4298      	cmp	r0, r3
 8004bc6:	bfb8      	it	lt
 8004bc8:	4618      	movlt	r0, r3
 8004bca:	e7a6      	b.n	8004b1a <_printf_i+0x15e>
 8004bcc:	2301      	movs	r3, #1
 8004bce:	4632      	mov	r2, r6
 8004bd0:	4649      	mov	r1, r9
 8004bd2:	4640      	mov	r0, r8
 8004bd4:	47d0      	blx	sl
 8004bd6:	3001      	adds	r0, #1
 8004bd8:	d09d      	beq.n	8004b16 <_printf_i+0x15a>
 8004bda:	3501      	adds	r5, #1
 8004bdc:	68e3      	ldr	r3, [r4, #12]
 8004bde:	9903      	ldr	r1, [sp, #12]
 8004be0:	1a5b      	subs	r3, r3, r1
 8004be2:	42ab      	cmp	r3, r5
 8004be4:	dcf2      	bgt.n	8004bcc <_printf_i+0x210>
 8004be6:	e7eb      	b.n	8004bc0 <_printf_i+0x204>
 8004be8:	2500      	movs	r5, #0
 8004bea:	f104 0619 	add.w	r6, r4, #25
 8004bee:	e7f5      	b.n	8004bdc <_printf_i+0x220>
 8004bf0:	080082e6 	.word	0x080082e6
 8004bf4:	080082f7 	.word	0x080082f7

08004bf8 <std>:
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	b510      	push	{r4, lr}
 8004bfc:	4604      	mov	r4, r0
 8004bfe:	e9c0 3300 	strd	r3, r3, [r0]
 8004c02:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004c06:	6083      	str	r3, [r0, #8]
 8004c08:	8181      	strh	r1, [r0, #12]
 8004c0a:	6643      	str	r3, [r0, #100]	@ 0x64
 8004c0c:	81c2      	strh	r2, [r0, #14]
 8004c0e:	6183      	str	r3, [r0, #24]
 8004c10:	4619      	mov	r1, r3
 8004c12:	2208      	movs	r2, #8
 8004c14:	305c      	adds	r0, #92	@ 0x5c
 8004c16:	f000 f92a 	bl	8004e6e <memset>
 8004c1a:	4b0d      	ldr	r3, [pc, #52]	@ (8004c50 <std+0x58>)
 8004c1c:	6263      	str	r3, [r4, #36]	@ 0x24
 8004c1e:	4b0d      	ldr	r3, [pc, #52]	@ (8004c54 <std+0x5c>)
 8004c20:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004c22:	4b0d      	ldr	r3, [pc, #52]	@ (8004c58 <std+0x60>)
 8004c24:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004c26:	4b0d      	ldr	r3, [pc, #52]	@ (8004c5c <std+0x64>)
 8004c28:	6323      	str	r3, [r4, #48]	@ 0x30
 8004c2a:	4b0d      	ldr	r3, [pc, #52]	@ (8004c60 <std+0x68>)
 8004c2c:	6224      	str	r4, [r4, #32]
 8004c2e:	429c      	cmp	r4, r3
 8004c30:	d006      	beq.n	8004c40 <std+0x48>
 8004c32:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004c36:	4294      	cmp	r4, r2
 8004c38:	d002      	beq.n	8004c40 <std+0x48>
 8004c3a:	33d0      	adds	r3, #208	@ 0xd0
 8004c3c:	429c      	cmp	r4, r3
 8004c3e:	d105      	bne.n	8004c4c <std+0x54>
 8004c40:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004c44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c48:	f000 b98e 	b.w	8004f68 <__retarget_lock_init_recursive>
 8004c4c:	bd10      	pop	{r4, pc}
 8004c4e:	bf00      	nop
 8004c50:	08004de9 	.word	0x08004de9
 8004c54:	08004e0b 	.word	0x08004e0b
 8004c58:	08004e43 	.word	0x08004e43
 8004c5c:	08004e67 	.word	0x08004e67
 8004c60:	2002f164 	.word	0x2002f164

08004c64 <stdio_exit_handler>:
 8004c64:	4a02      	ldr	r2, [pc, #8]	@ (8004c70 <stdio_exit_handler+0xc>)
 8004c66:	4903      	ldr	r1, [pc, #12]	@ (8004c74 <stdio_exit_handler+0x10>)
 8004c68:	4803      	ldr	r0, [pc, #12]	@ (8004c78 <stdio_exit_handler+0x14>)
 8004c6a:	f000 b869 	b.w	8004d40 <_fwalk_sglue>
 8004c6e:	bf00      	nop
 8004c70:	2000001c 	.word	0x2000001c
 8004c74:	080068ed 	.word	0x080068ed
 8004c78:	2000002c 	.word	0x2000002c

08004c7c <cleanup_stdio>:
 8004c7c:	6841      	ldr	r1, [r0, #4]
 8004c7e:	4b0c      	ldr	r3, [pc, #48]	@ (8004cb0 <cleanup_stdio+0x34>)
 8004c80:	4299      	cmp	r1, r3
 8004c82:	b510      	push	{r4, lr}
 8004c84:	4604      	mov	r4, r0
 8004c86:	d001      	beq.n	8004c8c <cleanup_stdio+0x10>
 8004c88:	f001 fe30 	bl	80068ec <_fflush_r>
 8004c8c:	68a1      	ldr	r1, [r4, #8]
 8004c8e:	4b09      	ldr	r3, [pc, #36]	@ (8004cb4 <cleanup_stdio+0x38>)
 8004c90:	4299      	cmp	r1, r3
 8004c92:	d002      	beq.n	8004c9a <cleanup_stdio+0x1e>
 8004c94:	4620      	mov	r0, r4
 8004c96:	f001 fe29 	bl	80068ec <_fflush_r>
 8004c9a:	68e1      	ldr	r1, [r4, #12]
 8004c9c:	4b06      	ldr	r3, [pc, #24]	@ (8004cb8 <cleanup_stdio+0x3c>)
 8004c9e:	4299      	cmp	r1, r3
 8004ca0:	d004      	beq.n	8004cac <cleanup_stdio+0x30>
 8004ca2:	4620      	mov	r0, r4
 8004ca4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ca8:	f001 be20 	b.w	80068ec <_fflush_r>
 8004cac:	bd10      	pop	{r4, pc}
 8004cae:	bf00      	nop
 8004cb0:	2002f164 	.word	0x2002f164
 8004cb4:	2002f1cc 	.word	0x2002f1cc
 8004cb8:	2002f234 	.word	0x2002f234

08004cbc <global_stdio_init.part.0>:
 8004cbc:	b510      	push	{r4, lr}
 8004cbe:	4b0b      	ldr	r3, [pc, #44]	@ (8004cec <global_stdio_init.part.0+0x30>)
 8004cc0:	4c0b      	ldr	r4, [pc, #44]	@ (8004cf0 <global_stdio_init.part.0+0x34>)
 8004cc2:	4a0c      	ldr	r2, [pc, #48]	@ (8004cf4 <global_stdio_init.part.0+0x38>)
 8004cc4:	601a      	str	r2, [r3, #0]
 8004cc6:	4620      	mov	r0, r4
 8004cc8:	2200      	movs	r2, #0
 8004cca:	2104      	movs	r1, #4
 8004ccc:	f7ff ff94 	bl	8004bf8 <std>
 8004cd0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004cd4:	2201      	movs	r2, #1
 8004cd6:	2109      	movs	r1, #9
 8004cd8:	f7ff ff8e 	bl	8004bf8 <std>
 8004cdc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004ce0:	2202      	movs	r2, #2
 8004ce2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ce6:	2112      	movs	r1, #18
 8004ce8:	f7ff bf86 	b.w	8004bf8 <std>
 8004cec:	2002f29c 	.word	0x2002f29c
 8004cf0:	2002f164 	.word	0x2002f164
 8004cf4:	08004c65 	.word	0x08004c65

08004cf8 <__sfp_lock_acquire>:
 8004cf8:	4801      	ldr	r0, [pc, #4]	@ (8004d00 <__sfp_lock_acquire+0x8>)
 8004cfa:	f000 b936 	b.w	8004f6a <__retarget_lock_acquire_recursive>
 8004cfe:	bf00      	nop
 8004d00:	2002f2a5 	.word	0x2002f2a5

08004d04 <__sfp_lock_release>:
 8004d04:	4801      	ldr	r0, [pc, #4]	@ (8004d0c <__sfp_lock_release+0x8>)
 8004d06:	f000 b931 	b.w	8004f6c <__retarget_lock_release_recursive>
 8004d0a:	bf00      	nop
 8004d0c:	2002f2a5 	.word	0x2002f2a5

08004d10 <__sinit>:
 8004d10:	b510      	push	{r4, lr}
 8004d12:	4604      	mov	r4, r0
 8004d14:	f7ff fff0 	bl	8004cf8 <__sfp_lock_acquire>
 8004d18:	6a23      	ldr	r3, [r4, #32]
 8004d1a:	b11b      	cbz	r3, 8004d24 <__sinit+0x14>
 8004d1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d20:	f7ff bff0 	b.w	8004d04 <__sfp_lock_release>
 8004d24:	4b04      	ldr	r3, [pc, #16]	@ (8004d38 <__sinit+0x28>)
 8004d26:	6223      	str	r3, [r4, #32]
 8004d28:	4b04      	ldr	r3, [pc, #16]	@ (8004d3c <__sinit+0x2c>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d1f5      	bne.n	8004d1c <__sinit+0xc>
 8004d30:	f7ff ffc4 	bl	8004cbc <global_stdio_init.part.0>
 8004d34:	e7f2      	b.n	8004d1c <__sinit+0xc>
 8004d36:	bf00      	nop
 8004d38:	08004c7d 	.word	0x08004c7d
 8004d3c:	2002f29c 	.word	0x2002f29c

08004d40 <_fwalk_sglue>:
 8004d40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004d44:	4607      	mov	r7, r0
 8004d46:	4688      	mov	r8, r1
 8004d48:	4614      	mov	r4, r2
 8004d4a:	2600      	movs	r6, #0
 8004d4c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004d50:	f1b9 0901 	subs.w	r9, r9, #1
 8004d54:	d505      	bpl.n	8004d62 <_fwalk_sglue+0x22>
 8004d56:	6824      	ldr	r4, [r4, #0]
 8004d58:	2c00      	cmp	r4, #0
 8004d5a:	d1f7      	bne.n	8004d4c <_fwalk_sglue+0xc>
 8004d5c:	4630      	mov	r0, r6
 8004d5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004d62:	89ab      	ldrh	r3, [r5, #12]
 8004d64:	2b01      	cmp	r3, #1
 8004d66:	d907      	bls.n	8004d78 <_fwalk_sglue+0x38>
 8004d68:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004d6c:	3301      	adds	r3, #1
 8004d6e:	d003      	beq.n	8004d78 <_fwalk_sglue+0x38>
 8004d70:	4629      	mov	r1, r5
 8004d72:	4638      	mov	r0, r7
 8004d74:	47c0      	blx	r8
 8004d76:	4306      	orrs	r6, r0
 8004d78:	3568      	adds	r5, #104	@ 0x68
 8004d7a:	e7e9      	b.n	8004d50 <_fwalk_sglue+0x10>

08004d7c <sniprintf>:
 8004d7c:	b40c      	push	{r2, r3}
 8004d7e:	b530      	push	{r4, r5, lr}
 8004d80:	4b18      	ldr	r3, [pc, #96]	@ (8004de4 <sniprintf+0x68>)
 8004d82:	1e0c      	subs	r4, r1, #0
 8004d84:	681d      	ldr	r5, [r3, #0]
 8004d86:	b09d      	sub	sp, #116	@ 0x74
 8004d88:	da08      	bge.n	8004d9c <sniprintf+0x20>
 8004d8a:	238b      	movs	r3, #139	@ 0x8b
 8004d8c:	602b      	str	r3, [r5, #0]
 8004d8e:	f04f 30ff 	mov.w	r0, #4294967295
 8004d92:	b01d      	add	sp, #116	@ 0x74
 8004d94:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004d98:	b002      	add	sp, #8
 8004d9a:	4770      	bx	lr
 8004d9c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8004da0:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004da4:	f04f 0300 	mov.w	r3, #0
 8004da8:	931b      	str	r3, [sp, #108]	@ 0x6c
 8004daa:	bf14      	ite	ne
 8004dac:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004db0:	4623      	moveq	r3, r4
 8004db2:	9304      	str	r3, [sp, #16]
 8004db4:	9307      	str	r3, [sp, #28]
 8004db6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004dba:	9002      	str	r0, [sp, #8]
 8004dbc:	9006      	str	r0, [sp, #24]
 8004dbe:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004dc2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004dc4:	ab21      	add	r3, sp, #132	@ 0x84
 8004dc6:	a902      	add	r1, sp, #8
 8004dc8:	4628      	mov	r0, r5
 8004dca:	9301      	str	r3, [sp, #4]
 8004dcc:	f001 fc0e 	bl	80065ec <_svfiprintf_r>
 8004dd0:	1c43      	adds	r3, r0, #1
 8004dd2:	bfbc      	itt	lt
 8004dd4:	238b      	movlt	r3, #139	@ 0x8b
 8004dd6:	602b      	strlt	r3, [r5, #0]
 8004dd8:	2c00      	cmp	r4, #0
 8004dda:	d0da      	beq.n	8004d92 <sniprintf+0x16>
 8004ddc:	9b02      	ldr	r3, [sp, #8]
 8004dde:	2200      	movs	r2, #0
 8004de0:	701a      	strb	r2, [r3, #0]
 8004de2:	e7d6      	b.n	8004d92 <sniprintf+0x16>
 8004de4:	20000028 	.word	0x20000028

08004de8 <__sread>:
 8004de8:	b510      	push	{r4, lr}
 8004dea:	460c      	mov	r4, r1
 8004dec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004df0:	f000 f86c 	bl	8004ecc <_read_r>
 8004df4:	2800      	cmp	r0, #0
 8004df6:	bfab      	itete	ge
 8004df8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004dfa:	89a3      	ldrhlt	r3, [r4, #12]
 8004dfc:	181b      	addge	r3, r3, r0
 8004dfe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004e02:	bfac      	ite	ge
 8004e04:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004e06:	81a3      	strhlt	r3, [r4, #12]
 8004e08:	bd10      	pop	{r4, pc}

08004e0a <__swrite>:
 8004e0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e0e:	461f      	mov	r7, r3
 8004e10:	898b      	ldrh	r3, [r1, #12]
 8004e12:	05db      	lsls	r3, r3, #23
 8004e14:	4605      	mov	r5, r0
 8004e16:	460c      	mov	r4, r1
 8004e18:	4616      	mov	r6, r2
 8004e1a:	d505      	bpl.n	8004e28 <__swrite+0x1e>
 8004e1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e20:	2302      	movs	r3, #2
 8004e22:	2200      	movs	r2, #0
 8004e24:	f000 f840 	bl	8004ea8 <_lseek_r>
 8004e28:	89a3      	ldrh	r3, [r4, #12]
 8004e2a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004e2e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004e32:	81a3      	strh	r3, [r4, #12]
 8004e34:	4632      	mov	r2, r6
 8004e36:	463b      	mov	r3, r7
 8004e38:	4628      	mov	r0, r5
 8004e3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004e3e:	f000 b857 	b.w	8004ef0 <_write_r>

08004e42 <__sseek>:
 8004e42:	b510      	push	{r4, lr}
 8004e44:	460c      	mov	r4, r1
 8004e46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e4a:	f000 f82d 	bl	8004ea8 <_lseek_r>
 8004e4e:	1c43      	adds	r3, r0, #1
 8004e50:	89a3      	ldrh	r3, [r4, #12]
 8004e52:	bf15      	itete	ne
 8004e54:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004e56:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004e5a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004e5e:	81a3      	strheq	r3, [r4, #12]
 8004e60:	bf18      	it	ne
 8004e62:	81a3      	strhne	r3, [r4, #12]
 8004e64:	bd10      	pop	{r4, pc}

08004e66 <__sclose>:
 8004e66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e6a:	f000 b80d 	b.w	8004e88 <_close_r>

08004e6e <memset>:
 8004e6e:	4402      	add	r2, r0
 8004e70:	4603      	mov	r3, r0
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d100      	bne.n	8004e78 <memset+0xa>
 8004e76:	4770      	bx	lr
 8004e78:	f803 1b01 	strb.w	r1, [r3], #1
 8004e7c:	e7f9      	b.n	8004e72 <memset+0x4>
	...

08004e80 <_localeconv_r>:
 8004e80:	4800      	ldr	r0, [pc, #0]	@ (8004e84 <_localeconv_r+0x4>)
 8004e82:	4770      	bx	lr
 8004e84:	20000168 	.word	0x20000168

08004e88 <_close_r>:
 8004e88:	b538      	push	{r3, r4, r5, lr}
 8004e8a:	4d06      	ldr	r5, [pc, #24]	@ (8004ea4 <_close_r+0x1c>)
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	4604      	mov	r4, r0
 8004e90:	4608      	mov	r0, r1
 8004e92:	602b      	str	r3, [r5, #0]
 8004e94:	f7fd fce3 	bl	800285e <_close>
 8004e98:	1c43      	adds	r3, r0, #1
 8004e9a:	d102      	bne.n	8004ea2 <_close_r+0x1a>
 8004e9c:	682b      	ldr	r3, [r5, #0]
 8004e9e:	b103      	cbz	r3, 8004ea2 <_close_r+0x1a>
 8004ea0:	6023      	str	r3, [r4, #0]
 8004ea2:	bd38      	pop	{r3, r4, r5, pc}
 8004ea4:	2002f2a0 	.word	0x2002f2a0

08004ea8 <_lseek_r>:
 8004ea8:	b538      	push	{r3, r4, r5, lr}
 8004eaa:	4d07      	ldr	r5, [pc, #28]	@ (8004ec8 <_lseek_r+0x20>)
 8004eac:	4604      	mov	r4, r0
 8004eae:	4608      	mov	r0, r1
 8004eb0:	4611      	mov	r1, r2
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	602a      	str	r2, [r5, #0]
 8004eb6:	461a      	mov	r2, r3
 8004eb8:	f7fd fcf8 	bl	80028ac <_lseek>
 8004ebc:	1c43      	adds	r3, r0, #1
 8004ebe:	d102      	bne.n	8004ec6 <_lseek_r+0x1e>
 8004ec0:	682b      	ldr	r3, [r5, #0]
 8004ec2:	b103      	cbz	r3, 8004ec6 <_lseek_r+0x1e>
 8004ec4:	6023      	str	r3, [r4, #0]
 8004ec6:	bd38      	pop	{r3, r4, r5, pc}
 8004ec8:	2002f2a0 	.word	0x2002f2a0

08004ecc <_read_r>:
 8004ecc:	b538      	push	{r3, r4, r5, lr}
 8004ece:	4d07      	ldr	r5, [pc, #28]	@ (8004eec <_read_r+0x20>)
 8004ed0:	4604      	mov	r4, r0
 8004ed2:	4608      	mov	r0, r1
 8004ed4:	4611      	mov	r1, r2
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	602a      	str	r2, [r5, #0]
 8004eda:	461a      	mov	r2, r3
 8004edc:	f7fd fc86 	bl	80027ec <_read>
 8004ee0:	1c43      	adds	r3, r0, #1
 8004ee2:	d102      	bne.n	8004eea <_read_r+0x1e>
 8004ee4:	682b      	ldr	r3, [r5, #0]
 8004ee6:	b103      	cbz	r3, 8004eea <_read_r+0x1e>
 8004ee8:	6023      	str	r3, [r4, #0]
 8004eea:	bd38      	pop	{r3, r4, r5, pc}
 8004eec:	2002f2a0 	.word	0x2002f2a0

08004ef0 <_write_r>:
 8004ef0:	b538      	push	{r3, r4, r5, lr}
 8004ef2:	4d07      	ldr	r5, [pc, #28]	@ (8004f10 <_write_r+0x20>)
 8004ef4:	4604      	mov	r4, r0
 8004ef6:	4608      	mov	r0, r1
 8004ef8:	4611      	mov	r1, r2
 8004efa:	2200      	movs	r2, #0
 8004efc:	602a      	str	r2, [r5, #0]
 8004efe:	461a      	mov	r2, r3
 8004f00:	f7fd fc91 	bl	8002826 <_write>
 8004f04:	1c43      	adds	r3, r0, #1
 8004f06:	d102      	bne.n	8004f0e <_write_r+0x1e>
 8004f08:	682b      	ldr	r3, [r5, #0]
 8004f0a:	b103      	cbz	r3, 8004f0e <_write_r+0x1e>
 8004f0c:	6023      	str	r3, [r4, #0]
 8004f0e:	bd38      	pop	{r3, r4, r5, pc}
 8004f10:	2002f2a0 	.word	0x2002f2a0

08004f14 <__errno>:
 8004f14:	4b01      	ldr	r3, [pc, #4]	@ (8004f1c <__errno+0x8>)
 8004f16:	6818      	ldr	r0, [r3, #0]
 8004f18:	4770      	bx	lr
 8004f1a:	bf00      	nop
 8004f1c:	20000028 	.word	0x20000028

08004f20 <__libc_init_array>:
 8004f20:	b570      	push	{r4, r5, r6, lr}
 8004f22:	4d0d      	ldr	r5, [pc, #52]	@ (8004f58 <__libc_init_array+0x38>)
 8004f24:	4c0d      	ldr	r4, [pc, #52]	@ (8004f5c <__libc_init_array+0x3c>)
 8004f26:	1b64      	subs	r4, r4, r5
 8004f28:	10a4      	asrs	r4, r4, #2
 8004f2a:	2600      	movs	r6, #0
 8004f2c:	42a6      	cmp	r6, r4
 8004f2e:	d109      	bne.n	8004f44 <__libc_init_array+0x24>
 8004f30:	4d0b      	ldr	r5, [pc, #44]	@ (8004f60 <__libc_init_array+0x40>)
 8004f32:	4c0c      	ldr	r4, [pc, #48]	@ (8004f64 <__libc_init_array+0x44>)
 8004f34:	f003 f994 	bl	8008260 <_init>
 8004f38:	1b64      	subs	r4, r4, r5
 8004f3a:	10a4      	asrs	r4, r4, #2
 8004f3c:	2600      	movs	r6, #0
 8004f3e:	42a6      	cmp	r6, r4
 8004f40:	d105      	bne.n	8004f4e <__libc_init_array+0x2e>
 8004f42:	bd70      	pop	{r4, r5, r6, pc}
 8004f44:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f48:	4798      	blx	r3
 8004f4a:	3601      	adds	r6, #1
 8004f4c:	e7ee      	b.n	8004f2c <__libc_init_array+0xc>
 8004f4e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f52:	4798      	blx	r3
 8004f54:	3601      	adds	r6, #1
 8004f56:	e7f2      	b.n	8004f3e <__libc_init_array+0x1e>
 8004f58:	08008840 	.word	0x08008840
 8004f5c:	08008840 	.word	0x08008840
 8004f60:	08008840 	.word	0x08008840
 8004f64:	08008844 	.word	0x08008844

08004f68 <__retarget_lock_init_recursive>:
 8004f68:	4770      	bx	lr

08004f6a <__retarget_lock_acquire_recursive>:
 8004f6a:	4770      	bx	lr

08004f6c <__retarget_lock_release_recursive>:
 8004f6c:	4770      	bx	lr

08004f6e <memcpy>:
 8004f6e:	440a      	add	r2, r1
 8004f70:	4291      	cmp	r1, r2
 8004f72:	f100 33ff 	add.w	r3, r0, #4294967295
 8004f76:	d100      	bne.n	8004f7a <memcpy+0xc>
 8004f78:	4770      	bx	lr
 8004f7a:	b510      	push	{r4, lr}
 8004f7c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004f80:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004f84:	4291      	cmp	r1, r2
 8004f86:	d1f9      	bne.n	8004f7c <memcpy+0xe>
 8004f88:	bd10      	pop	{r4, pc}

08004f8a <quorem>:
 8004f8a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f8e:	6903      	ldr	r3, [r0, #16]
 8004f90:	690c      	ldr	r4, [r1, #16]
 8004f92:	42a3      	cmp	r3, r4
 8004f94:	4607      	mov	r7, r0
 8004f96:	db7e      	blt.n	8005096 <quorem+0x10c>
 8004f98:	3c01      	subs	r4, #1
 8004f9a:	f101 0814 	add.w	r8, r1, #20
 8004f9e:	00a3      	lsls	r3, r4, #2
 8004fa0:	f100 0514 	add.w	r5, r0, #20
 8004fa4:	9300      	str	r3, [sp, #0]
 8004fa6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004faa:	9301      	str	r3, [sp, #4]
 8004fac:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004fb0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004fb4:	3301      	adds	r3, #1
 8004fb6:	429a      	cmp	r2, r3
 8004fb8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004fbc:	fbb2 f6f3 	udiv	r6, r2, r3
 8004fc0:	d32e      	bcc.n	8005020 <quorem+0x96>
 8004fc2:	f04f 0a00 	mov.w	sl, #0
 8004fc6:	46c4      	mov	ip, r8
 8004fc8:	46ae      	mov	lr, r5
 8004fca:	46d3      	mov	fp, sl
 8004fcc:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004fd0:	b298      	uxth	r0, r3
 8004fd2:	fb06 a000 	mla	r0, r6, r0, sl
 8004fd6:	0c02      	lsrs	r2, r0, #16
 8004fd8:	0c1b      	lsrs	r3, r3, #16
 8004fda:	fb06 2303 	mla	r3, r6, r3, r2
 8004fde:	f8de 2000 	ldr.w	r2, [lr]
 8004fe2:	b280      	uxth	r0, r0
 8004fe4:	b292      	uxth	r2, r2
 8004fe6:	1a12      	subs	r2, r2, r0
 8004fe8:	445a      	add	r2, fp
 8004fea:	f8de 0000 	ldr.w	r0, [lr]
 8004fee:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004ff2:	b29b      	uxth	r3, r3
 8004ff4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004ff8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004ffc:	b292      	uxth	r2, r2
 8004ffe:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005002:	45e1      	cmp	r9, ip
 8005004:	f84e 2b04 	str.w	r2, [lr], #4
 8005008:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800500c:	d2de      	bcs.n	8004fcc <quorem+0x42>
 800500e:	9b00      	ldr	r3, [sp, #0]
 8005010:	58eb      	ldr	r3, [r5, r3]
 8005012:	b92b      	cbnz	r3, 8005020 <quorem+0x96>
 8005014:	9b01      	ldr	r3, [sp, #4]
 8005016:	3b04      	subs	r3, #4
 8005018:	429d      	cmp	r5, r3
 800501a:	461a      	mov	r2, r3
 800501c:	d32f      	bcc.n	800507e <quorem+0xf4>
 800501e:	613c      	str	r4, [r7, #16]
 8005020:	4638      	mov	r0, r7
 8005022:	f001 f97f 	bl	8006324 <__mcmp>
 8005026:	2800      	cmp	r0, #0
 8005028:	db25      	blt.n	8005076 <quorem+0xec>
 800502a:	4629      	mov	r1, r5
 800502c:	2000      	movs	r0, #0
 800502e:	f858 2b04 	ldr.w	r2, [r8], #4
 8005032:	f8d1 c000 	ldr.w	ip, [r1]
 8005036:	fa1f fe82 	uxth.w	lr, r2
 800503a:	fa1f f38c 	uxth.w	r3, ip
 800503e:	eba3 030e 	sub.w	r3, r3, lr
 8005042:	4403      	add	r3, r0
 8005044:	0c12      	lsrs	r2, r2, #16
 8005046:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800504a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800504e:	b29b      	uxth	r3, r3
 8005050:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005054:	45c1      	cmp	r9, r8
 8005056:	f841 3b04 	str.w	r3, [r1], #4
 800505a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800505e:	d2e6      	bcs.n	800502e <quorem+0xa4>
 8005060:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005064:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005068:	b922      	cbnz	r2, 8005074 <quorem+0xea>
 800506a:	3b04      	subs	r3, #4
 800506c:	429d      	cmp	r5, r3
 800506e:	461a      	mov	r2, r3
 8005070:	d30b      	bcc.n	800508a <quorem+0x100>
 8005072:	613c      	str	r4, [r7, #16]
 8005074:	3601      	adds	r6, #1
 8005076:	4630      	mov	r0, r6
 8005078:	b003      	add	sp, #12
 800507a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800507e:	6812      	ldr	r2, [r2, #0]
 8005080:	3b04      	subs	r3, #4
 8005082:	2a00      	cmp	r2, #0
 8005084:	d1cb      	bne.n	800501e <quorem+0x94>
 8005086:	3c01      	subs	r4, #1
 8005088:	e7c6      	b.n	8005018 <quorem+0x8e>
 800508a:	6812      	ldr	r2, [r2, #0]
 800508c:	3b04      	subs	r3, #4
 800508e:	2a00      	cmp	r2, #0
 8005090:	d1ef      	bne.n	8005072 <quorem+0xe8>
 8005092:	3c01      	subs	r4, #1
 8005094:	e7ea      	b.n	800506c <quorem+0xe2>
 8005096:	2000      	movs	r0, #0
 8005098:	e7ee      	b.n	8005078 <quorem+0xee>
 800509a:	0000      	movs	r0, r0
 800509c:	0000      	movs	r0, r0
	...

080050a0 <_dtoa_r>:
 80050a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050a4:	69c7      	ldr	r7, [r0, #28]
 80050a6:	b097      	sub	sp, #92	@ 0x5c
 80050a8:	ed8d 0b04 	vstr	d0, [sp, #16]
 80050ac:	ec55 4b10 	vmov	r4, r5, d0
 80050b0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80050b2:	9107      	str	r1, [sp, #28]
 80050b4:	4681      	mov	r9, r0
 80050b6:	920c      	str	r2, [sp, #48]	@ 0x30
 80050b8:	9311      	str	r3, [sp, #68]	@ 0x44
 80050ba:	b97f      	cbnz	r7, 80050dc <_dtoa_r+0x3c>
 80050bc:	2010      	movs	r0, #16
 80050be:	f000 fe09 	bl	8005cd4 <malloc>
 80050c2:	4602      	mov	r2, r0
 80050c4:	f8c9 001c 	str.w	r0, [r9, #28]
 80050c8:	b920      	cbnz	r0, 80050d4 <_dtoa_r+0x34>
 80050ca:	4ba9      	ldr	r3, [pc, #676]	@ (8005370 <_dtoa_r+0x2d0>)
 80050cc:	21ef      	movs	r1, #239	@ 0xef
 80050ce:	48a9      	ldr	r0, [pc, #676]	@ (8005374 <_dtoa_r+0x2d4>)
 80050d0:	f001 fc5e 	bl	8006990 <__assert_func>
 80050d4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80050d8:	6007      	str	r7, [r0, #0]
 80050da:	60c7      	str	r7, [r0, #12]
 80050dc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80050e0:	6819      	ldr	r1, [r3, #0]
 80050e2:	b159      	cbz	r1, 80050fc <_dtoa_r+0x5c>
 80050e4:	685a      	ldr	r2, [r3, #4]
 80050e6:	604a      	str	r2, [r1, #4]
 80050e8:	2301      	movs	r3, #1
 80050ea:	4093      	lsls	r3, r2
 80050ec:	608b      	str	r3, [r1, #8]
 80050ee:	4648      	mov	r0, r9
 80050f0:	f000 fee6 	bl	8005ec0 <_Bfree>
 80050f4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80050f8:	2200      	movs	r2, #0
 80050fa:	601a      	str	r2, [r3, #0]
 80050fc:	1e2b      	subs	r3, r5, #0
 80050fe:	bfb9      	ittee	lt
 8005100:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005104:	9305      	strlt	r3, [sp, #20]
 8005106:	2300      	movge	r3, #0
 8005108:	6033      	strge	r3, [r6, #0]
 800510a:	9f05      	ldr	r7, [sp, #20]
 800510c:	4b9a      	ldr	r3, [pc, #616]	@ (8005378 <_dtoa_r+0x2d8>)
 800510e:	bfbc      	itt	lt
 8005110:	2201      	movlt	r2, #1
 8005112:	6032      	strlt	r2, [r6, #0]
 8005114:	43bb      	bics	r3, r7
 8005116:	d112      	bne.n	800513e <_dtoa_r+0x9e>
 8005118:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800511a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800511e:	6013      	str	r3, [r2, #0]
 8005120:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005124:	4323      	orrs	r3, r4
 8005126:	f000 855a 	beq.w	8005bde <_dtoa_r+0xb3e>
 800512a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800512c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800538c <_dtoa_r+0x2ec>
 8005130:	2b00      	cmp	r3, #0
 8005132:	f000 855c 	beq.w	8005bee <_dtoa_r+0xb4e>
 8005136:	f10a 0303 	add.w	r3, sl, #3
 800513a:	f000 bd56 	b.w	8005bea <_dtoa_r+0xb4a>
 800513e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8005142:	2200      	movs	r2, #0
 8005144:	ec51 0b17 	vmov	r0, r1, d7
 8005148:	2300      	movs	r3, #0
 800514a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800514e:	f7fb fccb 	bl	8000ae8 <__aeabi_dcmpeq>
 8005152:	4680      	mov	r8, r0
 8005154:	b158      	cbz	r0, 800516e <_dtoa_r+0xce>
 8005156:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005158:	2301      	movs	r3, #1
 800515a:	6013      	str	r3, [r2, #0]
 800515c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800515e:	b113      	cbz	r3, 8005166 <_dtoa_r+0xc6>
 8005160:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8005162:	4b86      	ldr	r3, [pc, #536]	@ (800537c <_dtoa_r+0x2dc>)
 8005164:	6013      	str	r3, [r2, #0]
 8005166:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8005390 <_dtoa_r+0x2f0>
 800516a:	f000 bd40 	b.w	8005bee <_dtoa_r+0xb4e>
 800516e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8005172:	aa14      	add	r2, sp, #80	@ 0x50
 8005174:	a915      	add	r1, sp, #84	@ 0x54
 8005176:	4648      	mov	r0, r9
 8005178:	f001 f984 	bl	8006484 <__d2b>
 800517c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005180:	9002      	str	r0, [sp, #8]
 8005182:	2e00      	cmp	r6, #0
 8005184:	d078      	beq.n	8005278 <_dtoa_r+0x1d8>
 8005186:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005188:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800518c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005190:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005194:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005198:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800519c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80051a0:	4619      	mov	r1, r3
 80051a2:	2200      	movs	r2, #0
 80051a4:	4b76      	ldr	r3, [pc, #472]	@ (8005380 <_dtoa_r+0x2e0>)
 80051a6:	f7fb f87f 	bl	80002a8 <__aeabi_dsub>
 80051aa:	a36b      	add	r3, pc, #428	@ (adr r3, 8005358 <_dtoa_r+0x2b8>)
 80051ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051b0:	f7fb fa32 	bl	8000618 <__aeabi_dmul>
 80051b4:	a36a      	add	r3, pc, #424	@ (adr r3, 8005360 <_dtoa_r+0x2c0>)
 80051b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051ba:	f7fb f877 	bl	80002ac <__adddf3>
 80051be:	4604      	mov	r4, r0
 80051c0:	4630      	mov	r0, r6
 80051c2:	460d      	mov	r5, r1
 80051c4:	f7fb f9be 	bl	8000544 <__aeabi_i2d>
 80051c8:	a367      	add	r3, pc, #412	@ (adr r3, 8005368 <_dtoa_r+0x2c8>)
 80051ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051ce:	f7fb fa23 	bl	8000618 <__aeabi_dmul>
 80051d2:	4602      	mov	r2, r0
 80051d4:	460b      	mov	r3, r1
 80051d6:	4620      	mov	r0, r4
 80051d8:	4629      	mov	r1, r5
 80051da:	f7fb f867 	bl	80002ac <__adddf3>
 80051de:	4604      	mov	r4, r0
 80051e0:	460d      	mov	r5, r1
 80051e2:	f7fb fcc9 	bl	8000b78 <__aeabi_d2iz>
 80051e6:	2200      	movs	r2, #0
 80051e8:	4607      	mov	r7, r0
 80051ea:	2300      	movs	r3, #0
 80051ec:	4620      	mov	r0, r4
 80051ee:	4629      	mov	r1, r5
 80051f0:	f7fb fc84 	bl	8000afc <__aeabi_dcmplt>
 80051f4:	b140      	cbz	r0, 8005208 <_dtoa_r+0x168>
 80051f6:	4638      	mov	r0, r7
 80051f8:	f7fb f9a4 	bl	8000544 <__aeabi_i2d>
 80051fc:	4622      	mov	r2, r4
 80051fe:	462b      	mov	r3, r5
 8005200:	f7fb fc72 	bl	8000ae8 <__aeabi_dcmpeq>
 8005204:	b900      	cbnz	r0, 8005208 <_dtoa_r+0x168>
 8005206:	3f01      	subs	r7, #1
 8005208:	2f16      	cmp	r7, #22
 800520a:	d852      	bhi.n	80052b2 <_dtoa_r+0x212>
 800520c:	4b5d      	ldr	r3, [pc, #372]	@ (8005384 <_dtoa_r+0x2e4>)
 800520e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005216:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800521a:	f7fb fc6f 	bl	8000afc <__aeabi_dcmplt>
 800521e:	2800      	cmp	r0, #0
 8005220:	d049      	beq.n	80052b6 <_dtoa_r+0x216>
 8005222:	3f01      	subs	r7, #1
 8005224:	2300      	movs	r3, #0
 8005226:	9310      	str	r3, [sp, #64]	@ 0x40
 8005228:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800522a:	1b9b      	subs	r3, r3, r6
 800522c:	1e5a      	subs	r2, r3, #1
 800522e:	bf45      	ittet	mi
 8005230:	f1c3 0301 	rsbmi	r3, r3, #1
 8005234:	9300      	strmi	r3, [sp, #0]
 8005236:	2300      	movpl	r3, #0
 8005238:	2300      	movmi	r3, #0
 800523a:	9206      	str	r2, [sp, #24]
 800523c:	bf54      	ite	pl
 800523e:	9300      	strpl	r3, [sp, #0]
 8005240:	9306      	strmi	r3, [sp, #24]
 8005242:	2f00      	cmp	r7, #0
 8005244:	db39      	blt.n	80052ba <_dtoa_r+0x21a>
 8005246:	9b06      	ldr	r3, [sp, #24]
 8005248:	970d      	str	r7, [sp, #52]	@ 0x34
 800524a:	443b      	add	r3, r7
 800524c:	9306      	str	r3, [sp, #24]
 800524e:	2300      	movs	r3, #0
 8005250:	9308      	str	r3, [sp, #32]
 8005252:	9b07      	ldr	r3, [sp, #28]
 8005254:	2b09      	cmp	r3, #9
 8005256:	d863      	bhi.n	8005320 <_dtoa_r+0x280>
 8005258:	2b05      	cmp	r3, #5
 800525a:	bfc4      	itt	gt
 800525c:	3b04      	subgt	r3, #4
 800525e:	9307      	strgt	r3, [sp, #28]
 8005260:	9b07      	ldr	r3, [sp, #28]
 8005262:	f1a3 0302 	sub.w	r3, r3, #2
 8005266:	bfcc      	ite	gt
 8005268:	2400      	movgt	r4, #0
 800526a:	2401      	movle	r4, #1
 800526c:	2b03      	cmp	r3, #3
 800526e:	d863      	bhi.n	8005338 <_dtoa_r+0x298>
 8005270:	e8df f003 	tbb	[pc, r3]
 8005274:	2b375452 	.word	0x2b375452
 8005278:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800527c:	441e      	add	r6, r3
 800527e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005282:	2b20      	cmp	r3, #32
 8005284:	bfc1      	itttt	gt
 8005286:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800528a:	409f      	lslgt	r7, r3
 800528c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005290:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005294:	bfd6      	itet	le
 8005296:	f1c3 0320 	rsble	r3, r3, #32
 800529a:	ea47 0003 	orrgt.w	r0, r7, r3
 800529e:	fa04 f003 	lslle.w	r0, r4, r3
 80052a2:	f7fb f93f 	bl	8000524 <__aeabi_ui2d>
 80052a6:	2201      	movs	r2, #1
 80052a8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80052ac:	3e01      	subs	r6, #1
 80052ae:	9212      	str	r2, [sp, #72]	@ 0x48
 80052b0:	e776      	b.n	80051a0 <_dtoa_r+0x100>
 80052b2:	2301      	movs	r3, #1
 80052b4:	e7b7      	b.n	8005226 <_dtoa_r+0x186>
 80052b6:	9010      	str	r0, [sp, #64]	@ 0x40
 80052b8:	e7b6      	b.n	8005228 <_dtoa_r+0x188>
 80052ba:	9b00      	ldr	r3, [sp, #0]
 80052bc:	1bdb      	subs	r3, r3, r7
 80052be:	9300      	str	r3, [sp, #0]
 80052c0:	427b      	negs	r3, r7
 80052c2:	9308      	str	r3, [sp, #32]
 80052c4:	2300      	movs	r3, #0
 80052c6:	930d      	str	r3, [sp, #52]	@ 0x34
 80052c8:	e7c3      	b.n	8005252 <_dtoa_r+0x1b2>
 80052ca:	2301      	movs	r3, #1
 80052cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80052ce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80052d0:	eb07 0b03 	add.w	fp, r7, r3
 80052d4:	f10b 0301 	add.w	r3, fp, #1
 80052d8:	2b01      	cmp	r3, #1
 80052da:	9303      	str	r3, [sp, #12]
 80052dc:	bfb8      	it	lt
 80052de:	2301      	movlt	r3, #1
 80052e0:	e006      	b.n	80052f0 <_dtoa_r+0x250>
 80052e2:	2301      	movs	r3, #1
 80052e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80052e6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	dd28      	ble.n	800533e <_dtoa_r+0x29e>
 80052ec:	469b      	mov	fp, r3
 80052ee:	9303      	str	r3, [sp, #12]
 80052f0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80052f4:	2100      	movs	r1, #0
 80052f6:	2204      	movs	r2, #4
 80052f8:	f102 0514 	add.w	r5, r2, #20
 80052fc:	429d      	cmp	r5, r3
 80052fe:	d926      	bls.n	800534e <_dtoa_r+0x2ae>
 8005300:	6041      	str	r1, [r0, #4]
 8005302:	4648      	mov	r0, r9
 8005304:	f000 fd9c 	bl	8005e40 <_Balloc>
 8005308:	4682      	mov	sl, r0
 800530a:	2800      	cmp	r0, #0
 800530c:	d142      	bne.n	8005394 <_dtoa_r+0x2f4>
 800530e:	4b1e      	ldr	r3, [pc, #120]	@ (8005388 <_dtoa_r+0x2e8>)
 8005310:	4602      	mov	r2, r0
 8005312:	f240 11af 	movw	r1, #431	@ 0x1af
 8005316:	e6da      	b.n	80050ce <_dtoa_r+0x2e>
 8005318:	2300      	movs	r3, #0
 800531a:	e7e3      	b.n	80052e4 <_dtoa_r+0x244>
 800531c:	2300      	movs	r3, #0
 800531e:	e7d5      	b.n	80052cc <_dtoa_r+0x22c>
 8005320:	2401      	movs	r4, #1
 8005322:	2300      	movs	r3, #0
 8005324:	9307      	str	r3, [sp, #28]
 8005326:	9409      	str	r4, [sp, #36]	@ 0x24
 8005328:	f04f 3bff 	mov.w	fp, #4294967295
 800532c:	2200      	movs	r2, #0
 800532e:	f8cd b00c 	str.w	fp, [sp, #12]
 8005332:	2312      	movs	r3, #18
 8005334:	920c      	str	r2, [sp, #48]	@ 0x30
 8005336:	e7db      	b.n	80052f0 <_dtoa_r+0x250>
 8005338:	2301      	movs	r3, #1
 800533a:	9309      	str	r3, [sp, #36]	@ 0x24
 800533c:	e7f4      	b.n	8005328 <_dtoa_r+0x288>
 800533e:	f04f 0b01 	mov.w	fp, #1
 8005342:	f8cd b00c 	str.w	fp, [sp, #12]
 8005346:	465b      	mov	r3, fp
 8005348:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800534c:	e7d0      	b.n	80052f0 <_dtoa_r+0x250>
 800534e:	3101      	adds	r1, #1
 8005350:	0052      	lsls	r2, r2, #1
 8005352:	e7d1      	b.n	80052f8 <_dtoa_r+0x258>
 8005354:	f3af 8000 	nop.w
 8005358:	636f4361 	.word	0x636f4361
 800535c:	3fd287a7 	.word	0x3fd287a7
 8005360:	8b60c8b3 	.word	0x8b60c8b3
 8005364:	3fc68a28 	.word	0x3fc68a28
 8005368:	509f79fb 	.word	0x509f79fb
 800536c:	3fd34413 	.word	0x3fd34413
 8005370:	08008315 	.word	0x08008315
 8005374:	0800832c 	.word	0x0800832c
 8005378:	7ff00000 	.word	0x7ff00000
 800537c:	080082e5 	.word	0x080082e5
 8005380:	3ff80000 	.word	0x3ff80000
 8005384:	08008480 	.word	0x08008480
 8005388:	08008384 	.word	0x08008384
 800538c:	08008311 	.word	0x08008311
 8005390:	080082e4 	.word	0x080082e4
 8005394:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005398:	6018      	str	r0, [r3, #0]
 800539a:	9b03      	ldr	r3, [sp, #12]
 800539c:	2b0e      	cmp	r3, #14
 800539e:	f200 80a1 	bhi.w	80054e4 <_dtoa_r+0x444>
 80053a2:	2c00      	cmp	r4, #0
 80053a4:	f000 809e 	beq.w	80054e4 <_dtoa_r+0x444>
 80053a8:	2f00      	cmp	r7, #0
 80053aa:	dd33      	ble.n	8005414 <_dtoa_r+0x374>
 80053ac:	4b9c      	ldr	r3, [pc, #624]	@ (8005620 <_dtoa_r+0x580>)
 80053ae:	f007 020f 	and.w	r2, r7, #15
 80053b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80053b6:	ed93 7b00 	vldr	d7, [r3]
 80053ba:	05f8      	lsls	r0, r7, #23
 80053bc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80053c0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80053c4:	d516      	bpl.n	80053f4 <_dtoa_r+0x354>
 80053c6:	4b97      	ldr	r3, [pc, #604]	@ (8005624 <_dtoa_r+0x584>)
 80053c8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80053cc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80053d0:	f7fb fa4c 	bl	800086c <__aeabi_ddiv>
 80053d4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80053d8:	f004 040f 	and.w	r4, r4, #15
 80053dc:	2603      	movs	r6, #3
 80053de:	4d91      	ldr	r5, [pc, #580]	@ (8005624 <_dtoa_r+0x584>)
 80053e0:	b954      	cbnz	r4, 80053f8 <_dtoa_r+0x358>
 80053e2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80053e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80053ea:	f7fb fa3f 	bl	800086c <__aeabi_ddiv>
 80053ee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80053f2:	e028      	b.n	8005446 <_dtoa_r+0x3a6>
 80053f4:	2602      	movs	r6, #2
 80053f6:	e7f2      	b.n	80053de <_dtoa_r+0x33e>
 80053f8:	07e1      	lsls	r1, r4, #31
 80053fa:	d508      	bpl.n	800540e <_dtoa_r+0x36e>
 80053fc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005400:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005404:	f7fb f908 	bl	8000618 <__aeabi_dmul>
 8005408:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800540c:	3601      	adds	r6, #1
 800540e:	1064      	asrs	r4, r4, #1
 8005410:	3508      	adds	r5, #8
 8005412:	e7e5      	b.n	80053e0 <_dtoa_r+0x340>
 8005414:	f000 80af 	beq.w	8005576 <_dtoa_r+0x4d6>
 8005418:	427c      	negs	r4, r7
 800541a:	4b81      	ldr	r3, [pc, #516]	@ (8005620 <_dtoa_r+0x580>)
 800541c:	4d81      	ldr	r5, [pc, #516]	@ (8005624 <_dtoa_r+0x584>)
 800541e:	f004 020f 	and.w	r2, r4, #15
 8005422:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800542a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800542e:	f7fb f8f3 	bl	8000618 <__aeabi_dmul>
 8005432:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005436:	1124      	asrs	r4, r4, #4
 8005438:	2300      	movs	r3, #0
 800543a:	2602      	movs	r6, #2
 800543c:	2c00      	cmp	r4, #0
 800543e:	f040 808f 	bne.w	8005560 <_dtoa_r+0x4c0>
 8005442:	2b00      	cmp	r3, #0
 8005444:	d1d3      	bne.n	80053ee <_dtoa_r+0x34e>
 8005446:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005448:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800544c:	2b00      	cmp	r3, #0
 800544e:	f000 8094 	beq.w	800557a <_dtoa_r+0x4da>
 8005452:	4b75      	ldr	r3, [pc, #468]	@ (8005628 <_dtoa_r+0x588>)
 8005454:	2200      	movs	r2, #0
 8005456:	4620      	mov	r0, r4
 8005458:	4629      	mov	r1, r5
 800545a:	f7fb fb4f 	bl	8000afc <__aeabi_dcmplt>
 800545e:	2800      	cmp	r0, #0
 8005460:	f000 808b 	beq.w	800557a <_dtoa_r+0x4da>
 8005464:	9b03      	ldr	r3, [sp, #12]
 8005466:	2b00      	cmp	r3, #0
 8005468:	f000 8087 	beq.w	800557a <_dtoa_r+0x4da>
 800546c:	f1bb 0f00 	cmp.w	fp, #0
 8005470:	dd34      	ble.n	80054dc <_dtoa_r+0x43c>
 8005472:	4620      	mov	r0, r4
 8005474:	4b6d      	ldr	r3, [pc, #436]	@ (800562c <_dtoa_r+0x58c>)
 8005476:	2200      	movs	r2, #0
 8005478:	4629      	mov	r1, r5
 800547a:	f7fb f8cd 	bl	8000618 <__aeabi_dmul>
 800547e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005482:	f107 38ff 	add.w	r8, r7, #4294967295
 8005486:	3601      	adds	r6, #1
 8005488:	465c      	mov	r4, fp
 800548a:	4630      	mov	r0, r6
 800548c:	f7fb f85a 	bl	8000544 <__aeabi_i2d>
 8005490:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005494:	f7fb f8c0 	bl	8000618 <__aeabi_dmul>
 8005498:	4b65      	ldr	r3, [pc, #404]	@ (8005630 <_dtoa_r+0x590>)
 800549a:	2200      	movs	r2, #0
 800549c:	f7fa ff06 	bl	80002ac <__adddf3>
 80054a0:	4605      	mov	r5, r0
 80054a2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80054a6:	2c00      	cmp	r4, #0
 80054a8:	d16a      	bne.n	8005580 <_dtoa_r+0x4e0>
 80054aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80054ae:	4b61      	ldr	r3, [pc, #388]	@ (8005634 <_dtoa_r+0x594>)
 80054b0:	2200      	movs	r2, #0
 80054b2:	f7fa fef9 	bl	80002a8 <__aeabi_dsub>
 80054b6:	4602      	mov	r2, r0
 80054b8:	460b      	mov	r3, r1
 80054ba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80054be:	462a      	mov	r2, r5
 80054c0:	4633      	mov	r3, r6
 80054c2:	f7fb fb39 	bl	8000b38 <__aeabi_dcmpgt>
 80054c6:	2800      	cmp	r0, #0
 80054c8:	f040 8298 	bne.w	80059fc <_dtoa_r+0x95c>
 80054cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80054d0:	462a      	mov	r2, r5
 80054d2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80054d6:	f7fb fb11 	bl	8000afc <__aeabi_dcmplt>
 80054da:	bb38      	cbnz	r0, 800552c <_dtoa_r+0x48c>
 80054dc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80054e0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80054e4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	f2c0 8157 	blt.w	800579a <_dtoa_r+0x6fa>
 80054ec:	2f0e      	cmp	r7, #14
 80054ee:	f300 8154 	bgt.w	800579a <_dtoa_r+0x6fa>
 80054f2:	4b4b      	ldr	r3, [pc, #300]	@ (8005620 <_dtoa_r+0x580>)
 80054f4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80054f8:	ed93 7b00 	vldr	d7, [r3]
 80054fc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80054fe:	2b00      	cmp	r3, #0
 8005500:	ed8d 7b00 	vstr	d7, [sp]
 8005504:	f280 80e5 	bge.w	80056d2 <_dtoa_r+0x632>
 8005508:	9b03      	ldr	r3, [sp, #12]
 800550a:	2b00      	cmp	r3, #0
 800550c:	f300 80e1 	bgt.w	80056d2 <_dtoa_r+0x632>
 8005510:	d10c      	bne.n	800552c <_dtoa_r+0x48c>
 8005512:	4b48      	ldr	r3, [pc, #288]	@ (8005634 <_dtoa_r+0x594>)
 8005514:	2200      	movs	r2, #0
 8005516:	ec51 0b17 	vmov	r0, r1, d7
 800551a:	f7fb f87d 	bl	8000618 <__aeabi_dmul>
 800551e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005522:	f7fb faff 	bl	8000b24 <__aeabi_dcmpge>
 8005526:	2800      	cmp	r0, #0
 8005528:	f000 8266 	beq.w	80059f8 <_dtoa_r+0x958>
 800552c:	2400      	movs	r4, #0
 800552e:	4625      	mov	r5, r4
 8005530:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005532:	4656      	mov	r6, sl
 8005534:	ea6f 0803 	mvn.w	r8, r3
 8005538:	2700      	movs	r7, #0
 800553a:	4621      	mov	r1, r4
 800553c:	4648      	mov	r0, r9
 800553e:	f000 fcbf 	bl	8005ec0 <_Bfree>
 8005542:	2d00      	cmp	r5, #0
 8005544:	f000 80bd 	beq.w	80056c2 <_dtoa_r+0x622>
 8005548:	b12f      	cbz	r7, 8005556 <_dtoa_r+0x4b6>
 800554a:	42af      	cmp	r7, r5
 800554c:	d003      	beq.n	8005556 <_dtoa_r+0x4b6>
 800554e:	4639      	mov	r1, r7
 8005550:	4648      	mov	r0, r9
 8005552:	f000 fcb5 	bl	8005ec0 <_Bfree>
 8005556:	4629      	mov	r1, r5
 8005558:	4648      	mov	r0, r9
 800555a:	f000 fcb1 	bl	8005ec0 <_Bfree>
 800555e:	e0b0      	b.n	80056c2 <_dtoa_r+0x622>
 8005560:	07e2      	lsls	r2, r4, #31
 8005562:	d505      	bpl.n	8005570 <_dtoa_r+0x4d0>
 8005564:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005568:	f7fb f856 	bl	8000618 <__aeabi_dmul>
 800556c:	3601      	adds	r6, #1
 800556e:	2301      	movs	r3, #1
 8005570:	1064      	asrs	r4, r4, #1
 8005572:	3508      	adds	r5, #8
 8005574:	e762      	b.n	800543c <_dtoa_r+0x39c>
 8005576:	2602      	movs	r6, #2
 8005578:	e765      	b.n	8005446 <_dtoa_r+0x3a6>
 800557a:	9c03      	ldr	r4, [sp, #12]
 800557c:	46b8      	mov	r8, r7
 800557e:	e784      	b.n	800548a <_dtoa_r+0x3ea>
 8005580:	4b27      	ldr	r3, [pc, #156]	@ (8005620 <_dtoa_r+0x580>)
 8005582:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005584:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005588:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800558c:	4454      	add	r4, sl
 800558e:	2900      	cmp	r1, #0
 8005590:	d054      	beq.n	800563c <_dtoa_r+0x59c>
 8005592:	4929      	ldr	r1, [pc, #164]	@ (8005638 <_dtoa_r+0x598>)
 8005594:	2000      	movs	r0, #0
 8005596:	f7fb f969 	bl	800086c <__aeabi_ddiv>
 800559a:	4633      	mov	r3, r6
 800559c:	462a      	mov	r2, r5
 800559e:	f7fa fe83 	bl	80002a8 <__aeabi_dsub>
 80055a2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80055a6:	4656      	mov	r6, sl
 80055a8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80055ac:	f7fb fae4 	bl	8000b78 <__aeabi_d2iz>
 80055b0:	4605      	mov	r5, r0
 80055b2:	f7fa ffc7 	bl	8000544 <__aeabi_i2d>
 80055b6:	4602      	mov	r2, r0
 80055b8:	460b      	mov	r3, r1
 80055ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80055be:	f7fa fe73 	bl	80002a8 <__aeabi_dsub>
 80055c2:	3530      	adds	r5, #48	@ 0x30
 80055c4:	4602      	mov	r2, r0
 80055c6:	460b      	mov	r3, r1
 80055c8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80055cc:	f806 5b01 	strb.w	r5, [r6], #1
 80055d0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80055d4:	f7fb fa92 	bl	8000afc <__aeabi_dcmplt>
 80055d8:	2800      	cmp	r0, #0
 80055da:	d172      	bne.n	80056c2 <_dtoa_r+0x622>
 80055dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80055e0:	4911      	ldr	r1, [pc, #68]	@ (8005628 <_dtoa_r+0x588>)
 80055e2:	2000      	movs	r0, #0
 80055e4:	f7fa fe60 	bl	80002a8 <__aeabi_dsub>
 80055e8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80055ec:	f7fb fa86 	bl	8000afc <__aeabi_dcmplt>
 80055f0:	2800      	cmp	r0, #0
 80055f2:	f040 80b4 	bne.w	800575e <_dtoa_r+0x6be>
 80055f6:	42a6      	cmp	r6, r4
 80055f8:	f43f af70 	beq.w	80054dc <_dtoa_r+0x43c>
 80055fc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005600:	4b0a      	ldr	r3, [pc, #40]	@ (800562c <_dtoa_r+0x58c>)
 8005602:	2200      	movs	r2, #0
 8005604:	f7fb f808 	bl	8000618 <__aeabi_dmul>
 8005608:	4b08      	ldr	r3, [pc, #32]	@ (800562c <_dtoa_r+0x58c>)
 800560a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800560e:	2200      	movs	r2, #0
 8005610:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005614:	f7fb f800 	bl	8000618 <__aeabi_dmul>
 8005618:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800561c:	e7c4      	b.n	80055a8 <_dtoa_r+0x508>
 800561e:	bf00      	nop
 8005620:	08008480 	.word	0x08008480
 8005624:	08008458 	.word	0x08008458
 8005628:	3ff00000 	.word	0x3ff00000
 800562c:	40240000 	.word	0x40240000
 8005630:	401c0000 	.word	0x401c0000
 8005634:	40140000 	.word	0x40140000
 8005638:	3fe00000 	.word	0x3fe00000
 800563c:	4631      	mov	r1, r6
 800563e:	4628      	mov	r0, r5
 8005640:	f7fa ffea 	bl	8000618 <__aeabi_dmul>
 8005644:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005648:	9413      	str	r4, [sp, #76]	@ 0x4c
 800564a:	4656      	mov	r6, sl
 800564c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005650:	f7fb fa92 	bl	8000b78 <__aeabi_d2iz>
 8005654:	4605      	mov	r5, r0
 8005656:	f7fa ff75 	bl	8000544 <__aeabi_i2d>
 800565a:	4602      	mov	r2, r0
 800565c:	460b      	mov	r3, r1
 800565e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005662:	f7fa fe21 	bl	80002a8 <__aeabi_dsub>
 8005666:	3530      	adds	r5, #48	@ 0x30
 8005668:	f806 5b01 	strb.w	r5, [r6], #1
 800566c:	4602      	mov	r2, r0
 800566e:	460b      	mov	r3, r1
 8005670:	42a6      	cmp	r6, r4
 8005672:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005676:	f04f 0200 	mov.w	r2, #0
 800567a:	d124      	bne.n	80056c6 <_dtoa_r+0x626>
 800567c:	4baf      	ldr	r3, [pc, #700]	@ (800593c <_dtoa_r+0x89c>)
 800567e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005682:	f7fa fe13 	bl	80002ac <__adddf3>
 8005686:	4602      	mov	r2, r0
 8005688:	460b      	mov	r3, r1
 800568a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800568e:	f7fb fa53 	bl	8000b38 <__aeabi_dcmpgt>
 8005692:	2800      	cmp	r0, #0
 8005694:	d163      	bne.n	800575e <_dtoa_r+0x6be>
 8005696:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800569a:	49a8      	ldr	r1, [pc, #672]	@ (800593c <_dtoa_r+0x89c>)
 800569c:	2000      	movs	r0, #0
 800569e:	f7fa fe03 	bl	80002a8 <__aeabi_dsub>
 80056a2:	4602      	mov	r2, r0
 80056a4:	460b      	mov	r3, r1
 80056a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80056aa:	f7fb fa27 	bl	8000afc <__aeabi_dcmplt>
 80056ae:	2800      	cmp	r0, #0
 80056b0:	f43f af14 	beq.w	80054dc <_dtoa_r+0x43c>
 80056b4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80056b6:	1e73      	subs	r3, r6, #1
 80056b8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80056ba:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80056be:	2b30      	cmp	r3, #48	@ 0x30
 80056c0:	d0f8      	beq.n	80056b4 <_dtoa_r+0x614>
 80056c2:	4647      	mov	r7, r8
 80056c4:	e03b      	b.n	800573e <_dtoa_r+0x69e>
 80056c6:	4b9e      	ldr	r3, [pc, #632]	@ (8005940 <_dtoa_r+0x8a0>)
 80056c8:	f7fa ffa6 	bl	8000618 <__aeabi_dmul>
 80056cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80056d0:	e7bc      	b.n	800564c <_dtoa_r+0x5ac>
 80056d2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80056d6:	4656      	mov	r6, sl
 80056d8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80056dc:	4620      	mov	r0, r4
 80056de:	4629      	mov	r1, r5
 80056e0:	f7fb f8c4 	bl	800086c <__aeabi_ddiv>
 80056e4:	f7fb fa48 	bl	8000b78 <__aeabi_d2iz>
 80056e8:	4680      	mov	r8, r0
 80056ea:	f7fa ff2b 	bl	8000544 <__aeabi_i2d>
 80056ee:	e9dd 2300 	ldrd	r2, r3, [sp]
 80056f2:	f7fa ff91 	bl	8000618 <__aeabi_dmul>
 80056f6:	4602      	mov	r2, r0
 80056f8:	460b      	mov	r3, r1
 80056fa:	4620      	mov	r0, r4
 80056fc:	4629      	mov	r1, r5
 80056fe:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005702:	f7fa fdd1 	bl	80002a8 <__aeabi_dsub>
 8005706:	f806 4b01 	strb.w	r4, [r6], #1
 800570a:	9d03      	ldr	r5, [sp, #12]
 800570c:	eba6 040a 	sub.w	r4, r6, sl
 8005710:	42a5      	cmp	r5, r4
 8005712:	4602      	mov	r2, r0
 8005714:	460b      	mov	r3, r1
 8005716:	d133      	bne.n	8005780 <_dtoa_r+0x6e0>
 8005718:	f7fa fdc8 	bl	80002ac <__adddf3>
 800571c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005720:	4604      	mov	r4, r0
 8005722:	460d      	mov	r5, r1
 8005724:	f7fb fa08 	bl	8000b38 <__aeabi_dcmpgt>
 8005728:	b9c0      	cbnz	r0, 800575c <_dtoa_r+0x6bc>
 800572a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800572e:	4620      	mov	r0, r4
 8005730:	4629      	mov	r1, r5
 8005732:	f7fb f9d9 	bl	8000ae8 <__aeabi_dcmpeq>
 8005736:	b110      	cbz	r0, 800573e <_dtoa_r+0x69e>
 8005738:	f018 0f01 	tst.w	r8, #1
 800573c:	d10e      	bne.n	800575c <_dtoa_r+0x6bc>
 800573e:	9902      	ldr	r1, [sp, #8]
 8005740:	4648      	mov	r0, r9
 8005742:	f000 fbbd 	bl	8005ec0 <_Bfree>
 8005746:	2300      	movs	r3, #0
 8005748:	7033      	strb	r3, [r6, #0]
 800574a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800574c:	3701      	adds	r7, #1
 800574e:	601f      	str	r7, [r3, #0]
 8005750:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005752:	2b00      	cmp	r3, #0
 8005754:	f000 824b 	beq.w	8005bee <_dtoa_r+0xb4e>
 8005758:	601e      	str	r6, [r3, #0]
 800575a:	e248      	b.n	8005bee <_dtoa_r+0xb4e>
 800575c:	46b8      	mov	r8, r7
 800575e:	4633      	mov	r3, r6
 8005760:	461e      	mov	r6, r3
 8005762:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005766:	2a39      	cmp	r2, #57	@ 0x39
 8005768:	d106      	bne.n	8005778 <_dtoa_r+0x6d8>
 800576a:	459a      	cmp	sl, r3
 800576c:	d1f8      	bne.n	8005760 <_dtoa_r+0x6c0>
 800576e:	2230      	movs	r2, #48	@ 0x30
 8005770:	f108 0801 	add.w	r8, r8, #1
 8005774:	f88a 2000 	strb.w	r2, [sl]
 8005778:	781a      	ldrb	r2, [r3, #0]
 800577a:	3201      	adds	r2, #1
 800577c:	701a      	strb	r2, [r3, #0]
 800577e:	e7a0      	b.n	80056c2 <_dtoa_r+0x622>
 8005780:	4b6f      	ldr	r3, [pc, #444]	@ (8005940 <_dtoa_r+0x8a0>)
 8005782:	2200      	movs	r2, #0
 8005784:	f7fa ff48 	bl	8000618 <__aeabi_dmul>
 8005788:	2200      	movs	r2, #0
 800578a:	2300      	movs	r3, #0
 800578c:	4604      	mov	r4, r0
 800578e:	460d      	mov	r5, r1
 8005790:	f7fb f9aa 	bl	8000ae8 <__aeabi_dcmpeq>
 8005794:	2800      	cmp	r0, #0
 8005796:	d09f      	beq.n	80056d8 <_dtoa_r+0x638>
 8005798:	e7d1      	b.n	800573e <_dtoa_r+0x69e>
 800579a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800579c:	2a00      	cmp	r2, #0
 800579e:	f000 80ea 	beq.w	8005976 <_dtoa_r+0x8d6>
 80057a2:	9a07      	ldr	r2, [sp, #28]
 80057a4:	2a01      	cmp	r2, #1
 80057a6:	f300 80cd 	bgt.w	8005944 <_dtoa_r+0x8a4>
 80057aa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80057ac:	2a00      	cmp	r2, #0
 80057ae:	f000 80c1 	beq.w	8005934 <_dtoa_r+0x894>
 80057b2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80057b6:	9c08      	ldr	r4, [sp, #32]
 80057b8:	9e00      	ldr	r6, [sp, #0]
 80057ba:	9a00      	ldr	r2, [sp, #0]
 80057bc:	441a      	add	r2, r3
 80057be:	9200      	str	r2, [sp, #0]
 80057c0:	9a06      	ldr	r2, [sp, #24]
 80057c2:	2101      	movs	r1, #1
 80057c4:	441a      	add	r2, r3
 80057c6:	4648      	mov	r0, r9
 80057c8:	9206      	str	r2, [sp, #24]
 80057ca:	f000 fc2d 	bl	8006028 <__i2b>
 80057ce:	4605      	mov	r5, r0
 80057d0:	b166      	cbz	r6, 80057ec <_dtoa_r+0x74c>
 80057d2:	9b06      	ldr	r3, [sp, #24]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	dd09      	ble.n	80057ec <_dtoa_r+0x74c>
 80057d8:	42b3      	cmp	r3, r6
 80057da:	9a00      	ldr	r2, [sp, #0]
 80057dc:	bfa8      	it	ge
 80057de:	4633      	movge	r3, r6
 80057e0:	1ad2      	subs	r2, r2, r3
 80057e2:	9200      	str	r2, [sp, #0]
 80057e4:	9a06      	ldr	r2, [sp, #24]
 80057e6:	1af6      	subs	r6, r6, r3
 80057e8:	1ad3      	subs	r3, r2, r3
 80057ea:	9306      	str	r3, [sp, #24]
 80057ec:	9b08      	ldr	r3, [sp, #32]
 80057ee:	b30b      	cbz	r3, 8005834 <_dtoa_r+0x794>
 80057f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	f000 80c6 	beq.w	8005984 <_dtoa_r+0x8e4>
 80057f8:	2c00      	cmp	r4, #0
 80057fa:	f000 80c0 	beq.w	800597e <_dtoa_r+0x8de>
 80057fe:	4629      	mov	r1, r5
 8005800:	4622      	mov	r2, r4
 8005802:	4648      	mov	r0, r9
 8005804:	f000 fcc8 	bl	8006198 <__pow5mult>
 8005808:	9a02      	ldr	r2, [sp, #8]
 800580a:	4601      	mov	r1, r0
 800580c:	4605      	mov	r5, r0
 800580e:	4648      	mov	r0, r9
 8005810:	f000 fc20 	bl	8006054 <__multiply>
 8005814:	9902      	ldr	r1, [sp, #8]
 8005816:	4680      	mov	r8, r0
 8005818:	4648      	mov	r0, r9
 800581a:	f000 fb51 	bl	8005ec0 <_Bfree>
 800581e:	9b08      	ldr	r3, [sp, #32]
 8005820:	1b1b      	subs	r3, r3, r4
 8005822:	9308      	str	r3, [sp, #32]
 8005824:	f000 80b1 	beq.w	800598a <_dtoa_r+0x8ea>
 8005828:	9a08      	ldr	r2, [sp, #32]
 800582a:	4641      	mov	r1, r8
 800582c:	4648      	mov	r0, r9
 800582e:	f000 fcb3 	bl	8006198 <__pow5mult>
 8005832:	9002      	str	r0, [sp, #8]
 8005834:	2101      	movs	r1, #1
 8005836:	4648      	mov	r0, r9
 8005838:	f000 fbf6 	bl	8006028 <__i2b>
 800583c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800583e:	4604      	mov	r4, r0
 8005840:	2b00      	cmp	r3, #0
 8005842:	f000 81d8 	beq.w	8005bf6 <_dtoa_r+0xb56>
 8005846:	461a      	mov	r2, r3
 8005848:	4601      	mov	r1, r0
 800584a:	4648      	mov	r0, r9
 800584c:	f000 fca4 	bl	8006198 <__pow5mult>
 8005850:	9b07      	ldr	r3, [sp, #28]
 8005852:	2b01      	cmp	r3, #1
 8005854:	4604      	mov	r4, r0
 8005856:	f300 809f 	bgt.w	8005998 <_dtoa_r+0x8f8>
 800585a:	9b04      	ldr	r3, [sp, #16]
 800585c:	2b00      	cmp	r3, #0
 800585e:	f040 8097 	bne.w	8005990 <_dtoa_r+0x8f0>
 8005862:	9b05      	ldr	r3, [sp, #20]
 8005864:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005868:	2b00      	cmp	r3, #0
 800586a:	f040 8093 	bne.w	8005994 <_dtoa_r+0x8f4>
 800586e:	9b05      	ldr	r3, [sp, #20]
 8005870:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005874:	0d1b      	lsrs	r3, r3, #20
 8005876:	051b      	lsls	r3, r3, #20
 8005878:	b133      	cbz	r3, 8005888 <_dtoa_r+0x7e8>
 800587a:	9b00      	ldr	r3, [sp, #0]
 800587c:	3301      	adds	r3, #1
 800587e:	9300      	str	r3, [sp, #0]
 8005880:	9b06      	ldr	r3, [sp, #24]
 8005882:	3301      	adds	r3, #1
 8005884:	9306      	str	r3, [sp, #24]
 8005886:	2301      	movs	r3, #1
 8005888:	9308      	str	r3, [sp, #32]
 800588a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800588c:	2b00      	cmp	r3, #0
 800588e:	f000 81b8 	beq.w	8005c02 <_dtoa_r+0xb62>
 8005892:	6923      	ldr	r3, [r4, #16]
 8005894:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005898:	6918      	ldr	r0, [r3, #16]
 800589a:	f000 fb79 	bl	8005f90 <__hi0bits>
 800589e:	f1c0 0020 	rsb	r0, r0, #32
 80058a2:	9b06      	ldr	r3, [sp, #24]
 80058a4:	4418      	add	r0, r3
 80058a6:	f010 001f 	ands.w	r0, r0, #31
 80058aa:	f000 8082 	beq.w	80059b2 <_dtoa_r+0x912>
 80058ae:	f1c0 0320 	rsb	r3, r0, #32
 80058b2:	2b04      	cmp	r3, #4
 80058b4:	dd73      	ble.n	800599e <_dtoa_r+0x8fe>
 80058b6:	9b00      	ldr	r3, [sp, #0]
 80058b8:	f1c0 001c 	rsb	r0, r0, #28
 80058bc:	4403      	add	r3, r0
 80058be:	9300      	str	r3, [sp, #0]
 80058c0:	9b06      	ldr	r3, [sp, #24]
 80058c2:	4403      	add	r3, r0
 80058c4:	4406      	add	r6, r0
 80058c6:	9306      	str	r3, [sp, #24]
 80058c8:	9b00      	ldr	r3, [sp, #0]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	dd05      	ble.n	80058da <_dtoa_r+0x83a>
 80058ce:	9902      	ldr	r1, [sp, #8]
 80058d0:	461a      	mov	r2, r3
 80058d2:	4648      	mov	r0, r9
 80058d4:	f000 fcba 	bl	800624c <__lshift>
 80058d8:	9002      	str	r0, [sp, #8]
 80058da:	9b06      	ldr	r3, [sp, #24]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	dd05      	ble.n	80058ec <_dtoa_r+0x84c>
 80058e0:	4621      	mov	r1, r4
 80058e2:	461a      	mov	r2, r3
 80058e4:	4648      	mov	r0, r9
 80058e6:	f000 fcb1 	bl	800624c <__lshift>
 80058ea:	4604      	mov	r4, r0
 80058ec:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d061      	beq.n	80059b6 <_dtoa_r+0x916>
 80058f2:	9802      	ldr	r0, [sp, #8]
 80058f4:	4621      	mov	r1, r4
 80058f6:	f000 fd15 	bl	8006324 <__mcmp>
 80058fa:	2800      	cmp	r0, #0
 80058fc:	da5b      	bge.n	80059b6 <_dtoa_r+0x916>
 80058fe:	2300      	movs	r3, #0
 8005900:	9902      	ldr	r1, [sp, #8]
 8005902:	220a      	movs	r2, #10
 8005904:	4648      	mov	r0, r9
 8005906:	f000 fafd 	bl	8005f04 <__multadd>
 800590a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800590c:	9002      	str	r0, [sp, #8]
 800590e:	f107 38ff 	add.w	r8, r7, #4294967295
 8005912:	2b00      	cmp	r3, #0
 8005914:	f000 8177 	beq.w	8005c06 <_dtoa_r+0xb66>
 8005918:	4629      	mov	r1, r5
 800591a:	2300      	movs	r3, #0
 800591c:	220a      	movs	r2, #10
 800591e:	4648      	mov	r0, r9
 8005920:	f000 faf0 	bl	8005f04 <__multadd>
 8005924:	f1bb 0f00 	cmp.w	fp, #0
 8005928:	4605      	mov	r5, r0
 800592a:	dc6f      	bgt.n	8005a0c <_dtoa_r+0x96c>
 800592c:	9b07      	ldr	r3, [sp, #28]
 800592e:	2b02      	cmp	r3, #2
 8005930:	dc49      	bgt.n	80059c6 <_dtoa_r+0x926>
 8005932:	e06b      	b.n	8005a0c <_dtoa_r+0x96c>
 8005934:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005936:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800593a:	e73c      	b.n	80057b6 <_dtoa_r+0x716>
 800593c:	3fe00000 	.word	0x3fe00000
 8005940:	40240000 	.word	0x40240000
 8005944:	9b03      	ldr	r3, [sp, #12]
 8005946:	1e5c      	subs	r4, r3, #1
 8005948:	9b08      	ldr	r3, [sp, #32]
 800594a:	42a3      	cmp	r3, r4
 800594c:	db09      	blt.n	8005962 <_dtoa_r+0x8c2>
 800594e:	1b1c      	subs	r4, r3, r4
 8005950:	9b03      	ldr	r3, [sp, #12]
 8005952:	2b00      	cmp	r3, #0
 8005954:	f6bf af30 	bge.w	80057b8 <_dtoa_r+0x718>
 8005958:	9b00      	ldr	r3, [sp, #0]
 800595a:	9a03      	ldr	r2, [sp, #12]
 800595c:	1a9e      	subs	r6, r3, r2
 800595e:	2300      	movs	r3, #0
 8005960:	e72b      	b.n	80057ba <_dtoa_r+0x71a>
 8005962:	9b08      	ldr	r3, [sp, #32]
 8005964:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005966:	9408      	str	r4, [sp, #32]
 8005968:	1ae3      	subs	r3, r4, r3
 800596a:	441a      	add	r2, r3
 800596c:	9e00      	ldr	r6, [sp, #0]
 800596e:	9b03      	ldr	r3, [sp, #12]
 8005970:	920d      	str	r2, [sp, #52]	@ 0x34
 8005972:	2400      	movs	r4, #0
 8005974:	e721      	b.n	80057ba <_dtoa_r+0x71a>
 8005976:	9c08      	ldr	r4, [sp, #32]
 8005978:	9e00      	ldr	r6, [sp, #0]
 800597a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800597c:	e728      	b.n	80057d0 <_dtoa_r+0x730>
 800597e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8005982:	e751      	b.n	8005828 <_dtoa_r+0x788>
 8005984:	9a08      	ldr	r2, [sp, #32]
 8005986:	9902      	ldr	r1, [sp, #8]
 8005988:	e750      	b.n	800582c <_dtoa_r+0x78c>
 800598a:	f8cd 8008 	str.w	r8, [sp, #8]
 800598e:	e751      	b.n	8005834 <_dtoa_r+0x794>
 8005990:	2300      	movs	r3, #0
 8005992:	e779      	b.n	8005888 <_dtoa_r+0x7e8>
 8005994:	9b04      	ldr	r3, [sp, #16]
 8005996:	e777      	b.n	8005888 <_dtoa_r+0x7e8>
 8005998:	2300      	movs	r3, #0
 800599a:	9308      	str	r3, [sp, #32]
 800599c:	e779      	b.n	8005892 <_dtoa_r+0x7f2>
 800599e:	d093      	beq.n	80058c8 <_dtoa_r+0x828>
 80059a0:	9a00      	ldr	r2, [sp, #0]
 80059a2:	331c      	adds	r3, #28
 80059a4:	441a      	add	r2, r3
 80059a6:	9200      	str	r2, [sp, #0]
 80059a8:	9a06      	ldr	r2, [sp, #24]
 80059aa:	441a      	add	r2, r3
 80059ac:	441e      	add	r6, r3
 80059ae:	9206      	str	r2, [sp, #24]
 80059b0:	e78a      	b.n	80058c8 <_dtoa_r+0x828>
 80059b2:	4603      	mov	r3, r0
 80059b4:	e7f4      	b.n	80059a0 <_dtoa_r+0x900>
 80059b6:	9b03      	ldr	r3, [sp, #12]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	46b8      	mov	r8, r7
 80059bc:	dc20      	bgt.n	8005a00 <_dtoa_r+0x960>
 80059be:	469b      	mov	fp, r3
 80059c0:	9b07      	ldr	r3, [sp, #28]
 80059c2:	2b02      	cmp	r3, #2
 80059c4:	dd1e      	ble.n	8005a04 <_dtoa_r+0x964>
 80059c6:	f1bb 0f00 	cmp.w	fp, #0
 80059ca:	f47f adb1 	bne.w	8005530 <_dtoa_r+0x490>
 80059ce:	4621      	mov	r1, r4
 80059d0:	465b      	mov	r3, fp
 80059d2:	2205      	movs	r2, #5
 80059d4:	4648      	mov	r0, r9
 80059d6:	f000 fa95 	bl	8005f04 <__multadd>
 80059da:	4601      	mov	r1, r0
 80059dc:	4604      	mov	r4, r0
 80059de:	9802      	ldr	r0, [sp, #8]
 80059e0:	f000 fca0 	bl	8006324 <__mcmp>
 80059e4:	2800      	cmp	r0, #0
 80059e6:	f77f ada3 	ble.w	8005530 <_dtoa_r+0x490>
 80059ea:	4656      	mov	r6, sl
 80059ec:	2331      	movs	r3, #49	@ 0x31
 80059ee:	f806 3b01 	strb.w	r3, [r6], #1
 80059f2:	f108 0801 	add.w	r8, r8, #1
 80059f6:	e59f      	b.n	8005538 <_dtoa_r+0x498>
 80059f8:	9c03      	ldr	r4, [sp, #12]
 80059fa:	46b8      	mov	r8, r7
 80059fc:	4625      	mov	r5, r4
 80059fe:	e7f4      	b.n	80059ea <_dtoa_r+0x94a>
 8005a00:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8005a04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	f000 8101 	beq.w	8005c0e <_dtoa_r+0xb6e>
 8005a0c:	2e00      	cmp	r6, #0
 8005a0e:	dd05      	ble.n	8005a1c <_dtoa_r+0x97c>
 8005a10:	4629      	mov	r1, r5
 8005a12:	4632      	mov	r2, r6
 8005a14:	4648      	mov	r0, r9
 8005a16:	f000 fc19 	bl	800624c <__lshift>
 8005a1a:	4605      	mov	r5, r0
 8005a1c:	9b08      	ldr	r3, [sp, #32]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d05c      	beq.n	8005adc <_dtoa_r+0xa3c>
 8005a22:	6869      	ldr	r1, [r5, #4]
 8005a24:	4648      	mov	r0, r9
 8005a26:	f000 fa0b 	bl	8005e40 <_Balloc>
 8005a2a:	4606      	mov	r6, r0
 8005a2c:	b928      	cbnz	r0, 8005a3a <_dtoa_r+0x99a>
 8005a2e:	4b82      	ldr	r3, [pc, #520]	@ (8005c38 <_dtoa_r+0xb98>)
 8005a30:	4602      	mov	r2, r0
 8005a32:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005a36:	f7ff bb4a 	b.w	80050ce <_dtoa_r+0x2e>
 8005a3a:	692a      	ldr	r2, [r5, #16]
 8005a3c:	3202      	adds	r2, #2
 8005a3e:	0092      	lsls	r2, r2, #2
 8005a40:	f105 010c 	add.w	r1, r5, #12
 8005a44:	300c      	adds	r0, #12
 8005a46:	f7ff fa92 	bl	8004f6e <memcpy>
 8005a4a:	2201      	movs	r2, #1
 8005a4c:	4631      	mov	r1, r6
 8005a4e:	4648      	mov	r0, r9
 8005a50:	f000 fbfc 	bl	800624c <__lshift>
 8005a54:	f10a 0301 	add.w	r3, sl, #1
 8005a58:	9300      	str	r3, [sp, #0]
 8005a5a:	eb0a 030b 	add.w	r3, sl, fp
 8005a5e:	9308      	str	r3, [sp, #32]
 8005a60:	9b04      	ldr	r3, [sp, #16]
 8005a62:	f003 0301 	and.w	r3, r3, #1
 8005a66:	462f      	mov	r7, r5
 8005a68:	9306      	str	r3, [sp, #24]
 8005a6a:	4605      	mov	r5, r0
 8005a6c:	9b00      	ldr	r3, [sp, #0]
 8005a6e:	9802      	ldr	r0, [sp, #8]
 8005a70:	4621      	mov	r1, r4
 8005a72:	f103 3bff 	add.w	fp, r3, #4294967295
 8005a76:	f7ff fa88 	bl	8004f8a <quorem>
 8005a7a:	4603      	mov	r3, r0
 8005a7c:	3330      	adds	r3, #48	@ 0x30
 8005a7e:	9003      	str	r0, [sp, #12]
 8005a80:	4639      	mov	r1, r7
 8005a82:	9802      	ldr	r0, [sp, #8]
 8005a84:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a86:	f000 fc4d 	bl	8006324 <__mcmp>
 8005a8a:	462a      	mov	r2, r5
 8005a8c:	9004      	str	r0, [sp, #16]
 8005a8e:	4621      	mov	r1, r4
 8005a90:	4648      	mov	r0, r9
 8005a92:	f000 fc63 	bl	800635c <__mdiff>
 8005a96:	68c2      	ldr	r2, [r0, #12]
 8005a98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a9a:	4606      	mov	r6, r0
 8005a9c:	bb02      	cbnz	r2, 8005ae0 <_dtoa_r+0xa40>
 8005a9e:	4601      	mov	r1, r0
 8005aa0:	9802      	ldr	r0, [sp, #8]
 8005aa2:	f000 fc3f 	bl	8006324 <__mcmp>
 8005aa6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005aa8:	4602      	mov	r2, r0
 8005aaa:	4631      	mov	r1, r6
 8005aac:	4648      	mov	r0, r9
 8005aae:	920c      	str	r2, [sp, #48]	@ 0x30
 8005ab0:	9309      	str	r3, [sp, #36]	@ 0x24
 8005ab2:	f000 fa05 	bl	8005ec0 <_Bfree>
 8005ab6:	9b07      	ldr	r3, [sp, #28]
 8005ab8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005aba:	9e00      	ldr	r6, [sp, #0]
 8005abc:	ea42 0103 	orr.w	r1, r2, r3
 8005ac0:	9b06      	ldr	r3, [sp, #24]
 8005ac2:	4319      	orrs	r1, r3
 8005ac4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ac6:	d10d      	bne.n	8005ae4 <_dtoa_r+0xa44>
 8005ac8:	2b39      	cmp	r3, #57	@ 0x39
 8005aca:	d027      	beq.n	8005b1c <_dtoa_r+0xa7c>
 8005acc:	9a04      	ldr	r2, [sp, #16]
 8005ace:	2a00      	cmp	r2, #0
 8005ad0:	dd01      	ble.n	8005ad6 <_dtoa_r+0xa36>
 8005ad2:	9b03      	ldr	r3, [sp, #12]
 8005ad4:	3331      	adds	r3, #49	@ 0x31
 8005ad6:	f88b 3000 	strb.w	r3, [fp]
 8005ada:	e52e      	b.n	800553a <_dtoa_r+0x49a>
 8005adc:	4628      	mov	r0, r5
 8005ade:	e7b9      	b.n	8005a54 <_dtoa_r+0x9b4>
 8005ae0:	2201      	movs	r2, #1
 8005ae2:	e7e2      	b.n	8005aaa <_dtoa_r+0xa0a>
 8005ae4:	9904      	ldr	r1, [sp, #16]
 8005ae6:	2900      	cmp	r1, #0
 8005ae8:	db04      	blt.n	8005af4 <_dtoa_r+0xa54>
 8005aea:	9807      	ldr	r0, [sp, #28]
 8005aec:	4301      	orrs	r1, r0
 8005aee:	9806      	ldr	r0, [sp, #24]
 8005af0:	4301      	orrs	r1, r0
 8005af2:	d120      	bne.n	8005b36 <_dtoa_r+0xa96>
 8005af4:	2a00      	cmp	r2, #0
 8005af6:	ddee      	ble.n	8005ad6 <_dtoa_r+0xa36>
 8005af8:	9902      	ldr	r1, [sp, #8]
 8005afa:	9300      	str	r3, [sp, #0]
 8005afc:	2201      	movs	r2, #1
 8005afe:	4648      	mov	r0, r9
 8005b00:	f000 fba4 	bl	800624c <__lshift>
 8005b04:	4621      	mov	r1, r4
 8005b06:	9002      	str	r0, [sp, #8]
 8005b08:	f000 fc0c 	bl	8006324 <__mcmp>
 8005b0c:	2800      	cmp	r0, #0
 8005b0e:	9b00      	ldr	r3, [sp, #0]
 8005b10:	dc02      	bgt.n	8005b18 <_dtoa_r+0xa78>
 8005b12:	d1e0      	bne.n	8005ad6 <_dtoa_r+0xa36>
 8005b14:	07da      	lsls	r2, r3, #31
 8005b16:	d5de      	bpl.n	8005ad6 <_dtoa_r+0xa36>
 8005b18:	2b39      	cmp	r3, #57	@ 0x39
 8005b1a:	d1da      	bne.n	8005ad2 <_dtoa_r+0xa32>
 8005b1c:	2339      	movs	r3, #57	@ 0x39
 8005b1e:	f88b 3000 	strb.w	r3, [fp]
 8005b22:	4633      	mov	r3, r6
 8005b24:	461e      	mov	r6, r3
 8005b26:	3b01      	subs	r3, #1
 8005b28:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005b2c:	2a39      	cmp	r2, #57	@ 0x39
 8005b2e:	d04e      	beq.n	8005bce <_dtoa_r+0xb2e>
 8005b30:	3201      	adds	r2, #1
 8005b32:	701a      	strb	r2, [r3, #0]
 8005b34:	e501      	b.n	800553a <_dtoa_r+0x49a>
 8005b36:	2a00      	cmp	r2, #0
 8005b38:	dd03      	ble.n	8005b42 <_dtoa_r+0xaa2>
 8005b3a:	2b39      	cmp	r3, #57	@ 0x39
 8005b3c:	d0ee      	beq.n	8005b1c <_dtoa_r+0xa7c>
 8005b3e:	3301      	adds	r3, #1
 8005b40:	e7c9      	b.n	8005ad6 <_dtoa_r+0xa36>
 8005b42:	9a00      	ldr	r2, [sp, #0]
 8005b44:	9908      	ldr	r1, [sp, #32]
 8005b46:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005b4a:	428a      	cmp	r2, r1
 8005b4c:	d028      	beq.n	8005ba0 <_dtoa_r+0xb00>
 8005b4e:	9902      	ldr	r1, [sp, #8]
 8005b50:	2300      	movs	r3, #0
 8005b52:	220a      	movs	r2, #10
 8005b54:	4648      	mov	r0, r9
 8005b56:	f000 f9d5 	bl	8005f04 <__multadd>
 8005b5a:	42af      	cmp	r7, r5
 8005b5c:	9002      	str	r0, [sp, #8]
 8005b5e:	f04f 0300 	mov.w	r3, #0
 8005b62:	f04f 020a 	mov.w	r2, #10
 8005b66:	4639      	mov	r1, r7
 8005b68:	4648      	mov	r0, r9
 8005b6a:	d107      	bne.n	8005b7c <_dtoa_r+0xadc>
 8005b6c:	f000 f9ca 	bl	8005f04 <__multadd>
 8005b70:	4607      	mov	r7, r0
 8005b72:	4605      	mov	r5, r0
 8005b74:	9b00      	ldr	r3, [sp, #0]
 8005b76:	3301      	adds	r3, #1
 8005b78:	9300      	str	r3, [sp, #0]
 8005b7a:	e777      	b.n	8005a6c <_dtoa_r+0x9cc>
 8005b7c:	f000 f9c2 	bl	8005f04 <__multadd>
 8005b80:	4629      	mov	r1, r5
 8005b82:	4607      	mov	r7, r0
 8005b84:	2300      	movs	r3, #0
 8005b86:	220a      	movs	r2, #10
 8005b88:	4648      	mov	r0, r9
 8005b8a:	f000 f9bb 	bl	8005f04 <__multadd>
 8005b8e:	4605      	mov	r5, r0
 8005b90:	e7f0      	b.n	8005b74 <_dtoa_r+0xad4>
 8005b92:	f1bb 0f00 	cmp.w	fp, #0
 8005b96:	bfcc      	ite	gt
 8005b98:	465e      	movgt	r6, fp
 8005b9a:	2601      	movle	r6, #1
 8005b9c:	4456      	add	r6, sl
 8005b9e:	2700      	movs	r7, #0
 8005ba0:	9902      	ldr	r1, [sp, #8]
 8005ba2:	9300      	str	r3, [sp, #0]
 8005ba4:	2201      	movs	r2, #1
 8005ba6:	4648      	mov	r0, r9
 8005ba8:	f000 fb50 	bl	800624c <__lshift>
 8005bac:	4621      	mov	r1, r4
 8005bae:	9002      	str	r0, [sp, #8]
 8005bb0:	f000 fbb8 	bl	8006324 <__mcmp>
 8005bb4:	2800      	cmp	r0, #0
 8005bb6:	dcb4      	bgt.n	8005b22 <_dtoa_r+0xa82>
 8005bb8:	d102      	bne.n	8005bc0 <_dtoa_r+0xb20>
 8005bba:	9b00      	ldr	r3, [sp, #0]
 8005bbc:	07db      	lsls	r3, r3, #31
 8005bbe:	d4b0      	bmi.n	8005b22 <_dtoa_r+0xa82>
 8005bc0:	4633      	mov	r3, r6
 8005bc2:	461e      	mov	r6, r3
 8005bc4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005bc8:	2a30      	cmp	r2, #48	@ 0x30
 8005bca:	d0fa      	beq.n	8005bc2 <_dtoa_r+0xb22>
 8005bcc:	e4b5      	b.n	800553a <_dtoa_r+0x49a>
 8005bce:	459a      	cmp	sl, r3
 8005bd0:	d1a8      	bne.n	8005b24 <_dtoa_r+0xa84>
 8005bd2:	2331      	movs	r3, #49	@ 0x31
 8005bd4:	f108 0801 	add.w	r8, r8, #1
 8005bd8:	f88a 3000 	strb.w	r3, [sl]
 8005bdc:	e4ad      	b.n	800553a <_dtoa_r+0x49a>
 8005bde:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005be0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8005c3c <_dtoa_r+0xb9c>
 8005be4:	b11b      	cbz	r3, 8005bee <_dtoa_r+0xb4e>
 8005be6:	f10a 0308 	add.w	r3, sl, #8
 8005bea:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8005bec:	6013      	str	r3, [r2, #0]
 8005bee:	4650      	mov	r0, sl
 8005bf0:	b017      	add	sp, #92	@ 0x5c
 8005bf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bf6:	9b07      	ldr	r3, [sp, #28]
 8005bf8:	2b01      	cmp	r3, #1
 8005bfa:	f77f ae2e 	ble.w	800585a <_dtoa_r+0x7ba>
 8005bfe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005c00:	9308      	str	r3, [sp, #32]
 8005c02:	2001      	movs	r0, #1
 8005c04:	e64d      	b.n	80058a2 <_dtoa_r+0x802>
 8005c06:	f1bb 0f00 	cmp.w	fp, #0
 8005c0a:	f77f aed9 	ble.w	80059c0 <_dtoa_r+0x920>
 8005c0e:	4656      	mov	r6, sl
 8005c10:	9802      	ldr	r0, [sp, #8]
 8005c12:	4621      	mov	r1, r4
 8005c14:	f7ff f9b9 	bl	8004f8a <quorem>
 8005c18:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8005c1c:	f806 3b01 	strb.w	r3, [r6], #1
 8005c20:	eba6 020a 	sub.w	r2, r6, sl
 8005c24:	4593      	cmp	fp, r2
 8005c26:	ddb4      	ble.n	8005b92 <_dtoa_r+0xaf2>
 8005c28:	9902      	ldr	r1, [sp, #8]
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	220a      	movs	r2, #10
 8005c2e:	4648      	mov	r0, r9
 8005c30:	f000 f968 	bl	8005f04 <__multadd>
 8005c34:	9002      	str	r0, [sp, #8]
 8005c36:	e7eb      	b.n	8005c10 <_dtoa_r+0xb70>
 8005c38:	08008384 	.word	0x08008384
 8005c3c:	08008308 	.word	0x08008308

08005c40 <_free_r>:
 8005c40:	b538      	push	{r3, r4, r5, lr}
 8005c42:	4605      	mov	r5, r0
 8005c44:	2900      	cmp	r1, #0
 8005c46:	d041      	beq.n	8005ccc <_free_r+0x8c>
 8005c48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c4c:	1f0c      	subs	r4, r1, #4
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	bfb8      	it	lt
 8005c52:	18e4      	addlt	r4, r4, r3
 8005c54:	f000 f8e8 	bl	8005e28 <__malloc_lock>
 8005c58:	4a1d      	ldr	r2, [pc, #116]	@ (8005cd0 <_free_r+0x90>)
 8005c5a:	6813      	ldr	r3, [r2, #0]
 8005c5c:	b933      	cbnz	r3, 8005c6c <_free_r+0x2c>
 8005c5e:	6063      	str	r3, [r4, #4]
 8005c60:	6014      	str	r4, [r2, #0]
 8005c62:	4628      	mov	r0, r5
 8005c64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005c68:	f000 b8e4 	b.w	8005e34 <__malloc_unlock>
 8005c6c:	42a3      	cmp	r3, r4
 8005c6e:	d908      	bls.n	8005c82 <_free_r+0x42>
 8005c70:	6820      	ldr	r0, [r4, #0]
 8005c72:	1821      	adds	r1, r4, r0
 8005c74:	428b      	cmp	r3, r1
 8005c76:	bf01      	itttt	eq
 8005c78:	6819      	ldreq	r1, [r3, #0]
 8005c7a:	685b      	ldreq	r3, [r3, #4]
 8005c7c:	1809      	addeq	r1, r1, r0
 8005c7e:	6021      	streq	r1, [r4, #0]
 8005c80:	e7ed      	b.n	8005c5e <_free_r+0x1e>
 8005c82:	461a      	mov	r2, r3
 8005c84:	685b      	ldr	r3, [r3, #4]
 8005c86:	b10b      	cbz	r3, 8005c8c <_free_r+0x4c>
 8005c88:	42a3      	cmp	r3, r4
 8005c8a:	d9fa      	bls.n	8005c82 <_free_r+0x42>
 8005c8c:	6811      	ldr	r1, [r2, #0]
 8005c8e:	1850      	adds	r0, r2, r1
 8005c90:	42a0      	cmp	r0, r4
 8005c92:	d10b      	bne.n	8005cac <_free_r+0x6c>
 8005c94:	6820      	ldr	r0, [r4, #0]
 8005c96:	4401      	add	r1, r0
 8005c98:	1850      	adds	r0, r2, r1
 8005c9a:	4283      	cmp	r3, r0
 8005c9c:	6011      	str	r1, [r2, #0]
 8005c9e:	d1e0      	bne.n	8005c62 <_free_r+0x22>
 8005ca0:	6818      	ldr	r0, [r3, #0]
 8005ca2:	685b      	ldr	r3, [r3, #4]
 8005ca4:	6053      	str	r3, [r2, #4]
 8005ca6:	4408      	add	r0, r1
 8005ca8:	6010      	str	r0, [r2, #0]
 8005caa:	e7da      	b.n	8005c62 <_free_r+0x22>
 8005cac:	d902      	bls.n	8005cb4 <_free_r+0x74>
 8005cae:	230c      	movs	r3, #12
 8005cb0:	602b      	str	r3, [r5, #0]
 8005cb2:	e7d6      	b.n	8005c62 <_free_r+0x22>
 8005cb4:	6820      	ldr	r0, [r4, #0]
 8005cb6:	1821      	adds	r1, r4, r0
 8005cb8:	428b      	cmp	r3, r1
 8005cba:	bf04      	itt	eq
 8005cbc:	6819      	ldreq	r1, [r3, #0]
 8005cbe:	685b      	ldreq	r3, [r3, #4]
 8005cc0:	6063      	str	r3, [r4, #4]
 8005cc2:	bf04      	itt	eq
 8005cc4:	1809      	addeq	r1, r1, r0
 8005cc6:	6021      	streq	r1, [r4, #0]
 8005cc8:	6054      	str	r4, [r2, #4]
 8005cca:	e7ca      	b.n	8005c62 <_free_r+0x22>
 8005ccc:	bd38      	pop	{r3, r4, r5, pc}
 8005cce:	bf00      	nop
 8005cd0:	2002f2ac 	.word	0x2002f2ac

08005cd4 <malloc>:
 8005cd4:	4b02      	ldr	r3, [pc, #8]	@ (8005ce0 <malloc+0xc>)
 8005cd6:	4601      	mov	r1, r0
 8005cd8:	6818      	ldr	r0, [r3, #0]
 8005cda:	f000 b825 	b.w	8005d28 <_malloc_r>
 8005cde:	bf00      	nop
 8005ce0:	20000028 	.word	0x20000028

08005ce4 <sbrk_aligned>:
 8005ce4:	b570      	push	{r4, r5, r6, lr}
 8005ce6:	4e0f      	ldr	r6, [pc, #60]	@ (8005d24 <sbrk_aligned+0x40>)
 8005ce8:	460c      	mov	r4, r1
 8005cea:	6831      	ldr	r1, [r6, #0]
 8005cec:	4605      	mov	r5, r0
 8005cee:	b911      	cbnz	r1, 8005cf6 <sbrk_aligned+0x12>
 8005cf0:	f000 fe3e 	bl	8006970 <_sbrk_r>
 8005cf4:	6030      	str	r0, [r6, #0]
 8005cf6:	4621      	mov	r1, r4
 8005cf8:	4628      	mov	r0, r5
 8005cfa:	f000 fe39 	bl	8006970 <_sbrk_r>
 8005cfe:	1c43      	adds	r3, r0, #1
 8005d00:	d103      	bne.n	8005d0a <sbrk_aligned+0x26>
 8005d02:	f04f 34ff 	mov.w	r4, #4294967295
 8005d06:	4620      	mov	r0, r4
 8005d08:	bd70      	pop	{r4, r5, r6, pc}
 8005d0a:	1cc4      	adds	r4, r0, #3
 8005d0c:	f024 0403 	bic.w	r4, r4, #3
 8005d10:	42a0      	cmp	r0, r4
 8005d12:	d0f8      	beq.n	8005d06 <sbrk_aligned+0x22>
 8005d14:	1a21      	subs	r1, r4, r0
 8005d16:	4628      	mov	r0, r5
 8005d18:	f000 fe2a 	bl	8006970 <_sbrk_r>
 8005d1c:	3001      	adds	r0, #1
 8005d1e:	d1f2      	bne.n	8005d06 <sbrk_aligned+0x22>
 8005d20:	e7ef      	b.n	8005d02 <sbrk_aligned+0x1e>
 8005d22:	bf00      	nop
 8005d24:	2002f2a8 	.word	0x2002f2a8

08005d28 <_malloc_r>:
 8005d28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d2c:	1ccd      	adds	r5, r1, #3
 8005d2e:	f025 0503 	bic.w	r5, r5, #3
 8005d32:	3508      	adds	r5, #8
 8005d34:	2d0c      	cmp	r5, #12
 8005d36:	bf38      	it	cc
 8005d38:	250c      	movcc	r5, #12
 8005d3a:	2d00      	cmp	r5, #0
 8005d3c:	4606      	mov	r6, r0
 8005d3e:	db01      	blt.n	8005d44 <_malloc_r+0x1c>
 8005d40:	42a9      	cmp	r1, r5
 8005d42:	d904      	bls.n	8005d4e <_malloc_r+0x26>
 8005d44:	230c      	movs	r3, #12
 8005d46:	6033      	str	r3, [r6, #0]
 8005d48:	2000      	movs	r0, #0
 8005d4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d4e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005e24 <_malloc_r+0xfc>
 8005d52:	f000 f869 	bl	8005e28 <__malloc_lock>
 8005d56:	f8d8 3000 	ldr.w	r3, [r8]
 8005d5a:	461c      	mov	r4, r3
 8005d5c:	bb44      	cbnz	r4, 8005db0 <_malloc_r+0x88>
 8005d5e:	4629      	mov	r1, r5
 8005d60:	4630      	mov	r0, r6
 8005d62:	f7ff ffbf 	bl	8005ce4 <sbrk_aligned>
 8005d66:	1c43      	adds	r3, r0, #1
 8005d68:	4604      	mov	r4, r0
 8005d6a:	d158      	bne.n	8005e1e <_malloc_r+0xf6>
 8005d6c:	f8d8 4000 	ldr.w	r4, [r8]
 8005d70:	4627      	mov	r7, r4
 8005d72:	2f00      	cmp	r7, #0
 8005d74:	d143      	bne.n	8005dfe <_malloc_r+0xd6>
 8005d76:	2c00      	cmp	r4, #0
 8005d78:	d04b      	beq.n	8005e12 <_malloc_r+0xea>
 8005d7a:	6823      	ldr	r3, [r4, #0]
 8005d7c:	4639      	mov	r1, r7
 8005d7e:	4630      	mov	r0, r6
 8005d80:	eb04 0903 	add.w	r9, r4, r3
 8005d84:	f000 fdf4 	bl	8006970 <_sbrk_r>
 8005d88:	4581      	cmp	r9, r0
 8005d8a:	d142      	bne.n	8005e12 <_malloc_r+0xea>
 8005d8c:	6821      	ldr	r1, [r4, #0]
 8005d8e:	1a6d      	subs	r5, r5, r1
 8005d90:	4629      	mov	r1, r5
 8005d92:	4630      	mov	r0, r6
 8005d94:	f7ff ffa6 	bl	8005ce4 <sbrk_aligned>
 8005d98:	3001      	adds	r0, #1
 8005d9a:	d03a      	beq.n	8005e12 <_malloc_r+0xea>
 8005d9c:	6823      	ldr	r3, [r4, #0]
 8005d9e:	442b      	add	r3, r5
 8005da0:	6023      	str	r3, [r4, #0]
 8005da2:	f8d8 3000 	ldr.w	r3, [r8]
 8005da6:	685a      	ldr	r2, [r3, #4]
 8005da8:	bb62      	cbnz	r2, 8005e04 <_malloc_r+0xdc>
 8005daa:	f8c8 7000 	str.w	r7, [r8]
 8005dae:	e00f      	b.n	8005dd0 <_malloc_r+0xa8>
 8005db0:	6822      	ldr	r2, [r4, #0]
 8005db2:	1b52      	subs	r2, r2, r5
 8005db4:	d420      	bmi.n	8005df8 <_malloc_r+0xd0>
 8005db6:	2a0b      	cmp	r2, #11
 8005db8:	d917      	bls.n	8005dea <_malloc_r+0xc2>
 8005dba:	1961      	adds	r1, r4, r5
 8005dbc:	42a3      	cmp	r3, r4
 8005dbe:	6025      	str	r5, [r4, #0]
 8005dc0:	bf18      	it	ne
 8005dc2:	6059      	strne	r1, [r3, #4]
 8005dc4:	6863      	ldr	r3, [r4, #4]
 8005dc6:	bf08      	it	eq
 8005dc8:	f8c8 1000 	streq.w	r1, [r8]
 8005dcc:	5162      	str	r2, [r4, r5]
 8005dce:	604b      	str	r3, [r1, #4]
 8005dd0:	4630      	mov	r0, r6
 8005dd2:	f000 f82f 	bl	8005e34 <__malloc_unlock>
 8005dd6:	f104 000b 	add.w	r0, r4, #11
 8005dda:	1d23      	adds	r3, r4, #4
 8005ddc:	f020 0007 	bic.w	r0, r0, #7
 8005de0:	1ac2      	subs	r2, r0, r3
 8005de2:	bf1c      	itt	ne
 8005de4:	1a1b      	subne	r3, r3, r0
 8005de6:	50a3      	strne	r3, [r4, r2]
 8005de8:	e7af      	b.n	8005d4a <_malloc_r+0x22>
 8005dea:	6862      	ldr	r2, [r4, #4]
 8005dec:	42a3      	cmp	r3, r4
 8005dee:	bf0c      	ite	eq
 8005df0:	f8c8 2000 	streq.w	r2, [r8]
 8005df4:	605a      	strne	r2, [r3, #4]
 8005df6:	e7eb      	b.n	8005dd0 <_malloc_r+0xa8>
 8005df8:	4623      	mov	r3, r4
 8005dfa:	6864      	ldr	r4, [r4, #4]
 8005dfc:	e7ae      	b.n	8005d5c <_malloc_r+0x34>
 8005dfe:	463c      	mov	r4, r7
 8005e00:	687f      	ldr	r7, [r7, #4]
 8005e02:	e7b6      	b.n	8005d72 <_malloc_r+0x4a>
 8005e04:	461a      	mov	r2, r3
 8005e06:	685b      	ldr	r3, [r3, #4]
 8005e08:	42a3      	cmp	r3, r4
 8005e0a:	d1fb      	bne.n	8005e04 <_malloc_r+0xdc>
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	6053      	str	r3, [r2, #4]
 8005e10:	e7de      	b.n	8005dd0 <_malloc_r+0xa8>
 8005e12:	230c      	movs	r3, #12
 8005e14:	6033      	str	r3, [r6, #0]
 8005e16:	4630      	mov	r0, r6
 8005e18:	f000 f80c 	bl	8005e34 <__malloc_unlock>
 8005e1c:	e794      	b.n	8005d48 <_malloc_r+0x20>
 8005e1e:	6005      	str	r5, [r0, #0]
 8005e20:	e7d6      	b.n	8005dd0 <_malloc_r+0xa8>
 8005e22:	bf00      	nop
 8005e24:	2002f2ac 	.word	0x2002f2ac

08005e28 <__malloc_lock>:
 8005e28:	4801      	ldr	r0, [pc, #4]	@ (8005e30 <__malloc_lock+0x8>)
 8005e2a:	f7ff b89e 	b.w	8004f6a <__retarget_lock_acquire_recursive>
 8005e2e:	bf00      	nop
 8005e30:	2002f2a4 	.word	0x2002f2a4

08005e34 <__malloc_unlock>:
 8005e34:	4801      	ldr	r0, [pc, #4]	@ (8005e3c <__malloc_unlock+0x8>)
 8005e36:	f7ff b899 	b.w	8004f6c <__retarget_lock_release_recursive>
 8005e3a:	bf00      	nop
 8005e3c:	2002f2a4 	.word	0x2002f2a4

08005e40 <_Balloc>:
 8005e40:	b570      	push	{r4, r5, r6, lr}
 8005e42:	69c6      	ldr	r6, [r0, #28]
 8005e44:	4604      	mov	r4, r0
 8005e46:	460d      	mov	r5, r1
 8005e48:	b976      	cbnz	r6, 8005e68 <_Balloc+0x28>
 8005e4a:	2010      	movs	r0, #16
 8005e4c:	f7ff ff42 	bl	8005cd4 <malloc>
 8005e50:	4602      	mov	r2, r0
 8005e52:	61e0      	str	r0, [r4, #28]
 8005e54:	b920      	cbnz	r0, 8005e60 <_Balloc+0x20>
 8005e56:	4b18      	ldr	r3, [pc, #96]	@ (8005eb8 <_Balloc+0x78>)
 8005e58:	4818      	ldr	r0, [pc, #96]	@ (8005ebc <_Balloc+0x7c>)
 8005e5a:	216b      	movs	r1, #107	@ 0x6b
 8005e5c:	f000 fd98 	bl	8006990 <__assert_func>
 8005e60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005e64:	6006      	str	r6, [r0, #0]
 8005e66:	60c6      	str	r6, [r0, #12]
 8005e68:	69e6      	ldr	r6, [r4, #28]
 8005e6a:	68f3      	ldr	r3, [r6, #12]
 8005e6c:	b183      	cbz	r3, 8005e90 <_Balloc+0x50>
 8005e6e:	69e3      	ldr	r3, [r4, #28]
 8005e70:	68db      	ldr	r3, [r3, #12]
 8005e72:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005e76:	b9b8      	cbnz	r0, 8005ea8 <_Balloc+0x68>
 8005e78:	2101      	movs	r1, #1
 8005e7a:	fa01 f605 	lsl.w	r6, r1, r5
 8005e7e:	1d72      	adds	r2, r6, #5
 8005e80:	0092      	lsls	r2, r2, #2
 8005e82:	4620      	mov	r0, r4
 8005e84:	f000 fda2 	bl	80069cc <_calloc_r>
 8005e88:	b160      	cbz	r0, 8005ea4 <_Balloc+0x64>
 8005e8a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005e8e:	e00e      	b.n	8005eae <_Balloc+0x6e>
 8005e90:	2221      	movs	r2, #33	@ 0x21
 8005e92:	2104      	movs	r1, #4
 8005e94:	4620      	mov	r0, r4
 8005e96:	f000 fd99 	bl	80069cc <_calloc_r>
 8005e9a:	69e3      	ldr	r3, [r4, #28]
 8005e9c:	60f0      	str	r0, [r6, #12]
 8005e9e:	68db      	ldr	r3, [r3, #12]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d1e4      	bne.n	8005e6e <_Balloc+0x2e>
 8005ea4:	2000      	movs	r0, #0
 8005ea6:	bd70      	pop	{r4, r5, r6, pc}
 8005ea8:	6802      	ldr	r2, [r0, #0]
 8005eaa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005eae:	2300      	movs	r3, #0
 8005eb0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005eb4:	e7f7      	b.n	8005ea6 <_Balloc+0x66>
 8005eb6:	bf00      	nop
 8005eb8:	08008315 	.word	0x08008315
 8005ebc:	08008395 	.word	0x08008395

08005ec0 <_Bfree>:
 8005ec0:	b570      	push	{r4, r5, r6, lr}
 8005ec2:	69c6      	ldr	r6, [r0, #28]
 8005ec4:	4605      	mov	r5, r0
 8005ec6:	460c      	mov	r4, r1
 8005ec8:	b976      	cbnz	r6, 8005ee8 <_Bfree+0x28>
 8005eca:	2010      	movs	r0, #16
 8005ecc:	f7ff ff02 	bl	8005cd4 <malloc>
 8005ed0:	4602      	mov	r2, r0
 8005ed2:	61e8      	str	r0, [r5, #28]
 8005ed4:	b920      	cbnz	r0, 8005ee0 <_Bfree+0x20>
 8005ed6:	4b09      	ldr	r3, [pc, #36]	@ (8005efc <_Bfree+0x3c>)
 8005ed8:	4809      	ldr	r0, [pc, #36]	@ (8005f00 <_Bfree+0x40>)
 8005eda:	218f      	movs	r1, #143	@ 0x8f
 8005edc:	f000 fd58 	bl	8006990 <__assert_func>
 8005ee0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005ee4:	6006      	str	r6, [r0, #0]
 8005ee6:	60c6      	str	r6, [r0, #12]
 8005ee8:	b13c      	cbz	r4, 8005efa <_Bfree+0x3a>
 8005eea:	69eb      	ldr	r3, [r5, #28]
 8005eec:	6862      	ldr	r2, [r4, #4]
 8005eee:	68db      	ldr	r3, [r3, #12]
 8005ef0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005ef4:	6021      	str	r1, [r4, #0]
 8005ef6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005efa:	bd70      	pop	{r4, r5, r6, pc}
 8005efc:	08008315 	.word	0x08008315
 8005f00:	08008395 	.word	0x08008395

08005f04 <__multadd>:
 8005f04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f08:	690d      	ldr	r5, [r1, #16]
 8005f0a:	4607      	mov	r7, r0
 8005f0c:	460c      	mov	r4, r1
 8005f0e:	461e      	mov	r6, r3
 8005f10:	f101 0c14 	add.w	ip, r1, #20
 8005f14:	2000      	movs	r0, #0
 8005f16:	f8dc 3000 	ldr.w	r3, [ip]
 8005f1a:	b299      	uxth	r1, r3
 8005f1c:	fb02 6101 	mla	r1, r2, r1, r6
 8005f20:	0c1e      	lsrs	r6, r3, #16
 8005f22:	0c0b      	lsrs	r3, r1, #16
 8005f24:	fb02 3306 	mla	r3, r2, r6, r3
 8005f28:	b289      	uxth	r1, r1
 8005f2a:	3001      	adds	r0, #1
 8005f2c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005f30:	4285      	cmp	r5, r0
 8005f32:	f84c 1b04 	str.w	r1, [ip], #4
 8005f36:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005f3a:	dcec      	bgt.n	8005f16 <__multadd+0x12>
 8005f3c:	b30e      	cbz	r6, 8005f82 <__multadd+0x7e>
 8005f3e:	68a3      	ldr	r3, [r4, #8]
 8005f40:	42ab      	cmp	r3, r5
 8005f42:	dc19      	bgt.n	8005f78 <__multadd+0x74>
 8005f44:	6861      	ldr	r1, [r4, #4]
 8005f46:	4638      	mov	r0, r7
 8005f48:	3101      	adds	r1, #1
 8005f4a:	f7ff ff79 	bl	8005e40 <_Balloc>
 8005f4e:	4680      	mov	r8, r0
 8005f50:	b928      	cbnz	r0, 8005f5e <__multadd+0x5a>
 8005f52:	4602      	mov	r2, r0
 8005f54:	4b0c      	ldr	r3, [pc, #48]	@ (8005f88 <__multadd+0x84>)
 8005f56:	480d      	ldr	r0, [pc, #52]	@ (8005f8c <__multadd+0x88>)
 8005f58:	21ba      	movs	r1, #186	@ 0xba
 8005f5a:	f000 fd19 	bl	8006990 <__assert_func>
 8005f5e:	6922      	ldr	r2, [r4, #16]
 8005f60:	3202      	adds	r2, #2
 8005f62:	f104 010c 	add.w	r1, r4, #12
 8005f66:	0092      	lsls	r2, r2, #2
 8005f68:	300c      	adds	r0, #12
 8005f6a:	f7ff f800 	bl	8004f6e <memcpy>
 8005f6e:	4621      	mov	r1, r4
 8005f70:	4638      	mov	r0, r7
 8005f72:	f7ff ffa5 	bl	8005ec0 <_Bfree>
 8005f76:	4644      	mov	r4, r8
 8005f78:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005f7c:	3501      	adds	r5, #1
 8005f7e:	615e      	str	r6, [r3, #20]
 8005f80:	6125      	str	r5, [r4, #16]
 8005f82:	4620      	mov	r0, r4
 8005f84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f88:	08008384 	.word	0x08008384
 8005f8c:	08008395 	.word	0x08008395

08005f90 <__hi0bits>:
 8005f90:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8005f94:	4603      	mov	r3, r0
 8005f96:	bf36      	itet	cc
 8005f98:	0403      	lslcc	r3, r0, #16
 8005f9a:	2000      	movcs	r0, #0
 8005f9c:	2010      	movcc	r0, #16
 8005f9e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005fa2:	bf3c      	itt	cc
 8005fa4:	021b      	lslcc	r3, r3, #8
 8005fa6:	3008      	addcc	r0, #8
 8005fa8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005fac:	bf3c      	itt	cc
 8005fae:	011b      	lslcc	r3, r3, #4
 8005fb0:	3004      	addcc	r0, #4
 8005fb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fb6:	bf3c      	itt	cc
 8005fb8:	009b      	lslcc	r3, r3, #2
 8005fba:	3002      	addcc	r0, #2
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	db05      	blt.n	8005fcc <__hi0bits+0x3c>
 8005fc0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8005fc4:	f100 0001 	add.w	r0, r0, #1
 8005fc8:	bf08      	it	eq
 8005fca:	2020      	moveq	r0, #32
 8005fcc:	4770      	bx	lr

08005fce <__lo0bits>:
 8005fce:	6803      	ldr	r3, [r0, #0]
 8005fd0:	4602      	mov	r2, r0
 8005fd2:	f013 0007 	ands.w	r0, r3, #7
 8005fd6:	d00b      	beq.n	8005ff0 <__lo0bits+0x22>
 8005fd8:	07d9      	lsls	r1, r3, #31
 8005fda:	d421      	bmi.n	8006020 <__lo0bits+0x52>
 8005fdc:	0798      	lsls	r0, r3, #30
 8005fde:	bf49      	itett	mi
 8005fe0:	085b      	lsrmi	r3, r3, #1
 8005fe2:	089b      	lsrpl	r3, r3, #2
 8005fe4:	2001      	movmi	r0, #1
 8005fe6:	6013      	strmi	r3, [r2, #0]
 8005fe8:	bf5c      	itt	pl
 8005fea:	6013      	strpl	r3, [r2, #0]
 8005fec:	2002      	movpl	r0, #2
 8005fee:	4770      	bx	lr
 8005ff0:	b299      	uxth	r1, r3
 8005ff2:	b909      	cbnz	r1, 8005ff8 <__lo0bits+0x2a>
 8005ff4:	0c1b      	lsrs	r3, r3, #16
 8005ff6:	2010      	movs	r0, #16
 8005ff8:	b2d9      	uxtb	r1, r3
 8005ffa:	b909      	cbnz	r1, 8006000 <__lo0bits+0x32>
 8005ffc:	3008      	adds	r0, #8
 8005ffe:	0a1b      	lsrs	r3, r3, #8
 8006000:	0719      	lsls	r1, r3, #28
 8006002:	bf04      	itt	eq
 8006004:	091b      	lsreq	r3, r3, #4
 8006006:	3004      	addeq	r0, #4
 8006008:	0799      	lsls	r1, r3, #30
 800600a:	bf04      	itt	eq
 800600c:	089b      	lsreq	r3, r3, #2
 800600e:	3002      	addeq	r0, #2
 8006010:	07d9      	lsls	r1, r3, #31
 8006012:	d403      	bmi.n	800601c <__lo0bits+0x4e>
 8006014:	085b      	lsrs	r3, r3, #1
 8006016:	f100 0001 	add.w	r0, r0, #1
 800601a:	d003      	beq.n	8006024 <__lo0bits+0x56>
 800601c:	6013      	str	r3, [r2, #0]
 800601e:	4770      	bx	lr
 8006020:	2000      	movs	r0, #0
 8006022:	4770      	bx	lr
 8006024:	2020      	movs	r0, #32
 8006026:	4770      	bx	lr

08006028 <__i2b>:
 8006028:	b510      	push	{r4, lr}
 800602a:	460c      	mov	r4, r1
 800602c:	2101      	movs	r1, #1
 800602e:	f7ff ff07 	bl	8005e40 <_Balloc>
 8006032:	4602      	mov	r2, r0
 8006034:	b928      	cbnz	r0, 8006042 <__i2b+0x1a>
 8006036:	4b05      	ldr	r3, [pc, #20]	@ (800604c <__i2b+0x24>)
 8006038:	4805      	ldr	r0, [pc, #20]	@ (8006050 <__i2b+0x28>)
 800603a:	f240 1145 	movw	r1, #325	@ 0x145
 800603e:	f000 fca7 	bl	8006990 <__assert_func>
 8006042:	2301      	movs	r3, #1
 8006044:	6144      	str	r4, [r0, #20]
 8006046:	6103      	str	r3, [r0, #16]
 8006048:	bd10      	pop	{r4, pc}
 800604a:	bf00      	nop
 800604c:	08008384 	.word	0x08008384
 8006050:	08008395 	.word	0x08008395

08006054 <__multiply>:
 8006054:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006058:	4617      	mov	r7, r2
 800605a:	690a      	ldr	r2, [r1, #16]
 800605c:	693b      	ldr	r3, [r7, #16]
 800605e:	429a      	cmp	r2, r3
 8006060:	bfa8      	it	ge
 8006062:	463b      	movge	r3, r7
 8006064:	4689      	mov	r9, r1
 8006066:	bfa4      	itt	ge
 8006068:	460f      	movge	r7, r1
 800606a:	4699      	movge	r9, r3
 800606c:	693d      	ldr	r5, [r7, #16]
 800606e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006072:	68bb      	ldr	r3, [r7, #8]
 8006074:	6879      	ldr	r1, [r7, #4]
 8006076:	eb05 060a 	add.w	r6, r5, sl
 800607a:	42b3      	cmp	r3, r6
 800607c:	b085      	sub	sp, #20
 800607e:	bfb8      	it	lt
 8006080:	3101      	addlt	r1, #1
 8006082:	f7ff fedd 	bl	8005e40 <_Balloc>
 8006086:	b930      	cbnz	r0, 8006096 <__multiply+0x42>
 8006088:	4602      	mov	r2, r0
 800608a:	4b41      	ldr	r3, [pc, #260]	@ (8006190 <__multiply+0x13c>)
 800608c:	4841      	ldr	r0, [pc, #260]	@ (8006194 <__multiply+0x140>)
 800608e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006092:	f000 fc7d 	bl	8006990 <__assert_func>
 8006096:	f100 0414 	add.w	r4, r0, #20
 800609a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800609e:	4623      	mov	r3, r4
 80060a0:	2200      	movs	r2, #0
 80060a2:	4573      	cmp	r3, lr
 80060a4:	d320      	bcc.n	80060e8 <__multiply+0x94>
 80060a6:	f107 0814 	add.w	r8, r7, #20
 80060aa:	f109 0114 	add.w	r1, r9, #20
 80060ae:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80060b2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80060b6:	9302      	str	r3, [sp, #8]
 80060b8:	1beb      	subs	r3, r5, r7
 80060ba:	3b15      	subs	r3, #21
 80060bc:	f023 0303 	bic.w	r3, r3, #3
 80060c0:	3304      	adds	r3, #4
 80060c2:	3715      	adds	r7, #21
 80060c4:	42bd      	cmp	r5, r7
 80060c6:	bf38      	it	cc
 80060c8:	2304      	movcc	r3, #4
 80060ca:	9301      	str	r3, [sp, #4]
 80060cc:	9b02      	ldr	r3, [sp, #8]
 80060ce:	9103      	str	r1, [sp, #12]
 80060d0:	428b      	cmp	r3, r1
 80060d2:	d80c      	bhi.n	80060ee <__multiply+0x9a>
 80060d4:	2e00      	cmp	r6, #0
 80060d6:	dd03      	ble.n	80060e0 <__multiply+0x8c>
 80060d8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d055      	beq.n	800618c <__multiply+0x138>
 80060e0:	6106      	str	r6, [r0, #16]
 80060e2:	b005      	add	sp, #20
 80060e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060e8:	f843 2b04 	str.w	r2, [r3], #4
 80060ec:	e7d9      	b.n	80060a2 <__multiply+0x4e>
 80060ee:	f8b1 a000 	ldrh.w	sl, [r1]
 80060f2:	f1ba 0f00 	cmp.w	sl, #0
 80060f6:	d01f      	beq.n	8006138 <__multiply+0xe4>
 80060f8:	46c4      	mov	ip, r8
 80060fa:	46a1      	mov	r9, r4
 80060fc:	2700      	movs	r7, #0
 80060fe:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006102:	f8d9 3000 	ldr.w	r3, [r9]
 8006106:	fa1f fb82 	uxth.w	fp, r2
 800610a:	b29b      	uxth	r3, r3
 800610c:	fb0a 330b 	mla	r3, sl, fp, r3
 8006110:	443b      	add	r3, r7
 8006112:	f8d9 7000 	ldr.w	r7, [r9]
 8006116:	0c12      	lsrs	r2, r2, #16
 8006118:	0c3f      	lsrs	r7, r7, #16
 800611a:	fb0a 7202 	mla	r2, sl, r2, r7
 800611e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006122:	b29b      	uxth	r3, r3
 8006124:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006128:	4565      	cmp	r5, ip
 800612a:	f849 3b04 	str.w	r3, [r9], #4
 800612e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006132:	d8e4      	bhi.n	80060fe <__multiply+0xaa>
 8006134:	9b01      	ldr	r3, [sp, #4]
 8006136:	50e7      	str	r7, [r4, r3]
 8006138:	9b03      	ldr	r3, [sp, #12]
 800613a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800613e:	3104      	adds	r1, #4
 8006140:	f1b9 0f00 	cmp.w	r9, #0
 8006144:	d020      	beq.n	8006188 <__multiply+0x134>
 8006146:	6823      	ldr	r3, [r4, #0]
 8006148:	4647      	mov	r7, r8
 800614a:	46a4      	mov	ip, r4
 800614c:	f04f 0a00 	mov.w	sl, #0
 8006150:	f8b7 b000 	ldrh.w	fp, [r7]
 8006154:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006158:	fb09 220b 	mla	r2, r9, fp, r2
 800615c:	4452      	add	r2, sl
 800615e:	b29b      	uxth	r3, r3
 8006160:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006164:	f84c 3b04 	str.w	r3, [ip], #4
 8006168:	f857 3b04 	ldr.w	r3, [r7], #4
 800616c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006170:	f8bc 3000 	ldrh.w	r3, [ip]
 8006174:	fb09 330a 	mla	r3, r9, sl, r3
 8006178:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800617c:	42bd      	cmp	r5, r7
 800617e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006182:	d8e5      	bhi.n	8006150 <__multiply+0xfc>
 8006184:	9a01      	ldr	r2, [sp, #4]
 8006186:	50a3      	str	r3, [r4, r2]
 8006188:	3404      	adds	r4, #4
 800618a:	e79f      	b.n	80060cc <__multiply+0x78>
 800618c:	3e01      	subs	r6, #1
 800618e:	e7a1      	b.n	80060d4 <__multiply+0x80>
 8006190:	08008384 	.word	0x08008384
 8006194:	08008395 	.word	0x08008395

08006198 <__pow5mult>:
 8006198:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800619c:	4615      	mov	r5, r2
 800619e:	f012 0203 	ands.w	r2, r2, #3
 80061a2:	4607      	mov	r7, r0
 80061a4:	460e      	mov	r6, r1
 80061a6:	d007      	beq.n	80061b8 <__pow5mult+0x20>
 80061a8:	4c25      	ldr	r4, [pc, #148]	@ (8006240 <__pow5mult+0xa8>)
 80061aa:	3a01      	subs	r2, #1
 80061ac:	2300      	movs	r3, #0
 80061ae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80061b2:	f7ff fea7 	bl	8005f04 <__multadd>
 80061b6:	4606      	mov	r6, r0
 80061b8:	10ad      	asrs	r5, r5, #2
 80061ba:	d03d      	beq.n	8006238 <__pow5mult+0xa0>
 80061bc:	69fc      	ldr	r4, [r7, #28]
 80061be:	b97c      	cbnz	r4, 80061e0 <__pow5mult+0x48>
 80061c0:	2010      	movs	r0, #16
 80061c2:	f7ff fd87 	bl	8005cd4 <malloc>
 80061c6:	4602      	mov	r2, r0
 80061c8:	61f8      	str	r0, [r7, #28]
 80061ca:	b928      	cbnz	r0, 80061d8 <__pow5mult+0x40>
 80061cc:	4b1d      	ldr	r3, [pc, #116]	@ (8006244 <__pow5mult+0xac>)
 80061ce:	481e      	ldr	r0, [pc, #120]	@ (8006248 <__pow5mult+0xb0>)
 80061d0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80061d4:	f000 fbdc 	bl	8006990 <__assert_func>
 80061d8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80061dc:	6004      	str	r4, [r0, #0]
 80061de:	60c4      	str	r4, [r0, #12]
 80061e0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80061e4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80061e8:	b94c      	cbnz	r4, 80061fe <__pow5mult+0x66>
 80061ea:	f240 2171 	movw	r1, #625	@ 0x271
 80061ee:	4638      	mov	r0, r7
 80061f0:	f7ff ff1a 	bl	8006028 <__i2b>
 80061f4:	2300      	movs	r3, #0
 80061f6:	f8c8 0008 	str.w	r0, [r8, #8]
 80061fa:	4604      	mov	r4, r0
 80061fc:	6003      	str	r3, [r0, #0]
 80061fe:	f04f 0900 	mov.w	r9, #0
 8006202:	07eb      	lsls	r3, r5, #31
 8006204:	d50a      	bpl.n	800621c <__pow5mult+0x84>
 8006206:	4631      	mov	r1, r6
 8006208:	4622      	mov	r2, r4
 800620a:	4638      	mov	r0, r7
 800620c:	f7ff ff22 	bl	8006054 <__multiply>
 8006210:	4631      	mov	r1, r6
 8006212:	4680      	mov	r8, r0
 8006214:	4638      	mov	r0, r7
 8006216:	f7ff fe53 	bl	8005ec0 <_Bfree>
 800621a:	4646      	mov	r6, r8
 800621c:	106d      	asrs	r5, r5, #1
 800621e:	d00b      	beq.n	8006238 <__pow5mult+0xa0>
 8006220:	6820      	ldr	r0, [r4, #0]
 8006222:	b938      	cbnz	r0, 8006234 <__pow5mult+0x9c>
 8006224:	4622      	mov	r2, r4
 8006226:	4621      	mov	r1, r4
 8006228:	4638      	mov	r0, r7
 800622a:	f7ff ff13 	bl	8006054 <__multiply>
 800622e:	6020      	str	r0, [r4, #0]
 8006230:	f8c0 9000 	str.w	r9, [r0]
 8006234:	4604      	mov	r4, r0
 8006236:	e7e4      	b.n	8006202 <__pow5mult+0x6a>
 8006238:	4630      	mov	r0, r6
 800623a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800623e:	bf00      	nop
 8006240:	08008448 	.word	0x08008448
 8006244:	08008315 	.word	0x08008315
 8006248:	08008395 	.word	0x08008395

0800624c <__lshift>:
 800624c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006250:	460c      	mov	r4, r1
 8006252:	6849      	ldr	r1, [r1, #4]
 8006254:	6923      	ldr	r3, [r4, #16]
 8006256:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800625a:	68a3      	ldr	r3, [r4, #8]
 800625c:	4607      	mov	r7, r0
 800625e:	4691      	mov	r9, r2
 8006260:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006264:	f108 0601 	add.w	r6, r8, #1
 8006268:	42b3      	cmp	r3, r6
 800626a:	db0b      	blt.n	8006284 <__lshift+0x38>
 800626c:	4638      	mov	r0, r7
 800626e:	f7ff fde7 	bl	8005e40 <_Balloc>
 8006272:	4605      	mov	r5, r0
 8006274:	b948      	cbnz	r0, 800628a <__lshift+0x3e>
 8006276:	4602      	mov	r2, r0
 8006278:	4b28      	ldr	r3, [pc, #160]	@ (800631c <__lshift+0xd0>)
 800627a:	4829      	ldr	r0, [pc, #164]	@ (8006320 <__lshift+0xd4>)
 800627c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006280:	f000 fb86 	bl	8006990 <__assert_func>
 8006284:	3101      	adds	r1, #1
 8006286:	005b      	lsls	r3, r3, #1
 8006288:	e7ee      	b.n	8006268 <__lshift+0x1c>
 800628a:	2300      	movs	r3, #0
 800628c:	f100 0114 	add.w	r1, r0, #20
 8006290:	f100 0210 	add.w	r2, r0, #16
 8006294:	4618      	mov	r0, r3
 8006296:	4553      	cmp	r3, sl
 8006298:	db33      	blt.n	8006302 <__lshift+0xb6>
 800629a:	6920      	ldr	r0, [r4, #16]
 800629c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80062a0:	f104 0314 	add.w	r3, r4, #20
 80062a4:	f019 091f 	ands.w	r9, r9, #31
 80062a8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80062ac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80062b0:	d02b      	beq.n	800630a <__lshift+0xbe>
 80062b2:	f1c9 0e20 	rsb	lr, r9, #32
 80062b6:	468a      	mov	sl, r1
 80062b8:	2200      	movs	r2, #0
 80062ba:	6818      	ldr	r0, [r3, #0]
 80062bc:	fa00 f009 	lsl.w	r0, r0, r9
 80062c0:	4310      	orrs	r0, r2
 80062c2:	f84a 0b04 	str.w	r0, [sl], #4
 80062c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80062ca:	459c      	cmp	ip, r3
 80062cc:	fa22 f20e 	lsr.w	r2, r2, lr
 80062d0:	d8f3      	bhi.n	80062ba <__lshift+0x6e>
 80062d2:	ebac 0304 	sub.w	r3, ip, r4
 80062d6:	3b15      	subs	r3, #21
 80062d8:	f023 0303 	bic.w	r3, r3, #3
 80062dc:	3304      	adds	r3, #4
 80062de:	f104 0015 	add.w	r0, r4, #21
 80062e2:	4560      	cmp	r0, ip
 80062e4:	bf88      	it	hi
 80062e6:	2304      	movhi	r3, #4
 80062e8:	50ca      	str	r2, [r1, r3]
 80062ea:	b10a      	cbz	r2, 80062f0 <__lshift+0xa4>
 80062ec:	f108 0602 	add.w	r6, r8, #2
 80062f0:	3e01      	subs	r6, #1
 80062f2:	4638      	mov	r0, r7
 80062f4:	612e      	str	r6, [r5, #16]
 80062f6:	4621      	mov	r1, r4
 80062f8:	f7ff fde2 	bl	8005ec0 <_Bfree>
 80062fc:	4628      	mov	r0, r5
 80062fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006302:	f842 0f04 	str.w	r0, [r2, #4]!
 8006306:	3301      	adds	r3, #1
 8006308:	e7c5      	b.n	8006296 <__lshift+0x4a>
 800630a:	3904      	subs	r1, #4
 800630c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006310:	f841 2f04 	str.w	r2, [r1, #4]!
 8006314:	459c      	cmp	ip, r3
 8006316:	d8f9      	bhi.n	800630c <__lshift+0xc0>
 8006318:	e7ea      	b.n	80062f0 <__lshift+0xa4>
 800631a:	bf00      	nop
 800631c:	08008384 	.word	0x08008384
 8006320:	08008395 	.word	0x08008395

08006324 <__mcmp>:
 8006324:	690a      	ldr	r2, [r1, #16]
 8006326:	4603      	mov	r3, r0
 8006328:	6900      	ldr	r0, [r0, #16]
 800632a:	1a80      	subs	r0, r0, r2
 800632c:	b530      	push	{r4, r5, lr}
 800632e:	d10e      	bne.n	800634e <__mcmp+0x2a>
 8006330:	3314      	adds	r3, #20
 8006332:	3114      	adds	r1, #20
 8006334:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006338:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800633c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006340:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006344:	4295      	cmp	r5, r2
 8006346:	d003      	beq.n	8006350 <__mcmp+0x2c>
 8006348:	d205      	bcs.n	8006356 <__mcmp+0x32>
 800634a:	f04f 30ff 	mov.w	r0, #4294967295
 800634e:	bd30      	pop	{r4, r5, pc}
 8006350:	42a3      	cmp	r3, r4
 8006352:	d3f3      	bcc.n	800633c <__mcmp+0x18>
 8006354:	e7fb      	b.n	800634e <__mcmp+0x2a>
 8006356:	2001      	movs	r0, #1
 8006358:	e7f9      	b.n	800634e <__mcmp+0x2a>
	...

0800635c <__mdiff>:
 800635c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006360:	4689      	mov	r9, r1
 8006362:	4606      	mov	r6, r0
 8006364:	4611      	mov	r1, r2
 8006366:	4648      	mov	r0, r9
 8006368:	4614      	mov	r4, r2
 800636a:	f7ff ffdb 	bl	8006324 <__mcmp>
 800636e:	1e05      	subs	r5, r0, #0
 8006370:	d112      	bne.n	8006398 <__mdiff+0x3c>
 8006372:	4629      	mov	r1, r5
 8006374:	4630      	mov	r0, r6
 8006376:	f7ff fd63 	bl	8005e40 <_Balloc>
 800637a:	4602      	mov	r2, r0
 800637c:	b928      	cbnz	r0, 800638a <__mdiff+0x2e>
 800637e:	4b3f      	ldr	r3, [pc, #252]	@ (800647c <__mdiff+0x120>)
 8006380:	f240 2137 	movw	r1, #567	@ 0x237
 8006384:	483e      	ldr	r0, [pc, #248]	@ (8006480 <__mdiff+0x124>)
 8006386:	f000 fb03 	bl	8006990 <__assert_func>
 800638a:	2301      	movs	r3, #1
 800638c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006390:	4610      	mov	r0, r2
 8006392:	b003      	add	sp, #12
 8006394:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006398:	bfbc      	itt	lt
 800639a:	464b      	movlt	r3, r9
 800639c:	46a1      	movlt	r9, r4
 800639e:	4630      	mov	r0, r6
 80063a0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80063a4:	bfba      	itte	lt
 80063a6:	461c      	movlt	r4, r3
 80063a8:	2501      	movlt	r5, #1
 80063aa:	2500      	movge	r5, #0
 80063ac:	f7ff fd48 	bl	8005e40 <_Balloc>
 80063b0:	4602      	mov	r2, r0
 80063b2:	b918      	cbnz	r0, 80063bc <__mdiff+0x60>
 80063b4:	4b31      	ldr	r3, [pc, #196]	@ (800647c <__mdiff+0x120>)
 80063b6:	f240 2145 	movw	r1, #581	@ 0x245
 80063ba:	e7e3      	b.n	8006384 <__mdiff+0x28>
 80063bc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80063c0:	6926      	ldr	r6, [r4, #16]
 80063c2:	60c5      	str	r5, [r0, #12]
 80063c4:	f109 0310 	add.w	r3, r9, #16
 80063c8:	f109 0514 	add.w	r5, r9, #20
 80063cc:	f104 0e14 	add.w	lr, r4, #20
 80063d0:	f100 0b14 	add.w	fp, r0, #20
 80063d4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80063d8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80063dc:	9301      	str	r3, [sp, #4]
 80063de:	46d9      	mov	r9, fp
 80063e0:	f04f 0c00 	mov.w	ip, #0
 80063e4:	9b01      	ldr	r3, [sp, #4]
 80063e6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80063ea:	f853 af04 	ldr.w	sl, [r3, #4]!
 80063ee:	9301      	str	r3, [sp, #4]
 80063f0:	fa1f f38a 	uxth.w	r3, sl
 80063f4:	4619      	mov	r1, r3
 80063f6:	b283      	uxth	r3, r0
 80063f8:	1acb      	subs	r3, r1, r3
 80063fa:	0c00      	lsrs	r0, r0, #16
 80063fc:	4463      	add	r3, ip
 80063fe:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006402:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006406:	b29b      	uxth	r3, r3
 8006408:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800640c:	4576      	cmp	r6, lr
 800640e:	f849 3b04 	str.w	r3, [r9], #4
 8006412:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006416:	d8e5      	bhi.n	80063e4 <__mdiff+0x88>
 8006418:	1b33      	subs	r3, r6, r4
 800641a:	3b15      	subs	r3, #21
 800641c:	f023 0303 	bic.w	r3, r3, #3
 8006420:	3415      	adds	r4, #21
 8006422:	3304      	adds	r3, #4
 8006424:	42a6      	cmp	r6, r4
 8006426:	bf38      	it	cc
 8006428:	2304      	movcc	r3, #4
 800642a:	441d      	add	r5, r3
 800642c:	445b      	add	r3, fp
 800642e:	461e      	mov	r6, r3
 8006430:	462c      	mov	r4, r5
 8006432:	4544      	cmp	r4, r8
 8006434:	d30e      	bcc.n	8006454 <__mdiff+0xf8>
 8006436:	f108 0103 	add.w	r1, r8, #3
 800643a:	1b49      	subs	r1, r1, r5
 800643c:	f021 0103 	bic.w	r1, r1, #3
 8006440:	3d03      	subs	r5, #3
 8006442:	45a8      	cmp	r8, r5
 8006444:	bf38      	it	cc
 8006446:	2100      	movcc	r1, #0
 8006448:	440b      	add	r3, r1
 800644a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800644e:	b191      	cbz	r1, 8006476 <__mdiff+0x11a>
 8006450:	6117      	str	r7, [r2, #16]
 8006452:	e79d      	b.n	8006390 <__mdiff+0x34>
 8006454:	f854 1b04 	ldr.w	r1, [r4], #4
 8006458:	46e6      	mov	lr, ip
 800645a:	0c08      	lsrs	r0, r1, #16
 800645c:	fa1c fc81 	uxtah	ip, ip, r1
 8006460:	4471      	add	r1, lr
 8006462:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006466:	b289      	uxth	r1, r1
 8006468:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800646c:	f846 1b04 	str.w	r1, [r6], #4
 8006470:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006474:	e7dd      	b.n	8006432 <__mdiff+0xd6>
 8006476:	3f01      	subs	r7, #1
 8006478:	e7e7      	b.n	800644a <__mdiff+0xee>
 800647a:	bf00      	nop
 800647c:	08008384 	.word	0x08008384
 8006480:	08008395 	.word	0x08008395

08006484 <__d2b>:
 8006484:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006488:	460f      	mov	r7, r1
 800648a:	2101      	movs	r1, #1
 800648c:	ec59 8b10 	vmov	r8, r9, d0
 8006490:	4616      	mov	r6, r2
 8006492:	f7ff fcd5 	bl	8005e40 <_Balloc>
 8006496:	4604      	mov	r4, r0
 8006498:	b930      	cbnz	r0, 80064a8 <__d2b+0x24>
 800649a:	4602      	mov	r2, r0
 800649c:	4b23      	ldr	r3, [pc, #140]	@ (800652c <__d2b+0xa8>)
 800649e:	4824      	ldr	r0, [pc, #144]	@ (8006530 <__d2b+0xac>)
 80064a0:	f240 310f 	movw	r1, #783	@ 0x30f
 80064a4:	f000 fa74 	bl	8006990 <__assert_func>
 80064a8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80064ac:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80064b0:	b10d      	cbz	r5, 80064b6 <__d2b+0x32>
 80064b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80064b6:	9301      	str	r3, [sp, #4]
 80064b8:	f1b8 0300 	subs.w	r3, r8, #0
 80064bc:	d023      	beq.n	8006506 <__d2b+0x82>
 80064be:	4668      	mov	r0, sp
 80064c0:	9300      	str	r3, [sp, #0]
 80064c2:	f7ff fd84 	bl	8005fce <__lo0bits>
 80064c6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80064ca:	b1d0      	cbz	r0, 8006502 <__d2b+0x7e>
 80064cc:	f1c0 0320 	rsb	r3, r0, #32
 80064d0:	fa02 f303 	lsl.w	r3, r2, r3
 80064d4:	430b      	orrs	r3, r1
 80064d6:	40c2      	lsrs	r2, r0
 80064d8:	6163      	str	r3, [r4, #20]
 80064da:	9201      	str	r2, [sp, #4]
 80064dc:	9b01      	ldr	r3, [sp, #4]
 80064de:	61a3      	str	r3, [r4, #24]
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	bf0c      	ite	eq
 80064e4:	2201      	moveq	r2, #1
 80064e6:	2202      	movne	r2, #2
 80064e8:	6122      	str	r2, [r4, #16]
 80064ea:	b1a5      	cbz	r5, 8006516 <__d2b+0x92>
 80064ec:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80064f0:	4405      	add	r5, r0
 80064f2:	603d      	str	r5, [r7, #0]
 80064f4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80064f8:	6030      	str	r0, [r6, #0]
 80064fa:	4620      	mov	r0, r4
 80064fc:	b003      	add	sp, #12
 80064fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006502:	6161      	str	r1, [r4, #20]
 8006504:	e7ea      	b.n	80064dc <__d2b+0x58>
 8006506:	a801      	add	r0, sp, #4
 8006508:	f7ff fd61 	bl	8005fce <__lo0bits>
 800650c:	9b01      	ldr	r3, [sp, #4]
 800650e:	6163      	str	r3, [r4, #20]
 8006510:	3020      	adds	r0, #32
 8006512:	2201      	movs	r2, #1
 8006514:	e7e8      	b.n	80064e8 <__d2b+0x64>
 8006516:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800651a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800651e:	6038      	str	r0, [r7, #0]
 8006520:	6918      	ldr	r0, [r3, #16]
 8006522:	f7ff fd35 	bl	8005f90 <__hi0bits>
 8006526:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800652a:	e7e5      	b.n	80064f8 <__d2b+0x74>
 800652c:	08008384 	.word	0x08008384
 8006530:	08008395 	.word	0x08008395

08006534 <__ssputs_r>:
 8006534:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006538:	688e      	ldr	r6, [r1, #8]
 800653a:	461f      	mov	r7, r3
 800653c:	42be      	cmp	r6, r7
 800653e:	680b      	ldr	r3, [r1, #0]
 8006540:	4682      	mov	sl, r0
 8006542:	460c      	mov	r4, r1
 8006544:	4690      	mov	r8, r2
 8006546:	d82d      	bhi.n	80065a4 <__ssputs_r+0x70>
 8006548:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800654c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006550:	d026      	beq.n	80065a0 <__ssputs_r+0x6c>
 8006552:	6965      	ldr	r5, [r4, #20]
 8006554:	6909      	ldr	r1, [r1, #16]
 8006556:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800655a:	eba3 0901 	sub.w	r9, r3, r1
 800655e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006562:	1c7b      	adds	r3, r7, #1
 8006564:	444b      	add	r3, r9
 8006566:	106d      	asrs	r5, r5, #1
 8006568:	429d      	cmp	r5, r3
 800656a:	bf38      	it	cc
 800656c:	461d      	movcc	r5, r3
 800656e:	0553      	lsls	r3, r2, #21
 8006570:	d527      	bpl.n	80065c2 <__ssputs_r+0x8e>
 8006572:	4629      	mov	r1, r5
 8006574:	f7ff fbd8 	bl	8005d28 <_malloc_r>
 8006578:	4606      	mov	r6, r0
 800657a:	b360      	cbz	r0, 80065d6 <__ssputs_r+0xa2>
 800657c:	6921      	ldr	r1, [r4, #16]
 800657e:	464a      	mov	r2, r9
 8006580:	f7fe fcf5 	bl	8004f6e <memcpy>
 8006584:	89a3      	ldrh	r3, [r4, #12]
 8006586:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800658a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800658e:	81a3      	strh	r3, [r4, #12]
 8006590:	6126      	str	r6, [r4, #16]
 8006592:	6165      	str	r5, [r4, #20]
 8006594:	444e      	add	r6, r9
 8006596:	eba5 0509 	sub.w	r5, r5, r9
 800659a:	6026      	str	r6, [r4, #0]
 800659c:	60a5      	str	r5, [r4, #8]
 800659e:	463e      	mov	r6, r7
 80065a0:	42be      	cmp	r6, r7
 80065a2:	d900      	bls.n	80065a6 <__ssputs_r+0x72>
 80065a4:	463e      	mov	r6, r7
 80065a6:	6820      	ldr	r0, [r4, #0]
 80065a8:	4632      	mov	r2, r6
 80065aa:	4641      	mov	r1, r8
 80065ac:	f000 f9c6 	bl	800693c <memmove>
 80065b0:	68a3      	ldr	r3, [r4, #8]
 80065b2:	1b9b      	subs	r3, r3, r6
 80065b4:	60a3      	str	r3, [r4, #8]
 80065b6:	6823      	ldr	r3, [r4, #0]
 80065b8:	4433      	add	r3, r6
 80065ba:	6023      	str	r3, [r4, #0]
 80065bc:	2000      	movs	r0, #0
 80065be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065c2:	462a      	mov	r2, r5
 80065c4:	f000 fa28 	bl	8006a18 <_realloc_r>
 80065c8:	4606      	mov	r6, r0
 80065ca:	2800      	cmp	r0, #0
 80065cc:	d1e0      	bne.n	8006590 <__ssputs_r+0x5c>
 80065ce:	6921      	ldr	r1, [r4, #16]
 80065d0:	4650      	mov	r0, sl
 80065d2:	f7ff fb35 	bl	8005c40 <_free_r>
 80065d6:	230c      	movs	r3, #12
 80065d8:	f8ca 3000 	str.w	r3, [sl]
 80065dc:	89a3      	ldrh	r3, [r4, #12]
 80065de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80065e2:	81a3      	strh	r3, [r4, #12]
 80065e4:	f04f 30ff 	mov.w	r0, #4294967295
 80065e8:	e7e9      	b.n	80065be <__ssputs_r+0x8a>
	...

080065ec <_svfiprintf_r>:
 80065ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065f0:	4698      	mov	r8, r3
 80065f2:	898b      	ldrh	r3, [r1, #12]
 80065f4:	061b      	lsls	r3, r3, #24
 80065f6:	b09d      	sub	sp, #116	@ 0x74
 80065f8:	4607      	mov	r7, r0
 80065fa:	460d      	mov	r5, r1
 80065fc:	4614      	mov	r4, r2
 80065fe:	d510      	bpl.n	8006622 <_svfiprintf_r+0x36>
 8006600:	690b      	ldr	r3, [r1, #16]
 8006602:	b973      	cbnz	r3, 8006622 <_svfiprintf_r+0x36>
 8006604:	2140      	movs	r1, #64	@ 0x40
 8006606:	f7ff fb8f 	bl	8005d28 <_malloc_r>
 800660a:	6028      	str	r0, [r5, #0]
 800660c:	6128      	str	r0, [r5, #16]
 800660e:	b930      	cbnz	r0, 800661e <_svfiprintf_r+0x32>
 8006610:	230c      	movs	r3, #12
 8006612:	603b      	str	r3, [r7, #0]
 8006614:	f04f 30ff 	mov.w	r0, #4294967295
 8006618:	b01d      	add	sp, #116	@ 0x74
 800661a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800661e:	2340      	movs	r3, #64	@ 0x40
 8006620:	616b      	str	r3, [r5, #20]
 8006622:	2300      	movs	r3, #0
 8006624:	9309      	str	r3, [sp, #36]	@ 0x24
 8006626:	2320      	movs	r3, #32
 8006628:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800662c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006630:	2330      	movs	r3, #48	@ 0x30
 8006632:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80067d0 <_svfiprintf_r+0x1e4>
 8006636:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800663a:	f04f 0901 	mov.w	r9, #1
 800663e:	4623      	mov	r3, r4
 8006640:	469a      	mov	sl, r3
 8006642:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006646:	b10a      	cbz	r2, 800664c <_svfiprintf_r+0x60>
 8006648:	2a25      	cmp	r2, #37	@ 0x25
 800664a:	d1f9      	bne.n	8006640 <_svfiprintf_r+0x54>
 800664c:	ebba 0b04 	subs.w	fp, sl, r4
 8006650:	d00b      	beq.n	800666a <_svfiprintf_r+0x7e>
 8006652:	465b      	mov	r3, fp
 8006654:	4622      	mov	r2, r4
 8006656:	4629      	mov	r1, r5
 8006658:	4638      	mov	r0, r7
 800665a:	f7ff ff6b 	bl	8006534 <__ssputs_r>
 800665e:	3001      	adds	r0, #1
 8006660:	f000 80a7 	beq.w	80067b2 <_svfiprintf_r+0x1c6>
 8006664:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006666:	445a      	add	r2, fp
 8006668:	9209      	str	r2, [sp, #36]	@ 0x24
 800666a:	f89a 3000 	ldrb.w	r3, [sl]
 800666e:	2b00      	cmp	r3, #0
 8006670:	f000 809f 	beq.w	80067b2 <_svfiprintf_r+0x1c6>
 8006674:	2300      	movs	r3, #0
 8006676:	f04f 32ff 	mov.w	r2, #4294967295
 800667a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800667e:	f10a 0a01 	add.w	sl, sl, #1
 8006682:	9304      	str	r3, [sp, #16]
 8006684:	9307      	str	r3, [sp, #28]
 8006686:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800668a:	931a      	str	r3, [sp, #104]	@ 0x68
 800668c:	4654      	mov	r4, sl
 800668e:	2205      	movs	r2, #5
 8006690:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006694:	484e      	ldr	r0, [pc, #312]	@ (80067d0 <_svfiprintf_r+0x1e4>)
 8006696:	f7f9 fdab 	bl	80001f0 <memchr>
 800669a:	9a04      	ldr	r2, [sp, #16]
 800669c:	b9d8      	cbnz	r0, 80066d6 <_svfiprintf_r+0xea>
 800669e:	06d0      	lsls	r0, r2, #27
 80066a0:	bf44      	itt	mi
 80066a2:	2320      	movmi	r3, #32
 80066a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80066a8:	0711      	lsls	r1, r2, #28
 80066aa:	bf44      	itt	mi
 80066ac:	232b      	movmi	r3, #43	@ 0x2b
 80066ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80066b2:	f89a 3000 	ldrb.w	r3, [sl]
 80066b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80066b8:	d015      	beq.n	80066e6 <_svfiprintf_r+0xfa>
 80066ba:	9a07      	ldr	r2, [sp, #28]
 80066bc:	4654      	mov	r4, sl
 80066be:	2000      	movs	r0, #0
 80066c0:	f04f 0c0a 	mov.w	ip, #10
 80066c4:	4621      	mov	r1, r4
 80066c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80066ca:	3b30      	subs	r3, #48	@ 0x30
 80066cc:	2b09      	cmp	r3, #9
 80066ce:	d94b      	bls.n	8006768 <_svfiprintf_r+0x17c>
 80066d0:	b1b0      	cbz	r0, 8006700 <_svfiprintf_r+0x114>
 80066d2:	9207      	str	r2, [sp, #28]
 80066d4:	e014      	b.n	8006700 <_svfiprintf_r+0x114>
 80066d6:	eba0 0308 	sub.w	r3, r0, r8
 80066da:	fa09 f303 	lsl.w	r3, r9, r3
 80066de:	4313      	orrs	r3, r2
 80066e0:	9304      	str	r3, [sp, #16]
 80066e2:	46a2      	mov	sl, r4
 80066e4:	e7d2      	b.n	800668c <_svfiprintf_r+0xa0>
 80066e6:	9b03      	ldr	r3, [sp, #12]
 80066e8:	1d19      	adds	r1, r3, #4
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	9103      	str	r1, [sp, #12]
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	bfbb      	ittet	lt
 80066f2:	425b      	neglt	r3, r3
 80066f4:	f042 0202 	orrlt.w	r2, r2, #2
 80066f8:	9307      	strge	r3, [sp, #28]
 80066fa:	9307      	strlt	r3, [sp, #28]
 80066fc:	bfb8      	it	lt
 80066fe:	9204      	strlt	r2, [sp, #16]
 8006700:	7823      	ldrb	r3, [r4, #0]
 8006702:	2b2e      	cmp	r3, #46	@ 0x2e
 8006704:	d10a      	bne.n	800671c <_svfiprintf_r+0x130>
 8006706:	7863      	ldrb	r3, [r4, #1]
 8006708:	2b2a      	cmp	r3, #42	@ 0x2a
 800670a:	d132      	bne.n	8006772 <_svfiprintf_r+0x186>
 800670c:	9b03      	ldr	r3, [sp, #12]
 800670e:	1d1a      	adds	r2, r3, #4
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	9203      	str	r2, [sp, #12]
 8006714:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006718:	3402      	adds	r4, #2
 800671a:	9305      	str	r3, [sp, #20]
 800671c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80067e0 <_svfiprintf_r+0x1f4>
 8006720:	7821      	ldrb	r1, [r4, #0]
 8006722:	2203      	movs	r2, #3
 8006724:	4650      	mov	r0, sl
 8006726:	f7f9 fd63 	bl	80001f0 <memchr>
 800672a:	b138      	cbz	r0, 800673c <_svfiprintf_r+0x150>
 800672c:	9b04      	ldr	r3, [sp, #16]
 800672e:	eba0 000a 	sub.w	r0, r0, sl
 8006732:	2240      	movs	r2, #64	@ 0x40
 8006734:	4082      	lsls	r2, r0
 8006736:	4313      	orrs	r3, r2
 8006738:	3401      	adds	r4, #1
 800673a:	9304      	str	r3, [sp, #16]
 800673c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006740:	4824      	ldr	r0, [pc, #144]	@ (80067d4 <_svfiprintf_r+0x1e8>)
 8006742:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006746:	2206      	movs	r2, #6
 8006748:	f7f9 fd52 	bl	80001f0 <memchr>
 800674c:	2800      	cmp	r0, #0
 800674e:	d036      	beq.n	80067be <_svfiprintf_r+0x1d2>
 8006750:	4b21      	ldr	r3, [pc, #132]	@ (80067d8 <_svfiprintf_r+0x1ec>)
 8006752:	bb1b      	cbnz	r3, 800679c <_svfiprintf_r+0x1b0>
 8006754:	9b03      	ldr	r3, [sp, #12]
 8006756:	3307      	adds	r3, #7
 8006758:	f023 0307 	bic.w	r3, r3, #7
 800675c:	3308      	adds	r3, #8
 800675e:	9303      	str	r3, [sp, #12]
 8006760:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006762:	4433      	add	r3, r6
 8006764:	9309      	str	r3, [sp, #36]	@ 0x24
 8006766:	e76a      	b.n	800663e <_svfiprintf_r+0x52>
 8006768:	fb0c 3202 	mla	r2, ip, r2, r3
 800676c:	460c      	mov	r4, r1
 800676e:	2001      	movs	r0, #1
 8006770:	e7a8      	b.n	80066c4 <_svfiprintf_r+0xd8>
 8006772:	2300      	movs	r3, #0
 8006774:	3401      	adds	r4, #1
 8006776:	9305      	str	r3, [sp, #20]
 8006778:	4619      	mov	r1, r3
 800677a:	f04f 0c0a 	mov.w	ip, #10
 800677e:	4620      	mov	r0, r4
 8006780:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006784:	3a30      	subs	r2, #48	@ 0x30
 8006786:	2a09      	cmp	r2, #9
 8006788:	d903      	bls.n	8006792 <_svfiprintf_r+0x1a6>
 800678a:	2b00      	cmp	r3, #0
 800678c:	d0c6      	beq.n	800671c <_svfiprintf_r+0x130>
 800678e:	9105      	str	r1, [sp, #20]
 8006790:	e7c4      	b.n	800671c <_svfiprintf_r+0x130>
 8006792:	fb0c 2101 	mla	r1, ip, r1, r2
 8006796:	4604      	mov	r4, r0
 8006798:	2301      	movs	r3, #1
 800679a:	e7f0      	b.n	800677e <_svfiprintf_r+0x192>
 800679c:	ab03      	add	r3, sp, #12
 800679e:	9300      	str	r3, [sp, #0]
 80067a0:	462a      	mov	r2, r5
 80067a2:	4b0e      	ldr	r3, [pc, #56]	@ (80067dc <_svfiprintf_r+0x1f0>)
 80067a4:	a904      	add	r1, sp, #16
 80067a6:	4638      	mov	r0, r7
 80067a8:	f7fd fe70 	bl	800448c <_printf_float>
 80067ac:	1c42      	adds	r2, r0, #1
 80067ae:	4606      	mov	r6, r0
 80067b0:	d1d6      	bne.n	8006760 <_svfiprintf_r+0x174>
 80067b2:	89ab      	ldrh	r3, [r5, #12]
 80067b4:	065b      	lsls	r3, r3, #25
 80067b6:	f53f af2d 	bmi.w	8006614 <_svfiprintf_r+0x28>
 80067ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80067bc:	e72c      	b.n	8006618 <_svfiprintf_r+0x2c>
 80067be:	ab03      	add	r3, sp, #12
 80067c0:	9300      	str	r3, [sp, #0]
 80067c2:	462a      	mov	r2, r5
 80067c4:	4b05      	ldr	r3, [pc, #20]	@ (80067dc <_svfiprintf_r+0x1f0>)
 80067c6:	a904      	add	r1, sp, #16
 80067c8:	4638      	mov	r0, r7
 80067ca:	f7fe f8f7 	bl	80049bc <_printf_i>
 80067ce:	e7ed      	b.n	80067ac <_svfiprintf_r+0x1c0>
 80067d0:	080083ee 	.word	0x080083ee
 80067d4:	080083f8 	.word	0x080083f8
 80067d8:	0800448d 	.word	0x0800448d
 80067dc:	08006535 	.word	0x08006535
 80067e0:	080083f4 	.word	0x080083f4

080067e4 <__sflush_r>:
 80067e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80067e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067ec:	0716      	lsls	r6, r2, #28
 80067ee:	4605      	mov	r5, r0
 80067f0:	460c      	mov	r4, r1
 80067f2:	d454      	bmi.n	800689e <__sflush_r+0xba>
 80067f4:	684b      	ldr	r3, [r1, #4]
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	dc02      	bgt.n	8006800 <__sflush_r+0x1c>
 80067fa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	dd48      	ble.n	8006892 <__sflush_r+0xae>
 8006800:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006802:	2e00      	cmp	r6, #0
 8006804:	d045      	beq.n	8006892 <__sflush_r+0xae>
 8006806:	2300      	movs	r3, #0
 8006808:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800680c:	682f      	ldr	r7, [r5, #0]
 800680e:	6a21      	ldr	r1, [r4, #32]
 8006810:	602b      	str	r3, [r5, #0]
 8006812:	d030      	beq.n	8006876 <__sflush_r+0x92>
 8006814:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006816:	89a3      	ldrh	r3, [r4, #12]
 8006818:	0759      	lsls	r1, r3, #29
 800681a:	d505      	bpl.n	8006828 <__sflush_r+0x44>
 800681c:	6863      	ldr	r3, [r4, #4]
 800681e:	1ad2      	subs	r2, r2, r3
 8006820:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006822:	b10b      	cbz	r3, 8006828 <__sflush_r+0x44>
 8006824:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006826:	1ad2      	subs	r2, r2, r3
 8006828:	2300      	movs	r3, #0
 800682a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800682c:	6a21      	ldr	r1, [r4, #32]
 800682e:	4628      	mov	r0, r5
 8006830:	47b0      	blx	r6
 8006832:	1c43      	adds	r3, r0, #1
 8006834:	89a3      	ldrh	r3, [r4, #12]
 8006836:	d106      	bne.n	8006846 <__sflush_r+0x62>
 8006838:	6829      	ldr	r1, [r5, #0]
 800683a:	291d      	cmp	r1, #29
 800683c:	d82b      	bhi.n	8006896 <__sflush_r+0xb2>
 800683e:	4a2a      	ldr	r2, [pc, #168]	@ (80068e8 <__sflush_r+0x104>)
 8006840:	40ca      	lsrs	r2, r1
 8006842:	07d6      	lsls	r6, r2, #31
 8006844:	d527      	bpl.n	8006896 <__sflush_r+0xb2>
 8006846:	2200      	movs	r2, #0
 8006848:	6062      	str	r2, [r4, #4]
 800684a:	04d9      	lsls	r1, r3, #19
 800684c:	6922      	ldr	r2, [r4, #16]
 800684e:	6022      	str	r2, [r4, #0]
 8006850:	d504      	bpl.n	800685c <__sflush_r+0x78>
 8006852:	1c42      	adds	r2, r0, #1
 8006854:	d101      	bne.n	800685a <__sflush_r+0x76>
 8006856:	682b      	ldr	r3, [r5, #0]
 8006858:	b903      	cbnz	r3, 800685c <__sflush_r+0x78>
 800685a:	6560      	str	r0, [r4, #84]	@ 0x54
 800685c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800685e:	602f      	str	r7, [r5, #0]
 8006860:	b1b9      	cbz	r1, 8006892 <__sflush_r+0xae>
 8006862:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006866:	4299      	cmp	r1, r3
 8006868:	d002      	beq.n	8006870 <__sflush_r+0x8c>
 800686a:	4628      	mov	r0, r5
 800686c:	f7ff f9e8 	bl	8005c40 <_free_r>
 8006870:	2300      	movs	r3, #0
 8006872:	6363      	str	r3, [r4, #52]	@ 0x34
 8006874:	e00d      	b.n	8006892 <__sflush_r+0xae>
 8006876:	2301      	movs	r3, #1
 8006878:	4628      	mov	r0, r5
 800687a:	47b0      	blx	r6
 800687c:	4602      	mov	r2, r0
 800687e:	1c50      	adds	r0, r2, #1
 8006880:	d1c9      	bne.n	8006816 <__sflush_r+0x32>
 8006882:	682b      	ldr	r3, [r5, #0]
 8006884:	2b00      	cmp	r3, #0
 8006886:	d0c6      	beq.n	8006816 <__sflush_r+0x32>
 8006888:	2b1d      	cmp	r3, #29
 800688a:	d001      	beq.n	8006890 <__sflush_r+0xac>
 800688c:	2b16      	cmp	r3, #22
 800688e:	d11e      	bne.n	80068ce <__sflush_r+0xea>
 8006890:	602f      	str	r7, [r5, #0]
 8006892:	2000      	movs	r0, #0
 8006894:	e022      	b.n	80068dc <__sflush_r+0xf8>
 8006896:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800689a:	b21b      	sxth	r3, r3
 800689c:	e01b      	b.n	80068d6 <__sflush_r+0xf2>
 800689e:	690f      	ldr	r7, [r1, #16]
 80068a0:	2f00      	cmp	r7, #0
 80068a2:	d0f6      	beq.n	8006892 <__sflush_r+0xae>
 80068a4:	0793      	lsls	r3, r2, #30
 80068a6:	680e      	ldr	r6, [r1, #0]
 80068a8:	bf08      	it	eq
 80068aa:	694b      	ldreq	r3, [r1, #20]
 80068ac:	600f      	str	r7, [r1, #0]
 80068ae:	bf18      	it	ne
 80068b0:	2300      	movne	r3, #0
 80068b2:	eba6 0807 	sub.w	r8, r6, r7
 80068b6:	608b      	str	r3, [r1, #8]
 80068b8:	f1b8 0f00 	cmp.w	r8, #0
 80068bc:	dde9      	ble.n	8006892 <__sflush_r+0xae>
 80068be:	6a21      	ldr	r1, [r4, #32]
 80068c0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80068c2:	4643      	mov	r3, r8
 80068c4:	463a      	mov	r2, r7
 80068c6:	4628      	mov	r0, r5
 80068c8:	47b0      	blx	r6
 80068ca:	2800      	cmp	r0, #0
 80068cc:	dc08      	bgt.n	80068e0 <__sflush_r+0xfc>
 80068ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80068d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80068d6:	81a3      	strh	r3, [r4, #12]
 80068d8:	f04f 30ff 	mov.w	r0, #4294967295
 80068dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80068e0:	4407      	add	r7, r0
 80068e2:	eba8 0800 	sub.w	r8, r8, r0
 80068e6:	e7e7      	b.n	80068b8 <__sflush_r+0xd4>
 80068e8:	20400001 	.word	0x20400001

080068ec <_fflush_r>:
 80068ec:	b538      	push	{r3, r4, r5, lr}
 80068ee:	690b      	ldr	r3, [r1, #16]
 80068f0:	4605      	mov	r5, r0
 80068f2:	460c      	mov	r4, r1
 80068f4:	b913      	cbnz	r3, 80068fc <_fflush_r+0x10>
 80068f6:	2500      	movs	r5, #0
 80068f8:	4628      	mov	r0, r5
 80068fa:	bd38      	pop	{r3, r4, r5, pc}
 80068fc:	b118      	cbz	r0, 8006906 <_fflush_r+0x1a>
 80068fe:	6a03      	ldr	r3, [r0, #32]
 8006900:	b90b      	cbnz	r3, 8006906 <_fflush_r+0x1a>
 8006902:	f7fe fa05 	bl	8004d10 <__sinit>
 8006906:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800690a:	2b00      	cmp	r3, #0
 800690c:	d0f3      	beq.n	80068f6 <_fflush_r+0xa>
 800690e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006910:	07d0      	lsls	r0, r2, #31
 8006912:	d404      	bmi.n	800691e <_fflush_r+0x32>
 8006914:	0599      	lsls	r1, r3, #22
 8006916:	d402      	bmi.n	800691e <_fflush_r+0x32>
 8006918:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800691a:	f7fe fb26 	bl	8004f6a <__retarget_lock_acquire_recursive>
 800691e:	4628      	mov	r0, r5
 8006920:	4621      	mov	r1, r4
 8006922:	f7ff ff5f 	bl	80067e4 <__sflush_r>
 8006926:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006928:	07da      	lsls	r2, r3, #31
 800692a:	4605      	mov	r5, r0
 800692c:	d4e4      	bmi.n	80068f8 <_fflush_r+0xc>
 800692e:	89a3      	ldrh	r3, [r4, #12]
 8006930:	059b      	lsls	r3, r3, #22
 8006932:	d4e1      	bmi.n	80068f8 <_fflush_r+0xc>
 8006934:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006936:	f7fe fb19 	bl	8004f6c <__retarget_lock_release_recursive>
 800693a:	e7dd      	b.n	80068f8 <_fflush_r+0xc>

0800693c <memmove>:
 800693c:	4288      	cmp	r0, r1
 800693e:	b510      	push	{r4, lr}
 8006940:	eb01 0402 	add.w	r4, r1, r2
 8006944:	d902      	bls.n	800694c <memmove+0x10>
 8006946:	4284      	cmp	r4, r0
 8006948:	4623      	mov	r3, r4
 800694a:	d807      	bhi.n	800695c <memmove+0x20>
 800694c:	1e43      	subs	r3, r0, #1
 800694e:	42a1      	cmp	r1, r4
 8006950:	d008      	beq.n	8006964 <memmove+0x28>
 8006952:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006956:	f803 2f01 	strb.w	r2, [r3, #1]!
 800695a:	e7f8      	b.n	800694e <memmove+0x12>
 800695c:	4402      	add	r2, r0
 800695e:	4601      	mov	r1, r0
 8006960:	428a      	cmp	r2, r1
 8006962:	d100      	bne.n	8006966 <memmove+0x2a>
 8006964:	bd10      	pop	{r4, pc}
 8006966:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800696a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800696e:	e7f7      	b.n	8006960 <memmove+0x24>

08006970 <_sbrk_r>:
 8006970:	b538      	push	{r3, r4, r5, lr}
 8006972:	4d06      	ldr	r5, [pc, #24]	@ (800698c <_sbrk_r+0x1c>)
 8006974:	2300      	movs	r3, #0
 8006976:	4604      	mov	r4, r0
 8006978:	4608      	mov	r0, r1
 800697a:	602b      	str	r3, [r5, #0]
 800697c:	f7fb ffa4 	bl	80028c8 <_sbrk>
 8006980:	1c43      	adds	r3, r0, #1
 8006982:	d102      	bne.n	800698a <_sbrk_r+0x1a>
 8006984:	682b      	ldr	r3, [r5, #0]
 8006986:	b103      	cbz	r3, 800698a <_sbrk_r+0x1a>
 8006988:	6023      	str	r3, [r4, #0]
 800698a:	bd38      	pop	{r3, r4, r5, pc}
 800698c:	2002f2a0 	.word	0x2002f2a0

08006990 <__assert_func>:
 8006990:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006992:	4614      	mov	r4, r2
 8006994:	461a      	mov	r2, r3
 8006996:	4b09      	ldr	r3, [pc, #36]	@ (80069bc <__assert_func+0x2c>)
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	4605      	mov	r5, r0
 800699c:	68d8      	ldr	r0, [r3, #12]
 800699e:	b14c      	cbz	r4, 80069b4 <__assert_func+0x24>
 80069a0:	4b07      	ldr	r3, [pc, #28]	@ (80069c0 <__assert_func+0x30>)
 80069a2:	9100      	str	r1, [sp, #0]
 80069a4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80069a8:	4906      	ldr	r1, [pc, #24]	@ (80069c4 <__assert_func+0x34>)
 80069aa:	462b      	mov	r3, r5
 80069ac:	f000 f870 	bl	8006a90 <fiprintf>
 80069b0:	f000 f880 	bl	8006ab4 <abort>
 80069b4:	4b04      	ldr	r3, [pc, #16]	@ (80069c8 <__assert_func+0x38>)
 80069b6:	461c      	mov	r4, r3
 80069b8:	e7f3      	b.n	80069a2 <__assert_func+0x12>
 80069ba:	bf00      	nop
 80069bc:	20000028 	.word	0x20000028
 80069c0:	08008409 	.word	0x08008409
 80069c4:	08008416 	.word	0x08008416
 80069c8:	08008444 	.word	0x08008444

080069cc <_calloc_r>:
 80069cc:	b570      	push	{r4, r5, r6, lr}
 80069ce:	fba1 5402 	umull	r5, r4, r1, r2
 80069d2:	b934      	cbnz	r4, 80069e2 <_calloc_r+0x16>
 80069d4:	4629      	mov	r1, r5
 80069d6:	f7ff f9a7 	bl	8005d28 <_malloc_r>
 80069da:	4606      	mov	r6, r0
 80069dc:	b928      	cbnz	r0, 80069ea <_calloc_r+0x1e>
 80069de:	4630      	mov	r0, r6
 80069e0:	bd70      	pop	{r4, r5, r6, pc}
 80069e2:	220c      	movs	r2, #12
 80069e4:	6002      	str	r2, [r0, #0]
 80069e6:	2600      	movs	r6, #0
 80069e8:	e7f9      	b.n	80069de <_calloc_r+0x12>
 80069ea:	462a      	mov	r2, r5
 80069ec:	4621      	mov	r1, r4
 80069ee:	f7fe fa3e 	bl	8004e6e <memset>
 80069f2:	e7f4      	b.n	80069de <_calloc_r+0x12>

080069f4 <__ascii_mbtowc>:
 80069f4:	b082      	sub	sp, #8
 80069f6:	b901      	cbnz	r1, 80069fa <__ascii_mbtowc+0x6>
 80069f8:	a901      	add	r1, sp, #4
 80069fa:	b142      	cbz	r2, 8006a0e <__ascii_mbtowc+0x1a>
 80069fc:	b14b      	cbz	r3, 8006a12 <__ascii_mbtowc+0x1e>
 80069fe:	7813      	ldrb	r3, [r2, #0]
 8006a00:	600b      	str	r3, [r1, #0]
 8006a02:	7812      	ldrb	r2, [r2, #0]
 8006a04:	1e10      	subs	r0, r2, #0
 8006a06:	bf18      	it	ne
 8006a08:	2001      	movne	r0, #1
 8006a0a:	b002      	add	sp, #8
 8006a0c:	4770      	bx	lr
 8006a0e:	4610      	mov	r0, r2
 8006a10:	e7fb      	b.n	8006a0a <__ascii_mbtowc+0x16>
 8006a12:	f06f 0001 	mvn.w	r0, #1
 8006a16:	e7f8      	b.n	8006a0a <__ascii_mbtowc+0x16>

08006a18 <_realloc_r>:
 8006a18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a1c:	4607      	mov	r7, r0
 8006a1e:	4614      	mov	r4, r2
 8006a20:	460d      	mov	r5, r1
 8006a22:	b921      	cbnz	r1, 8006a2e <_realloc_r+0x16>
 8006a24:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006a28:	4611      	mov	r1, r2
 8006a2a:	f7ff b97d 	b.w	8005d28 <_malloc_r>
 8006a2e:	b92a      	cbnz	r2, 8006a3c <_realloc_r+0x24>
 8006a30:	f7ff f906 	bl	8005c40 <_free_r>
 8006a34:	4625      	mov	r5, r4
 8006a36:	4628      	mov	r0, r5
 8006a38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a3c:	f000 f841 	bl	8006ac2 <_malloc_usable_size_r>
 8006a40:	4284      	cmp	r4, r0
 8006a42:	4606      	mov	r6, r0
 8006a44:	d802      	bhi.n	8006a4c <_realloc_r+0x34>
 8006a46:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006a4a:	d8f4      	bhi.n	8006a36 <_realloc_r+0x1e>
 8006a4c:	4621      	mov	r1, r4
 8006a4e:	4638      	mov	r0, r7
 8006a50:	f7ff f96a 	bl	8005d28 <_malloc_r>
 8006a54:	4680      	mov	r8, r0
 8006a56:	b908      	cbnz	r0, 8006a5c <_realloc_r+0x44>
 8006a58:	4645      	mov	r5, r8
 8006a5a:	e7ec      	b.n	8006a36 <_realloc_r+0x1e>
 8006a5c:	42b4      	cmp	r4, r6
 8006a5e:	4622      	mov	r2, r4
 8006a60:	4629      	mov	r1, r5
 8006a62:	bf28      	it	cs
 8006a64:	4632      	movcs	r2, r6
 8006a66:	f7fe fa82 	bl	8004f6e <memcpy>
 8006a6a:	4629      	mov	r1, r5
 8006a6c:	4638      	mov	r0, r7
 8006a6e:	f7ff f8e7 	bl	8005c40 <_free_r>
 8006a72:	e7f1      	b.n	8006a58 <_realloc_r+0x40>

08006a74 <__ascii_wctomb>:
 8006a74:	4603      	mov	r3, r0
 8006a76:	4608      	mov	r0, r1
 8006a78:	b141      	cbz	r1, 8006a8c <__ascii_wctomb+0x18>
 8006a7a:	2aff      	cmp	r2, #255	@ 0xff
 8006a7c:	d904      	bls.n	8006a88 <__ascii_wctomb+0x14>
 8006a7e:	228a      	movs	r2, #138	@ 0x8a
 8006a80:	601a      	str	r2, [r3, #0]
 8006a82:	f04f 30ff 	mov.w	r0, #4294967295
 8006a86:	4770      	bx	lr
 8006a88:	700a      	strb	r2, [r1, #0]
 8006a8a:	2001      	movs	r0, #1
 8006a8c:	4770      	bx	lr
	...

08006a90 <fiprintf>:
 8006a90:	b40e      	push	{r1, r2, r3}
 8006a92:	b503      	push	{r0, r1, lr}
 8006a94:	4601      	mov	r1, r0
 8006a96:	ab03      	add	r3, sp, #12
 8006a98:	4805      	ldr	r0, [pc, #20]	@ (8006ab0 <fiprintf+0x20>)
 8006a9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a9e:	6800      	ldr	r0, [r0, #0]
 8006aa0:	9301      	str	r3, [sp, #4]
 8006aa2:	f000 f83f 	bl	8006b24 <_vfiprintf_r>
 8006aa6:	b002      	add	sp, #8
 8006aa8:	f85d eb04 	ldr.w	lr, [sp], #4
 8006aac:	b003      	add	sp, #12
 8006aae:	4770      	bx	lr
 8006ab0:	20000028 	.word	0x20000028

08006ab4 <abort>:
 8006ab4:	b508      	push	{r3, lr}
 8006ab6:	2006      	movs	r0, #6
 8006ab8:	f000 fa08 	bl	8006ecc <raise>
 8006abc:	2001      	movs	r0, #1
 8006abe:	f7fb fe8a 	bl	80027d6 <_exit>

08006ac2 <_malloc_usable_size_r>:
 8006ac2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006ac6:	1f18      	subs	r0, r3, #4
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	bfbc      	itt	lt
 8006acc:	580b      	ldrlt	r3, [r1, r0]
 8006ace:	18c0      	addlt	r0, r0, r3
 8006ad0:	4770      	bx	lr

08006ad2 <__sfputc_r>:
 8006ad2:	6893      	ldr	r3, [r2, #8]
 8006ad4:	3b01      	subs	r3, #1
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	b410      	push	{r4}
 8006ada:	6093      	str	r3, [r2, #8]
 8006adc:	da08      	bge.n	8006af0 <__sfputc_r+0x1e>
 8006ade:	6994      	ldr	r4, [r2, #24]
 8006ae0:	42a3      	cmp	r3, r4
 8006ae2:	db01      	blt.n	8006ae8 <__sfputc_r+0x16>
 8006ae4:	290a      	cmp	r1, #10
 8006ae6:	d103      	bne.n	8006af0 <__sfputc_r+0x1e>
 8006ae8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006aec:	f000 b932 	b.w	8006d54 <__swbuf_r>
 8006af0:	6813      	ldr	r3, [r2, #0]
 8006af2:	1c58      	adds	r0, r3, #1
 8006af4:	6010      	str	r0, [r2, #0]
 8006af6:	7019      	strb	r1, [r3, #0]
 8006af8:	4608      	mov	r0, r1
 8006afa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006afe:	4770      	bx	lr

08006b00 <__sfputs_r>:
 8006b00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b02:	4606      	mov	r6, r0
 8006b04:	460f      	mov	r7, r1
 8006b06:	4614      	mov	r4, r2
 8006b08:	18d5      	adds	r5, r2, r3
 8006b0a:	42ac      	cmp	r4, r5
 8006b0c:	d101      	bne.n	8006b12 <__sfputs_r+0x12>
 8006b0e:	2000      	movs	r0, #0
 8006b10:	e007      	b.n	8006b22 <__sfputs_r+0x22>
 8006b12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b16:	463a      	mov	r2, r7
 8006b18:	4630      	mov	r0, r6
 8006b1a:	f7ff ffda 	bl	8006ad2 <__sfputc_r>
 8006b1e:	1c43      	adds	r3, r0, #1
 8006b20:	d1f3      	bne.n	8006b0a <__sfputs_r+0xa>
 8006b22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006b24 <_vfiprintf_r>:
 8006b24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b28:	460d      	mov	r5, r1
 8006b2a:	b09d      	sub	sp, #116	@ 0x74
 8006b2c:	4614      	mov	r4, r2
 8006b2e:	4698      	mov	r8, r3
 8006b30:	4606      	mov	r6, r0
 8006b32:	b118      	cbz	r0, 8006b3c <_vfiprintf_r+0x18>
 8006b34:	6a03      	ldr	r3, [r0, #32]
 8006b36:	b90b      	cbnz	r3, 8006b3c <_vfiprintf_r+0x18>
 8006b38:	f7fe f8ea 	bl	8004d10 <__sinit>
 8006b3c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006b3e:	07d9      	lsls	r1, r3, #31
 8006b40:	d405      	bmi.n	8006b4e <_vfiprintf_r+0x2a>
 8006b42:	89ab      	ldrh	r3, [r5, #12]
 8006b44:	059a      	lsls	r2, r3, #22
 8006b46:	d402      	bmi.n	8006b4e <_vfiprintf_r+0x2a>
 8006b48:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006b4a:	f7fe fa0e 	bl	8004f6a <__retarget_lock_acquire_recursive>
 8006b4e:	89ab      	ldrh	r3, [r5, #12]
 8006b50:	071b      	lsls	r3, r3, #28
 8006b52:	d501      	bpl.n	8006b58 <_vfiprintf_r+0x34>
 8006b54:	692b      	ldr	r3, [r5, #16]
 8006b56:	b99b      	cbnz	r3, 8006b80 <_vfiprintf_r+0x5c>
 8006b58:	4629      	mov	r1, r5
 8006b5a:	4630      	mov	r0, r6
 8006b5c:	f000 f938 	bl	8006dd0 <__swsetup_r>
 8006b60:	b170      	cbz	r0, 8006b80 <_vfiprintf_r+0x5c>
 8006b62:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006b64:	07dc      	lsls	r4, r3, #31
 8006b66:	d504      	bpl.n	8006b72 <_vfiprintf_r+0x4e>
 8006b68:	f04f 30ff 	mov.w	r0, #4294967295
 8006b6c:	b01d      	add	sp, #116	@ 0x74
 8006b6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b72:	89ab      	ldrh	r3, [r5, #12]
 8006b74:	0598      	lsls	r0, r3, #22
 8006b76:	d4f7      	bmi.n	8006b68 <_vfiprintf_r+0x44>
 8006b78:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006b7a:	f7fe f9f7 	bl	8004f6c <__retarget_lock_release_recursive>
 8006b7e:	e7f3      	b.n	8006b68 <_vfiprintf_r+0x44>
 8006b80:	2300      	movs	r3, #0
 8006b82:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b84:	2320      	movs	r3, #32
 8006b86:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006b8a:	f8cd 800c 	str.w	r8, [sp, #12]
 8006b8e:	2330      	movs	r3, #48	@ 0x30
 8006b90:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006d40 <_vfiprintf_r+0x21c>
 8006b94:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006b98:	f04f 0901 	mov.w	r9, #1
 8006b9c:	4623      	mov	r3, r4
 8006b9e:	469a      	mov	sl, r3
 8006ba0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006ba4:	b10a      	cbz	r2, 8006baa <_vfiprintf_r+0x86>
 8006ba6:	2a25      	cmp	r2, #37	@ 0x25
 8006ba8:	d1f9      	bne.n	8006b9e <_vfiprintf_r+0x7a>
 8006baa:	ebba 0b04 	subs.w	fp, sl, r4
 8006bae:	d00b      	beq.n	8006bc8 <_vfiprintf_r+0xa4>
 8006bb0:	465b      	mov	r3, fp
 8006bb2:	4622      	mov	r2, r4
 8006bb4:	4629      	mov	r1, r5
 8006bb6:	4630      	mov	r0, r6
 8006bb8:	f7ff ffa2 	bl	8006b00 <__sfputs_r>
 8006bbc:	3001      	adds	r0, #1
 8006bbe:	f000 80a7 	beq.w	8006d10 <_vfiprintf_r+0x1ec>
 8006bc2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006bc4:	445a      	add	r2, fp
 8006bc6:	9209      	str	r2, [sp, #36]	@ 0x24
 8006bc8:	f89a 3000 	ldrb.w	r3, [sl]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	f000 809f 	beq.w	8006d10 <_vfiprintf_r+0x1ec>
 8006bd2:	2300      	movs	r3, #0
 8006bd4:	f04f 32ff 	mov.w	r2, #4294967295
 8006bd8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006bdc:	f10a 0a01 	add.w	sl, sl, #1
 8006be0:	9304      	str	r3, [sp, #16]
 8006be2:	9307      	str	r3, [sp, #28]
 8006be4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006be8:	931a      	str	r3, [sp, #104]	@ 0x68
 8006bea:	4654      	mov	r4, sl
 8006bec:	2205      	movs	r2, #5
 8006bee:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006bf2:	4853      	ldr	r0, [pc, #332]	@ (8006d40 <_vfiprintf_r+0x21c>)
 8006bf4:	f7f9 fafc 	bl	80001f0 <memchr>
 8006bf8:	9a04      	ldr	r2, [sp, #16]
 8006bfa:	b9d8      	cbnz	r0, 8006c34 <_vfiprintf_r+0x110>
 8006bfc:	06d1      	lsls	r1, r2, #27
 8006bfe:	bf44      	itt	mi
 8006c00:	2320      	movmi	r3, #32
 8006c02:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006c06:	0713      	lsls	r3, r2, #28
 8006c08:	bf44      	itt	mi
 8006c0a:	232b      	movmi	r3, #43	@ 0x2b
 8006c0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006c10:	f89a 3000 	ldrb.w	r3, [sl]
 8006c14:	2b2a      	cmp	r3, #42	@ 0x2a
 8006c16:	d015      	beq.n	8006c44 <_vfiprintf_r+0x120>
 8006c18:	9a07      	ldr	r2, [sp, #28]
 8006c1a:	4654      	mov	r4, sl
 8006c1c:	2000      	movs	r0, #0
 8006c1e:	f04f 0c0a 	mov.w	ip, #10
 8006c22:	4621      	mov	r1, r4
 8006c24:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006c28:	3b30      	subs	r3, #48	@ 0x30
 8006c2a:	2b09      	cmp	r3, #9
 8006c2c:	d94b      	bls.n	8006cc6 <_vfiprintf_r+0x1a2>
 8006c2e:	b1b0      	cbz	r0, 8006c5e <_vfiprintf_r+0x13a>
 8006c30:	9207      	str	r2, [sp, #28]
 8006c32:	e014      	b.n	8006c5e <_vfiprintf_r+0x13a>
 8006c34:	eba0 0308 	sub.w	r3, r0, r8
 8006c38:	fa09 f303 	lsl.w	r3, r9, r3
 8006c3c:	4313      	orrs	r3, r2
 8006c3e:	9304      	str	r3, [sp, #16]
 8006c40:	46a2      	mov	sl, r4
 8006c42:	e7d2      	b.n	8006bea <_vfiprintf_r+0xc6>
 8006c44:	9b03      	ldr	r3, [sp, #12]
 8006c46:	1d19      	adds	r1, r3, #4
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	9103      	str	r1, [sp, #12]
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	bfbb      	ittet	lt
 8006c50:	425b      	neglt	r3, r3
 8006c52:	f042 0202 	orrlt.w	r2, r2, #2
 8006c56:	9307      	strge	r3, [sp, #28]
 8006c58:	9307      	strlt	r3, [sp, #28]
 8006c5a:	bfb8      	it	lt
 8006c5c:	9204      	strlt	r2, [sp, #16]
 8006c5e:	7823      	ldrb	r3, [r4, #0]
 8006c60:	2b2e      	cmp	r3, #46	@ 0x2e
 8006c62:	d10a      	bne.n	8006c7a <_vfiprintf_r+0x156>
 8006c64:	7863      	ldrb	r3, [r4, #1]
 8006c66:	2b2a      	cmp	r3, #42	@ 0x2a
 8006c68:	d132      	bne.n	8006cd0 <_vfiprintf_r+0x1ac>
 8006c6a:	9b03      	ldr	r3, [sp, #12]
 8006c6c:	1d1a      	adds	r2, r3, #4
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	9203      	str	r2, [sp, #12]
 8006c72:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006c76:	3402      	adds	r4, #2
 8006c78:	9305      	str	r3, [sp, #20]
 8006c7a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006d50 <_vfiprintf_r+0x22c>
 8006c7e:	7821      	ldrb	r1, [r4, #0]
 8006c80:	2203      	movs	r2, #3
 8006c82:	4650      	mov	r0, sl
 8006c84:	f7f9 fab4 	bl	80001f0 <memchr>
 8006c88:	b138      	cbz	r0, 8006c9a <_vfiprintf_r+0x176>
 8006c8a:	9b04      	ldr	r3, [sp, #16]
 8006c8c:	eba0 000a 	sub.w	r0, r0, sl
 8006c90:	2240      	movs	r2, #64	@ 0x40
 8006c92:	4082      	lsls	r2, r0
 8006c94:	4313      	orrs	r3, r2
 8006c96:	3401      	adds	r4, #1
 8006c98:	9304      	str	r3, [sp, #16]
 8006c9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c9e:	4829      	ldr	r0, [pc, #164]	@ (8006d44 <_vfiprintf_r+0x220>)
 8006ca0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006ca4:	2206      	movs	r2, #6
 8006ca6:	f7f9 faa3 	bl	80001f0 <memchr>
 8006caa:	2800      	cmp	r0, #0
 8006cac:	d03f      	beq.n	8006d2e <_vfiprintf_r+0x20a>
 8006cae:	4b26      	ldr	r3, [pc, #152]	@ (8006d48 <_vfiprintf_r+0x224>)
 8006cb0:	bb1b      	cbnz	r3, 8006cfa <_vfiprintf_r+0x1d6>
 8006cb2:	9b03      	ldr	r3, [sp, #12]
 8006cb4:	3307      	adds	r3, #7
 8006cb6:	f023 0307 	bic.w	r3, r3, #7
 8006cba:	3308      	adds	r3, #8
 8006cbc:	9303      	str	r3, [sp, #12]
 8006cbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cc0:	443b      	add	r3, r7
 8006cc2:	9309      	str	r3, [sp, #36]	@ 0x24
 8006cc4:	e76a      	b.n	8006b9c <_vfiprintf_r+0x78>
 8006cc6:	fb0c 3202 	mla	r2, ip, r2, r3
 8006cca:	460c      	mov	r4, r1
 8006ccc:	2001      	movs	r0, #1
 8006cce:	e7a8      	b.n	8006c22 <_vfiprintf_r+0xfe>
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	3401      	adds	r4, #1
 8006cd4:	9305      	str	r3, [sp, #20]
 8006cd6:	4619      	mov	r1, r3
 8006cd8:	f04f 0c0a 	mov.w	ip, #10
 8006cdc:	4620      	mov	r0, r4
 8006cde:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006ce2:	3a30      	subs	r2, #48	@ 0x30
 8006ce4:	2a09      	cmp	r2, #9
 8006ce6:	d903      	bls.n	8006cf0 <_vfiprintf_r+0x1cc>
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d0c6      	beq.n	8006c7a <_vfiprintf_r+0x156>
 8006cec:	9105      	str	r1, [sp, #20]
 8006cee:	e7c4      	b.n	8006c7a <_vfiprintf_r+0x156>
 8006cf0:	fb0c 2101 	mla	r1, ip, r1, r2
 8006cf4:	4604      	mov	r4, r0
 8006cf6:	2301      	movs	r3, #1
 8006cf8:	e7f0      	b.n	8006cdc <_vfiprintf_r+0x1b8>
 8006cfa:	ab03      	add	r3, sp, #12
 8006cfc:	9300      	str	r3, [sp, #0]
 8006cfe:	462a      	mov	r2, r5
 8006d00:	4b12      	ldr	r3, [pc, #72]	@ (8006d4c <_vfiprintf_r+0x228>)
 8006d02:	a904      	add	r1, sp, #16
 8006d04:	4630      	mov	r0, r6
 8006d06:	f7fd fbc1 	bl	800448c <_printf_float>
 8006d0a:	4607      	mov	r7, r0
 8006d0c:	1c78      	adds	r0, r7, #1
 8006d0e:	d1d6      	bne.n	8006cbe <_vfiprintf_r+0x19a>
 8006d10:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006d12:	07d9      	lsls	r1, r3, #31
 8006d14:	d405      	bmi.n	8006d22 <_vfiprintf_r+0x1fe>
 8006d16:	89ab      	ldrh	r3, [r5, #12]
 8006d18:	059a      	lsls	r2, r3, #22
 8006d1a:	d402      	bmi.n	8006d22 <_vfiprintf_r+0x1fe>
 8006d1c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006d1e:	f7fe f925 	bl	8004f6c <__retarget_lock_release_recursive>
 8006d22:	89ab      	ldrh	r3, [r5, #12]
 8006d24:	065b      	lsls	r3, r3, #25
 8006d26:	f53f af1f 	bmi.w	8006b68 <_vfiprintf_r+0x44>
 8006d2a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006d2c:	e71e      	b.n	8006b6c <_vfiprintf_r+0x48>
 8006d2e:	ab03      	add	r3, sp, #12
 8006d30:	9300      	str	r3, [sp, #0]
 8006d32:	462a      	mov	r2, r5
 8006d34:	4b05      	ldr	r3, [pc, #20]	@ (8006d4c <_vfiprintf_r+0x228>)
 8006d36:	a904      	add	r1, sp, #16
 8006d38:	4630      	mov	r0, r6
 8006d3a:	f7fd fe3f 	bl	80049bc <_printf_i>
 8006d3e:	e7e4      	b.n	8006d0a <_vfiprintf_r+0x1e6>
 8006d40:	080083ee 	.word	0x080083ee
 8006d44:	080083f8 	.word	0x080083f8
 8006d48:	0800448d 	.word	0x0800448d
 8006d4c:	08006b01 	.word	0x08006b01
 8006d50:	080083f4 	.word	0x080083f4

08006d54 <__swbuf_r>:
 8006d54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d56:	460e      	mov	r6, r1
 8006d58:	4614      	mov	r4, r2
 8006d5a:	4605      	mov	r5, r0
 8006d5c:	b118      	cbz	r0, 8006d66 <__swbuf_r+0x12>
 8006d5e:	6a03      	ldr	r3, [r0, #32]
 8006d60:	b90b      	cbnz	r3, 8006d66 <__swbuf_r+0x12>
 8006d62:	f7fd ffd5 	bl	8004d10 <__sinit>
 8006d66:	69a3      	ldr	r3, [r4, #24]
 8006d68:	60a3      	str	r3, [r4, #8]
 8006d6a:	89a3      	ldrh	r3, [r4, #12]
 8006d6c:	071a      	lsls	r2, r3, #28
 8006d6e:	d501      	bpl.n	8006d74 <__swbuf_r+0x20>
 8006d70:	6923      	ldr	r3, [r4, #16]
 8006d72:	b943      	cbnz	r3, 8006d86 <__swbuf_r+0x32>
 8006d74:	4621      	mov	r1, r4
 8006d76:	4628      	mov	r0, r5
 8006d78:	f000 f82a 	bl	8006dd0 <__swsetup_r>
 8006d7c:	b118      	cbz	r0, 8006d86 <__swbuf_r+0x32>
 8006d7e:	f04f 37ff 	mov.w	r7, #4294967295
 8006d82:	4638      	mov	r0, r7
 8006d84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d86:	6823      	ldr	r3, [r4, #0]
 8006d88:	6922      	ldr	r2, [r4, #16]
 8006d8a:	1a98      	subs	r0, r3, r2
 8006d8c:	6963      	ldr	r3, [r4, #20]
 8006d8e:	b2f6      	uxtb	r6, r6
 8006d90:	4283      	cmp	r3, r0
 8006d92:	4637      	mov	r7, r6
 8006d94:	dc05      	bgt.n	8006da2 <__swbuf_r+0x4e>
 8006d96:	4621      	mov	r1, r4
 8006d98:	4628      	mov	r0, r5
 8006d9a:	f7ff fda7 	bl	80068ec <_fflush_r>
 8006d9e:	2800      	cmp	r0, #0
 8006da0:	d1ed      	bne.n	8006d7e <__swbuf_r+0x2a>
 8006da2:	68a3      	ldr	r3, [r4, #8]
 8006da4:	3b01      	subs	r3, #1
 8006da6:	60a3      	str	r3, [r4, #8]
 8006da8:	6823      	ldr	r3, [r4, #0]
 8006daa:	1c5a      	adds	r2, r3, #1
 8006dac:	6022      	str	r2, [r4, #0]
 8006dae:	701e      	strb	r6, [r3, #0]
 8006db0:	6962      	ldr	r2, [r4, #20]
 8006db2:	1c43      	adds	r3, r0, #1
 8006db4:	429a      	cmp	r2, r3
 8006db6:	d004      	beq.n	8006dc2 <__swbuf_r+0x6e>
 8006db8:	89a3      	ldrh	r3, [r4, #12]
 8006dba:	07db      	lsls	r3, r3, #31
 8006dbc:	d5e1      	bpl.n	8006d82 <__swbuf_r+0x2e>
 8006dbe:	2e0a      	cmp	r6, #10
 8006dc0:	d1df      	bne.n	8006d82 <__swbuf_r+0x2e>
 8006dc2:	4621      	mov	r1, r4
 8006dc4:	4628      	mov	r0, r5
 8006dc6:	f7ff fd91 	bl	80068ec <_fflush_r>
 8006dca:	2800      	cmp	r0, #0
 8006dcc:	d0d9      	beq.n	8006d82 <__swbuf_r+0x2e>
 8006dce:	e7d6      	b.n	8006d7e <__swbuf_r+0x2a>

08006dd0 <__swsetup_r>:
 8006dd0:	b538      	push	{r3, r4, r5, lr}
 8006dd2:	4b29      	ldr	r3, [pc, #164]	@ (8006e78 <__swsetup_r+0xa8>)
 8006dd4:	4605      	mov	r5, r0
 8006dd6:	6818      	ldr	r0, [r3, #0]
 8006dd8:	460c      	mov	r4, r1
 8006dda:	b118      	cbz	r0, 8006de4 <__swsetup_r+0x14>
 8006ddc:	6a03      	ldr	r3, [r0, #32]
 8006dde:	b90b      	cbnz	r3, 8006de4 <__swsetup_r+0x14>
 8006de0:	f7fd ff96 	bl	8004d10 <__sinit>
 8006de4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006de8:	0719      	lsls	r1, r3, #28
 8006dea:	d422      	bmi.n	8006e32 <__swsetup_r+0x62>
 8006dec:	06da      	lsls	r2, r3, #27
 8006dee:	d407      	bmi.n	8006e00 <__swsetup_r+0x30>
 8006df0:	2209      	movs	r2, #9
 8006df2:	602a      	str	r2, [r5, #0]
 8006df4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006df8:	81a3      	strh	r3, [r4, #12]
 8006dfa:	f04f 30ff 	mov.w	r0, #4294967295
 8006dfe:	e033      	b.n	8006e68 <__swsetup_r+0x98>
 8006e00:	0758      	lsls	r0, r3, #29
 8006e02:	d512      	bpl.n	8006e2a <__swsetup_r+0x5a>
 8006e04:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006e06:	b141      	cbz	r1, 8006e1a <__swsetup_r+0x4a>
 8006e08:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006e0c:	4299      	cmp	r1, r3
 8006e0e:	d002      	beq.n	8006e16 <__swsetup_r+0x46>
 8006e10:	4628      	mov	r0, r5
 8006e12:	f7fe ff15 	bl	8005c40 <_free_r>
 8006e16:	2300      	movs	r3, #0
 8006e18:	6363      	str	r3, [r4, #52]	@ 0x34
 8006e1a:	89a3      	ldrh	r3, [r4, #12]
 8006e1c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006e20:	81a3      	strh	r3, [r4, #12]
 8006e22:	2300      	movs	r3, #0
 8006e24:	6063      	str	r3, [r4, #4]
 8006e26:	6923      	ldr	r3, [r4, #16]
 8006e28:	6023      	str	r3, [r4, #0]
 8006e2a:	89a3      	ldrh	r3, [r4, #12]
 8006e2c:	f043 0308 	orr.w	r3, r3, #8
 8006e30:	81a3      	strh	r3, [r4, #12]
 8006e32:	6923      	ldr	r3, [r4, #16]
 8006e34:	b94b      	cbnz	r3, 8006e4a <__swsetup_r+0x7a>
 8006e36:	89a3      	ldrh	r3, [r4, #12]
 8006e38:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006e3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e40:	d003      	beq.n	8006e4a <__swsetup_r+0x7a>
 8006e42:	4621      	mov	r1, r4
 8006e44:	4628      	mov	r0, r5
 8006e46:	f000 f883 	bl	8006f50 <__smakebuf_r>
 8006e4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e4e:	f013 0201 	ands.w	r2, r3, #1
 8006e52:	d00a      	beq.n	8006e6a <__swsetup_r+0x9a>
 8006e54:	2200      	movs	r2, #0
 8006e56:	60a2      	str	r2, [r4, #8]
 8006e58:	6962      	ldr	r2, [r4, #20]
 8006e5a:	4252      	negs	r2, r2
 8006e5c:	61a2      	str	r2, [r4, #24]
 8006e5e:	6922      	ldr	r2, [r4, #16]
 8006e60:	b942      	cbnz	r2, 8006e74 <__swsetup_r+0xa4>
 8006e62:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006e66:	d1c5      	bne.n	8006df4 <__swsetup_r+0x24>
 8006e68:	bd38      	pop	{r3, r4, r5, pc}
 8006e6a:	0799      	lsls	r1, r3, #30
 8006e6c:	bf58      	it	pl
 8006e6e:	6962      	ldrpl	r2, [r4, #20]
 8006e70:	60a2      	str	r2, [r4, #8]
 8006e72:	e7f4      	b.n	8006e5e <__swsetup_r+0x8e>
 8006e74:	2000      	movs	r0, #0
 8006e76:	e7f7      	b.n	8006e68 <__swsetup_r+0x98>
 8006e78:	20000028 	.word	0x20000028

08006e7c <_raise_r>:
 8006e7c:	291f      	cmp	r1, #31
 8006e7e:	b538      	push	{r3, r4, r5, lr}
 8006e80:	4605      	mov	r5, r0
 8006e82:	460c      	mov	r4, r1
 8006e84:	d904      	bls.n	8006e90 <_raise_r+0x14>
 8006e86:	2316      	movs	r3, #22
 8006e88:	6003      	str	r3, [r0, #0]
 8006e8a:	f04f 30ff 	mov.w	r0, #4294967295
 8006e8e:	bd38      	pop	{r3, r4, r5, pc}
 8006e90:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006e92:	b112      	cbz	r2, 8006e9a <_raise_r+0x1e>
 8006e94:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006e98:	b94b      	cbnz	r3, 8006eae <_raise_r+0x32>
 8006e9a:	4628      	mov	r0, r5
 8006e9c:	f000 f830 	bl	8006f00 <_getpid_r>
 8006ea0:	4622      	mov	r2, r4
 8006ea2:	4601      	mov	r1, r0
 8006ea4:	4628      	mov	r0, r5
 8006ea6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006eaa:	f000 b817 	b.w	8006edc <_kill_r>
 8006eae:	2b01      	cmp	r3, #1
 8006eb0:	d00a      	beq.n	8006ec8 <_raise_r+0x4c>
 8006eb2:	1c59      	adds	r1, r3, #1
 8006eb4:	d103      	bne.n	8006ebe <_raise_r+0x42>
 8006eb6:	2316      	movs	r3, #22
 8006eb8:	6003      	str	r3, [r0, #0]
 8006eba:	2001      	movs	r0, #1
 8006ebc:	e7e7      	b.n	8006e8e <_raise_r+0x12>
 8006ebe:	2100      	movs	r1, #0
 8006ec0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006ec4:	4620      	mov	r0, r4
 8006ec6:	4798      	blx	r3
 8006ec8:	2000      	movs	r0, #0
 8006eca:	e7e0      	b.n	8006e8e <_raise_r+0x12>

08006ecc <raise>:
 8006ecc:	4b02      	ldr	r3, [pc, #8]	@ (8006ed8 <raise+0xc>)
 8006ece:	4601      	mov	r1, r0
 8006ed0:	6818      	ldr	r0, [r3, #0]
 8006ed2:	f7ff bfd3 	b.w	8006e7c <_raise_r>
 8006ed6:	bf00      	nop
 8006ed8:	20000028 	.word	0x20000028

08006edc <_kill_r>:
 8006edc:	b538      	push	{r3, r4, r5, lr}
 8006ede:	4d07      	ldr	r5, [pc, #28]	@ (8006efc <_kill_r+0x20>)
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	4604      	mov	r4, r0
 8006ee4:	4608      	mov	r0, r1
 8006ee6:	4611      	mov	r1, r2
 8006ee8:	602b      	str	r3, [r5, #0]
 8006eea:	f7fb fc64 	bl	80027b6 <_kill>
 8006eee:	1c43      	adds	r3, r0, #1
 8006ef0:	d102      	bne.n	8006ef8 <_kill_r+0x1c>
 8006ef2:	682b      	ldr	r3, [r5, #0]
 8006ef4:	b103      	cbz	r3, 8006ef8 <_kill_r+0x1c>
 8006ef6:	6023      	str	r3, [r4, #0]
 8006ef8:	bd38      	pop	{r3, r4, r5, pc}
 8006efa:	bf00      	nop
 8006efc:	2002f2a0 	.word	0x2002f2a0

08006f00 <_getpid_r>:
 8006f00:	f7fb bc51 	b.w	80027a6 <_getpid>

08006f04 <__swhatbuf_r>:
 8006f04:	b570      	push	{r4, r5, r6, lr}
 8006f06:	460c      	mov	r4, r1
 8006f08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f0c:	2900      	cmp	r1, #0
 8006f0e:	b096      	sub	sp, #88	@ 0x58
 8006f10:	4615      	mov	r5, r2
 8006f12:	461e      	mov	r6, r3
 8006f14:	da0d      	bge.n	8006f32 <__swhatbuf_r+0x2e>
 8006f16:	89a3      	ldrh	r3, [r4, #12]
 8006f18:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006f1c:	f04f 0100 	mov.w	r1, #0
 8006f20:	bf14      	ite	ne
 8006f22:	2340      	movne	r3, #64	@ 0x40
 8006f24:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006f28:	2000      	movs	r0, #0
 8006f2a:	6031      	str	r1, [r6, #0]
 8006f2c:	602b      	str	r3, [r5, #0]
 8006f2e:	b016      	add	sp, #88	@ 0x58
 8006f30:	bd70      	pop	{r4, r5, r6, pc}
 8006f32:	466a      	mov	r2, sp
 8006f34:	f000 f848 	bl	8006fc8 <_fstat_r>
 8006f38:	2800      	cmp	r0, #0
 8006f3a:	dbec      	blt.n	8006f16 <__swhatbuf_r+0x12>
 8006f3c:	9901      	ldr	r1, [sp, #4]
 8006f3e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006f42:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006f46:	4259      	negs	r1, r3
 8006f48:	4159      	adcs	r1, r3
 8006f4a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006f4e:	e7eb      	b.n	8006f28 <__swhatbuf_r+0x24>

08006f50 <__smakebuf_r>:
 8006f50:	898b      	ldrh	r3, [r1, #12]
 8006f52:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006f54:	079d      	lsls	r5, r3, #30
 8006f56:	4606      	mov	r6, r0
 8006f58:	460c      	mov	r4, r1
 8006f5a:	d507      	bpl.n	8006f6c <__smakebuf_r+0x1c>
 8006f5c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006f60:	6023      	str	r3, [r4, #0]
 8006f62:	6123      	str	r3, [r4, #16]
 8006f64:	2301      	movs	r3, #1
 8006f66:	6163      	str	r3, [r4, #20]
 8006f68:	b003      	add	sp, #12
 8006f6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f6c:	ab01      	add	r3, sp, #4
 8006f6e:	466a      	mov	r2, sp
 8006f70:	f7ff ffc8 	bl	8006f04 <__swhatbuf_r>
 8006f74:	9f00      	ldr	r7, [sp, #0]
 8006f76:	4605      	mov	r5, r0
 8006f78:	4639      	mov	r1, r7
 8006f7a:	4630      	mov	r0, r6
 8006f7c:	f7fe fed4 	bl	8005d28 <_malloc_r>
 8006f80:	b948      	cbnz	r0, 8006f96 <__smakebuf_r+0x46>
 8006f82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f86:	059a      	lsls	r2, r3, #22
 8006f88:	d4ee      	bmi.n	8006f68 <__smakebuf_r+0x18>
 8006f8a:	f023 0303 	bic.w	r3, r3, #3
 8006f8e:	f043 0302 	orr.w	r3, r3, #2
 8006f92:	81a3      	strh	r3, [r4, #12]
 8006f94:	e7e2      	b.n	8006f5c <__smakebuf_r+0xc>
 8006f96:	89a3      	ldrh	r3, [r4, #12]
 8006f98:	6020      	str	r0, [r4, #0]
 8006f9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006f9e:	81a3      	strh	r3, [r4, #12]
 8006fa0:	9b01      	ldr	r3, [sp, #4]
 8006fa2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006fa6:	b15b      	cbz	r3, 8006fc0 <__smakebuf_r+0x70>
 8006fa8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006fac:	4630      	mov	r0, r6
 8006fae:	f000 f81d 	bl	8006fec <_isatty_r>
 8006fb2:	b128      	cbz	r0, 8006fc0 <__smakebuf_r+0x70>
 8006fb4:	89a3      	ldrh	r3, [r4, #12]
 8006fb6:	f023 0303 	bic.w	r3, r3, #3
 8006fba:	f043 0301 	orr.w	r3, r3, #1
 8006fbe:	81a3      	strh	r3, [r4, #12]
 8006fc0:	89a3      	ldrh	r3, [r4, #12]
 8006fc2:	431d      	orrs	r5, r3
 8006fc4:	81a5      	strh	r5, [r4, #12]
 8006fc6:	e7cf      	b.n	8006f68 <__smakebuf_r+0x18>

08006fc8 <_fstat_r>:
 8006fc8:	b538      	push	{r3, r4, r5, lr}
 8006fca:	4d07      	ldr	r5, [pc, #28]	@ (8006fe8 <_fstat_r+0x20>)
 8006fcc:	2300      	movs	r3, #0
 8006fce:	4604      	mov	r4, r0
 8006fd0:	4608      	mov	r0, r1
 8006fd2:	4611      	mov	r1, r2
 8006fd4:	602b      	str	r3, [r5, #0]
 8006fd6:	f7fb fc4e 	bl	8002876 <_fstat>
 8006fda:	1c43      	adds	r3, r0, #1
 8006fdc:	d102      	bne.n	8006fe4 <_fstat_r+0x1c>
 8006fde:	682b      	ldr	r3, [r5, #0]
 8006fe0:	b103      	cbz	r3, 8006fe4 <_fstat_r+0x1c>
 8006fe2:	6023      	str	r3, [r4, #0]
 8006fe4:	bd38      	pop	{r3, r4, r5, pc}
 8006fe6:	bf00      	nop
 8006fe8:	2002f2a0 	.word	0x2002f2a0

08006fec <_isatty_r>:
 8006fec:	b538      	push	{r3, r4, r5, lr}
 8006fee:	4d06      	ldr	r5, [pc, #24]	@ (8007008 <_isatty_r+0x1c>)
 8006ff0:	2300      	movs	r3, #0
 8006ff2:	4604      	mov	r4, r0
 8006ff4:	4608      	mov	r0, r1
 8006ff6:	602b      	str	r3, [r5, #0]
 8006ff8:	f7fb fc4d 	bl	8002896 <_isatty>
 8006ffc:	1c43      	adds	r3, r0, #1
 8006ffe:	d102      	bne.n	8007006 <_isatty_r+0x1a>
 8007000:	682b      	ldr	r3, [r5, #0]
 8007002:	b103      	cbz	r3, 8007006 <_isatty_r+0x1a>
 8007004:	6023      	str	r3, [r4, #0]
 8007006:	bd38      	pop	{r3, r4, r5, pc}
 8007008:	2002f2a0 	.word	0x2002f2a0

0800700c <sqrt>:
 800700c:	b538      	push	{r3, r4, r5, lr}
 800700e:	ed2d 8b02 	vpush	{d8}
 8007012:	ec55 4b10 	vmov	r4, r5, d0
 8007016:	f000 f87b 	bl	8007110 <__ieee754_sqrt>
 800701a:	4622      	mov	r2, r4
 800701c:	462b      	mov	r3, r5
 800701e:	4620      	mov	r0, r4
 8007020:	4629      	mov	r1, r5
 8007022:	eeb0 8a40 	vmov.f32	s16, s0
 8007026:	eef0 8a60 	vmov.f32	s17, s1
 800702a:	f7f9 fd8f 	bl	8000b4c <__aeabi_dcmpun>
 800702e:	b990      	cbnz	r0, 8007056 <sqrt+0x4a>
 8007030:	2200      	movs	r2, #0
 8007032:	2300      	movs	r3, #0
 8007034:	4620      	mov	r0, r4
 8007036:	4629      	mov	r1, r5
 8007038:	f7f9 fd60 	bl	8000afc <__aeabi_dcmplt>
 800703c:	b158      	cbz	r0, 8007056 <sqrt+0x4a>
 800703e:	f7fd ff69 	bl	8004f14 <__errno>
 8007042:	2321      	movs	r3, #33	@ 0x21
 8007044:	6003      	str	r3, [r0, #0]
 8007046:	2200      	movs	r2, #0
 8007048:	2300      	movs	r3, #0
 800704a:	4610      	mov	r0, r2
 800704c:	4619      	mov	r1, r3
 800704e:	f7f9 fc0d 	bl	800086c <__aeabi_ddiv>
 8007052:	ec41 0b18 	vmov	d8, r0, r1
 8007056:	eeb0 0a48 	vmov.f32	s0, s16
 800705a:	eef0 0a68 	vmov.f32	s1, s17
 800705e:	ecbd 8b02 	vpop	{d8}
 8007062:	bd38      	pop	{r3, r4, r5, pc}
 8007064:	0000      	movs	r0, r0
	...

08007068 <sin>:
 8007068:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800706a:	ec53 2b10 	vmov	r2, r3, d0
 800706e:	4826      	ldr	r0, [pc, #152]	@ (8007108 <sin+0xa0>)
 8007070:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007074:	4281      	cmp	r1, r0
 8007076:	d807      	bhi.n	8007088 <sin+0x20>
 8007078:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8007100 <sin+0x98>
 800707c:	2000      	movs	r0, #0
 800707e:	b005      	add	sp, #20
 8007080:	f85d eb04 	ldr.w	lr, [sp], #4
 8007084:	f000 b9e4 	b.w	8007450 <__kernel_sin>
 8007088:	4820      	ldr	r0, [pc, #128]	@ (800710c <sin+0xa4>)
 800708a:	4281      	cmp	r1, r0
 800708c:	d908      	bls.n	80070a0 <sin+0x38>
 800708e:	4610      	mov	r0, r2
 8007090:	4619      	mov	r1, r3
 8007092:	f7f9 f909 	bl	80002a8 <__aeabi_dsub>
 8007096:	ec41 0b10 	vmov	d0, r0, r1
 800709a:	b005      	add	sp, #20
 800709c:	f85d fb04 	ldr.w	pc, [sp], #4
 80070a0:	4668      	mov	r0, sp
 80070a2:	f000 fa91 	bl	80075c8 <__ieee754_rem_pio2>
 80070a6:	f000 0003 	and.w	r0, r0, #3
 80070aa:	2801      	cmp	r0, #1
 80070ac:	d00c      	beq.n	80070c8 <sin+0x60>
 80070ae:	2802      	cmp	r0, #2
 80070b0:	d011      	beq.n	80070d6 <sin+0x6e>
 80070b2:	b9e8      	cbnz	r0, 80070f0 <sin+0x88>
 80070b4:	ed9d 1b02 	vldr	d1, [sp, #8]
 80070b8:	ed9d 0b00 	vldr	d0, [sp]
 80070bc:	2001      	movs	r0, #1
 80070be:	f000 f9c7 	bl	8007450 <__kernel_sin>
 80070c2:	ec51 0b10 	vmov	r0, r1, d0
 80070c6:	e7e6      	b.n	8007096 <sin+0x2e>
 80070c8:	ed9d 1b02 	vldr	d1, [sp, #8]
 80070cc:	ed9d 0b00 	vldr	d0, [sp]
 80070d0:	f000 f8f6 	bl	80072c0 <__kernel_cos>
 80070d4:	e7f5      	b.n	80070c2 <sin+0x5a>
 80070d6:	ed9d 1b02 	vldr	d1, [sp, #8]
 80070da:	ed9d 0b00 	vldr	d0, [sp]
 80070de:	2001      	movs	r0, #1
 80070e0:	f000 f9b6 	bl	8007450 <__kernel_sin>
 80070e4:	ec53 2b10 	vmov	r2, r3, d0
 80070e8:	4610      	mov	r0, r2
 80070ea:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 80070ee:	e7d2      	b.n	8007096 <sin+0x2e>
 80070f0:	ed9d 1b02 	vldr	d1, [sp, #8]
 80070f4:	ed9d 0b00 	vldr	d0, [sp]
 80070f8:	f000 f8e2 	bl	80072c0 <__kernel_cos>
 80070fc:	e7f2      	b.n	80070e4 <sin+0x7c>
 80070fe:	bf00      	nop
	...
 8007108:	3fe921fb 	.word	0x3fe921fb
 800710c:	7fefffff 	.word	0x7fefffff

08007110 <__ieee754_sqrt>:
 8007110:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007114:	4a66      	ldr	r2, [pc, #408]	@ (80072b0 <__ieee754_sqrt+0x1a0>)
 8007116:	ec55 4b10 	vmov	r4, r5, d0
 800711a:	43aa      	bics	r2, r5
 800711c:	462b      	mov	r3, r5
 800711e:	4621      	mov	r1, r4
 8007120:	d110      	bne.n	8007144 <__ieee754_sqrt+0x34>
 8007122:	4622      	mov	r2, r4
 8007124:	4620      	mov	r0, r4
 8007126:	4629      	mov	r1, r5
 8007128:	f7f9 fa76 	bl	8000618 <__aeabi_dmul>
 800712c:	4602      	mov	r2, r0
 800712e:	460b      	mov	r3, r1
 8007130:	4620      	mov	r0, r4
 8007132:	4629      	mov	r1, r5
 8007134:	f7f9 f8ba 	bl	80002ac <__adddf3>
 8007138:	4604      	mov	r4, r0
 800713a:	460d      	mov	r5, r1
 800713c:	ec45 4b10 	vmov	d0, r4, r5
 8007140:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007144:	2d00      	cmp	r5, #0
 8007146:	dc0e      	bgt.n	8007166 <__ieee754_sqrt+0x56>
 8007148:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800714c:	4322      	orrs	r2, r4
 800714e:	d0f5      	beq.n	800713c <__ieee754_sqrt+0x2c>
 8007150:	b19d      	cbz	r5, 800717a <__ieee754_sqrt+0x6a>
 8007152:	4622      	mov	r2, r4
 8007154:	4620      	mov	r0, r4
 8007156:	4629      	mov	r1, r5
 8007158:	f7f9 f8a6 	bl	80002a8 <__aeabi_dsub>
 800715c:	4602      	mov	r2, r0
 800715e:	460b      	mov	r3, r1
 8007160:	f7f9 fb84 	bl	800086c <__aeabi_ddiv>
 8007164:	e7e8      	b.n	8007138 <__ieee754_sqrt+0x28>
 8007166:	152a      	asrs	r2, r5, #20
 8007168:	d115      	bne.n	8007196 <__ieee754_sqrt+0x86>
 800716a:	2000      	movs	r0, #0
 800716c:	e009      	b.n	8007182 <__ieee754_sqrt+0x72>
 800716e:	0acb      	lsrs	r3, r1, #11
 8007170:	3a15      	subs	r2, #21
 8007172:	0549      	lsls	r1, r1, #21
 8007174:	2b00      	cmp	r3, #0
 8007176:	d0fa      	beq.n	800716e <__ieee754_sqrt+0x5e>
 8007178:	e7f7      	b.n	800716a <__ieee754_sqrt+0x5a>
 800717a:	462a      	mov	r2, r5
 800717c:	e7fa      	b.n	8007174 <__ieee754_sqrt+0x64>
 800717e:	005b      	lsls	r3, r3, #1
 8007180:	3001      	adds	r0, #1
 8007182:	02dc      	lsls	r4, r3, #11
 8007184:	d5fb      	bpl.n	800717e <__ieee754_sqrt+0x6e>
 8007186:	1e44      	subs	r4, r0, #1
 8007188:	1b12      	subs	r2, r2, r4
 800718a:	f1c0 0420 	rsb	r4, r0, #32
 800718e:	fa21 f404 	lsr.w	r4, r1, r4
 8007192:	4323      	orrs	r3, r4
 8007194:	4081      	lsls	r1, r0
 8007196:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800719a:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800719e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80071a2:	07d2      	lsls	r2, r2, #31
 80071a4:	bf5c      	itt	pl
 80071a6:	005b      	lslpl	r3, r3, #1
 80071a8:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 80071ac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80071b0:	bf58      	it	pl
 80071b2:	0049      	lslpl	r1, r1, #1
 80071b4:	2600      	movs	r6, #0
 80071b6:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 80071ba:	107f      	asrs	r7, r7, #1
 80071bc:	0049      	lsls	r1, r1, #1
 80071be:	2016      	movs	r0, #22
 80071c0:	4632      	mov	r2, r6
 80071c2:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 80071c6:	1915      	adds	r5, r2, r4
 80071c8:	429d      	cmp	r5, r3
 80071ca:	bfde      	ittt	le
 80071cc:	192a      	addle	r2, r5, r4
 80071ce:	1b5b      	suble	r3, r3, r5
 80071d0:	1936      	addle	r6, r6, r4
 80071d2:	0fcd      	lsrs	r5, r1, #31
 80071d4:	3801      	subs	r0, #1
 80071d6:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 80071da:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80071de:	ea4f 0454 	mov.w	r4, r4, lsr #1
 80071e2:	d1f0      	bne.n	80071c6 <__ieee754_sqrt+0xb6>
 80071e4:	4605      	mov	r5, r0
 80071e6:	2420      	movs	r4, #32
 80071e8:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80071ec:	4293      	cmp	r3, r2
 80071ee:	eb0c 0e00 	add.w	lr, ip, r0
 80071f2:	dc02      	bgt.n	80071fa <__ieee754_sqrt+0xea>
 80071f4:	d113      	bne.n	800721e <__ieee754_sqrt+0x10e>
 80071f6:	458e      	cmp	lr, r1
 80071f8:	d811      	bhi.n	800721e <__ieee754_sqrt+0x10e>
 80071fa:	f1be 0f00 	cmp.w	lr, #0
 80071fe:	eb0e 000c 	add.w	r0, lr, ip
 8007202:	da3f      	bge.n	8007284 <__ieee754_sqrt+0x174>
 8007204:	2800      	cmp	r0, #0
 8007206:	db3d      	blt.n	8007284 <__ieee754_sqrt+0x174>
 8007208:	f102 0801 	add.w	r8, r2, #1
 800720c:	1a9b      	subs	r3, r3, r2
 800720e:	458e      	cmp	lr, r1
 8007210:	bf88      	it	hi
 8007212:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8007216:	eba1 010e 	sub.w	r1, r1, lr
 800721a:	4465      	add	r5, ip
 800721c:	4642      	mov	r2, r8
 800721e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8007222:	3c01      	subs	r4, #1
 8007224:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8007228:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800722c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8007230:	d1dc      	bne.n	80071ec <__ieee754_sqrt+0xdc>
 8007232:	4319      	orrs	r1, r3
 8007234:	d01b      	beq.n	800726e <__ieee754_sqrt+0x15e>
 8007236:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 80072b4 <__ieee754_sqrt+0x1a4>
 800723a:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 80072b8 <__ieee754_sqrt+0x1a8>
 800723e:	e9da 0100 	ldrd	r0, r1, [sl]
 8007242:	e9db 2300 	ldrd	r2, r3, [fp]
 8007246:	f7f9 f82f 	bl	80002a8 <__aeabi_dsub>
 800724a:	e9da 8900 	ldrd	r8, r9, [sl]
 800724e:	4602      	mov	r2, r0
 8007250:	460b      	mov	r3, r1
 8007252:	4640      	mov	r0, r8
 8007254:	4649      	mov	r1, r9
 8007256:	f7f9 fc5b 	bl	8000b10 <__aeabi_dcmple>
 800725a:	b140      	cbz	r0, 800726e <__ieee754_sqrt+0x15e>
 800725c:	f1b5 3fff 	cmp.w	r5, #4294967295
 8007260:	e9da 0100 	ldrd	r0, r1, [sl]
 8007264:	e9db 2300 	ldrd	r2, r3, [fp]
 8007268:	d10e      	bne.n	8007288 <__ieee754_sqrt+0x178>
 800726a:	3601      	adds	r6, #1
 800726c:	4625      	mov	r5, r4
 800726e:	1073      	asrs	r3, r6, #1
 8007270:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 8007274:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8007278:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 800727c:	086b      	lsrs	r3, r5, #1
 800727e:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 8007282:	e759      	b.n	8007138 <__ieee754_sqrt+0x28>
 8007284:	4690      	mov	r8, r2
 8007286:	e7c1      	b.n	800720c <__ieee754_sqrt+0xfc>
 8007288:	f7f9 f810 	bl	80002ac <__adddf3>
 800728c:	e9da 8900 	ldrd	r8, r9, [sl]
 8007290:	4602      	mov	r2, r0
 8007292:	460b      	mov	r3, r1
 8007294:	4640      	mov	r0, r8
 8007296:	4649      	mov	r1, r9
 8007298:	f7f9 fc30 	bl	8000afc <__aeabi_dcmplt>
 800729c:	b120      	cbz	r0, 80072a8 <__ieee754_sqrt+0x198>
 800729e:	1cab      	adds	r3, r5, #2
 80072a0:	bf08      	it	eq
 80072a2:	3601      	addeq	r6, #1
 80072a4:	3502      	adds	r5, #2
 80072a6:	e7e2      	b.n	800726e <__ieee754_sqrt+0x15e>
 80072a8:	1c6b      	adds	r3, r5, #1
 80072aa:	f023 0501 	bic.w	r5, r3, #1
 80072ae:	e7de      	b.n	800726e <__ieee754_sqrt+0x15e>
 80072b0:	7ff00000 	.word	0x7ff00000
 80072b4:	08008658 	.word	0x08008658
 80072b8:	08008650 	.word	0x08008650
 80072bc:	00000000 	.word	0x00000000

080072c0 <__kernel_cos>:
 80072c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072c4:	ec57 6b10 	vmov	r6, r7, d0
 80072c8:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 80072cc:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 80072d0:	ed8d 1b00 	vstr	d1, [sp]
 80072d4:	d206      	bcs.n	80072e4 <__kernel_cos+0x24>
 80072d6:	4630      	mov	r0, r6
 80072d8:	4639      	mov	r1, r7
 80072da:	f7f9 fc4d 	bl	8000b78 <__aeabi_d2iz>
 80072de:	2800      	cmp	r0, #0
 80072e0:	f000 8088 	beq.w	80073f4 <__kernel_cos+0x134>
 80072e4:	4632      	mov	r2, r6
 80072e6:	463b      	mov	r3, r7
 80072e8:	4630      	mov	r0, r6
 80072ea:	4639      	mov	r1, r7
 80072ec:	f7f9 f994 	bl	8000618 <__aeabi_dmul>
 80072f0:	4b51      	ldr	r3, [pc, #324]	@ (8007438 <__kernel_cos+0x178>)
 80072f2:	2200      	movs	r2, #0
 80072f4:	4604      	mov	r4, r0
 80072f6:	460d      	mov	r5, r1
 80072f8:	f7f9 f98e 	bl	8000618 <__aeabi_dmul>
 80072fc:	a340      	add	r3, pc, #256	@ (adr r3, 8007400 <__kernel_cos+0x140>)
 80072fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007302:	4682      	mov	sl, r0
 8007304:	468b      	mov	fp, r1
 8007306:	4620      	mov	r0, r4
 8007308:	4629      	mov	r1, r5
 800730a:	f7f9 f985 	bl	8000618 <__aeabi_dmul>
 800730e:	a33e      	add	r3, pc, #248	@ (adr r3, 8007408 <__kernel_cos+0x148>)
 8007310:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007314:	f7f8 ffca 	bl	80002ac <__adddf3>
 8007318:	4622      	mov	r2, r4
 800731a:	462b      	mov	r3, r5
 800731c:	f7f9 f97c 	bl	8000618 <__aeabi_dmul>
 8007320:	a33b      	add	r3, pc, #236	@ (adr r3, 8007410 <__kernel_cos+0x150>)
 8007322:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007326:	f7f8 ffbf 	bl	80002a8 <__aeabi_dsub>
 800732a:	4622      	mov	r2, r4
 800732c:	462b      	mov	r3, r5
 800732e:	f7f9 f973 	bl	8000618 <__aeabi_dmul>
 8007332:	a339      	add	r3, pc, #228	@ (adr r3, 8007418 <__kernel_cos+0x158>)
 8007334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007338:	f7f8 ffb8 	bl	80002ac <__adddf3>
 800733c:	4622      	mov	r2, r4
 800733e:	462b      	mov	r3, r5
 8007340:	f7f9 f96a 	bl	8000618 <__aeabi_dmul>
 8007344:	a336      	add	r3, pc, #216	@ (adr r3, 8007420 <__kernel_cos+0x160>)
 8007346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800734a:	f7f8 ffad 	bl	80002a8 <__aeabi_dsub>
 800734e:	4622      	mov	r2, r4
 8007350:	462b      	mov	r3, r5
 8007352:	f7f9 f961 	bl	8000618 <__aeabi_dmul>
 8007356:	a334      	add	r3, pc, #208	@ (adr r3, 8007428 <__kernel_cos+0x168>)
 8007358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800735c:	f7f8 ffa6 	bl	80002ac <__adddf3>
 8007360:	4622      	mov	r2, r4
 8007362:	462b      	mov	r3, r5
 8007364:	f7f9 f958 	bl	8000618 <__aeabi_dmul>
 8007368:	4622      	mov	r2, r4
 800736a:	462b      	mov	r3, r5
 800736c:	f7f9 f954 	bl	8000618 <__aeabi_dmul>
 8007370:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007374:	4604      	mov	r4, r0
 8007376:	460d      	mov	r5, r1
 8007378:	4630      	mov	r0, r6
 800737a:	4639      	mov	r1, r7
 800737c:	f7f9 f94c 	bl	8000618 <__aeabi_dmul>
 8007380:	460b      	mov	r3, r1
 8007382:	4602      	mov	r2, r0
 8007384:	4629      	mov	r1, r5
 8007386:	4620      	mov	r0, r4
 8007388:	f7f8 ff8e 	bl	80002a8 <__aeabi_dsub>
 800738c:	4b2b      	ldr	r3, [pc, #172]	@ (800743c <__kernel_cos+0x17c>)
 800738e:	4598      	cmp	r8, r3
 8007390:	4606      	mov	r6, r0
 8007392:	460f      	mov	r7, r1
 8007394:	d810      	bhi.n	80073b8 <__kernel_cos+0xf8>
 8007396:	4602      	mov	r2, r0
 8007398:	460b      	mov	r3, r1
 800739a:	4650      	mov	r0, sl
 800739c:	4659      	mov	r1, fp
 800739e:	f7f8 ff83 	bl	80002a8 <__aeabi_dsub>
 80073a2:	460b      	mov	r3, r1
 80073a4:	4926      	ldr	r1, [pc, #152]	@ (8007440 <__kernel_cos+0x180>)
 80073a6:	4602      	mov	r2, r0
 80073a8:	2000      	movs	r0, #0
 80073aa:	f7f8 ff7d 	bl	80002a8 <__aeabi_dsub>
 80073ae:	ec41 0b10 	vmov	d0, r0, r1
 80073b2:	b003      	add	sp, #12
 80073b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073b8:	4b22      	ldr	r3, [pc, #136]	@ (8007444 <__kernel_cos+0x184>)
 80073ba:	4921      	ldr	r1, [pc, #132]	@ (8007440 <__kernel_cos+0x180>)
 80073bc:	4598      	cmp	r8, r3
 80073be:	bf8c      	ite	hi
 80073c0:	4d21      	ldrhi	r5, [pc, #132]	@ (8007448 <__kernel_cos+0x188>)
 80073c2:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 80073c6:	2400      	movs	r4, #0
 80073c8:	4622      	mov	r2, r4
 80073ca:	462b      	mov	r3, r5
 80073cc:	2000      	movs	r0, #0
 80073ce:	f7f8 ff6b 	bl	80002a8 <__aeabi_dsub>
 80073d2:	4622      	mov	r2, r4
 80073d4:	4680      	mov	r8, r0
 80073d6:	4689      	mov	r9, r1
 80073d8:	462b      	mov	r3, r5
 80073da:	4650      	mov	r0, sl
 80073dc:	4659      	mov	r1, fp
 80073de:	f7f8 ff63 	bl	80002a8 <__aeabi_dsub>
 80073e2:	4632      	mov	r2, r6
 80073e4:	463b      	mov	r3, r7
 80073e6:	f7f8 ff5f 	bl	80002a8 <__aeabi_dsub>
 80073ea:	4602      	mov	r2, r0
 80073ec:	460b      	mov	r3, r1
 80073ee:	4640      	mov	r0, r8
 80073f0:	4649      	mov	r1, r9
 80073f2:	e7da      	b.n	80073aa <__kernel_cos+0xea>
 80073f4:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 8007430 <__kernel_cos+0x170>
 80073f8:	e7db      	b.n	80073b2 <__kernel_cos+0xf2>
 80073fa:	bf00      	nop
 80073fc:	f3af 8000 	nop.w
 8007400:	be8838d4 	.word	0xbe8838d4
 8007404:	bda8fae9 	.word	0xbda8fae9
 8007408:	bdb4b1c4 	.word	0xbdb4b1c4
 800740c:	3e21ee9e 	.word	0x3e21ee9e
 8007410:	809c52ad 	.word	0x809c52ad
 8007414:	3e927e4f 	.word	0x3e927e4f
 8007418:	19cb1590 	.word	0x19cb1590
 800741c:	3efa01a0 	.word	0x3efa01a0
 8007420:	16c15177 	.word	0x16c15177
 8007424:	3f56c16c 	.word	0x3f56c16c
 8007428:	5555554c 	.word	0x5555554c
 800742c:	3fa55555 	.word	0x3fa55555
 8007430:	00000000 	.word	0x00000000
 8007434:	3ff00000 	.word	0x3ff00000
 8007438:	3fe00000 	.word	0x3fe00000
 800743c:	3fd33332 	.word	0x3fd33332
 8007440:	3ff00000 	.word	0x3ff00000
 8007444:	3fe90000 	.word	0x3fe90000
 8007448:	3fd20000 	.word	0x3fd20000
 800744c:	00000000 	.word	0x00000000

08007450 <__kernel_sin>:
 8007450:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007454:	ec55 4b10 	vmov	r4, r5, d0
 8007458:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800745c:	b085      	sub	sp, #20
 800745e:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8007462:	ed8d 1b02 	vstr	d1, [sp, #8]
 8007466:	4680      	mov	r8, r0
 8007468:	d205      	bcs.n	8007476 <__kernel_sin+0x26>
 800746a:	4620      	mov	r0, r4
 800746c:	4629      	mov	r1, r5
 800746e:	f7f9 fb83 	bl	8000b78 <__aeabi_d2iz>
 8007472:	2800      	cmp	r0, #0
 8007474:	d052      	beq.n	800751c <__kernel_sin+0xcc>
 8007476:	4622      	mov	r2, r4
 8007478:	462b      	mov	r3, r5
 800747a:	4620      	mov	r0, r4
 800747c:	4629      	mov	r1, r5
 800747e:	f7f9 f8cb 	bl	8000618 <__aeabi_dmul>
 8007482:	4682      	mov	sl, r0
 8007484:	468b      	mov	fp, r1
 8007486:	4602      	mov	r2, r0
 8007488:	460b      	mov	r3, r1
 800748a:	4620      	mov	r0, r4
 800748c:	4629      	mov	r1, r5
 800748e:	f7f9 f8c3 	bl	8000618 <__aeabi_dmul>
 8007492:	a342      	add	r3, pc, #264	@ (adr r3, 800759c <__kernel_sin+0x14c>)
 8007494:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007498:	e9cd 0100 	strd	r0, r1, [sp]
 800749c:	4650      	mov	r0, sl
 800749e:	4659      	mov	r1, fp
 80074a0:	f7f9 f8ba 	bl	8000618 <__aeabi_dmul>
 80074a4:	a33f      	add	r3, pc, #252	@ (adr r3, 80075a4 <__kernel_sin+0x154>)
 80074a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074aa:	f7f8 fefd 	bl	80002a8 <__aeabi_dsub>
 80074ae:	4652      	mov	r2, sl
 80074b0:	465b      	mov	r3, fp
 80074b2:	f7f9 f8b1 	bl	8000618 <__aeabi_dmul>
 80074b6:	a33d      	add	r3, pc, #244	@ (adr r3, 80075ac <__kernel_sin+0x15c>)
 80074b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074bc:	f7f8 fef6 	bl	80002ac <__adddf3>
 80074c0:	4652      	mov	r2, sl
 80074c2:	465b      	mov	r3, fp
 80074c4:	f7f9 f8a8 	bl	8000618 <__aeabi_dmul>
 80074c8:	a33a      	add	r3, pc, #232	@ (adr r3, 80075b4 <__kernel_sin+0x164>)
 80074ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074ce:	f7f8 feeb 	bl	80002a8 <__aeabi_dsub>
 80074d2:	4652      	mov	r2, sl
 80074d4:	465b      	mov	r3, fp
 80074d6:	f7f9 f89f 	bl	8000618 <__aeabi_dmul>
 80074da:	a338      	add	r3, pc, #224	@ (adr r3, 80075bc <__kernel_sin+0x16c>)
 80074dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074e0:	f7f8 fee4 	bl	80002ac <__adddf3>
 80074e4:	4606      	mov	r6, r0
 80074e6:	460f      	mov	r7, r1
 80074e8:	f1b8 0f00 	cmp.w	r8, #0
 80074ec:	d11b      	bne.n	8007526 <__kernel_sin+0xd6>
 80074ee:	4602      	mov	r2, r0
 80074f0:	460b      	mov	r3, r1
 80074f2:	4650      	mov	r0, sl
 80074f4:	4659      	mov	r1, fp
 80074f6:	f7f9 f88f 	bl	8000618 <__aeabi_dmul>
 80074fa:	a325      	add	r3, pc, #148	@ (adr r3, 8007590 <__kernel_sin+0x140>)
 80074fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007500:	f7f8 fed2 	bl	80002a8 <__aeabi_dsub>
 8007504:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007508:	f7f9 f886 	bl	8000618 <__aeabi_dmul>
 800750c:	4602      	mov	r2, r0
 800750e:	460b      	mov	r3, r1
 8007510:	4620      	mov	r0, r4
 8007512:	4629      	mov	r1, r5
 8007514:	f7f8 feca 	bl	80002ac <__adddf3>
 8007518:	4604      	mov	r4, r0
 800751a:	460d      	mov	r5, r1
 800751c:	ec45 4b10 	vmov	d0, r4, r5
 8007520:	b005      	add	sp, #20
 8007522:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007526:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800752a:	4b1b      	ldr	r3, [pc, #108]	@ (8007598 <__kernel_sin+0x148>)
 800752c:	2200      	movs	r2, #0
 800752e:	f7f9 f873 	bl	8000618 <__aeabi_dmul>
 8007532:	4632      	mov	r2, r6
 8007534:	4680      	mov	r8, r0
 8007536:	4689      	mov	r9, r1
 8007538:	463b      	mov	r3, r7
 800753a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800753e:	f7f9 f86b 	bl	8000618 <__aeabi_dmul>
 8007542:	4602      	mov	r2, r0
 8007544:	460b      	mov	r3, r1
 8007546:	4640      	mov	r0, r8
 8007548:	4649      	mov	r1, r9
 800754a:	f7f8 fead 	bl	80002a8 <__aeabi_dsub>
 800754e:	4652      	mov	r2, sl
 8007550:	465b      	mov	r3, fp
 8007552:	f7f9 f861 	bl	8000618 <__aeabi_dmul>
 8007556:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800755a:	f7f8 fea5 	bl	80002a8 <__aeabi_dsub>
 800755e:	a30c      	add	r3, pc, #48	@ (adr r3, 8007590 <__kernel_sin+0x140>)
 8007560:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007564:	4606      	mov	r6, r0
 8007566:	460f      	mov	r7, r1
 8007568:	e9dd 0100 	ldrd	r0, r1, [sp]
 800756c:	f7f9 f854 	bl	8000618 <__aeabi_dmul>
 8007570:	4602      	mov	r2, r0
 8007572:	460b      	mov	r3, r1
 8007574:	4630      	mov	r0, r6
 8007576:	4639      	mov	r1, r7
 8007578:	f7f8 fe98 	bl	80002ac <__adddf3>
 800757c:	4602      	mov	r2, r0
 800757e:	460b      	mov	r3, r1
 8007580:	4620      	mov	r0, r4
 8007582:	4629      	mov	r1, r5
 8007584:	f7f8 fe90 	bl	80002a8 <__aeabi_dsub>
 8007588:	e7c6      	b.n	8007518 <__kernel_sin+0xc8>
 800758a:	bf00      	nop
 800758c:	f3af 8000 	nop.w
 8007590:	55555549 	.word	0x55555549
 8007594:	3fc55555 	.word	0x3fc55555
 8007598:	3fe00000 	.word	0x3fe00000
 800759c:	5acfd57c 	.word	0x5acfd57c
 80075a0:	3de5d93a 	.word	0x3de5d93a
 80075a4:	8a2b9ceb 	.word	0x8a2b9ceb
 80075a8:	3e5ae5e6 	.word	0x3e5ae5e6
 80075ac:	57b1fe7d 	.word	0x57b1fe7d
 80075b0:	3ec71de3 	.word	0x3ec71de3
 80075b4:	19c161d5 	.word	0x19c161d5
 80075b8:	3f2a01a0 	.word	0x3f2a01a0
 80075bc:	1110f8a6 	.word	0x1110f8a6
 80075c0:	3f811111 	.word	0x3f811111
 80075c4:	00000000 	.word	0x00000000

080075c8 <__ieee754_rem_pio2>:
 80075c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075cc:	ec57 6b10 	vmov	r6, r7, d0
 80075d0:	4bc5      	ldr	r3, [pc, #788]	@ (80078e8 <__ieee754_rem_pio2+0x320>)
 80075d2:	b08d      	sub	sp, #52	@ 0x34
 80075d4:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 80075d8:	4598      	cmp	r8, r3
 80075da:	4604      	mov	r4, r0
 80075dc:	9704      	str	r7, [sp, #16]
 80075de:	d807      	bhi.n	80075f0 <__ieee754_rem_pio2+0x28>
 80075e0:	2200      	movs	r2, #0
 80075e2:	2300      	movs	r3, #0
 80075e4:	ed80 0b00 	vstr	d0, [r0]
 80075e8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80075ec:	2500      	movs	r5, #0
 80075ee:	e028      	b.n	8007642 <__ieee754_rem_pio2+0x7a>
 80075f0:	4bbe      	ldr	r3, [pc, #760]	@ (80078ec <__ieee754_rem_pio2+0x324>)
 80075f2:	4598      	cmp	r8, r3
 80075f4:	d878      	bhi.n	80076e8 <__ieee754_rem_pio2+0x120>
 80075f6:	9b04      	ldr	r3, [sp, #16]
 80075f8:	4dbd      	ldr	r5, [pc, #756]	@ (80078f0 <__ieee754_rem_pio2+0x328>)
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	4630      	mov	r0, r6
 80075fe:	a3ac      	add	r3, pc, #688	@ (adr r3, 80078b0 <__ieee754_rem_pio2+0x2e8>)
 8007600:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007604:	4639      	mov	r1, r7
 8007606:	dd38      	ble.n	800767a <__ieee754_rem_pio2+0xb2>
 8007608:	f7f8 fe4e 	bl	80002a8 <__aeabi_dsub>
 800760c:	45a8      	cmp	r8, r5
 800760e:	4606      	mov	r6, r0
 8007610:	460f      	mov	r7, r1
 8007612:	d01a      	beq.n	800764a <__ieee754_rem_pio2+0x82>
 8007614:	a3a8      	add	r3, pc, #672	@ (adr r3, 80078b8 <__ieee754_rem_pio2+0x2f0>)
 8007616:	e9d3 2300 	ldrd	r2, r3, [r3]
 800761a:	f7f8 fe45 	bl	80002a8 <__aeabi_dsub>
 800761e:	4602      	mov	r2, r0
 8007620:	460b      	mov	r3, r1
 8007622:	4680      	mov	r8, r0
 8007624:	4689      	mov	r9, r1
 8007626:	4630      	mov	r0, r6
 8007628:	4639      	mov	r1, r7
 800762a:	f7f8 fe3d 	bl	80002a8 <__aeabi_dsub>
 800762e:	a3a2      	add	r3, pc, #648	@ (adr r3, 80078b8 <__ieee754_rem_pio2+0x2f0>)
 8007630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007634:	f7f8 fe38 	bl	80002a8 <__aeabi_dsub>
 8007638:	e9c4 8900 	strd	r8, r9, [r4]
 800763c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8007640:	2501      	movs	r5, #1
 8007642:	4628      	mov	r0, r5
 8007644:	b00d      	add	sp, #52	@ 0x34
 8007646:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800764a:	a39d      	add	r3, pc, #628	@ (adr r3, 80078c0 <__ieee754_rem_pio2+0x2f8>)
 800764c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007650:	f7f8 fe2a 	bl	80002a8 <__aeabi_dsub>
 8007654:	a39c      	add	r3, pc, #624	@ (adr r3, 80078c8 <__ieee754_rem_pio2+0x300>)
 8007656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800765a:	4606      	mov	r6, r0
 800765c:	460f      	mov	r7, r1
 800765e:	f7f8 fe23 	bl	80002a8 <__aeabi_dsub>
 8007662:	4602      	mov	r2, r0
 8007664:	460b      	mov	r3, r1
 8007666:	4680      	mov	r8, r0
 8007668:	4689      	mov	r9, r1
 800766a:	4630      	mov	r0, r6
 800766c:	4639      	mov	r1, r7
 800766e:	f7f8 fe1b 	bl	80002a8 <__aeabi_dsub>
 8007672:	a395      	add	r3, pc, #596	@ (adr r3, 80078c8 <__ieee754_rem_pio2+0x300>)
 8007674:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007678:	e7dc      	b.n	8007634 <__ieee754_rem_pio2+0x6c>
 800767a:	f7f8 fe17 	bl	80002ac <__adddf3>
 800767e:	45a8      	cmp	r8, r5
 8007680:	4606      	mov	r6, r0
 8007682:	460f      	mov	r7, r1
 8007684:	d018      	beq.n	80076b8 <__ieee754_rem_pio2+0xf0>
 8007686:	a38c      	add	r3, pc, #560	@ (adr r3, 80078b8 <__ieee754_rem_pio2+0x2f0>)
 8007688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800768c:	f7f8 fe0e 	bl	80002ac <__adddf3>
 8007690:	4602      	mov	r2, r0
 8007692:	460b      	mov	r3, r1
 8007694:	4680      	mov	r8, r0
 8007696:	4689      	mov	r9, r1
 8007698:	4630      	mov	r0, r6
 800769a:	4639      	mov	r1, r7
 800769c:	f7f8 fe04 	bl	80002a8 <__aeabi_dsub>
 80076a0:	a385      	add	r3, pc, #532	@ (adr r3, 80078b8 <__ieee754_rem_pio2+0x2f0>)
 80076a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076a6:	f7f8 fe01 	bl	80002ac <__adddf3>
 80076aa:	f04f 35ff 	mov.w	r5, #4294967295
 80076ae:	e9c4 8900 	strd	r8, r9, [r4]
 80076b2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80076b6:	e7c4      	b.n	8007642 <__ieee754_rem_pio2+0x7a>
 80076b8:	a381      	add	r3, pc, #516	@ (adr r3, 80078c0 <__ieee754_rem_pio2+0x2f8>)
 80076ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076be:	f7f8 fdf5 	bl	80002ac <__adddf3>
 80076c2:	a381      	add	r3, pc, #516	@ (adr r3, 80078c8 <__ieee754_rem_pio2+0x300>)
 80076c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076c8:	4606      	mov	r6, r0
 80076ca:	460f      	mov	r7, r1
 80076cc:	f7f8 fdee 	bl	80002ac <__adddf3>
 80076d0:	4602      	mov	r2, r0
 80076d2:	460b      	mov	r3, r1
 80076d4:	4680      	mov	r8, r0
 80076d6:	4689      	mov	r9, r1
 80076d8:	4630      	mov	r0, r6
 80076da:	4639      	mov	r1, r7
 80076dc:	f7f8 fde4 	bl	80002a8 <__aeabi_dsub>
 80076e0:	a379      	add	r3, pc, #484	@ (adr r3, 80078c8 <__ieee754_rem_pio2+0x300>)
 80076e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076e6:	e7de      	b.n	80076a6 <__ieee754_rem_pio2+0xde>
 80076e8:	4b82      	ldr	r3, [pc, #520]	@ (80078f4 <__ieee754_rem_pio2+0x32c>)
 80076ea:	4598      	cmp	r8, r3
 80076ec:	f200 80d1 	bhi.w	8007892 <__ieee754_rem_pio2+0x2ca>
 80076f0:	f000 f966 	bl	80079c0 <fabs>
 80076f4:	ec57 6b10 	vmov	r6, r7, d0
 80076f8:	a375      	add	r3, pc, #468	@ (adr r3, 80078d0 <__ieee754_rem_pio2+0x308>)
 80076fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076fe:	4630      	mov	r0, r6
 8007700:	4639      	mov	r1, r7
 8007702:	f7f8 ff89 	bl	8000618 <__aeabi_dmul>
 8007706:	4b7c      	ldr	r3, [pc, #496]	@ (80078f8 <__ieee754_rem_pio2+0x330>)
 8007708:	2200      	movs	r2, #0
 800770a:	f7f8 fdcf 	bl	80002ac <__adddf3>
 800770e:	f7f9 fa33 	bl	8000b78 <__aeabi_d2iz>
 8007712:	4605      	mov	r5, r0
 8007714:	f7f8 ff16 	bl	8000544 <__aeabi_i2d>
 8007718:	4602      	mov	r2, r0
 800771a:	460b      	mov	r3, r1
 800771c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007720:	a363      	add	r3, pc, #396	@ (adr r3, 80078b0 <__ieee754_rem_pio2+0x2e8>)
 8007722:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007726:	f7f8 ff77 	bl	8000618 <__aeabi_dmul>
 800772a:	4602      	mov	r2, r0
 800772c:	460b      	mov	r3, r1
 800772e:	4630      	mov	r0, r6
 8007730:	4639      	mov	r1, r7
 8007732:	f7f8 fdb9 	bl	80002a8 <__aeabi_dsub>
 8007736:	a360      	add	r3, pc, #384	@ (adr r3, 80078b8 <__ieee754_rem_pio2+0x2f0>)
 8007738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800773c:	4682      	mov	sl, r0
 800773e:	468b      	mov	fp, r1
 8007740:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007744:	f7f8 ff68 	bl	8000618 <__aeabi_dmul>
 8007748:	2d1f      	cmp	r5, #31
 800774a:	4606      	mov	r6, r0
 800774c:	460f      	mov	r7, r1
 800774e:	dc0c      	bgt.n	800776a <__ieee754_rem_pio2+0x1a2>
 8007750:	4b6a      	ldr	r3, [pc, #424]	@ (80078fc <__ieee754_rem_pio2+0x334>)
 8007752:	1e6a      	subs	r2, r5, #1
 8007754:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007758:	4543      	cmp	r3, r8
 800775a:	d006      	beq.n	800776a <__ieee754_rem_pio2+0x1a2>
 800775c:	4632      	mov	r2, r6
 800775e:	463b      	mov	r3, r7
 8007760:	4650      	mov	r0, sl
 8007762:	4659      	mov	r1, fp
 8007764:	f7f8 fda0 	bl	80002a8 <__aeabi_dsub>
 8007768:	e00e      	b.n	8007788 <__ieee754_rem_pio2+0x1c0>
 800776a:	463b      	mov	r3, r7
 800776c:	4632      	mov	r2, r6
 800776e:	4650      	mov	r0, sl
 8007770:	4659      	mov	r1, fp
 8007772:	f7f8 fd99 	bl	80002a8 <__aeabi_dsub>
 8007776:	ea4f 5328 	mov.w	r3, r8, asr #20
 800777a:	9305      	str	r3, [sp, #20]
 800777c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8007780:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8007784:	2b10      	cmp	r3, #16
 8007786:	dc02      	bgt.n	800778e <__ieee754_rem_pio2+0x1c6>
 8007788:	e9c4 0100 	strd	r0, r1, [r4]
 800778c:	e039      	b.n	8007802 <__ieee754_rem_pio2+0x23a>
 800778e:	a34c      	add	r3, pc, #304	@ (adr r3, 80078c0 <__ieee754_rem_pio2+0x2f8>)
 8007790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007794:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007798:	f7f8 ff3e 	bl	8000618 <__aeabi_dmul>
 800779c:	4606      	mov	r6, r0
 800779e:	460f      	mov	r7, r1
 80077a0:	4602      	mov	r2, r0
 80077a2:	460b      	mov	r3, r1
 80077a4:	4650      	mov	r0, sl
 80077a6:	4659      	mov	r1, fp
 80077a8:	f7f8 fd7e 	bl	80002a8 <__aeabi_dsub>
 80077ac:	4602      	mov	r2, r0
 80077ae:	460b      	mov	r3, r1
 80077b0:	4680      	mov	r8, r0
 80077b2:	4689      	mov	r9, r1
 80077b4:	4650      	mov	r0, sl
 80077b6:	4659      	mov	r1, fp
 80077b8:	f7f8 fd76 	bl	80002a8 <__aeabi_dsub>
 80077bc:	4632      	mov	r2, r6
 80077be:	463b      	mov	r3, r7
 80077c0:	f7f8 fd72 	bl	80002a8 <__aeabi_dsub>
 80077c4:	a340      	add	r3, pc, #256	@ (adr r3, 80078c8 <__ieee754_rem_pio2+0x300>)
 80077c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077ca:	4606      	mov	r6, r0
 80077cc:	460f      	mov	r7, r1
 80077ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80077d2:	f7f8 ff21 	bl	8000618 <__aeabi_dmul>
 80077d6:	4632      	mov	r2, r6
 80077d8:	463b      	mov	r3, r7
 80077da:	f7f8 fd65 	bl	80002a8 <__aeabi_dsub>
 80077de:	4602      	mov	r2, r0
 80077e0:	460b      	mov	r3, r1
 80077e2:	4606      	mov	r6, r0
 80077e4:	460f      	mov	r7, r1
 80077e6:	4640      	mov	r0, r8
 80077e8:	4649      	mov	r1, r9
 80077ea:	f7f8 fd5d 	bl	80002a8 <__aeabi_dsub>
 80077ee:	9a05      	ldr	r2, [sp, #20]
 80077f0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80077f4:	1ad3      	subs	r3, r2, r3
 80077f6:	2b31      	cmp	r3, #49	@ 0x31
 80077f8:	dc20      	bgt.n	800783c <__ieee754_rem_pio2+0x274>
 80077fa:	e9c4 0100 	strd	r0, r1, [r4]
 80077fe:	46c2      	mov	sl, r8
 8007800:	46cb      	mov	fp, r9
 8007802:	e9d4 8900 	ldrd	r8, r9, [r4]
 8007806:	4650      	mov	r0, sl
 8007808:	4642      	mov	r2, r8
 800780a:	464b      	mov	r3, r9
 800780c:	4659      	mov	r1, fp
 800780e:	f7f8 fd4b 	bl	80002a8 <__aeabi_dsub>
 8007812:	463b      	mov	r3, r7
 8007814:	4632      	mov	r2, r6
 8007816:	f7f8 fd47 	bl	80002a8 <__aeabi_dsub>
 800781a:	9b04      	ldr	r3, [sp, #16]
 800781c:	2b00      	cmp	r3, #0
 800781e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8007822:	f6bf af0e 	bge.w	8007642 <__ieee754_rem_pio2+0x7a>
 8007826:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800782a:	6063      	str	r3, [r4, #4]
 800782c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007830:	f8c4 8000 	str.w	r8, [r4]
 8007834:	60a0      	str	r0, [r4, #8]
 8007836:	60e3      	str	r3, [r4, #12]
 8007838:	426d      	negs	r5, r5
 800783a:	e702      	b.n	8007642 <__ieee754_rem_pio2+0x7a>
 800783c:	a326      	add	r3, pc, #152	@ (adr r3, 80078d8 <__ieee754_rem_pio2+0x310>)
 800783e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007842:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007846:	f7f8 fee7 	bl	8000618 <__aeabi_dmul>
 800784a:	4606      	mov	r6, r0
 800784c:	460f      	mov	r7, r1
 800784e:	4602      	mov	r2, r0
 8007850:	460b      	mov	r3, r1
 8007852:	4640      	mov	r0, r8
 8007854:	4649      	mov	r1, r9
 8007856:	f7f8 fd27 	bl	80002a8 <__aeabi_dsub>
 800785a:	4602      	mov	r2, r0
 800785c:	460b      	mov	r3, r1
 800785e:	4682      	mov	sl, r0
 8007860:	468b      	mov	fp, r1
 8007862:	4640      	mov	r0, r8
 8007864:	4649      	mov	r1, r9
 8007866:	f7f8 fd1f 	bl	80002a8 <__aeabi_dsub>
 800786a:	4632      	mov	r2, r6
 800786c:	463b      	mov	r3, r7
 800786e:	f7f8 fd1b 	bl	80002a8 <__aeabi_dsub>
 8007872:	a31b      	add	r3, pc, #108	@ (adr r3, 80078e0 <__ieee754_rem_pio2+0x318>)
 8007874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007878:	4606      	mov	r6, r0
 800787a:	460f      	mov	r7, r1
 800787c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007880:	f7f8 feca 	bl	8000618 <__aeabi_dmul>
 8007884:	4632      	mov	r2, r6
 8007886:	463b      	mov	r3, r7
 8007888:	f7f8 fd0e 	bl	80002a8 <__aeabi_dsub>
 800788c:	4606      	mov	r6, r0
 800788e:	460f      	mov	r7, r1
 8007890:	e764      	b.n	800775c <__ieee754_rem_pio2+0x194>
 8007892:	4b1b      	ldr	r3, [pc, #108]	@ (8007900 <__ieee754_rem_pio2+0x338>)
 8007894:	4598      	cmp	r8, r3
 8007896:	d935      	bls.n	8007904 <__ieee754_rem_pio2+0x33c>
 8007898:	4632      	mov	r2, r6
 800789a:	463b      	mov	r3, r7
 800789c:	4630      	mov	r0, r6
 800789e:	4639      	mov	r1, r7
 80078a0:	f7f8 fd02 	bl	80002a8 <__aeabi_dsub>
 80078a4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80078a8:	e9c4 0100 	strd	r0, r1, [r4]
 80078ac:	e69e      	b.n	80075ec <__ieee754_rem_pio2+0x24>
 80078ae:	bf00      	nop
 80078b0:	54400000 	.word	0x54400000
 80078b4:	3ff921fb 	.word	0x3ff921fb
 80078b8:	1a626331 	.word	0x1a626331
 80078bc:	3dd0b461 	.word	0x3dd0b461
 80078c0:	1a600000 	.word	0x1a600000
 80078c4:	3dd0b461 	.word	0x3dd0b461
 80078c8:	2e037073 	.word	0x2e037073
 80078cc:	3ba3198a 	.word	0x3ba3198a
 80078d0:	6dc9c883 	.word	0x6dc9c883
 80078d4:	3fe45f30 	.word	0x3fe45f30
 80078d8:	2e000000 	.word	0x2e000000
 80078dc:	3ba3198a 	.word	0x3ba3198a
 80078e0:	252049c1 	.word	0x252049c1
 80078e4:	397b839a 	.word	0x397b839a
 80078e8:	3fe921fb 	.word	0x3fe921fb
 80078ec:	4002d97b 	.word	0x4002d97b
 80078f0:	3ff921fb 	.word	0x3ff921fb
 80078f4:	413921fb 	.word	0x413921fb
 80078f8:	3fe00000 	.word	0x3fe00000
 80078fc:	08008660 	.word	0x08008660
 8007900:	7fefffff 	.word	0x7fefffff
 8007904:	ea4f 5528 	mov.w	r5, r8, asr #20
 8007908:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800790c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8007910:	4630      	mov	r0, r6
 8007912:	460f      	mov	r7, r1
 8007914:	f7f9 f930 	bl	8000b78 <__aeabi_d2iz>
 8007918:	f7f8 fe14 	bl	8000544 <__aeabi_i2d>
 800791c:	4602      	mov	r2, r0
 800791e:	460b      	mov	r3, r1
 8007920:	4630      	mov	r0, r6
 8007922:	4639      	mov	r1, r7
 8007924:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007928:	f7f8 fcbe 	bl	80002a8 <__aeabi_dsub>
 800792c:	4b22      	ldr	r3, [pc, #136]	@ (80079b8 <__ieee754_rem_pio2+0x3f0>)
 800792e:	2200      	movs	r2, #0
 8007930:	f7f8 fe72 	bl	8000618 <__aeabi_dmul>
 8007934:	460f      	mov	r7, r1
 8007936:	4606      	mov	r6, r0
 8007938:	f7f9 f91e 	bl	8000b78 <__aeabi_d2iz>
 800793c:	f7f8 fe02 	bl	8000544 <__aeabi_i2d>
 8007940:	4602      	mov	r2, r0
 8007942:	460b      	mov	r3, r1
 8007944:	4630      	mov	r0, r6
 8007946:	4639      	mov	r1, r7
 8007948:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800794c:	f7f8 fcac 	bl	80002a8 <__aeabi_dsub>
 8007950:	4b19      	ldr	r3, [pc, #100]	@ (80079b8 <__ieee754_rem_pio2+0x3f0>)
 8007952:	2200      	movs	r2, #0
 8007954:	f7f8 fe60 	bl	8000618 <__aeabi_dmul>
 8007958:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800795c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8007960:	f04f 0803 	mov.w	r8, #3
 8007964:	2600      	movs	r6, #0
 8007966:	2700      	movs	r7, #0
 8007968:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800796c:	4632      	mov	r2, r6
 800796e:	463b      	mov	r3, r7
 8007970:	46c2      	mov	sl, r8
 8007972:	f108 38ff 	add.w	r8, r8, #4294967295
 8007976:	f7f9 f8b7 	bl	8000ae8 <__aeabi_dcmpeq>
 800797a:	2800      	cmp	r0, #0
 800797c:	d1f4      	bne.n	8007968 <__ieee754_rem_pio2+0x3a0>
 800797e:	4b0f      	ldr	r3, [pc, #60]	@ (80079bc <__ieee754_rem_pio2+0x3f4>)
 8007980:	9301      	str	r3, [sp, #4]
 8007982:	2302      	movs	r3, #2
 8007984:	9300      	str	r3, [sp, #0]
 8007986:	462a      	mov	r2, r5
 8007988:	4653      	mov	r3, sl
 800798a:	4621      	mov	r1, r4
 800798c:	a806      	add	r0, sp, #24
 800798e:	f000 f81f 	bl	80079d0 <__kernel_rem_pio2>
 8007992:	9b04      	ldr	r3, [sp, #16]
 8007994:	2b00      	cmp	r3, #0
 8007996:	4605      	mov	r5, r0
 8007998:	f6bf ae53 	bge.w	8007642 <__ieee754_rem_pio2+0x7a>
 800799c:	e9d4 2100 	ldrd	r2, r1, [r4]
 80079a0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80079a4:	e9c4 2300 	strd	r2, r3, [r4]
 80079a8:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 80079ac:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80079b0:	e9c4 2302 	strd	r2, r3, [r4, #8]
 80079b4:	e740      	b.n	8007838 <__ieee754_rem_pio2+0x270>
 80079b6:	bf00      	nop
 80079b8:	41700000 	.word	0x41700000
 80079bc:	080086e0 	.word	0x080086e0

080079c0 <fabs>:
 80079c0:	ec51 0b10 	vmov	r0, r1, d0
 80079c4:	4602      	mov	r2, r0
 80079c6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80079ca:	ec43 2b10 	vmov	d0, r2, r3
 80079ce:	4770      	bx	lr

080079d0 <__kernel_rem_pio2>:
 80079d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079d4:	ed2d 8b02 	vpush	{d8}
 80079d8:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 80079dc:	f112 0f14 	cmn.w	r2, #20
 80079e0:	9306      	str	r3, [sp, #24]
 80079e2:	9104      	str	r1, [sp, #16]
 80079e4:	4bc2      	ldr	r3, [pc, #776]	@ (8007cf0 <__kernel_rem_pio2+0x320>)
 80079e6:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 80079e8:	9008      	str	r0, [sp, #32]
 80079ea:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80079ee:	9300      	str	r3, [sp, #0]
 80079f0:	9b06      	ldr	r3, [sp, #24]
 80079f2:	f103 33ff 	add.w	r3, r3, #4294967295
 80079f6:	bfa8      	it	ge
 80079f8:	1ed4      	subge	r4, r2, #3
 80079fa:	9305      	str	r3, [sp, #20]
 80079fc:	bfb2      	itee	lt
 80079fe:	2400      	movlt	r4, #0
 8007a00:	2318      	movge	r3, #24
 8007a02:	fb94 f4f3 	sdivge	r4, r4, r3
 8007a06:	f06f 0317 	mvn.w	r3, #23
 8007a0a:	fb04 3303 	mla	r3, r4, r3, r3
 8007a0e:	eb03 0b02 	add.w	fp, r3, r2
 8007a12:	9b00      	ldr	r3, [sp, #0]
 8007a14:	9a05      	ldr	r2, [sp, #20]
 8007a16:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 8007ce0 <__kernel_rem_pio2+0x310>
 8007a1a:	eb03 0802 	add.w	r8, r3, r2
 8007a1e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8007a20:	1aa7      	subs	r7, r4, r2
 8007a22:	ae20      	add	r6, sp, #128	@ 0x80
 8007a24:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8007a28:	2500      	movs	r5, #0
 8007a2a:	4545      	cmp	r5, r8
 8007a2c:	dd12      	ble.n	8007a54 <__kernel_rem_pio2+0x84>
 8007a2e:	9b06      	ldr	r3, [sp, #24]
 8007a30:	aa20      	add	r2, sp, #128	@ 0x80
 8007a32:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8007a36:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 8007a3a:	2700      	movs	r7, #0
 8007a3c:	9b00      	ldr	r3, [sp, #0]
 8007a3e:	429f      	cmp	r7, r3
 8007a40:	dc2e      	bgt.n	8007aa0 <__kernel_rem_pio2+0xd0>
 8007a42:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 8007ce0 <__kernel_rem_pio2+0x310>
 8007a46:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007a4a:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007a4e:	46a8      	mov	r8, r5
 8007a50:	2600      	movs	r6, #0
 8007a52:	e01b      	b.n	8007a8c <__kernel_rem_pio2+0xbc>
 8007a54:	42ef      	cmn	r7, r5
 8007a56:	d407      	bmi.n	8007a68 <__kernel_rem_pio2+0x98>
 8007a58:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8007a5c:	f7f8 fd72 	bl	8000544 <__aeabi_i2d>
 8007a60:	e8e6 0102 	strd	r0, r1, [r6], #8
 8007a64:	3501      	adds	r5, #1
 8007a66:	e7e0      	b.n	8007a2a <__kernel_rem_pio2+0x5a>
 8007a68:	ec51 0b18 	vmov	r0, r1, d8
 8007a6c:	e7f8      	b.n	8007a60 <__kernel_rem_pio2+0x90>
 8007a6e:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 8007a72:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8007a76:	f7f8 fdcf 	bl	8000618 <__aeabi_dmul>
 8007a7a:	4602      	mov	r2, r0
 8007a7c:	460b      	mov	r3, r1
 8007a7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007a82:	f7f8 fc13 	bl	80002ac <__adddf3>
 8007a86:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007a8a:	3601      	adds	r6, #1
 8007a8c:	9b05      	ldr	r3, [sp, #20]
 8007a8e:	429e      	cmp	r6, r3
 8007a90:	dded      	ble.n	8007a6e <__kernel_rem_pio2+0x9e>
 8007a92:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007a96:	3701      	adds	r7, #1
 8007a98:	ecaa 7b02 	vstmia	sl!, {d7}
 8007a9c:	3508      	adds	r5, #8
 8007a9e:	e7cd      	b.n	8007a3c <__kernel_rem_pio2+0x6c>
 8007aa0:	9b00      	ldr	r3, [sp, #0]
 8007aa2:	f8dd 8000 	ldr.w	r8, [sp]
 8007aa6:	aa0c      	add	r2, sp, #48	@ 0x30
 8007aa8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007aac:	930a      	str	r3, [sp, #40]	@ 0x28
 8007aae:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8007ab0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8007ab4:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ab6:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8007aba:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007abc:	ab98      	add	r3, sp, #608	@ 0x260
 8007abe:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8007ac2:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 8007ac6:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007aca:	ac0c      	add	r4, sp, #48	@ 0x30
 8007acc:	ab70      	add	r3, sp, #448	@ 0x1c0
 8007ace:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 8007ad2:	46a1      	mov	r9, r4
 8007ad4:	46c2      	mov	sl, r8
 8007ad6:	f1ba 0f00 	cmp.w	sl, #0
 8007ada:	dc77      	bgt.n	8007bcc <__kernel_rem_pio2+0x1fc>
 8007adc:	4658      	mov	r0, fp
 8007ade:	ed9d 0b02 	vldr	d0, [sp, #8]
 8007ae2:	f000 fac5 	bl	8008070 <scalbn>
 8007ae6:	ec57 6b10 	vmov	r6, r7, d0
 8007aea:	2200      	movs	r2, #0
 8007aec:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8007af0:	4630      	mov	r0, r6
 8007af2:	4639      	mov	r1, r7
 8007af4:	f7f8 fd90 	bl	8000618 <__aeabi_dmul>
 8007af8:	ec41 0b10 	vmov	d0, r0, r1
 8007afc:	f000 fb34 	bl	8008168 <floor>
 8007b00:	4b7c      	ldr	r3, [pc, #496]	@ (8007cf4 <__kernel_rem_pio2+0x324>)
 8007b02:	ec51 0b10 	vmov	r0, r1, d0
 8007b06:	2200      	movs	r2, #0
 8007b08:	f7f8 fd86 	bl	8000618 <__aeabi_dmul>
 8007b0c:	4602      	mov	r2, r0
 8007b0e:	460b      	mov	r3, r1
 8007b10:	4630      	mov	r0, r6
 8007b12:	4639      	mov	r1, r7
 8007b14:	f7f8 fbc8 	bl	80002a8 <__aeabi_dsub>
 8007b18:	460f      	mov	r7, r1
 8007b1a:	4606      	mov	r6, r0
 8007b1c:	f7f9 f82c 	bl	8000b78 <__aeabi_d2iz>
 8007b20:	9002      	str	r0, [sp, #8]
 8007b22:	f7f8 fd0f 	bl	8000544 <__aeabi_i2d>
 8007b26:	4602      	mov	r2, r0
 8007b28:	460b      	mov	r3, r1
 8007b2a:	4630      	mov	r0, r6
 8007b2c:	4639      	mov	r1, r7
 8007b2e:	f7f8 fbbb 	bl	80002a8 <__aeabi_dsub>
 8007b32:	f1bb 0f00 	cmp.w	fp, #0
 8007b36:	4606      	mov	r6, r0
 8007b38:	460f      	mov	r7, r1
 8007b3a:	dd6c      	ble.n	8007c16 <__kernel_rem_pio2+0x246>
 8007b3c:	f108 31ff 	add.w	r1, r8, #4294967295
 8007b40:	ab0c      	add	r3, sp, #48	@ 0x30
 8007b42:	9d02      	ldr	r5, [sp, #8]
 8007b44:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007b48:	f1cb 0018 	rsb	r0, fp, #24
 8007b4c:	fa43 f200 	asr.w	r2, r3, r0
 8007b50:	4415      	add	r5, r2
 8007b52:	4082      	lsls	r2, r0
 8007b54:	1a9b      	subs	r3, r3, r2
 8007b56:	aa0c      	add	r2, sp, #48	@ 0x30
 8007b58:	9502      	str	r5, [sp, #8]
 8007b5a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8007b5e:	f1cb 0217 	rsb	r2, fp, #23
 8007b62:	fa43 f902 	asr.w	r9, r3, r2
 8007b66:	f1b9 0f00 	cmp.w	r9, #0
 8007b6a:	dd64      	ble.n	8007c36 <__kernel_rem_pio2+0x266>
 8007b6c:	9b02      	ldr	r3, [sp, #8]
 8007b6e:	2200      	movs	r2, #0
 8007b70:	3301      	adds	r3, #1
 8007b72:	9302      	str	r3, [sp, #8]
 8007b74:	4615      	mov	r5, r2
 8007b76:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8007b7a:	4590      	cmp	r8, r2
 8007b7c:	f300 80a1 	bgt.w	8007cc2 <__kernel_rem_pio2+0x2f2>
 8007b80:	f1bb 0f00 	cmp.w	fp, #0
 8007b84:	dd07      	ble.n	8007b96 <__kernel_rem_pio2+0x1c6>
 8007b86:	f1bb 0f01 	cmp.w	fp, #1
 8007b8a:	f000 80c1 	beq.w	8007d10 <__kernel_rem_pio2+0x340>
 8007b8e:	f1bb 0f02 	cmp.w	fp, #2
 8007b92:	f000 80c8 	beq.w	8007d26 <__kernel_rem_pio2+0x356>
 8007b96:	f1b9 0f02 	cmp.w	r9, #2
 8007b9a:	d14c      	bne.n	8007c36 <__kernel_rem_pio2+0x266>
 8007b9c:	4632      	mov	r2, r6
 8007b9e:	463b      	mov	r3, r7
 8007ba0:	4955      	ldr	r1, [pc, #340]	@ (8007cf8 <__kernel_rem_pio2+0x328>)
 8007ba2:	2000      	movs	r0, #0
 8007ba4:	f7f8 fb80 	bl	80002a8 <__aeabi_dsub>
 8007ba8:	4606      	mov	r6, r0
 8007baa:	460f      	mov	r7, r1
 8007bac:	2d00      	cmp	r5, #0
 8007bae:	d042      	beq.n	8007c36 <__kernel_rem_pio2+0x266>
 8007bb0:	4658      	mov	r0, fp
 8007bb2:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 8007ce8 <__kernel_rem_pio2+0x318>
 8007bb6:	f000 fa5b 	bl	8008070 <scalbn>
 8007bba:	4630      	mov	r0, r6
 8007bbc:	4639      	mov	r1, r7
 8007bbe:	ec53 2b10 	vmov	r2, r3, d0
 8007bc2:	f7f8 fb71 	bl	80002a8 <__aeabi_dsub>
 8007bc6:	4606      	mov	r6, r0
 8007bc8:	460f      	mov	r7, r1
 8007bca:	e034      	b.n	8007c36 <__kernel_rem_pio2+0x266>
 8007bcc:	4b4b      	ldr	r3, [pc, #300]	@ (8007cfc <__kernel_rem_pio2+0x32c>)
 8007bce:	2200      	movs	r2, #0
 8007bd0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007bd4:	f7f8 fd20 	bl	8000618 <__aeabi_dmul>
 8007bd8:	f7f8 ffce 	bl	8000b78 <__aeabi_d2iz>
 8007bdc:	f7f8 fcb2 	bl	8000544 <__aeabi_i2d>
 8007be0:	4b47      	ldr	r3, [pc, #284]	@ (8007d00 <__kernel_rem_pio2+0x330>)
 8007be2:	2200      	movs	r2, #0
 8007be4:	4606      	mov	r6, r0
 8007be6:	460f      	mov	r7, r1
 8007be8:	f7f8 fd16 	bl	8000618 <__aeabi_dmul>
 8007bec:	4602      	mov	r2, r0
 8007bee:	460b      	mov	r3, r1
 8007bf0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007bf4:	f7f8 fb58 	bl	80002a8 <__aeabi_dsub>
 8007bf8:	f7f8 ffbe 	bl	8000b78 <__aeabi_d2iz>
 8007bfc:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8007c00:	f849 0b04 	str.w	r0, [r9], #4
 8007c04:	4639      	mov	r1, r7
 8007c06:	4630      	mov	r0, r6
 8007c08:	f7f8 fb50 	bl	80002ac <__adddf3>
 8007c0c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007c10:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c14:	e75f      	b.n	8007ad6 <__kernel_rem_pio2+0x106>
 8007c16:	d107      	bne.n	8007c28 <__kernel_rem_pio2+0x258>
 8007c18:	f108 33ff 	add.w	r3, r8, #4294967295
 8007c1c:	aa0c      	add	r2, sp, #48	@ 0x30
 8007c1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007c22:	ea4f 59e3 	mov.w	r9, r3, asr #23
 8007c26:	e79e      	b.n	8007b66 <__kernel_rem_pio2+0x196>
 8007c28:	4b36      	ldr	r3, [pc, #216]	@ (8007d04 <__kernel_rem_pio2+0x334>)
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	f7f8 ff7a 	bl	8000b24 <__aeabi_dcmpge>
 8007c30:	2800      	cmp	r0, #0
 8007c32:	d143      	bne.n	8007cbc <__kernel_rem_pio2+0x2ec>
 8007c34:	4681      	mov	r9, r0
 8007c36:	2200      	movs	r2, #0
 8007c38:	2300      	movs	r3, #0
 8007c3a:	4630      	mov	r0, r6
 8007c3c:	4639      	mov	r1, r7
 8007c3e:	f7f8 ff53 	bl	8000ae8 <__aeabi_dcmpeq>
 8007c42:	2800      	cmp	r0, #0
 8007c44:	f000 80c1 	beq.w	8007dca <__kernel_rem_pio2+0x3fa>
 8007c48:	f108 33ff 	add.w	r3, r8, #4294967295
 8007c4c:	2200      	movs	r2, #0
 8007c4e:	9900      	ldr	r1, [sp, #0]
 8007c50:	428b      	cmp	r3, r1
 8007c52:	da70      	bge.n	8007d36 <__kernel_rem_pio2+0x366>
 8007c54:	2a00      	cmp	r2, #0
 8007c56:	f000 808b 	beq.w	8007d70 <__kernel_rem_pio2+0x3a0>
 8007c5a:	f108 38ff 	add.w	r8, r8, #4294967295
 8007c5e:	ab0c      	add	r3, sp, #48	@ 0x30
 8007c60:	f1ab 0b18 	sub.w	fp, fp, #24
 8007c64:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d0f6      	beq.n	8007c5a <__kernel_rem_pio2+0x28a>
 8007c6c:	4658      	mov	r0, fp
 8007c6e:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 8007ce8 <__kernel_rem_pio2+0x318>
 8007c72:	f000 f9fd 	bl	8008070 <scalbn>
 8007c76:	f108 0301 	add.w	r3, r8, #1
 8007c7a:	00da      	lsls	r2, r3, #3
 8007c7c:	9205      	str	r2, [sp, #20]
 8007c7e:	ec55 4b10 	vmov	r4, r5, d0
 8007c82:	aa70      	add	r2, sp, #448	@ 0x1c0
 8007c84:	f8df b074 	ldr.w	fp, [pc, #116]	@ 8007cfc <__kernel_rem_pio2+0x32c>
 8007c88:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 8007c8c:	4646      	mov	r6, r8
 8007c8e:	f04f 0a00 	mov.w	sl, #0
 8007c92:	2e00      	cmp	r6, #0
 8007c94:	f280 80d1 	bge.w	8007e3a <__kernel_rem_pio2+0x46a>
 8007c98:	4644      	mov	r4, r8
 8007c9a:	2c00      	cmp	r4, #0
 8007c9c:	f2c0 80ff 	blt.w	8007e9e <__kernel_rem_pio2+0x4ce>
 8007ca0:	4b19      	ldr	r3, [pc, #100]	@ (8007d08 <__kernel_rem_pio2+0x338>)
 8007ca2:	461f      	mov	r7, r3
 8007ca4:	ab70      	add	r3, sp, #448	@ 0x1c0
 8007ca6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007caa:	9306      	str	r3, [sp, #24]
 8007cac:	f04f 0a00 	mov.w	sl, #0
 8007cb0:	f04f 0b00 	mov.w	fp, #0
 8007cb4:	2600      	movs	r6, #0
 8007cb6:	eba8 0504 	sub.w	r5, r8, r4
 8007cba:	e0e4      	b.n	8007e86 <__kernel_rem_pio2+0x4b6>
 8007cbc:	f04f 0902 	mov.w	r9, #2
 8007cc0:	e754      	b.n	8007b6c <__kernel_rem_pio2+0x19c>
 8007cc2:	f854 3b04 	ldr.w	r3, [r4], #4
 8007cc6:	bb0d      	cbnz	r5, 8007d0c <__kernel_rem_pio2+0x33c>
 8007cc8:	b123      	cbz	r3, 8007cd4 <__kernel_rem_pio2+0x304>
 8007cca:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8007cce:	f844 3c04 	str.w	r3, [r4, #-4]
 8007cd2:	2301      	movs	r3, #1
 8007cd4:	3201      	adds	r2, #1
 8007cd6:	461d      	mov	r5, r3
 8007cd8:	e74f      	b.n	8007b7a <__kernel_rem_pio2+0x1aa>
 8007cda:	bf00      	nop
 8007cdc:	f3af 8000 	nop.w
	...
 8007cec:	3ff00000 	.word	0x3ff00000
 8007cf0:	08008828 	.word	0x08008828
 8007cf4:	40200000 	.word	0x40200000
 8007cf8:	3ff00000 	.word	0x3ff00000
 8007cfc:	3e700000 	.word	0x3e700000
 8007d00:	41700000 	.word	0x41700000
 8007d04:	3fe00000 	.word	0x3fe00000
 8007d08:	080087e8 	.word	0x080087e8
 8007d0c:	1acb      	subs	r3, r1, r3
 8007d0e:	e7de      	b.n	8007cce <__kernel_rem_pio2+0x2fe>
 8007d10:	f108 32ff 	add.w	r2, r8, #4294967295
 8007d14:	ab0c      	add	r3, sp, #48	@ 0x30
 8007d16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d1a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8007d1e:	a90c      	add	r1, sp, #48	@ 0x30
 8007d20:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8007d24:	e737      	b.n	8007b96 <__kernel_rem_pio2+0x1c6>
 8007d26:	f108 32ff 	add.w	r2, r8, #4294967295
 8007d2a:	ab0c      	add	r3, sp, #48	@ 0x30
 8007d2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d30:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8007d34:	e7f3      	b.n	8007d1e <__kernel_rem_pio2+0x34e>
 8007d36:	a90c      	add	r1, sp, #48	@ 0x30
 8007d38:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8007d3c:	3b01      	subs	r3, #1
 8007d3e:	430a      	orrs	r2, r1
 8007d40:	e785      	b.n	8007c4e <__kernel_rem_pio2+0x27e>
 8007d42:	3401      	adds	r4, #1
 8007d44:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8007d48:	2a00      	cmp	r2, #0
 8007d4a:	d0fa      	beq.n	8007d42 <__kernel_rem_pio2+0x372>
 8007d4c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007d4e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8007d52:	eb0d 0503 	add.w	r5, sp, r3
 8007d56:	9b06      	ldr	r3, [sp, #24]
 8007d58:	aa20      	add	r2, sp, #128	@ 0x80
 8007d5a:	4443      	add	r3, r8
 8007d5c:	f108 0701 	add.w	r7, r8, #1
 8007d60:	3d98      	subs	r5, #152	@ 0x98
 8007d62:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 8007d66:	4444      	add	r4, r8
 8007d68:	42bc      	cmp	r4, r7
 8007d6a:	da04      	bge.n	8007d76 <__kernel_rem_pio2+0x3a6>
 8007d6c:	46a0      	mov	r8, r4
 8007d6e:	e6a2      	b.n	8007ab6 <__kernel_rem_pio2+0xe6>
 8007d70:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d72:	2401      	movs	r4, #1
 8007d74:	e7e6      	b.n	8007d44 <__kernel_rem_pio2+0x374>
 8007d76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d78:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8007d7c:	f7f8 fbe2 	bl	8000544 <__aeabi_i2d>
 8007d80:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 8008040 <__kernel_rem_pio2+0x670>
 8007d84:	e8e6 0102 	strd	r0, r1, [r6], #8
 8007d88:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007d8c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007d90:	46b2      	mov	sl, r6
 8007d92:	f04f 0800 	mov.w	r8, #0
 8007d96:	9b05      	ldr	r3, [sp, #20]
 8007d98:	4598      	cmp	r8, r3
 8007d9a:	dd05      	ble.n	8007da8 <__kernel_rem_pio2+0x3d8>
 8007d9c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007da0:	3701      	adds	r7, #1
 8007da2:	eca5 7b02 	vstmia	r5!, {d7}
 8007da6:	e7df      	b.n	8007d68 <__kernel_rem_pio2+0x398>
 8007da8:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 8007dac:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8007db0:	f7f8 fc32 	bl	8000618 <__aeabi_dmul>
 8007db4:	4602      	mov	r2, r0
 8007db6:	460b      	mov	r3, r1
 8007db8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007dbc:	f7f8 fa76 	bl	80002ac <__adddf3>
 8007dc0:	f108 0801 	add.w	r8, r8, #1
 8007dc4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007dc8:	e7e5      	b.n	8007d96 <__kernel_rem_pio2+0x3c6>
 8007dca:	f1cb 0000 	rsb	r0, fp, #0
 8007dce:	ec47 6b10 	vmov	d0, r6, r7
 8007dd2:	f000 f94d 	bl	8008070 <scalbn>
 8007dd6:	ec55 4b10 	vmov	r4, r5, d0
 8007dda:	4b9b      	ldr	r3, [pc, #620]	@ (8008048 <__kernel_rem_pio2+0x678>)
 8007ddc:	2200      	movs	r2, #0
 8007dde:	4620      	mov	r0, r4
 8007de0:	4629      	mov	r1, r5
 8007de2:	f7f8 fe9f 	bl	8000b24 <__aeabi_dcmpge>
 8007de6:	b300      	cbz	r0, 8007e2a <__kernel_rem_pio2+0x45a>
 8007de8:	4b98      	ldr	r3, [pc, #608]	@ (800804c <__kernel_rem_pio2+0x67c>)
 8007dea:	2200      	movs	r2, #0
 8007dec:	4620      	mov	r0, r4
 8007dee:	4629      	mov	r1, r5
 8007df0:	f7f8 fc12 	bl	8000618 <__aeabi_dmul>
 8007df4:	f7f8 fec0 	bl	8000b78 <__aeabi_d2iz>
 8007df8:	4606      	mov	r6, r0
 8007dfa:	f7f8 fba3 	bl	8000544 <__aeabi_i2d>
 8007dfe:	4b92      	ldr	r3, [pc, #584]	@ (8008048 <__kernel_rem_pio2+0x678>)
 8007e00:	2200      	movs	r2, #0
 8007e02:	f7f8 fc09 	bl	8000618 <__aeabi_dmul>
 8007e06:	460b      	mov	r3, r1
 8007e08:	4602      	mov	r2, r0
 8007e0a:	4629      	mov	r1, r5
 8007e0c:	4620      	mov	r0, r4
 8007e0e:	f7f8 fa4b 	bl	80002a8 <__aeabi_dsub>
 8007e12:	f7f8 feb1 	bl	8000b78 <__aeabi_d2iz>
 8007e16:	ab0c      	add	r3, sp, #48	@ 0x30
 8007e18:	f10b 0b18 	add.w	fp, fp, #24
 8007e1c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8007e20:	f108 0801 	add.w	r8, r8, #1
 8007e24:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8007e28:	e720      	b.n	8007c6c <__kernel_rem_pio2+0x29c>
 8007e2a:	4620      	mov	r0, r4
 8007e2c:	4629      	mov	r1, r5
 8007e2e:	f7f8 fea3 	bl	8000b78 <__aeabi_d2iz>
 8007e32:	ab0c      	add	r3, sp, #48	@ 0x30
 8007e34:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8007e38:	e718      	b.n	8007c6c <__kernel_rem_pio2+0x29c>
 8007e3a:	ab0c      	add	r3, sp, #48	@ 0x30
 8007e3c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8007e40:	f7f8 fb80 	bl	8000544 <__aeabi_i2d>
 8007e44:	4622      	mov	r2, r4
 8007e46:	462b      	mov	r3, r5
 8007e48:	f7f8 fbe6 	bl	8000618 <__aeabi_dmul>
 8007e4c:	4652      	mov	r2, sl
 8007e4e:	e967 0102 	strd	r0, r1, [r7, #-8]!
 8007e52:	465b      	mov	r3, fp
 8007e54:	4620      	mov	r0, r4
 8007e56:	4629      	mov	r1, r5
 8007e58:	f7f8 fbde 	bl	8000618 <__aeabi_dmul>
 8007e5c:	3e01      	subs	r6, #1
 8007e5e:	4604      	mov	r4, r0
 8007e60:	460d      	mov	r5, r1
 8007e62:	e716      	b.n	8007c92 <__kernel_rem_pio2+0x2c2>
 8007e64:	9906      	ldr	r1, [sp, #24]
 8007e66:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8007e6a:	9106      	str	r1, [sp, #24]
 8007e6c:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8007e70:	f7f8 fbd2 	bl	8000618 <__aeabi_dmul>
 8007e74:	4602      	mov	r2, r0
 8007e76:	460b      	mov	r3, r1
 8007e78:	4650      	mov	r0, sl
 8007e7a:	4659      	mov	r1, fp
 8007e7c:	f7f8 fa16 	bl	80002ac <__adddf3>
 8007e80:	3601      	adds	r6, #1
 8007e82:	4682      	mov	sl, r0
 8007e84:	468b      	mov	fp, r1
 8007e86:	9b00      	ldr	r3, [sp, #0]
 8007e88:	429e      	cmp	r6, r3
 8007e8a:	dc01      	bgt.n	8007e90 <__kernel_rem_pio2+0x4c0>
 8007e8c:	42ae      	cmp	r6, r5
 8007e8e:	dde9      	ble.n	8007e64 <__kernel_rem_pio2+0x494>
 8007e90:	ab48      	add	r3, sp, #288	@ 0x120
 8007e92:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8007e96:	e9c5 ab00 	strd	sl, fp, [r5]
 8007e9a:	3c01      	subs	r4, #1
 8007e9c:	e6fd      	b.n	8007c9a <__kernel_rem_pio2+0x2ca>
 8007e9e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8007ea0:	2b02      	cmp	r3, #2
 8007ea2:	dc0b      	bgt.n	8007ebc <__kernel_rem_pio2+0x4ec>
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	dc35      	bgt.n	8007f14 <__kernel_rem_pio2+0x544>
 8007ea8:	d059      	beq.n	8007f5e <__kernel_rem_pio2+0x58e>
 8007eaa:	9b02      	ldr	r3, [sp, #8]
 8007eac:	f003 0007 	and.w	r0, r3, #7
 8007eb0:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 8007eb4:	ecbd 8b02 	vpop	{d8}
 8007eb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ebc:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8007ebe:	2b03      	cmp	r3, #3
 8007ec0:	d1f3      	bne.n	8007eaa <__kernel_rem_pio2+0x4da>
 8007ec2:	9b05      	ldr	r3, [sp, #20]
 8007ec4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8007ec8:	eb0d 0403 	add.w	r4, sp, r3
 8007ecc:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8007ed0:	4625      	mov	r5, r4
 8007ed2:	46c2      	mov	sl, r8
 8007ed4:	f1ba 0f00 	cmp.w	sl, #0
 8007ed8:	dc69      	bgt.n	8007fae <__kernel_rem_pio2+0x5de>
 8007eda:	4645      	mov	r5, r8
 8007edc:	2d01      	cmp	r5, #1
 8007ede:	f300 8087 	bgt.w	8007ff0 <__kernel_rem_pio2+0x620>
 8007ee2:	9c05      	ldr	r4, [sp, #20]
 8007ee4:	ab48      	add	r3, sp, #288	@ 0x120
 8007ee6:	441c      	add	r4, r3
 8007ee8:	2000      	movs	r0, #0
 8007eea:	2100      	movs	r1, #0
 8007eec:	f1b8 0f01 	cmp.w	r8, #1
 8007ef0:	f300 809c 	bgt.w	800802c <__kernel_rem_pio2+0x65c>
 8007ef4:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 8007ef8:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 8007efc:	f1b9 0f00 	cmp.w	r9, #0
 8007f00:	f040 80a6 	bne.w	8008050 <__kernel_rem_pio2+0x680>
 8007f04:	9b04      	ldr	r3, [sp, #16]
 8007f06:	e9c3 5600 	strd	r5, r6, [r3]
 8007f0a:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8007f0e:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8007f12:	e7ca      	b.n	8007eaa <__kernel_rem_pio2+0x4da>
 8007f14:	9d05      	ldr	r5, [sp, #20]
 8007f16:	ab48      	add	r3, sp, #288	@ 0x120
 8007f18:	441d      	add	r5, r3
 8007f1a:	4644      	mov	r4, r8
 8007f1c:	2000      	movs	r0, #0
 8007f1e:	2100      	movs	r1, #0
 8007f20:	2c00      	cmp	r4, #0
 8007f22:	da35      	bge.n	8007f90 <__kernel_rem_pio2+0x5c0>
 8007f24:	f1b9 0f00 	cmp.w	r9, #0
 8007f28:	d038      	beq.n	8007f9c <__kernel_rem_pio2+0x5cc>
 8007f2a:	4602      	mov	r2, r0
 8007f2c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007f30:	9c04      	ldr	r4, [sp, #16]
 8007f32:	e9c4 2300 	strd	r2, r3, [r4]
 8007f36:	4602      	mov	r2, r0
 8007f38:	460b      	mov	r3, r1
 8007f3a:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 8007f3e:	f7f8 f9b3 	bl	80002a8 <__aeabi_dsub>
 8007f42:	ad4a      	add	r5, sp, #296	@ 0x128
 8007f44:	2401      	movs	r4, #1
 8007f46:	45a0      	cmp	r8, r4
 8007f48:	da2b      	bge.n	8007fa2 <__kernel_rem_pio2+0x5d2>
 8007f4a:	f1b9 0f00 	cmp.w	r9, #0
 8007f4e:	d002      	beq.n	8007f56 <__kernel_rem_pio2+0x586>
 8007f50:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007f54:	4619      	mov	r1, r3
 8007f56:	9b04      	ldr	r3, [sp, #16]
 8007f58:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8007f5c:	e7a5      	b.n	8007eaa <__kernel_rem_pio2+0x4da>
 8007f5e:	9c05      	ldr	r4, [sp, #20]
 8007f60:	ab48      	add	r3, sp, #288	@ 0x120
 8007f62:	441c      	add	r4, r3
 8007f64:	2000      	movs	r0, #0
 8007f66:	2100      	movs	r1, #0
 8007f68:	f1b8 0f00 	cmp.w	r8, #0
 8007f6c:	da09      	bge.n	8007f82 <__kernel_rem_pio2+0x5b2>
 8007f6e:	f1b9 0f00 	cmp.w	r9, #0
 8007f72:	d002      	beq.n	8007f7a <__kernel_rem_pio2+0x5aa>
 8007f74:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007f78:	4619      	mov	r1, r3
 8007f7a:	9b04      	ldr	r3, [sp, #16]
 8007f7c:	e9c3 0100 	strd	r0, r1, [r3]
 8007f80:	e793      	b.n	8007eaa <__kernel_rem_pio2+0x4da>
 8007f82:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8007f86:	f7f8 f991 	bl	80002ac <__adddf3>
 8007f8a:	f108 38ff 	add.w	r8, r8, #4294967295
 8007f8e:	e7eb      	b.n	8007f68 <__kernel_rem_pio2+0x598>
 8007f90:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8007f94:	f7f8 f98a 	bl	80002ac <__adddf3>
 8007f98:	3c01      	subs	r4, #1
 8007f9a:	e7c1      	b.n	8007f20 <__kernel_rem_pio2+0x550>
 8007f9c:	4602      	mov	r2, r0
 8007f9e:	460b      	mov	r3, r1
 8007fa0:	e7c6      	b.n	8007f30 <__kernel_rem_pio2+0x560>
 8007fa2:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8007fa6:	f7f8 f981 	bl	80002ac <__adddf3>
 8007faa:	3401      	adds	r4, #1
 8007fac:	e7cb      	b.n	8007f46 <__kernel_rem_pio2+0x576>
 8007fae:	ed35 7b02 	vldmdb	r5!, {d7}
 8007fb2:	ed8d 7b00 	vstr	d7, [sp]
 8007fb6:	ed95 7b02 	vldr	d7, [r5, #8]
 8007fba:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007fbe:	ec53 2b17 	vmov	r2, r3, d7
 8007fc2:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007fc6:	f7f8 f971 	bl	80002ac <__adddf3>
 8007fca:	4602      	mov	r2, r0
 8007fcc:	460b      	mov	r3, r1
 8007fce:	4606      	mov	r6, r0
 8007fd0:	460f      	mov	r7, r1
 8007fd2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007fd6:	f7f8 f967 	bl	80002a8 <__aeabi_dsub>
 8007fda:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007fde:	f7f8 f965 	bl	80002ac <__adddf3>
 8007fe2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007fe6:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8007fea:	e9c5 6700 	strd	r6, r7, [r5]
 8007fee:	e771      	b.n	8007ed4 <__kernel_rem_pio2+0x504>
 8007ff0:	ed34 7b02 	vldmdb	r4!, {d7}
 8007ff4:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 8007ff8:	ec51 0b17 	vmov	r0, r1, d7
 8007ffc:	4652      	mov	r2, sl
 8007ffe:	465b      	mov	r3, fp
 8008000:	ed8d 7b00 	vstr	d7, [sp]
 8008004:	f7f8 f952 	bl	80002ac <__adddf3>
 8008008:	4602      	mov	r2, r0
 800800a:	460b      	mov	r3, r1
 800800c:	4606      	mov	r6, r0
 800800e:	460f      	mov	r7, r1
 8008010:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008014:	f7f8 f948 	bl	80002a8 <__aeabi_dsub>
 8008018:	4652      	mov	r2, sl
 800801a:	465b      	mov	r3, fp
 800801c:	f7f8 f946 	bl	80002ac <__adddf3>
 8008020:	3d01      	subs	r5, #1
 8008022:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008026:	e9c4 6700 	strd	r6, r7, [r4]
 800802a:	e757      	b.n	8007edc <__kernel_rem_pio2+0x50c>
 800802c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8008030:	f7f8 f93c 	bl	80002ac <__adddf3>
 8008034:	f108 38ff 	add.w	r8, r8, #4294967295
 8008038:	e758      	b.n	8007eec <__kernel_rem_pio2+0x51c>
 800803a:	bf00      	nop
 800803c:	f3af 8000 	nop.w
	...
 8008048:	41700000 	.word	0x41700000
 800804c:	3e700000 	.word	0x3e700000
 8008050:	9b04      	ldr	r3, [sp, #16]
 8008052:	9a04      	ldr	r2, [sp, #16]
 8008054:	601d      	str	r5, [r3, #0]
 8008056:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 800805a:	605c      	str	r4, [r3, #4]
 800805c:	609f      	str	r7, [r3, #8]
 800805e:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 8008062:	60d3      	str	r3, [r2, #12]
 8008064:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008068:	6110      	str	r0, [r2, #16]
 800806a:	6153      	str	r3, [r2, #20]
 800806c:	e71d      	b.n	8007eaa <__kernel_rem_pio2+0x4da>
 800806e:	bf00      	nop

08008070 <scalbn>:
 8008070:	b570      	push	{r4, r5, r6, lr}
 8008072:	ec55 4b10 	vmov	r4, r5, d0
 8008076:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800807a:	4606      	mov	r6, r0
 800807c:	462b      	mov	r3, r5
 800807e:	b991      	cbnz	r1, 80080a6 <scalbn+0x36>
 8008080:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8008084:	4323      	orrs	r3, r4
 8008086:	d03b      	beq.n	8008100 <scalbn+0x90>
 8008088:	4b33      	ldr	r3, [pc, #204]	@ (8008158 <scalbn+0xe8>)
 800808a:	4620      	mov	r0, r4
 800808c:	4629      	mov	r1, r5
 800808e:	2200      	movs	r2, #0
 8008090:	f7f8 fac2 	bl	8000618 <__aeabi_dmul>
 8008094:	4b31      	ldr	r3, [pc, #196]	@ (800815c <scalbn+0xec>)
 8008096:	429e      	cmp	r6, r3
 8008098:	4604      	mov	r4, r0
 800809a:	460d      	mov	r5, r1
 800809c:	da0f      	bge.n	80080be <scalbn+0x4e>
 800809e:	a326      	add	r3, pc, #152	@ (adr r3, 8008138 <scalbn+0xc8>)
 80080a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080a4:	e01e      	b.n	80080e4 <scalbn+0x74>
 80080a6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80080aa:	4291      	cmp	r1, r2
 80080ac:	d10b      	bne.n	80080c6 <scalbn+0x56>
 80080ae:	4622      	mov	r2, r4
 80080b0:	4620      	mov	r0, r4
 80080b2:	4629      	mov	r1, r5
 80080b4:	f7f8 f8fa 	bl	80002ac <__adddf3>
 80080b8:	4604      	mov	r4, r0
 80080ba:	460d      	mov	r5, r1
 80080bc:	e020      	b.n	8008100 <scalbn+0x90>
 80080be:	460b      	mov	r3, r1
 80080c0:	f3c1 510a 	ubfx	r1, r1, #20, #11
 80080c4:	3936      	subs	r1, #54	@ 0x36
 80080c6:	f24c 3250 	movw	r2, #50000	@ 0xc350
 80080ca:	4296      	cmp	r6, r2
 80080cc:	dd0d      	ble.n	80080ea <scalbn+0x7a>
 80080ce:	2d00      	cmp	r5, #0
 80080d0:	a11b      	add	r1, pc, #108	@ (adr r1, 8008140 <scalbn+0xd0>)
 80080d2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80080d6:	da02      	bge.n	80080de <scalbn+0x6e>
 80080d8:	a11b      	add	r1, pc, #108	@ (adr r1, 8008148 <scalbn+0xd8>)
 80080da:	e9d1 0100 	ldrd	r0, r1, [r1]
 80080de:	a318      	add	r3, pc, #96	@ (adr r3, 8008140 <scalbn+0xd0>)
 80080e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080e4:	f7f8 fa98 	bl	8000618 <__aeabi_dmul>
 80080e8:	e7e6      	b.n	80080b8 <scalbn+0x48>
 80080ea:	1872      	adds	r2, r6, r1
 80080ec:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 80080f0:	428a      	cmp	r2, r1
 80080f2:	dcec      	bgt.n	80080ce <scalbn+0x5e>
 80080f4:	2a00      	cmp	r2, #0
 80080f6:	dd06      	ble.n	8008106 <scalbn+0x96>
 80080f8:	f36f 531e 	bfc	r3, #20, #11
 80080fc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008100:	ec45 4b10 	vmov	d0, r4, r5
 8008104:	bd70      	pop	{r4, r5, r6, pc}
 8008106:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800810a:	da08      	bge.n	800811e <scalbn+0xae>
 800810c:	2d00      	cmp	r5, #0
 800810e:	a10a      	add	r1, pc, #40	@ (adr r1, 8008138 <scalbn+0xc8>)
 8008110:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008114:	dac3      	bge.n	800809e <scalbn+0x2e>
 8008116:	a10e      	add	r1, pc, #56	@ (adr r1, 8008150 <scalbn+0xe0>)
 8008118:	e9d1 0100 	ldrd	r0, r1, [r1]
 800811c:	e7bf      	b.n	800809e <scalbn+0x2e>
 800811e:	3236      	adds	r2, #54	@ 0x36
 8008120:	f36f 531e 	bfc	r3, #20, #11
 8008124:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008128:	4620      	mov	r0, r4
 800812a:	4b0d      	ldr	r3, [pc, #52]	@ (8008160 <scalbn+0xf0>)
 800812c:	4629      	mov	r1, r5
 800812e:	2200      	movs	r2, #0
 8008130:	e7d8      	b.n	80080e4 <scalbn+0x74>
 8008132:	bf00      	nop
 8008134:	f3af 8000 	nop.w
 8008138:	c2f8f359 	.word	0xc2f8f359
 800813c:	01a56e1f 	.word	0x01a56e1f
 8008140:	8800759c 	.word	0x8800759c
 8008144:	7e37e43c 	.word	0x7e37e43c
 8008148:	8800759c 	.word	0x8800759c
 800814c:	fe37e43c 	.word	0xfe37e43c
 8008150:	c2f8f359 	.word	0xc2f8f359
 8008154:	81a56e1f 	.word	0x81a56e1f
 8008158:	43500000 	.word	0x43500000
 800815c:	ffff3cb0 	.word	0xffff3cb0
 8008160:	3c900000 	.word	0x3c900000
 8008164:	00000000 	.word	0x00000000

08008168 <floor>:
 8008168:	ec51 0b10 	vmov	r0, r1, d0
 800816c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8008170:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008174:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8008178:	2e13      	cmp	r6, #19
 800817a:	460c      	mov	r4, r1
 800817c:	4605      	mov	r5, r0
 800817e:	4680      	mov	r8, r0
 8008180:	dc34      	bgt.n	80081ec <floor+0x84>
 8008182:	2e00      	cmp	r6, #0
 8008184:	da17      	bge.n	80081b6 <floor+0x4e>
 8008186:	a332      	add	r3, pc, #200	@ (adr r3, 8008250 <floor+0xe8>)
 8008188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800818c:	f7f8 f88e 	bl	80002ac <__adddf3>
 8008190:	2200      	movs	r2, #0
 8008192:	2300      	movs	r3, #0
 8008194:	f7f8 fcd0 	bl	8000b38 <__aeabi_dcmpgt>
 8008198:	b150      	cbz	r0, 80081b0 <floor+0x48>
 800819a:	2c00      	cmp	r4, #0
 800819c:	da55      	bge.n	800824a <floor+0xe2>
 800819e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 80081a2:	432c      	orrs	r4, r5
 80081a4:	2500      	movs	r5, #0
 80081a6:	42ac      	cmp	r4, r5
 80081a8:	4c2b      	ldr	r4, [pc, #172]	@ (8008258 <floor+0xf0>)
 80081aa:	bf08      	it	eq
 80081ac:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 80081b0:	4621      	mov	r1, r4
 80081b2:	4628      	mov	r0, r5
 80081b4:	e023      	b.n	80081fe <floor+0x96>
 80081b6:	4f29      	ldr	r7, [pc, #164]	@ (800825c <floor+0xf4>)
 80081b8:	4137      	asrs	r7, r6
 80081ba:	ea01 0307 	and.w	r3, r1, r7
 80081be:	4303      	orrs	r3, r0
 80081c0:	d01d      	beq.n	80081fe <floor+0x96>
 80081c2:	a323      	add	r3, pc, #140	@ (adr r3, 8008250 <floor+0xe8>)
 80081c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081c8:	f7f8 f870 	bl	80002ac <__adddf3>
 80081cc:	2200      	movs	r2, #0
 80081ce:	2300      	movs	r3, #0
 80081d0:	f7f8 fcb2 	bl	8000b38 <__aeabi_dcmpgt>
 80081d4:	2800      	cmp	r0, #0
 80081d6:	d0eb      	beq.n	80081b0 <floor+0x48>
 80081d8:	2c00      	cmp	r4, #0
 80081da:	bfbe      	ittt	lt
 80081dc:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 80081e0:	4133      	asrlt	r3, r6
 80081e2:	18e4      	addlt	r4, r4, r3
 80081e4:	ea24 0407 	bic.w	r4, r4, r7
 80081e8:	2500      	movs	r5, #0
 80081ea:	e7e1      	b.n	80081b0 <floor+0x48>
 80081ec:	2e33      	cmp	r6, #51	@ 0x33
 80081ee:	dd0a      	ble.n	8008206 <floor+0x9e>
 80081f0:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 80081f4:	d103      	bne.n	80081fe <floor+0x96>
 80081f6:	4602      	mov	r2, r0
 80081f8:	460b      	mov	r3, r1
 80081fa:	f7f8 f857 	bl	80002ac <__adddf3>
 80081fe:	ec41 0b10 	vmov	d0, r0, r1
 8008202:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008206:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800820a:	f04f 37ff 	mov.w	r7, #4294967295
 800820e:	40df      	lsrs	r7, r3
 8008210:	4207      	tst	r7, r0
 8008212:	d0f4      	beq.n	80081fe <floor+0x96>
 8008214:	a30e      	add	r3, pc, #56	@ (adr r3, 8008250 <floor+0xe8>)
 8008216:	e9d3 2300 	ldrd	r2, r3, [r3]
 800821a:	f7f8 f847 	bl	80002ac <__adddf3>
 800821e:	2200      	movs	r2, #0
 8008220:	2300      	movs	r3, #0
 8008222:	f7f8 fc89 	bl	8000b38 <__aeabi_dcmpgt>
 8008226:	2800      	cmp	r0, #0
 8008228:	d0c2      	beq.n	80081b0 <floor+0x48>
 800822a:	2c00      	cmp	r4, #0
 800822c:	da0a      	bge.n	8008244 <floor+0xdc>
 800822e:	2e14      	cmp	r6, #20
 8008230:	d101      	bne.n	8008236 <floor+0xce>
 8008232:	3401      	adds	r4, #1
 8008234:	e006      	b.n	8008244 <floor+0xdc>
 8008236:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800823a:	2301      	movs	r3, #1
 800823c:	40b3      	lsls	r3, r6
 800823e:	441d      	add	r5, r3
 8008240:	4545      	cmp	r5, r8
 8008242:	d3f6      	bcc.n	8008232 <floor+0xca>
 8008244:	ea25 0507 	bic.w	r5, r5, r7
 8008248:	e7b2      	b.n	80081b0 <floor+0x48>
 800824a:	2500      	movs	r5, #0
 800824c:	462c      	mov	r4, r5
 800824e:	e7af      	b.n	80081b0 <floor+0x48>
 8008250:	8800759c 	.word	0x8800759c
 8008254:	7e37e43c 	.word	0x7e37e43c
 8008258:	bff00000 	.word	0xbff00000
 800825c:	000fffff 	.word	0x000fffff

08008260 <_init>:
 8008260:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008262:	bf00      	nop
 8008264:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008266:	bc08      	pop	{r3}
 8008268:	469e      	mov	lr, r3
 800826a:	4770      	bx	lr

0800826c <_fini>:
 800826c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800826e:	bf00      	nop
 8008270:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008272:	bc08      	pop	{r3}
 8008274:	469e      	mov	lr, r3
 8008276:	4770      	bx	lr
