set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {AULA15.vho AULA15_vhd.sdo}}
	{{"Fast Model"} {AULA15_fast.vho AULA15_vhd_fast.sdo}}
}
