Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Nov 30 23:49:21 2024
| Host         : eecs-digital-33 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             6.972ns  (required time - arrival time)
  Source:                 mvg/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            frame_buffer_module/framebuffer_1/BRAM_reg_0_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.617ns  (logic 2.637ns (46.949%)  route 2.980ns (53.051%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 11.405 - 13.468 ) 
    Source Clock Delay      (SCD):    -1.388ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.024    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.083 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.284    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.188 r  mhdmicw/clkout1_buf/O
                         net (fo=188, unplaced)       0.800    -1.388    mvg/clk_pixel
                         FDRE                                         r  mvg/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.932 r  mvg/vcount_out_reg[3]/Q
                         net (fo=13, unplaced)        0.716    -0.216    mvg/Q[1]
                         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.842     0.626 r  mvg/BRAM_reg_0_0_i_23/O[2]
                         net (fo=1, unplaced)         0.813     1.439    mvg/frame_buffer_module/address11[9]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     2.142 r  mvg/BRAM_reg_0_0_i_20/CO[3]
                         net (fo=1, unplaced)         0.009     2.151    mvg/BRAM_reg_0_0_i_20_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     2.480 r  mvg/BRAM_reg_0_0_i_19/O[3]
                         net (fo=4, unplaced)         0.642     3.122    mvg/address10[7]
                         LUT3 (Prop_lut3_I0_O)        0.307     3.429 r  mvg/BRAM_reg_0_0_i_3__0/O
                         net (fo=20, unplaced)        0.800     4.229    frame_buffer_module/framebuffer_1/ADDRARDADDR[13]
                         RAMB36E1                                     r  frame_buffer_module/framebuffer_1/BRAM_reg_0_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    15.277    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     9.899 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    10.659    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    10.750 r  mhdmicw/clkout1_buf/O
                         net (fo=188, unplaced)       0.655    11.405    frame_buffer_module/framebuffer_1/clk_pixel
                         RAMB36E1                                     r  frame_buffer_module/framebuffer_1/BRAM_reg_0_0/CLKARDCLK
                         clock pessimism              0.530    11.935    
                         clock uncertainty           -0.168    11.767    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    11.201    frame_buffer_module/framebuffer_1/BRAM_reg_0_0
  -------------------------------------------------------------------
                         required time                         11.201    
                         arrival time                          -4.229    
  -------------------------------------------------------------------
                         slack                                  6.972    




