Reading netlist file: "C:\git\NextTRS\src\fpga\v0.1\NextTRS\impl\gwsynthesis\NextTRS.vg"
Parsing netlist file "C:\git\NextTRS\src\fpga\v0.1\NextTRS\impl\gwsynthesis\NextTRS.vg" completed
Processing netlist completed
Reading constraint file: "C:\git\NextTRS\src\fpga\v0.1\NextTRS\src\NextTRS.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
WARN  (TA1117) : Can't calculate clocks' relationship between: "clk_audio_4" and "clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk"
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "C:\git\NextTRS\src\fpga\v0.1\NextTRS\impl\pnr\NextTRS.power.html" completed
Generate file "C:\git\NextTRS\src\fpga\v0.1\NextTRS\impl\pnr\NextTRS.pin.html" completed
Generate file "C:\git\NextTRS\src\fpga\v0.1\NextTRS\impl\pnr\NextTRS.rpt.html" completed
Generate file "C:\git\NextTRS\src\fpga\v0.1\NextTRS\impl\pnr\NextTRS.rpt.txt" completed
Generate file "C:\git\NextTRS\src\fpga\v0.1\NextTRS\impl\pnr\NextTRS.tr.html" completed
Thu Jan 26 21:43:14 2023

