$date
	Tue Apr 08 13:43:44 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$scope module c $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 8 # out_data [7:0] $end
$var reg 4 $ count1 [3:0] $end
$var reg 4 % count2 [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
b0 $
b0 #
0"
0!
$end
#5
1"
#10
b1 $
1!
#20
0!
#30
b10 $
1!
#40
0!
#50
b11 $
1!
#60
0!
#70
b100 $
1!
#80
0!
#90
b101 $
1!
#100
0!
#110
b110 $
1!
#120
0!
#130
b111 $
1!
#140
0!
#150
b1000 $
1!
#160
0!
#170
b1001 $
1!
#180
0!
#190
b10000 #
b1 %
b0 $
1!
#200
0!
#210
b1 $
1!
#220
0!
#230
b10 $
1!
#240
0!
#250
b11 $
1!
#260
0!
#270
b100 $
1!
#280
0!
#290
b101 $
1!
#300
0!
#310
b110 $
1!
#320
0!
#330
b111 $
1!
#340
0!
#350
b1000 $
1!
#360
0!
#370
b1001 $
1!
#380
0!
#390
b100000 #
b10 %
b0 $
1!
#400
0!
#410
b1 $
1!
#420
0!
#430
b10 $
1!
#440
0!
#450
b11 $
1!
#460
0!
#470
b100 $
1!
#480
0!
#490
b101 $
1!
#500
0!
#510
b110 $
1!
#520
0!
#530
b111 $
1!
#540
0!
#550
b1000 $
1!
#560
0!
#570
b1001 $
1!
#580
0!
#590
b110000 #
b11 %
b0 $
1!
#600
0!
#610
b1 $
1!
#620
0!
#630
b10 $
1!
#640
0!
#650
b11 $
1!
#660
0!
#670
b100 $
1!
#680
0!
#690
b101 $
1!
#700
0!
#710
b110 $
1!
#720
0!
#730
b111 $
1!
#740
0!
#750
b1000 $
1!
#760
0!
#770
b1001 $
1!
#780
0!
#790
b1000000 #
b100 %
b0 $
1!
#800
0!
#810
b1 $
1!
#820
0!
#830
b10 $
1!
#840
0!
#850
b11 $
1!
#860
0!
#870
b100 $
1!
#880
0!
#890
b101 $
1!
#900
0!
#910
b110 $
1!
#920
0!
#930
b111 $
1!
#940
0!
#950
b1000 $
1!
#960
0!
#970
b1001 $
1!
#980
0!
#990
b1010000 #
b101 %
b0 $
1!
#1000
0!
