
steper_motor.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002bd6  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000008  00800060  00002bd6  00002c4a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         00001ecc  00000000  00000000  00002c54  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00000a31  00000000  00000000  00004b20  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000140  00000000  00000000  00005551  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 00000170  00000000  00000000  00005691  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001c49  00000000  00000000  00005801  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000eeb  00000000  00000000  0000744a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000dad  00000000  00000000  00008335  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000160  00000000  00000000  000090e4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000028d  00000000  00000000  00009244  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000007ce  00000000  00000000  000094d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000050  00000000  00000000  00009c9f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e6 ed       	ldi	r30, 0xD6	; 214
      68:	fb e2       	ldi	r31, 0x2B	; 43
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a8 36       	cpi	r26, 0x68	; 104
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>
      76:	0e 94 bc 08 	call	0x1178	; 0x1178 <main>
      7a:	0c 94 e9 15 	jmp	0x2bd2	; 0x2bd2 <_exit>

0000007e <__bad_interrupt>:
      7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <__fixunssfsi>:
      82:	ef 92       	push	r14
      84:	ff 92       	push	r15
      86:	0f 93       	push	r16
      88:	1f 93       	push	r17
      8a:	7b 01       	movw	r14, r22
      8c:	8c 01       	movw	r16, r24
      8e:	20 e0       	ldi	r18, 0x00	; 0
      90:	30 e0       	ldi	r19, 0x00	; 0
      92:	40 e0       	ldi	r20, 0x00	; 0
      94:	5f e4       	ldi	r21, 0x4F	; 79
      96:	0e 94 41 03 	call	0x682	; 0x682 <__gesf2>
      9a:	88 23       	and	r24, r24
      9c:	8c f0       	brlt	.+34     	; 0xc0 <__fixunssfsi+0x3e>
      9e:	c8 01       	movw	r24, r16
      a0:	b7 01       	movw	r22, r14
      a2:	20 e0       	ldi	r18, 0x00	; 0
      a4:	30 e0       	ldi	r19, 0x00	; 0
      a6:	40 e0       	ldi	r20, 0x00	; 0
      a8:	5f e4       	ldi	r21, 0x4F	; 79
      aa:	0e 94 b9 01 	call	0x372	; 0x372 <__subsf3>
      ae:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      b2:	9b 01       	movw	r18, r22
      b4:	ac 01       	movw	r20, r24
      b6:	20 50       	subi	r18, 0x00	; 0
      b8:	30 40       	sbci	r19, 0x00	; 0
      ba:	40 40       	sbci	r20, 0x00	; 0
      bc:	50 48       	sbci	r21, 0x80	; 128
      be:	06 c0       	rjmp	.+12     	; 0xcc <__fixunssfsi+0x4a>
      c0:	c8 01       	movw	r24, r16
      c2:	b7 01       	movw	r22, r14
      c4:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      c8:	9b 01       	movw	r18, r22
      ca:	ac 01       	movw	r20, r24
      cc:	b9 01       	movw	r22, r18
      ce:	ca 01       	movw	r24, r20
      d0:	1f 91       	pop	r17
      d2:	0f 91       	pop	r16
      d4:	ff 90       	pop	r15
      d6:	ef 90       	pop	r14
      d8:	08 95       	ret

000000da <_fpadd_parts>:
      da:	a0 e0       	ldi	r26, 0x00	; 0
      dc:	b0 e0       	ldi	r27, 0x00	; 0
      de:	e3 e7       	ldi	r30, 0x73	; 115
      e0:	f0 e0       	ldi	r31, 0x00	; 0
      e2:	0c 94 b2 15 	jmp	0x2b64	; 0x2b64 <__prologue_saves__>
      e6:	dc 01       	movw	r26, r24
      e8:	2b 01       	movw	r4, r22
      ea:	fa 01       	movw	r30, r20
      ec:	9c 91       	ld	r25, X
      ee:	92 30       	cpi	r25, 0x02	; 2
      f0:	08 f4       	brcc	.+2      	; 0xf4 <_fpadd_parts+0x1a>
      f2:	39 c1       	rjmp	.+626    	; 0x366 <_fpadd_parts+0x28c>
      f4:	eb 01       	movw	r28, r22
      f6:	88 81       	ld	r24, Y
      f8:	82 30       	cpi	r24, 0x02	; 2
      fa:	08 f4       	brcc	.+2      	; 0xfe <_fpadd_parts+0x24>
      fc:	33 c1       	rjmp	.+614    	; 0x364 <_fpadd_parts+0x28a>
      fe:	94 30       	cpi	r25, 0x04	; 4
     100:	69 f4       	brne	.+26     	; 0x11c <_fpadd_parts+0x42>
     102:	84 30       	cpi	r24, 0x04	; 4
     104:	09 f0       	breq	.+2      	; 0x108 <_fpadd_parts+0x2e>
     106:	2f c1       	rjmp	.+606    	; 0x366 <_fpadd_parts+0x28c>
     108:	11 96       	adiw	r26, 0x01	; 1
     10a:	9c 91       	ld	r25, X
     10c:	11 97       	sbiw	r26, 0x01	; 1
     10e:	89 81       	ldd	r24, Y+1	; 0x01
     110:	98 17       	cp	r25, r24
     112:	09 f4       	brne	.+2      	; 0x116 <_fpadd_parts+0x3c>
     114:	28 c1       	rjmp	.+592    	; 0x366 <_fpadd_parts+0x28c>
     116:	a0 e6       	ldi	r26, 0x60	; 96
     118:	b0 e0       	ldi	r27, 0x00	; 0
     11a:	25 c1       	rjmp	.+586    	; 0x366 <_fpadd_parts+0x28c>
     11c:	84 30       	cpi	r24, 0x04	; 4
     11e:	09 f4       	brne	.+2      	; 0x122 <_fpadd_parts+0x48>
     120:	21 c1       	rjmp	.+578    	; 0x364 <_fpadd_parts+0x28a>
     122:	82 30       	cpi	r24, 0x02	; 2
     124:	a9 f4       	brne	.+42     	; 0x150 <_fpadd_parts+0x76>
     126:	92 30       	cpi	r25, 0x02	; 2
     128:	09 f0       	breq	.+2      	; 0x12c <_fpadd_parts+0x52>
     12a:	1d c1       	rjmp	.+570    	; 0x366 <_fpadd_parts+0x28c>
     12c:	9a 01       	movw	r18, r20
     12e:	ad 01       	movw	r20, r26
     130:	88 e0       	ldi	r24, 0x08	; 8
     132:	ea 01       	movw	r28, r20
     134:	09 90       	ld	r0, Y+
     136:	ae 01       	movw	r20, r28
     138:	e9 01       	movw	r28, r18
     13a:	09 92       	st	Y+, r0
     13c:	9e 01       	movw	r18, r28
     13e:	81 50       	subi	r24, 0x01	; 1
     140:	c1 f7       	brne	.-16     	; 0x132 <_fpadd_parts+0x58>
     142:	e2 01       	movw	r28, r4
     144:	89 81       	ldd	r24, Y+1	; 0x01
     146:	11 96       	adiw	r26, 0x01	; 1
     148:	9c 91       	ld	r25, X
     14a:	89 23       	and	r24, r25
     14c:	81 83       	std	Z+1, r24	; 0x01
     14e:	08 c1       	rjmp	.+528    	; 0x360 <_fpadd_parts+0x286>
     150:	92 30       	cpi	r25, 0x02	; 2
     152:	09 f4       	brne	.+2      	; 0x156 <_fpadd_parts+0x7c>
     154:	07 c1       	rjmp	.+526    	; 0x364 <_fpadd_parts+0x28a>
     156:	12 96       	adiw	r26, 0x02	; 2
     158:	2d 90       	ld	r2, X+
     15a:	3c 90       	ld	r3, X
     15c:	13 97       	sbiw	r26, 0x03	; 3
     15e:	eb 01       	movw	r28, r22
     160:	8a 81       	ldd	r24, Y+2	; 0x02
     162:	9b 81       	ldd	r25, Y+3	; 0x03
     164:	14 96       	adiw	r26, 0x04	; 4
     166:	ad 90       	ld	r10, X+
     168:	bd 90       	ld	r11, X+
     16a:	cd 90       	ld	r12, X+
     16c:	dc 90       	ld	r13, X
     16e:	17 97       	sbiw	r26, 0x07	; 7
     170:	ec 80       	ldd	r14, Y+4	; 0x04
     172:	fd 80       	ldd	r15, Y+5	; 0x05
     174:	0e 81       	ldd	r16, Y+6	; 0x06
     176:	1f 81       	ldd	r17, Y+7	; 0x07
     178:	91 01       	movw	r18, r2
     17a:	28 1b       	sub	r18, r24
     17c:	39 0b       	sbc	r19, r25
     17e:	b9 01       	movw	r22, r18
     180:	37 ff       	sbrs	r19, 7
     182:	04 c0       	rjmp	.+8      	; 0x18c <_fpadd_parts+0xb2>
     184:	66 27       	eor	r22, r22
     186:	77 27       	eor	r23, r23
     188:	62 1b       	sub	r22, r18
     18a:	73 0b       	sbc	r23, r19
     18c:	60 32       	cpi	r22, 0x20	; 32
     18e:	71 05       	cpc	r23, r1
     190:	0c f0       	brlt	.+2      	; 0x194 <_fpadd_parts+0xba>
     192:	61 c0       	rjmp	.+194    	; 0x256 <_fpadd_parts+0x17c>
     194:	12 16       	cp	r1, r18
     196:	13 06       	cpc	r1, r19
     198:	6c f5       	brge	.+90     	; 0x1f4 <_fpadd_parts+0x11a>
     19a:	37 01       	movw	r6, r14
     19c:	48 01       	movw	r8, r16
     19e:	06 2e       	mov	r0, r22
     1a0:	04 c0       	rjmp	.+8      	; 0x1aa <_fpadd_parts+0xd0>
     1a2:	96 94       	lsr	r9
     1a4:	87 94       	ror	r8
     1a6:	77 94       	ror	r7
     1a8:	67 94       	ror	r6
     1aa:	0a 94       	dec	r0
     1ac:	d2 f7       	brpl	.-12     	; 0x1a2 <_fpadd_parts+0xc8>
     1ae:	21 e0       	ldi	r18, 0x01	; 1
     1b0:	30 e0       	ldi	r19, 0x00	; 0
     1b2:	40 e0       	ldi	r20, 0x00	; 0
     1b4:	50 e0       	ldi	r21, 0x00	; 0
     1b6:	04 c0       	rjmp	.+8      	; 0x1c0 <_fpadd_parts+0xe6>
     1b8:	22 0f       	add	r18, r18
     1ba:	33 1f       	adc	r19, r19
     1bc:	44 1f       	adc	r20, r20
     1be:	55 1f       	adc	r21, r21
     1c0:	6a 95       	dec	r22
     1c2:	d2 f7       	brpl	.-12     	; 0x1b8 <_fpadd_parts+0xde>
     1c4:	21 50       	subi	r18, 0x01	; 1
     1c6:	30 40       	sbci	r19, 0x00	; 0
     1c8:	40 40       	sbci	r20, 0x00	; 0
     1ca:	50 40       	sbci	r21, 0x00	; 0
     1cc:	2e 21       	and	r18, r14
     1ce:	3f 21       	and	r19, r15
     1d0:	40 23       	and	r20, r16
     1d2:	51 23       	and	r21, r17
     1d4:	21 15       	cp	r18, r1
     1d6:	31 05       	cpc	r19, r1
     1d8:	41 05       	cpc	r20, r1
     1da:	51 05       	cpc	r21, r1
     1dc:	21 f0       	breq	.+8      	; 0x1e6 <_fpadd_parts+0x10c>
     1de:	21 e0       	ldi	r18, 0x01	; 1
     1e0:	30 e0       	ldi	r19, 0x00	; 0
     1e2:	40 e0       	ldi	r20, 0x00	; 0
     1e4:	50 e0       	ldi	r21, 0x00	; 0
     1e6:	79 01       	movw	r14, r18
     1e8:	8a 01       	movw	r16, r20
     1ea:	e6 28       	or	r14, r6
     1ec:	f7 28       	or	r15, r7
     1ee:	08 29       	or	r16, r8
     1f0:	19 29       	or	r17, r9
     1f2:	3c c0       	rjmp	.+120    	; 0x26c <_fpadd_parts+0x192>
     1f4:	23 2b       	or	r18, r19
     1f6:	d1 f1       	breq	.+116    	; 0x26c <_fpadd_parts+0x192>
     1f8:	26 0e       	add	r2, r22
     1fa:	37 1e       	adc	r3, r23
     1fc:	35 01       	movw	r6, r10
     1fe:	46 01       	movw	r8, r12
     200:	06 2e       	mov	r0, r22
     202:	04 c0       	rjmp	.+8      	; 0x20c <_fpadd_parts+0x132>
     204:	96 94       	lsr	r9
     206:	87 94       	ror	r8
     208:	77 94       	ror	r7
     20a:	67 94       	ror	r6
     20c:	0a 94       	dec	r0
     20e:	d2 f7       	brpl	.-12     	; 0x204 <_fpadd_parts+0x12a>
     210:	21 e0       	ldi	r18, 0x01	; 1
     212:	30 e0       	ldi	r19, 0x00	; 0
     214:	40 e0       	ldi	r20, 0x00	; 0
     216:	50 e0       	ldi	r21, 0x00	; 0
     218:	04 c0       	rjmp	.+8      	; 0x222 <_fpadd_parts+0x148>
     21a:	22 0f       	add	r18, r18
     21c:	33 1f       	adc	r19, r19
     21e:	44 1f       	adc	r20, r20
     220:	55 1f       	adc	r21, r21
     222:	6a 95       	dec	r22
     224:	d2 f7       	brpl	.-12     	; 0x21a <_fpadd_parts+0x140>
     226:	21 50       	subi	r18, 0x01	; 1
     228:	30 40       	sbci	r19, 0x00	; 0
     22a:	40 40       	sbci	r20, 0x00	; 0
     22c:	50 40       	sbci	r21, 0x00	; 0
     22e:	2a 21       	and	r18, r10
     230:	3b 21       	and	r19, r11
     232:	4c 21       	and	r20, r12
     234:	5d 21       	and	r21, r13
     236:	21 15       	cp	r18, r1
     238:	31 05       	cpc	r19, r1
     23a:	41 05       	cpc	r20, r1
     23c:	51 05       	cpc	r21, r1
     23e:	21 f0       	breq	.+8      	; 0x248 <_fpadd_parts+0x16e>
     240:	21 e0       	ldi	r18, 0x01	; 1
     242:	30 e0       	ldi	r19, 0x00	; 0
     244:	40 e0       	ldi	r20, 0x00	; 0
     246:	50 e0       	ldi	r21, 0x00	; 0
     248:	59 01       	movw	r10, r18
     24a:	6a 01       	movw	r12, r20
     24c:	a6 28       	or	r10, r6
     24e:	b7 28       	or	r11, r7
     250:	c8 28       	or	r12, r8
     252:	d9 28       	or	r13, r9
     254:	0b c0       	rjmp	.+22     	; 0x26c <_fpadd_parts+0x192>
     256:	82 15       	cp	r24, r2
     258:	93 05       	cpc	r25, r3
     25a:	2c f0       	brlt	.+10     	; 0x266 <_fpadd_parts+0x18c>
     25c:	1c 01       	movw	r2, r24
     25e:	aa 24       	eor	r10, r10
     260:	bb 24       	eor	r11, r11
     262:	65 01       	movw	r12, r10
     264:	03 c0       	rjmp	.+6      	; 0x26c <_fpadd_parts+0x192>
     266:	ee 24       	eor	r14, r14
     268:	ff 24       	eor	r15, r15
     26a:	87 01       	movw	r16, r14
     26c:	11 96       	adiw	r26, 0x01	; 1
     26e:	9c 91       	ld	r25, X
     270:	d2 01       	movw	r26, r4
     272:	11 96       	adiw	r26, 0x01	; 1
     274:	8c 91       	ld	r24, X
     276:	98 17       	cp	r25, r24
     278:	09 f4       	brne	.+2      	; 0x27c <_fpadd_parts+0x1a2>
     27a:	45 c0       	rjmp	.+138    	; 0x306 <_fpadd_parts+0x22c>
     27c:	99 23       	and	r25, r25
     27e:	39 f0       	breq	.+14     	; 0x28e <_fpadd_parts+0x1b4>
     280:	a8 01       	movw	r20, r16
     282:	97 01       	movw	r18, r14
     284:	2a 19       	sub	r18, r10
     286:	3b 09       	sbc	r19, r11
     288:	4c 09       	sbc	r20, r12
     28a:	5d 09       	sbc	r21, r13
     28c:	06 c0       	rjmp	.+12     	; 0x29a <_fpadd_parts+0x1c0>
     28e:	a6 01       	movw	r20, r12
     290:	95 01       	movw	r18, r10
     292:	2e 19       	sub	r18, r14
     294:	3f 09       	sbc	r19, r15
     296:	40 0b       	sbc	r20, r16
     298:	51 0b       	sbc	r21, r17
     29a:	57 fd       	sbrc	r21, 7
     29c:	08 c0       	rjmp	.+16     	; 0x2ae <_fpadd_parts+0x1d4>
     29e:	11 82       	std	Z+1, r1	; 0x01
     2a0:	33 82       	std	Z+3, r3	; 0x03
     2a2:	22 82       	std	Z+2, r2	; 0x02
     2a4:	24 83       	std	Z+4, r18	; 0x04
     2a6:	35 83       	std	Z+5, r19	; 0x05
     2a8:	46 83       	std	Z+6, r20	; 0x06
     2aa:	57 83       	std	Z+7, r21	; 0x07
     2ac:	1d c0       	rjmp	.+58     	; 0x2e8 <_fpadd_parts+0x20e>
     2ae:	81 e0       	ldi	r24, 0x01	; 1
     2b0:	81 83       	std	Z+1, r24	; 0x01
     2b2:	33 82       	std	Z+3, r3	; 0x03
     2b4:	22 82       	std	Z+2, r2	; 0x02
     2b6:	88 27       	eor	r24, r24
     2b8:	99 27       	eor	r25, r25
     2ba:	dc 01       	movw	r26, r24
     2bc:	82 1b       	sub	r24, r18
     2be:	93 0b       	sbc	r25, r19
     2c0:	a4 0b       	sbc	r26, r20
     2c2:	b5 0b       	sbc	r27, r21
     2c4:	84 83       	std	Z+4, r24	; 0x04
     2c6:	95 83       	std	Z+5, r25	; 0x05
     2c8:	a6 83       	std	Z+6, r26	; 0x06
     2ca:	b7 83       	std	Z+7, r27	; 0x07
     2cc:	0d c0       	rjmp	.+26     	; 0x2e8 <_fpadd_parts+0x20e>
     2ce:	22 0f       	add	r18, r18
     2d0:	33 1f       	adc	r19, r19
     2d2:	44 1f       	adc	r20, r20
     2d4:	55 1f       	adc	r21, r21
     2d6:	24 83       	std	Z+4, r18	; 0x04
     2d8:	35 83       	std	Z+5, r19	; 0x05
     2da:	46 83       	std	Z+6, r20	; 0x06
     2dc:	57 83       	std	Z+7, r21	; 0x07
     2de:	82 81       	ldd	r24, Z+2	; 0x02
     2e0:	93 81       	ldd	r25, Z+3	; 0x03
     2e2:	01 97       	sbiw	r24, 0x01	; 1
     2e4:	93 83       	std	Z+3, r25	; 0x03
     2e6:	82 83       	std	Z+2, r24	; 0x02
     2e8:	24 81       	ldd	r18, Z+4	; 0x04
     2ea:	35 81       	ldd	r19, Z+5	; 0x05
     2ec:	46 81       	ldd	r20, Z+6	; 0x06
     2ee:	57 81       	ldd	r21, Z+7	; 0x07
     2f0:	da 01       	movw	r26, r20
     2f2:	c9 01       	movw	r24, r18
     2f4:	01 97       	sbiw	r24, 0x01	; 1
     2f6:	a1 09       	sbc	r26, r1
     2f8:	b1 09       	sbc	r27, r1
     2fa:	8f 5f       	subi	r24, 0xFF	; 255
     2fc:	9f 4f       	sbci	r25, 0xFF	; 255
     2fe:	af 4f       	sbci	r26, 0xFF	; 255
     300:	bf 43       	sbci	r27, 0x3F	; 63
     302:	28 f3       	brcs	.-54     	; 0x2ce <_fpadd_parts+0x1f4>
     304:	0b c0       	rjmp	.+22     	; 0x31c <_fpadd_parts+0x242>
     306:	91 83       	std	Z+1, r25	; 0x01
     308:	33 82       	std	Z+3, r3	; 0x03
     30a:	22 82       	std	Z+2, r2	; 0x02
     30c:	ea 0c       	add	r14, r10
     30e:	fb 1c       	adc	r15, r11
     310:	0c 1d       	adc	r16, r12
     312:	1d 1d       	adc	r17, r13
     314:	e4 82       	std	Z+4, r14	; 0x04
     316:	f5 82       	std	Z+5, r15	; 0x05
     318:	06 83       	std	Z+6, r16	; 0x06
     31a:	17 83       	std	Z+7, r17	; 0x07
     31c:	83 e0       	ldi	r24, 0x03	; 3
     31e:	80 83       	st	Z, r24
     320:	24 81       	ldd	r18, Z+4	; 0x04
     322:	35 81       	ldd	r19, Z+5	; 0x05
     324:	46 81       	ldd	r20, Z+6	; 0x06
     326:	57 81       	ldd	r21, Z+7	; 0x07
     328:	57 ff       	sbrs	r21, 7
     32a:	1a c0       	rjmp	.+52     	; 0x360 <_fpadd_parts+0x286>
     32c:	c9 01       	movw	r24, r18
     32e:	aa 27       	eor	r26, r26
     330:	97 fd       	sbrc	r25, 7
     332:	a0 95       	com	r26
     334:	ba 2f       	mov	r27, r26
     336:	81 70       	andi	r24, 0x01	; 1
     338:	90 70       	andi	r25, 0x00	; 0
     33a:	a0 70       	andi	r26, 0x00	; 0
     33c:	b0 70       	andi	r27, 0x00	; 0
     33e:	56 95       	lsr	r21
     340:	47 95       	ror	r20
     342:	37 95       	ror	r19
     344:	27 95       	ror	r18
     346:	82 2b       	or	r24, r18
     348:	93 2b       	or	r25, r19
     34a:	a4 2b       	or	r26, r20
     34c:	b5 2b       	or	r27, r21
     34e:	84 83       	std	Z+4, r24	; 0x04
     350:	95 83       	std	Z+5, r25	; 0x05
     352:	a6 83       	std	Z+6, r26	; 0x06
     354:	b7 83       	std	Z+7, r27	; 0x07
     356:	82 81       	ldd	r24, Z+2	; 0x02
     358:	93 81       	ldd	r25, Z+3	; 0x03
     35a:	01 96       	adiw	r24, 0x01	; 1
     35c:	93 83       	std	Z+3, r25	; 0x03
     35e:	82 83       	std	Z+2, r24	; 0x02
     360:	df 01       	movw	r26, r30
     362:	01 c0       	rjmp	.+2      	; 0x366 <_fpadd_parts+0x28c>
     364:	d2 01       	movw	r26, r4
     366:	cd 01       	movw	r24, r26
     368:	cd b7       	in	r28, 0x3d	; 61
     36a:	de b7       	in	r29, 0x3e	; 62
     36c:	e2 e1       	ldi	r30, 0x12	; 18
     36e:	0c 94 ce 15 	jmp	0x2b9c	; 0x2b9c <__epilogue_restores__>

00000372 <__subsf3>:
     372:	a0 e2       	ldi	r26, 0x20	; 32
     374:	b0 e0       	ldi	r27, 0x00	; 0
     376:	ef eb       	ldi	r30, 0xBF	; 191
     378:	f1 e0       	ldi	r31, 0x01	; 1
     37a:	0c 94 be 15 	jmp	0x2b7c	; 0x2b7c <__prologue_saves__+0x18>
     37e:	69 83       	std	Y+1, r22	; 0x01
     380:	7a 83       	std	Y+2, r23	; 0x02
     382:	8b 83       	std	Y+3, r24	; 0x03
     384:	9c 83       	std	Y+4, r25	; 0x04
     386:	2d 83       	std	Y+5, r18	; 0x05
     388:	3e 83       	std	Y+6, r19	; 0x06
     38a:	4f 83       	std	Y+7, r20	; 0x07
     38c:	58 87       	std	Y+8, r21	; 0x08
     38e:	e9 e0       	ldi	r30, 0x09	; 9
     390:	ee 2e       	mov	r14, r30
     392:	f1 2c       	mov	r15, r1
     394:	ec 0e       	add	r14, r28
     396:	fd 1e       	adc	r15, r29
     398:	ce 01       	movw	r24, r28
     39a:	01 96       	adiw	r24, 0x01	; 1
     39c:	b7 01       	movw	r22, r14
     39e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3a2:	8e 01       	movw	r16, r28
     3a4:	0f 5e       	subi	r16, 0xEF	; 239
     3a6:	1f 4f       	sbci	r17, 0xFF	; 255
     3a8:	ce 01       	movw	r24, r28
     3aa:	05 96       	adiw	r24, 0x05	; 5
     3ac:	b8 01       	movw	r22, r16
     3ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3b2:	8a 89       	ldd	r24, Y+18	; 0x12
     3b4:	91 e0       	ldi	r25, 0x01	; 1
     3b6:	89 27       	eor	r24, r25
     3b8:	8a 8b       	std	Y+18, r24	; 0x12
     3ba:	c7 01       	movw	r24, r14
     3bc:	b8 01       	movw	r22, r16
     3be:	ae 01       	movw	r20, r28
     3c0:	47 5e       	subi	r20, 0xE7	; 231
     3c2:	5f 4f       	sbci	r21, 0xFF	; 255
     3c4:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     3c8:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     3cc:	a0 96       	adiw	r28, 0x20	; 32
     3ce:	e6 e0       	ldi	r30, 0x06	; 6
     3d0:	0c 94 da 15 	jmp	0x2bb4	; 0x2bb4 <__epilogue_restores__+0x18>

000003d4 <__addsf3>:
     3d4:	a0 e2       	ldi	r26, 0x20	; 32
     3d6:	b0 e0       	ldi	r27, 0x00	; 0
     3d8:	e0 ef       	ldi	r30, 0xF0	; 240
     3da:	f1 e0       	ldi	r31, 0x01	; 1
     3dc:	0c 94 be 15 	jmp	0x2b7c	; 0x2b7c <__prologue_saves__+0x18>
     3e0:	69 83       	std	Y+1, r22	; 0x01
     3e2:	7a 83       	std	Y+2, r23	; 0x02
     3e4:	8b 83       	std	Y+3, r24	; 0x03
     3e6:	9c 83       	std	Y+4, r25	; 0x04
     3e8:	2d 83       	std	Y+5, r18	; 0x05
     3ea:	3e 83       	std	Y+6, r19	; 0x06
     3ec:	4f 83       	std	Y+7, r20	; 0x07
     3ee:	58 87       	std	Y+8, r21	; 0x08
     3f0:	f9 e0       	ldi	r31, 0x09	; 9
     3f2:	ef 2e       	mov	r14, r31
     3f4:	f1 2c       	mov	r15, r1
     3f6:	ec 0e       	add	r14, r28
     3f8:	fd 1e       	adc	r15, r29
     3fa:	ce 01       	movw	r24, r28
     3fc:	01 96       	adiw	r24, 0x01	; 1
     3fe:	b7 01       	movw	r22, r14
     400:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     404:	8e 01       	movw	r16, r28
     406:	0f 5e       	subi	r16, 0xEF	; 239
     408:	1f 4f       	sbci	r17, 0xFF	; 255
     40a:	ce 01       	movw	r24, r28
     40c:	05 96       	adiw	r24, 0x05	; 5
     40e:	b8 01       	movw	r22, r16
     410:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     414:	c7 01       	movw	r24, r14
     416:	b8 01       	movw	r22, r16
     418:	ae 01       	movw	r20, r28
     41a:	47 5e       	subi	r20, 0xE7	; 231
     41c:	5f 4f       	sbci	r21, 0xFF	; 255
     41e:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     422:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     426:	a0 96       	adiw	r28, 0x20	; 32
     428:	e6 e0       	ldi	r30, 0x06	; 6
     42a:	0c 94 da 15 	jmp	0x2bb4	; 0x2bb4 <__epilogue_restores__+0x18>

0000042e <__mulsf3>:
     42e:	a0 e2       	ldi	r26, 0x20	; 32
     430:	b0 e0       	ldi	r27, 0x00	; 0
     432:	ed e1       	ldi	r30, 0x1D	; 29
     434:	f2 e0       	ldi	r31, 0x02	; 2
     436:	0c 94 b2 15 	jmp	0x2b64	; 0x2b64 <__prologue_saves__>
     43a:	69 83       	std	Y+1, r22	; 0x01
     43c:	7a 83       	std	Y+2, r23	; 0x02
     43e:	8b 83       	std	Y+3, r24	; 0x03
     440:	9c 83       	std	Y+4, r25	; 0x04
     442:	2d 83       	std	Y+5, r18	; 0x05
     444:	3e 83       	std	Y+6, r19	; 0x06
     446:	4f 83       	std	Y+7, r20	; 0x07
     448:	58 87       	std	Y+8, r21	; 0x08
     44a:	ce 01       	movw	r24, r28
     44c:	01 96       	adiw	r24, 0x01	; 1
     44e:	be 01       	movw	r22, r28
     450:	67 5f       	subi	r22, 0xF7	; 247
     452:	7f 4f       	sbci	r23, 0xFF	; 255
     454:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     458:	ce 01       	movw	r24, r28
     45a:	05 96       	adiw	r24, 0x05	; 5
     45c:	be 01       	movw	r22, r28
     45e:	6f 5e       	subi	r22, 0xEF	; 239
     460:	7f 4f       	sbci	r23, 0xFF	; 255
     462:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     466:	99 85       	ldd	r25, Y+9	; 0x09
     468:	92 30       	cpi	r25, 0x02	; 2
     46a:	88 f0       	brcs	.+34     	; 0x48e <__mulsf3+0x60>
     46c:	89 89       	ldd	r24, Y+17	; 0x11
     46e:	82 30       	cpi	r24, 0x02	; 2
     470:	c8 f0       	brcs	.+50     	; 0x4a4 <__mulsf3+0x76>
     472:	94 30       	cpi	r25, 0x04	; 4
     474:	19 f4       	brne	.+6      	; 0x47c <__mulsf3+0x4e>
     476:	82 30       	cpi	r24, 0x02	; 2
     478:	51 f4       	brne	.+20     	; 0x48e <__mulsf3+0x60>
     47a:	04 c0       	rjmp	.+8      	; 0x484 <__mulsf3+0x56>
     47c:	84 30       	cpi	r24, 0x04	; 4
     47e:	29 f4       	brne	.+10     	; 0x48a <__mulsf3+0x5c>
     480:	92 30       	cpi	r25, 0x02	; 2
     482:	81 f4       	brne	.+32     	; 0x4a4 <__mulsf3+0x76>
     484:	80 e6       	ldi	r24, 0x60	; 96
     486:	90 e0       	ldi	r25, 0x00	; 0
     488:	c6 c0       	rjmp	.+396    	; 0x616 <__mulsf3+0x1e8>
     48a:	92 30       	cpi	r25, 0x02	; 2
     48c:	49 f4       	brne	.+18     	; 0x4a0 <__mulsf3+0x72>
     48e:	20 e0       	ldi	r18, 0x00	; 0
     490:	9a 85       	ldd	r25, Y+10	; 0x0a
     492:	8a 89       	ldd	r24, Y+18	; 0x12
     494:	98 13       	cpse	r25, r24
     496:	21 e0       	ldi	r18, 0x01	; 1
     498:	2a 87       	std	Y+10, r18	; 0x0a
     49a:	ce 01       	movw	r24, r28
     49c:	09 96       	adiw	r24, 0x09	; 9
     49e:	bb c0       	rjmp	.+374    	; 0x616 <__mulsf3+0x1e8>
     4a0:	82 30       	cpi	r24, 0x02	; 2
     4a2:	49 f4       	brne	.+18     	; 0x4b6 <__mulsf3+0x88>
     4a4:	20 e0       	ldi	r18, 0x00	; 0
     4a6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a8:	8a 89       	ldd	r24, Y+18	; 0x12
     4aa:	98 13       	cpse	r25, r24
     4ac:	21 e0       	ldi	r18, 0x01	; 1
     4ae:	2a 8b       	std	Y+18, r18	; 0x12
     4b0:	ce 01       	movw	r24, r28
     4b2:	41 96       	adiw	r24, 0x11	; 17
     4b4:	b0 c0       	rjmp	.+352    	; 0x616 <__mulsf3+0x1e8>
     4b6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4b8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ba:	4f 84       	ldd	r4, Y+15	; 0x0f
     4bc:	58 88       	ldd	r5, Y+16	; 0x10
     4be:	6d 88       	ldd	r6, Y+21	; 0x15
     4c0:	7e 88       	ldd	r7, Y+22	; 0x16
     4c2:	8f 88       	ldd	r8, Y+23	; 0x17
     4c4:	98 8c       	ldd	r9, Y+24	; 0x18
     4c6:	ee 24       	eor	r14, r14
     4c8:	ff 24       	eor	r15, r15
     4ca:	87 01       	movw	r16, r14
     4cc:	aa 24       	eor	r10, r10
     4ce:	bb 24       	eor	r11, r11
     4d0:	65 01       	movw	r12, r10
     4d2:	40 e0       	ldi	r20, 0x00	; 0
     4d4:	50 e0       	ldi	r21, 0x00	; 0
     4d6:	60 e0       	ldi	r22, 0x00	; 0
     4d8:	70 e0       	ldi	r23, 0x00	; 0
     4da:	e0 e0       	ldi	r30, 0x00	; 0
     4dc:	f0 e0       	ldi	r31, 0x00	; 0
     4de:	c1 01       	movw	r24, r2
     4e0:	81 70       	andi	r24, 0x01	; 1
     4e2:	90 70       	andi	r25, 0x00	; 0
     4e4:	89 2b       	or	r24, r25
     4e6:	e9 f0       	breq	.+58     	; 0x522 <__mulsf3+0xf4>
     4e8:	e6 0c       	add	r14, r6
     4ea:	f7 1c       	adc	r15, r7
     4ec:	08 1d       	adc	r16, r8
     4ee:	19 1d       	adc	r17, r9
     4f0:	9a 01       	movw	r18, r20
     4f2:	ab 01       	movw	r20, r22
     4f4:	2a 0d       	add	r18, r10
     4f6:	3b 1d       	adc	r19, r11
     4f8:	4c 1d       	adc	r20, r12
     4fa:	5d 1d       	adc	r21, r13
     4fc:	80 e0       	ldi	r24, 0x00	; 0
     4fe:	90 e0       	ldi	r25, 0x00	; 0
     500:	a0 e0       	ldi	r26, 0x00	; 0
     502:	b0 e0       	ldi	r27, 0x00	; 0
     504:	e6 14       	cp	r14, r6
     506:	f7 04       	cpc	r15, r7
     508:	08 05       	cpc	r16, r8
     50a:	19 05       	cpc	r17, r9
     50c:	20 f4       	brcc	.+8      	; 0x516 <__mulsf3+0xe8>
     50e:	81 e0       	ldi	r24, 0x01	; 1
     510:	90 e0       	ldi	r25, 0x00	; 0
     512:	a0 e0       	ldi	r26, 0x00	; 0
     514:	b0 e0       	ldi	r27, 0x00	; 0
     516:	ba 01       	movw	r22, r20
     518:	a9 01       	movw	r20, r18
     51a:	48 0f       	add	r20, r24
     51c:	59 1f       	adc	r21, r25
     51e:	6a 1f       	adc	r22, r26
     520:	7b 1f       	adc	r23, r27
     522:	aa 0c       	add	r10, r10
     524:	bb 1c       	adc	r11, r11
     526:	cc 1c       	adc	r12, r12
     528:	dd 1c       	adc	r13, r13
     52a:	97 fe       	sbrs	r9, 7
     52c:	08 c0       	rjmp	.+16     	; 0x53e <__mulsf3+0x110>
     52e:	81 e0       	ldi	r24, 0x01	; 1
     530:	90 e0       	ldi	r25, 0x00	; 0
     532:	a0 e0       	ldi	r26, 0x00	; 0
     534:	b0 e0       	ldi	r27, 0x00	; 0
     536:	a8 2a       	or	r10, r24
     538:	b9 2a       	or	r11, r25
     53a:	ca 2a       	or	r12, r26
     53c:	db 2a       	or	r13, r27
     53e:	31 96       	adiw	r30, 0x01	; 1
     540:	e0 32       	cpi	r30, 0x20	; 32
     542:	f1 05       	cpc	r31, r1
     544:	49 f0       	breq	.+18     	; 0x558 <__mulsf3+0x12a>
     546:	66 0c       	add	r6, r6
     548:	77 1c       	adc	r7, r7
     54a:	88 1c       	adc	r8, r8
     54c:	99 1c       	adc	r9, r9
     54e:	56 94       	lsr	r5
     550:	47 94       	ror	r4
     552:	37 94       	ror	r3
     554:	27 94       	ror	r2
     556:	c3 cf       	rjmp	.-122    	; 0x4de <__mulsf3+0xb0>
     558:	fa 85       	ldd	r31, Y+10	; 0x0a
     55a:	ea 89       	ldd	r30, Y+18	; 0x12
     55c:	2b 89       	ldd	r18, Y+19	; 0x13
     55e:	3c 89       	ldd	r19, Y+20	; 0x14
     560:	8b 85       	ldd	r24, Y+11	; 0x0b
     562:	9c 85       	ldd	r25, Y+12	; 0x0c
     564:	28 0f       	add	r18, r24
     566:	39 1f       	adc	r19, r25
     568:	2e 5f       	subi	r18, 0xFE	; 254
     56a:	3f 4f       	sbci	r19, 0xFF	; 255
     56c:	17 c0       	rjmp	.+46     	; 0x59c <__mulsf3+0x16e>
     56e:	ca 01       	movw	r24, r20
     570:	81 70       	andi	r24, 0x01	; 1
     572:	90 70       	andi	r25, 0x00	; 0
     574:	89 2b       	or	r24, r25
     576:	61 f0       	breq	.+24     	; 0x590 <__mulsf3+0x162>
     578:	16 95       	lsr	r17
     57a:	07 95       	ror	r16
     57c:	f7 94       	ror	r15
     57e:	e7 94       	ror	r14
     580:	80 e0       	ldi	r24, 0x00	; 0
     582:	90 e0       	ldi	r25, 0x00	; 0
     584:	a0 e0       	ldi	r26, 0x00	; 0
     586:	b0 e8       	ldi	r27, 0x80	; 128
     588:	e8 2a       	or	r14, r24
     58a:	f9 2a       	or	r15, r25
     58c:	0a 2b       	or	r16, r26
     58e:	1b 2b       	or	r17, r27
     590:	76 95       	lsr	r23
     592:	67 95       	ror	r22
     594:	57 95       	ror	r21
     596:	47 95       	ror	r20
     598:	2f 5f       	subi	r18, 0xFF	; 255
     59a:	3f 4f       	sbci	r19, 0xFF	; 255
     59c:	77 fd       	sbrc	r23, 7
     59e:	e7 cf       	rjmp	.-50     	; 0x56e <__mulsf3+0x140>
     5a0:	0c c0       	rjmp	.+24     	; 0x5ba <__mulsf3+0x18c>
     5a2:	44 0f       	add	r20, r20
     5a4:	55 1f       	adc	r21, r21
     5a6:	66 1f       	adc	r22, r22
     5a8:	77 1f       	adc	r23, r23
     5aa:	17 fd       	sbrc	r17, 7
     5ac:	41 60       	ori	r20, 0x01	; 1
     5ae:	ee 0c       	add	r14, r14
     5b0:	ff 1c       	adc	r15, r15
     5b2:	00 1f       	adc	r16, r16
     5b4:	11 1f       	adc	r17, r17
     5b6:	21 50       	subi	r18, 0x01	; 1
     5b8:	30 40       	sbci	r19, 0x00	; 0
     5ba:	40 30       	cpi	r20, 0x00	; 0
     5bc:	90 e0       	ldi	r25, 0x00	; 0
     5be:	59 07       	cpc	r21, r25
     5c0:	90 e0       	ldi	r25, 0x00	; 0
     5c2:	69 07       	cpc	r22, r25
     5c4:	90 e4       	ldi	r25, 0x40	; 64
     5c6:	79 07       	cpc	r23, r25
     5c8:	60 f3       	brcs	.-40     	; 0x5a2 <__mulsf3+0x174>
     5ca:	2b 8f       	std	Y+27, r18	; 0x1b
     5cc:	3c 8f       	std	Y+28, r19	; 0x1c
     5ce:	db 01       	movw	r26, r22
     5d0:	ca 01       	movw	r24, r20
     5d2:	8f 77       	andi	r24, 0x7F	; 127
     5d4:	90 70       	andi	r25, 0x00	; 0
     5d6:	a0 70       	andi	r26, 0x00	; 0
     5d8:	b0 70       	andi	r27, 0x00	; 0
     5da:	80 34       	cpi	r24, 0x40	; 64
     5dc:	91 05       	cpc	r25, r1
     5de:	a1 05       	cpc	r26, r1
     5e0:	b1 05       	cpc	r27, r1
     5e2:	61 f4       	brne	.+24     	; 0x5fc <__mulsf3+0x1ce>
     5e4:	47 fd       	sbrc	r20, 7
     5e6:	0a c0       	rjmp	.+20     	; 0x5fc <__mulsf3+0x1ce>
     5e8:	e1 14       	cp	r14, r1
     5ea:	f1 04       	cpc	r15, r1
     5ec:	01 05       	cpc	r16, r1
     5ee:	11 05       	cpc	r17, r1
     5f0:	29 f0       	breq	.+10     	; 0x5fc <__mulsf3+0x1ce>
     5f2:	40 5c       	subi	r20, 0xC0	; 192
     5f4:	5f 4f       	sbci	r21, 0xFF	; 255
     5f6:	6f 4f       	sbci	r22, 0xFF	; 255
     5f8:	7f 4f       	sbci	r23, 0xFF	; 255
     5fa:	40 78       	andi	r20, 0x80	; 128
     5fc:	1a 8e       	std	Y+26, r1	; 0x1a
     5fe:	fe 17       	cp	r31, r30
     600:	11 f0       	breq	.+4      	; 0x606 <__mulsf3+0x1d8>
     602:	81 e0       	ldi	r24, 0x01	; 1
     604:	8a 8f       	std	Y+26, r24	; 0x1a
     606:	4d 8f       	std	Y+29, r20	; 0x1d
     608:	5e 8f       	std	Y+30, r21	; 0x1e
     60a:	6f 8f       	std	Y+31, r22	; 0x1f
     60c:	78 a3       	std	Y+32, r23	; 0x20
     60e:	83 e0       	ldi	r24, 0x03	; 3
     610:	89 8f       	std	Y+25, r24	; 0x19
     612:	ce 01       	movw	r24, r28
     614:	49 96       	adiw	r24, 0x19	; 25
     616:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     61a:	a0 96       	adiw	r28, 0x20	; 32
     61c:	e2 e1       	ldi	r30, 0x12	; 18
     61e:	0c 94 ce 15 	jmp	0x2b9c	; 0x2b9c <__epilogue_restores__>

00000622 <__gtsf2>:
     622:	a8 e1       	ldi	r26, 0x18	; 24
     624:	b0 e0       	ldi	r27, 0x00	; 0
     626:	e7 e1       	ldi	r30, 0x17	; 23
     628:	f3 e0       	ldi	r31, 0x03	; 3
     62a:	0c 94 be 15 	jmp	0x2b7c	; 0x2b7c <__prologue_saves__+0x18>
     62e:	69 83       	std	Y+1, r22	; 0x01
     630:	7a 83       	std	Y+2, r23	; 0x02
     632:	8b 83       	std	Y+3, r24	; 0x03
     634:	9c 83       	std	Y+4, r25	; 0x04
     636:	2d 83       	std	Y+5, r18	; 0x05
     638:	3e 83       	std	Y+6, r19	; 0x06
     63a:	4f 83       	std	Y+7, r20	; 0x07
     63c:	58 87       	std	Y+8, r21	; 0x08
     63e:	89 e0       	ldi	r24, 0x09	; 9
     640:	e8 2e       	mov	r14, r24
     642:	f1 2c       	mov	r15, r1
     644:	ec 0e       	add	r14, r28
     646:	fd 1e       	adc	r15, r29
     648:	ce 01       	movw	r24, r28
     64a:	01 96       	adiw	r24, 0x01	; 1
     64c:	b7 01       	movw	r22, r14
     64e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     652:	8e 01       	movw	r16, r28
     654:	0f 5e       	subi	r16, 0xEF	; 239
     656:	1f 4f       	sbci	r17, 0xFF	; 255
     658:	ce 01       	movw	r24, r28
     65a:	05 96       	adiw	r24, 0x05	; 5
     65c:	b8 01       	movw	r22, r16
     65e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     662:	89 85       	ldd	r24, Y+9	; 0x09
     664:	82 30       	cpi	r24, 0x02	; 2
     666:	40 f0       	brcs	.+16     	; 0x678 <__gtsf2+0x56>
     668:	89 89       	ldd	r24, Y+17	; 0x11
     66a:	82 30       	cpi	r24, 0x02	; 2
     66c:	28 f0       	brcs	.+10     	; 0x678 <__gtsf2+0x56>
     66e:	c7 01       	movw	r24, r14
     670:	b8 01       	movw	r22, r16
     672:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     676:	01 c0       	rjmp	.+2      	; 0x67a <__gtsf2+0x58>
     678:	8f ef       	ldi	r24, 0xFF	; 255
     67a:	68 96       	adiw	r28, 0x18	; 24
     67c:	e6 e0       	ldi	r30, 0x06	; 6
     67e:	0c 94 da 15 	jmp	0x2bb4	; 0x2bb4 <__epilogue_restores__+0x18>

00000682 <__gesf2>:
     682:	a8 e1       	ldi	r26, 0x18	; 24
     684:	b0 e0       	ldi	r27, 0x00	; 0
     686:	e7 e4       	ldi	r30, 0x47	; 71
     688:	f3 e0       	ldi	r31, 0x03	; 3
     68a:	0c 94 be 15 	jmp	0x2b7c	; 0x2b7c <__prologue_saves__+0x18>
     68e:	69 83       	std	Y+1, r22	; 0x01
     690:	7a 83       	std	Y+2, r23	; 0x02
     692:	8b 83       	std	Y+3, r24	; 0x03
     694:	9c 83       	std	Y+4, r25	; 0x04
     696:	2d 83       	std	Y+5, r18	; 0x05
     698:	3e 83       	std	Y+6, r19	; 0x06
     69a:	4f 83       	std	Y+7, r20	; 0x07
     69c:	58 87       	std	Y+8, r21	; 0x08
     69e:	89 e0       	ldi	r24, 0x09	; 9
     6a0:	e8 2e       	mov	r14, r24
     6a2:	f1 2c       	mov	r15, r1
     6a4:	ec 0e       	add	r14, r28
     6a6:	fd 1e       	adc	r15, r29
     6a8:	ce 01       	movw	r24, r28
     6aa:	01 96       	adiw	r24, 0x01	; 1
     6ac:	b7 01       	movw	r22, r14
     6ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6b2:	8e 01       	movw	r16, r28
     6b4:	0f 5e       	subi	r16, 0xEF	; 239
     6b6:	1f 4f       	sbci	r17, 0xFF	; 255
     6b8:	ce 01       	movw	r24, r28
     6ba:	05 96       	adiw	r24, 0x05	; 5
     6bc:	b8 01       	movw	r22, r16
     6be:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6c2:	89 85       	ldd	r24, Y+9	; 0x09
     6c4:	82 30       	cpi	r24, 0x02	; 2
     6c6:	40 f0       	brcs	.+16     	; 0x6d8 <__gesf2+0x56>
     6c8:	89 89       	ldd	r24, Y+17	; 0x11
     6ca:	82 30       	cpi	r24, 0x02	; 2
     6cc:	28 f0       	brcs	.+10     	; 0x6d8 <__gesf2+0x56>
     6ce:	c7 01       	movw	r24, r14
     6d0:	b8 01       	movw	r22, r16
     6d2:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     6d6:	01 c0       	rjmp	.+2      	; 0x6da <__gesf2+0x58>
     6d8:	8f ef       	ldi	r24, 0xFF	; 255
     6da:	68 96       	adiw	r28, 0x18	; 24
     6dc:	e6 e0       	ldi	r30, 0x06	; 6
     6de:	0c 94 da 15 	jmp	0x2bb4	; 0x2bb4 <__epilogue_restores__+0x18>

000006e2 <__ltsf2>:
     6e2:	a8 e1       	ldi	r26, 0x18	; 24
     6e4:	b0 e0       	ldi	r27, 0x00	; 0
     6e6:	e7 e7       	ldi	r30, 0x77	; 119
     6e8:	f3 e0       	ldi	r31, 0x03	; 3
     6ea:	0c 94 be 15 	jmp	0x2b7c	; 0x2b7c <__prologue_saves__+0x18>
     6ee:	69 83       	std	Y+1, r22	; 0x01
     6f0:	7a 83       	std	Y+2, r23	; 0x02
     6f2:	8b 83       	std	Y+3, r24	; 0x03
     6f4:	9c 83       	std	Y+4, r25	; 0x04
     6f6:	2d 83       	std	Y+5, r18	; 0x05
     6f8:	3e 83       	std	Y+6, r19	; 0x06
     6fa:	4f 83       	std	Y+7, r20	; 0x07
     6fc:	58 87       	std	Y+8, r21	; 0x08
     6fe:	89 e0       	ldi	r24, 0x09	; 9
     700:	e8 2e       	mov	r14, r24
     702:	f1 2c       	mov	r15, r1
     704:	ec 0e       	add	r14, r28
     706:	fd 1e       	adc	r15, r29
     708:	ce 01       	movw	r24, r28
     70a:	01 96       	adiw	r24, 0x01	; 1
     70c:	b7 01       	movw	r22, r14
     70e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     712:	8e 01       	movw	r16, r28
     714:	0f 5e       	subi	r16, 0xEF	; 239
     716:	1f 4f       	sbci	r17, 0xFF	; 255
     718:	ce 01       	movw	r24, r28
     71a:	05 96       	adiw	r24, 0x05	; 5
     71c:	b8 01       	movw	r22, r16
     71e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     722:	89 85       	ldd	r24, Y+9	; 0x09
     724:	82 30       	cpi	r24, 0x02	; 2
     726:	40 f0       	brcs	.+16     	; 0x738 <__ltsf2+0x56>
     728:	89 89       	ldd	r24, Y+17	; 0x11
     72a:	82 30       	cpi	r24, 0x02	; 2
     72c:	28 f0       	brcs	.+10     	; 0x738 <__ltsf2+0x56>
     72e:	c7 01       	movw	r24, r14
     730:	b8 01       	movw	r22, r16
     732:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     736:	01 c0       	rjmp	.+2      	; 0x73a <__ltsf2+0x58>
     738:	81 e0       	ldi	r24, 0x01	; 1
     73a:	68 96       	adiw	r28, 0x18	; 24
     73c:	e6 e0       	ldi	r30, 0x06	; 6
     73e:	0c 94 da 15 	jmp	0x2bb4	; 0x2bb4 <__epilogue_restores__+0x18>

00000742 <__fixsfsi>:
     742:	ac e0       	ldi	r26, 0x0C	; 12
     744:	b0 e0       	ldi	r27, 0x00	; 0
     746:	e7 ea       	ldi	r30, 0xA7	; 167
     748:	f3 e0       	ldi	r31, 0x03	; 3
     74a:	0c 94 c2 15 	jmp	0x2b84	; 0x2b84 <__prologue_saves__+0x20>
     74e:	69 83       	std	Y+1, r22	; 0x01
     750:	7a 83       	std	Y+2, r23	; 0x02
     752:	8b 83       	std	Y+3, r24	; 0x03
     754:	9c 83       	std	Y+4, r25	; 0x04
     756:	ce 01       	movw	r24, r28
     758:	01 96       	adiw	r24, 0x01	; 1
     75a:	be 01       	movw	r22, r28
     75c:	6b 5f       	subi	r22, 0xFB	; 251
     75e:	7f 4f       	sbci	r23, 0xFF	; 255
     760:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     764:	8d 81       	ldd	r24, Y+5	; 0x05
     766:	82 30       	cpi	r24, 0x02	; 2
     768:	61 f1       	breq	.+88     	; 0x7c2 <__fixsfsi+0x80>
     76a:	82 30       	cpi	r24, 0x02	; 2
     76c:	50 f1       	brcs	.+84     	; 0x7c2 <__fixsfsi+0x80>
     76e:	84 30       	cpi	r24, 0x04	; 4
     770:	21 f4       	brne	.+8      	; 0x77a <__fixsfsi+0x38>
     772:	8e 81       	ldd	r24, Y+6	; 0x06
     774:	88 23       	and	r24, r24
     776:	51 f1       	breq	.+84     	; 0x7cc <__fixsfsi+0x8a>
     778:	2e c0       	rjmp	.+92     	; 0x7d6 <__fixsfsi+0x94>
     77a:	2f 81       	ldd	r18, Y+7	; 0x07
     77c:	38 85       	ldd	r19, Y+8	; 0x08
     77e:	37 fd       	sbrc	r19, 7
     780:	20 c0       	rjmp	.+64     	; 0x7c2 <__fixsfsi+0x80>
     782:	6e 81       	ldd	r22, Y+6	; 0x06
     784:	2f 31       	cpi	r18, 0x1F	; 31
     786:	31 05       	cpc	r19, r1
     788:	1c f0       	brlt	.+6      	; 0x790 <__fixsfsi+0x4e>
     78a:	66 23       	and	r22, r22
     78c:	f9 f0       	breq	.+62     	; 0x7cc <__fixsfsi+0x8a>
     78e:	23 c0       	rjmp	.+70     	; 0x7d6 <__fixsfsi+0x94>
     790:	8e e1       	ldi	r24, 0x1E	; 30
     792:	90 e0       	ldi	r25, 0x00	; 0
     794:	82 1b       	sub	r24, r18
     796:	93 0b       	sbc	r25, r19
     798:	29 85       	ldd	r18, Y+9	; 0x09
     79a:	3a 85       	ldd	r19, Y+10	; 0x0a
     79c:	4b 85       	ldd	r20, Y+11	; 0x0b
     79e:	5c 85       	ldd	r21, Y+12	; 0x0c
     7a0:	04 c0       	rjmp	.+8      	; 0x7aa <__fixsfsi+0x68>
     7a2:	56 95       	lsr	r21
     7a4:	47 95       	ror	r20
     7a6:	37 95       	ror	r19
     7a8:	27 95       	ror	r18
     7aa:	8a 95       	dec	r24
     7ac:	d2 f7       	brpl	.-12     	; 0x7a2 <__fixsfsi+0x60>
     7ae:	66 23       	and	r22, r22
     7b0:	b1 f0       	breq	.+44     	; 0x7de <__fixsfsi+0x9c>
     7b2:	50 95       	com	r21
     7b4:	40 95       	com	r20
     7b6:	30 95       	com	r19
     7b8:	21 95       	neg	r18
     7ba:	3f 4f       	sbci	r19, 0xFF	; 255
     7bc:	4f 4f       	sbci	r20, 0xFF	; 255
     7be:	5f 4f       	sbci	r21, 0xFF	; 255
     7c0:	0e c0       	rjmp	.+28     	; 0x7de <__fixsfsi+0x9c>
     7c2:	20 e0       	ldi	r18, 0x00	; 0
     7c4:	30 e0       	ldi	r19, 0x00	; 0
     7c6:	40 e0       	ldi	r20, 0x00	; 0
     7c8:	50 e0       	ldi	r21, 0x00	; 0
     7ca:	09 c0       	rjmp	.+18     	; 0x7de <__fixsfsi+0x9c>
     7cc:	2f ef       	ldi	r18, 0xFF	; 255
     7ce:	3f ef       	ldi	r19, 0xFF	; 255
     7d0:	4f ef       	ldi	r20, 0xFF	; 255
     7d2:	5f e7       	ldi	r21, 0x7F	; 127
     7d4:	04 c0       	rjmp	.+8      	; 0x7de <__fixsfsi+0x9c>
     7d6:	20 e0       	ldi	r18, 0x00	; 0
     7d8:	30 e0       	ldi	r19, 0x00	; 0
     7da:	40 e0       	ldi	r20, 0x00	; 0
     7dc:	50 e8       	ldi	r21, 0x80	; 128
     7de:	b9 01       	movw	r22, r18
     7e0:	ca 01       	movw	r24, r20
     7e2:	2c 96       	adiw	r28, 0x0c	; 12
     7e4:	e2 e0       	ldi	r30, 0x02	; 2
     7e6:	0c 94 de 15 	jmp	0x2bbc	; 0x2bbc <__epilogue_restores__+0x20>

000007ea <__pack_f>:
     7ea:	df 92       	push	r13
     7ec:	ef 92       	push	r14
     7ee:	ff 92       	push	r15
     7f0:	0f 93       	push	r16
     7f2:	1f 93       	push	r17
     7f4:	fc 01       	movw	r30, r24
     7f6:	e4 80       	ldd	r14, Z+4	; 0x04
     7f8:	f5 80       	ldd	r15, Z+5	; 0x05
     7fa:	06 81       	ldd	r16, Z+6	; 0x06
     7fc:	17 81       	ldd	r17, Z+7	; 0x07
     7fe:	d1 80       	ldd	r13, Z+1	; 0x01
     800:	80 81       	ld	r24, Z
     802:	82 30       	cpi	r24, 0x02	; 2
     804:	48 f4       	brcc	.+18     	; 0x818 <__pack_f+0x2e>
     806:	80 e0       	ldi	r24, 0x00	; 0
     808:	90 e0       	ldi	r25, 0x00	; 0
     80a:	a0 e1       	ldi	r26, 0x10	; 16
     80c:	b0 e0       	ldi	r27, 0x00	; 0
     80e:	e8 2a       	or	r14, r24
     810:	f9 2a       	or	r15, r25
     812:	0a 2b       	or	r16, r26
     814:	1b 2b       	or	r17, r27
     816:	a5 c0       	rjmp	.+330    	; 0x962 <__stack+0x103>
     818:	84 30       	cpi	r24, 0x04	; 4
     81a:	09 f4       	brne	.+2      	; 0x81e <__pack_f+0x34>
     81c:	9f c0       	rjmp	.+318    	; 0x95c <__stack+0xfd>
     81e:	82 30       	cpi	r24, 0x02	; 2
     820:	21 f4       	brne	.+8      	; 0x82a <__pack_f+0x40>
     822:	ee 24       	eor	r14, r14
     824:	ff 24       	eor	r15, r15
     826:	87 01       	movw	r16, r14
     828:	05 c0       	rjmp	.+10     	; 0x834 <__pack_f+0x4a>
     82a:	e1 14       	cp	r14, r1
     82c:	f1 04       	cpc	r15, r1
     82e:	01 05       	cpc	r16, r1
     830:	11 05       	cpc	r17, r1
     832:	19 f4       	brne	.+6      	; 0x83a <__pack_f+0x50>
     834:	e0 e0       	ldi	r30, 0x00	; 0
     836:	f0 e0       	ldi	r31, 0x00	; 0
     838:	96 c0       	rjmp	.+300    	; 0x966 <__stack+0x107>
     83a:	62 81       	ldd	r22, Z+2	; 0x02
     83c:	73 81       	ldd	r23, Z+3	; 0x03
     83e:	9f ef       	ldi	r25, 0xFF	; 255
     840:	62 38       	cpi	r22, 0x82	; 130
     842:	79 07       	cpc	r23, r25
     844:	0c f0       	brlt	.+2      	; 0x848 <__pack_f+0x5e>
     846:	5b c0       	rjmp	.+182    	; 0x8fe <__stack+0x9f>
     848:	22 e8       	ldi	r18, 0x82	; 130
     84a:	3f ef       	ldi	r19, 0xFF	; 255
     84c:	26 1b       	sub	r18, r22
     84e:	37 0b       	sbc	r19, r23
     850:	2a 31       	cpi	r18, 0x1A	; 26
     852:	31 05       	cpc	r19, r1
     854:	2c f0       	brlt	.+10     	; 0x860 <__stack+0x1>
     856:	20 e0       	ldi	r18, 0x00	; 0
     858:	30 e0       	ldi	r19, 0x00	; 0
     85a:	40 e0       	ldi	r20, 0x00	; 0
     85c:	50 e0       	ldi	r21, 0x00	; 0
     85e:	2a c0       	rjmp	.+84     	; 0x8b4 <__stack+0x55>
     860:	b8 01       	movw	r22, r16
     862:	a7 01       	movw	r20, r14
     864:	02 2e       	mov	r0, r18
     866:	04 c0       	rjmp	.+8      	; 0x870 <__stack+0x11>
     868:	76 95       	lsr	r23
     86a:	67 95       	ror	r22
     86c:	57 95       	ror	r21
     86e:	47 95       	ror	r20
     870:	0a 94       	dec	r0
     872:	d2 f7       	brpl	.-12     	; 0x868 <__stack+0x9>
     874:	81 e0       	ldi	r24, 0x01	; 1
     876:	90 e0       	ldi	r25, 0x00	; 0
     878:	a0 e0       	ldi	r26, 0x00	; 0
     87a:	b0 e0       	ldi	r27, 0x00	; 0
     87c:	04 c0       	rjmp	.+8      	; 0x886 <__stack+0x27>
     87e:	88 0f       	add	r24, r24
     880:	99 1f       	adc	r25, r25
     882:	aa 1f       	adc	r26, r26
     884:	bb 1f       	adc	r27, r27
     886:	2a 95       	dec	r18
     888:	d2 f7       	brpl	.-12     	; 0x87e <__stack+0x1f>
     88a:	01 97       	sbiw	r24, 0x01	; 1
     88c:	a1 09       	sbc	r26, r1
     88e:	b1 09       	sbc	r27, r1
     890:	8e 21       	and	r24, r14
     892:	9f 21       	and	r25, r15
     894:	a0 23       	and	r26, r16
     896:	b1 23       	and	r27, r17
     898:	00 97       	sbiw	r24, 0x00	; 0
     89a:	a1 05       	cpc	r26, r1
     89c:	b1 05       	cpc	r27, r1
     89e:	21 f0       	breq	.+8      	; 0x8a8 <__stack+0x49>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	90 e0       	ldi	r25, 0x00	; 0
     8a4:	a0 e0       	ldi	r26, 0x00	; 0
     8a6:	b0 e0       	ldi	r27, 0x00	; 0
     8a8:	9a 01       	movw	r18, r20
     8aa:	ab 01       	movw	r20, r22
     8ac:	28 2b       	or	r18, r24
     8ae:	39 2b       	or	r19, r25
     8b0:	4a 2b       	or	r20, r26
     8b2:	5b 2b       	or	r21, r27
     8b4:	da 01       	movw	r26, r20
     8b6:	c9 01       	movw	r24, r18
     8b8:	8f 77       	andi	r24, 0x7F	; 127
     8ba:	90 70       	andi	r25, 0x00	; 0
     8bc:	a0 70       	andi	r26, 0x00	; 0
     8be:	b0 70       	andi	r27, 0x00	; 0
     8c0:	80 34       	cpi	r24, 0x40	; 64
     8c2:	91 05       	cpc	r25, r1
     8c4:	a1 05       	cpc	r26, r1
     8c6:	b1 05       	cpc	r27, r1
     8c8:	39 f4       	brne	.+14     	; 0x8d8 <__stack+0x79>
     8ca:	27 ff       	sbrs	r18, 7
     8cc:	09 c0       	rjmp	.+18     	; 0x8e0 <__stack+0x81>
     8ce:	20 5c       	subi	r18, 0xC0	; 192
     8d0:	3f 4f       	sbci	r19, 0xFF	; 255
     8d2:	4f 4f       	sbci	r20, 0xFF	; 255
     8d4:	5f 4f       	sbci	r21, 0xFF	; 255
     8d6:	04 c0       	rjmp	.+8      	; 0x8e0 <__stack+0x81>
     8d8:	21 5c       	subi	r18, 0xC1	; 193
     8da:	3f 4f       	sbci	r19, 0xFF	; 255
     8dc:	4f 4f       	sbci	r20, 0xFF	; 255
     8de:	5f 4f       	sbci	r21, 0xFF	; 255
     8e0:	e0 e0       	ldi	r30, 0x00	; 0
     8e2:	f0 e0       	ldi	r31, 0x00	; 0
     8e4:	20 30       	cpi	r18, 0x00	; 0
     8e6:	a0 e0       	ldi	r26, 0x00	; 0
     8e8:	3a 07       	cpc	r19, r26
     8ea:	a0 e0       	ldi	r26, 0x00	; 0
     8ec:	4a 07       	cpc	r20, r26
     8ee:	a0 e4       	ldi	r26, 0x40	; 64
     8f0:	5a 07       	cpc	r21, r26
     8f2:	10 f0       	brcs	.+4      	; 0x8f8 <__stack+0x99>
     8f4:	e1 e0       	ldi	r30, 0x01	; 1
     8f6:	f0 e0       	ldi	r31, 0x00	; 0
     8f8:	79 01       	movw	r14, r18
     8fa:	8a 01       	movw	r16, r20
     8fc:	27 c0       	rjmp	.+78     	; 0x94c <__stack+0xed>
     8fe:	60 38       	cpi	r22, 0x80	; 128
     900:	71 05       	cpc	r23, r1
     902:	64 f5       	brge	.+88     	; 0x95c <__stack+0xfd>
     904:	fb 01       	movw	r30, r22
     906:	e1 58       	subi	r30, 0x81	; 129
     908:	ff 4f       	sbci	r31, 0xFF	; 255
     90a:	d8 01       	movw	r26, r16
     90c:	c7 01       	movw	r24, r14
     90e:	8f 77       	andi	r24, 0x7F	; 127
     910:	90 70       	andi	r25, 0x00	; 0
     912:	a0 70       	andi	r26, 0x00	; 0
     914:	b0 70       	andi	r27, 0x00	; 0
     916:	80 34       	cpi	r24, 0x40	; 64
     918:	91 05       	cpc	r25, r1
     91a:	a1 05       	cpc	r26, r1
     91c:	b1 05       	cpc	r27, r1
     91e:	39 f4       	brne	.+14     	; 0x92e <__stack+0xcf>
     920:	e7 fe       	sbrs	r14, 7
     922:	0d c0       	rjmp	.+26     	; 0x93e <__stack+0xdf>
     924:	80 e4       	ldi	r24, 0x40	; 64
     926:	90 e0       	ldi	r25, 0x00	; 0
     928:	a0 e0       	ldi	r26, 0x00	; 0
     92a:	b0 e0       	ldi	r27, 0x00	; 0
     92c:	04 c0       	rjmp	.+8      	; 0x936 <__stack+0xd7>
     92e:	8f e3       	ldi	r24, 0x3F	; 63
     930:	90 e0       	ldi	r25, 0x00	; 0
     932:	a0 e0       	ldi	r26, 0x00	; 0
     934:	b0 e0       	ldi	r27, 0x00	; 0
     936:	e8 0e       	add	r14, r24
     938:	f9 1e       	adc	r15, r25
     93a:	0a 1f       	adc	r16, r26
     93c:	1b 1f       	adc	r17, r27
     93e:	17 ff       	sbrs	r17, 7
     940:	05 c0       	rjmp	.+10     	; 0x94c <__stack+0xed>
     942:	16 95       	lsr	r17
     944:	07 95       	ror	r16
     946:	f7 94       	ror	r15
     948:	e7 94       	ror	r14
     94a:	31 96       	adiw	r30, 0x01	; 1
     94c:	87 e0       	ldi	r24, 0x07	; 7
     94e:	16 95       	lsr	r17
     950:	07 95       	ror	r16
     952:	f7 94       	ror	r15
     954:	e7 94       	ror	r14
     956:	8a 95       	dec	r24
     958:	d1 f7       	brne	.-12     	; 0x94e <__stack+0xef>
     95a:	05 c0       	rjmp	.+10     	; 0x966 <__stack+0x107>
     95c:	ee 24       	eor	r14, r14
     95e:	ff 24       	eor	r15, r15
     960:	87 01       	movw	r16, r14
     962:	ef ef       	ldi	r30, 0xFF	; 255
     964:	f0 e0       	ldi	r31, 0x00	; 0
     966:	6e 2f       	mov	r22, r30
     968:	67 95       	ror	r22
     96a:	66 27       	eor	r22, r22
     96c:	67 95       	ror	r22
     96e:	90 2f       	mov	r25, r16
     970:	9f 77       	andi	r25, 0x7F	; 127
     972:	d7 94       	ror	r13
     974:	dd 24       	eor	r13, r13
     976:	d7 94       	ror	r13
     978:	8e 2f       	mov	r24, r30
     97a:	86 95       	lsr	r24
     97c:	49 2f       	mov	r20, r25
     97e:	46 2b       	or	r20, r22
     980:	58 2f       	mov	r21, r24
     982:	5d 29       	or	r21, r13
     984:	b7 01       	movw	r22, r14
     986:	ca 01       	movw	r24, r20
     988:	1f 91       	pop	r17
     98a:	0f 91       	pop	r16
     98c:	ff 90       	pop	r15
     98e:	ef 90       	pop	r14
     990:	df 90       	pop	r13
     992:	08 95       	ret

00000994 <__unpack_f>:
     994:	fc 01       	movw	r30, r24
     996:	db 01       	movw	r26, r22
     998:	40 81       	ld	r20, Z
     99a:	51 81       	ldd	r21, Z+1	; 0x01
     99c:	22 81       	ldd	r18, Z+2	; 0x02
     99e:	62 2f       	mov	r22, r18
     9a0:	6f 77       	andi	r22, 0x7F	; 127
     9a2:	70 e0       	ldi	r23, 0x00	; 0
     9a4:	22 1f       	adc	r18, r18
     9a6:	22 27       	eor	r18, r18
     9a8:	22 1f       	adc	r18, r18
     9aa:	93 81       	ldd	r25, Z+3	; 0x03
     9ac:	89 2f       	mov	r24, r25
     9ae:	88 0f       	add	r24, r24
     9b0:	82 2b       	or	r24, r18
     9b2:	28 2f       	mov	r18, r24
     9b4:	30 e0       	ldi	r19, 0x00	; 0
     9b6:	99 1f       	adc	r25, r25
     9b8:	99 27       	eor	r25, r25
     9ba:	99 1f       	adc	r25, r25
     9bc:	11 96       	adiw	r26, 0x01	; 1
     9be:	9c 93       	st	X, r25
     9c0:	11 97       	sbiw	r26, 0x01	; 1
     9c2:	21 15       	cp	r18, r1
     9c4:	31 05       	cpc	r19, r1
     9c6:	a9 f5       	brne	.+106    	; 0xa32 <__unpack_f+0x9e>
     9c8:	41 15       	cp	r20, r1
     9ca:	51 05       	cpc	r21, r1
     9cc:	61 05       	cpc	r22, r1
     9ce:	71 05       	cpc	r23, r1
     9d0:	11 f4       	brne	.+4      	; 0x9d6 <__unpack_f+0x42>
     9d2:	82 e0       	ldi	r24, 0x02	; 2
     9d4:	37 c0       	rjmp	.+110    	; 0xa44 <__unpack_f+0xb0>
     9d6:	82 e8       	ldi	r24, 0x82	; 130
     9d8:	9f ef       	ldi	r25, 0xFF	; 255
     9da:	13 96       	adiw	r26, 0x03	; 3
     9dc:	9c 93       	st	X, r25
     9de:	8e 93       	st	-X, r24
     9e0:	12 97       	sbiw	r26, 0x02	; 2
     9e2:	9a 01       	movw	r18, r20
     9e4:	ab 01       	movw	r20, r22
     9e6:	67 e0       	ldi	r22, 0x07	; 7
     9e8:	22 0f       	add	r18, r18
     9ea:	33 1f       	adc	r19, r19
     9ec:	44 1f       	adc	r20, r20
     9ee:	55 1f       	adc	r21, r21
     9f0:	6a 95       	dec	r22
     9f2:	d1 f7       	brne	.-12     	; 0x9e8 <__unpack_f+0x54>
     9f4:	83 e0       	ldi	r24, 0x03	; 3
     9f6:	8c 93       	st	X, r24
     9f8:	0d c0       	rjmp	.+26     	; 0xa14 <__unpack_f+0x80>
     9fa:	22 0f       	add	r18, r18
     9fc:	33 1f       	adc	r19, r19
     9fe:	44 1f       	adc	r20, r20
     a00:	55 1f       	adc	r21, r21
     a02:	12 96       	adiw	r26, 0x02	; 2
     a04:	8d 91       	ld	r24, X+
     a06:	9c 91       	ld	r25, X
     a08:	13 97       	sbiw	r26, 0x03	; 3
     a0a:	01 97       	sbiw	r24, 0x01	; 1
     a0c:	13 96       	adiw	r26, 0x03	; 3
     a0e:	9c 93       	st	X, r25
     a10:	8e 93       	st	-X, r24
     a12:	12 97       	sbiw	r26, 0x02	; 2
     a14:	20 30       	cpi	r18, 0x00	; 0
     a16:	80 e0       	ldi	r24, 0x00	; 0
     a18:	38 07       	cpc	r19, r24
     a1a:	80 e0       	ldi	r24, 0x00	; 0
     a1c:	48 07       	cpc	r20, r24
     a1e:	80 e4       	ldi	r24, 0x40	; 64
     a20:	58 07       	cpc	r21, r24
     a22:	58 f3       	brcs	.-42     	; 0x9fa <__unpack_f+0x66>
     a24:	14 96       	adiw	r26, 0x04	; 4
     a26:	2d 93       	st	X+, r18
     a28:	3d 93       	st	X+, r19
     a2a:	4d 93       	st	X+, r20
     a2c:	5c 93       	st	X, r21
     a2e:	17 97       	sbiw	r26, 0x07	; 7
     a30:	08 95       	ret
     a32:	2f 3f       	cpi	r18, 0xFF	; 255
     a34:	31 05       	cpc	r19, r1
     a36:	79 f4       	brne	.+30     	; 0xa56 <__unpack_f+0xc2>
     a38:	41 15       	cp	r20, r1
     a3a:	51 05       	cpc	r21, r1
     a3c:	61 05       	cpc	r22, r1
     a3e:	71 05       	cpc	r23, r1
     a40:	19 f4       	brne	.+6      	; 0xa48 <__unpack_f+0xb4>
     a42:	84 e0       	ldi	r24, 0x04	; 4
     a44:	8c 93       	st	X, r24
     a46:	08 95       	ret
     a48:	64 ff       	sbrs	r22, 4
     a4a:	03 c0       	rjmp	.+6      	; 0xa52 <__unpack_f+0xbe>
     a4c:	81 e0       	ldi	r24, 0x01	; 1
     a4e:	8c 93       	st	X, r24
     a50:	12 c0       	rjmp	.+36     	; 0xa76 <__unpack_f+0xe2>
     a52:	1c 92       	st	X, r1
     a54:	10 c0       	rjmp	.+32     	; 0xa76 <__unpack_f+0xe2>
     a56:	2f 57       	subi	r18, 0x7F	; 127
     a58:	30 40       	sbci	r19, 0x00	; 0
     a5a:	13 96       	adiw	r26, 0x03	; 3
     a5c:	3c 93       	st	X, r19
     a5e:	2e 93       	st	-X, r18
     a60:	12 97       	sbiw	r26, 0x02	; 2
     a62:	83 e0       	ldi	r24, 0x03	; 3
     a64:	8c 93       	st	X, r24
     a66:	87 e0       	ldi	r24, 0x07	; 7
     a68:	44 0f       	add	r20, r20
     a6a:	55 1f       	adc	r21, r21
     a6c:	66 1f       	adc	r22, r22
     a6e:	77 1f       	adc	r23, r23
     a70:	8a 95       	dec	r24
     a72:	d1 f7       	brne	.-12     	; 0xa68 <__unpack_f+0xd4>
     a74:	70 64       	ori	r23, 0x40	; 64
     a76:	14 96       	adiw	r26, 0x04	; 4
     a78:	4d 93       	st	X+, r20
     a7a:	5d 93       	st	X+, r21
     a7c:	6d 93       	st	X+, r22
     a7e:	7c 93       	st	X, r23
     a80:	17 97       	sbiw	r26, 0x07	; 7
     a82:	08 95       	ret

00000a84 <__fpcmp_parts_f>:
     a84:	1f 93       	push	r17
     a86:	dc 01       	movw	r26, r24
     a88:	fb 01       	movw	r30, r22
     a8a:	9c 91       	ld	r25, X
     a8c:	92 30       	cpi	r25, 0x02	; 2
     a8e:	08 f4       	brcc	.+2      	; 0xa92 <__fpcmp_parts_f+0xe>
     a90:	47 c0       	rjmp	.+142    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a92:	80 81       	ld	r24, Z
     a94:	82 30       	cpi	r24, 0x02	; 2
     a96:	08 f4       	brcc	.+2      	; 0xa9a <__fpcmp_parts_f+0x16>
     a98:	43 c0       	rjmp	.+134    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a9a:	94 30       	cpi	r25, 0x04	; 4
     a9c:	51 f4       	brne	.+20     	; 0xab2 <__fpcmp_parts_f+0x2e>
     a9e:	11 96       	adiw	r26, 0x01	; 1
     aa0:	1c 91       	ld	r17, X
     aa2:	84 30       	cpi	r24, 0x04	; 4
     aa4:	99 f5       	brne	.+102    	; 0xb0c <__fpcmp_parts_f+0x88>
     aa6:	81 81       	ldd	r24, Z+1	; 0x01
     aa8:	68 2f       	mov	r22, r24
     aaa:	70 e0       	ldi	r23, 0x00	; 0
     aac:	61 1b       	sub	r22, r17
     aae:	71 09       	sbc	r23, r1
     ab0:	3f c0       	rjmp	.+126    	; 0xb30 <__fpcmp_parts_f+0xac>
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	21 f0       	breq	.+8      	; 0xabe <__fpcmp_parts_f+0x3a>
     ab6:	92 30       	cpi	r25, 0x02	; 2
     ab8:	31 f4       	brne	.+12     	; 0xac6 <__fpcmp_parts_f+0x42>
     aba:	82 30       	cpi	r24, 0x02	; 2
     abc:	b9 f1       	breq	.+110    	; 0xb2c <__fpcmp_parts_f+0xa8>
     abe:	81 81       	ldd	r24, Z+1	; 0x01
     ac0:	88 23       	and	r24, r24
     ac2:	89 f1       	breq	.+98     	; 0xb26 <__fpcmp_parts_f+0xa2>
     ac4:	2d c0       	rjmp	.+90     	; 0xb20 <__fpcmp_parts_f+0x9c>
     ac6:	11 96       	adiw	r26, 0x01	; 1
     ac8:	1c 91       	ld	r17, X
     aca:	11 97       	sbiw	r26, 0x01	; 1
     acc:	82 30       	cpi	r24, 0x02	; 2
     ace:	f1 f0       	breq	.+60     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad0:	81 81       	ldd	r24, Z+1	; 0x01
     ad2:	18 17       	cp	r17, r24
     ad4:	d9 f4       	brne	.+54     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad6:	12 96       	adiw	r26, 0x02	; 2
     ad8:	2d 91       	ld	r18, X+
     ada:	3c 91       	ld	r19, X
     adc:	13 97       	sbiw	r26, 0x03	; 3
     ade:	82 81       	ldd	r24, Z+2	; 0x02
     ae0:	93 81       	ldd	r25, Z+3	; 0x03
     ae2:	82 17       	cp	r24, r18
     ae4:	93 07       	cpc	r25, r19
     ae6:	94 f0       	brlt	.+36     	; 0xb0c <__fpcmp_parts_f+0x88>
     ae8:	28 17       	cp	r18, r24
     aea:	39 07       	cpc	r19, r25
     aec:	bc f0       	brlt	.+46     	; 0xb1c <__fpcmp_parts_f+0x98>
     aee:	14 96       	adiw	r26, 0x04	; 4
     af0:	8d 91       	ld	r24, X+
     af2:	9d 91       	ld	r25, X+
     af4:	0d 90       	ld	r0, X+
     af6:	bc 91       	ld	r27, X
     af8:	a0 2d       	mov	r26, r0
     afa:	24 81       	ldd	r18, Z+4	; 0x04
     afc:	35 81       	ldd	r19, Z+5	; 0x05
     afe:	46 81       	ldd	r20, Z+6	; 0x06
     b00:	57 81       	ldd	r21, Z+7	; 0x07
     b02:	28 17       	cp	r18, r24
     b04:	39 07       	cpc	r19, r25
     b06:	4a 07       	cpc	r20, r26
     b08:	5b 07       	cpc	r21, r27
     b0a:	18 f4       	brcc	.+6      	; 0xb12 <__fpcmp_parts_f+0x8e>
     b0c:	11 23       	and	r17, r17
     b0e:	41 f0       	breq	.+16     	; 0xb20 <__fpcmp_parts_f+0x9c>
     b10:	0a c0       	rjmp	.+20     	; 0xb26 <__fpcmp_parts_f+0xa2>
     b12:	82 17       	cp	r24, r18
     b14:	93 07       	cpc	r25, r19
     b16:	a4 07       	cpc	r26, r20
     b18:	b5 07       	cpc	r27, r21
     b1a:	40 f4       	brcc	.+16     	; 0xb2c <__fpcmp_parts_f+0xa8>
     b1c:	11 23       	and	r17, r17
     b1e:	19 f0       	breq	.+6      	; 0xb26 <__fpcmp_parts_f+0xa2>
     b20:	61 e0       	ldi	r22, 0x01	; 1
     b22:	70 e0       	ldi	r23, 0x00	; 0
     b24:	05 c0       	rjmp	.+10     	; 0xb30 <__fpcmp_parts_f+0xac>
     b26:	6f ef       	ldi	r22, 0xFF	; 255
     b28:	7f ef       	ldi	r23, 0xFF	; 255
     b2a:	02 c0       	rjmp	.+4      	; 0xb30 <__fpcmp_parts_f+0xac>
     b2c:	60 e0       	ldi	r22, 0x00	; 0
     b2e:	70 e0       	ldi	r23, 0x00	; 0
     b30:	cb 01       	movw	r24, r22
     b32:	1f 91       	pop	r17
     b34:	08 95       	ret

00000b36 <DIO_set_pin_direction>:
#include "DIO_config.h"
#include "DIO_private.h"
#include "DIO_interface.h"

U8 DIO_set_pin_direction(U8 port_NB,U8 pin_NB,U8 pin_direction)
{
     b36:	df 93       	push	r29
     b38:	cf 93       	push	r28
     b3a:	00 d0       	rcall	.+0      	; 0xb3c <DIO_set_pin_direction+0x6>
     b3c:	00 d0       	rcall	.+0      	; 0xb3e <DIO_set_pin_direction+0x8>
     b3e:	00 d0       	rcall	.+0      	; 0xb40 <DIO_set_pin_direction+0xa>
     b40:	cd b7       	in	r28, 0x3d	; 61
     b42:	de b7       	in	r29, 0x3e	; 62
     b44:	8a 83       	std	Y+2, r24	; 0x02
     b46:	6b 83       	std	Y+3, r22	; 0x03
     b48:	4c 83       	std	Y+4, r20	; 0x04
U8 error_state = 0;
     b4a:	19 82       	std	Y+1, r1	; 0x01
if(port_NB>= DIO_Max_port_NB)
     b4c:	8a 81       	ldd	r24, Y+2	; 0x02
     b4e:	84 30       	cpi	r24, 0x04	; 4
     b50:	18 f0       	brcs	.+6      	; 0xb58 <DIO_set_pin_direction+0x22>
{
	error_state = 1;
     b52:	81 e0       	ldi	r24, 0x01	; 1
     b54:	89 83       	std	Y+1, r24	; 0x01
     b56:	e0 c0       	rjmp	.+448    	; 0xd18 <DIO_set_pin_direction+0x1e2>
}
else if(pin_NB>=DIO_Max_pin_NB )
     b58:	8b 81       	ldd	r24, Y+3	; 0x03
     b5a:	88 30       	cpi	r24, 0x08	; 8
     b5c:	18 f0       	brcs	.+6      	; 0xb64 <DIO_set_pin_direction+0x2e>
{
	error_state = 1;
     b5e:	81 e0       	ldi	r24, 0x01	; 1
     b60:	89 83       	std	Y+1, r24	; 0x01
     b62:	da c0       	rjmp	.+436    	; 0xd18 <DIO_set_pin_direction+0x1e2>
}
else if((pin_direction !=DIO_Input) && (pin_direction!=DIO_Output))
     b64:	8c 81       	ldd	r24, Y+4	; 0x04
     b66:	88 23       	and	r24, r24
     b68:	31 f0       	breq	.+12     	; 0xb76 <DIO_set_pin_direction+0x40>
     b6a:	8c 81       	ldd	r24, Y+4	; 0x04
     b6c:	81 30       	cpi	r24, 0x01	; 1
     b6e:	19 f0       	breq	.+6      	; 0xb76 <DIO_set_pin_direction+0x40>
{
	error_state = 1;
     b70:	81 e0       	ldi	r24, 0x01	; 1
     b72:	89 83       	std	Y+1, r24	; 0x01
     b74:	d1 c0       	rjmp	.+418    	; 0xd18 <DIO_set_pin_direction+0x1e2>
}
else{
     switch(port_NB){
     b76:	8a 81       	ldd	r24, Y+2	; 0x02
     b78:	28 2f       	mov	r18, r24
     b7a:	30 e0       	ldi	r19, 0x00	; 0
     b7c:	3e 83       	std	Y+6, r19	; 0x06
     b7e:	2d 83       	std	Y+5, r18	; 0x05
     b80:	8d 81       	ldd	r24, Y+5	; 0x05
     b82:	9e 81       	ldd	r25, Y+6	; 0x06
     b84:	81 30       	cpi	r24, 0x01	; 1
     b86:	91 05       	cpc	r25, r1
     b88:	09 f4       	brne	.+2      	; 0xb8c <DIO_set_pin_direction+0x56>
     b8a:	43 c0       	rjmp	.+134    	; 0xc12 <DIO_set_pin_direction+0xdc>
     b8c:	2d 81       	ldd	r18, Y+5	; 0x05
     b8e:	3e 81       	ldd	r19, Y+6	; 0x06
     b90:	22 30       	cpi	r18, 0x02	; 2
     b92:	31 05       	cpc	r19, r1
     b94:	2c f4       	brge	.+10     	; 0xba0 <DIO_set_pin_direction+0x6a>
     b96:	8d 81       	ldd	r24, Y+5	; 0x05
     b98:	9e 81       	ldd	r25, Y+6	; 0x06
     b9a:	00 97       	sbiw	r24, 0x00	; 0
     b9c:	71 f0       	breq	.+28     	; 0xbba <DIO_set_pin_direction+0x84>
     b9e:	bc c0       	rjmp	.+376    	; 0xd18 <DIO_set_pin_direction+0x1e2>
     ba0:	2d 81       	ldd	r18, Y+5	; 0x05
     ba2:	3e 81       	ldd	r19, Y+6	; 0x06
     ba4:	22 30       	cpi	r18, 0x02	; 2
     ba6:	31 05       	cpc	r19, r1
     ba8:	09 f4       	brne	.+2      	; 0xbac <DIO_set_pin_direction+0x76>
     baa:	5f c0       	rjmp	.+190    	; 0xc6a <DIO_set_pin_direction+0x134>
     bac:	8d 81       	ldd	r24, Y+5	; 0x05
     bae:	9e 81       	ldd	r25, Y+6	; 0x06
     bb0:	83 30       	cpi	r24, 0x03	; 3
     bb2:	91 05       	cpc	r25, r1
     bb4:	09 f4       	brne	.+2      	; 0xbb8 <DIO_set_pin_direction+0x82>
     bb6:	85 c0       	rjmp	.+266    	; 0xcc2 <DIO_set_pin_direction+0x18c>
     bb8:	af c0       	rjmp	.+350    	; 0xd18 <DIO_set_pin_direction+0x1e2>
      case Group_A:
	   assign_bit(DIO_U8_DDRA,pin_NB,pin_direction);
     bba:	8c 81       	ldd	r24, Y+4	; 0x04
     bbc:	81 30       	cpi	r24, 0x01	; 1
     bbe:	a1 f4       	brne	.+40     	; 0xbe8 <DIO_set_pin_direction+0xb2>
     bc0:	aa e3       	ldi	r26, 0x3A	; 58
     bc2:	b0 e0       	ldi	r27, 0x00	; 0
     bc4:	ea e3       	ldi	r30, 0x3A	; 58
     bc6:	f0 e0       	ldi	r31, 0x00	; 0
     bc8:	80 81       	ld	r24, Z
     bca:	48 2f       	mov	r20, r24
     bcc:	8b 81       	ldd	r24, Y+3	; 0x03
     bce:	28 2f       	mov	r18, r24
     bd0:	30 e0       	ldi	r19, 0x00	; 0
     bd2:	81 e0       	ldi	r24, 0x01	; 1
     bd4:	90 e0       	ldi	r25, 0x00	; 0
     bd6:	02 2e       	mov	r0, r18
     bd8:	02 c0       	rjmp	.+4      	; 0xbde <DIO_set_pin_direction+0xa8>
     bda:	88 0f       	add	r24, r24
     bdc:	99 1f       	adc	r25, r25
     bde:	0a 94       	dec	r0
     be0:	e2 f7       	brpl	.-8      	; 0xbda <DIO_set_pin_direction+0xa4>
     be2:	84 2b       	or	r24, r20
     be4:	8c 93       	st	X, r24
     be6:	98 c0       	rjmp	.+304    	; 0xd18 <DIO_set_pin_direction+0x1e2>
     be8:	aa e3       	ldi	r26, 0x3A	; 58
     bea:	b0 e0       	ldi	r27, 0x00	; 0
     bec:	ea e3       	ldi	r30, 0x3A	; 58
     bee:	f0 e0       	ldi	r31, 0x00	; 0
     bf0:	80 81       	ld	r24, Z
     bf2:	48 2f       	mov	r20, r24
     bf4:	8b 81       	ldd	r24, Y+3	; 0x03
     bf6:	28 2f       	mov	r18, r24
     bf8:	30 e0       	ldi	r19, 0x00	; 0
     bfa:	81 e0       	ldi	r24, 0x01	; 1
     bfc:	90 e0       	ldi	r25, 0x00	; 0
     bfe:	02 2e       	mov	r0, r18
     c00:	02 c0       	rjmp	.+4      	; 0xc06 <DIO_set_pin_direction+0xd0>
     c02:	88 0f       	add	r24, r24
     c04:	99 1f       	adc	r25, r25
     c06:	0a 94       	dec	r0
     c08:	e2 f7       	brpl	.-8      	; 0xc02 <DIO_set_pin_direction+0xcc>
     c0a:	80 95       	com	r24
     c0c:	84 23       	and	r24, r20
     c0e:	8c 93       	st	X, r24
     c10:	83 c0       	rjmp	.+262    	; 0xd18 <DIO_set_pin_direction+0x1e2>
	   break;
	   case Group_B:
	   assign_bit(DIO_U8_DDRB,pin_NB,pin_direction);
     c12:	8c 81       	ldd	r24, Y+4	; 0x04
     c14:	81 30       	cpi	r24, 0x01	; 1
     c16:	a1 f4       	brne	.+40     	; 0xc40 <DIO_set_pin_direction+0x10a>
     c18:	a7 e3       	ldi	r26, 0x37	; 55
     c1a:	b0 e0       	ldi	r27, 0x00	; 0
     c1c:	e7 e3       	ldi	r30, 0x37	; 55
     c1e:	f0 e0       	ldi	r31, 0x00	; 0
     c20:	80 81       	ld	r24, Z
     c22:	48 2f       	mov	r20, r24
     c24:	8b 81       	ldd	r24, Y+3	; 0x03
     c26:	28 2f       	mov	r18, r24
     c28:	30 e0       	ldi	r19, 0x00	; 0
     c2a:	81 e0       	ldi	r24, 0x01	; 1
     c2c:	90 e0       	ldi	r25, 0x00	; 0
     c2e:	02 2e       	mov	r0, r18
     c30:	02 c0       	rjmp	.+4      	; 0xc36 <DIO_set_pin_direction+0x100>
     c32:	88 0f       	add	r24, r24
     c34:	99 1f       	adc	r25, r25
     c36:	0a 94       	dec	r0
     c38:	e2 f7       	brpl	.-8      	; 0xc32 <DIO_set_pin_direction+0xfc>
     c3a:	84 2b       	or	r24, r20
     c3c:	8c 93       	st	X, r24
     c3e:	6c c0       	rjmp	.+216    	; 0xd18 <DIO_set_pin_direction+0x1e2>
     c40:	a7 e3       	ldi	r26, 0x37	; 55
     c42:	b0 e0       	ldi	r27, 0x00	; 0
     c44:	e7 e3       	ldi	r30, 0x37	; 55
     c46:	f0 e0       	ldi	r31, 0x00	; 0
     c48:	80 81       	ld	r24, Z
     c4a:	48 2f       	mov	r20, r24
     c4c:	8b 81       	ldd	r24, Y+3	; 0x03
     c4e:	28 2f       	mov	r18, r24
     c50:	30 e0       	ldi	r19, 0x00	; 0
     c52:	81 e0       	ldi	r24, 0x01	; 1
     c54:	90 e0       	ldi	r25, 0x00	; 0
     c56:	02 2e       	mov	r0, r18
     c58:	02 c0       	rjmp	.+4      	; 0xc5e <DIO_set_pin_direction+0x128>
     c5a:	88 0f       	add	r24, r24
     c5c:	99 1f       	adc	r25, r25
     c5e:	0a 94       	dec	r0
     c60:	e2 f7       	brpl	.-8      	; 0xc5a <DIO_set_pin_direction+0x124>
     c62:	80 95       	com	r24
     c64:	84 23       	and	r24, r20
     c66:	8c 93       	st	X, r24
     c68:	57 c0       	rjmp	.+174    	; 0xd18 <DIO_set_pin_direction+0x1e2>
	   break;
     case Group_C:
	   assign_bit(DIO_U8_DDRC,pin_NB,pin_direction);
     c6a:	8c 81       	ldd	r24, Y+4	; 0x04
     c6c:	81 30       	cpi	r24, 0x01	; 1
     c6e:	a1 f4       	brne	.+40     	; 0xc98 <DIO_set_pin_direction+0x162>
     c70:	a4 e3       	ldi	r26, 0x34	; 52
     c72:	b0 e0       	ldi	r27, 0x00	; 0
     c74:	e4 e3       	ldi	r30, 0x34	; 52
     c76:	f0 e0       	ldi	r31, 0x00	; 0
     c78:	80 81       	ld	r24, Z
     c7a:	48 2f       	mov	r20, r24
     c7c:	8b 81       	ldd	r24, Y+3	; 0x03
     c7e:	28 2f       	mov	r18, r24
     c80:	30 e0       	ldi	r19, 0x00	; 0
     c82:	81 e0       	ldi	r24, 0x01	; 1
     c84:	90 e0       	ldi	r25, 0x00	; 0
     c86:	02 2e       	mov	r0, r18
     c88:	02 c0       	rjmp	.+4      	; 0xc8e <DIO_set_pin_direction+0x158>
     c8a:	88 0f       	add	r24, r24
     c8c:	99 1f       	adc	r25, r25
     c8e:	0a 94       	dec	r0
     c90:	e2 f7       	brpl	.-8      	; 0xc8a <DIO_set_pin_direction+0x154>
     c92:	84 2b       	or	r24, r20
     c94:	8c 93       	st	X, r24
     c96:	40 c0       	rjmp	.+128    	; 0xd18 <DIO_set_pin_direction+0x1e2>
     c98:	a4 e3       	ldi	r26, 0x34	; 52
     c9a:	b0 e0       	ldi	r27, 0x00	; 0
     c9c:	e4 e3       	ldi	r30, 0x34	; 52
     c9e:	f0 e0       	ldi	r31, 0x00	; 0
     ca0:	80 81       	ld	r24, Z
     ca2:	48 2f       	mov	r20, r24
     ca4:	8b 81       	ldd	r24, Y+3	; 0x03
     ca6:	28 2f       	mov	r18, r24
     ca8:	30 e0       	ldi	r19, 0x00	; 0
     caa:	81 e0       	ldi	r24, 0x01	; 1
     cac:	90 e0       	ldi	r25, 0x00	; 0
     cae:	02 2e       	mov	r0, r18
     cb0:	02 c0       	rjmp	.+4      	; 0xcb6 <DIO_set_pin_direction+0x180>
     cb2:	88 0f       	add	r24, r24
     cb4:	99 1f       	adc	r25, r25
     cb6:	0a 94       	dec	r0
     cb8:	e2 f7       	brpl	.-8      	; 0xcb2 <DIO_set_pin_direction+0x17c>
     cba:	80 95       	com	r24
     cbc:	84 23       	and	r24, r20
     cbe:	8c 93       	st	X, r24
     cc0:	2b c0       	rjmp	.+86     	; 0xd18 <DIO_set_pin_direction+0x1e2>
	   break;
     case Group_D:
	   assign_bit(DIO_U8_DDRD,pin_NB,pin_direction);
     cc2:	8c 81       	ldd	r24, Y+4	; 0x04
     cc4:	81 30       	cpi	r24, 0x01	; 1
     cc6:	a1 f4       	brne	.+40     	; 0xcf0 <DIO_set_pin_direction+0x1ba>
     cc8:	a1 e3       	ldi	r26, 0x31	; 49
     cca:	b0 e0       	ldi	r27, 0x00	; 0
     ccc:	e1 e3       	ldi	r30, 0x31	; 49
     cce:	f0 e0       	ldi	r31, 0x00	; 0
     cd0:	80 81       	ld	r24, Z
     cd2:	48 2f       	mov	r20, r24
     cd4:	8b 81       	ldd	r24, Y+3	; 0x03
     cd6:	28 2f       	mov	r18, r24
     cd8:	30 e0       	ldi	r19, 0x00	; 0
     cda:	81 e0       	ldi	r24, 0x01	; 1
     cdc:	90 e0       	ldi	r25, 0x00	; 0
     cde:	02 2e       	mov	r0, r18
     ce0:	02 c0       	rjmp	.+4      	; 0xce6 <DIO_set_pin_direction+0x1b0>
     ce2:	88 0f       	add	r24, r24
     ce4:	99 1f       	adc	r25, r25
     ce6:	0a 94       	dec	r0
     ce8:	e2 f7       	brpl	.-8      	; 0xce2 <DIO_set_pin_direction+0x1ac>
     cea:	84 2b       	or	r24, r20
     cec:	8c 93       	st	X, r24
     cee:	14 c0       	rjmp	.+40     	; 0xd18 <DIO_set_pin_direction+0x1e2>
     cf0:	a1 e3       	ldi	r26, 0x31	; 49
     cf2:	b0 e0       	ldi	r27, 0x00	; 0
     cf4:	e1 e3       	ldi	r30, 0x31	; 49
     cf6:	f0 e0       	ldi	r31, 0x00	; 0
     cf8:	80 81       	ld	r24, Z
     cfa:	48 2f       	mov	r20, r24
     cfc:	8b 81       	ldd	r24, Y+3	; 0x03
     cfe:	28 2f       	mov	r18, r24
     d00:	30 e0       	ldi	r19, 0x00	; 0
     d02:	81 e0       	ldi	r24, 0x01	; 1
     d04:	90 e0       	ldi	r25, 0x00	; 0
     d06:	02 2e       	mov	r0, r18
     d08:	02 c0       	rjmp	.+4      	; 0xd0e <DIO_set_pin_direction+0x1d8>
     d0a:	88 0f       	add	r24, r24
     d0c:	99 1f       	adc	r25, r25
     d0e:	0a 94       	dec	r0
     d10:	e2 f7       	brpl	.-8      	; 0xd0a <DIO_set_pin_direction+0x1d4>
     d12:	80 95       	com	r24
     d14:	84 23       	and	r24, r20
     d16:	8c 93       	st	X, r24
	   break;
}
}

return error_state;
     d18:	89 81       	ldd	r24, Y+1	; 0x01
}
     d1a:	26 96       	adiw	r28, 0x06	; 6
     d1c:	0f b6       	in	r0, 0x3f	; 63
     d1e:	f8 94       	cli
     d20:	de bf       	out	0x3e, r29	; 62
     d22:	0f be       	out	0x3f, r0	; 63
     d24:	cd bf       	out	0x3d, r28	; 61
     d26:	cf 91       	pop	r28
     d28:	df 91       	pop	r29
     d2a:	08 95       	ret

00000d2c <DIO_set_pin_value>:


U8 DIO_set_pin_value(U8 port_NB,U8 pin_NB,U8 pin_value)
{
     d2c:	df 93       	push	r29
     d2e:	cf 93       	push	r28
     d30:	00 d0       	rcall	.+0      	; 0xd32 <DIO_set_pin_value+0x6>
     d32:	00 d0       	rcall	.+0      	; 0xd34 <DIO_set_pin_value+0x8>
     d34:	00 d0       	rcall	.+0      	; 0xd36 <DIO_set_pin_value+0xa>
     d36:	cd b7       	in	r28, 0x3d	; 61
     d38:	de b7       	in	r29, 0x3e	; 62
     d3a:	8a 83       	std	Y+2, r24	; 0x02
     d3c:	6b 83       	std	Y+3, r22	; 0x03
     d3e:	4c 83       	std	Y+4, r20	; 0x04
U8 error_state = 0;
     d40:	19 82       	std	Y+1, r1	; 0x01
if(port_NB>= DIO_Max_port_NB)
     d42:	8a 81       	ldd	r24, Y+2	; 0x02
     d44:	84 30       	cpi	r24, 0x04	; 4
     d46:	18 f0       	brcs	.+6      	; 0xd4e <DIO_set_pin_value+0x22>
{
	error_state = 1;
     d48:	81 e0       	ldi	r24, 0x01	; 1
     d4a:	89 83       	std	Y+1, r24	; 0x01
     d4c:	e0 c0       	rjmp	.+448    	; 0xf0e <DIO_set_pin_value+0x1e2>
}
else if(pin_NB>=DIO_Max_pin_NB)
     d4e:	8b 81       	ldd	r24, Y+3	; 0x03
     d50:	88 30       	cpi	r24, 0x08	; 8
     d52:	18 f0       	brcs	.+6      	; 0xd5a <DIO_set_pin_value+0x2e>
{
	error_state = 1;
     d54:	81 e0       	ldi	r24, 0x01	; 1
     d56:	89 83       	std	Y+1, r24	; 0x01
     d58:	da c0       	rjmp	.+436    	; 0xf0e <DIO_set_pin_value+0x1e2>
}
else if((pin_value!=DIO_High) && (pin_value!=DIO_Low))
     d5a:	8c 81       	ldd	r24, Y+4	; 0x04
     d5c:	81 30       	cpi	r24, 0x01	; 1
     d5e:	31 f0       	breq	.+12     	; 0xd6c <DIO_set_pin_value+0x40>
     d60:	8c 81       	ldd	r24, Y+4	; 0x04
     d62:	88 23       	and	r24, r24
     d64:	19 f0       	breq	.+6      	; 0xd6c <DIO_set_pin_value+0x40>
{
	error_state = 1;
     d66:	81 e0       	ldi	r24, 0x01	; 1
     d68:	89 83       	std	Y+1, r24	; 0x01
     d6a:	d1 c0       	rjmp	.+418    	; 0xf0e <DIO_set_pin_value+0x1e2>
}
else{
     switch(port_NB){
     d6c:	8a 81       	ldd	r24, Y+2	; 0x02
     d6e:	28 2f       	mov	r18, r24
     d70:	30 e0       	ldi	r19, 0x00	; 0
     d72:	3e 83       	std	Y+6, r19	; 0x06
     d74:	2d 83       	std	Y+5, r18	; 0x05
     d76:	8d 81       	ldd	r24, Y+5	; 0x05
     d78:	9e 81       	ldd	r25, Y+6	; 0x06
     d7a:	81 30       	cpi	r24, 0x01	; 1
     d7c:	91 05       	cpc	r25, r1
     d7e:	09 f4       	brne	.+2      	; 0xd82 <DIO_set_pin_value+0x56>
     d80:	43 c0       	rjmp	.+134    	; 0xe08 <DIO_set_pin_value+0xdc>
     d82:	2d 81       	ldd	r18, Y+5	; 0x05
     d84:	3e 81       	ldd	r19, Y+6	; 0x06
     d86:	22 30       	cpi	r18, 0x02	; 2
     d88:	31 05       	cpc	r19, r1
     d8a:	2c f4       	brge	.+10     	; 0xd96 <DIO_set_pin_value+0x6a>
     d8c:	8d 81       	ldd	r24, Y+5	; 0x05
     d8e:	9e 81       	ldd	r25, Y+6	; 0x06
     d90:	00 97       	sbiw	r24, 0x00	; 0
     d92:	71 f0       	breq	.+28     	; 0xdb0 <DIO_set_pin_value+0x84>
     d94:	bc c0       	rjmp	.+376    	; 0xf0e <DIO_set_pin_value+0x1e2>
     d96:	2d 81       	ldd	r18, Y+5	; 0x05
     d98:	3e 81       	ldd	r19, Y+6	; 0x06
     d9a:	22 30       	cpi	r18, 0x02	; 2
     d9c:	31 05       	cpc	r19, r1
     d9e:	09 f4       	brne	.+2      	; 0xda2 <DIO_set_pin_value+0x76>
     da0:	5f c0       	rjmp	.+190    	; 0xe60 <DIO_set_pin_value+0x134>
     da2:	8d 81       	ldd	r24, Y+5	; 0x05
     da4:	9e 81       	ldd	r25, Y+6	; 0x06
     da6:	83 30       	cpi	r24, 0x03	; 3
     da8:	91 05       	cpc	r25, r1
     daa:	09 f4       	brne	.+2      	; 0xdae <DIO_set_pin_value+0x82>
     dac:	85 c0       	rjmp	.+266    	; 0xeb8 <DIO_set_pin_value+0x18c>
     dae:	af c0       	rjmp	.+350    	; 0xf0e <DIO_set_pin_value+0x1e2>
      case Group_A:
	   assign_bit(DIO_U8_PORTA,pin_NB,pin_value);
     db0:	8c 81       	ldd	r24, Y+4	; 0x04
     db2:	81 30       	cpi	r24, 0x01	; 1
     db4:	a1 f4       	brne	.+40     	; 0xdde <DIO_set_pin_value+0xb2>
     db6:	ab e3       	ldi	r26, 0x3B	; 59
     db8:	b0 e0       	ldi	r27, 0x00	; 0
     dba:	eb e3       	ldi	r30, 0x3B	; 59
     dbc:	f0 e0       	ldi	r31, 0x00	; 0
     dbe:	80 81       	ld	r24, Z
     dc0:	48 2f       	mov	r20, r24
     dc2:	8b 81       	ldd	r24, Y+3	; 0x03
     dc4:	28 2f       	mov	r18, r24
     dc6:	30 e0       	ldi	r19, 0x00	; 0
     dc8:	81 e0       	ldi	r24, 0x01	; 1
     dca:	90 e0       	ldi	r25, 0x00	; 0
     dcc:	02 2e       	mov	r0, r18
     dce:	02 c0       	rjmp	.+4      	; 0xdd4 <DIO_set_pin_value+0xa8>
     dd0:	88 0f       	add	r24, r24
     dd2:	99 1f       	adc	r25, r25
     dd4:	0a 94       	dec	r0
     dd6:	e2 f7       	brpl	.-8      	; 0xdd0 <DIO_set_pin_value+0xa4>
     dd8:	84 2b       	or	r24, r20
     dda:	8c 93       	st	X, r24
     ddc:	98 c0       	rjmp	.+304    	; 0xf0e <DIO_set_pin_value+0x1e2>
     dde:	ab e3       	ldi	r26, 0x3B	; 59
     de0:	b0 e0       	ldi	r27, 0x00	; 0
     de2:	eb e3       	ldi	r30, 0x3B	; 59
     de4:	f0 e0       	ldi	r31, 0x00	; 0
     de6:	80 81       	ld	r24, Z
     de8:	48 2f       	mov	r20, r24
     dea:	8b 81       	ldd	r24, Y+3	; 0x03
     dec:	28 2f       	mov	r18, r24
     dee:	30 e0       	ldi	r19, 0x00	; 0
     df0:	81 e0       	ldi	r24, 0x01	; 1
     df2:	90 e0       	ldi	r25, 0x00	; 0
     df4:	02 2e       	mov	r0, r18
     df6:	02 c0       	rjmp	.+4      	; 0xdfc <DIO_set_pin_value+0xd0>
     df8:	88 0f       	add	r24, r24
     dfa:	99 1f       	adc	r25, r25
     dfc:	0a 94       	dec	r0
     dfe:	e2 f7       	brpl	.-8      	; 0xdf8 <DIO_set_pin_value+0xcc>
     e00:	80 95       	com	r24
     e02:	84 23       	and	r24, r20
     e04:	8c 93       	st	X, r24
     e06:	83 c0       	rjmp	.+262    	; 0xf0e <DIO_set_pin_value+0x1e2>
	   break;
	   case Group_B:
	   assign_bit(DIO_U8_PORTB,pin_NB,pin_value);
     e08:	8c 81       	ldd	r24, Y+4	; 0x04
     e0a:	81 30       	cpi	r24, 0x01	; 1
     e0c:	a1 f4       	brne	.+40     	; 0xe36 <DIO_set_pin_value+0x10a>
     e0e:	a8 e3       	ldi	r26, 0x38	; 56
     e10:	b0 e0       	ldi	r27, 0x00	; 0
     e12:	e8 e3       	ldi	r30, 0x38	; 56
     e14:	f0 e0       	ldi	r31, 0x00	; 0
     e16:	80 81       	ld	r24, Z
     e18:	48 2f       	mov	r20, r24
     e1a:	8b 81       	ldd	r24, Y+3	; 0x03
     e1c:	28 2f       	mov	r18, r24
     e1e:	30 e0       	ldi	r19, 0x00	; 0
     e20:	81 e0       	ldi	r24, 0x01	; 1
     e22:	90 e0       	ldi	r25, 0x00	; 0
     e24:	02 2e       	mov	r0, r18
     e26:	02 c0       	rjmp	.+4      	; 0xe2c <DIO_set_pin_value+0x100>
     e28:	88 0f       	add	r24, r24
     e2a:	99 1f       	adc	r25, r25
     e2c:	0a 94       	dec	r0
     e2e:	e2 f7       	brpl	.-8      	; 0xe28 <DIO_set_pin_value+0xfc>
     e30:	84 2b       	or	r24, r20
     e32:	8c 93       	st	X, r24
     e34:	6c c0       	rjmp	.+216    	; 0xf0e <DIO_set_pin_value+0x1e2>
     e36:	a8 e3       	ldi	r26, 0x38	; 56
     e38:	b0 e0       	ldi	r27, 0x00	; 0
     e3a:	e8 e3       	ldi	r30, 0x38	; 56
     e3c:	f0 e0       	ldi	r31, 0x00	; 0
     e3e:	80 81       	ld	r24, Z
     e40:	48 2f       	mov	r20, r24
     e42:	8b 81       	ldd	r24, Y+3	; 0x03
     e44:	28 2f       	mov	r18, r24
     e46:	30 e0       	ldi	r19, 0x00	; 0
     e48:	81 e0       	ldi	r24, 0x01	; 1
     e4a:	90 e0       	ldi	r25, 0x00	; 0
     e4c:	02 2e       	mov	r0, r18
     e4e:	02 c0       	rjmp	.+4      	; 0xe54 <DIO_set_pin_value+0x128>
     e50:	88 0f       	add	r24, r24
     e52:	99 1f       	adc	r25, r25
     e54:	0a 94       	dec	r0
     e56:	e2 f7       	brpl	.-8      	; 0xe50 <DIO_set_pin_value+0x124>
     e58:	80 95       	com	r24
     e5a:	84 23       	and	r24, r20
     e5c:	8c 93       	st	X, r24
     e5e:	57 c0       	rjmp	.+174    	; 0xf0e <DIO_set_pin_value+0x1e2>
	   break;
     case Group_C:
	   assign_bit(DIO_U8_PORTC,pin_NB,pin_value);
     e60:	8c 81       	ldd	r24, Y+4	; 0x04
     e62:	81 30       	cpi	r24, 0x01	; 1
     e64:	a1 f4       	brne	.+40     	; 0xe8e <DIO_set_pin_value+0x162>
     e66:	a5 e3       	ldi	r26, 0x35	; 53
     e68:	b0 e0       	ldi	r27, 0x00	; 0
     e6a:	e5 e3       	ldi	r30, 0x35	; 53
     e6c:	f0 e0       	ldi	r31, 0x00	; 0
     e6e:	80 81       	ld	r24, Z
     e70:	48 2f       	mov	r20, r24
     e72:	8b 81       	ldd	r24, Y+3	; 0x03
     e74:	28 2f       	mov	r18, r24
     e76:	30 e0       	ldi	r19, 0x00	; 0
     e78:	81 e0       	ldi	r24, 0x01	; 1
     e7a:	90 e0       	ldi	r25, 0x00	; 0
     e7c:	02 2e       	mov	r0, r18
     e7e:	02 c0       	rjmp	.+4      	; 0xe84 <DIO_set_pin_value+0x158>
     e80:	88 0f       	add	r24, r24
     e82:	99 1f       	adc	r25, r25
     e84:	0a 94       	dec	r0
     e86:	e2 f7       	brpl	.-8      	; 0xe80 <DIO_set_pin_value+0x154>
     e88:	84 2b       	or	r24, r20
     e8a:	8c 93       	st	X, r24
     e8c:	40 c0       	rjmp	.+128    	; 0xf0e <DIO_set_pin_value+0x1e2>
     e8e:	a5 e3       	ldi	r26, 0x35	; 53
     e90:	b0 e0       	ldi	r27, 0x00	; 0
     e92:	e5 e3       	ldi	r30, 0x35	; 53
     e94:	f0 e0       	ldi	r31, 0x00	; 0
     e96:	80 81       	ld	r24, Z
     e98:	48 2f       	mov	r20, r24
     e9a:	8b 81       	ldd	r24, Y+3	; 0x03
     e9c:	28 2f       	mov	r18, r24
     e9e:	30 e0       	ldi	r19, 0x00	; 0
     ea0:	81 e0       	ldi	r24, 0x01	; 1
     ea2:	90 e0       	ldi	r25, 0x00	; 0
     ea4:	02 2e       	mov	r0, r18
     ea6:	02 c0       	rjmp	.+4      	; 0xeac <DIO_set_pin_value+0x180>
     ea8:	88 0f       	add	r24, r24
     eaa:	99 1f       	adc	r25, r25
     eac:	0a 94       	dec	r0
     eae:	e2 f7       	brpl	.-8      	; 0xea8 <DIO_set_pin_value+0x17c>
     eb0:	80 95       	com	r24
     eb2:	84 23       	and	r24, r20
     eb4:	8c 93       	st	X, r24
     eb6:	2b c0       	rjmp	.+86     	; 0xf0e <DIO_set_pin_value+0x1e2>
	   break;
     case Group_D:
	   assign_bit(DIO_U8_PORTD,pin_NB,pin_value);
     eb8:	8c 81       	ldd	r24, Y+4	; 0x04
     eba:	81 30       	cpi	r24, 0x01	; 1
     ebc:	a1 f4       	brne	.+40     	; 0xee6 <DIO_set_pin_value+0x1ba>
     ebe:	a2 e3       	ldi	r26, 0x32	; 50
     ec0:	b0 e0       	ldi	r27, 0x00	; 0
     ec2:	e2 e3       	ldi	r30, 0x32	; 50
     ec4:	f0 e0       	ldi	r31, 0x00	; 0
     ec6:	80 81       	ld	r24, Z
     ec8:	48 2f       	mov	r20, r24
     eca:	8b 81       	ldd	r24, Y+3	; 0x03
     ecc:	28 2f       	mov	r18, r24
     ece:	30 e0       	ldi	r19, 0x00	; 0
     ed0:	81 e0       	ldi	r24, 0x01	; 1
     ed2:	90 e0       	ldi	r25, 0x00	; 0
     ed4:	02 2e       	mov	r0, r18
     ed6:	02 c0       	rjmp	.+4      	; 0xedc <DIO_set_pin_value+0x1b0>
     ed8:	88 0f       	add	r24, r24
     eda:	99 1f       	adc	r25, r25
     edc:	0a 94       	dec	r0
     ede:	e2 f7       	brpl	.-8      	; 0xed8 <DIO_set_pin_value+0x1ac>
     ee0:	84 2b       	or	r24, r20
     ee2:	8c 93       	st	X, r24
     ee4:	14 c0       	rjmp	.+40     	; 0xf0e <DIO_set_pin_value+0x1e2>
     ee6:	a2 e3       	ldi	r26, 0x32	; 50
     ee8:	b0 e0       	ldi	r27, 0x00	; 0
     eea:	e2 e3       	ldi	r30, 0x32	; 50
     eec:	f0 e0       	ldi	r31, 0x00	; 0
     eee:	80 81       	ld	r24, Z
     ef0:	48 2f       	mov	r20, r24
     ef2:	8b 81       	ldd	r24, Y+3	; 0x03
     ef4:	28 2f       	mov	r18, r24
     ef6:	30 e0       	ldi	r19, 0x00	; 0
     ef8:	81 e0       	ldi	r24, 0x01	; 1
     efa:	90 e0       	ldi	r25, 0x00	; 0
     efc:	02 2e       	mov	r0, r18
     efe:	02 c0       	rjmp	.+4      	; 0xf04 <DIO_set_pin_value+0x1d8>
     f00:	88 0f       	add	r24, r24
     f02:	99 1f       	adc	r25, r25
     f04:	0a 94       	dec	r0
     f06:	e2 f7       	brpl	.-8      	; 0xf00 <DIO_set_pin_value+0x1d4>
     f08:	80 95       	com	r24
     f0a:	84 23       	and	r24, r20
     f0c:	8c 93       	st	X, r24
	   break;
     }
}


return error_state;
     f0e:	89 81       	ldd	r24, Y+1	; 0x01
}
     f10:	26 96       	adiw	r28, 0x06	; 6
     f12:	0f b6       	in	r0, 0x3f	; 63
     f14:	f8 94       	cli
     f16:	de bf       	out	0x3e, r29	; 62
     f18:	0f be       	out	0x3f, r0	; 63
     f1a:	cd bf       	out	0x3d, r28	; 61
     f1c:	cf 91       	pop	r28
     f1e:	df 91       	pop	r29
     f20:	08 95       	ret

00000f22 <DIO_set_port_value>:


U8 DIO_set_port_value(U8 port_NB,U8 port_value)
{
     f22:	df 93       	push	r29
     f24:	cf 93       	push	r28
     f26:	00 d0       	rcall	.+0      	; 0xf28 <DIO_set_port_value+0x6>
     f28:	00 d0       	rcall	.+0      	; 0xf2a <DIO_set_port_value+0x8>
     f2a:	0f 92       	push	r0
     f2c:	cd b7       	in	r28, 0x3d	; 61
     f2e:	de b7       	in	r29, 0x3e	; 62
     f30:	8a 83       	std	Y+2, r24	; 0x02
     f32:	6b 83       	std	Y+3, r22	; 0x03
U8 error_state = 0;
     f34:	19 82       	std	Y+1, r1	; 0x01
if(port_NB>= DIO_Max_port_NB)
     f36:	8a 81       	ldd	r24, Y+2	; 0x02
     f38:	84 30       	cpi	r24, 0x04	; 4
     f3a:	18 f0       	brcs	.+6      	; 0xf42 <DIO_set_port_value+0x20>
{
	error_state = 1;
     f3c:	81 e0       	ldi	r24, 0x01	; 1
     f3e:	89 83       	std	Y+1, r24	; 0x01
     f40:	32 c0       	rjmp	.+100    	; 0xfa6 <DIO_set_port_value+0x84>
else if(port_value>DIO_Max_port_value)
{
	error_state = 1;
}
else{
     switch(port_NB){
     f42:	8a 81       	ldd	r24, Y+2	; 0x02
     f44:	28 2f       	mov	r18, r24
     f46:	30 e0       	ldi	r19, 0x00	; 0
     f48:	3d 83       	std	Y+5, r19	; 0x05
     f4a:	2c 83       	std	Y+4, r18	; 0x04
     f4c:	8c 81       	ldd	r24, Y+4	; 0x04
     f4e:	9d 81       	ldd	r25, Y+5	; 0x05
     f50:	81 30       	cpi	r24, 0x01	; 1
     f52:	91 05       	cpc	r25, r1
     f54:	d1 f0       	breq	.+52     	; 0xf8a <DIO_set_port_value+0x68>
     f56:	2c 81       	ldd	r18, Y+4	; 0x04
     f58:	3d 81       	ldd	r19, Y+5	; 0x05
     f5a:	22 30       	cpi	r18, 0x02	; 2
     f5c:	31 05       	cpc	r19, r1
     f5e:	2c f4       	brge	.+10     	; 0xf6a <DIO_set_port_value+0x48>
     f60:	8c 81       	ldd	r24, Y+4	; 0x04
     f62:	9d 81       	ldd	r25, Y+5	; 0x05
     f64:	00 97       	sbiw	r24, 0x00	; 0
     f66:	61 f0       	breq	.+24     	; 0xf80 <DIO_set_port_value+0x5e>
     f68:	1e c0       	rjmp	.+60     	; 0xfa6 <DIO_set_port_value+0x84>
     f6a:	2c 81       	ldd	r18, Y+4	; 0x04
     f6c:	3d 81       	ldd	r19, Y+5	; 0x05
     f6e:	22 30       	cpi	r18, 0x02	; 2
     f70:	31 05       	cpc	r19, r1
     f72:	81 f0       	breq	.+32     	; 0xf94 <DIO_set_port_value+0x72>
     f74:	8c 81       	ldd	r24, Y+4	; 0x04
     f76:	9d 81       	ldd	r25, Y+5	; 0x05
     f78:	83 30       	cpi	r24, 0x03	; 3
     f7a:	91 05       	cpc	r25, r1
     f7c:	81 f0       	breq	.+32     	; 0xf9e <DIO_set_port_value+0x7c>
     f7e:	13 c0       	rjmp	.+38     	; 0xfa6 <DIO_set_port_value+0x84>
      case Group_A:
    	  DIO_U8_PORTA = port_value;
     f80:	eb e3       	ldi	r30, 0x3B	; 59
     f82:	f0 e0       	ldi	r31, 0x00	; 0
     f84:	8b 81       	ldd	r24, Y+3	; 0x03
     f86:	80 83       	st	Z, r24
     f88:	0e c0       	rjmp	.+28     	; 0xfa6 <DIO_set_port_value+0x84>
	   break;
	   case Group_B:
		   DIO_U8_PORTB = port_value;
     f8a:	e8 e3       	ldi	r30, 0x38	; 56
     f8c:	f0 e0       	ldi	r31, 0x00	; 0
     f8e:	8b 81       	ldd	r24, Y+3	; 0x03
     f90:	80 83       	st	Z, r24
     f92:	09 c0       	rjmp	.+18     	; 0xfa6 <DIO_set_port_value+0x84>
	   break;
     case Group_C:
    	 DIO_U8_PORTC = port_value;
     f94:	e5 e3       	ldi	r30, 0x35	; 53
     f96:	f0 e0       	ldi	r31, 0x00	; 0
     f98:	8b 81       	ldd	r24, Y+3	; 0x03
     f9a:	80 83       	st	Z, r24
     f9c:	04 c0       	rjmp	.+8      	; 0xfa6 <DIO_set_port_value+0x84>
	   break;
     case Group_D:
    	 DIO_U8_PORTD = port_value;
     f9e:	e2 e3       	ldi	r30, 0x32	; 50
     fa0:	f0 e0       	ldi	r31, 0x00	; 0
     fa2:	8b 81       	ldd	r24, Y+3	; 0x03
     fa4:	80 83       	st	Z, r24
	   break;
     }
}


return error_state;
     fa6:	89 81       	ldd	r24, Y+1	; 0x01
}
     fa8:	0f 90       	pop	r0
     faa:	0f 90       	pop	r0
     fac:	0f 90       	pop	r0
     fae:	0f 90       	pop	r0
     fb0:	0f 90       	pop	r0
     fb2:	cf 91       	pop	r28
     fb4:	df 91       	pop	r29
     fb6:	08 95       	ret

00000fb8 <DIO_set_port_direction>:


U8 DIO_set_port_direction(U8 port_NB, U8 port_direction)
{
     fb8:	df 93       	push	r29
     fba:	cf 93       	push	r28
     fbc:	00 d0       	rcall	.+0      	; 0xfbe <DIO_set_port_direction+0x6>
     fbe:	00 d0       	rcall	.+0      	; 0xfc0 <DIO_set_port_direction+0x8>
     fc0:	0f 92       	push	r0
     fc2:	cd b7       	in	r28, 0x3d	; 61
     fc4:	de b7       	in	r29, 0x3e	; 62
     fc6:	8a 83       	std	Y+2, r24	; 0x02
     fc8:	6b 83       	std	Y+3, r22	; 0x03
U8 error_state = 0;
     fca:	19 82       	std	Y+1, r1	; 0x01
if(port_NB>= DIO_Max_port_NB)
     fcc:	8a 81       	ldd	r24, Y+2	; 0x02
     fce:	84 30       	cpi	r24, 0x04	; 4
     fd0:	18 f0       	brcs	.+6      	; 0xfd8 <DIO_set_port_direction+0x20>
{
	error_state = 1;
     fd2:	81 e0       	ldi	r24, 0x01	; 1
     fd4:	89 83       	std	Y+1, r24	; 0x01
     fd6:	32 c0       	rjmp	.+100    	; 0x103c <DIO_set_port_direction+0x84>
else if( port_direction>DIO_Max_port_direction )
{
	error_state = 1;
}
else{
     switch(port_NB){
     fd8:	8a 81       	ldd	r24, Y+2	; 0x02
     fda:	28 2f       	mov	r18, r24
     fdc:	30 e0       	ldi	r19, 0x00	; 0
     fde:	3d 83       	std	Y+5, r19	; 0x05
     fe0:	2c 83       	std	Y+4, r18	; 0x04
     fe2:	8c 81       	ldd	r24, Y+4	; 0x04
     fe4:	9d 81       	ldd	r25, Y+5	; 0x05
     fe6:	81 30       	cpi	r24, 0x01	; 1
     fe8:	91 05       	cpc	r25, r1
     fea:	d1 f0       	breq	.+52     	; 0x1020 <DIO_set_port_direction+0x68>
     fec:	2c 81       	ldd	r18, Y+4	; 0x04
     fee:	3d 81       	ldd	r19, Y+5	; 0x05
     ff0:	22 30       	cpi	r18, 0x02	; 2
     ff2:	31 05       	cpc	r19, r1
     ff4:	2c f4       	brge	.+10     	; 0x1000 <DIO_set_port_direction+0x48>
     ff6:	8c 81       	ldd	r24, Y+4	; 0x04
     ff8:	9d 81       	ldd	r25, Y+5	; 0x05
     ffa:	00 97       	sbiw	r24, 0x00	; 0
     ffc:	61 f0       	breq	.+24     	; 0x1016 <DIO_set_port_direction+0x5e>
     ffe:	1e c0       	rjmp	.+60     	; 0x103c <DIO_set_port_direction+0x84>
    1000:	2c 81       	ldd	r18, Y+4	; 0x04
    1002:	3d 81       	ldd	r19, Y+5	; 0x05
    1004:	22 30       	cpi	r18, 0x02	; 2
    1006:	31 05       	cpc	r19, r1
    1008:	81 f0       	breq	.+32     	; 0x102a <DIO_set_port_direction+0x72>
    100a:	8c 81       	ldd	r24, Y+4	; 0x04
    100c:	9d 81       	ldd	r25, Y+5	; 0x05
    100e:	83 30       	cpi	r24, 0x03	; 3
    1010:	91 05       	cpc	r25, r1
    1012:	81 f0       	breq	.+32     	; 0x1034 <DIO_set_port_direction+0x7c>
    1014:	13 c0       	rjmp	.+38     	; 0x103c <DIO_set_port_direction+0x84>
      case Group_A:
    	  DIO_U8_DDRA = port_direction;
    1016:	ea e3       	ldi	r30, 0x3A	; 58
    1018:	f0 e0       	ldi	r31, 0x00	; 0
    101a:	8b 81       	ldd	r24, Y+3	; 0x03
    101c:	80 83       	st	Z, r24
    101e:	0e c0       	rjmp	.+28     	; 0x103c <DIO_set_port_direction+0x84>
	   break;
	   case Group_B:
		   DIO_U8_DDRB = port_direction;
    1020:	e7 e3       	ldi	r30, 0x37	; 55
    1022:	f0 e0       	ldi	r31, 0x00	; 0
    1024:	8b 81       	ldd	r24, Y+3	; 0x03
    1026:	80 83       	st	Z, r24
    1028:	09 c0       	rjmp	.+18     	; 0x103c <DIO_set_port_direction+0x84>
	   break;
     case Group_C:
    	 DIO_U8_DDRC = port_direction;
    102a:	e4 e3       	ldi	r30, 0x34	; 52
    102c:	f0 e0       	ldi	r31, 0x00	; 0
    102e:	8b 81       	ldd	r24, Y+3	; 0x03
    1030:	80 83       	st	Z, r24
    1032:	04 c0       	rjmp	.+8      	; 0x103c <DIO_set_port_direction+0x84>
	   break;
     case Group_D:
    	 DIO_U8_DDRD = port_direction;
    1034:	e1 e3       	ldi	r30, 0x31	; 49
    1036:	f0 e0       	ldi	r31, 0x00	; 0
    1038:	8b 81       	ldd	r24, Y+3	; 0x03
    103a:	80 83       	st	Z, r24
	   break;
     }
}


return error_state;
    103c:	89 81       	ldd	r24, Y+1	; 0x01
}
    103e:	0f 90       	pop	r0
    1040:	0f 90       	pop	r0
    1042:	0f 90       	pop	r0
    1044:	0f 90       	pop	r0
    1046:	0f 90       	pop	r0
    1048:	cf 91       	pop	r28
    104a:	df 91       	pop	r29
    104c:	08 95       	ret

0000104e <DIO_get_pin_value>:



U8 DIO_get_pin_value(U8 port_NB,U8  pin_NB,U8 * pin_value)
{
    104e:	df 93       	push	r29
    1050:	cf 93       	push	r28
    1052:	cd b7       	in	r28, 0x3d	; 61
    1054:	de b7       	in	r29, 0x3e	; 62
    1056:	27 97       	sbiw	r28, 0x07	; 7
    1058:	0f b6       	in	r0, 0x3f	; 63
    105a:	f8 94       	cli
    105c:	de bf       	out	0x3e, r29	; 62
    105e:	0f be       	out	0x3f, r0	; 63
    1060:	cd bf       	out	0x3d, r28	; 61
    1062:	8a 83       	std	Y+2, r24	; 0x02
    1064:	6b 83       	std	Y+3, r22	; 0x03
    1066:	5d 83       	std	Y+5, r21	; 0x05
    1068:	4c 83       	std	Y+4, r20	; 0x04
U8 error_state = 0;
    106a:	19 82       	std	Y+1, r1	; 0x01
if(port_NB>= DIO_Max_port_NB)
    106c:	8a 81       	ldd	r24, Y+2	; 0x02
    106e:	84 30       	cpi	r24, 0x04	; 4
    1070:	18 f0       	brcs	.+6      	; 0x1078 <DIO_get_pin_value+0x2a>
{
	error_state = 1;
    1072:	81 e0       	ldi	r24, 0x01	; 1
    1074:	89 83       	std	Y+1, r24	; 0x01
    1076:	76 c0       	rjmp	.+236    	; 0x1164 <DIO_get_pin_value+0x116>
}
else if(pin_NB>=DIO_Max_pin_NB)
    1078:	8b 81       	ldd	r24, Y+3	; 0x03
    107a:	88 30       	cpi	r24, 0x08	; 8
    107c:	18 f0       	brcs	.+6      	; 0x1084 <DIO_get_pin_value+0x36>
{
	error_state = 1;
    107e:	81 e0       	ldi	r24, 0x01	; 1
    1080:	89 83       	std	Y+1, r24	; 0x01
    1082:	70 c0       	rjmp	.+224    	; 0x1164 <DIO_get_pin_value+0x116>
}

else{
     switch(port_NB){
    1084:	8a 81       	ldd	r24, Y+2	; 0x02
    1086:	28 2f       	mov	r18, r24
    1088:	30 e0       	ldi	r19, 0x00	; 0
    108a:	3f 83       	std	Y+7, r19	; 0x07
    108c:	2e 83       	std	Y+6, r18	; 0x06
    108e:	4e 81       	ldd	r20, Y+6	; 0x06
    1090:	5f 81       	ldd	r21, Y+7	; 0x07
    1092:	41 30       	cpi	r20, 0x01	; 1
    1094:	51 05       	cpc	r21, r1
    1096:	59 f1       	breq	.+86     	; 0x10ee <DIO_get_pin_value+0xa0>
    1098:	8e 81       	ldd	r24, Y+6	; 0x06
    109a:	9f 81       	ldd	r25, Y+7	; 0x07
    109c:	82 30       	cpi	r24, 0x02	; 2
    109e:	91 05       	cpc	r25, r1
    10a0:	34 f4       	brge	.+12     	; 0x10ae <DIO_get_pin_value+0x60>
    10a2:	2e 81       	ldd	r18, Y+6	; 0x06
    10a4:	3f 81       	ldd	r19, Y+7	; 0x07
    10a6:	21 15       	cp	r18, r1
    10a8:	31 05       	cpc	r19, r1
    10aa:	69 f0       	breq	.+26     	; 0x10c6 <DIO_get_pin_value+0x78>
    10ac:	5b c0       	rjmp	.+182    	; 0x1164 <DIO_get_pin_value+0x116>
    10ae:	4e 81       	ldd	r20, Y+6	; 0x06
    10b0:	5f 81       	ldd	r21, Y+7	; 0x07
    10b2:	42 30       	cpi	r20, 0x02	; 2
    10b4:	51 05       	cpc	r21, r1
    10b6:	79 f1       	breq	.+94     	; 0x1116 <DIO_get_pin_value+0xc8>
    10b8:	8e 81       	ldd	r24, Y+6	; 0x06
    10ba:	9f 81       	ldd	r25, Y+7	; 0x07
    10bc:	83 30       	cpi	r24, 0x03	; 3
    10be:	91 05       	cpc	r25, r1
    10c0:	09 f4       	brne	.+2      	; 0x10c4 <DIO_get_pin_value+0x76>
    10c2:	3d c0       	rjmp	.+122    	; 0x113e <DIO_get_pin_value+0xf0>
    10c4:	4f c0       	rjmp	.+158    	; 0x1164 <DIO_get_pin_value+0x116>
      case Group_A:
    	  * pin_value = get_bit(DIO_U8_PINA,pin_NB);
    10c6:	e9 e3       	ldi	r30, 0x39	; 57
    10c8:	f0 e0       	ldi	r31, 0x00	; 0
    10ca:	80 81       	ld	r24, Z
    10cc:	28 2f       	mov	r18, r24
    10ce:	30 e0       	ldi	r19, 0x00	; 0
    10d0:	8b 81       	ldd	r24, Y+3	; 0x03
    10d2:	88 2f       	mov	r24, r24
    10d4:	90 e0       	ldi	r25, 0x00	; 0
    10d6:	a9 01       	movw	r20, r18
    10d8:	02 c0       	rjmp	.+4      	; 0x10de <DIO_get_pin_value+0x90>
    10da:	55 95       	asr	r21
    10dc:	47 95       	ror	r20
    10de:	8a 95       	dec	r24
    10e0:	e2 f7       	brpl	.-8      	; 0x10da <DIO_get_pin_value+0x8c>
    10e2:	ca 01       	movw	r24, r20
    10e4:	81 70       	andi	r24, 0x01	; 1
    10e6:	ec 81       	ldd	r30, Y+4	; 0x04
    10e8:	fd 81       	ldd	r31, Y+5	; 0x05
    10ea:	80 83       	st	Z, r24
    10ec:	3b c0       	rjmp	.+118    	; 0x1164 <DIO_get_pin_value+0x116>
	   break;
	   case Group_B:
		   * pin_value=get_bit(DIO_U8_PINB,pin_NB);
    10ee:	e6 e3       	ldi	r30, 0x36	; 54
    10f0:	f0 e0       	ldi	r31, 0x00	; 0
    10f2:	80 81       	ld	r24, Z
    10f4:	28 2f       	mov	r18, r24
    10f6:	30 e0       	ldi	r19, 0x00	; 0
    10f8:	8b 81       	ldd	r24, Y+3	; 0x03
    10fa:	88 2f       	mov	r24, r24
    10fc:	90 e0       	ldi	r25, 0x00	; 0
    10fe:	a9 01       	movw	r20, r18
    1100:	02 c0       	rjmp	.+4      	; 0x1106 <DIO_get_pin_value+0xb8>
    1102:	55 95       	asr	r21
    1104:	47 95       	ror	r20
    1106:	8a 95       	dec	r24
    1108:	e2 f7       	brpl	.-8      	; 0x1102 <DIO_get_pin_value+0xb4>
    110a:	ca 01       	movw	r24, r20
    110c:	81 70       	andi	r24, 0x01	; 1
    110e:	ec 81       	ldd	r30, Y+4	; 0x04
    1110:	fd 81       	ldd	r31, Y+5	; 0x05
    1112:	80 83       	st	Z, r24
    1114:	27 c0       	rjmp	.+78     	; 0x1164 <DIO_get_pin_value+0x116>
	   break;
     case Group_C:
    	 * pin_value=get_bit(DIO_U8_PINC,pin_NB);
    1116:	e3 e3       	ldi	r30, 0x33	; 51
    1118:	f0 e0       	ldi	r31, 0x00	; 0
    111a:	80 81       	ld	r24, Z
    111c:	28 2f       	mov	r18, r24
    111e:	30 e0       	ldi	r19, 0x00	; 0
    1120:	8b 81       	ldd	r24, Y+3	; 0x03
    1122:	88 2f       	mov	r24, r24
    1124:	90 e0       	ldi	r25, 0x00	; 0
    1126:	a9 01       	movw	r20, r18
    1128:	02 c0       	rjmp	.+4      	; 0x112e <DIO_get_pin_value+0xe0>
    112a:	55 95       	asr	r21
    112c:	47 95       	ror	r20
    112e:	8a 95       	dec	r24
    1130:	e2 f7       	brpl	.-8      	; 0x112a <DIO_get_pin_value+0xdc>
    1132:	ca 01       	movw	r24, r20
    1134:	81 70       	andi	r24, 0x01	; 1
    1136:	ec 81       	ldd	r30, Y+4	; 0x04
    1138:	fd 81       	ldd	r31, Y+5	; 0x05
    113a:	80 83       	st	Z, r24
    113c:	13 c0       	rjmp	.+38     	; 0x1164 <DIO_get_pin_value+0x116>
	   break;
     case Group_D:
    	 * pin_value=get_bit(DIO_U8_PIND,pin_NB);
    113e:	e0 e3       	ldi	r30, 0x30	; 48
    1140:	f0 e0       	ldi	r31, 0x00	; 0
    1142:	80 81       	ld	r24, Z
    1144:	28 2f       	mov	r18, r24
    1146:	30 e0       	ldi	r19, 0x00	; 0
    1148:	8b 81       	ldd	r24, Y+3	; 0x03
    114a:	88 2f       	mov	r24, r24
    114c:	90 e0       	ldi	r25, 0x00	; 0
    114e:	a9 01       	movw	r20, r18
    1150:	02 c0       	rjmp	.+4      	; 0x1156 <DIO_get_pin_value+0x108>
    1152:	55 95       	asr	r21
    1154:	47 95       	ror	r20
    1156:	8a 95       	dec	r24
    1158:	e2 f7       	brpl	.-8      	; 0x1152 <DIO_get_pin_value+0x104>
    115a:	ca 01       	movw	r24, r20
    115c:	81 70       	andi	r24, 0x01	; 1
    115e:	ec 81       	ldd	r30, Y+4	; 0x04
    1160:	fd 81       	ldd	r31, Y+5	; 0x05
    1162:	80 83       	st	Z, r24
	   break;
     }

}
return error_state;
    1164:	89 81       	ldd	r24, Y+1	; 0x01
}
    1166:	27 96       	adiw	r28, 0x07	; 7
    1168:	0f b6       	in	r0, 0x3f	; 63
    116a:	f8 94       	cli
    116c:	de bf       	out	0x3e, r29	; 62
    116e:	0f be       	out	0x3f, r0	; 63
    1170:	cd bf       	out	0x3d, r28	; 61
    1172:	cf 91       	pop	r28
    1174:	df 91       	pop	r29
    1176:	08 95       	ret

00001178 <main>:
#include"avr/delay.h"
#include "DIO_Interface.h"
#include "stepper_interface.h"

void main(void)
{	stepper_init();
    1178:	df 93       	push	r29
    117a:	cf 93       	push	r28
    117c:	cd b7       	in	r28, 0x3d	; 61
    117e:	de b7       	in	r29, 0x3e	; 62
    1180:	0e 94 75 15 	call	0x2aea	; 0x2aea <stepper_init>


	//stepper_init();
//stepper_rotate_anti_cw_full_step();
set_angle(90,clock_wise);
    1184:	6a e5       	ldi	r22, 0x5A	; 90
    1186:	70 e0       	ldi	r23, 0x00	; 0
    1188:	80 e0       	ldi	r24, 0x00	; 0
    118a:	90 e0       	ldi	r25, 0x00	; 0
    118c:	40 e0       	ldi	r20, 0x00	; 0
    118e:	0e 94 14 15 	call	0x2a28	; 0x2a28 <set_angle>
    1192:	ff cf       	rjmp	.-2      	; 0x1192 <main+0x1a>

00001194 <stepper_rotate_cw_full_step>:
#include "DIO_Interface.h"
#include "stepper_interface.h"


void stepper_rotate_cw_full_step(void)//cw clock wise
{
    1194:	df 93       	push	r29
    1196:	cf 93       	push	r28
    1198:	cd b7       	in	r28, 0x3d	; 61
    119a:	de b7       	in	r29, 0x3e	; 62
    119c:	aa 97       	sbiw	r28, 0x2a	; 42
    119e:	0f b6       	in	r0, 0x3f	; 63
    11a0:	f8 94       	cli
    11a2:	de bf       	out	0x3e, r29	; 62
    11a4:	0f be       	out	0x3f, r0	; 63
    11a6:	cd bf       	out	0x3d, r28	; 61
	DIO_set_pin_value(stepper_port,coil_blue,DIO_High);
    11a8:	83 e0       	ldi	r24, 0x03	; 3
    11aa:	60 e0       	ldi	r22, 0x00	; 0
    11ac:	41 e0       	ldi	r20, 0x01	; 1
    11ae:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
	DIO_set_pin_value(stepper_port,coil_pink,DIO_Low);
    11b2:	83 e0       	ldi	r24, 0x03	; 3
    11b4:	61 e0       	ldi	r22, 0x01	; 1
    11b6:	40 e0       	ldi	r20, 0x00	; 0
    11b8:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
	DIO_set_pin_value(stepper_port,coil_yellow,DIO_Low);
    11bc:	83 e0       	ldi	r24, 0x03	; 3
    11be:	62 e0       	ldi	r22, 0x02	; 2
    11c0:	40 e0       	ldi	r20, 0x00	; 0
    11c2:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
	DIO_set_pin_value(stepper_port,coil_orange,DIO_Low);
    11c6:	83 e0       	ldi	r24, 0x03	; 3
    11c8:	63 e0       	ldi	r22, 0x03	; 3
    11ca:	40 e0       	ldi	r20, 0x00	; 0
    11cc:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
    11d0:	80 e0       	ldi	r24, 0x00	; 0
    11d2:	90 e0       	ldi	r25, 0x00	; 0
    11d4:	a0 e2       	ldi	r26, 0x20	; 32
    11d6:	b1 e4       	ldi	r27, 0x41	; 65
    11d8:	8f a3       	std	Y+39, r24	; 0x27
    11da:	98 a7       	std	Y+40, r25	; 0x28
    11dc:	a9 a7       	std	Y+41, r26	; 0x29
    11de:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    11e0:	6f a1       	ldd	r22, Y+39	; 0x27
    11e2:	78 a5       	ldd	r23, Y+40	; 0x28
    11e4:	89 a5       	ldd	r24, Y+41	; 0x29
    11e6:	9a a5       	ldd	r25, Y+42	; 0x2a
    11e8:	20 e0       	ldi	r18, 0x00	; 0
    11ea:	30 e0       	ldi	r19, 0x00	; 0
    11ec:	4a ef       	ldi	r20, 0xFA	; 250
    11ee:	54 e4       	ldi	r21, 0x44	; 68
    11f0:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    11f4:	dc 01       	movw	r26, r24
    11f6:	cb 01       	movw	r24, r22
    11f8:	8b a3       	std	Y+35, r24	; 0x23
    11fa:	9c a3       	std	Y+36, r25	; 0x24
    11fc:	ad a3       	std	Y+37, r26	; 0x25
    11fe:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1200:	6b a1       	ldd	r22, Y+35	; 0x23
    1202:	7c a1       	ldd	r23, Y+36	; 0x24
    1204:	8d a1       	ldd	r24, Y+37	; 0x25
    1206:	9e a1       	ldd	r25, Y+38	; 0x26
    1208:	20 e0       	ldi	r18, 0x00	; 0
    120a:	30 e0       	ldi	r19, 0x00	; 0
    120c:	40 e8       	ldi	r20, 0x80	; 128
    120e:	5f e3       	ldi	r21, 0x3F	; 63
    1210:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1214:	88 23       	and	r24, r24
    1216:	2c f4       	brge	.+10     	; 0x1222 <stepper_rotate_cw_full_step+0x8e>
		__ticks = 1;
    1218:	81 e0       	ldi	r24, 0x01	; 1
    121a:	90 e0       	ldi	r25, 0x00	; 0
    121c:	9a a3       	std	Y+34, r25	; 0x22
    121e:	89 a3       	std	Y+33, r24	; 0x21
    1220:	3f c0       	rjmp	.+126    	; 0x12a0 <stepper_rotate_cw_full_step+0x10c>
	else if (__tmp > 65535)
    1222:	6b a1       	ldd	r22, Y+35	; 0x23
    1224:	7c a1       	ldd	r23, Y+36	; 0x24
    1226:	8d a1       	ldd	r24, Y+37	; 0x25
    1228:	9e a1       	ldd	r25, Y+38	; 0x26
    122a:	20 e0       	ldi	r18, 0x00	; 0
    122c:	3f ef       	ldi	r19, 0xFF	; 255
    122e:	4f e7       	ldi	r20, 0x7F	; 127
    1230:	57 e4       	ldi	r21, 0x47	; 71
    1232:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1236:	18 16       	cp	r1, r24
    1238:	4c f5       	brge	.+82     	; 0x128c <stepper_rotate_cw_full_step+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    123a:	6f a1       	ldd	r22, Y+39	; 0x27
    123c:	78 a5       	ldd	r23, Y+40	; 0x28
    123e:	89 a5       	ldd	r24, Y+41	; 0x29
    1240:	9a a5       	ldd	r25, Y+42	; 0x2a
    1242:	20 e0       	ldi	r18, 0x00	; 0
    1244:	30 e0       	ldi	r19, 0x00	; 0
    1246:	40 e2       	ldi	r20, 0x20	; 32
    1248:	51 e4       	ldi	r21, 0x41	; 65
    124a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    124e:	dc 01       	movw	r26, r24
    1250:	cb 01       	movw	r24, r22
    1252:	bc 01       	movw	r22, r24
    1254:	cd 01       	movw	r24, r26
    1256:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    125a:	dc 01       	movw	r26, r24
    125c:	cb 01       	movw	r24, r22
    125e:	9a a3       	std	Y+34, r25	; 0x22
    1260:	89 a3       	std	Y+33, r24	; 0x21
    1262:	0f c0       	rjmp	.+30     	; 0x1282 <stepper_rotate_cw_full_step+0xee>
    1264:	88 ec       	ldi	r24, 0xC8	; 200
    1266:	90 e0       	ldi	r25, 0x00	; 0
    1268:	98 a3       	std	Y+32, r25	; 0x20
    126a:	8f 8f       	std	Y+31, r24	; 0x1f
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    126c:	8f 8d       	ldd	r24, Y+31	; 0x1f
    126e:	98 a1       	ldd	r25, Y+32	; 0x20
    1270:	01 97       	sbiw	r24, 0x01	; 1
    1272:	f1 f7       	brne	.-4      	; 0x1270 <stepper_rotate_cw_full_step+0xdc>
    1274:	98 a3       	std	Y+32, r25	; 0x20
    1276:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1278:	89 a1       	ldd	r24, Y+33	; 0x21
    127a:	9a a1       	ldd	r25, Y+34	; 0x22
    127c:	01 97       	sbiw	r24, 0x01	; 1
    127e:	9a a3       	std	Y+34, r25	; 0x22
    1280:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1282:	89 a1       	ldd	r24, Y+33	; 0x21
    1284:	9a a1       	ldd	r25, Y+34	; 0x22
    1286:	00 97       	sbiw	r24, 0x00	; 0
    1288:	69 f7       	brne	.-38     	; 0x1264 <stepper_rotate_cw_full_step+0xd0>
    128a:	14 c0       	rjmp	.+40     	; 0x12b4 <stepper_rotate_cw_full_step+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    128c:	6b a1       	ldd	r22, Y+35	; 0x23
    128e:	7c a1       	ldd	r23, Y+36	; 0x24
    1290:	8d a1       	ldd	r24, Y+37	; 0x25
    1292:	9e a1       	ldd	r25, Y+38	; 0x26
    1294:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1298:	dc 01       	movw	r26, r24
    129a:	cb 01       	movw	r24, r22
    129c:	9a a3       	std	Y+34, r25	; 0x22
    129e:	89 a3       	std	Y+33, r24	; 0x21
    12a0:	89 a1       	ldd	r24, Y+33	; 0x21
    12a2:	9a a1       	ldd	r25, Y+34	; 0x22
    12a4:	9e 8f       	std	Y+30, r25	; 0x1e
    12a6:	8d 8f       	std	Y+29, r24	; 0x1d
    12a8:	8d 8d       	ldd	r24, Y+29	; 0x1d
    12aa:	9e 8d       	ldd	r25, Y+30	; 0x1e
    12ac:	01 97       	sbiw	r24, 0x01	; 1
    12ae:	f1 f7       	brne	.-4      	; 0x12ac <stepper_rotate_cw_full_step+0x118>
    12b0:	9e 8f       	std	Y+30, r25	; 0x1e
    12b2:	8d 8f       	std	Y+29, r24	; 0x1d
_delay_ms(num_delay);//time= 1/100
	    DIO_set_pin_value(stepper_port,coil_blue,DIO_Low);
    12b4:	83 e0       	ldi	r24, 0x03	; 3
    12b6:	60 e0       	ldi	r22, 0x00	; 0
    12b8:	40 e0       	ldi	r20, 0x00	; 0
    12ba:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
		DIO_set_pin_value(stepper_port,coil_pink,DIO_High);
    12be:	83 e0       	ldi	r24, 0x03	; 3
    12c0:	61 e0       	ldi	r22, 0x01	; 1
    12c2:	41 e0       	ldi	r20, 0x01	; 1
    12c4:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
		DIO_set_pin_value(stepper_port,coil_yellow,DIO_Low);
    12c8:	83 e0       	ldi	r24, 0x03	; 3
    12ca:	62 e0       	ldi	r22, 0x02	; 2
    12cc:	40 e0       	ldi	r20, 0x00	; 0
    12ce:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
		DIO_set_pin_value(stepper_port,coil_orange,DIO_Low);
    12d2:	83 e0       	ldi	r24, 0x03	; 3
    12d4:	63 e0       	ldi	r22, 0x03	; 3
    12d6:	40 e0       	ldi	r20, 0x00	; 0
    12d8:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
    12dc:	80 e0       	ldi	r24, 0x00	; 0
    12de:	90 e0       	ldi	r25, 0x00	; 0
    12e0:	a0 e2       	ldi	r26, 0x20	; 32
    12e2:	b1 e4       	ldi	r27, 0x41	; 65
    12e4:	89 8f       	std	Y+25, r24	; 0x19
    12e6:	9a 8f       	std	Y+26, r25	; 0x1a
    12e8:	ab 8f       	std	Y+27, r26	; 0x1b
    12ea:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    12ec:	69 8d       	ldd	r22, Y+25	; 0x19
    12ee:	7a 8d       	ldd	r23, Y+26	; 0x1a
    12f0:	8b 8d       	ldd	r24, Y+27	; 0x1b
    12f2:	9c 8d       	ldd	r25, Y+28	; 0x1c
    12f4:	20 e0       	ldi	r18, 0x00	; 0
    12f6:	30 e0       	ldi	r19, 0x00	; 0
    12f8:	4a ef       	ldi	r20, 0xFA	; 250
    12fa:	54 e4       	ldi	r21, 0x44	; 68
    12fc:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1300:	dc 01       	movw	r26, r24
    1302:	cb 01       	movw	r24, r22
    1304:	8d 8b       	std	Y+21, r24	; 0x15
    1306:	9e 8b       	std	Y+22, r25	; 0x16
    1308:	af 8b       	std	Y+23, r26	; 0x17
    130a:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    130c:	6d 89       	ldd	r22, Y+21	; 0x15
    130e:	7e 89       	ldd	r23, Y+22	; 0x16
    1310:	8f 89       	ldd	r24, Y+23	; 0x17
    1312:	98 8d       	ldd	r25, Y+24	; 0x18
    1314:	20 e0       	ldi	r18, 0x00	; 0
    1316:	30 e0       	ldi	r19, 0x00	; 0
    1318:	40 e8       	ldi	r20, 0x80	; 128
    131a:	5f e3       	ldi	r21, 0x3F	; 63
    131c:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1320:	88 23       	and	r24, r24
    1322:	2c f4       	brge	.+10     	; 0x132e <stepper_rotate_cw_full_step+0x19a>
		__ticks = 1;
    1324:	81 e0       	ldi	r24, 0x01	; 1
    1326:	90 e0       	ldi	r25, 0x00	; 0
    1328:	9c 8b       	std	Y+20, r25	; 0x14
    132a:	8b 8b       	std	Y+19, r24	; 0x13
    132c:	3f c0       	rjmp	.+126    	; 0x13ac <stepper_rotate_cw_full_step+0x218>
	else if (__tmp > 65535)
    132e:	6d 89       	ldd	r22, Y+21	; 0x15
    1330:	7e 89       	ldd	r23, Y+22	; 0x16
    1332:	8f 89       	ldd	r24, Y+23	; 0x17
    1334:	98 8d       	ldd	r25, Y+24	; 0x18
    1336:	20 e0       	ldi	r18, 0x00	; 0
    1338:	3f ef       	ldi	r19, 0xFF	; 255
    133a:	4f e7       	ldi	r20, 0x7F	; 127
    133c:	57 e4       	ldi	r21, 0x47	; 71
    133e:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1342:	18 16       	cp	r1, r24
    1344:	4c f5       	brge	.+82     	; 0x1398 <stepper_rotate_cw_full_step+0x204>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1346:	69 8d       	ldd	r22, Y+25	; 0x19
    1348:	7a 8d       	ldd	r23, Y+26	; 0x1a
    134a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    134c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    134e:	20 e0       	ldi	r18, 0x00	; 0
    1350:	30 e0       	ldi	r19, 0x00	; 0
    1352:	40 e2       	ldi	r20, 0x20	; 32
    1354:	51 e4       	ldi	r21, 0x41	; 65
    1356:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    135a:	dc 01       	movw	r26, r24
    135c:	cb 01       	movw	r24, r22
    135e:	bc 01       	movw	r22, r24
    1360:	cd 01       	movw	r24, r26
    1362:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1366:	dc 01       	movw	r26, r24
    1368:	cb 01       	movw	r24, r22
    136a:	9c 8b       	std	Y+20, r25	; 0x14
    136c:	8b 8b       	std	Y+19, r24	; 0x13
    136e:	0f c0       	rjmp	.+30     	; 0x138e <stepper_rotate_cw_full_step+0x1fa>
    1370:	88 ec       	ldi	r24, 0xC8	; 200
    1372:	90 e0       	ldi	r25, 0x00	; 0
    1374:	9a 8b       	std	Y+18, r25	; 0x12
    1376:	89 8b       	std	Y+17, r24	; 0x11
    1378:	89 89       	ldd	r24, Y+17	; 0x11
    137a:	9a 89       	ldd	r25, Y+18	; 0x12
    137c:	01 97       	sbiw	r24, 0x01	; 1
    137e:	f1 f7       	brne	.-4      	; 0x137c <stepper_rotate_cw_full_step+0x1e8>
    1380:	9a 8b       	std	Y+18, r25	; 0x12
    1382:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1384:	8b 89       	ldd	r24, Y+19	; 0x13
    1386:	9c 89       	ldd	r25, Y+20	; 0x14
    1388:	01 97       	sbiw	r24, 0x01	; 1
    138a:	9c 8b       	std	Y+20, r25	; 0x14
    138c:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    138e:	8b 89       	ldd	r24, Y+19	; 0x13
    1390:	9c 89       	ldd	r25, Y+20	; 0x14
    1392:	00 97       	sbiw	r24, 0x00	; 0
    1394:	69 f7       	brne	.-38     	; 0x1370 <stepper_rotate_cw_full_step+0x1dc>
    1396:	14 c0       	rjmp	.+40     	; 0x13c0 <stepper_rotate_cw_full_step+0x22c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1398:	6d 89       	ldd	r22, Y+21	; 0x15
    139a:	7e 89       	ldd	r23, Y+22	; 0x16
    139c:	8f 89       	ldd	r24, Y+23	; 0x17
    139e:	98 8d       	ldd	r25, Y+24	; 0x18
    13a0:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    13a4:	dc 01       	movw	r26, r24
    13a6:	cb 01       	movw	r24, r22
    13a8:	9c 8b       	std	Y+20, r25	; 0x14
    13aa:	8b 8b       	std	Y+19, r24	; 0x13
    13ac:	8b 89       	ldd	r24, Y+19	; 0x13
    13ae:	9c 89       	ldd	r25, Y+20	; 0x14
    13b0:	98 8b       	std	Y+16, r25	; 0x10
    13b2:	8f 87       	std	Y+15, r24	; 0x0f
    13b4:	8f 85       	ldd	r24, Y+15	; 0x0f
    13b6:	98 89       	ldd	r25, Y+16	; 0x10
    13b8:	01 97       	sbiw	r24, 0x01	; 1
    13ba:	f1 f7       	brne	.-4      	; 0x13b8 <stepper_rotate_cw_full_step+0x224>
    13bc:	98 8b       	std	Y+16, r25	; 0x10
    13be:	8f 87       	std	Y+15, r24	; 0x0f
		_delay_ms(num_delay);//time= 1/100

	    DIO_set_pin_value(stepper_port,coil_blue,DIO_Low);
    13c0:	83 e0       	ldi	r24, 0x03	; 3
    13c2:	60 e0       	ldi	r22, 0x00	; 0
    13c4:	40 e0       	ldi	r20, 0x00	; 0
    13c6:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
		DIO_set_pin_value(stepper_port,coil_pink,DIO_Low);
    13ca:	83 e0       	ldi	r24, 0x03	; 3
    13cc:	61 e0       	ldi	r22, 0x01	; 1
    13ce:	40 e0       	ldi	r20, 0x00	; 0
    13d0:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
		DIO_set_pin_value(stepper_port,coil_yellow,DIO_High);
    13d4:	83 e0       	ldi	r24, 0x03	; 3
    13d6:	62 e0       	ldi	r22, 0x02	; 2
    13d8:	41 e0       	ldi	r20, 0x01	; 1
    13da:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
		DIO_set_pin_value(stepper_port,coil_orange,DIO_Low);
    13de:	83 e0       	ldi	r24, 0x03	; 3
    13e0:	63 e0       	ldi	r22, 0x03	; 3
    13e2:	40 e0       	ldi	r20, 0x00	; 0
    13e4:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
    13e8:	80 e0       	ldi	r24, 0x00	; 0
    13ea:	90 e0       	ldi	r25, 0x00	; 0
    13ec:	a0 e2       	ldi	r26, 0x20	; 32
    13ee:	b1 e4       	ldi	r27, 0x41	; 65
    13f0:	8b 87       	std	Y+11, r24	; 0x0b
    13f2:	9c 87       	std	Y+12, r25	; 0x0c
    13f4:	ad 87       	std	Y+13, r26	; 0x0d
    13f6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    13f8:	6b 85       	ldd	r22, Y+11	; 0x0b
    13fa:	7c 85       	ldd	r23, Y+12	; 0x0c
    13fc:	8d 85       	ldd	r24, Y+13	; 0x0d
    13fe:	9e 85       	ldd	r25, Y+14	; 0x0e
    1400:	20 e0       	ldi	r18, 0x00	; 0
    1402:	30 e0       	ldi	r19, 0x00	; 0
    1404:	4a ef       	ldi	r20, 0xFA	; 250
    1406:	54 e4       	ldi	r21, 0x44	; 68
    1408:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    140c:	dc 01       	movw	r26, r24
    140e:	cb 01       	movw	r24, r22
    1410:	8f 83       	std	Y+7, r24	; 0x07
    1412:	98 87       	std	Y+8, r25	; 0x08
    1414:	a9 87       	std	Y+9, r26	; 0x09
    1416:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1418:	6f 81       	ldd	r22, Y+7	; 0x07
    141a:	78 85       	ldd	r23, Y+8	; 0x08
    141c:	89 85       	ldd	r24, Y+9	; 0x09
    141e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1420:	20 e0       	ldi	r18, 0x00	; 0
    1422:	30 e0       	ldi	r19, 0x00	; 0
    1424:	40 e8       	ldi	r20, 0x80	; 128
    1426:	5f e3       	ldi	r21, 0x3F	; 63
    1428:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    142c:	88 23       	and	r24, r24
    142e:	2c f4       	brge	.+10     	; 0x143a <stepper_rotate_cw_full_step+0x2a6>
		__ticks = 1;
    1430:	81 e0       	ldi	r24, 0x01	; 1
    1432:	90 e0       	ldi	r25, 0x00	; 0
    1434:	9e 83       	std	Y+6, r25	; 0x06
    1436:	8d 83       	std	Y+5, r24	; 0x05
    1438:	3f c0       	rjmp	.+126    	; 0x14b8 <stepper_rotate_cw_full_step+0x324>
	else if (__tmp > 65535)
    143a:	6f 81       	ldd	r22, Y+7	; 0x07
    143c:	78 85       	ldd	r23, Y+8	; 0x08
    143e:	89 85       	ldd	r24, Y+9	; 0x09
    1440:	9a 85       	ldd	r25, Y+10	; 0x0a
    1442:	20 e0       	ldi	r18, 0x00	; 0
    1444:	3f ef       	ldi	r19, 0xFF	; 255
    1446:	4f e7       	ldi	r20, 0x7F	; 127
    1448:	57 e4       	ldi	r21, 0x47	; 71
    144a:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    144e:	18 16       	cp	r1, r24
    1450:	4c f5       	brge	.+82     	; 0x14a4 <stepper_rotate_cw_full_step+0x310>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1452:	6b 85       	ldd	r22, Y+11	; 0x0b
    1454:	7c 85       	ldd	r23, Y+12	; 0x0c
    1456:	8d 85       	ldd	r24, Y+13	; 0x0d
    1458:	9e 85       	ldd	r25, Y+14	; 0x0e
    145a:	20 e0       	ldi	r18, 0x00	; 0
    145c:	30 e0       	ldi	r19, 0x00	; 0
    145e:	40 e2       	ldi	r20, 0x20	; 32
    1460:	51 e4       	ldi	r21, 0x41	; 65
    1462:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1466:	dc 01       	movw	r26, r24
    1468:	cb 01       	movw	r24, r22
    146a:	bc 01       	movw	r22, r24
    146c:	cd 01       	movw	r24, r26
    146e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1472:	dc 01       	movw	r26, r24
    1474:	cb 01       	movw	r24, r22
    1476:	9e 83       	std	Y+6, r25	; 0x06
    1478:	8d 83       	std	Y+5, r24	; 0x05
    147a:	0f c0       	rjmp	.+30     	; 0x149a <stepper_rotate_cw_full_step+0x306>
    147c:	88 ec       	ldi	r24, 0xC8	; 200
    147e:	90 e0       	ldi	r25, 0x00	; 0
    1480:	9c 83       	std	Y+4, r25	; 0x04
    1482:	8b 83       	std	Y+3, r24	; 0x03
    1484:	8b 81       	ldd	r24, Y+3	; 0x03
    1486:	9c 81       	ldd	r25, Y+4	; 0x04
    1488:	01 97       	sbiw	r24, 0x01	; 1
    148a:	f1 f7       	brne	.-4      	; 0x1488 <stepper_rotate_cw_full_step+0x2f4>
    148c:	9c 83       	std	Y+4, r25	; 0x04
    148e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1490:	8d 81       	ldd	r24, Y+5	; 0x05
    1492:	9e 81       	ldd	r25, Y+6	; 0x06
    1494:	01 97       	sbiw	r24, 0x01	; 1
    1496:	9e 83       	std	Y+6, r25	; 0x06
    1498:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    149a:	8d 81       	ldd	r24, Y+5	; 0x05
    149c:	9e 81       	ldd	r25, Y+6	; 0x06
    149e:	00 97       	sbiw	r24, 0x00	; 0
    14a0:	69 f7       	brne	.-38     	; 0x147c <stepper_rotate_cw_full_step+0x2e8>
    14a2:	14 c0       	rjmp	.+40     	; 0x14cc <stepper_rotate_cw_full_step+0x338>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    14a4:	6f 81       	ldd	r22, Y+7	; 0x07
    14a6:	78 85       	ldd	r23, Y+8	; 0x08
    14a8:	89 85       	ldd	r24, Y+9	; 0x09
    14aa:	9a 85       	ldd	r25, Y+10	; 0x0a
    14ac:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    14b0:	dc 01       	movw	r26, r24
    14b2:	cb 01       	movw	r24, r22
    14b4:	9e 83       	std	Y+6, r25	; 0x06
    14b6:	8d 83       	std	Y+5, r24	; 0x05
    14b8:	8d 81       	ldd	r24, Y+5	; 0x05
    14ba:	9e 81       	ldd	r25, Y+6	; 0x06
    14bc:	9a 83       	std	Y+2, r25	; 0x02
    14be:	89 83       	std	Y+1, r24	; 0x01
    14c0:	89 81       	ldd	r24, Y+1	; 0x01
    14c2:	9a 81       	ldd	r25, Y+2	; 0x02
    14c4:	01 97       	sbiw	r24, 0x01	; 1
    14c6:	f1 f7       	brne	.-4      	; 0x14c4 <stepper_rotate_cw_full_step+0x330>
    14c8:	9a 83       	std	Y+2, r25	; 0x02
    14ca:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(num_delay);//time= 1/100

	    DIO_set_pin_value(stepper_port,coil_blue,DIO_Low);
    14cc:	83 e0       	ldi	r24, 0x03	; 3
    14ce:	60 e0       	ldi	r22, 0x00	; 0
    14d0:	40 e0       	ldi	r20, 0x00	; 0
    14d2:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
		DIO_set_pin_value(stepper_port,coil_pink,DIO_Low);
    14d6:	83 e0       	ldi	r24, 0x03	; 3
    14d8:	61 e0       	ldi	r22, 0x01	; 1
    14da:	40 e0       	ldi	r20, 0x00	; 0
    14dc:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
		DIO_set_pin_value(stepper_port,coil_yellow,DIO_Low);
    14e0:	83 e0       	ldi	r24, 0x03	; 3
    14e2:	62 e0       	ldi	r22, 0x02	; 2
    14e4:	40 e0       	ldi	r20, 0x00	; 0
    14e6:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
		DIO_set_pin_value(stepper_port,coil_orange,DIO_High);
    14ea:	83 e0       	ldi	r24, 0x03	; 3
    14ec:	63 e0       	ldi	r22, 0x03	; 3
    14ee:	41 e0       	ldi	r20, 0x01	; 1
    14f0:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
}
    14f4:	aa 96       	adiw	r28, 0x2a	; 42
    14f6:	0f b6       	in	r0, 0x3f	; 63
    14f8:	f8 94       	cli
    14fa:	de bf       	out	0x3e, r29	; 62
    14fc:	0f be       	out	0x3f, r0	; 63
    14fe:	cd bf       	out	0x3d, r28	; 61
    1500:	cf 91       	pop	r28
    1502:	df 91       	pop	r29
    1504:	08 95       	ret

00001506 <stepper_rotate_anti_cw_full_step>:


void stepper_rotate_anti_cw_full_step(void)//anti cw clock wise
{
    1506:	df 93       	push	r29
    1508:	cf 93       	push	r28
    150a:	cd b7       	in	r28, 0x3d	; 61
    150c:	de b7       	in	r29, 0x3e	; 62
    150e:	aa 97       	sbiw	r28, 0x2a	; 42
    1510:	0f b6       	in	r0, 0x3f	; 63
    1512:	f8 94       	cli
    1514:	de bf       	out	0x3e, r29	; 62
    1516:	0f be       	out	0x3f, r0	; 63
    1518:	cd bf       	out	0x3d, r28	; 61
	DIO_set_pin_value(stepper_port,coil_orange,DIO_High);
    151a:	83 e0       	ldi	r24, 0x03	; 3
    151c:	63 e0       	ldi	r22, 0x03	; 3
    151e:	41 e0       	ldi	r20, 0x01	; 1
    1520:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
	DIO_set_pin_value(stepper_port,coil_yellow,DIO_Low);
    1524:	83 e0       	ldi	r24, 0x03	; 3
    1526:	62 e0       	ldi	r22, 0x02	; 2
    1528:	40 e0       	ldi	r20, 0x00	; 0
    152a:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
	DIO_set_pin_value(stepper_port,coil_pink,DIO_Low);
    152e:	83 e0       	ldi	r24, 0x03	; 3
    1530:	61 e0       	ldi	r22, 0x01	; 1
    1532:	40 e0       	ldi	r20, 0x00	; 0
    1534:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
	DIO_set_pin_value(stepper_port,coil_blue,DIO_Low);
    1538:	83 e0       	ldi	r24, 0x03	; 3
    153a:	60 e0       	ldi	r22, 0x00	; 0
    153c:	40 e0       	ldi	r20, 0x00	; 0
    153e:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
    1542:	80 e0       	ldi	r24, 0x00	; 0
    1544:	90 e0       	ldi	r25, 0x00	; 0
    1546:	a0 e2       	ldi	r26, 0x20	; 32
    1548:	b1 e4       	ldi	r27, 0x41	; 65
    154a:	8f a3       	std	Y+39, r24	; 0x27
    154c:	98 a7       	std	Y+40, r25	; 0x28
    154e:	a9 a7       	std	Y+41, r26	; 0x29
    1550:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1552:	6f a1       	ldd	r22, Y+39	; 0x27
    1554:	78 a5       	ldd	r23, Y+40	; 0x28
    1556:	89 a5       	ldd	r24, Y+41	; 0x29
    1558:	9a a5       	ldd	r25, Y+42	; 0x2a
    155a:	20 e0       	ldi	r18, 0x00	; 0
    155c:	30 e0       	ldi	r19, 0x00	; 0
    155e:	4a ef       	ldi	r20, 0xFA	; 250
    1560:	54 e4       	ldi	r21, 0x44	; 68
    1562:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1566:	dc 01       	movw	r26, r24
    1568:	cb 01       	movw	r24, r22
    156a:	8b a3       	std	Y+35, r24	; 0x23
    156c:	9c a3       	std	Y+36, r25	; 0x24
    156e:	ad a3       	std	Y+37, r26	; 0x25
    1570:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1572:	6b a1       	ldd	r22, Y+35	; 0x23
    1574:	7c a1       	ldd	r23, Y+36	; 0x24
    1576:	8d a1       	ldd	r24, Y+37	; 0x25
    1578:	9e a1       	ldd	r25, Y+38	; 0x26
    157a:	20 e0       	ldi	r18, 0x00	; 0
    157c:	30 e0       	ldi	r19, 0x00	; 0
    157e:	40 e8       	ldi	r20, 0x80	; 128
    1580:	5f e3       	ldi	r21, 0x3F	; 63
    1582:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1586:	88 23       	and	r24, r24
    1588:	2c f4       	brge	.+10     	; 0x1594 <stepper_rotate_anti_cw_full_step+0x8e>
		__ticks = 1;
    158a:	81 e0       	ldi	r24, 0x01	; 1
    158c:	90 e0       	ldi	r25, 0x00	; 0
    158e:	9a a3       	std	Y+34, r25	; 0x22
    1590:	89 a3       	std	Y+33, r24	; 0x21
    1592:	3f c0       	rjmp	.+126    	; 0x1612 <stepper_rotate_anti_cw_full_step+0x10c>
	else if (__tmp > 65535)
    1594:	6b a1       	ldd	r22, Y+35	; 0x23
    1596:	7c a1       	ldd	r23, Y+36	; 0x24
    1598:	8d a1       	ldd	r24, Y+37	; 0x25
    159a:	9e a1       	ldd	r25, Y+38	; 0x26
    159c:	20 e0       	ldi	r18, 0x00	; 0
    159e:	3f ef       	ldi	r19, 0xFF	; 255
    15a0:	4f e7       	ldi	r20, 0x7F	; 127
    15a2:	57 e4       	ldi	r21, 0x47	; 71
    15a4:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    15a8:	18 16       	cp	r1, r24
    15aa:	4c f5       	brge	.+82     	; 0x15fe <stepper_rotate_anti_cw_full_step+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    15ac:	6f a1       	ldd	r22, Y+39	; 0x27
    15ae:	78 a5       	ldd	r23, Y+40	; 0x28
    15b0:	89 a5       	ldd	r24, Y+41	; 0x29
    15b2:	9a a5       	ldd	r25, Y+42	; 0x2a
    15b4:	20 e0       	ldi	r18, 0x00	; 0
    15b6:	30 e0       	ldi	r19, 0x00	; 0
    15b8:	40 e2       	ldi	r20, 0x20	; 32
    15ba:	51 e4       	ldi	r21, 0x41	; 65
    15bc:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    15c0:	dc 01       	movw	r26, r24
    15c2:	cb 01       	movw	r24, r22
    15c4:	bc 01       	movw	r22, r24
    15c6:	cd 01       	movw	r24, r26
    15c8:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    15cc:	dc 01       	movw	r26, r24
    15ce:	cb 01       	movw	r24, r22
    15d0:	9a a3       	std	Y+34, r25	; 0x22
    15d2:	89 a3       	std	Y+33, r24	; 0x21
    15d4:	0f c0       	rjmp	.+30     	; 0x15f4 <stepper_rotate_anti_cw_full_step+0xee>
    15d6:	88 ec       	ldi	r24, 0xC8	; 200
    15d8:	90 e0       	ldi	r25, 0x00	; 0
    15da:	98 a3       	std	Y+32, r25	; 0x20
    15dc:	8f 8f       	std	Y+31, r24	; 0x1f
    15de:	8f 8d       	ldd	r24, Y+31	; 0x1f
    15e0:	98 a1       	ldd	r25, Y+32	; 0x20
    15e2:	01 97       	sbiw	r24, 0x01	; 1
    15e4:	f1 f7       	brne	.-4      	; 0x15e2 <stepper_rotate_anti_cw_full_step+0xdc>
    15e6:	98 a3       	std	Y+32, r25	; 0x20
    15e8:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    15ea:	89 a1       	ldd	r24, Y+33	; 0x21
    15ec:	9a a1       	ldd	r25, Y+34	; 0x22
    15ee:	01 97       	sbiw	r24, 0x01	; 1
    15f0:	9a a3       	std	Y+34, r25	; 0x22
    15f2:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    15f4:	89 a1       	ldd	r24, Y+33	; 0x21
    15f6:	9a a1       	ldd	r25, Y+34	; 0x22
    15f8:	00 97       	sbiw	r24, 0x00	; 0
    15fa:	69 f7       	brne	.-38     	; 0x15d6 <stepper_rotate_anti_cw_full_step+0xd0>
    15fc:	14 c0       	rjmp	.+40     	; 0x1626 <stepper_rotate_anti_cw_full_step+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    15fe:	6b a1       	ldd	r22, Y+35	; 0x23
    1600:	7c a1       	ldd	r23, Y+36	; 0x24
    1602:	8d a1       	ldd	r24, Y+37	; 0x25
    1604:	9e a1       	ldd	r25, Y+38	; 0x26
    1606:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    160a:	dc 01       	movw	r26, r24
    160c:	cb 01       	movw	r24, r22
    160e:	9a a3       	std	Y+34, r25	; 0x22
    1610:	89 a3       	std	Y+33, r24	; 0x21
    1612:	89 a1       	ldd	r24, Y+33	; 0x21
    1614:	9a a1       	ldd	r25, Y+34	; 0x22
    1616:	9e 8f       	std	Y+30, r25	; 0x1e
    1618:	8d 8f       	std	Y+29, r24	; 0x1d
    161a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    161c:	9e 8d       	ldd	r25, Y+30	; 0x1e
    161e:	01 97       	sbiw	r24, 0x01	; 1
    1620:	f1 f7       	brne	.-4      	; 0x161e <stepper_rotate_anti_cw_full_step+0x118>
    1622:	9e 8f       	std	Y+30, r25	; 0x1e
    1624:	8d 8f       	std	Y+29, r24	; 0x1d
_delay_ms(10);//time= 1/100
	    DIO_set_pin_value(stepper_port,coil_orange,DIO_Low);
    1626:	83 e0       	ldi	r24, 0x03	; 3
    1628:	63 e0       	ldi	r22, 0x03	; 3
    162a:	40 e0       	ldi	r20, 0x00	; 0
    162c:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
		DIO_set_pin_value(stepper_port,coil_yellow,DIO_High);
    1630:	83 e0       	ldi	r24, 0x03	; 3
    1632:	62 e0       	ldi	r22, 0x02	; 2
    1634:	41 e0       	ldi	r20, 0x01	; 1
    1636:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
		DIO_set_pin_value(stepper_port,coil_pink,DIO_Low);
    163a:	83 e0       	ldi	r24, 0x03	; 3
    163c:	61 e0       	ldi	r22, 0x01	; 1
    163e:	40 e0       	ldi	r20, 0x00	; 0
    1640:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
		DIO_set_pin_value(stepper_port,coil_blue,DIO_Low);
    1644:	83 e0       	ldi	r24, 0x03	; 3
    1646:	60 e0       	ldi	r22, 0x00	; 0
    1648:	40 e0       	ldi	r20, 0x00	; 0
    164a:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
    164e:	80 e0       	ldi	r24, 0x00	; 0
    1650:	90 e0       	ldi	r25, 0x00	; 0
    1652:	a0 e2       	ldi	r26, 0x20	; 32
    1654:	b1 e4       	ldi	r27, 0x41	; 65
    1656:	89 8f       	std	Y+25, r24	; 0x19
    1658:	9a 8f       	std	Y+26, r25	; 0x1a
    165a:	ab 8f       	std	Y+27, r26	; 0x1b
    165c:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    165e:	69 8d       	ldd	r22, Y+25	; 0x19
    1660:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1662:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1664:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1666:	20 e0       	ldi	r18, 0x00	; 0
    1668:	30 e0       	ldi	r19, 0x00	; 0
    166a:	4a ef       	ldi	r20, 0xFA	; 250
    166c:	54 e4       	ldi	r21, 0x44	; 68
    166e:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1672:	dc 01       	movw	r26, r24
    1674:	cb 01       	movw	r24, r22
    1676:	8d 8b       	std	Y+21, r24	; 0x15
    1678:	9e 8b       	std	Y+22, r25	; 0x16
    167a:	af 8b       	std	Y+23, r26	; 0x17
    167c:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    167e:	6d 89       	ldd	r22, Y+21	; 0x15
    1680:	7e 89       	ldd	r23, Y+22	; 0x16
    1682:	8f 89       	ldd	r24, Y+23	; 0x17
    1684:	98 8d       	ldd	r25, Y+24	; 0x18
    1686:	20 e0       	ldi	r18, 0x00	; 0
    1688:	30 e0       	ldi	r19, 0x00	; 0
    168a:	40 e8       	ldi	r20, 0x80	; 128
    168c:	5f e3       	ldi	r21, 0x3F	; 63
    168e:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1692:	88 23       	and	r24, r24
    1694:	2c f4       	brge	.+10     	; 0x16a0 <stepper_rotate_anti_cw_full_step+0x19a>
		__ticks = 1;
    1696:	81 e0       	ldi	r24, 0x01	; 1
    1698:	90 e0       	ldi	r25, 0x00	; 0
    169a:	9c 8b       	std	Y+20, r25	; 0x14
    169c:	8b 8b       	std	Y+19, r24	; 0x13
    169e:	3f c0       	rjmp	.+126    	; 0x171e <stepper_rotate_anti_cw_full_step+0x218>
	else if (__tmp > 65535)
    16a0:	6d 89       	ldd	r22, Y+21	; 0x15
    16a2:	7e 89       	ldd	r23, Y+22	; 0x16
    16a4:	8f 89       	ldd	r24, Y+23	; 0x17
    16a6:	98 8d       	ldd	r25, Y+24	; 0x18
    16a8:	20 e0       	ldi	r18, 0x00	; 0
    16aa:	3f ef       	ldi	r19, 0xFF	; 255
    16ac:	4f e7       	ldi	r20, 0x7F	; 127
    16ae:	57 e4       	ldi	r21, 0x47	; 71
    16b0:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    16b4:	18 16       	cp	r1, r24
    16b6:	4c f5       	brge	.+82     	; 0x170a <stepper_rotate_anti_cw_full_step+0x204>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    16b8:	69 8d       	ldd	r22, Y+25	; 0x19
    16ba:	7a 8d       	ldd	r23, Y+26	; 0x1a
    16bc:	8b 8d       	ldd	r24, Y+27	; 0x1b
    16be:	9c 8d       	ldd	r25, Y+28	; 0x1c
    16c0:	20 e0       	ldi	r18, 0x00	; 0
    16c2:	30 e0       	ldi	r19, 0x00	; 0
    16c4:	40 e2       	ldi	r20, 0x20	; 32
    16c6:	51 e4       	ldi	r21, 0x41	; 65
    16c8:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    16cc:	dc 01       	movw	r26, r24
    16ce:	cb 01       	movw	r24, r22
    16d0:	bc 01       	movw	r22, r24
    16d2:	cd 01       	movw	r24, r26
    16d4:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    16d8:	dc 01       	movw	r26, r24
    16da:	cb 01       	movw	r24, r22
    16dc:	9c 8b       	std	Y+20, r25	; 0x14
    16de:	8b 8b       	std	Y+19, r24	; 0x13
    16e0:	0f c0       	rjmp	.+30     	; 0x1700 <stepper_rotate_anti_cw_full_step+0x1fa>
    16e2:	88 ec       	ldi	r24, 0xC8	; 200
    16e4:	90 e0       	ldi	r25, 0x00	; 0
    16e6:	9a 8b       	std	Y+18, r25	; 0x12
    16e8:	89 8b       	std	Y+17, r24	; 0x11
    16ea:	89 89       	ldd	r24, Y+17	; 0x11
    16ec:	9a 89       	ldd	r25, Y+18	; 0x12
    16ee:	01 97       	sbiw	r24, 0x01	; 1
    16f0:	f1 f7       	brne	.-4      	; 0x16ee <stepper_rotate_anti_cw_full_step+0x1e8>
    16f2:	9a 8b       	std	Y+18, r25	; 0x12
    16f4:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    16f6:	8b 89       	ldd	r24, Y+19	; 0x13
    16f8:	9c 89       	ldd	r25, Y+20	; 0x14
    16fa:	01 97       	sbiw	r24, 0x01	; 1
    16fc:	9c 8b       	std	Y+20, r25	; 0x14
    16fe:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1700:	8b 89       	ldd	r24, Y+19	; 0x13
    1702:	9c 89       	ldd	r25, Y+20	; 0x14
    1704:	00 97       	sbiw	r24, 0x00	; 0
    1706:	69 f7       	brne	.-38     	; 0x16e2 <stepper_rotate_anti_cw_full_step+0x1dc>
    1708:	14 c0       	rjmp	.+40     	; 0x1732 <stepper_rotate_anti_cw_full_step+0x22c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    170a:	6d 89       	ldd	r22, Y+21	; 0x15
    170c:	7e 89       	ldd	r23, Y+22	; 0x16
    170e:	8f 89       	ldd	r24, Y+23	; 0x17
    1710:	98 8d       	ldd	r25, Y+24	; 0x18
    1712:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1716:	dc 01       	movw	r26, r24
    1718:	cb 01       	movw	r24, r22
    171a:	9c 8b       	std	Y+20, r25	; 0x14
    171c:	8b 8b       	std	Y+19, r24	; 0x13
    171e:	8b 89       	ldd	r24, Y+19	; 0x13
    1720:	9c 89       	ldd	r25, Y+20	; 0x14
    1722:	98 8b       	std	Y+16, r25	; 0x10
    1724:	8f 87       	std	Y+15, r24	; 0x0f
    1726:	8f 85       	ldd	r24, Y+15	; 0x0f
    1728:	98 89       	ldd	r25, Y+16	; 0x10
    172a:	01 97       	sbiw	r24, 0x01	; 1
    172c:	f1 f7       	brne	.-4      	; 0x172a <stepper_rotate_anti_cw_full_step+0x224>
    172e:	98 8b       	std	Y+16, r25	; 0x10
    1730:	8f 87       	std	Y+15, r24	; 0x0f
		_delay_ms(10);//time= 1/100

	    DIO_set_pin_value(stepper_port,coil_orange,DIO_Low);
    1732:	83 e0       	ldi	r24, 0x03	; 3
    1734:	63 e0       	ldi	r22, 0x03	; 3
    1736:	40 e0       	ldi	r20, 0x00	; 0
    1738:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
		DIO_set_pin_value(stepper_port,coil_yellow,DIO_Low);
    173c:	83 e0       	ldi	r24, 0x03	; 3
    173e:	62 e0       	ldi	r22, 0x02	; 2
    1740:	40 e0       	ldi	r20, 0x00	; 0
    1742:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
		DIO_set_pin_value(stepper_port,coil_pink,DIO_High);
    1746:	83 e0       	ldi	r24, 0x03	; 3
    1748:	61 e0       	ldi	r22, 0x01	; 1
    174a:	41 e0       	ldi	r20, 0x01	; 1
    174c:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
		DIO_set_pin_value(stepper_port,coil_blue,DIO_Low);
    1750:	83 e0       	ldi	r24, 0x03	; 3
    1752:	60 e0       	ldi	r22, 0x00	; 0
    1754:	40 e0       	ldi	r20, 0x00	; 0
    1756:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
    175a:	80 e0       	ldi	r24, 0x00	; 0
    175c:	90 e0       	ldi	r25, 0x00	; 0
    175e:	a0 e2       	ldi	r26, 0x20	; 32
    1760:	b1 e4       	ldi	r27, 0x41	; 65
    1762:	8b 87       	std	Y+11, r24	; 0x0b
    1764:	9c 87       	std	Y+12, r25	; 0x0c
    1766:	ad 87       	std	Y+13, r26	; 0x0d
    1768:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    176a:	6b 85       	ldd	r22, Y+11	; 0x0b
    176c:	7c 85       	ldd	r23, Y+12	; 0x0c
    176e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1770:	9e 85       	ldd	r25, Y+14	; 0x0e
    1772:	20 e0       	ldi	r18, 0x00	; 0
    1774:	30 e0       	ldi	r19, 0x00	; 0
    1776:	4a ef       	ldi	r20, 0xFA	; 250
    1778:	54 e4       	ldi	r21, 0x44	; 68
    177a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    177e:	dc 01       	movw	r26, r24
    1780:	cb 01       	movw	r24, r22
    1782:	8f 83       	std	Y+7, r24	; 0x07
    1784:	98 87       	std	Y+8, r25	; 0x08
    1786:	a9 87       	std	Y+9, r26	; 0x09
    1788:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    178a:	6f 81       	ldd	r22, Y+7	; 0x07
    178c:	78 85       	ldd	r23, Y+8	; 0x08
    178e:	89 85       	ldd	r24, Y+9	; 0x09
    1790:	9a 85       	ldd	r25, Y+10	; 0x0a
    1792:	20 e0       	ldi	r18, 0x00	; 0
    1794:	30 e0       	ldi	r19, 0x00	; 0
    1796:	40 e8       	ldi	r20, 0x80	; 128
    1798:	5f e3       	ldi	r21, 0x3F	; 63
    179a:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    179e:	88 23       	and	r24, r24
    17a0:	2c f4       	brge	.+10     	; 0x17ac <stepper_rotate_anti_cw_full_step+0x2a6>
		__ticks = 1;
    17a2:	81 e0       	ldi	r24, 0x01	; 1
    17a4:	90 e0       	ldi	r25, 0x00	; 0
    17a6:	9e 83       	std	Y+6, r25	; 0x06
    17a8:	8d 83       	std	Y+5, r24	; 0x05
    17aa:	3f c0       	rjmp	.+126    	; 0x182a <stepper_rotate_anti_cw_full_step+0x324>
	else if (__tmp > 65535)
    17ac:	6f 81       	ldd	r22, Y+7	; 0x07
    17ae:	78 85       	ldd	r23, Y+8	; 0x08
    17b0:	89 85       	ldd	r24, Y+9	; 0x09
    17b2:	9a 85       	ldd	r25, Y+10	; 0x0a
    17b4:	20 e0       	ldi	r18, 0x00	; 0
    17b6:	3f ef       	ldi	r19, 0xFF	; 255
    17b8:	4f e7       	ldi	r20, 0x7F	; 127
    17ba:	57 e4       	ldi	r21, 0x47	; 71
    17bc:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    17c0:	18 16       	cp	r1, r24
    17c2:	4c f5       	brge	.+82     	; 0x1816 <stepper_rotate_anti_cw_full_step+0x310>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    17c4:	6b 85       	ldd	r22, Y+11	; 0x0b
    17c6:	7c 85       	ldd	r23, Y+12	; 0x0c
    17c8:	8d 85       	ldd	r24, Y+13	; 0x0d
    17ca:	9e 85       	ldd	r25, Y+14	; 0x0e
    17cc:	20 e0       	ldi	r18, 0x00	; 0
    17ce:	30 e0       	ldi	r19, 0x00	; 0
    17d0:	40 e2       	ldi	r20, 0x20	; 32
    17d2:	51 e4       	ldi	r21, 0x41	; 65
    17d4:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    17d8:	dc 01       	movw	r26, r24
    17da:	cb 01       	movw	r24, r22
    17dc:	bc 01       	movw	r22, r24
    17de:	cd 01       	movw	r24, r26
    17e0:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    17e4:	dc 01       	movw	r26, r24
    17e6:	cb 01       	movw	r24, r22
    17e8:	9e 83       	std	Y+6, r25	; 0x06
    17ea:	8d 83       	std	Y+5, r24	; 0x05
    17ec:	0f c0       	rjmp	.+30     	; 0x180c <stepper_rotate_anti_cw_full_step+0x306>
    17ee:	88 ec       	ldi	r24, 0xC8	; 200
    17f0:	90 e0       	ldi	r25, 0x00	; 0
    17f2:	9c 83       	std	Y+4, r25	; 0x04
    17f4:	8b 83       	std	Y+3, r24	; 0x03
    17f6:	8b 81       	ldd	r24, Y+3	; 0x03
    17f8:	9c 81       	ldd	r25, Y+4	; 0x04
    17fa:	01 97       	sbiw	r24, 0x01	; 1
    17fc:	f1 f7       	brne	.-4      	; 0x17fa <stepper_rotate_anti_cw_full_step+0x2f4>
    17fe:	9c 83       	std	Y+4, r25	; 0x04
    1800:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1802:	8d 81       	ldd	r24, Y+5	; 0x05
    1804:	9e 81       	ldd	r25, Y+6	; 0x06
    1806:	01 97       	sbiw	r24, 0x01	; 1
    1808:	9e 83       	std	Y+6, r25	; 0x06
    180a:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    180c:	8d 81       	ldd	r24, Y+5	; 0x05
    180e:	9e 81       	ldd	r25, Y+6	; 0x06
    1810:	00 97       	sbiw	r24, 0x00	; 0
    1812:	69 f7       	brne	.-38     	; 0x17ee <stepper_rotate_anti_cw_full_step+0x2e8>
    1814:	14 c0       	rjmp	.+40     	; 0x183e <stepper_rotate_anti_cw_full_step+0x338>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1816:	6f 81       	ldd	r22, Y+7	; 0x07
    1818:	78 85       	ldd	r23, Y+8	; 0x08
    181a:	89 85       	ldd	r24, Y+9	; 0x09
    181c:	9a 85       	ldd	r25, Y+10	; 0x0a
    181e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1822:	dc 01       	movw	r26, r24
    1824:	cb 01       	movw	r24, r22
    1826:	9e 83       	std	Y+6, r25	; 0x06
    1828:	8d 83       	std	Y+5, r24	; 0x05
    182a:	8d 81       	ldd	r24, Y+5	; 0x05
    182c:	9e 81       	ldd	r25, Y+6	; 0x06
    182e:	9a 83       	std	Y+2, r25	; 0x02
    1830:	89 83       	std	Y+1, r24	; 0x01
    1832:	89 81       	ldd	r24, Y+1	; 0x01
    1834:	9a 81       	ldd	r25, Y+2	; 0x02
    1836:	01 97       	sbiw	r24, 0x01	; 1
    1838:	f1 f7       	brne	.-4      	; 0x1836 <stepper_rotate_anti_cw_full_step+0x330>
    183a:	9a 83       	std	Y+2, r25	; 0x02
    183c:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(10);//time= 1/100

	    DIO_set_pin_value(stepper_port,coil_orange,DIO_Low);
    183e:	83 e0       	ldi	r24, 0x03	; 3
    1840:	63 e0       	ldi	r22, 0x03	; 3
    1842:	40 e0       	ldi	r20, 0x00	; 0
    1844:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
		DIO_set_pin_value(stepper_port,coil_yellow,DIO_Low);
    1848:	83 e0       	ldi	r24, 0x03	; 3
    184a:	62 e0       	ldi	r22, 0x02	; 2
    184c:	40 e0       	ldi	r20, 0x00	; 0
    184e:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
		DIO_set_pin_value(stepper_port,coil_pink,DIO_Low);
    1852:	83 e0       	ldi	r24, 0x03	; 3
    1854:	61 e0       	ldi	r22, 0x01	; 1
    1856:	40 e0       	ldi	r20, 0x00	; 0
    1858:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
		DIO_set_pin_value(stepper_port,coil_blue,DIO_High);
    185c:	83 e0       	ldi	r24, 0x03	; 3
    185e:	60 e0       	ldi	r22, 0x00	; 0
    1860:	41 e0       	ldi	r20, 0x01	; 1
    1862:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
}
    1866:	aa 96       	adiw	r28, 0x2a	; 42
    1868:	0f b6       	in	r0, 0x3f	; 63
    186a:	f8 94       	cli
    186c:	de bf       	out	0x3e, r29	; 62
    186e:	0f be       	out	0x3f, r0	; 63
    1870:	cd bf       	out	0x3d, r28	; 61
    1872:	cf 91       	pop	r28
    1874:	df 91       	pop	r29
    1876:	08 95       	ret

00001878 <stepper_rotate_cw_half_step>:


void stepper_rotate_cw_half_step(void)//cw clock wise
{
    1878:	0f 93       	push	r16
    187a:	1f 93       	push	r17
    187c:	df 93       	push	r29
    187e:	cf 93       	push	r28
    1880:	cd b7       	in	r28, 0x3d	; 61
    1882:	de b7       	in	r29, 0x3e	; 62
    1884:	c2 56       	subi	r28, 0x62	; 98
    1886:	d0 40       	sbci	r29, 0x00	; 0
    1888:	0f b6       	in	r0, 0x3f	; 63
    188a:	f8 94       	cli
    188c:	de bf       	out	0x3e, r29	; 62
    188e:	0f be       	out	0x3f, r0	; 63
    1890:	cd bf       	out	0x3d, r28	; 61
	DIO_set_pin_value(stepper_port,coil_blue,DIO_High);
    1892:	83 e0       	ldi	r24, 0x03	; 3
    1894:	60 e0       	ldi	r22, 0x00	; 0
    1896:	41 e0       	ldi	r20, 0x01	; 1
    1898:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
	DIO_set_pin_value(stepper_port,coil_pink,DIO_Low);
    189c:	83 e0       	ldi	r24, 0x03	; 3
    189e:	61 e0       	ldi	r22, 0x01	; 1
    18a0:	40 e0       	ldi	r20, 0x00	; 0
    18a2:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
	DIO_set_pin_value(stepper_port,coil_yellow,DIO_Low);
    18a6:	83 e0       	ldi	r24, 0x03	; 3
    18a8:	62 e0       	ldi	r22, 0x02	; 2
    18aa:	40 e0       	ldi	r20, 0x00	; 0
    18ac:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
	DIO_set_pin_value(stepper_port,coil_orange,DIO_Low);
    18b0:	83 e0       	ldi	r24, 0x03	; 3
    18b2:	63 e0       	ldi	r22, 0x03	; 3
    18b4:	40 e0       	ldi	r20, 0x00	; 0
    18b6:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
    18ba:	fe 01       	movw	r30, r28
    18bc:	e1 5a       	subi	r30, 0xA1	; 161
    18be:	ff 4f       	sbci	r31, 0xFF	; 255
    18c0:	80 e0       	ldi	r24, 0x00	; 0
    18c2:	90 e0       	ldi	r25, 0x00	; 0
    18c4:	a0 e2       	ldi	r26, 0x20	; 32
    18c6:	b1 e4       	ldi	r27, 0x41	; 65
    18c8:	80 83       	st	Z, r24
    18ca:	91 83       	std	Z+1, r25	; 0x01
    18cc:	a2 83       	std	Z+2, r26	; 0x02
    18ce:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    18d0:	8e 01       	movw	r16, r28
    18d2:	05 5a       	subi	r16, 0xA5	; 165
    18d4:	1f 4f       	sbci	r17, 0xFF	; 255
    18d6:	fe 01       	movw	r30, r28
    18d8:	e1 5a       	subi	r30, 0xA1	; 161
    18da:	ff 4f       	sbci	r31, 0xFF	; 255
    18dc:	60 81       	ld	r22, Z
    18de:	71 81       	ldd	r23, Z+1	; 0x01
    18e0:	82 81       	ldd	r24, Z+2	; 0x02
    18e2:	93 81       	ldd	r25, Z+3	; 0x03
    18e4:	20 e0       	ldi	r18, 0x00	; 0
    18e6:	30 e0       	ldi	r19, 0x00	; 0
    18e8:	4a ef       	ldi	r20, 0xFA	; 250
    18ea:	54 e4       	ldi	r21, 0x44	; 68
    18ec:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    18f0:	dc 01       	movw	r26, r24
    18f2:	cb 01       	movw	r24, r22
    18f4:	f8 01       	movw	r30, r16
    18f6:	80 83       	st	Z, r24
    18f8:	91 83       	std	Z+1, r25	; 0x01
    18fa:	a2 83       	std	Z+2, r26	; 0x02
    18fc:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    18fe:	fe 01       	movw	r30, r28
    1900:	e5 5a       	subi	r30, 0xA5	; 165
    1902:	ff 4f       	sbci	r31, 0xFF	; 255
    1904:	60 81       	ld	r22, Z
    1906:	71 81       	ldd	r23, Z+1	; 0x01
    1908:	82 81       	ldd	r24, Z+2	; 0x02
    190a:	93 81       	ldd	r25, Z+3	; 0x03
    190c:	20 e0       	ldi	r18, 0x00	; 0
    190e:	30 e0       	ldi	r19, 0x00	; 0
    1910:	40 e8       	ldi	r20, 0x80	; 128
    1912:	5f e3       	ldi	r21, 0x3F	; 63
    1914:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1918:	88 23       	and	r24, r24
    191a:	44 f4       	brge	.+16     	; 0x192c <stepper_rotate_cw_half_step+0xb4>
		__ticks = 1;
    191c:	fe 01       	movw	r30, r28
    191e:	e7 5a       	subi	r30, 0xA7	; 167
    1920:	ff 4f       	sbci	r31, 0xFF	; 255
    1922:	81 e0       	ldi	r24, 0x01	; 1
    1924:	90 e0       	ldi	r25, 0x00	; 0
    1926:	91 83       	std	Z+1, r25	; 0x01
    1928:	80 83       	st	Z, r24
    192a:	64 c0       	rjmp	.+200    	; 0x19f4 <stepper_rotate_cw_half_step+0x17c>
	else if (__tmp > 65535)
    192c:	fe 01       	movw	r30, r28
    192e:	e5 5a       	subi	r30, 0xA5	; 165
    1930:	ff 4f       	sbci	r31, 0xFF	; 255
    1932:	60 81       	ld	r22, Z
    1934:	71 81       	ldd	r23, Z+1	; 0x01
    1936:	82 81       	ldd	r24, Z+2	; 0x02
    1938:	93 81       	ldd	r25, Z+3	; 0x03
    193a:	20 e0       	ldi	r18, 0x00	; 0
    193c:	3f ef       	ldi	r19, 0xFF	; 255
    193e:	4f e7       	ldi	r20, 0x7F	; 127
    1940:	57 e4       	ldi	r21, 0x47	; 71
    1942:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1946:	18 16       	cp	r1, r24
    1948:	0c f0       	brlt	.+2      	; 0x194c <stepper_rotate_cw_half_step+0xd4>
    194a:	43 c0       	rjmp	.+134    	; 0x19d2 <stepper_rotate_cw_half_step+0x15a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    194c:	fe 01       	movw	r30, r28
    194e:	e1 5a       	subi	r30, 0xA1	; 161
    1950:	ff 4f       	sbci	r31, 0xFF	; 255
    1952:	60 81       	ld	r22, Z
    1954:	71 81       	ldd	r23, Z+1	; 0x01
    1956:	82 81       	ldd	r24, Z+2	; 0x02
    1958:	93 81       	ldd	r25, Z+3	; 0x03
    195a:	20 e0       	ldi	r18, 0x00	; 0
    195c:	30 e0       	ldi	r19, 0x00	; 0
    195e:	40 e2       	ldi	r20, 0x20	; 32
    1960:	51 e4       	ldi	r21, 0x41	; 65
    1962:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1966:	dc 01       	movw	r26, r24
    1968:	cb 01       	movw	r24, r22
    196a:	8e 01       	movw	r16, r28
    196c:	07 5a       	subi	r16, 0xA7	; 167
    196e:	1f 4f       	sbci	r17, 0xFF	; 255
    1970:	bc 01       	movw	r22, r24
    1972:	cd 01       	movw	r24, r26
    1974:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1978:	dc 01       	movw	r26, r24
    197a:	cb 01       	movw	r24, r22
    197c:	f8 01       	movw	r30, r16
    197e:	91 83       	std	Z+1, r25	; 0x01
    1980:	80 83       	st	Z, r24
    1982:	1f c0       	rjmp	.+62     	; 0x19c2 <stepper_rotate_cw_half_step+0x14a>
    1984:	fe 01       	movw	r30, r28
    1986:	e9 5a       	subi	r30, 0xA9	; 169
    1988:	ff 4f       	sbci	r31, 0xFF	; 255
    198a:	88 ec       	ldi	r24, 0xC8	; 200
    198c:	90 e0       	ldi	r25, 0x00	; 0
    198e:	91 83       	std	Z+1, r25	; 0x01
    1990:	80 83       	st	Z, r24
    1992:	fe 01       	movw	r30, r28
    1994:	e9 5a       	subi	r30, 0xA9	; 169
    1996:	ff 4f       	sbci	r31, 0xFF	; 255
    1998:	80 81       	ld	r24, Z
    199a:	91 81       	ldd	r25, Z+1	; 0x01
    199c:	01 97       	sbiw	r24, 0x01	; 1
    199e:	f1 f7       	brne	.-4      	; 0x199c <stepper_rotate_cw_half_step+0x124>
    19a0:	fe 01       	movw	r30, r28
    19a2:	e9 5a       	subi	r30, 0xA9	; 169
    19a4:	ff 4f       	sbci	r31, 0xFF	; 255
    19a6:	91 83       	std	Z+1, r25	; 0x01
    19a8:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    19aa:	de 01       	movw	r26, r28
    19ac:	a7 5a       	subi	r26, 0xA7	; 167
    19ae:	bf 4f       	sbci	r27, 0xFF	; 255
    19b0:	fe 01       	movw	r30, r28
    19b2:	e7 5a       	subi	r30, 0xA7	; 167
    19b4:	ff 4f       	sbci	r31, 0xFF	; 255
    19b6:	80 81       	ld	r24, Z
    19b8:	91 81       	ldd	r25, Z+1	; 0x01
    19ba:	01 97       	sbiw	r24, 0x01	; 1
    19bc:	11 96       	adiw	r26, 0x01	; 1
    19be:	9c 93       	st	X, r25
    19c0:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    19c2:	fe 01       	movw	r30, r28
    19c4:	e7 5a       	subi	r30, 0xA7	; 167
    19c6:	ff 4f       	sbci	r31, 0xFF	; 255
    19c8:	80 81       	ld	r24, Z
    19ca:	91 81       	ldd	r25, Z+1	; 0x01
    19cc:	00 97       	sbiw	r24, 0x00	; 0
    19ce:	d1 f6       	brne	.-76     	; 0x1984 <stepper_rotate_cw_half_step+0x10c>
    19d0:	27 c0       	rjmp	.+78     	; 0x1a20 <stepper_rotate_cw_half_step+0x1a8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    19d2:	8e 01       	movw	r16, r28
    19d4:	07 5a       	subi	r16, 0xA7	; 167
    19d6:	1f 4f       	sbci	r17, 0xFF	; 255
    19d8:	fe 01       	movw	r30, r28
    19da:	e5 5a       	subi	r30, 0xA5	; 165
    19dc:	ff 4f       	sbci	r31, 0xFF	; 255
    19de:	60 81       	ld	r22, Z
    19e0:	71 81       	ldd	r23, Z+1	; 0x01
    19e2:	82 81       	ldd	r24, Z+2	; 0x02
    19e4:	93 81       	ldd	r25, Z+3	; 0x03
    19e6:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    19ea:	dc 01       	movw	r26, r24
    19ec:	cb 01       	movw	r24, r22
    19ee:	f8 01       	movw	r30, r16
    19f0:	91 83       	std	Z+1, r25	; 0x01
    19f2:	80 83       	st	Z, r24
    19f4:	de 01       	movw	r26, r28
    19f6:	ab 5a       	subi	r26, 0xAB	; 171
    19f8:	bf 4f       	sbci	r27, 0xFF	; 255
    19fa:	fe 01       	movw	r30, r28
    19fc:	e7 5a       	subi	r30, 0xA7	; 167
    19fe:	ff 4f       	sbci	r31, 0xFF	; 255
    1a00:	80 81       	ld	r24, Z
    1a02:	91 81       	ldd	r25, Z+1	; 0x01
    1a04:	8d 93       	st	X+, r24
    1a06:	9c 93       	st	X, r25
    1a08:	fe 01       	movw	r30, r28
    1a0a:	eb 5a       	subi	r30, 0xAB	; 171
    1a0c:	ff 4f       	sbci	r31, 0xFF	; 255
    1a0e:	80 81       	ld	r24, Z
    1a10:	91 81       	ldd	r25, Z+1	; 0x01
    1a12:	01 97       	sbiw	r24, 0x01	; 1
    1a14:	f1 f7       	brne	.-4      	; 0x1a12 <stepper_rotate_cw_half_step+0x19a>
    1a16:	fe 01       	movw	r30, r28
    1a18:	eb 5a       	subi	r30, 0xAB	; 171
    1a1a:	ff 4f       	sbci	r31, 0xFF	; 255
    1a1c:	91 83       	std	Z+1, r25	; 0x01
    1a1e:	80 83       	st	Z, r24
_delay_ms(10);//time= 1/100
	    DIO_set_pin_value(stepper_port,coil_blue,DIO_High);
    1a20:	83 e0       	ldi	r24, 0x03	; 3
    1a22:	60 e0       	ldi	r22, 0x00	; 0
    1a24:	41 e0       	ldi	r20, 0x01	; 1
    1a26:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
		DIO_set_pin_value(stepper_port,coil_pink,DIO_High);
    1a2a:	83 e0       	ldi	r24, 0x03	; 3
    1a2c:	61 e0       	ldi	r22, 0x01	; 1
    1a2e:	41 e0       	ldi	r20, 0x01	; 1
    1a30:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
		DIO_set_pin_value(stepper_port,coil_yellow,DIO_Low);
    1a34:	83 e0       	ldi	r24, 0x03	; 3
    1a36:	62 e0       	ldi	r22, 0x02	; 2
    1a38:	40 e0       	ldi	r20, 0x00	; 0
    1a3a:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
		DIO_set_pin_value(stepper_port,coil_orange,DIO_Low);
    1a3e:	83 e0       	ldi	r24, 0x03	; 3
    1a40:	63 e0       	ldi	r22, 0x03	; 3
    1a42:	40 e0       	ldi	r20, 0x00	; 0
    1a44:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
    1a48:	fe 01       	movw	r30, r28
    1a4a:	ef 5a       	subi	r30, 0xAF	; 175
    1a4c:	ff 4f       	sbci	r31, 0xFF	; 255
    1a4e:	80 e0       	ldi	r24, 0x00	; 0
    1a50:	90 e0       	ldi	r25, 0x00	; 0
    1a52:	a0 e2       	ldi	r26, 0x20	; 32
    1a54:	b1 e4       	ldi	r27, 0x41	; 65
    1a56:	80 83       	st	Z, r24
    1a58:	91 83       	std	Z+1, r25	; 0x01
    1a5a:	a2 83       	std	Z+2, r26	; 0x02
    1a5c:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1a5e:	8e 01       	movw	r16, r28
    1a60:	03 5b       	subi	r16, 0xB3	; 179
    1a62:	1f 4f       	sbci	r17, 0xFF	; 255
    1a64:	fe 01       	movw	r30, r28
    1a66:	ef 5a       	subi	r30, 0xAF	; 175
    1a68:	ff 4f       	sbci	r31, 0xFF	; 255
    1a6a:	60 81       	ld	r22, Z
    1a6c:	71 81       	ldd	r23, Z+1	; 0x01
    1a6e:	82 81       	ldd	r24, Z+2	; 0x02
    1a70:	93 81       	ldd	r25, Z+3	; 0x03
    1a72:	20 e0       	ldi	r18, 0x00	; 0
    1a74:	30 e0       	ldi	r19, 0x00	; 0
    1a76:	4a ef       	ldi	r20, 0xFA	; 250
    1a78:	54 e4       	ldi	r21, 0x44	; 68
    1a7a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1a7e:	dc 01       	movw	r26, r24
    1a80:	cb 01       	movw	r24, r22
    1a82:	f8 01       	movw	r30, r16
    1a84:	80 83       	st	Z, r24
    1a86:	91 83       	std	Z+1, r25	; 0x01
    1a88:	a2 83       	std	Z+2, r26	; 0x02
    1a8a:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1a8c:	fe 01       	movw	r30, r28
    1a8e:	e3 5b       	subi	r30, 0xB3	; 179
    1a90:	ff 4f       	sbci	r31, 0xFF	; 255
    1a92:	60 81       	ld	r22, Z
    1a94:	71 81       	ldd	r23, Z+1	; 0x01
    1a96:	82 81       	ldd	r24, Z+2	; 0x02
    1a98:	93 81       	ldd	r25, Z+3	; 0x03
    1a9a:	20 e0       	ldi	r18, 0x00	; 0
    1a9c:	30 e0       	ldi	r19, 0x00	; 0
    1a9e:	40 e8       	ldi	r20, 0x80	; 128
    1aa0:	5f e3       	ldi	r21, 0x3F	; 63
    1aa2:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1aa6:	88 23       	and	r24, r24
    1aa8:	44 f4       	brge	.+16     	; 0x1aba <stepper_rotate_cw_half_step+0x242>
		__ticks = 1;
    1aaa:	fe 01       	movw	r30, r28
    1aac:	e5 5b       	subi	r30, 0xB5	; 181
    1aae:	ff 4f       	sbci	r31, 0xFF	; 255
    1ab0:	81 e0       	ldi	r24, 0x01	; 1
    1ab2:	90 e0       	ldi	r25, 0x00	; 0
    1ab4:	91 83       	std	Z+1, r25	; 0x01
    1ab6:	80 83       	st	Z, r24
    1ab8:	64 c0       	rjmp	.+200    	; 0x1b82 <stepper_rotate_cw_half_step+0x30a>
	else if (__tmp > 65535)
    1aba:	fe 01       	movw	r30, r28
    1abc:	e3 5b       	subi	r30, 0xB3	; 179
    1abe:	ff 4f       	sbci	r31, 0xFF	; 255
    1ac0:	60 81       	ld	r22, Z
    1ac2:	71 81       	ldd	r23, Z+1	; 0x01
    1ac4:	82 81       	ldd	r24, Z+2	; 0x02
    1ac6:	93 81       	ldd	r25, Z+3	; 0x03
    1ac8:	20 e0       	ldi	r18, 0x00	; 0
    1aca:	3f ef       	ldi	r19, 0xFF	; 255
    1acc:	4f e7       	ldi	r20, 0x7F	; 127
    1ace:	57 e4       	ldi	r21, 0x47	; 71
    1ad0:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1ad4:	18 16       	cp	r1, r24
    1ad6:	0c f0       	brlt	.+2      	; 0x1ada <stepper_rotate_cw_half_step+0x262>
    1ad8:	43 c0       	rjmp	.+134    	; 0x1b60 <stepper_rotate_cw_half_step+0x2e8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1ada:	fe 01       	movw	r30, r28
    1adc:	ef 5a       	subi	r30, 0xAF	; 175
    1ade:	ff 4f       	sbci	r31, 0xFF	; 255
    1ae0:	60 81       	ld	r22, Z
    1ae2:	71 81       	ldd	r23, Z+1	; 0x01
    1ae4:	82 81       	ldd	r24, Z+2	; 0x02
    1ae6:	93 81       	ldd	r25, Z+3	; 0x03
    1ae8:	20 e0       	ldi	r18, 0x00	; 0
    1aea:	30 e0       	ldi	r19, 0x00	; 0
    1aec:	40 e2       	ldi	r20, 0x20	; 32
    1aee:	51 e4       	ldi	r21, 0x41	; 65
    1af0:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1af4:	dc 01       	movw	r26, r24
    1af6:	cb 01       	movw	r24, r22
    1af8:	8e 01       	movw	r16, r28
    1afa:	05 5b       	subi	r16, 0xB5	; 181
    1afc:	1f 4f       	sbci	r17, 0xFF	; 255
    1afe:	bc 01       	movw	r22, r24
    1b00:	cd 01       	movw	r24, r26
    1b02:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1b06:	dc 01       	movw	r26, r24
    1b08:	cb 01       	movw	r24, r22
    1b0a:	f8 01       	movw	r30, r16
    1b0c:	91 83       	std	Z+1, r25	; 0x01
    1b0e:	80 83       	st	Z, r24
    1b10:	1f c0       	rjmp	.+62     	; 0x1b50 <stepper_rotate_cw_half_step+0x2d8>
    1b12:	fe 01       	movw	r30, r28
    1b14:	e7 5b       	subi	r30, 0xB7	; 183
    1b16:	ff 4f       	sbci	r31, 0xFF	; 255
    1b18:	88 ec       	ldi	r24, 0xC8	; 200
    1b1a:	90 e0       	ldi	r25, 0x00	; 0
    1b1c:	91 83       	std	Z+1, r25	; 0x01
    1b1e:	80 83       	st	Z, r24
    1b20:	fe 01       	movw	r30, r28
    1b22:	e7 5b       	subi	r30, 0xB7	; 183
    1b24:	ff 4f       	sbci	r31, 0xFF	; 255
    1b26:	80 81       	ld	r24, Z
    1b28:	91 81       	ldd	r25, Z+1	; 0x01
    1b2a:	01 97       	sbiw	r24, 0x01	; 1
    1b2c:	f1 f7       	brne	.-4      	; 0x1b2a <stepper_rotate_cw_half_step+0x2b2>
    1b2e:	fe 01       	movw	r30, r28
    1b30:	e7 5b       	subi	r30, 0xB7	; 183
    1b32:	ff 4f       	sbci	r31, 0xFF	; 255
    1b34:	91 83       	std	Z+1, r25	; 0x01
    1b36:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1b38:	de 01       	movw	r26, r28
    1b3a:	a5 5b       	subi	r26, 0xB5	; 181
    1b3c:	bf 4f       	sbci	r27, 0xFF	; 255
    1b3e:	fe 01       	movw	r30, r28
    1b40:	e5 5b       	subi	r30, 0xB5	; 181
    1b42:	ff 4f       	sbci	r31, 0xFF	; 255
    1b44:	80 81       	ld	r24, Z
    1b46:	91 81       	ldd	r25, Z+1	; 0x01
    1b48:	01 97       	sbiw	r24, 0x01	; 1
    1b4a:	11 96       	adiw	r26, 0x01	; 1
    1b4c:	9c 93       	st	X, r25
    1b4e:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1b50:	fe 01       	movw	r30, r28
    1b52:	e5 5b       	subi	r30, 0xB5	; 181
    1b54:	ff 4f       	sbci	r31, 0xFF	; 255
    1b56:	80 81       	ld	r24, Z
    1b58:	91 81       	ldd	r25, Z+1	; 0x01
    1b5a:	00 97       	sbiw	r24, 0x00	; 0
    1b5c:	d1 f6       	brne	.-76     	; 0x1b12 <stepper_rotate_cw_half_step+0x29a>
    1b5e:	27 c0       	rjmp	.+78     	; 0x1bae <stepper_rotate_cw_half_step+0x336>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1b60:	8e 01       	movw	r16, r28
    1b62:	05 5b       	subi	r16, 0xB5	; 181
    1b64:	1f 4f       	sbci	r17, 0xFF	; 255
    1b66:	fe 01       	movw	r30, r28
    1b68:	e3 5b       	subi	r30, 0xB3	; 179
    1b6a:	ff 4f       	sbci	r31, 0xFF	; 255
    1b6c:	60 81       	ld	r22, Z
    1b6e:	71 81       	ldd	r23, Z+1	; 0x01
    1b70:	82 81       	ldd	r24, Z+2	; 0x02
    1b72:	93 81       	ldd	r25, Z+3	; 0x03
    1b74:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1b78:	dc 01       	movw	r26, r24
    1b7a:	cb 01       	movw	r24, r22
    1b7c:	f8 01       	movw	r30, r16
    1b7e:	91 83       	std	Z+1, r25	; 0x01
    1b80:	80 83       	st	Z, r24
    1b82:	de 01       	movw	r26, r28
    1b84:	a9 5b       	subi	r26, 0xB9	; 185
    1b86:	bf 4f       	sbci	r27, 0xFF	; 255
    1b88:	fe 01       	movw	r30, r28
    1b8a:	e5 5b       	subi	r30, 0xB5	; 181
    1b8c:	ff 4f       	sbci	r31, 0xFF	; 255
    1b8e:	80 81       	ld	r24, Z
    1b90:	91 81       	ldd	r25, Z+1	; 0x01
    1b92:	8d 93       	st	X+, r24
    1b94:	9c 93       	st	X, r25
    1b96:	fe 01       	movw	r30, r28
    1b98:	e9 5b       	subi	r30, 0xB9	; 185
    1b9a:	ff 4f       	sbci	r31, 0xFF	; 255
    1b9c:	80 81       	ld	r24, Z
    1b9e:	91 81       	ldd	r25, Z+1	; 0x01
    1ba0:	01 97       	sbiw	r24, 0x01	; 1
    1ba2:	f1 f7       	brne	.-4      	; 0x1ba0 <stepper_rotate_cw_half_step+0x328>
    1ba4:	fe 01       	movw	r30, r28
    1ba6:	e9 5b       	subi	r30, 0xB9	; 185
    1ba8:	ff 4f       	sbci	r31, 0xFF	; 255
    1baa:	91 83       	std	Z+1, r25	; 0x01
    1bac:	80 83       	st	Z, r24
		_delay_ms(10);//time= 1/100

	    DIO_set_pin_value(stepper_port,coil_blue,DIO_Low);
    1bae:	83 e0       	ldi	r24, 0x03	; 3
    1bb0:	60 e0       	ldi	r22, 0x00	; 0
    1bb2:	40 e0       	ldi	r20, 0x00	; 0
    1bb4:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
		DIO_set_pin_value(stepper_port,coil_pink,DIO_High);
    1bb8:	83 e0       	ldi	r24, 0x03	; 3
    1bba:	61 e0       	ldi	r22, 0x01	; 1
    1bbc:	41 e0       	ldi	r20, 0x01	; 1
    1bbe:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
		DIO_set_pin_value(stepper_port,coil_yellow,DIO_Low);
    1bc2:	83 e0       	ldi	r24, 0x03	; 3
    1bc4:	62 e0       	ldi	r22, 0x02	; 2
    1bc6:	40 e0       	ldi	r20, 0x00	; 0
    1bc8:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
		DIO_set_pin_value(stepper_port,coil_orange,DIO_Low);
    1bcc:	83 e0       	ldi	r24, 0x03	; 3
    1bce:	63 e0       	ldi	r22, 0x03	; 3
    1bd0:	40 e0       	ldi	r20, 0x00	; 0
    1bd2:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
    1bd6:	fe 01       	movw	r30, r28
    1bd8:	ed 5b       	subi	r30, 0xBD	; 189
    1bda:	ff 4f       	sbci	r31, 0xFF	; 255
    1bdc:	80 e0       	ldi	r24, 0x00	; 0
    1bde:	90 e0       	ldi	r25, 0x00	; 0
    1be0:	a0 e2       	ldi	r26, 0x20	; 32
    1be2:	b1 e4       	ldi	r27, 0x41	; 65
    1be4:	80 83       	st	Z, r24
    1be6:	91 83       	std	Z+1, r25	; 0x01
    1be8:	a2 83       	std	Z+2, r26	; 0x02
    1bea:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1bec:	8e 01       	movw	r16, r28
    1bee:	01 5c       	subi	r16, 0xC1	; 193
    1bf0:	1f 4f       	sbci	r17, 0xFF	; 255
    1bf2:	fe 01       	movw	r30, r28
    1bf4:	ed 5b       	subi	r30, 0xBD	; 189
    1bf6:	ff 4f       	sbci	r31, 0xFF	; 255
    1bf8:	60 81       	ld	r22, Z
    1bfa:	71 81       	ldd	r23, Z+1	; 0x01
    1bfc:	82 81       	ldd	r24, Z+2	; 0x02
    1bfe:	93 81       	ldd	r25, Z+3	; 0x03
    1c00:	20 e0       	ldi	r18, 0x00	; 0
    1c02:	30 e0       	ldi	r19, 0x00	; 0
    1c04:	4a ef       	ldi	r20, 0xFA	; 250
    1c06:	54 e4       	ldi	r21, 0x44	; 68
    1c08:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1c0c:	dc 01       	movw	r26, r24
    1c0e:	cb 01       	movw	r24, r22
    1c10:	f8 01       	movw	r30, r16
    1c12:	80 83       	st	Z, r24
    1c14:	91 83       	std	Z+1, r25	; 0x01
    1c16:	a2 83       	std	Z+2, r26	; 0x02
    1c18:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1c1a:	fe 01       	movw	r30, r28
    1c1c:	ff 96       	adiw	r30, 0x3f	; 63
    1c1e:	60 81       	ld	r22, Z
    1c20:	71 81       	ldd	r23, Z+1	; 0x01
    1c22:	82 81       	ldd	r24, Z+2	; 0x02
    1c24:	93 81       	ldd	r25, Z+3	; 0x03
    1c26:	20 e0       	ldi	r18, 0x00	; 0
    1c28:	30 e0       	ldi	r19, 0x00	; 0
    1c2a:	40 e8       	ldi	r20, 0x80	; 128
    1c2c:	5f e3       	ldi	r21, 0x3F	; 63
    1c2e:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1c32:	88 23       	and	r24, r24
    1c34:	2c f4       	brge	.+10     	; 0x1c40 <stepper_rotate_cw_half_step+0x3c8>
		__ticks = 1;
    1c36:	81 e0       	ldi	r24, 0x01	; 1
    1c38:	90 e0       	ldi	r25, 0x00	; 0
    1c3a:	9e af       	std	Y+62, r25	; 0x3e
    1c3c:	8d af       	std	Y+61, r24	; 0x3d
    1c3e:	46 c0       	rjmp	.+140    	; 0x1ccc <stepper_rotate_cw_half_step+0x454>
	else if (__tmp > 65535)
    1c40:	fe 01       	movw	r30, r28
    1c42:	ff 96       	adiw	r30, 0x3f	; 63
    1c44:	60 81       	ld	r22, Z
    1c46:	71 81       	ldd	r23, Z+1	; 0x01
    1c48:	82 81       	ldd	r24, Z+2	; 0x02
    1c4a:	93 81       	ldd	r25, Z+3	; 0x03
    1c4c:	20 e0       	ldi	r18, 0x00	; 0
    1c4e:	3f ef       	ldi	r19, 0xFF	; 255
    1c50:	4f e7       	ldi	r20, 0x7F	; 127
    1c52:	57 e4       	ldi	r21, 0x47	; 71
    1c54:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1c58:	18 16       	cp	r1, r24
    1c5a:	64 f5       	brge	.+88     	; 0x1cb4 <stepper_rotate_cw_half_step+0x43c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1c5c:	fe 01       	movw	r30, r28
    1c5e:	ed 5b       	subi	r30, 0xBD	; 189
    1c60:	ff 4f       	sbci	r31, 0xFF	; 255
    1c62:	60 81       	ld	r22, Z
    1c64:	71 81       	ldd	r23, Z+1	; 0x01
    1c66:	82 81       	ldd	r24, Z+2	; 0x02
    1c68:	93 81       	ldd	r25, Z+3	; 0x03
    1c6a:	20 e0       	ldi	r18, 0x00	; 0
    1c6c:	30 e0       	ldi	r19, 0x00	; 0
    1c6e:	40 e2       	ldi	r20, 0x20	; 32
    1c70:	51 e4       	ldi	r21, 0x41	; 65
    1c72:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1c76:	dc 01       	movw	r26, r24
    1c78:	cb 01       	movw	r24, r22
    1c7a:	bc 01       	movw	r22, r24
    1c7c:	cd 01       	movw	r24, r26
    1c7e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1c82:	dc 01       	movw	r26, r24
    1c84:	cb 01       	movw	r24, r22
    1c86:	9e af       	std	Y+62, r25	; 0x3e
    1c88:	8d af       	std	Y+61, r24	; 0x3d
    1c8a:	0f c0       	rjmp	.+30     	; 0x1caa <stepper_rotate_cw_half_step+0x432>
    1c8c:	88 ec       	ldi	r24, 0xC8	; 200
    1c8e:	90 e0       	ldi	r25, 0x00	; 0
    1c90:	9c af       	std	Y+60, r25	; 0x3c
    1c92:	8b af       	std	Y+59, r24	; 0x3b
    1c94:	8b ad       	ldd	r24, Y+59	; 0x3b
    1c96:	9c ad       	ldd	r25, Y+60	; 0x3c
    1c98:	01 97       	sbiw	r24, 0x01	; 1
    1c9a:	f1 f7       	brne	.-4      	; 0x1c98 <stepper_rotate_cw_half_step+0x420>
    1c9c:	9c af       	std	Y+60, r25	; 0x3c
    1c9e:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1ca0:	8d ad       	ldd	r24, Y+61	; 0x3d
    1ca2:	9e ad       	ldd	r25, Y+62	; 0x3e
    1ca4:	01 97       	sbiw	r24, 0x01	; 1
    1ca6:	9e af       	std	Y+62, r25	; 0x3e
    1ca8:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1caa:	8d ad       	ldd	r24, Y+61	; 0x3d
    1cac:	9e ad       	ldd	r25, Y+62	; 0x3e
    1cae:	00 97       	sbiw	r24, 0x00	; 0
    1cb0:	69 f7       	brne	.-38     	; 0x1c8c <stepper_rotate_cw_half_step+0x414>
    1cb2:	16 c0       	rjmp	.+44     	; 0x1ce0 <stepper_rotate_cw_half_step+0x468>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1cb4:	fe 01       	movw	r30, r28
    1cb6:	ff 96       	adiw	r30, 0x3f	; 63
    1cb8:	60 81       	ld	r22, Z
    1cba:	71 81       	ldd	r23, Z+1	; 0x01
    1cbc:	82 81       	ldd	r24, Z+2	; 0x02
    1cbe:	93 81       	ldd	r25, Z+3	; 0x03
    1cc0:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1cc4:	dc 01       	movw	r26, r24
    1cc6:	cb 01       	movw	r24, r22
    1cc8:	9e af       	std	Y+62, r25	; 0x3e
    1cca:	8d af       	std	Y+61, r24	; 0x3d
    1ccc:	8d ad       	ldd	r24, Y+61	; 0x3d
    1cce:	9e ad       	ldd	r25, Y+62	; 0x3e
    1cd0:	9a af       	std	Y+58, r25	; 0x3a
    1cd2:	89 af       	std	Y+57, r24	; 0x39
    1cd4:	89 ad       	ldd	r24, Y+57	; 0x39
    1cd6:	9a ad       	ldd	r25, Y+58	; 0x3a
    1cd8:	01 97       	sbiw	r24, 0x01	; 1
    1cda:	f1 f7       	brne	.-4      	; 0x1cd8 <stepper_rotate_cw_half_step+0x460>
    1cdc:	9a af       	std	Y+58, r25	; 0x3a
    1cde:	89 af       	std	Y+57, r24	; 0x39
		_delay_ms(10);//time= 1/100

	    DIO_set_pin_value(stepper_port,coil_blue,DIO_Low);
    1ce0:	83 e0       	ldi	r24, 0x03	; 3
    1ce2:	60 e0       	ldi	r22, 0x00	; 0
    1ce4:	40 e0       	ldi	r20, 0x00	; 0
    1ce6:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
		DIO_set_pin_value(stepper_port,coil_pink,DIO_High);
    1cea:	83 e0       	ldi	r24, 0x03	; 3
    1cec:	61 e0       	ldi	r22, 0x01	; 1
    1cee:	41 e0       	ldi	r20, 0x01	; 1
    1cf0:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
		DIO_set_pin_value(stepper_port,coil_yellow,DIO_High);
    1cf4:	83 e0       	ldi	r24, 0x03	; 3
    1cf6:	62 e0       	ldi	r22, 0x02	; 2
    1cf8:	41 e0       	ldi	r20, 0x01	; 1
    1cfa:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
		DIO_set_pin_value(stepper_port,coil_orange,DIO_Low);
    1cfe:	83 e0       	ldi	r24, 0x03	; 3
    1d00:	63 e0       	ldi	r22, 0x03	; 3
    1d02:	40 e0       	ldi	r20, 0x00	; 0
    1d04:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
    1d08:	80 e0       	ldi	r24, 0x00	; 0
    1d0a:	90 e0       	ldi	r25, 0x00	; 0
    1d0c:	a0 e2       	ldi	r26, 0x20	; 32
    1d0e:	b1 e4       	ldi	r27, 0x41	; 65
    1d10:	8d ab       	std	Y+53, r24	; 0x35
    1d12:	9e ab       	std	Y+54, r25	; 0x36
    1d14:	af ab       	std	Y+55, r26	; 0x37
    1d16:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1d18:	6d a9       	ldd	r22, Y+53	; 0x35
    1d1a:	7e a9       	ldd	r23, Y+54	; 0x36
    1d1c:	8f a9       	ldd	r24, Y+55	; 0x37
    1d1e:	98 ad       	ldd	r25, Y+56	; 0x38
    1d20:	20 e0       	ldi	r18, 0x00	; 0
    1d22:	30 e0       	ldi	r19, 0x00	; 0
    1d24:	4a ef       	ldi	r20, 0xFA	; 250
    1d26:	54 e4       	ldi	r21, 0x44	; 68
    1d28:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1d2c:	dc 01       	movw	r26, r24
    1d2e:	cb 01       	movw	r24, r22
    1d30:	89 ab       	std	Y+49, r24	; 0x31
    1d32:	9a ab       	std	Y+50, r25	; 0x32
    1d34:	ab ab       	std	Y+51, r26	; 0x33
    1d36:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1d38:	69 a9       	ldd	r22, Y+49	; 0x31
    1d3a:	7a a9       	ldd	r23, Y+50	; 0x32
    1d3c:	8b a9       	ldd	r24, Y+51	; 0x33
    1d3e:	9c a9       	ldd	r25, Y+52	; 0x34
    1d40:	20 e0       	ldi	r18, 0x00	; 0
    1d42:	30 e0       	ldi	r19, 0x00	; 0
    1d44:	40 e8       	ldi	r20, 0x80	; 128
    1d46:	5f e3       	ldi	r21, 0x3F	; 63
    1d48:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1d4c:	88 23       	and	r24, r24
    1d4e:	2c f4       	brge	.+10     	; 0x1d5a <stepper_rotate_cw_half_step+0x4e2>
		__ticks = 1;
    1d50:	81 e0       	ldi	r24, 0x01	; 1
    1d52:	90 e0       	ldi	r25, 0x00	; 0
    1d54:	98 ab       	std	Y+48, r25	; 0x30
    1d56:	8f a7       	std	Y+47, r24	; 0x2f
    1d58:	3f c0       	rjmp	.+126    	; 0x1dd8 <stepper_rotate_cw_half_step+0x560>
	else if (__tmp > 65535)
    1d5a:	69 a9       	ldd	r22, Y+49	; 0x31
    1d5c:	7a a9       	ldd	r23, Y+50	; 0x32
    1d5e:	8b a9       	ldd	r24, Y+51	; 0x33
    1d60:	9c a9       	ldd	r25, Y+52	; 0x34
    1d62:	20 e0       	ldi	r18, 0x00	; 0
    1d64:	3f ef       	ldi	r19, 0xFF	; 255
    1d66:	4f e7       	ldi	r20, 0x7F	; 127
    1d68:	57 e4       	ldi	r21, 0x47	; 71
    1d6a:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1d6e:	18 16       	cp	r1, r24
    1d70:	4c f5       	brge	.+82     	; 0x1dc4 <stepper_rotate_cw_half_step+0x54c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1d72:	6d a9       	ldd	r22, Y+53	; 0x35
    1d74:	7e a9       	ldd	r23, Y+54	; 0x36
    1d76:	8f a9       	ldd	r24, Y+55	; 0x37
    1d78:	98 ad       	ldd	r25, Y+56	; 0x38
    1d7a:	20 e0       	ldi	r18, 0x00	; 0
    1d7c:	30 e0       	ldi	r19, 0x00	; 0
    1d7e:	40 e2       	ldi	r20, 0x20	; 32
    1d80:	51 e4       	ldi	r21, 0x41	; 65
    1d82:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1d86:	dc 01       	movw	r26, r24
    1d88:	cb 01       	movw	r24, r22
    1d8a:	bc 01       	movw	r22, r24
    1d8c:	cd 01       	movw	r24, r26
    1d8e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1d92:	dc 01       	movw	r26, r24
    1d94:	cb 01       	movw	r24, r22
    1d96:	98 ab       	std	Y+48, r25	; 0x30
    1d98:	8f a7       	std	Y+47, r24	; 0x2f
    1d9a:	0f c0       	rjmp	.+30     	; 0x1dba <stepper_rotate_cw_half_step+0x542>
    1d9c:	88 ec       	ldi	r24, 0xC8	; 200
    1d9e:	90 e0       	ldi	r25, 0x00	; 0
    1da0:	9e a7       	std	Y+46, r25	; 0x2e
    1da2:	8d a7       	std	Y+45, r24	; 0x2d
    1da4:	8d a5       	ldd	r24, Y+45	; 0x2d
    1da6:	9e a5       	ldd	r25, Y+46	; 0x2e
    1da8:	01 97       	sbiw	r24, 0x01	; 1
    1daa:	f1 f7       	brne	.-4      	; 0x1da8 <stepper_rotate_cw_half_step+0x530>
    1dac:	9e a7       	std	Y+46, r25	; 0x2e
    1dae:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1db0:	8f a5       	ldd	r24, Y+47	; 0x2f
    1db2:	98 a9       	ldd	r25, Y+48	; 0x30
    1db4:	01 97       	sbiw	r24, 0x01	; 1
    1db6:	98 ab       	std	Y+48, r25	; 0x30
    1db8:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1dba:	8f a5       	ldd	r24, Y+47	; 0x2f
    1dbc:	98 a9       	ldd	r25, Y+48	; 0x30
    1dbe:	00 97       	sbiw	r24, 0x00	; 0
    1dc0:	69 f7       	brne	.-38     	; 0x1d9c <stepper_rotate_cw_half_step+0x524>
    1dc2:	14 c0       	rjmp	.+40     	; 0x1dec <stepper_rotate_cw_half_step+0x574>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1dc4:	69 a9       	ldd	r22, Y+49	; 0x31
    1dc6:	7a a9       	ldd	r23, Y+50	; 0x32
    1dc8:	8b a9       	ldd	r24, Y+51	; 0x33
    1dca:	9c a9       	ldd	r25, Y+52	; 0x34
    1dcc:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1dd0:	dc 01       	movw	r26, r24
    1dd2:	cb 01       	movw	r24, r22
    1dd4:	98 ab       	std	Y+48, r25	; 0x30
    1dd6:	8f a7       	std	Y+47, r24	; 0x2f
    1dd8:	8f a5       	ldd	r24, Y+47	; 0x2f
    1dda:	98 a9       	ldd	r25, Y+48	; 0x30
    1ddc:	9c a7       	std	Y+44, r25	; 0x2c
    1dde:	8b a7       	std	Y+43, r24	; 0x2b
    1de0:	8b a5       	ldd	r24, Y+43	; 0x2b
    1de2:	9c a5       	ldd	r25, Y+44	; 0x2c
    1de4:	01 97       	sbiw	r24, 0x01	; 1
    1de6:	f1 f7       	brne	.-4      	; 0x1de4 <stepper_rotate_cw_half_step+0x56c>
    1de8:	9c a7       	std	Y+44, r25	; 0x2c
    1dea:	8b a7       	std	Y+43, r24	; 0x2b
		_delay_ms(10);//time= 1/100

		DIO_set_pin_value(stepper_port,coil_blue,DIO_Low);
    1dec:	83 e0       	ldi	r24, 0x03	; 3
    1dee:	60 e0       	ldi	r22, 0x00	; 0
    1df0:	40 e0       	ldi	r20, 0x00	; 0
    1df2:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
			DIO_set_pin_value(stepper_port,coil_pink,DIO_Low);
    1df6:	83 e0       	ldi	r24, 0x03	; 3
    1df8:	61 e0       	ldi	r22, 0x01	; 1
    1dfa:	40 e0       	ldi	r20, 0x00	; 0
    1dfc:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
			DIO_set_pin_value(stepper_port,coil_yellow,DIO_High);
    1e00:	83 e0       	ldi	r24, 0x03	; 3
    1e02:	62 e0       	ldi	r22, 0x02	; 2
    1e04:	41 e0       	ldi	r20, 0x01	; 1
    1e06:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
			DIO_set_pin_value(stepper_port,coil_orange,DIO_Low);
    1e0a:	83 e0       	ldi	r24, 0x03	; 3
    1e0c:	63 e0       	ldi	r22, 0x03	; 3
    1e0e:	40 e0       	ldi	r20, 0x00	; 0
    1e10:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
    1e14:	80 e0       	ldi	r24, 0x00	; 0
    1e16:	90 e0       	ldi	r25, 0x00	; 0
    1e18:	a0 e2       	ldi	r26, 0x20	; 32
    1e1a:	b1 e4       	ldi	r27, 0x41	; 65
    1e1c:	8f a3       	std	Y+39, r24	; 0x27
    1e1e:	98 a7       	std	Y+40, r25	; 0x28
    1e20:	a9 a7       	std	Y+41, r26	; 0x29
    1e22:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1e24:	6f a1       	ldd	r22, Y+39	; 0x27
    1e26:	78 a5       	ldd	r23, Y+40	; 0x28
    1e28:	89 a5       	ldd	r24, Y+41	; 0x29
    1e2a:	9a a5       	ldd	r25, Y+42	; 0x2a
    1e2c:	20 e0       	ldi	r18, 0x00	; 0
    1e2e:	30 e0       	ldi	r19, 0x00	; 0
    1e30:	4a ef       	ldi	r20, 0xFA	; 250
    1e32:	54 e4       	ldi	r21, 0x44	; 68
    1e34:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1e38:	dc 01       	movw	r26, r24
    1e3a:	cb 01       	movw	r24, r22
    1e3c:	8b a3       	std	Y+35, r24	; 0x23
    1e3e:	9c a3       	std	Y+36, r25	; 0x24
    1e40:	ad a3       	std	Y+37, r26	; 0x25
    1e42:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1e44:	6b a1       	ldd	r22, Y+35	; 0x23
    1e46:	7c a1       	ldd	r23, Y+36	; 0x24
    1e48:	8d a1       	ldd	r24, Y+37	; 0x25
    1e4a:	9e a1       	ldd	r25, Y+38	; 0x26
    1e4c:	20 e0       	ldi	r18, 0x00	; 0
    1e4e:	30 e0       	ldi	r19, 0x00	; 0
    1e50:	40 e8       	ldi	r20, 0x80	; 128
    1e52:	5f e3       	ldi	r21, 0x3F	; 63
    1e54:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1e58:	88 23       	and	r24, r24
    1e5a:	2c f4       	brge	.+10     	; 0x1e66 <stepper_rotate_cw_half_step+0x5ee>
		__ticks = 1;
    1e5c:	81 e0       	ldi	r24, 0x01	; 1
    1e5e:	90 e0       	ldi	r25, 0x00	; 0
    1e60:	9a a3       	std	Y+34, r25	; 0x22
    1e62:	89 a3       	std	Y+33, r24	; 0x21
    1e64:	3f c0       	rjmp	.+126    	; 0x1ee4 <stepper_rotate_cw_half_step+0x66c>
	else if (__tmp > 65535)
    1e66:	6b a1       	ldd	r22, Y+35	; 0x23
    1e68:	7c a1       	ldd	r23, Y+36	; 0x24
    1e6a:	8d a1       	ldd	r24, Y+37	; 0x25
    1e6c:	9e a1       	ldd	r25, Y+38	; 0x26
    1e6e:	20 e0       	ldi	r18, 0x00	; 0
    1e70:	3f ef       	ldi	r19, 0xFF	; 255
    1e72:	4f e7       	ldi	r20, 0x7F	; 127
    1e74:	57 e4       	ldi	r21, 0x47	; 71
    1e76:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1e7a:	18 16       	cp	r1, r24
    1e7c:	4c f5       	brge	.+82     	; 0x1ed0 <stepper_rotate_cw_half_step+0x658>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1e7e:	6f a1       	ldd	r22, Y+39	; 0x27
    1e80:	78 a5       	ldd	r23, Y+40	; 0x28
    1e82:	89 a5       	ldd	r24, Y+41	; 0x29
    1e84:	9a a5       	ldd	r25, Y+42	; 0x2a
    1e86:	20 e0       	ldi	r18, 0x00	; 0
    1e88:	30 e0       	ldi	r19, 0x00	; 0
    1e8a:	40 e2       	ldi	r20, 0x20	; 32
    1e8c:	51 e4       	ldi	r21, 0x41	; 65
    1e8e:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1e92:	dc 01       	movw	r26, r24
    1e94:	cb 01       	movw	r24, r22
    1e96:	bc 01       	movw	r22, r24
    1e98:	cd 01       	movw	r24, r26
    1e9a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1e9e:	dc 01       	movw	r26, r24
    1ea0:	cb 01       	movw	r24, r22
    1ea2:	9a a3       	std	Y+34, r25	; 0x22
    1ea4:	89 a3       	std	Y+33, r24	; 0x21
    1ea6:	0f c0       	rjmp	.+30     	; 0x1ec6 <stepper_rotate_cw_half_step+0x64e>
    1ea8:	88 ec       	ldi	r24, 0xC8	; 200
    1eaa:	90 e0       	ldi	r25, 0x00	; 0
    1eac:	98 a3       	std	Y+32, r25	; 0x20
    1eae:	8f 8f       	std	Y+31, r24	; 0x1f
    1eb0:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1eb2:	98 a1       	ldd	r25, Y+32	; 0x20
    1eb4:	01 97       	sbiw	r24, 0x01	; 1
    1eb6:	f1 f7       	brne	.-4      	; 0x1eb4 <stepper_rotate_cw_half_step+0x63c>
    1eb8:	98 a3       	std	Y+32, r25	; 0x20
    1eba:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1ebc:	89 a1       	ldd	r24, Y+33	; 0x21
    1ebe:	9a a1       	ldd	r25, Y+34	; 0x22
    1ec0:	01 97       	sbiw	r24, 0x01	; 1
    1ec2:	9a a3       	std	Y+34, r25	; 0x22
    1ec4:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1ec6:	89 a1       	ldd	r24, Y+33	; 0x21
    1ec8:	9a a1       	ldd	r25, Y+34	; 0x22
    1eca:	00 97       	sbiw	r24, 0x00	; 0
    1ecc:	69 f7       	brne	.-38     	; 0x1ea8 <stepper_rotate_cw_half_step+0x630>
    1ece:	14 c0       	rjmp	.+40     	; 0x1ef8 <stepper_rotate_cw_half_step+0x680>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1ed0:	6b a1       	ldd	r22, Y+35	; 0x23
    1ed2:	7c a1       	ldd	r23, Y+36	; 0x24
    1ed4:	8d a1       	ldd	r24, Y+37	; 0x25
    1ed6:	9e a1       	ldd	r25, Y+38	; 0x26
    1ed8:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1edc:	dc 01       	movw	r26, r24
    1ede:	cb 01       	movw	r24, r22
    1ee0:	9a a3       	std	Y+34, r25	; 0x22
    1ee2:	89 a3       	std	Y+33, r24	; 0x21
    1ee4:	89 a1       	ldd	r24, Y+33	; 0x21
    1ee6:	9a a1       	ldd	r25, Y+34	; 0x22
    1ee8:	9e 8f       	std	Y+30, r25	; 0x1e
    1eea:	8d 8f       	std	Y+29, r24	; 0x1d
    1eec:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1eee:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1ef0:	01 97       	sbiw	r24, 0x01	; 1
    1ef2:	f1 f7       	brne	.-4      	; 0x1ef0 <stepper_rotate_cw_half_step+0x678>
    1ef4:	9e 8f       	std	Y+30, r25	; 0x1e
    1ef6:	8d 8f       	std	Y+29, r24	; 0x1d
		_delay_ms(10);//time= 1/100
			    DIO_set_pin_value(stepper_port,coil_blue,DIO_Low);
    1ef8:	83 e0       	ldi	r24, 0x03	; 3
    1efa:	60 e0       	ldi	r22, 0x00	; 0
    1efc:	40 e0       	ldi	r20, 0x00	; 0
    1efe:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
				DIO_set_pin_value(stepper_port,coil_pink,DIO_Low);
    1f02:	83 e0       	ldi	r24, 0x03	; 3
    1f04:	61 e0       	ldi	r22, 0x01	; 1
    1f06:	40 e0       	ldi	r20, 0x00	; 0
    1f08:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
				DIO_set_pin_value(stepper_port,coil_yellow,DIO_High);
    1f0c:	83 e0       	ldi	r24, 0x03	; 3
    1f0e:	62 e0       	ldi	r22, 0x02	; 2
    1f10:	41 e0       	ldi	r20, 0x01	; 1
    1f12:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
				DIO_set_pin_value(stepper_port,coil_orange,DIO_High);
    1f16:	83 e0       	ldi	r24, 0x03	; 3
    1f18:	63 e0       	ldi	r22, 0x03	; 3
    1f1a:	41 e0       	ldi	r20, 0x01	; 1
    1f1c:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
    1f20:	80 e0       	ldi	r24, 0x00	; 0
    1f22:	90 e0       	ldi	r25, 0x00	; 0
    1f24:	a0 e2       	ldi	r26, 0x20	; 32
    1f26:	b1 e4       	ldi	r27, 0x41	; 65
    1f28:	89 8f       	std	Y+25, r24	; 0x19
    1f2a:	9a 8f       	std	Y+26, r25	; 0x1a
    1f2c:	ab 8f       	std	Y+27, r26	; 0x1b
    1f2e:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1f30:	69 8d       	ldd	r22, Y+25	; 0x19
    1f32:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1f34:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1f36:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1f38:	20 e0       	ldi	r18, 0x00	; 0
    1f3a:	30 e0       	ldi	r19, 0x00	; 0
    1f3c:	4a ef       	ldi	r20, 0xFA	; 250
    1f3e:	54 e4       	ldi	r21, 0x44	; 68
    1f40:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1f44:	dc 01       	movw	r26, r24
    1f46:	cb 01       	movw	r24, r22
    1f48:	8d 8b       	std	Y+21, r24	; 0x15
    1f4a:	9e 8b       	std	Y+22, r25	; 0x16
    1f4c:	af 8b       	std	Y+23, r26	; 0x17
    1f4e:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1f50:	6d 89       	ldd	r22, Y+21	; 0x15
    1f52:	7e 89       	ldd	r23, Y+22	; 0x16
    1f54:	8f 89       	ldd	r24, Y+23	; 0x17
    1f56:	98 8d       	ldd	r25, Y+24	; 0x18
    1f58:	20 e0       	ldi	r18, 0x00	; 0
    1f5a:	30 e0       	ldi	r19, 0x00	; 0
    1f5c:	40 e8       	ldi	r20, 0x80	; 128
    1f5e:	5f e3       	ldi	r21, 0x3F	; 63
    1f60:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1f64:	88 23       	and	r24, r24
    1f66:	2c f4       	brge	.+10     	; 0x1f72 <stepper_rotate_cw_half_step+0x6fa>
		__ticks = 1;
    1f68:	81 e0       	ldi	r24, 0x01	; 1
    1f6a:	90 e0       	ldi	r25, 0x00	; 0
    1f6c:	9c 8b       	std	Y+20, r25	; 0x14
    1f6e:	8b 8b       	std	Y+19, r24	; 0x13
    1f70:	3f c0       	rjmp	.+126    	; 0x1ff0 <stepper_rotate_cw_half_step+0x778>
	else if (__tmp > 65535)
    1f72:	6d 89       	ldd	r22, Y+21	; 0x15
    1f74:	7e 89       	ldd	r23, Y+22	; 0x16
    1f76:	8f 89       	ldd	r24, Y+23	; 0x17
    1f78:	98 8d       	ldd	r25, Y+24	; 0x18
    1f7a:	20 e0       	ldi	r18, 0x00	; 0
    1f7c:	3f ef       	ldi	r19, 0xFF	; 255
    1f7e:	4f e7       	ldi	r20, 0x7F	; 127
    1f80:	57 e4       	ldi	r21, 0x47	; 71
    1f82:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1f86:	18 16       	cp	r1, r24
    1f88:	4c f5       	brge	.+82     	; 0x1fdc <stepper_rotate_cw_half_step+0x764>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1f8a:	69 8d       	ldd	r22, Y+25	; 0x19
    1f8c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1f8e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1f90:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1f92:	20 e0       	ldi	r18, 0x00	; 0
    1f94:	30 e0       	ldi	r19, 0x00	; 0
    1f96:	40 e2       	ldi	r20, 0x20	; 32
    1f98:	51 e4       	ldi	r21, 0x41	; 65
    1f9a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1f9e:	dc 01       	movw	r26, r24
    1fa0:	cb 01       	movw	r24, r22
    1fa2:	bc 01       	movw	r22, r24
    1fa4:	cd 01       	movw	r24, r26
    1fa6:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1faa:	dc 01       	movw	r26, r24
    1fac:	cb 01       	movw	r24, r22
    1fae:	9c 8b       	std	Y+20, r25	; 0x14
    1fb0:	8b 8b       	std	Y+19, r24	; 0x13
    1fb2:	0f c0       	rjmp	.+30     	; 0x1fd2 <stepper_rotate_cw_half_step+0x75a>
    1fb4:	88 ec       	ldi	r24, 0xC8	; 200
    1fb6:	90 e0       	ldi	r25, 0x00	; 0
    1fb8:	9a 8b       	std	Y+18, r25	; 0x12
    1fba:	89 8b       	std	Y+17, r24	; 0x11
    1fbc:	89 89       	ldd	r24, Y+17	; 0x11
    1fbe:	9a 89       	ldd	r25, Y+18	; 0x12
    1fc0:	01 97       	sbiw	r24, 0x01	; 1
    1fc2:	f1 f7       	brne	.-4      	; 0x1fc0 <stepper_rotate_cw_half_step+0x748>
    1fc4:	9a 8b       	std	Y+18, r25	; 0x12
    1fc6:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1fc8:	8b 89       	ldd	r24, Y+19	; 0x13
    1fca:	9c 89       	ldd	r25, Y+20	; 0x14
    1fcc:	01 97       	sbiw	r24, 0x01	; 1
    1fce:	9c 8b       	std	Y+20, r25	; 0x14
    1fd0:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1fd2:	8b 89       	ldd	r24, Y+19	; 0x13
    1fd4:	9c 89       	ldd	r25, Y+20	; 0x14
    1fd6:	00 97       	sbiw	r24, 0x00	; 0
    1fd8:	69 f7       	brne	.-38     	; 0x1fb4 <stepper_rotate_cw_half_step+0x73c>
    1fda:	14 c0       	rjmp	.+40     	; 0x2004 <stepper_rotate_cw_half_step+0x78c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1fdc:	6d 89       	ldd	r22, Y+21	; 0x15
    1fde:	7e 89       	ldd	r23, Y+22	; 0x16
    1fe0:	8f 89       	ldd	r24, Y+23	; 0x17
    1fe2:	98 8d       	ldd	r25, Y+24	; 0x18
    1fe4:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1fe8:	dc 01       	movw	r26, r24
    1fea:	cb 01       	movw	r24, r22
    1fec:	9c 8b       	std	Y+20, r25	; 0x14
    1fee:	8b 8b       	std	Y+19, r24	; 0x13
    1ff0:	8b 89       	ldd	r24, Y+19	; 0x13
    1ff2:	9c 89       	ldd	r25, Y+20	; 0x14
    1ff4:	98 8b       	std	Y+16, r25	; 0x10
    1ff6:	8f 87       	std	Y+15, r24	; 0x0f
    1ff8:	8f 85       	ldd	r24, Y+15	; 0x0f
    1ffa:	98 89       	ldd	r25, Y+16	; 0x10
    1ffc:	01 97       	sbiw	r24, 0x01	; 1
    1ffe:	f1 f7       	brne	.-4      	; 0x1ffc <stepper_rotate_cw_half_step+0x784>
    2000:	98 8b       	std	Y+16, r25	; 0x10
    2002:	8f 87       	std	Y+15, r24	; 0x0f
				_delay_ms(10);//time= 1/100



			    DIO_set_pin_value(stepper_port,coil_blue,DIO_Low);
    2004:	83 e0       	ldi	r24, 0x03	; 3
    2006:	60 e0       	ldi	r22, 0x00	; 0
    2008:	40 e0       	ldi	r20, 0x00	; 0
    200a:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
				DIO_set_pin_value(stepper_port,coil_pink,DIO_Low);
    200e:	83 e0       	ldi	r24, 0x03	; 3
    2010:	61 e0       	ldi	r22, 0x01	; 1
    2012:	40 e0       	ldi	r20, 0x00	; 0
    2014:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
				DIO_set_pin_value(stepper_port,coil_yellow,DIO_Low);
    2018:	83 e0       	ldi	r24, 0x03	; 3
    201a:	62 e0       	ldi	r22, 0x02	; 2
    201c:	40 e0       	ldi	r20, 0x00	; 0
    201e:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
				DIO_set_pin_value(stepper_port,coil_orange,DIO_High);
    2022:	83 e0       	ldi	r24, 0x03	; 3
    2024:	63 e0       	ldi	r22, 0x03	; 3
    2026:	41 e0       	ldi	r20, 0x01	; 1
    2028:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
    202c:	80 e0       	ldi	r24, 0x00	; 0
    202e:	90 e0       	ldi	r25, 0x00	; 0
    2030:	a0 e2       	ldi	r26, 0x20	; 32
    2032:	b1 e4       	ldi	r27, 0x41	; 65
    2034:	8b 87       	std	Y+11, r24	; 0x0b
    2036:	9c 87       	std	Y+12, r25	; 0x0c
    2038:	ad 87       	std	Y+13, r26	; 0x0d
    203a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    203c:	6b 85       	ldd	r22, Y+11	; 0x0b
    203e:	7c 85       	ldd	r23, Y+12	; 0x0c
    2040:	8d 85       	ldd	r24, Y+13	; 0x0d
    2042:	9e 85       	ldd	r25, Y+14	; 0x0e
    2044:	20 e0       	ldi	r18, 0x00	; 0
    2046:	30 e0       	ldi	r19, 0x00	; 0
    2048:	4a ef       	ldi	r20, 0xFA	; 250
    204a:	54 e4       	ldi	r21, 0x44	; 68
    204c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2050:	dc 01       	movw	r26, r24
    2052:	cb 01       	movw	r24, r22
    2054:	8f 83       	std	Y+7, r24	; 0x07
    2056:	98 87       	std	Y+8, r25	; 0x08
    2058:	a9 87       	std	Y+9, r26	; 0x09
    205a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    205c:	6f 81       	ldd	r22, Y+7	; 0x07
    205e:	78 85       	ldd	r23, Y+8	; 0x08
    2060:	89 85       	ldd	r24, Y+9	; 0x09
    2062:	9a 85       	ldd	r25, Y+10	; 0x0a
    2064:	20 e0       	ldi	r18, 0x00	; 0
    2066:	30 e0       	ldi	r19, 0x00	; 0
    2068:	40 e8       	ldi	r20, 0x80	; 128
    206a:	5f e3       	ldi	r21, 0x3F	; 63
    206c:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    2070:	88 23       	and	r24, r24
    2072:	2c f4       	brge	.+10     	; 0x207e <stepper_rotate_cw_half_step+0x806>
		__ticks = 1;
    2074:	81 e0       	ldi	r24, 0x01	; 1
    2076:	90 e0       	ldi	r25, 0x00	; 0
    2078:	9e 83       	std	Y+6, r25	; 0x06
    207a:	8d 83       	std	Y+5, r24	; 0x05
    207c:	3f c0       	rjmp	.+126    	; 0x20fc <stepper_rotate_cw_half_step+0x884>
	else if (__tmp > 65535)
    207e:	6f 81       	ldd	r22, Y+7	; 0x07
    2080:	78 85       	ldd	r23, Y+8	; 0x08
    2082:	89 85       	ldd	r24, Y+9	; 0x09
    2084:	9a 85       	ldd	r25, Y+10	; 0x0a
    2086:	20 e0       	ldi	r18, 0x00	; 0
    2088:	3f ef       	ldi	r19, 0xFF	; 255
    208a:	4f e7       	ldi	r20, 0x7F	; 127
    208c:	57 e4       	ldi	r21, 0x47	; 71
    208e:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    2092:	18 16       	cp	r1, r24
    2094:	4c f5       	brge	.+82     	; 0x20e8 <stepper_rotate_cw_half_step+0x870>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2096:	6b 85       	ldd	r22, Y+11	; 0x0b
    2098:	7c 85       	ldd	r23, Y+12	; 0x0c
    209a:	8d 85       	ldd	r24, Y+13	; 0x0d
    209c:	9e 85       	ldd	r25, Y+14	; 0x0e
    209e:	20 e0       	ldi	r18, 0x00	; 0
    20a0:	30 e0       	ldi	r19, 0x00	; 0
    20a2:	40 e2       	ldi	r20, 0x20	; 32
    20a4:	51 e4       	ldi	r21, 0x41	; 65
    20a6:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    20aa:	dc 01       	movw	r26, r24
    20ac:	cb 01       	movw	r24, r22
    20ae:	bc 01       	movw	r22, r24
    20b0:	cd 01       	movw	r24, r26
    20b2:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    20b6:	dc 01       	movw	r26, r24
    20b8:	cb 01       	movw	r24, r22
    20ba:	9e 83       	std	Y+6, r25	; 0x06
    20bc:	8d 83       	std	Y+5, r24	; 0x05
    20be:	0f c0       	rjmp	.+30     	; 0x20de <stepper_rotate_cw_half_step+0x866>
    20c0:	88 ec       	ldi	r24, 0xC8	; 200
    20c2:	90 e0       	ldi	r25, 0x00	; 0
    20c4:	9c 83       	std	Y+4, r25	; 0x04
    20c6:	8b 83       	std	Y+3, r24	; 0x03
    20c8:	8b 81       	ldd	r24, Y+3	; 0x03
    20ca:	9c 81       	ldd	r25, Y+4	; 0x04
    20cc:	01 97       	sbiw	r24, 0x01	; 1
    20ce:	f1 f7       	brne	.-4      	; 0x20cc <stepper_rotate_cw_half_step+0x854>
    20d0:	9c 83       	std	Y+4, r25	; 0x04
    20d2:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    20d4:	8d 81       	ldd	r24, Y+5	; 0x05
    20d6:	9e 81       	ldd	r25, Y+6	; 0x06
    20d8:	01 97       	sbiw	r24, 0x01	; 1
    20da:	9e 83       	std	Y+6, r25	; 0x06
    20dc:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    20de:	8d 81       	ldd	r24, Y+5	; 0x05
    20e0:	9e 81       	ldd	r25, Y+6	; 0x06
    20e2:	00 97       	sbiw	r24, 0x00	; 0
    20e4:	69 f7       	brne	.-38     	; 0x20c0 <stepper_rotate_cw_half_step+0x848>
    20e6:	14 c0       	rjmp	.+40     	; 0x2110 <stepper_rotate_cw_half_step+0x898>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    20e8:	6f 81       	ldd	r22, Y+7	; 0x07
    20ea:	78 85       	ldd	r23, Y+8	; 0x08
    20ec:	89 85       	ldd	r24, Y+9	; 0x09
    20ee:	9a 85       	ldd	r25, Y+10	; 0x0a
    20f0:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    20f4:	dc 01       	movw	r26, r24
    20f6:	cb 01       	movw	r24, r22
    20f8:	9e 83       	std	Y+6, r25	; 0x06
    20fa:	8d 83       	std	Y+5, r24	; 0x05
    20fc:	8d 81       	ldd	r24, Y+5	; 0x05
    20fe:	9e 81       	ldd	r25, Y+6	; 0x06
    2100:	9a 83       	std	Y+2, r25	; 0x02
    2102:	89 83       	std	Y+1, r24	; 0x01
    2104:	89 81       	ldd	r24, Y+1	; 0x01
    2106:	9a 81       	ldd	r25, Y+2	; 0x02
    2108:	01 97       	sbiw	r24, 0x01	; 1
    210a:	f1 f7       	brne	.-4      	; 0x2108 <stepper_rotate_cw_half_step+0x890>
    210c:	9a 83       	std	Y+2, r25	; 0x02
    210e:	89 83       	std	Y+1, r24	; 0x01
				_delay_ms(10);//time= 1/100
				DIO_set_pin_value(stepper_port,coil_blue,DIO_High);
    2110:	83 e0       	ldi	r24, 0x03	; 3
    2112:	60 e0       	ldi	r22, 0x00	; 0
    2114:	41 e0       	ldi	r20, 0x01	; 1
    2116:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
				DIO_set_pin_value(stepper_port,coil_pink,DIO_Low);
    211a:	83 e0       	ldi	r24, 0x03	; 3
    211c:	61 e0       	ldi	r22, 0x01	; 1
    211e:	40 e0       	ldi	r20, 0x00	; 0
    2120:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
				DIO_set_pin_value(stepper_port,coil_yellow,DIO_Low);
    2124:	83 e0       	ldi	r24, 0x03	; 3
    2126:	62 e0       	ldi	r22, 0x02	; 2
    2128:	40 e0       	ldi	r20, 0x00	; 0
    212a:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
				DIO_set_pin_value(stepper_port,coil_orange,DIO_High);
    212e:	83 e0       	ldi	r24, 0x03	; 3
    2130:	63 e0       	ldi	r22, 0x03	; 3
    2132:	41 e0       	ldi	r20, 0x01	; 1
    2134:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
}
    2138:	ce 59       	subi	r28, 0x9E	; 158
    213a:	df 4f       	sbci	r29, 0xFF	; 255
    213c:	0f b6       	in	r0, 0x3f	; 63
    213e:	f8 94       	cli
    2140:	de bf       	out	0x3e, r29	; 62
    2142:	0f be       	out	0x3f, r0	; 63
    2144:	cd bf       	out	0x3d, r28	; 61
    2146:	cf 91       	pop	r28
    2148:	df 91       	pop	r29
    214a:	1f 91       	pop	r17
    214c:	0f 91       	pop	r16
    214e:	08 95       	ret

00002150 <stepper_rotate_anti_cw_half_step>:

void stepper_rotate_anti_cw_half_step(void)//cw clock wise
{
    2150:	0f 93       	push	r16
    2152:	1f 93       	push	r17
    2154:	df 93       	push	r29
    2156:	cf 93       	push	r28
    2158:	cd b7       	in	r28, 0x3d	; 61
    215a:	de b7       	in	r29, 0x3e	; 62
    215c:	c2 56       	subi	r28, 0x62	; 98
    215e:	d0 40       	sbci	r29, 0x00	; 0
    2160:	0f b6       	in	r0, 0x3f	; 63
    2162:	f8 94       	cli
    2164:	de bf       	out	0x3e, r29	; 62
    2166:	0f be       	out	0x3f, r0	; 63
    2168:	cd bf       	out	0x3d, r28	; 61

	DIO_set_pin_value(stepper_port,coil_orange,DIO_High);
    216a:	83 e0       	ldi	r24, 0x03	; 3
    216c:	63 e0       	ldi	r22, 0x03	; 3
    216e:	41 e0       	ldi	r20, 0x01	; 1
    2170:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
		DIO_set_pin_value(stepper_port,coil_yellow,DIO_Low);
    2174:	83 e0       	ldi	r24, 0x03	; 3
    2176:	62 e0       	ldi	r22, 0x02	; 2
    2178:	40 e0       	ldi	r20, 0x00	; 0
    217a:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
		DIO_set_pin_value(stepper_port,coil_pink,DIO_Low);
    217e:	83 e0       	ldi	r24, 0x03	; 3
    2180:	61 e0       	ldi	r22, 0x01	; 1
    2182:	40 e0       	ldi	r20, 0x00	; 0
    2184:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
		DIO_set_pin_value(stepper_port,coil_blue,DIO_Low);
    2188:	83 e0       	ldi	r24, 0x03	; 3
    218a:	60 e0       	ldi	r22, 0x00	; 0
    218c:	40 e0       	ldi	r20, 0x00	; 0
    218e:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
    2192:	fe 01       	movw	r30, r28
    2194:	e1 5a       	subi	r30, 0xA1	; 161
    2196:	ff 4f       	sbci	r31, 0xFF	; 255
    2198:	80 e0       	ldi	r24, 0x00	; 0
    219a:	90 e0       	ldi	r25, 0x00	; 0
    219c:	a0 e2       	ldi	r26, 0x20	; 32
    219e:	b1 e4       	ldi	r27, 0x41	; 65
    21a0:	80 83       	st	Z, r24
    21a2:	91 83       	std	Z+1, r25	; 0x01
    21a4:	a2 83       	std	Z+2, r26	; 0x02
    21a6:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    21a8:	8e 01       	movw	r16, r28
    21aa:	05 5a       	subi	r16, 0xA5	; 165
    21ac:	1f 4f       	sbci	r17, 0xFF	; 255
    21ae:	fe 01       	movw	r30, r28
    21b0:	e1 5a       	subi	r30, 0xA1	; 161
    21b2:	ff 4f       	sbci	r31, 0xFF	; 255
    21b4:	60 81       	ld	r22, Z
    21b6:	71 81       	ldd	r23, Z+1	; 0x01
    21b8:	82 81       	ldd	r24, Z+2	; 0x02
    21ba:	93 81       	ldd	r25, Z+3	; 0x03
    21bc:	20 e0       	ldi	r18, 0x00	; 0
    21be:	30 e0       	ldi	r19, 0x00	; 0
    21c0:	4a ef       	ldi	r20, 0xFA	; 250
    21c2:	54 e4       	ldi	r21, 0x44	; 68
    21c4:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    21c8:	dc 01       	movw	r26, r24
    21ca:	cb 01       	movw	r24, r22
    21cc:	f8 01       	movw	r30, r16
    21ce:	80 83       	st	Z, r24
    21d0:	91 83       	std	Z+1, r25	; 0x01
    21d2:	a2 83       	std	Z+2, r26	; 0x02
    21d4:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    21d6:	fe 01       	movw	r30, r28
    21d8:	e5 5a       	subi	r30, 0xA5	; 165
    21da:	ff 4f       	sbci	r31, 0xFF	; 255
    21dc:	60 81       	ld	r22, Z
    21de:	71 81       	ldd	r23, Z+1	; 0x01
    21e0:	82 81       	ldd	r24, Z+2	; 0x02
    21e2:	93 81       	ldd	r25, Z+3	; 0x03
    21e4:	20 e0       	ldi	r18, 0x00	; 0
    21e6:	30 e0       	ldi	r19, 0x00	; 0
    21e8:	40 e8       	ldi	r20, 0x80	; 128
    21ea:	5f e3       	ldi	r21, 0x3F	; 63
    21ec:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    21f0:	88 23       	and	r24, r24
    21f2:	44 f4       	brge	.+16     	; 0x2204 <stepper_rotate_anti_cw_half_step+0xb4>
		__ticks = 1;
    21f4:	fe 01       	movw	r30, r28
    21f6:	e7 5a       	subi	r30, 0xA7	; 167
    21f8:	ff 4f       	sbci	r31, 0xFF	; 255
    21fa:	81 e0       	ldi	r24, 0x01	; 1
    21fc:	90 e0       	ldi	r25, 0x00	; 0
    21fe:	91 83       	std	Z+1, r25	; 0x01
    2200:	80 83       	st	Z, r24
    2202:	64 c0       	rjmp	.+200    	; 0x22cc <stepper_rotate_anti_cw_half_step+0x17c>
	else if (__tmp > 65535)
    2204:	fe 01       	movw	r30, r28
    2206:	e5 5a       	subi	r30, 0xA5	; 165
    2208:	ff 4f       	sbci	r31, 0xFF	; 255
    220a:	60 81       	ld	r22, Z
    220c:	71 81       	ldd	r23, Z+1	; 0x01
    220e:	82 81       	ldd	r24, Z+2	; 0x02
    2210:	93 81       	ldd	r25, Z+3	; 0x03
    2212:	20 e0       	ldi	r18, 0x00	; 0
    2214:	3f ef       	ldi	r19, 0xFF	; 255
    2216:	4f e7       	ldi	r20, 0x7F	; 127
    2218:	57 e4       	ldi	r21, 0x47	; 71
    221a:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    221e:	18 16       	cp	r1, r24
    2220:	0c f0       	brlt	.+2      	; 0x2224 <stepper_rotate_anti_cw_half_step+0xd4>
    2222:	43 c0       	rjmp	.+134    	; 0x22aa <stepper_rotate_anti_cw_half_step+0x15a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2224:	fe 01       	movw	r30, r28
    2226:	e1 5a       	subi	r30, 0xA1	; 161
    2228:	ff 4f       	sbci	r31, 0xFF	; 255
    222a:	60 81       	ld	r22, Z
    222c:	71 81       	ldd	r23, Z+1	; 0x01
    222e:	82 81       	ldd	r24, Z+2	; 0x02
    2230:	93 81       	ldd	r25, Z+3	; 0x03
    2232:	20 e0       	ldi	r18, 0x00	; 0
    2234:	30 e0       	ldi	r19, 0x00	; 0
    2236:	40 e2       	ldi	r20, 0x20	; 32
    2238:	51 e4       	ldi	r21, 0x41	; 65
    223a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    223e:	dc 01       	movw	r26, r24
    2240:	cb 01       	movw	r24, r22
    2242:	8e 01       	movw	r16, r28
    2244:	07 5a       	subi	r16, 0xA7	; 167
    2246:	1f 4f       	sbci	r17, 0xFF	; 255
    2248:	bc 01       	movw	r22, r24
    224a:	cd 01       	movw	r24, r26
    224c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2250:	dc 01       	movw	r26, r24
    2252:	cb 01       	movw	r24, r22
    2254:	f8 01       	movw	r30, r16
    2256:	91 83       	std	Z+1, r25	; 0x01
    2258:	80 83       	st	Z, r24
    225a:	1f c0       	rjmp	.+62     	; 0x229a <stepper_rotate_anti_cw_half_step+0x14a>
    225c:	fe 01       	movw	r30, r28
    225e:	e9 5a       	subi	r30, 0xA9	; 169
    2260:	ff 4f       	sbci	r31, 0xFF	; 255
    2262:	88 ec       	ldi	r24, 0xC8	; 200
    2264:	90 e0       	ldi	r25, 0x00	; 0
    2266:	91 83       	std	Z+1, r25	; 0x01
    2268:	80 83       	st	Z, r24
    226a:	fe 01       	movw	r30, r28
    226c:	e9 5a       	subi	r30, 0xA9	; 169
    226e:	ff 4f       	sbci	r31, 0xFF	; 255
    2270:	80 81       	ld	r24, Z
    2272:	91 81       	ldd	r25, Z+1	; 0x01
    2274:	01 97       	sbiw	r24, 0x01	; 1
    2276:	f1 f7       	brne	.-4      	; 0x2274 <stepper_rotate_anti_cw_half_step+0x124>
    2278:	fe 01       	movw	r30, r28
    227a:	e9 5a       	subi	r30, 0xA9	; 169
    227c:	ff 4f       	sbci	r31, 0xFF	; 255
    227e:	91 83       	std	Z+1, r25	; 0x01
    2280:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2282:	de 01       	movw	r26, r28
    2284:	a7 5a       	subi	r26, 0xA7	; 167
    2286:	bf 4f       	sbci	r27, 0xFF	; 255
    2288:	fe 01       	movw	r30, r28
    228a:	e7 5a       	subi	r30, 0xA7	; 167
    228c:	ff 4f       	sbci	r31, 0xFF	; 255
    228e:	80 81       	ld	r24, Z
    2290:	91 81       	ldd	r25, Z+1	; 0x01
    2292:	01 97       	sbiw	r24, 0x01	; 1
    2294:	11 96       	adiw	r26, 0x01	; 1
    2296:	9c 93       	st	X, r25
    2298:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    229a:	fe 01       	movw	r30, r28
    229c:	e7 5a       	subi	r30, 0xA7	; 167
    229e:	ff 4f       	sbci	r31, 0xFF	; 255
    22a0:	80 81       	ld	r24, Z
    22a2:	91 81       	ldd	r25, Z+1	; 0x01
    22a4:	00 97       	sbiw	r24, 0x00	; 0
    22a6:	d1 f6       	brne	.-76     	; 0x225c <stepper_rotate_anti_cw_half_step+0x10c>
    22a8:	27 c0       	rjmp	.+78     	; 0x22f8 <stepper_rotate_anti_cw_half_step+0x1a8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    22aa:	8e 01       	movw	r16, r28
    22ac:	07 5a       	subi	r16, 0xA7	; 167
    22ae:	1f 4f       	sbci	r17, 0xFF	; 255
    22b0:	fe 01       	movw	r30, r28
    22b2:	e5 5a       	subi	r30, 0xA5	; 165
    22b4:	ff 4f       	sbci	r31, 0xFF	; 255
    22b6:	60 81       	ld	r22, Z
    22b8:	71 81       	ldd	r23, Z+1	; 0x01
    22ba:	82 81       	ldd	r24, Z+2	; 0x02
    22bc:	93 81       	ldd	r25, Z+3	; 0x03
    22be:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    22c2:	dc 01       	movw	r26, r24
    22c4:	cb 01       	movw	r24, r22
    22c6:	f8 01       	movw	r30, r16
    22c8:	91 83       	std	Z+1, r25	; 0x01
    22ca:	80 83       	st	Z, r24
    22cc:	de 01       	movw	r26, r28
    22ce:	ab 5a       	subi	r26, 0xAB	; 171
    22d0:	bf 4f       	sbci	r27, 0xFF	; 255
    22d2:	fe 01       	movw	r30, r28
    22d4:	e7 5a       	subi	r30, 0xA7	; 167
    22d6:	ff 4f       	sbci	r31, 0xFF	; 255
    22d8:	80 81       	ld	r24, Z
    22da:	91 81       	ldd	r25, Z+1	; 0x01
    22dc:	8d 93       	st	X+, r24
    22de:	9c 93       	st	X, r25
    22e0:	fe 01       	movw	r30, r28
    22e2:	eb 5a       	subi	r30, 0xAB	; 171
    22e4:	ff 4f       	sbci	r31, 0xFF	; 255
    22e6:	80 81       	ld	r24, Z
    22e8:	91 81       	ldd	r25, Z+1	; 0x01
    22ea:	01 97       	sbiw	r24, 0x01	; 1
    22ec:	f1 f7       	brne	.-4      	; 0x22ea <stepper_rotate_anti_cw_half_step+0x19a>
    22ee:	fe 01       	movw	r30, r28
    22f0:	eb 5a       	subi	r30, 0xAB	; 171
    22f2:	ff 4f       	sbci	r31, 0xFF	; 255
    22f4:	91 83       	std	Z+1, r25	; 0x01
    22f6:	80 83       	st	Z, r24
	_delay_ms(10);//time= 1/100
		    DIO_set_pin_value(stepper_port,coil_orange,DIO_High);
    22f8:	83 e0       	ldi	r24, 0x03	; 3
    22fa:	63 e0       	ldi	r22, 0x03	; 3
    22fc:	41 e0       	ldi	r20, 0x01	; 1
    22fe:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
			DIO_set_pin_value(stepper_port,coil_yellow,DIO_High);
    2302:	83 e0       	ldi	r24, 0x03	; 3
    2304:	62 e0       	ldi	r22, 0x02	; 2
    2306:	41 e0       	ldi	r20, 0x01	; 1
    2308:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
			DIO_set_pin_value(stepper_port,coil_pink,DIO_Low);
    230c:	83 e0       	ldi	r24, 0x03	; 3
    230e:	61 e0       	ldi	r22, 0x01	; 1
    2310:	40 e0       	ldi	r20, 0x00	; 0
    2312:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
			DIO_set_pin_value(stepper_port,coil_blue,DIO_Low);
    2316:	83 e0       	ldi	r24, 0x03	; 3
    2318:	60 e0       	ldi	r22, 0x00	; 0
    231a:	40 e0       	ldi	r20, 0x00	; 0
    231c:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
    2320:	fe 01       	movw	r30, r28
    2322:	ef 5a       	subi	r30, 0xAF	; 175
    2324:	ff 4f       	sbci	r31, 0xFF	; 255
    2326:	80 e0       	ldi	r24, 0x00	; 0
    2328:	90 e0       	ldi	r25, 0x00	; 0
    232a:	a0 e2       	ldi	r26, 0x20	; 32
    232c:	b1 e4       	ldi	r27, 0x41	; 65
    232e:	80 83       	st	Z, r24
    2330:	91 83       	std	Z+1, r25	; 0x01
    2332:	a2 83       	std	Z+2, r26	; 0x02
    2334:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2336:	8e 01       	movw	r16, r28
    2338:	03 5b       	subi	r16, 0xB3	; 179
    233a:	1f 4f       	sbci	r17, 0xFF	; 255
    233c:	fe 01       	movw	r30, r28
    233e:	ef 5a       	subi	r30, 0xAF	; 175
    2340:	ff 4f       	sbci	r31, 0xFF	; 255
    2342:	60 81       	ld	r22, Z
    2344:	71 81       	ldd	r23, Z+1	; 0x01
    2346:	82 81       	ldd	r24, Z+2	; 0x02
    2348:	93 81       	ldd	r25, Z+3	; 0x03
    234a:	20 e0       	ldi	r18, 0x00	; 0
    234c:	30 e0       	ldi	r19, 0x00	; 0
    234e:	4a ef       	ldi	r20, 0xFA	; 250
    2350:	54 e4       	ldi	r21, 0x44	; 68
    2352:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2356:	dc 01       	movw	r26, r24
    2358:	cb 01       	movw	r24, r22
    235a:	f8 01       	movw	r30, r16
    235c:	80 83       	st	Z, r24
    235e:	91 83       	std	Z+1, r25	; 0x01
    2360:	a2 83       	std	Z+2, r26	; 0x02
    2362:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    2364:	fe 01       	movw	r30, r28
    2366:	e3 5b       	subi	r30, 0xB3	; 179
    2368:	ff 4f       	sbci	r31, 0xFF	; 255
    236a:	60 81       	ld	r22, Z
    236c:	71 81       	ldd	r23, Z+1	; 0x01
    236e:	82 81       	ldd	r24, Z+2	; 0x02
    2370:	93 81       	ldd	r25, Z+3	; 0x03
    2372:	20 e0       	ldi	r18, 0x00	; 0
    2374:	30 e0       	ldi	r19, 0x00	; 0
    2376:	40 e8       	ldi	r20, 0x80	; 128
    2378:	5f e3       	ldi	r21, 0x3F	; 63
    237a:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    237e:	88 23       	and	r24, r24
    2380:	44 f4       	brge	.+16     	; 0x2392 <stepper_rotate_anti_cw_half_step+0x242>
		__ticks = 1;
    2382:	fe 01       	movw	r30, r28
    2384:	e5 5b       	subi	r30, 0xB5	; 181
    2386:	ff 4f       	sbci	r31, 0xFF	; 255
    2388:	81 e0       	ldi	r24, 0x01	; 1
    238a:	90 e0       	ldi	r25, 0x00	; 0
    238c:	91 83       	std	Z+1, r25	; 0x01
    238e:	80 83       	st	Z, r24
    2390:	64 c0       	rjmp	.+200    	; 0x245a <stepper_rotate_anti_cw_half_step+0x30a>
	else if (__tmp > 65535)
    2392:	fe 01       	movw	r30, r28
    2394:	e3 5b       	subi	r30, 0xB3	; 179
    2396:	ff 4f       	sbci	r31, 0xFF	; 255
    2398:	60 81       	ld	r22, Z
    239a:	71 81       	ldd	r23, Z+1	; 0x01
    239c:	82 81       	ldd	r24, Z+2	; 0x02
    239e:	93 81       	ldd	r25, Z+3	; 0x03
    23a0:	20 e0       	ldi	r18, 0x00	; 0
    23a2:	3f ef       	ldi	r19, 0xFF	; 255
    23a4:	4f e7       	ldi	r20, 0x7F	; 127
    23a6:	57 e4       	ldi	r21, 0x47	; 71
    23a8:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    23ac:	18 16       	cp	r1, r24
    23ae:	0c f0       	brlt	.+2      	; 0x23b2 <stepper_rotate_anti_cw_half_step+0x262>
    23b0:	43 c0       	rjmp	.+134    	; 0x2438 <stepper_rotate_anti_cw_half_step+0x2e8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    23b2:	fe 01       	movw	r30, r28
    23b4:	ef 5a       	subi	r30, 0xAF	; 175
    23b6:	ff 4f       	sbci	r31, 0xFF	; 255
    23b8:	60 81       	ld	r22, Z
    23ba:	71 81       	ldd	r23, Z+1	; 0x01
    23bc:	82 81       	ldd	r24, Z+2	; 0x02
    23be:	93 81       	ldd	r25, Z+3	; 0x03
    23c0:	20 e0       	ldi	r18, 0x00	; 0
    23c2:	30 e0       	ldi	r19, 0x00	; 0
    23c4:	40 e2       	ldi	r20, 0x20	; 32
    23c6:	51 e4       	ldi	r21, 0x41	; 65
    23c8:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    23cc:	dc 01       	movw	r26, r24
    23ce:	cb 01       	movw	r24, r22
    23d0:	8e 01       	movw	r16, r28
    23d2:	05 5b       	subi	r16, 0xB5	; 181
    23d4:	1f 4f       	sbci	r17, 0xFF	; 255
    23d6:	bc 01       	movw	r22, r24
    23d8:	cd 01       	movw	r24, r26
    23da:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    23de:	dc 01       	movw	r26, r24
    23e0:	cb 01       	movw	r24, r22
    23e2:	f8 01       	movw	r30, r16
    23e4:	91 83       	std	Z+1, r25	; 0x01
    23e6:	80 83       	st	Z, r24
    23e8:	1f c0       	rjmp	.+62     	; 0x2428 <stepper_rotate_anti_cw_half_step+0x2d8>
    23ea:	fe 01       	movw	r30, r28
    23ec:	e7 5b       	subi	r30, 0xB7	; 183
    23ee:	ff 4f       	sbci	r31, 0xFF	; 255
    23f0:	88 ec       	ldi	r24, 0xC8	; 200
    23f2:	90 e0       	ldi	r25, 0x00	; 0
    23f4:	91 83       	std	Z+1, r25	; 0x01
    23f6:	80 83       	st	Z, r24
    23f8:	fe 01       	movw	r30, r28
    23fa:	e7 5b       	subi	r30, 0xB7	; 183
    23fc:	ff 4f       	sbci	r31, 0xFF	; 255
    23fe:	80 81       	ld	r24, Z
    2400:	91 81       	ldd	r25, Z+1	; 0x01
    2402:	01 97       	sbiw	r24, 0x01	; 1
    2404:	f1 f7       	brne	.-4      	; 0x2402 <stepper_rotate_anti_cw_half_step+0x2b2>
    2406:	fe 01       	movw	r30, r28
    2408:	e7 5b       	subi	r30, 0xB7	; 183
    240a:	ff 4f       	sbci	r31, 0xFF	; 255
    240c:	91 83       	std	Z+1, r25	; 0x01
    240e:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2410:	de 01       	movw	r26, r28
    2412:	a5 5b       	subi	r26, 0xB5	; 181
    2414:	bf 4f       	sbci	r27, 0xFF	; 255
    2416:	fe 01       	movw	r30, r28
    2418:	e5 5b       	subi	r30, 0xB5	; 181
    241a:	ff 4f       	sbci	r31, 0xFF	; 255
    241c:	80 81       	ld	r24, Z
    241e:	91 81       	ldd	r25, Z+1	; 0x01
    2420:	01 97       	sbiw	r24, 0x01	; 1
    2422:	11 96       	adiw	r26, 0x01	; 1
    2424:	9c 93       	st	X, r25
    2426:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2428:	fe 01       	movw	r30, r28
    242a:	e5 5b       	subi	r30, 0xB5	; 181
    242c:	ff 4f       	sbci	r31, 0xFF	; 255
    242e:	80 81       	ld	r24, Z
    2430:	91 81       	ldd	r25, Z+1	; 0x01
    2432:	00 97       	sbiw	r24, 0x00	; 0
    2434:	d1 f6       	brne	.-76     	; 0x23ea <stepper_rotate_anti_cw_half_step+0x29a>
    2436:	27 c0       	rjmp	.+78     	; 0x2486 <stepper_rotate_anti_cw_half_step+0x336>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2438:	8e 01       	movw	r16, r28
    243a:	05 5b       	subi	r16, 0xB5	; 181
    243c:	1f 4f       	sbci	r17, 0xFF	; 255
    243e:	fe 01       	movw	r30, r28
    2440:	e3 5b       	subi	r30, 0xB3	; 179
    2442:	ff 4f       	sbci	r31, 0xFF	; 255
    2444:	60 81       	ld	r22, Z
    2446:	71 81       	ldd	r23, Z+1	; 0x01
    2448:	82 81       	ldd	r24, Z+2	; 0x02
    244a:	93 81       	ldd	r25, Z+3	; 0x03
    244c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2450:	dc 01       	movw	r26, r24
    2452:	cb 01       	movw	r24, r22
    2454:	f8 01       	movw	r30, r16
    2456:	91 83       	std	Z+1, r25	; 0x01
    2458:	80 83       	st	Z, r24
    245a:	de 01       	movw	r26, r28
    245c:	a9 5b       	subi	r26, 0xB9	; 185
    245e:	bf 4f       	sbci	r27, 0xFF	; 255
    2460:	fe 01       	movw	r30, r28
    2462:	e5 5b       	subi	r30, 0xB5	; 181
    2464:	ff 4f       	sbci	r31, 0xFF	; 255
    2466:	80 81       	ld	r24, Z
    2468:	91 81       	ldd	r25, Z+1	; 0x01
    246a:	8d 93       	st	X+, r24
    246c:	9c 93       	st	X, r25
    246e:	fe 01       	movw	r30, r28
    2470:	e9 5b       	subi	r30, 0xB9	; 185
    2472:	ff 4f       	sbci	r31, 0xFF	; 255
    2474:	80 81       	ld	r24, Z
    2476:	91 81       	ldd	r25, Z+1	; 0x01
    2478:	01 97       	sbiw	r24, 0x01	; 1
    247a:	f1 f7       	brne	.-4      	; 0x2478 <stepper_rotate_anti_cw_half_step+0x328>
    247c:	fe 01       	movw	r30, r28
    247e:	e9 5b       	subi	r30, 0xB9	; 185
    2480:	ff 4f       	sbci	r31, 0xFF	; 255
    2482:	91 83       	std	Z+1, r25	; 0x01
    2484:	80 83       	st	Z, r24
			_delay_ms(10);//time= 1/100

		    DIO_set_pin_value(stepper_port,coil_orange,DIO_Low);
    2486:	83 e0       	ldi	r24, 0x03	; 3
    2488:	63 e0       	ldi	r22, 0x03	; 3
    248a:	40 e0       	ldi	r20, 0x00	; 0
    248c:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
			DIO_set_pin_value(stepper_port,coil_yellow,DIO_High);
    2490:	83 e0       	ldi	r24, 0x03	; 3
    2492:	62 e0       	ldi	r22, 0x02	; 2
    2494:	41 e0       	ldi	r20, 0x01	; 1
    2496:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
			DIO_set_pin_value(stepper_port,coil_pink,DIO_Low);
    249a:	83 e0       	ldi	r24, 0x03	; 3
    249c:	61 e0       	ldi	r22, 0x01	; 1
    249e:	40 e0       	ldi	r20, 0x00	; 0
    24a0:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
			DIO_set_pin_value(stepper_port,coil_blue,DIO_Low);
    24a4:	83 e0       	ldi	r24, 0x03	; 3
    24a6:	60 e0       	ldi	r22, 0x00	; 0
    24a8:	40 e0       	ldi	r20, 0x00	; 0
    24aa:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
    24ae:	fe 01       	movw	r30, r28
    24b0:	ed 5b       	subi	r30, 0xBD	; 189
    24b2:	ff 4f       	sbci	r31, 0xFF	; 255
    24b4:	80 e0       	ldi	r24, 0x00	; 0
    24b6:	90 e0       	ldi	r25, 0x00	; 0
    24b8:	a0 e2       	ldi	r26, 0x20	; 32
    24ba:	b1 e4       	ldi	r27, 0x41	; 65
    24bc:	80 83       	st	Z, r24
    24be:	91 83       	std	Z+1, r25	; 0x01
    24c0:	a2 83       	std	Z+2, r26	; 0x02
    24c2:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    24c4:	8e 01       	movw	r16, r28
    24c6:	01 5c       	subi	r16, 0xC1	; 193
    24c8:	1f 4f       	sbci	r17, 0xFF	; 255
    24ca:	fe 01       	movw	r30, r28
    24cc:	ed 5b       	subi	r30, 0xBD	; 189
    24ce:	ff 4f       	sbci	r31, 0xFF	; 255
    24d0:	60 81       	ld	r22, Z
    24d2:	71 81       	ldd	r23, Z+1	; 0x01
    24d4:	82 81       	ldd	r24, Z+2	; 0x02
    24d6:	93 81       	ldd	r25, Z+3	; 0x03
    24d8:	20 e0       	ldi	r18, 0x00	; 0
    24da:	30 e0       	ldi	r19, 0x00	; 0
    24dc:	4a ef       	ldi	r20, 0xFA	; 250
    24de:	54 e4       	ldi	r21, 0x44	; 68
    24e0:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    24e4:	dc 01       	movw	r26, r24
    24e6:	cb 01       	movw	r24, r22
    24e8:	f8 01       	movw	r30, r16
    24ea:	80 83       	st	Z, r24
    24ec:	91 83       	std	Z+1, r25	; 0x01
    24ee:	a2 83       	std	Z+2, r26	; 0x02
    24f0:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    24f2:	fe 01       	movw	r30, r28
    24f4:	ff 96       	adiw	r30, 0x3f	; 63
    24f6:	60 81       	ld	r22, Z
    24f8:	71 81       	ldd	r23, Z+1	; 0x01
    24fa:	82 81       	ldd	r24, Z+2	; 0x02
    24fc:	93 81       	ldd	r25, Z+3	; 0x03
    24fe:	20 e0       	ldi	r18, 0x00	; 0
    2500:	30 e0       	ldi	r19, 0x00	; 0
    2502:	40 e8       	ldi	r20, 0x80	; 128
    2504:	5f e3       	ldi	r21, 0x3F	; 63
    2506:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    250a:	88 23       	and	r24, r24
    250c:	2c f4       	brge	.+10     	; 0x2518 <stepper_rotate_anti_cw_half_step+0x3c8>
		__ticks = 1;
    250e:	81 e0       	ldi	r24, 0x01	; 1
    2510:	90 e0       	ldi	r25, 0x00	; 0
    2512:	9e af       	std	Y+62, r25	; 0x3e
    2514:	8d af       	std	Y+61, r24	; 0x3d
    2516:	46 c0       	rjmp	.+140    	; 0x25a4 <stepper_rotate_anti_cw_half_step+0x454>
	else if (__tmp > 65535)
    2518:	fe 01       	movw	r30, r28
    251a:	ff 96       	adiw	r30, 0x3f	; 63
    251c:	60 81       	ld	r22, Z
    251e:	71 81       	ldd	r23, Z+1	; 0x01
    2520:	82 81       	ldd	r24, Z+2	; 0x02
    2522:	93 81       	ldd	r25, Z+3	; 0x03
    2524:	20 e0       	ldi	r18, 0x00	; 0
    2526:	3f ef       	ldi	r19, 0xFF	; 255
    2528:	4f e7       	ldi	r20, 0x7F	; 127
    252a:	57 e4       	ldi	r21, 0x47	; 71
    252c:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    2530:	18 16       	cp	r1, r24
    2532:	64 f5       	brge	.+88     	; 0x258c <stepper_rotate_anti_cw_half_step+0x43c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2534:	fe 01       	movw	r30, r28
    2536:	ed 5b       	subi	r30, 0xBD	; 189
    2538:	ff 4f       	sbci	r31, 0xFF	; 255
    253a:	60 81       	ld	r22, Z
    253c:	71 81       	ldd	r23, Z+1	; 0x01
    253e:	82 81       	ldd	r24, Z+2	; 0x02
    2540:	93 81       	ldd	r25, Z+3	; 0x03
    2542:	20 e0       	ldi	r18, 0x00	; 0
    2544:	30 e0       	ldi	r19, 0x00	; 0
    2546:	40 e2       	ldi	r20, 0x20	; 32
    2548:	51 e4       	ldi	r21, 0x41	; 65
    254a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    254e:	dc 01       	movw	r26, r24
    2550:	cb 01       	movw	r24, r22
    2552:	bc 01       	movw	r22, r24
    2554:	cd 01       	movw	r24, r26
    2556:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    255a:	dc 01       	movw	r26, r24
    255c:	cb 01       	movw	r24, r22
    255e:	9e af       	std	Y+62, r25	; 0x3e
    2560:	8d af       	std	Y+61, r24	; 0x3d
    2562:	0f c0       	rjmp	.+30     	; 0x2582 <stepper_rotate_anti_cw_half_step+0x432>
    2564:	88 ec       	ldi	r24, 0xC8	; 200
    2566:	90 e0       	ldi	r25, 0x00	; 0
    2568:	9c af       	std	Y+60, r25	; 0x3c
    256a:	8b af       	std	Y+59, r24	; 0x3b
    256c:	8b ad       	ldd	r24, Y+59	; 0x3b
    256e:	9c ad       	ldd	r25, Y+60	; 0x3c
    2570:	01 97       	sbiw	r24, 0x01	; 1
    2572:	f1 f7       	brne	.-4      	; 0x2570 <stepper_rotate_anti_cw_half_step+0x420>
    2574:	9c af       	std	Y+60, r25	; 0x3c
    2576:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2578:	8d ad       	ldd	r24, Y+61	; 0x3d
    257a:	9e ad       	ldd	r25, Y+62	; 0x3e
    257c:	01 97       	sbiw	r24, 0x01	; 1
    257e:	9e af       	std	Y+62, r25	; 0x3e
    2580:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2582:	8d ad       	ldd	r24, Y+61	; 0x3d
    2584:	9e ad       	ldd	r25, Y+62	; 0x3e
    2586:	00 97       	sbiw	r24, 0x00	; 0
    2588:	69 f7       	brne	.-38     	; 0x2564 <stepper_rotate_anti_cw_half_step+0x414>
    258a:	16 c0       	rjmp	.+44     	; 0x25b8 <stepper_rotate_anti_cw_half_step+0x468>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    258c:	fe 01       	movw	r30, r28
    258e:	ff 96       	adiw	r30, 0x3f	; 63
    2590:	60 81       	ld	r22, Z
    2592:	71 81       	ldd	r23, Z+1	; 0x01
    2594:	82 81       	ldd	r24, Z+2	; 0x02
    2596:	93 81       	ldd	r25, Z+3	; 0x03
    2598:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    259c:	dc 01       	movw	r26, r24
    259e:	cb 01       	movw	r24, r22
    25a0:	9e af       	std	Y+62, r25	; 0x3e
    25a2:	8d af       	std	Y+61, r24	; 0x3d
    25a4:	8d ad       	ldd	r24, Y+61	; 0x3d
    25a6:	9e ad       	ldd	r25, Y+62	; 0x3e
    25a8:	9a af       	std	Y+58, r25	; 0x3a
    25aa:	89 af       	std	Y+57, r24	; 0x39
    25ac:	89 ad       	ldd	r24, Y+57	; 0x39
    25ae:	9a ad       	ldd	r25, Y+58	; 0x3a
    25b0:	01 97       	sbiw	r24, 0x01	; 1
    25b2:	f1 f7       	brne	.-4      	; 0x25b0 <stepper_rotate_anti_cw_half_step+0x460>
    25b4:	9a af       	std	Y+58, r25	; 0x3a
    25b6:	89 af       	std	Y+57, r24	; 0x39
			_delay_ms(10);//time= 1/100

		    DIO_set_pin_value(stepper_port,coil_orange,DIO_Low);
    25b8:	83 e0       	ldi	r24, 0x03	; 3
    25ba:	63 e0       	ldi	r22, 0x03	; 3
    25bc:	40 e0       	ldi	r20, 0x00	; 0
    25be:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
			DIO_set_pin_value(stepper_port,coil_yellow,DIO_High);
    25c2:	83 e0       	ldi	r24, 0x03	; 3
    25c4:	62 e0       	ldi	r22, 0x02	; 2
    25c6:	41 e0       	ldi	r20, 0x01	; 1
    25c8:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
			DIO_set_pin_value(stepper_port,coil_pink,DIO_High);
    25cc:	83 e0       	ldi	r24, 0x03	; 3
    25ce:	61 e0       	ldi	r22, 0x01	; 1
    25d0:	41 e0       	ldi	r20, 0x01	; 1
    25d2:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
			DIO_set_pin_value(stepper_port,coil_blue,DIO_Low);
    25d6:	83 e0       	ldi	r24, 0x03	; 3
    25d8:	60 e0       	ldi	r22, 0x00	; 0
    25da:	40 e0       	ldi	r20, 0x00	; 0
    25dc:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
    25e0:	80 e0       	ldi	r24, 0x00	; 0
    25e2:	90 e0       	ldi	r25, 0x00	; 0
    25e4:	a0 e2       	ldi	r26, 0x20	; 32
    25e6:	b1 e4       	ldi	r27, 0x41	; 65
    25e8:	8d ab       	std	Y+53, r24	; 0x35
    25ea:	9e ab       	std	Y+54, r25	; 0x36
    25ec:	af ab       	std	Y+55, r26	; 0x37
    25ee:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    25f0:	6d a9       	ldd	r22, Y+53	; 0x35
    25f2:	7e a9       	ldd	r23, Y+54	; 0x36
    25f4:	8f a9       	ldd	r24, Y+55	; 0x37
    25f6:	98 ad       	ldd	r25, Y+56	; 0x38
    25f8:	20 e0       	ldi	r18, 0x00	; 0
    25fa:	30 e0       	ldi	r19, 0x00	; 0
    25fc:	4a ef       	ldi	r20, 0xFA	; 250
    25fe:	54 e4       	ldi	r21, 0x44	; 68
    2600:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2604:	dc 01       	movw	r26, r24
    2606:	cb 01       	movw	r24, r22
    2608:	89 ab       	std	Y+49, r24	; 0x31
    260a:	9a ab       	std	Y+50, r25	; 0x32
    260c:	ab ab       	std	Y+51, r26	; 0x33
    260e:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    2610:	69 a9       	ldd	r22, Y+49	; 0x31
    2612:	7a a9       	ldd	r23, Y+50	; 0x32
    2614:	8b a9       	ldd	r24, Y+51	; 0x33
    2616:	9c a9       	ldd	r25, Y+52	; 0x34
    2618:	20 e0       	ldi	r18, 0x00	; 0
    261a:	30 e0       	ldi	r19, 0x00	; 0
    261c:	40 e8       	ldi	r20, 0x80	; 128
    261e:	5f e3       	ldi	r21, 0x3F	; 63
    2620:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    2624:	88 23       	and	r24, r24
    2626:	2c f4       	brge	.+10     	; 0x2632 <stepper_rotate_anti_cw_half_step+0x4e2>
		__ticks = 1;
    2628:	81 e0       	ldi	r24, 0x01	; 1
    262a:	90 e0       	ldi	r25, 0x00	; 0
    262c:	98 ab       	std	Y+48, r25	; 0x30
    262e:	8f a7       	std	Y+47, r24	; 0x2f
    2630:	3f c0       	rjmp	.+126    	; 0x26b0 <stepper_rotate_anti_cw_half_step+0x560>
	else if (__tmp > 65535)
    2632:	69 a9       	ldd	r22, Y+49	; 0x31
    2634:	7a a9       	ldd	r23, Y+50	; 0x32
    2636:	8b a9       	ldd	r24, Y+51	; 0x33
    2638:	9c a9       	ldd	r25, Y+52	; 0x34
    263a:	20 e0       	ldi	r18, 0x00	; 0
    263c:	3f ef       	ldi	r19, 0xFF	; 255
    263e:	4f e7       	ldi	r20, 0x7F	; 127
    2640:	57 e4       	ldi	r21, 0x47	; 71
    2642:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    2646:	18 16       	cp	r1, r24
    2648:	4c f5       	brge	.+82     	; 0x269c <stepper_rotate_anti_cw_half_step+0x54c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    264a:	6d a9       	ldd	r22, Y+53	; 0x35
    264c:	7e a9       	ldd	r23, Y+54	; 0x36
    264e:	8f a9       	ldd	r24, Y+55	; 0x37
    2650:	98 ad       	ldd	r25, Y+56	; 0x38
    2652:	20 e0       	ldi	r18, 0x00	; 0
    2654:	30 e0       	ldi	r19, 0x00	; 0
    2656:	40 e2       	ldi	r20, 0x20	; 32
    2658:	51 e4       	ldi	r21, 0x41	; 65
    265a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    265e:	dc 01       	movw	r26, r24
    2660:	cb 01       	movw	r24, r22
    2662:	bc 01       	movw	r22, r24
    2664:	cd 01       	movw	r24, r26
    2666:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    266a:	dc 01       	movw	r26, r24
    266c:	cb 01       	movw	r24, r22
    266e:	98 ab       	std	Y+48, r25	; 0x30
    2670:	8f a7       	std	Y+47, r24	; 0x2f
    2672:	0f c0       	rjmp	.+30     	; 0x2692 <stepper_rotate_anti_cw_half_step+0x542>
    2674:	88 ec       	ldi	r24, 0xC8	; 200
    2676:	90 e0       	ldi	r25, 0x00	; 0
    2678:	9e a7       	std	Y+46, r25	; 0x2e
    267a:	8d a7       	std	Y+45, r24	; 0x2d
    267c:	8d a5       	ldd	r24, Y+45	; 0x2d
    267e:	9e a5       	ldd	r25, Y+46	; 0x2e
    2680:	01 97       	sbiw	r24, 0x01	; 1
    2682:	f1 f7       	brne	.-4      	; 0x2680 <stepper_rotate_anti_cw_half_step+0x530>
    2684:	9e a7       	std	Y+46, r25	; 0x2e
    2686:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2688:	8f a5       	ldd	r24, Y+47	; 0x2f
    268a:	98 a9       	ldd	r25, Y+48	; 0x30
    268c:	01 97       	sbiw	r24, 0x01	; 1
    268e:	98 ab       	std	Y+48, r25	; 0x30
    2690:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2692:	8f a5       	ldd	r24, Y+47	; 0x2f
    2694:	98 a9       	ldd	r25, Y+48	; 0x30
    2696:	00 97       	sbiw	r24, 0x00	; 0
    2698:	69 f7       	brne	.-38     	; 0x2674 <stepper_rotate_anti_cw_half_step+0x524>
    269a:	14 c0       	rjmp	.+40     	; 0x26c4 <stepper_rotate_anti_cw_half_step+0x574>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    269c:	69 a9       	ldd	r22, Y+49	; 0x31
    269e:	7a a9       	ldd	r23, Y+50	; 0x32
    26a0:	8b a9       	ldd	r24, Y+51	; 0x33
    26a2:	9c a9       	ldd	r25, Y+52	; 0x34
    26a4:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    26a8:	dc 01       	movw	r26, r24
    26aa:	cb 01       	movw	r24, r22
    26ac:	98 ab       	std	Y+48, r25	; 0x30
    26ae:	8f a7       	std	Y+47, r24	; 0x2f
    26b0:	8f a5       	ldd	r24, Y+47	; 0x2f
    26b2:	98 a9       	ldd	r25, Y+48	; 0x30
    26b4:	9c a7       	std	Y+44, r25	; 0x2c
    26b6:	8b a7       	std	Y+43, r24	; 0x2b
    26b8:	8b a5       	ldd	r24, Y+43	; 0x2b
    26ba:	9c a5       	ldd	r25, Y+44	; 0x2c
    26bc:	01 97       	sbiw	r24, 0x01	; 1
    26be:	f1 f7       	brne	.-4      	; 0x26bc <stepper_rotate_anti_cw_half_step+0x56c>
    26c0:	9c a7       	std	Y+44, r25	; 0x2c
    26c2:	8b a7       	std	Y+43, r24	; 0x2b
			_delay_ms(10);//time= 1/100


			DIO_set_pin_value(stepper_port,coil_orange,DIO_Low);
    26c4:	83 e0       	ldi	r24, 0x03	; 3
    26c6:	63 e0       	ldi	r22, 0x03	; 3
    26c8:	40 e0       	ldi	r20, 0x00	; 0
    26ca:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
				DIO_set_pin_value(stepper_port,coil_yellow,DIO_Low);
    26ce:	83 e0       	ldi	r24, 0x03	; 3
    26d0:	62 e0       	ldi	r22, 0x02	; 2
    26d2:	40 e0       	ldi	r20, 0x00	; 0
    26d4:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
				DIO_set_pin_value(stepper_port,coil_pink,DIO_High);
    26d8:	83 e0       	ldi	r24, 0x03	; 3
    26da:	61 e0       	ldi	r22, 0x01	; 1
    26dc:	41 e0       	ldi	r20, 0x01	; 1
    26de:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
				DIO_set_pin_value(stepper_port,coil_blue,DIO_Low);
    26e2:	83 e0       	ldi	r24, 0x03	; 3
    26e4:	60 e0       	ldi	r22, 0x00	; 0
    26e6:	40 e0       	ldi	r20, 0x00	; 0
    26e8:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
    26ec:	80 e0       	ldi	r24, 0x00	; 0
    26ee:	90 e0       	ldi	r25, 0x00	; 0
    26f0:	a0 e2       	ldi	r26, 0x20	; 32
    26f2:	b1 e4       	ldi	r27, 0x41	; 65
    26f4:	8f a3       	std	Y+39, r24	; 0x27
    26f6:	98 a7       	std	Y+40, r25	; 0x28
    26f8:	a9 a7       	std	Y+41, r26	; 0x29
    26fa:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    26fc:	6f a1       	ldd	r22, Y+39	; 0x27
    26fe:	78 a5       	ldd	r23, Y+40	; 0x28
    2700:	89 a5       	ldd	r24, Y+41	; 0x29
    2702:	9a a5       	ldd	r25, Y+42	; 0x2a
    2704:	20 e0       	ldi	r18, 0x00	; 0
    2706:	30 e0       	ldi	r19, 0x00	; 0
    2708:	4a ef       	ldi	r20, 0xFA	; 250
    270a:	54 e4       	ldi	r21, 0x44	; 68
    270c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2710:	dc 01       	movw	r26, r24
    2712:	cb 01       	movw	r24, r22
    2714:	8b a3       	std	Y+35, r24	; 0x23
    2716:	9c a3       	std	Y+36, r25	; 0x24
    2718:	ad a3       	std	Y+37, r26	; 0x25
    271a:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    271c:	6b a1       	ldd	r22, Y+35	; 0x23
    271e:	7c a1       	ldd	r23, Y+36	; 0x24
    2720:	8d a1       	ldd	r24, Y+37	; 0x25
    2722:	9e a1       	ldd	r25, Y+38	; 0x26
    2724:	20 e0       	ldi	r18, 0x00	; 0
    2726:	30 e0       	ldi	r19, 0x00	; 0
    2728:	40 e8       	ldi	r20, 0x80	; 128
    272a:	5f e3       	ldi	r21, 0x3F	; 63
    272c:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    2730:	88 23       	and	r24, r24
    2732:	2c f4       	brge	.+10     	; 0x273e <stepper_rotate_anti_cw_half_step+0x5ee>
		__ticks = 1;
    2734:	81 e0       	ldi	r24, 0x01	; 1
    2736:	90 e0       	ldi	r25, 0x00	; 0
    2738:	9a a3       	std	Y+34, r25	; 0x22
    273a:	89 a3       	std	Y+33, r24	; 0x21
    273c:	3f c0       	rjmp	.+126    	; 0x27bc <stepper_rotate_anti_cw_half_step+0x66c>
	else if (__tmp > 65535)
    273e:	6b a1       	ldd	r22, Y+35	; 0x23
    2740:	7c a1       	ldd	r23, Y+36	; 0x24
    2742:	8d a1       	ldd	r24, Y+37	; 0x25
    2744:	9e a1       	ldd	r25, Y+38	; 0x26
    2746:	20 e0       	ldi	r18, 0x00	; 0
    2748:	3f ef       	ldi	r19, 0xFF	; 255
    274a:	4f e7       	ldi	r20, 0x7F	; 127
    274c:	57 e4       	ldi	r21, 0x47	; 71
    274e:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    2752:	18 16       	cp	r1, r24
    2754:	4c f5       	brge	.+82     	; 0x27a8 <stepper_rotate_anti_cw_half_step+0x658>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2756:	6f a1       	ldd	r22, Y+39	; 0x27
    2758:	78 a5       	ldd	r23, Y+40	; 0x28
    275a:	89 a5       	ldd	r24, Y+41	; 0x29
    275c:	9a a5       	ldd	r25, Y+42	; 0x2a
    275e:	20 e0       	ldi	r18, 0x00	; 0
    2760:	30 e0       	ldi	r19, 0x00	; 0
    2762:	40 e2       	ldi	r20, 0x20	; 32
    2764:	51 e4       	ldi	r21, 0x41	; 65
    2766:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    276a:	dc 01       	movw	r26, r24
    276c:	cb 01       	movw	r24, r22
    276e:	bc 01       	movw	r22, r24
    2770:	cd 01       	movw	r24, r26
    2772:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2776:	dc 01       	movw	r26, r24
    2778:	cb 01       	movw	r24, r22
    277a:	9a a3       	std	Y+34, r25	; 0x22
    277c:	89 a3       	std	Y+33, r24	; 0x21
    277e:	0f c0       	rjmp	.+30     	; 0x279e <stepper_rotate_anti_cw_half_step+0x64e>
    2780:	88 ec       	ldi	r24, 0xC8	; 200
    2782:	90 e0       	ldi	r25, 0x00	; 0
    2784:	98 a3       	std	Y+32, r25	; 0x20
    2786:	8f 8f       	std	Y+31, r24	; 0x1f
    2788:	8f 8d       	ldd	r24, Y+31	; 0x1f
    278a:	98 a1       	ldd	r25, Y+32	; 0x20
    278c:	01 97       	sbiw	r24, 0x01	; 1
    278e:	f1 f7       	brne	.-4      	; 0x278c <stepper_rotate_anti_cw_half_step+0x63c>
    2790:	98 a3       	std	Y+32, r25	; 0x20
    2792:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2794:	89 a1       	ldd	r24, Y+33	; 0x21
    2796:	9a a1       	ldd	r25, Y+34	; 0x22
    2798:	01 97       	sbiw	r24, 0x01	; 1
    279a:	9a a3       	std	Y+34, r25	; 0x22
    279c:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    279e:	89 a1       	ldd	r24, Y+33	; 0x21
    27a0:	9a a1       	ldd	r25, Y+34	; 0x22
    27a2:	00 97       	sbiw	r24, 0x00	; 0
    27a4:	69 f7       	brne	.-38     	; 0x2780 <stepper_rotate_anti_cw_half_step+0x630>
    27a6:	14 c0       	rjmp	.+40     	; 0x27d0 <stepper_rotate_anti_cw_half_step+0x680>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    27a8:	6b a1       	ldd	r22, Y+35	; 0x23
    27aa:	7c a1       	ldd	r23, Y+36	; 0x24
    27ac:	8d a1       	ldd	r24, Y+37	; 0x25
    27ae:	9e a1       	ldd	r25, Y+38	; 0x26
    27b0:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    27b4:	dc 01       	movw	r26, r24
    27b6:	cb 01       	movw	r24, r22
    27b8:	9a a3       	std	Y+34, r25	; 0x22
    27ba:	89 a3       	std	Y+33, r24	; 0x21
    27bc:	89 a1       	ldd	r24, Y+33	; 0x21
    27be:	9a a1       	ldd	r25, Y+34	; 0x22
    27c0:	9e 8f       	std	Y+30, r25	; 0x1e
    27c2:	8d 8f       	std	Y+29, r24	; 0x1d
    27c4:	8d 8d       	ldd	r24, Y+29	; 0x1d
    27c6:	9e 8d       	ldd	r25, Y+30	; 0x1e
    27c8:	01 97       	sbiw	r24, 0x01	; 1
    27ca:	f1 f7       	brne	.-4      	; 0x27c8 <stepper_rotate_anti_cw_half_step+0x678>
    27cc:	9e 8f       	std	Y+30, r25	; 0x1e
    27ce:	8d 8f       	std	Y+29, r24	; 0x1d
			_delay_ms(10);//time= 1/100
				    DIO_set_pin_value(stepper_port,coil_orange,DIO_Low);
    27d0:	83 e0       	ldi	r24, 0x03	; 3
    27d2:	63 e0       	ldi	r22, 0x03	; 3
    27d4:	40 e0       	ldi	r20, 0x00	; 0
    27d6:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
					DIO_set_pin_value(stepper_port,coil_yellow,DIO_Low);
    27da:	83 e0       	ldi	r24, 0x03	; 3
    27dc:	62 e0       	ldi	r22, 0x02	; 2
    27de:	40 e0       	ldi	r20, 0x00	; 0
    27e0:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
					DIO_set_pin_value(stepper_port,coil_pink,DIO_High);
    27e4:	83 e0       	ldi	r24, 0x03	; 3
    27e6:	61 e0       	ldi	r22, 0x01	; 1
    27e8:	41 e0       	ldi	r20, 0x01	; 1
    27ea:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
					DIO_set_pin_value(stepper_port,coil_blue,DIO_High);
    27ee:	83 e0       	ldi	r24, 0x03	; 3
    27f0:	60 e0       	ldi	r22, 0x00	; 0
    27f2:	41 e0       	ldi	r20, 0x01	; 1
    27f4:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
    27f8:	80 e0       	ldi	r24, 0x00	; 0
    27fa:	90 e0       	ldi	r25, 0x00	; 0
    27fc:	a0 e2       	ldi	r26, 0x20	; 32
    27fe:	b1 e4       	ldi	r27, 0x41	; 65
    2800:	89 8f       	std	Y+25, r24	; 0x19
    2802:	9a 8f       	std	Y+26, r25	; 0x1a
    2804:	ab 8f       	std	Y+27, r26	; 0x1b
    2806:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2808:	69 8d       	ldd	r22, Y+25	; 0x19
    280a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    280c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    280e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2810:	20 e0       	ldi	r18, 0x00	; 0
    2812:	30 e0       	ldi	r19, 0x00	; 0
    2814:	4a ef       	ldi	r20, 0xFA	; 250
    2816:	54 e4       	ldi	r21, 0x44	; 68
    2818:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    281c:	dc 01       	movw	r26, r24
    281e:	cb 01       	movw	r24, r22
    2820:	8d 8b       	std	Y+21, r24	; 0x15
    2822:	9e 8b       	std	Y+22, r25	; 0x16
    2824:	af 8b       	std	Y+23, r26	; 0x17
    2826:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2828:	6d 89       	ldd	r22, Y+21	; 0x15
    282a:	7e 89       	ldd	r23, Y+22	; 0x16
    282c:	8f 89       	ldd	r24, Y+23	; 0x17
    282e:	98 8d       	ldd	r25, Y+24	; 0x18
    2830:	20 e0       	ldi	r18, 0x00	; 0
    2832:	30 e0       	ldi	r19, 0x00	; 0
    2834:	40 e8       	ldi	r20, 0x80	; 128
    2836:	5f e3       	ldi	r21, 0x3F	; 63
    2838:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    283c:	88 23       	and	r24, r24
    283e:	2c f4       	brge	.+10     	; 0x284a <stepper_rotate_anti_cw_half_step+0x6fa>
		__ticks = 1;
    2840:	81 e0       	ldi	r24, 0x01	; 1
    2842:	90 e0       	ldi	r25, 0x00	; 0
    2844:	9c 8b       	std	Y+20, r25	; 0x14
    2846:	8b 8b       	std	Y+19, r24	; 0x13
    2848:	3f c0       	rjmp	.+126    	; 0x28c8 <stepper_rotate_anti_cw_half_step+0x778>
	else if (__tmp > 65535)
    284a:	6d 89       	ldd	r22, Y+21	; 0x15
    284c:	7e 89       	ldd	r23, Y+22	; 0x16
    284e:	8f 89       	ldd	r24, Y+23	; 0x17
    2850:	98 8d       	ldd	r25, Y+24	; 0x18
    2852:	20 e0       	ldi	r18, 0x00	; 0
    2854:	3f ef       	ldi	r19, 0xFF	; 255
    2856:	4f e7       	ldi	r20, 0x7F	; 127
    2858:	57 e4       	ldi	r21, 0x47	; 71
    285a:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    285e:	18 16       	cp	r1, r24
    2860:	4c f5       	brge	.+82     	; 0x28b4 <stepper_rotate_anti_cw_half_step+0x764>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2862:	69 8d       	ldd	r22, Y+25	; 0x19
    2864:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2866:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2868:	9c 8d       	ldd	r25, Y+28	; 0x1c
    286a:	20 e0       	ldi	r18, 0x00	; 0
    286c:	30 e0       	ldi	r19, 0x00	; 0
    286e:	40 e2       	ldi	r20, 0x20	; 32
    2870:	51 e4       	ldi	r21, 0x41	; 65
    2872:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2876:	dc 01       	movw	r26, r24
    2878:	cb 01       	movw	r24, r22
    287a:	bc 01       	movw	r22, r24
    287c:	cd 01       	movw	r24, r26
    287e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2882:	dc 01       	movw	r26, r24
    2884:	cb 01       	movw	r24, r22
    2886:	9c 8b       	std	Y+20, r25	; 0x14
    2888:	8b 8b       	std	Y+19, r24	; 0x13
    288a:	0f c0       	rjmp	.+30     	; 0x28aa <stepper_rotate_anti_cw_half_step+0x75a>
    288c:	88 ec       	ldi	r24, 0xC8	; 200
    288e:	90 e0       	ldi	r25, 0x00	; 0
    2890:	9a 8b       	std	Y+18, r25	; 0x12
    2892:	89 8b       	std	Y+17, r24	; 0x11
    2894:	89 89       	ldd	r24, Y+17	; 0x11
    2896:	9a 89       	ldd	r25, Y+18	; 0x12
    2898:	01 97       	sbiw	r24, 0x01	; 1
    289a:	f1 f7       	brne	.-4      	; 0x2898 <stepper_rotate_anti_cw_half_step+0x748>
    289c:	9a 8b       	std	Y+18, r25	; 0x12
    289e:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    28a0:	8b 89       	ldd	r24, Y+19	; 0x13
    28a2:	9c 89       	ldd	r25, Y+20	; 0x14
    28a4:	01 97       	sbiw	r24, 0x01	; 1
    28a6:	9c 8b       	std	Y+20, r25	; 0x14
    28a8:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    28aa:	8b 89       	ldd	r24, Y+19	; 0x13
    28ac:	9c 89       	ldd	r25, Y+20	; 0x14
    28ae:	00 97       	sbiw	r24, 0x00	; 0
    28b0:	69 f7       	brne	.-38     	; 0x288c <stepper_rotate_anti_cw_half_step+0x73c>
    28b2:	14 c0       	rjmp	.+40     	; 0x28dc <stepper_rotate_anti_cw_half_step+0x78c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    28b4:	6d 89       	ldd	r22, Y+21	; 0x15
    28b6:	7e 89       	ldd	r23, Y+22	; 0x16
    28b8:	8f 89       	ldd	r24, Y+23	; 0x17
    28ba:	98 8d       	ldd	r25, Y+24	; 0x18
    28bc:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    28c0:	dc 01       	movw	r26, r24
    28c2:	cb 01       	movw	r24, r22
    28c4:	9c 8b       	std	Y+20, r25	; 0x14
    28c6:	8b 8b       	std	Y+19, r24	; 0x13
    28c8:	8b 89       	ldd	r24, Y+19	; 0x13
    28ca:	9c 89       	ldd	r25, Y+20	; 0x14
    28cc:	98 8b       	std	Y+16, r25	; 0x10
    28ce:	8f 87       	std	Y+15, r24	; 0x0f
    28d0:	8f 85       	ldd	r24, Y+15	; 0x0f
    28d2:	98 89       	ldd	r25, Y+16	; 0x10
    28d4:	01 97       	sbiw	r24, 0x01	; 1
    28d6:	f1 f7       	brne	.-4      	; 0x28d4 <stepper_rotate_anti_cw_half_step+0x784>
    28d8:	98 8b       	std	Y+16, r25	; 0x10
    28da:	8f 87       	std	Y+15, r24	; 0x0f
					_delay_ms(10);//time= 1/100

				    DIO_set_pin_value(stepper_port,coil_orange,DIO_Low);
    28dc:	83 e0       	ldi	r24, 0x03	; 3
    28de:	63 e0       	ldi	r22, 0x03	; 3
    28e0:	40 e0       	ldi	r20, 0x00	; 0
    28e2:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
					DIO_set_pin_value(stepper_port,coil_yellow,DIO_Low);
    28e6:	83 e0       	ldi	r24, 0x03	; 3
    28e8:	62 e0       	ldi	r22, 0x02	; 2
    28ea:	40 e0       	ldi	r20, 0x00	; 0
    28ec:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
					DIO_set_pin_value(stepper_port,coil_pink,DIO_Low);
    28f0:	83 e0       	ldi	r24, 0x03	; 3
    28f2:	61 e0       	ldi	r22, 0x01	; 1
    28f4:	40 e0       	ldi	r20, 0x00	; 0
    28f6:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
					DIO_set_pin_value(stepper_port,coil_blue,DIO_High);
    28fa:	83 e0       	ldi	r24, 0x03	; 3
    28fc:	60 e0       	ldi	r22, 0x00	; 0
    28fe:	41 e0       	ldi	r20, 0x01	; 1
    2900:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
    2904:	80 e0       	ldi	r24, 0x00	; 0
    2906:	90 e0       	ldi	r25, 0x00	; 0
    2908:	a0 e2       	ldi	r26, 0x20	; 32
    290a:	b1 e4       	ldi	r27, 0x41	; 65
    290c:	8b 87       	std	Y+11, r24	; 0x0b
    290e:	9c 87       	std	Y+12, r25	; 0x0c
    2910:	ad 87       	std	Y+13, r26	; 0x0d
    2912:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2914:	6b 85       	ldd	r22, Y+11	; 0x0b
    2916:	7c 85       	ldd	r23, Y+12	; 0x0c
    2918:	8d 85       	ldd	r24, Y+13	; 0x0d
    291a:	9e 85       	ldd	r25, Y+14	; 0x0e
    291c:	20 e0       	ldi	r18, 0x00	; 0
    291e:	30 e0       	ldi	r19, 0x00	; 0
    2920:	4a ef       	ldi	r20, 0xFA	; 250
    2922:	54 e4       	ldi	r21, 0x44	; 68
    2924:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2928:	dc 01       	movw	r26, r24
    292a:	cb 01       	movw	r24, r22
    292c:	8f 83       	std	Y+7, r24	; 0x07
    292e:	98 87       	std	Y+8, r25	; 0x08
    2930:	a9 87       	std	Y+9, r26	; 0x09
    2932:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2934:	6f 81       	ldd	r22, Y+7	; 0x07
    2936:	78 85       	ldd	r23, Y+8	; 0x08
    2938:	89 85       	ldd	r24, Y+9	; 0x09
    293a:	9a 85       	ldd	r25, Y+10	; 0x0a
    293c:	20 e0       	ldi	r18, 0x00	; 0
    293e:	30 e0       	ldi	r19, 0x00	; 0
    2940:	40 e8       	ldi	r20, 0x80	; 128
    2942:	5f e3       	ldi	r21, 0x3F	; 63
    2944:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    2948:	88 23       	and	r24, r24
    294a:	2c f4       	brge	.+10     	; 0x2956 <stepper_rotate_anti_cw_half_step+0x806>
		__ticks = 1;
    294c:	81 e0       	ldi	r24, 0x01	; 1
    294e:	90 e0       	ldi	r25, 0x00	; 0
    2950:	9e 83       	std	Y+6, r25	; 0x06
    2952:	8d 83       	std	Y+5, r24	; 0x05
    2954:	3f c0       	rjmp	.+126    	; 0x29d4 <stepper_rotate_anti_cw_half_step+0x884>
	else if (__tmp > 65535)
    2956:	6f 81       	ldd	r22, Y+7	; 0x07
    2958:	78 85       	ldd	r23, Y+8	; 0x08
    295a:	89 85       	ldd	r24, Y+9	; 0x09
    295c:	9a 85       	ldd	r25, Y+10	; 0x0a
    295e:	20 e0       	ldi	r18, 0x00	; 0
    2960:	3f ef       	ldi	r19, 0xFF	; 255
    2962:	4f e7       	ldi	r20, 0x7F	; 127
    2964:	57 e4       	ldi	r21, 0x47	; 71
    2966:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    296a:	18 16       	cp	r1, r24
    296c:	4c f5       	brge	.+82     	; 0x29c0 <stepper_rotate_anti_cw_half_step+0x870>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    296e:	6b 85       	ldd	r22, Y+11	; 0x0b
    2970:	7c 85       	ldd	r23, Y+12	; 0x0c
    2972:	8d 85       	ldd	r24, Y+13	; 0x0d
    2974:	9e 85       	ldd	r25, Y+14	; 0x0e
    2976:	20 e0       	ldi	r18, 0x00	; 0
    2978:	30 e0       	ldi	r19, 0x00	; 0
    297a:	40 e2       	ldi	r20, 0x20	; 32
    297c:	51 e4       	ldi	r21, 0x41	; 65
    297e:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2982:	dc 01       	movw	r26, r24
    2984:	cb 01       	movw	r24, r22
    2986:	bc 01       	movw	r22, r24
    2988:	cd 01       	movw	r24, r26
    298a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    298e:	dc 01       	movw	r26, r24
    2990:	cb 01       	movw	r24, r22
    2992:	9e 83       	std	Y+6, r25	; 0x06
    2994:	8d 83       	std	Y+5, r24	; 0x05
    2996:	0f c0       	rjmp	.+30     	; 0x29b6 <stepper_rotate_anti_cw_half_step+0x866>
    2998:	88 ec       	ldi	r24, 0xC8	; 200
    299a:	90 e0       	ldi	r25, 0x00	; 0
    299c:	9c 83       	std	Y+4, r25	; 0x04
    299e:	8b 83       	std	Y+3, r24	; 0x03
    29a0:	8b 81       	ldd	r24, Y+3	; 0x03
    29a2:	9c 81       	ldd	r25, Y+4	; 0x04
    29a4:	01 97       	sbiw	r24, 0x01	; 1
    29a6:	f1 f7       	brne	.-4      	; 0x29a4 <stepper_rotate_anti_cw_half_step+0x854>
    29a8:	9c 83       	std	Y+4, r25	; 0x04
    29aa:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    29ac:	8d 81       	ldd	r24, Y+5	; 0x05
    29ae:	9e 81       	ldd	r25, Y+6	; 0x06
    29b0:	01 97       	sbiw	r24, 0x01	; 1
    29b2:	9e 83       	std	Y+6, r25	; 0x06
    29b4:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    29b6:	8d 81       	ldd	r24, Y+5	; 0x05
    29b8:	9e 81       	ldd	r25, Y+6	; 0x06
    29ba:	00 97       	sbiw	r24, 0x00	; 0
    29bc:	69 f7       	brne	.-38     	; 0x2998 <stepper_rotate_anti_cw_half_step+0x848>
    29be:	14 c0       	rjmp	.+40     	; 0x29e8 <stepper_rotate_anti_cw_half_step+0x898>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    29c0:	6f 81       	ldd	r22, Y+7	; 0x07
    29c2:	78 85       	ldd	r23, Y+8	; 0x08
    29c4:	89 85       	ldd	r24, Y+9	; 0x09
    29c6:	9a 85       	ldd	r25, Y+10	; 0x0a
    29c8:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    29cc:	dc 01       	movw	r26, r24
    29ce:	cb 01       	movw	r24, r22
    29d0:	9e 83       	std	Y+6, r25	; 0x06
    29d2:	8d 83       	std	Y+5, r24	; 0x05
    29d4:	8d 81       	ldd	r24, Y+5	; 0x05
    29d6:	9e 81       	ldd	r25, Y+6	; 0x06
    29d8:	9a 83       	std	Y+2, r25	; 0x02
    29da:	89 83       	std	Y+1, r24	; 0x01
    29dc:	89 81       	ldd	r24, Y+1	; 0x01
    29de:	9a 81       	ldd	r25, Y+2	; 0x02
    29e0:	01 97       	sbiw	r24, 0x01	; 1
    29e2:	f1 f7       	brne	.-4      	; 0x29e0 <stepper_rotate_anti_cw_half_step+0x890>
    29e4:	9a 83       	std	Y+2, r25	; 0x02
    29e6:	89 83       	std	Y+1, r24	; 0x01
					_delay_ms(10);//time= 1/100

				    DIO_set_pin_value(stepper_port,coil_orange,DIO_High);
    29e8:	83 e0       	ldi	r24, 0x03	; 3
    29ea:	63 e0       	ldi	r22, 0x03	; 3
    29ec:	41 e0       	ldi	r20, 0x01	; 1
    29ee:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
					DIO_set_pin_value(stepper_port,coil_yellow,DIO_Low);
    29f2:	83 e0       	ldi	r24, 0x03	; 3
    29f4:	62 e0       	ldi	r22, 0x02	; 2
    29f6:	40 e0       	ldi	r20, 0x00	; 0
    29f8:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
					DIO_set_pin_value(stepper_port,coil_pink,DIO_Low);
    29fc:	83 e0       	ldi	r24, 0x03	; 3
    29fe:	61 e0       	ldi	r22, 0x01	; 1
    2a00:	40 e0       	ldi	r20, 0x00	; 0
    2a02:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>
					DIO_set_pin_value(stepper_port,coil_blue,DIO_High);
    2a06:	83 e0       	ldi	r24, 0x03	; 3
    2a08:	60 e0       	ldi	r22, 0x00	; 0
    2a0a:	41 e0       	ldi	r20, 0x01	; 1
    2a0c:	0e 94 96 06 	call	0xd2c	; 0xd2c <DIO_set_pin_value>



}
    2a10:	ce 59       	subi	r28, 0x9E	; 158
    2a12:	df 4f       	sbci	r29, 0xFF	; 255
    2a14:	0f b6       	in	r0, 0x3f	; 63
    2a16:	f8 94       	cli
    2a18:	de bf       	out	0x3e, r29	; 62
    2a1a:	0f be       	out	0x3f, r0	; 63
    2a1c:	cd bf       	out	0x3d, r28	; 61
    2a1e:	cf 91       	pop	r28
    2a20:	df 91       	pop	r29
    2a22:	1f 91       	pop	r17
    2a24:	0f 91       	pop	r16
    2a26:	08 95       	ret

00002a28 <set_angle>:

void set_angle(U32 angle,U8 direction)

{
    2a28:	df 93       	push	r29
    2a2a:	cf 93       	push	r28
    2a2c:	cd b7       	in	r28, 0x3d	; 61
    2a2e:	de b7       	in	r29, 0x3e	; 62
    2a30:	2b 97       	sbiw	r28, 0x0b	; 11
    2a32:	0f b6       	in	r0, 0x3f	; 63
    2a34:	f8 94       	cli
    2a36:	de bf       	out	0x3e, r29	; 62
    2a38:	0f be       	out	0x3f, r0	; 63
    2a3a:	cd bf       	out	0x3d, r28	; 61
    2a3c:	6f 83       	std	Y+7, r22	; 0x07
    2a3e:	78 87       	std	Y+8, r23	; 0x08
    2a40:	89 87       	std	Y+9, r24	; 0x09
    2a42:	9a 87       	std	Y+10, r25	; 0x0a
    2a44:	4b 87       	std	Y+11, r20	; 0x0b

	U32 steps=((angle * num_steps_for_complite_iteration_360)/360)/one_step; //full steppes
    2a46:	8f 81       	ldd	r24, Y+7	; 0x07
    2a48:	98 85       	ldd	r25, Y+8	; 0x08
    2a4a:	a9 85       	ldd	r26, Y+9	; 0x09
    2a4c:	ba 85       	ldd	r27, Y+10	; 0x0a
    2a4e:	07 2e       	mov	r0, r23
    2a50:	7b e0       	ldi	r23, 0x0B	; 11
    2a52:	88 0f       	add	r24, r24
    2a54:	99 1f       	adc	r25, r25
    2a56:	aa 1f       	adc	r26, r26
    2a58:	bb 1f       	adc	r27, r27
    2a5a:	7a 95       	dec	r23
    2a5c:	d1 f7       	brne	.-12     	; 0x2a52 <set_angle+0x2a>
    2a5e:	70 2d       	mov	r23, r0
    2a60:	20 ea       	ldi	r18, 0xA0	; 160
    2a62:	35 e0       	ldi	r19, 0x05	; 5
    2a64:	40 e0       	ldi	r20, 0x00	; 0
    2a66:	50 e0       	ldi	r21, 0x00	; 0
    2a68:	bc 01       	movw	r22, r24
    2a6a:	cd 01       	movw	r24, r26
    2a6c:	0e 94 90 15 	call	0x2b20	; 0x2b20 <__udivmodsi4>
    2a70:	da 01       	movw	r26, r20
    2a72:	c9 01       	movw	r24, r18
    2a74:	8b 83       	std	Y+3, r24	; 0x03
    2a76:	9c 83       	std	Y+4, r25	; 0x04
    2a78:	ad 83       	std	Y+5, r26	; 0x05
    2a7a:	be 83       	std	Y+6, r27	; 0x06

	if(direction == clock_wise)
    2a7c:	8b 85       	ldd	r24, Y+11	; 0x0b
    2a7e:	88 23       	and	r24, r24
    2a80:	b1 f4       	brne	.+44     	; 0x2aae <set_angle+0x86>
	{
		for(U8 i =0 ; i < steps; i++)
    2a82:	1a 82       	std	Y+2, r1	; 0x02
    2a84:	05 c0       	rjmp	.+10     	; 0x2a90 <set_angle+0x68>
		{
			stepper_rotate_cw_full_step();
    2a86:	0e 94 ca 08 	call	0x1194	; 0x1194 <stepper_rotate_cw_full_step>

	U32 steps=((angle * num_steps_for_complite_iteration_360)/360)/one_step; //full steppes

	if(direction == clock_wise)
	{
		for(U8 i =0 ; i < steps; i++)
    2a8a:	8a 81       	ldd	r24, Y+2	; 0x02
    2a8c:	8f 5f       	subi	r24, 0xFF	; 255
    2a8e:	8a 83       	std	Y+2, r24	; 0x02
    2a90:	8a 81       	ldd	r24, Y+2	; 0x02
    2a92:	28 2f       	mov	r18, r24
    2a94:	30 e0       	ldi	r19, 0x00	; 0
    2a96:	40 e0       	ldi	r20, 0x00	; 0
    2a98:	50 e0       	ldi	r21, 0x00	; 0
    2a9a:	8b 81       	ldd	r24, Y+3	; 0x03
    2a9c:	9c 81       	ldd	r25, Y+4	; 0x04
    2a9e:	ad 81       	ldd	r26, Y+5	; 0x05
    2aa0:	be 81       	ldd	r27, Y+6	; 0x06
    2aa2:	28 17       	cp	r18, r24
    2aa4:	39 07       	cpc	r19, r25
    2aa6:	4a 07       	cpc	r20, r26
    2aa8:	5b 07       	cpc	r21, r27
    2aaa:	68 f3       	brcs	.-38     	; 0x2a86 <set_angle+0x5e>
    2aac:	15 c0       	rjmp	.+42     	; 0x2ad8 <set_angle+0xb0>
		}


	}else
	{
		for(U8 i =0 ; i < steps; i++)
    2aae:	19 82       	std	Y+1, r1	; 0x01
    2ab0:	05 c0       	rjmp	.+10     	; 0x2abc <set_angle+0x94>
				{
					stepper_rotate_anti_cw_full_step();
    2ab2:	0e 94 83 0a 	call	0x1506	; 0x1506 <stepper_rotate_anti_cw_full_step>
		}


	}else
	{
		for(U8 i =0 ; i < steps; i++)
    2ab6:	89 81       	ldd	r24, Y+1	; 0x01
    2ab8:	8f 5f       	subi	r24, 0xFF	; 255
    2aba:	89 83       	std	Y+1, r24	; 0x01
    2abc:	89 81       	ldd	r24, Y+1	; 0x01
    2abe:	28 2f       	mov	r18, r24
    2ac0:	30 e0       	ldi	r19, 0x00	; 0
    2ac2:	40 e0       	ldi	r20, 0x00	; 0
    2ac4:	50 e0       	ldi	r21, 0x00	; 0
    2ac6:	8b 81       	ldd	r24, Y+3	; 0x03
    2ac8:	9c 81       	ldd	r25, Y+4	; 0x04
    2aca:	ad 81       	ldd	r26, Y+5	; 0x05
    2acc:	be 81       	ldd	r27, Y+6	; 0x06
    2ace:	28 17       	cp	r18, r24
    2ad0:	39 07       	cpc	r19, r25
    2ad2:	4a 07       	cpc	r20, r26
    2ad4:	5b 07       	cpc	r21, r27
    2ad6:	68 f3       	brcs	.-38     	; 0x2ab2 <set_angle+0x8a>


	}


}
    2ad8:	2b 96       	adiw	r28, 0x0b	; 11
    2ada:	0f b6       	in	r0, 0x3f	; 63
    2adc:	f8 94       	cli
    2ade:	de bf       	out	0x3e, r29	; 62
    2ae0:	0f be       	out	0x3f, r0	; 63
    2ae2:	cd bf       	out	0x3d, r28	; 61
    2ae4:	cf 91       	pop	r28
    2ae6:	df 91       	pop	r29
    2ae8:	08 95       	ret

00002aea <stepper_init>:

void stepper_init(void)
{
    2aea:	df 93       	push	r29
    2aec:	cf 93       	push	r28
    2aee:	cd b7       	in	r28, 0x3d	; 61
    2af0:	de b7       	in	r29, 0x3e	; 62

DIO_set_pin_direction(stepper_port,coil_blue,DIO_Output);
    2af2:	83 e0       	ldi	r24, 0x03	; 3
    2af4:	60 e0       	ldi	r22, 0x00	; 0
    2af6:	41 e0       	ldi	r20, 0x01	; 1
    2af8:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_set_pin_direction>
DIO_set_pin_direction(stepper_port,coil_pink,DIO_Output);
    2afc:	83 e0       	ldi	r24, 0x03	; 3
    2afe:	61 e0       	ldi	r22, 0x01	; 1
    2b00:	41 e0       	ldi	r20, 0x01	; 1
    2b02:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_set_pin_direction>
DIO_set_pin_direction(stepper_port,coil_yellow,DIO_Output);
    2b06:	83 e0       	ldi	r24, 0x03	; 3
    2b08:	62 e0       	ldi	r22, 0x02	; 2
    2b0a:	41 e0       	ldi	r20, 0x01	; 1
    2b0c:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_set_pin_direction>
DIO_set_pin_direction(stepper_port,coil_orange,DIO_Output);
    2b10:	83 e0       	ldi	r24, 0x03	; 3
    2b12:	63 e0       	ldi	r22, 0x03	; 3
    2b14:	41 e0       	ldi	r20, 0x01	; 1
    2b16:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_set_pin_direction>


}
    2b1a:	cf 91       	pop	r28
    2b1c:	df 91       	pop	r29
    2b1e:	08 95       	ret

00002b20 <__udivmodsi4>:
    2b20:	a1 e2       	ldi	r26, 0x21	; 33
    2b22:	1a 2e       	mov	r1, r26
    2b24:	aa 1b       	sub	r26, r26
    2b26:	bb 1b       	sub	r27, r27
    2b28:	fd 01       	movw	r30, r26
    2b2a:	0d c0       	rjmp	.+26     	; 0x2b46 <__udivmodsi4_ep>

00002b2c <__udivmodsi4_loop>:
    2b2c:	aa 1f       	adc	r26, r26
    2b2e:	bb 1f       	adc	r27, r27
    2b30:	ee 1f       	adc	r30, r30
    2b32:	ff 1f       	adc	r31, r31
    2b34:	a2 17       	cp	r26, r18
    2b36:	b3 07       	cpc	r27, r19
    2b38:	e4 07       	cpc	r30, r20
    2b3a:	f5 07       	cpc	r31, r21
    2b3c:	20 f0       	brcs	.+8      	; 0x2b46 <__udivmodsi4_ep>
    2b3e:	a2 1b       	sub	r26, r18
    2b40:	b3 0b       	sbc	r27, r19
    2b42:	e4 0b       	sbc	r30, r20
    2b44:	f5 0b       	sbc	r31, r21

00002b46 <__udivmodsi4_ep>:
    2b46:	66 1f       	adc	r22, r22
    2b48:	77 1f       	adc	r23, r23
    2b4a:	88 1f       	adc	r24, r24
    2b4c:	99 1f       	adc	r25, r25
    2b4e:	1a 94       	dec	r1
    2b50:	69 f7       	brne	.-38     	; 0x2b2c <__udivmodsi4_loop>
    2b52:	60 95       	com	r22
    2b54:	70 95       	com	r23
    2b56:	80 95       	com	r24
    2b58:	90 95       	com	r25
    2b5a:	9b 01       	movw	r18, r22
    2b5c:	ac 01       	movw	r20, r24
    2b5e:	bd 01       	movw	r22, r26
    2b60:	cf 01       	movw	r24, r30
    2b62:	08 95       	ret

00002b64 <__prologue_saves__>:
    2b64:	2f 92       	push	r2
    2b66:	3f 92       	push	r3
    2b68:	4f 92       	push	r4
    2b6a:	5f 92       	push	r5
    2b6c:	6f 92       	push	r6
    2b6e:	7f 92       	push	r7
    2b70:	8f 92       	push	r8
    2b72:	9f 92       	push	r9
    2b74:	af 92       	push	r10
    2b76:	bf 92       	push	r11
    2b78:	cf 92       	push	r12
    2b7a:	df 92       	push	r13
    2b7c:	ef 92       	push	r14
    2b7e:	ff 92       	push	r15
    2b80:	0f 93       	push	r16
    2b82:	1f 93       	push	r17
    2b84:	cf 93       	push	r28
    2b86:	df 93       	push	r29
    2b88:	cd b7       	in	r28, 0x3d	; 61
    2b8a:	de b7       	in	r29, 0x3e	; 62
    2b8c:	ca 1b       	sub	r28, r26
    2b8e:	db 0b       	sbc	r29, r27
    2b90:	0f b6       	in	r0, 0x3f	; 63
    2b92:	f8 94       	cli
    2b94:	de bf       	out	0x3e, r29	; 62
    2b96:	0f be       	out	0x3f, r0	; 63
    2b98:	cd bf       	out	0x3d, r28	; 61
    2b9a:	09 94       	ijmp

00002b9c <__epilogue_restores__>:
    2b9c:	2a 88       	ldd	r2, Y+18	; 0x12
    2b9e:	39 88       	ldd	r3, Y+17	; 0x11
    2ba0:	48 88       	ldd	r4, Y+16	; 0x10
    2ba2:	5f 84       	ldd	r5, Y+15	; 0x0f
    2ba4:	6e 84       	ldd	r6, Y+14	; 0x0e
    2ba6:	7d 84       	ldd	r7, Y+13	; 0x0d
    2ba8:	8c 84       	ldd	r8, Y+12	; 0x0c
    2baa:	9b 84       	ldd	r9, Y+11	; 0x0b
    2bac:	aa 84       	ldd	r10, Y+10	; 0x0a
    2bae:	b9 84       	ldd	r11, Y+9	; 0x09
    2bb0:	c8 84       	ldd	r12, Y+8	; 0x08
    2bb2:	df 80       	ldd	r13, Y+7	; 0x07
    2bb4:	ee 80       	ldd	r14, Y+6	; 0x06
    2bb6:	fd 80       	ldd	r15, Y+5	; 0x05
    2bb8:	0c 81       	ldd	r16, Y+4	; 0x04
    2bba:	1b 81       	ldd	r17, Y+3	; 0x03
    2bbc:	aa 81       	ldd	r26, Y+2	; 0x02
    2bbe:	b9 81       	ldd	r27, Y+1	; 0x01
    2bc0:	ce 0f       	add	r28, r30
    2bc2:	d1 1d       	adc	r29, r1
    2bc4:	0f b6       	in	r0, 0x3f	; 63
    2bc6:	f8 94       	cli
    2bc8:	de bf       	out	0x3e, r29	; 62
    2bca:	0f be       	out	0x3f, r0	; 63
    2bcc:	cd bf       	out	0x3d, r28	; 61
    2bce:	ed 01       	movw	r28, r26
    2bd0:	08 95       	ret

00002bd2 <_exit>:
    2bd2:	f8 94       	cli

00002bd4 <__stop_program>:
    2bd4:	ff cf       	rjmp	.-2      	; 0x2bd4 <__stop_program>
