
*** Running vivado
    with args -log level0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source level0_wrapper.tcl -notrace


****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source level0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 39138
source /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_init_pre.tcl
WARNING: failed to connect to dispatch server - client already initialized
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_dataflow_region_3_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_dataflow_region_2_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_dataflow_region_1_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/xilinx/2022.1/Vitis/2022.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
Command: link_design -part xcu280-fsvh2892-2L-e -reconfig_partitions level0_i/ulp
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to dcp top: level0_wrapper
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
CRITICAL WARNING: [Project 1-840] The design checkpoint file '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.dcp' was generated for an IP by an out of context synthesis run and should not be used directly as a source in a Vivado flow. Constraints and other files related to the IP are only stored in the xci/xcix, not the checkpoint. It is strongly recommended that the original IP source file (.xci/.xcix) be used.
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.dcp' for cell 'level0_i/ulp'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_1_1_0/ulp_Bert_layer_dataflow_region_1_1_0.dcp' for cell 'level0_i/ulp/Bert_layer_dataflow_region_1_1'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_2_1_0/ulp_Bert_layer_dataflow_region_2_1_0.dcp' for cell 'level0_i/ulp/Bert_layer_dataflow_region_2_1'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_3_1_0/ulp_Bert_layer_dataflow_region_3_1_0.dcp' for cell 'level0_i/ulp/Bert_layer_dataflow_region_3_1'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_data_0/ulp_axi_vip_data_0.dcp' for cell 'level0_i/ulp/axi_vip_data'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_inp_0/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_inp_0.dcp' for cell 'level0_i/ulp/buffer_Bert_layer_dataflow_region_1_1_outp_inp'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_k_0/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_k_0.dcp' for cell 'level0_i/ulp/buffer_Bert_layer_dataflow_region_1_1_outp_k'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_q_0/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_q_0.dcp' for cell 'level0_i/ulp/buffer_Bert_layer_dataflow_region_1_1_outp_q'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_v_0/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_v_0.dcp' for cell 'level0_i/ulp/buffer_Bert_layer_dataflow_region_1_1_outp_v'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_Bert_layer_dataflow_region_2_1_outp_ln0_0/ulp_buffer_Bert_layer_dataflow_region_2_1_outp_ln0_0.dcp' for cell 'level0_i/ulp/buffer_Bert_layer_dataflow_region_2_1_outp_ln0'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0.dcp' for cell 'level0_i/ulp/hmss_0'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0.dcp' for cell 'level0_i/ulp/ii_level0_wire'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0.dcp' for cell 'level0_i/ulp/ulp_cmp'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.dcp' for cell 'level0_i/ulp/ulp_ucs'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.dcp' for cell 'level0_i/ulp/SLR0/axi_gpio_null'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0.dcp' for cell 'level0_i/ulp/SLR0/axi_vip_ctrl_userpf'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0.dcp' for cell 'level0_i/ulp/SLR0/regslice_control_userpf'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_1/ulp_xbar_1.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/xbar'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_3/ulp_m00_regslice_3.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_3/ulp_m01_regslice_3.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1.dcp' for cell 'level0_i/ulp/SLR1/axi_gpio_null'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_1.dcp' for cell 'level0_i/ulp/SLR1/axi_vip_ctrl_userpf'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1.dcp' for cell 'level0_i/ulp/SLR1/regslice_control_userpf'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_2/ulp_xbar_2.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/xbar'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_4/ulp_m00_regslice_4.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_4/ulp_m01_regslice_4.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2.dcp' for cell 'level0_i/ulp/SLR2/axi_gpio_null'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_2.dcp' for cell 'level0_i/ulp/SLR2/axi_vip_ctrl_userpf'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2.dcp' for cell 'level0_i/ulp/SLR2/regslice_control_userpf'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_3/ulp_xbar_3.dcp' for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/xbar'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_4/ulp_auto_cc_4.dcp' for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_5/ulp_m00_regslice_5.dcp' for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_5/ulp_auto_cc_5.dcp' for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_5/ulp_m01_regslice_5.dcp' for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17.dcp' for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_0/ulp_xbar_0.dcp' for cell 'level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_64/bd_85ad_axi_apb_bridge_inst_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/axi_apb_bridge_inst'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_0/bd_85ad_hbm_inst_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/hbm_inst'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR1_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR1'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/bd_85ad_hbm_reset_sync_SLR2_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_67/bd_85ad_util_vector_logic_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/util_vector_logic'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_63/bd_85ad_vip_S00_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S00'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/bd_85ad_vip_S01_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S01'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_9/bd_85ad_vip_S02_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S02'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_12/bd_85ad_vip_S03_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S03'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_15/bd_85ad_vip_S04_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S04'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_18/bd_85ad_vip_S05_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S05'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_24/bd_85ad_vip_S06_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S06'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_21/bd_85ad_vip_S07_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S07'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_27/bd_85ad_vip_S08_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S08'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_30/bd_85ad_vip_S09_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S09'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_36/bd_85ad_vip_S10_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S10'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_33/bd_85ad_vip_S11_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S11'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_39/bd_85ad_vip_S12_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S12'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_42/bd_85ad_vip_S13_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S13'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_48/bd_85ad_vip_S14_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S14'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_45/bd_85ad_vip_S15_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S15'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_60/bd_85ad_vip_S16_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S16'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_51/bd_85ad_vip_S17_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S17'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_54/bd_85ad_vip_S18_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S18'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_57/bd_85ad_vip_S19_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S19'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_66/bd_85ad_init_reduce_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/init_logic/init_reduce'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_interconnect1_0_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_5/bd_85ad_slice1_0_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_0/slice1_0'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_7/bd_85ad_interconnect2_1_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_8/bd_85ad_slice2_1_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_1/slice2_1'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_34/bd_85ad_interconnect10_10_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_35/bd_85ad_slice10_10_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_10/slice10_10'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_37/bd_85ad_interconnect12_11_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_11/interconnect12_11'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_38/bd_85ad_slice12_11_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_11/slice12_11'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_40/bd_85ad_interconnect13_12_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_12/interconnect13_12'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_41/bd_85ad_slice13_12_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_12/slice13_12'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_43/bd_85ad_interconnect15_13_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_13/interconnect15_13'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_44/bd_85ad_slice15_13_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_13/slice15_13'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_46/bd_85ad_interconnect14_14_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_14/interconnect14_14'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_47/bd_85ad_slice14_14_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_14/slice14_14'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_49/bd_85ad_interconnect17_15_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_15/interconnect17_15'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_50/bd_85ad_slice17_15_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_15/slice17_15'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_52/bd_85ad_interconnect18_16_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_16/interconnect18_16'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_53/bd_85ad_slice18_16_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_16/slice18_16'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_55/bd_85ad_interconnect19_17_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_17/interconnect19_17'
INFO: [Common 17-14] Message 'Project 1-454' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Netlist sorting complete. Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 6729.613 ; gain = 84.980 ; free physical = 84513 ; free virtual = 194933
INFO: [Netlist 29-17] Analyzing 33946 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 10 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_19/ip/ip_3/bd_8d82_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_18/interconnect16_18/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_19/ip/ip_3/bd_8d82_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_18/interconnect16_18/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_18/ip/ip_1/bd_71b2_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_17/interconnect19_17/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_18/ip/ip_1/bd_71b2_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_17/interconnect19_17/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_18/ip/ip_1/bd_71b2_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_17/interconnect19_17/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_18/ip/ip_1/bd_71b2_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_17/interconnect19_17/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_18/ip/ip_2/bd_71b2_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_17/interconnect19_17/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_18/ip/ip_2/bd_71b2_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_17/interconnect19_17/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_18/ip/ip_2/bd_71b2_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_17/interconnect19_17/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_18/ip/ip_2/bd_71b2_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_17/interconnect19_17/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_18/ip/ip_3/bd_71b2_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_17/interconnect19_17/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_18/ip/ip_3/bd_71b2_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_17/interconnect19_17/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_18/ip/ip_3/bd_71b2_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_17/interconnect19_17/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_18/ip/ip_3/bd_71b2_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_17/interconnect19_17/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_19/ip/ip_1/bd_8d82_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_18/interconnect16_18/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_19/ip/ip_1/bd_8d82_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_18/interconnect16_18/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_19/ip/ip_1/bd_8d82_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_18/interconnect16_18/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_19/ip/ip_1/bd_8d82_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_18/interconnect16_18/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_19/ip/ip_2/bd_8d82_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_18/interconnect16_18/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_19/ip/ip_2/bd_8d82_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_18/interconnect16_18/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_19/ip/ip_2/bd_8d82_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_18/interconnect16_18/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_19/ip/ip_2/bd_8d82_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_18/interconnect16_18/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_19/ip/ip_3/bd_8d82_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_18/interconnect16_18/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_19/ip/ip_3/bd_8d82_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_18/interconnect16_18/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_17/ip/ip_3/bd_60e2_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_16/interconnect18_16/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_17/ip/ip_3/bd_60e2_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_16/interconnect18_16/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_20/ip/ip_1/bd_2ba6_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_20/interconnect0_20/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_20/ip/ip_1/bd_2ba6_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_20/interconnect0_20/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_20/ip/ip_1/bd_2ba6_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_20/interconnect0_20/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_20/ip/ip_1/bd_2ba6_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_20/interconnect0_20/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_20/ip/ip_2/bd_2ba6_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_20/interconnect0_20/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_20/ip/ip_2/bd_2ba6_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_20/interconnect0_20/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_20/ip/ip_2/bd_2ba6_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_20/interconnect0_20/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_20/ip/ip_2/bd_2ba6_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_20/interconnect0_20/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_20/ip/ip_3/bd_2ba6_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_20/interconnect0_20/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_20/ip/ip_3/bd_2ba6_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_20/interconnect0_20/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_20/ip/ip_3/bd_2ba6_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_20/interconnect0_20/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_20/ip/ip_3/bd_2ba6_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_20/interconnect0_20/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_gpio_ucs_control_status_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/ucs_control_status/gpio_ucs_control_status/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_gpio_ucs_control_status_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/ucs_control_status/gpio_ucs_control_status/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_gpio_ucs_control_status_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/ucs_control_status/gpio_ucs_control_status/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_gpio_ucs_control_status_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/ucs_control_status/gpio_ucs_control_status/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_16/ip/ip_1/bd_9f12_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_15/interconnect17_15/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_16/ip/ip_1/bd_9f12_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_15/interconnect17_15/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_14/ip/ip_2/bd_7cf3_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_13/interconnect15_13/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_14/ip/ip_2/bd_7cf3_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_13/interconnect15_13/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_14/ip/ip_2/bd_7cf3_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_13/interconnect15_13/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_14/ip/ip_2/bd_7cf3_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_13/interconnect15_13/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_14/ip/ip_3/bd_7cf3_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_13/interconnect15_13/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_14/ip/ip_3/bd_7cf3_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_13/interconnect15_13/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_14/ip/ip_3/bd_7cf3_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_13/interconnect15_13/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_14/ip/ip_3/bd_7cf3_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_13/interconnect15_13/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_15/ip/ip_1/bd_6c43_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_14/interconnect14_14/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_15/ip/ip_1/bd_6c43_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_14/interconnect14_14/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_15/ip/ip_1/bd_6c43_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_14/interconnect14_14/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_15/ip/ip_1/bd_6c43_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_14/interconnect14_14/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_15/ip/ip_2/bd_6c43_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_14/interconnect14_14/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_15/ip/ip_2/bd_6c43_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_14/interconnect14_14/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_15/ip/ip_2/bd_6c43_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_14/interconnect14_14/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_15/ip/ip_2/bd_6c43_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_14/interconnect14_14/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_15/ip/ip_3/bd_6c43_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_14/interconnect14_14/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_15/ip/ip_3/bd_6c43_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_14/interconnect14_14/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_15/ip/ip_3/bd_6c43_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_14/interconnect14_14/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_15/ip/ip_3/bd_6c43_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_14/interconnect14_14/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_16/ip/ip_1/bd_9f12_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_15/interconnect17_15/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_16/ip/ip_1/bd_9f12_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_15/interconnect17_15/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_16/ip/ip_2/bd_9f12_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_15/interconnect17_15/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_16/ip/ip_2/bd_9f12_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_15/interconnect17_15/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_16/ip/ip_2/bd_9f12_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_15/interconnect17_15/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_16/ip/ip_2/bd_9f12_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_15/interconnect17_15/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_16/ip/ip_3/bd_9f12_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_15/interconnect17_15/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_16/ip/ip_3/bd_9f12_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_15/interconnect17_15/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_16/ip/ip_3/bd_9f12_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_15/interconnect17_15/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_16/ip/ip_3/bd_9f12_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_15/interconnect17_15/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_17/ip/ip_1/bd_60e2_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_16/interconnect18_16/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_17/ip/ip_1/bd_60e2_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_16/interconnect18_16/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_17/ip/ip_1/bd_60e2_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_16/interconnect18_16/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_17/ip/ip_1/bd_60e2_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_16/interconnect18_16/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_17/ip/ip_2/bd_60e2_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_16/interconnect18_16/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_17/ip/ip_2/bd_60e2_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_16/interconnect18_16/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_17/ip/ip_2/bd_60e2_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_16/interconnect18_16/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_17/ip/ip_2/bd_60e2_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_16/interconnect18_16/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_17/ip/ip_3/bd_60e2_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_16/interconnect18_16/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_17/ip/ip_3/bd_60e2_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_16/interconnect18_16/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_board.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_board.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1_board.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1_board.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2_board.xdc] for cell 'level0_i/ulp/SLR2/axi_gpio_null/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2_board.xdc] for cell 'level0_i/ulp/SLR2/axi_gpio_null/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2.xdc] for cell 'level0_i/ulp/SLR2/axi_gpio_null/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2.xdc] for cell 'level0_i/ulp/SLR2/axi_gpio_null/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_56/bd_22c0_psreset_aclk_freerun_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/psreset_aclk_freerun/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_56/bd_22c0_psreset_aclk_freerun_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/psreset_aclk_freerun/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_56/bd_22c0_psreset_aclk_freerun_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/psreset_aclk_freerun/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_56/bd_22c0_psreset_aclk_freerun_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/psreset_aclk_freerun/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_14/ip/ip_1/bd_7cf3_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_13/interconnect15_13/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_14/ip/ip_1/bd_7cf3_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_13/interconnect15_13/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_1/bd_bb14_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_1/bd_bb14_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_1/bd_ba7c_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_1/bd_ba7c_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_2/bd_ba7c_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_2/bd_ba7c_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_2/bd_ba7c_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_2/bd_ba7c_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_3/bd_ba7c_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_3/bd_ba7c_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_3/bd_ba7c_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_3/bd_ba7c_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_1/bd_ba98_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_1/bd_ba98_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_1/bd_ba98_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_1/bd_ba98_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_2/bd_ba98_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_2/bd_ba98_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_2/bd_ba98_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_2/bd_ba98_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_3/bd_ba98_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_3/bd_ba98_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_3/bd_ba98_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_3/bd_ba98_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_1/bd_ba7c_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_1/bd_ba7c_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_1/bd_bb14_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_1/bd_bb14_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_2/bd_bb14_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_2/bd_bb14_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_2/bd_bb14_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_2/bd_bb14_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_3/bd_bb14_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_3/bd_bb14_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_3/bd_bb14_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_3/bd_bb14_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_1/bd_bb3c_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_1/bd_bb3c_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_1/bd_bb3c_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_1/bd_bb3c_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_2/bd_bb3c_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_2/bd_bb3c_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_2/bd_bb3c_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_2/bd_bb3c_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_3/bd_bb3c_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_3/bd_bb3c_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_2/constraints/bs_switch.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_2/constraints/bs_switch.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_cc_early.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_cc_early.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_0/hdl/par/hbm_ip.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_inst/inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8757.359 ; gain = 0.000 ; free physical = 82564 ; free virtual = 192985
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_0/hdl/par/hbm_ip.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_inst/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/bd_85ad_hbm_reset_sync_SLR2_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/bd_85ad_hbm_reset_sync_SLR2_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/bd_85ad_hbm_reset_sync_SLR2_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/bd_85ad_hbm_reset_sync_SLR2_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_3/bd_bb3c_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_3/bd_bb3c_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_7ab1_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_7ab1_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_7ab1_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_7ab1_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_7ab1_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_7ab1_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_7ab1_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_7ab1_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_7ab1_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_7ab1_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_7ab1_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_7ab1_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_12/ip/ip_2/bd_0b53_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_11/interconnect12_11/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_12/ip/ip_2/bd_0b53_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_11/interconnect12_11/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_3/bd_9d82_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect11_9/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_3/bd_9d82_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect11_9/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_3/bd_9d82_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect11_9/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_3/bd_9d82_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect11_9/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_1/bd_2903_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_1/bd_2903_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_1/bd_2903_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_1/bd_2903_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_2/bd_2903_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_2/bd_2903_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_2/bd_2903_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_2/bd_2903_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_3/bd_2903_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_3/bd_2903_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_3/bd_2903_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_3/bd_2903_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_12/ip/ip_1/bd_0b53_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_11/interconnect12_11/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_12/ip/ip_1/bd_0b53_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_11/interconnect12_11/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_12/ip/ip_1/bd_0b53_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_11/interconnect12_11/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_12/ip/ip_1/bd_0b53_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_11/interconnect12_11/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_2/bd_9d82_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect11_9/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_2/bd_9d82_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect11_9/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_12/ip/ip_2/bd_0b53_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_11/interconnect12_11/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_12/ip/ip_2/bd_0b53_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_11/interconnect12_11/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_12/ip/ip_3/bd_0b53_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_11/interconnect12_11/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_12/ip/ip_3/bd_0b53_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_11/interconnect12_11/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_12/ip/ip_3/bd_0b53_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_11/interconnect12_11/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_12/ip/ip_3/bd_0b53_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_11/interconnect12_11/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_13/ip/ip_1/bd_daa2_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_12/interconnect13_12/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_13/ip/ip_1/bd_daa2_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_12/interconnect13_12/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_13/ip/ip_1/bd_daa2_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_12/interconnect13_12/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_13/ip/ip_1/bd_daa2_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_12/interconnect13_12/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_13/ip/ip_2/bd_daa2_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_12/interconnect13_12/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_13/ip/ip_2/bd_daa2_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_12/interconnect13_12/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_13/ip/ip_2/bd_daa2_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_12/interconnect13_12/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_13/ip/ip_2/bd_daa2_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_12/interconnect13_12/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_13/ip/ip_3/bd_daa2_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_12/interconnect13_12/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_13/ip/ip_3/bd_daa2_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_12/interconnect13_12/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_13/ip/ip_3/bd_daa2_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_12/interconnect13_12/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_13/ip/ip_3/bd_daa2_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_12/interconnect13_12/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_14/ip/ip_1/bd_7cf3_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_13/interconnect15_13/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_14/ip/ip_1/bd_7cf3_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_13/interconnect15_13/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_3/bd_7ac9_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_3/bd_7ac9_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_1/bd_7bf1_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_1/bd_7bf1_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_1/bd_7bf1_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_1/bd_7bf1_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_2/bd_7bf1_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_2/bd_7bf1_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_2/bd_7bf1_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_2/bd_7bf1_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_3/bd_7bf1_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_3/bd_7bf1_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_3/bd_7bf1_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_3/bd_7bf1_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_1/bd_7ac9_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_1/bd_7ac9_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_1/bd_7ac9_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_1/bd_7ac9_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_2/bd_7ac9_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_2/bd_7ac9_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_2/bd_7ac9_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_2/bd_7ac9_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/uuid_stamp.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/uuid_stamp.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_3/bd_7ac9_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_3/bd_7ac9_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_1/bd_b9c4_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_1/bd_b9c4_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_1/bd_b9c4_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_1/bd_b9c4_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_2/bd_b9c4_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_2/bd_b9c4_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_2/bd_b9c4_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_2/bd_b9c4_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_3/bd_b9c4_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_3/bd_b9c4_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_3/bd_b9c4_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_3/bd_b9c4_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_1/bd_9d82_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect11_9/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_1/bd_9d82_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect11_9/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_1/bd_9d82_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect11_9/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_1/bd_9d82_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect11_9/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_2/bd_9d82_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect11_9/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_2/bd_9d82_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect11_9/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_board.xdc]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_board.xdc]
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_early.xdc]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES. [impl.pblocks.xdc:203]
INFO: [Constraints 18-4421] A LAGUNA range, without usable sites, was added to DERIVED_RANGES for purposes of keeping the Programmable Unit together within the reconfigurable pblock. [impl.pblocks.xdc:203]
resize_pblock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8904.133 ; gain = 97.484 ; free physical = 82436 ; free virtual = 192858
INFO: [Power 33-23] Power model is not available for STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst [ip_pcie4c_uscale_plus_x1y0.xdc:228]
INFO: [Timing 38-35] Done setting XDC timing constraints. [ip_pcie4c_uscale_plus_x1y0.xdc:228]
set_switching_activity: Time (s): cpu = 00:10:23 ; elapsed = 00:02:58 . Memory (MB): peak = 14474.043 ; gain = 5563.910 ; free physical = 77611 ; free virtual = 188033
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_early.xdc]
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc]
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 14474.043 ; gain = 0.000 ; free physical = 78172 ; free virtual = 188595
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 14474.043 ; gain = 0.000 ; free physical = 78169 ; free virtual = 188591
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 14474.043 ; gain = 0.000 ; free physical = 78175 ; free virtual = 188598
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 14474.043 ; gain = 0.000 ; free physical = 78167 ; free virtual = 188590
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 14474.043 ; gain = 0.000 ; free physical = 78176 ; free virtual = 188599
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 14474.043 ; gain = 0.000 ; free physical = 78162 ; free virtual = 188585
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 14474.043 ; gain = 0.000 ; free physical = 78179 ; free virtual = 188602
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 14474.043 ; gain = 0.000 ; free physical = 78178 ; free virtual = 188601
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 14474.043 ; gain = 0.000 ; free physical = 78177 ; free virtual = 188600
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 14474.043 ; gain = 0.000 ; free physical = 78180 ; free virtual = 188603
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 14474.043 ; gain = 0.000 ; free physical = 78180 ; free virtual = 188603
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 14474.043 ; gain = 0.000 ; free physical = 78178 ; free virtual = 188600
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/axi_data_sc'. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:67]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr0/inst/*slr_master*'. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:72]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr0/inst/*slr_middle*'. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:74]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr0/inst/*slr_slave*'. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:76]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr1/inst/*slr_master*'. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:81]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr1/inst/*slr_slave*'. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:83]
get_pins: Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 19141.543 ; gain = 4667.500 ; free physical = 72601 ; free virtual = 183024
get_pins: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 19141.543 ; gain = 0.000 ; free physical = 72603 ; free virtual = 183026
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc]
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/dont_partition.xdc]
get_cells: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 19397.543 ; gain = 0.000 ; free physical = 77910 ; free virtual = 188333
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/dont_partition.xdc]
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper.xdc]
INFO: [Timing 38-2] Deriving generated clocks [xsdbm_gc_late_late.xdc:55]
all_fanout: Time (s): cpu = 00:02:38 ; elapsed = 00:00:31 . Memory (MB): peak = 19397.559 ; gain = 0.000 ; free physical = 77892 ; free virtual = 188315
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper.xdc]
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_late.xdc]
get_clocks: Time (s): cpu = 00:00:27 ; elapsed = 00:00:06 . Memory (MB): peak = 19397.559 ; gain = 0.000 ; free physical = 78053 ; free virtual = 188476
get_clocks: Time (s): cpu = 00:00:40 ; elapsed = 00:00:09 . Memory (MB): peak = 19397.559 ; gain = 0.000 ; free physical = 77961 ; free virtual = 188383
get_clocks: Time (s): cpu = 00:01:42 ; elapsed = 00:00:29 . Memory (MB): peak = 19397.559 ; gain = 0.000 ; free physical = 77959 ; free virtual = 188382
get_clocks: Time (s): cpu = 00:00:35 ; elapsed = 00:00:08 . Memory (MB): peak = 19397.559 ; gain = 0.000 ; free physical = 77925 ; free virtual = 188347
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:32]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:33]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:36]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 19397.559 ; gain = 0.000 ; free physical = 77741 ; free virtual = 188214
Restored from archive | CPU: 13.940000 secs | Memory: 240.638985 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 19397.559 ; gain = 0.000 ; free physical = 77737 ; free virtual = 188211
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I' is LOCed to site 'BUFGCE_DIV_X0Y44'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck' is LOCed to site 'BUFGCE_X0Y78'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native' is LOCed to site 'BUFGCTRL_X0Y28'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native' is LOCed to site 'BUFGCE_X0Y81'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux' is LOCed to site 'BUFGCTRL_X0Y29'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG' is LOCed to site 'BUFGCE_X0Y79'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y76'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf' is LOCed to site 'BUFGCE_X0Y72'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y3'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y65'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y50'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y80'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y95'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y87'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y89'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y17'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y23'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y15'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y26'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y32'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y31'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y33'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y58'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y63'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk' is LOCed to site 'BUFG_GT_X1Y86'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk' is LOCed to site 'BUFG_GT_X1Y85'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk' is LOCed to site 'BUFG_GT_X1Y94'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk' is LOCed to site 'BUFG_GT_X1Y93'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk' is LOCed to site 'BUFG_GT_X1Y92'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk' is LOCed to site 'BUFG_GT_X1Y25'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_5/bd_5941_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_5/bd_5941_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_5/bd_5941_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_00/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_6/bd_5941_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_6/bd_5941_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_6/bd_5941_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_00/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_7/bd_5941_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_7/bd_5941_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_7/bd_5941_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_8/bd_5941_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_8/bd_5941_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_8/bd_5941_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_01/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_9/bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_9/bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_9/bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_00/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_10/bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_10/bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_10/bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_00/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_11/bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_11/bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_11/bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_12/bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_12/bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_12/bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_01/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_13/bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_02/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_13/bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_13/bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_02/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_14/bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_02/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_14/bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_14/bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_02/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_15/bd_5941_s_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_03/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_15/bd_5941_s_ip_axi_ctrl_user_03_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_15/bd_5941_s_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_03/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_16/bd_5941_m_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_03/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_16/bd_5941_m_ip_axi_ctrl_user_03_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_16/bd_5941_m_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_03/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_17/bd_5941_s_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_c2h_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_17/bd_5941_s_ip_axi_data_c2h_00_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_17/bd_5941_s_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_c2h_00/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_18/bd_5941_m_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_c2h_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_18/bd_5941_m_ip_axi_data_c2h_00_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_18/bd_5941_m_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_c2h_00/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_19/bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_19/bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_19/bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_20/bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_h2c_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_20/bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_20/bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_h2c_00/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_0/constraints/axi_jtag.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_0/constraints/axi_jtag.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_1/constraints/bsip.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst'
get_clocks: Time (s): cpu = 00:00:35 ; elapsed = 00:00:08 . Memory (MB): peak = 19397.559 ; gain = 0.000 ; free physical = 77628 ; free virtual = 188102
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_1/constraints/bsip.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_cc_late.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_cc_late.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_gc_late.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_gc_late.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0.xdc] for cell 'level0_i/ulp/ulp_cmp/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0.xdc] for cell 'level0_i/ulp/ulp_cmp/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_5/bd_85ad_slice1_0_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/slice1_0/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_5/bd_85ad_slice1_0_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_5/bd_85ad_slice1_0_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/slice1_0/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_8/bd_85ad_slice2_1_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/slice2_1/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_8/bd_85ad_slice2_1_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_8/bd_85ad_slice2_1_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/slice2_1/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_11/bd_85ad_slice3_2_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/slice3_2/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_11/bd_85ad_slice3_2_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_11/bd_85ad_slice3_2_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/slice3_2/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_14/bd_85ad_slice4_3_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/slice4_3/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_14/bd_85ad_slice4_3_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_14/bd_85ad_slice4_3_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/slice4_3/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_17/bd_85ad_slice5_4_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/slice5_4/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_17/bd_85ad_slice5_4_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_17/bd_85ad_slice5_4_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/slice5_4/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_20/bd_85ad_slice7_5_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/slice7_5/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_20/bd_85ad_slice7_5_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_20/bd_85ad_slice7_5_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/slice7_5/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_23/bd_85ad_slice6_6_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/slice6_6/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_23/bd_85ad_slice6_6_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_23/bd_85ad_slice6_6_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/slice6_6/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_26/bd_85ad_slice8_7_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/slice8_7/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_26/bd_85ad_slice8_7_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_26/bd_85ad_slice8_7_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/slice8_7/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_29/bd_85ad_slice9_8_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/slice9_8/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_29/bd_85ad_slice9_8_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_29/bd_85ad_slice9_8_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/slice9_8/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_32/bd_85ad_slice11_9_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/slice11_9/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_32/bd_85ad_slice11_9_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/slice11_9/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_35/bd_85ad_slice10_10_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/slice10_10/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_35/bd_85ad_slice10_10_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/slice10_10/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_38/bd_85ad_slice12_11_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_11/slice12_11/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_38/bd_85ad_slice12_11_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_11/slice12_11/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_41/bd_85ad_slice13_12_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_12/slice13_12/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_41/bd_85ad_slice13_12_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_12/slice13_12/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_44/bd_85ad_slice15_13_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_13/slice15_13/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_44/bd_85ad_slice15_13_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_13/slice15_13/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_47/bd_85ad_slice14_14_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_14/slice14_14/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_47/bd_85ad_slice14_14_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_14/slice14_14/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_50/bd_85ad_slice17_15_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_15/slice17_15/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_50/bd_85ad_slice17_15_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_15/slice17_15/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_53/bd_85ad_slice18_16_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_16/slice18_16/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_53/bd_85ad_slice18_16_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_16/slice18_16/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_56/bd_85ad_slice19_17_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_17/slice19_17/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_56/bd_85ad_slice19_17_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_17/slice19_17/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_59/bd_85ad_slice16_18_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_18/slice16_18/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_59/bd_85ad_slice16_18_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_18/slice16_18/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_62/bd_85ad_slice0_20_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_62/bd_85ad_slice0_20_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_60/bd_22c0_clock_throttling_aclk_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_60/bd_22c0_clock_throttling_aclk_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_78/bd_22c0_clock_throttling_aclk_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_78/bd_22c0_clock_throttling_aclk_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst'
get_clocks: Time (s): cpu = 00:00:36 ; elapsed = 00:00:08 . Memory (MB): peak = 19397.559 ; gain = 0.000 ; free physical = 77623 ; free virtual = 188097
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, VCC, SEQ, PR_OUT_DFF[0].FDRE_PER, FDRE_inst, GND, and EXT_LPF' to a pblock 'pblock_dynamic_SLR0' means that all children of 'proc_sys_reset_ctrl_slr0' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_ctrl_slr0'. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'proc_sys_reset_ctrl_slr1' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_ctrl_slr1'. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'proc_sys_reset_ctrl_slr2' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_ctrl_slr2'. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR0' means that all children of 'proc_sys_reset_kernel_slr0' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel_slr0'. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'proc_sys_reset_kernel_slr1' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel_slr1'. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'proc_sys_reset_kernel_slr2' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel_slr2'. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR0' means that all children of 'proc_sys_reset_kernel2_slr0' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel2_slr0'. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'proc_sys_reset_kernel2_slr1' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel2_slr1'. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'proc_sys_reset_kernel2_slr2' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel2_slr2'. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR0' means that all children of 'proc_sys_reset_freerun_slr0' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_freerun_slr0'. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'proc_sys_reset_freerun_slr1' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_freerun_slr1'. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'proc_sys_reset_freerun_slr2' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_freerun_slr2'. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_slr.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_slr.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_3/ulp_m00_regslice_3_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_3/ulp_m00_regslice_3_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_3/ulp_m00_regslice_3_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_3/ulp_m01_regslice_3_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_3/ulp_m01_regslice_3_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_3/ulp_m01_regslice_3_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:17]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_clocks.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_clocks.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_slr.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_slr.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_4/ulp_m00_regslice_4_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_4/ulp_m00_regslice_4_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_4/ulp_m00_regslice_4_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:17]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m00_couplers/auto_cc/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_4/ulp_m01_regslice_4_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_4/ulp_m01_regslice_4_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_4/ulp_m01_regslice_4_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:17]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m01_couplers/auto_cc/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_clocks.xdc] for cell 'level0_i/ulp/SLR2/regslice_control_userpf/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_clocks.xdc] for cell 'level0_i/ulp/SLR2/regslice_control_userpf/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_slr.xdc] for cell 'level0_i/ulp/SLR2/regslice_control_userpf/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_slr.xdc] for cell 'level0_i/ulp/SLR2/regslice_control_userpf/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_5/ulp_m00_regslice_5_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_5/ulp_m00_regslice_5_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_5/ulp_m00_regslice_5_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_4/ulp_auto_cc_4_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_4/ulp_auto_cc_4_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_4/ulp_auto_cc_4_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_4/ulp_auto_cc_4_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_4/ulp_auto_cc_4_clocks.xdc:17]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_4/ulp_auto_cc_4_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m00_couplers/auto_cc/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_5/ulp_m01_regslice_5_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_5/ulp_m01_regslice_5_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_5/ulp_m01_regslice_5_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_5/ulp_auto_cc_5_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_5/ulp_auto_cc_5_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_5/ulp_auto_cc_5_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_5/ulp_auto_cc_5_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_5/ulp_auto_cc_5_clocks.xdc:17]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_5/ulp_auto_cc_5_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m01_couplers/auto_cc/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_1_1_0/ulp_Bert_layer_dataflow_region_1_1_0_slr.xdc] for cell 'level0_i/ulp/Bert_layer_dataflow_region_1_1/inst'
INFO: [Vivado 12-3520] Assignment of 'inp_k_U, gmem7_m_axi_U, fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__3, block_wq_loader_0_U, gmem4_m_axi_U, gmem5_m_axi_U, input_loader_1_U0, fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0__0, start_for_Linear_layer_qkv_1_U0_U, weight_loader_r1_1_U0, inp_v_U, fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__2, block_wk_loader_0_U, gmem8_m_axi_U, start_for_Linear_layer_qkv_92_1_U0_U, gmem2_m_axi_U, inp_q_U, gmem6_m_axi_U, ap_rst_reg_2_i_1, input_loader_kv_1_U0, start_for_Linear_layer_qkv_91_1_U0_U, control_s_axi_U, fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15, block_wv_loader_0_U, ap_sync_reg_input_loader_q_1_U0_ap_ready_reg, block_wk_loader_1_U, gmem3_m_axi_U, ap_sync_reg_weight_loader_r1_1_U0_ap_ready_reg, fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__1, ap_rst_reg_1_reg, block_wv_loader_1_U, input_loader_q_1_U0, block_wq_loader_1_U, gmem1_m_axi_U, ap_rst_reg_2_reg, ap_rst_n_inv_reg, fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0, VCC, fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0__1, Linear_layer_qkv_92_1_U0, Linear_layer_qkv_91_1_U0, GND, gmem0_m_axi_U, ap_sync_reg_input_loader_kv_1_U0_ap_ready_reg, Linear_layer_qkv_1_U0, and ap_sync_reg_input_loader_1_U0_ap_ready_reg' to a pblock 'pblock_dynamic_SLR0' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_1_1_0/ulp_Bert_layer_dataflow_region_1_1_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_1_1_0/ulp_Bert_layer_dataflow_region_1_1_0_slr.xdc] for cell 'level0_i/ulp/Bert_layer_dataflow_region_1_1/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_2_1_0/ulp_Bert_layer_dataflow_region_2_1_0_slr.xdc] for cell 'level0_i/ulp/Bert_layer_dataflow_region_2_1/inst'
INFO: [Vivado 12-3520] Assignment of 'ap_sync_reg_channel_write_K_V_1_reg, V_V_U, V_V_1_U, ap_rst_reg_2_i_1, ap_sync_reg_channel_write_K_V_2_reg, ap_sync_reg_V_writer_U0_ap_ready_reg, K_V_3_U, ap_sync_reg_K_writer_U0_ap_ready_reg, ap_sync_reg_channel_write_V_V_1_reg, ap_rst_n_inv_reg, VCC, Res_layer0_1_U0, Self_attention_1_wrapper_U0, ap_rst_reg_2_reg, K_writer_U0, ap_sync_reg_channel_write_K_V_reg, V_writer_U0, K_V_U, ap_sync_reg_channel_write_K_V_3_reg, K_V_2_U, GND, V_V_2_U, ap_sync_reg_channel_write_V_V_2_reg, K_V_1_U, V_V_3_U, ap_sync_reg_channel_write_V_V_3_reg, ap_sync_reg_channel_write_V_V_reg, Layer_norm0_1_U0, Linear_layer_ds0_1_U0, ap_sync_reg_head_spliter_1_U0_ap_ready_reg, ap_rst_reg_1_reg, ap_sync_reg_weight_ds0_loader_1_U0_ap_ready_reg, block_w_ds0_loader_0_U, block_w_ds0_loader_1_U, control_s_axi_U, fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15, gmem1_m_axi_U, fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0, gmem0_m_axi_U, head_inp_0_U, head_inp_1_U, head_inp_2_U, head_inp_3_U, head_merger_1_U0, head_outp_0_U, head_outp_1_U, head_outp_2_U, head_outp_3_U, head_spliter_1_U0, outp_ds0_U, outp_res0_U, outp_sfa_U, seq_id_c_U, start_for_Layer_norm0_1_U0_U, start_for_Linear_layer_ds0_1_U0_U, start_for_Res_layer0_1_U0_U, start_for_Self_attention_1_wrapper_U0_U, start_for_head_merger_1_U0_U, w_attn_loader_0_U, w_attn_loader_1_U, w_attn_loader_2_U, w_attn_loader_3_U, w_cont_loader_0_U, w_cont_loader_1_U, w_cont_loader_2_U, w_cont_loader_3_U, weight_ds0_loader_1_U0, and weight_sfa_loader_1_U0' to a pblock 'pblock_dynamic_SLR1' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_2_1_0/ulp_Bert_layer_dataflow_region_2_1_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_2_1_0/ulp_Bert_layer_dataflow_region_2_1_0_slr.xdc] for cell 'level0_i/ulp/Bert_layer_dataflow_region_2_1/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_3_1_0/ulp_Bert_layer_dataflow_region_3_1_0_slr.xdc] for cell 'level0_i/ulp/Bert_layer_dataflow_region_3_1/inst'
INFO: [Vivado 12-3520] Assignment of 'gmem7_m_axi_U, ap_rst_reg_2_reg, fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__1, inp_res1_U, fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0__0, Gelu_layer_1_U0, gmem4_m_axi_U, outp_ds1_U, outp_ln1_U, output_writer_1_U0, gmem1_m_axi_U, start_for_Res_layer1_1_U0_U, entry_proc_U0, start_for_Layer_norm1_1_U0_U, fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15, start_for_Linear_layer_ds1_1_U0_U, start_for_Gelu_layer_1_U0_U, start_for_Linear_layer_ds2_1_U0_U, block_w_ds2_loader_2_U, ap_sync_reg_input_loader_ds1_res1_1_U0_ap_ready_reg, block_w_ds2_loader_1_U, block_w_ds2_loader_0_U, block_w_ds1_loader_2_U, block_w_ds1_loader_0_U, gmem6_m_axi_U, ap_rst_reg_1_reg, block_w_ds1_loader_3_U, ap_rst_n_inv_reg, fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0, inp_ds1_U, ap_rst_reg_2_i_1, GND, block_w_ds1_loader_1_U, gmem2_m_axi_U, outp_gelu_U, Linear_layer_ds2_1_U0, outp_ds2_U, ap_sync_reg_weight_loader_r3_1_U0_ap_ready_reg, start_for_output_writer_1_U0_U, Linear_layer_ds1_1_U0, block_w_ds2_loader_3_U, gmem3_m_axi_U, gmem0_m_axi_U, Res_layer1_1_U0, ap_sync_reg_entry_proc_U0_ap_ready_reg, weight_loader_r3_1_U0, input_loader_ds1_res1_1_U0, Layer_norm1_1_U0, control_s_axi_U, VCC, outp_addr_c_U, gmem5_m_axi_U, and outp_res1_U' to a pblock 'pblock_dynamic_SLR2' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_3_1_0/ulp_Bert_layer_dataflow_region_3_1_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_3_1_0/ulp_Bert_layer_dataflow_region_3_1_0_slr.xdc] for cell 'level0_i/ulp/Bert_layer_dataflow_region_3_1/inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
INFO: [Project 1-1714] 767 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 97 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.25 . Memory (MB): peak = 19397.559 ; gain = 0.000 ; free physical = 79406 ; free virtual = 189880
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3244 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 136 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 817 instances
  HBM_TWO_STACK_INTF => HBM_TWO_STACK_INTF (HBM_REF_CLK(x2), HBM_SNGLBLI_INTF_APB(x2), HBM_SNGLBLI_INTF_AXI(x32)): 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  LUT6_2 => LUT6_2 (LUT5, LUT6): 158 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 1 instance 
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 32 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 329 instances
  RAM16X1S => RAM32X1S (RAMS32): 46 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 10 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 46 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 1423 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 165 instances
  RAM64M => RAM64M (RAMD64E(x4)): 1 instance 
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 63 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances

141 Infos, 198 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:32:43 ; elapsed = 00:19:37 . Memory (MB): peak = 19397.559 ; gain = 16363.746 ; free physical = 79407 ; free virtual = 189881
source /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_init_post.tcl
INFO: [Timing 38-35] Done setting XDC timing constraints.
get_clocks: Time (s): cpu = 00:03:28 ; elapsed = 00:00:56 . Memory (MB): peak = 19397.559 ; gain = 0.000 ; free physical = 77608 ; free virtual = 188083
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1' matched to 'pin' objects. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc:3]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0' matched to 'pin' objects. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc:3]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
WARNING: [Constraints 18-619] A clock with name 'clk_kernel_00_unbuffered_net' already exists, overwriting the previous clock with the same name. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc:3]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc]
source /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_opt_pre.tcl
Post-synthesis utilization DRC check...
available resources:
   luts      : 1133280
   registers : 2266560
   brams     : 1776
   dsps      : 8304
get_utilization: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 19422.203 ; gain = 0.000 ; free physical = 77618 ; free virtual = 188093
required resources:
   luts      : 516457
   registers : 665689
   brams     : 213.5
   dsps      : 949
report_accelerator_utilization: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 19422.203 ; gain = 0.000 ; free physical = 77628 ; free virtual = 188103
report_utilization: Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 19422.203 ; gain = 0.000 ; free physical = 77598 ; free virtual = 188073
INFO: System Diagram: Run step: synthed

WARNING: [Timing 38-3] User defined clock exists on pin level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0 [See /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc:3] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
create_generated_clock: Time (s): cpu = 00:00:33 ; elapsed = 00:00:08 . Memory (MB): peak = 19422.203 ; gain = 0.000 ; free physical = 77565 ; free virtual = 188040
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 216 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:01:01 ; elapsed = 00:00:33 . Memory (MB): peak = 19454.223 ; gain = 32.020 ; free physical = 77370 ; free virtual = 187845

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 240ab7f01

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 19454.223 ; gain = 0.000 ; free physical = 77350 ; free virtual = 187825

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/systolic_array_qkv_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_108[0]_i_1__4 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/systolic_array_qkv_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_108[5]_i_8__4, which resulted in an inversion of 775 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_97_1_U0/systolic_array_qkv_97_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_108[0]_i_1__2 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_97_1_U0/systolic_array_qkv_97_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_108[5]_i_8__2, which resulted in an inversion of 775 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/systolic_array_qkv_93_1_U0/systolic_array_qkv_93_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_108[0]_i_1 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/systolic_array_qkv_93_1_U0/systolic_array_qkv_93_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_108[5]_i_8, which resulted in an inversion of 839 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/systolic_array_qkv_94_1_U0/systolic_array_qkv_94_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_108[0]_i_1__0 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/systolic_array_qkv_94_1_U0/systolic_array_qkv_94_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_108[5]_i_8__0, which resulted in an inversion of 775 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_95_1_U0/systolic_array_qkv_95_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_108[0]_i_1__1 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_95_1_U0/systolic_array_qkv_95_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_108[5]_i_8__1, which resulted in an inversion of 775 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_96_1_U0/systolic_array_qkv_96_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_108[0]_i_1__3 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_96_1_U0/systolic_array_qkv_96_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_108[4]_i_3, which resulted in an inversion of 775 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_1_U0/grp_input_loader_1_Pipeline_l_load_j_fu_65/ap_enable_reg_pp0_iter1_i_1__169 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_1_U0/grp_input_loader_1_Pipeline_l_load_j_fu_65/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[0]_i_2__2, which resulted in an inversion of 22 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/weight_loader_r1_1_U0/weight_loader_r1_1_Loop_block_wk_load_proc9_U0/grp_weight_loader_r1_1_Loop_block_wk_load_proc9_Pipeline_block_wk_load_VITIS_LOOP_17_fu_84/icmp_ln178_reg_170[0]_i_1 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/weight_loader_r1_1_U0/weight_loader_r1_1_Loop_block_wk_load_proc9_U0/grp_weight_loader_r1_1_Loop_block_wk_load_proc9_Pipeline_block_wk_load_VITIS_LOOP_17_fu_84/flow_control_loop_pipe_sequential_init_U/mem_reg_0_i_5__2, which resulted in an inversion of 15 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/weight_loader_r1_1_U0/weight_loader_r1_1_Loop_block_wq_load_proc11_U0/grp_weight_loader_r1_1_Loop_block_wq_load_proc11_Pipeline_block_wq_load_VITIS_LOOP_1_fu_84/icmp_ln198_reg_170[0]_i_1 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/weight_loader_r1_1_U0/weight_loader_r1_1_Loop_block_wq_load_proc11_U0/grp_weight_loader_r1_1_Loop_block_wq_load_proc11_Pipeline_block_wq_load_VITIS_LOOP_1_fu_84/flow_control_loop_pipe_sequential_init_U/mem_reg_0_i_5__0, which resulted in an inversion of 15 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/weight_loader_r1_1_U0/weight_loader_r1_1_Loop_block_wv_load_proc10_U0/grp_weight_loader_r1_1_Loop_block_wv_load_proc10_Pipeline_block_wv_load_VITIS_LOOP_1_fu_84/icmp_ln188_reg_170[0]_i_1 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/weight_loader_r1_1_U0/weight_loader_r1_1_Loop_block_wv_load_proc10_U0/grp_weight_loader_r1_1_Loop_block_wv_load_proc10_Pipeline_block_wv_load_VITIS_LOOP_1_fu_84/flow_control_loop_pipe_sequential_init_U/mem_reg_0_i_5__1, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4503/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[54]_i_1 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4503/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q[38]_i_3, which resulted in an inversion of 26 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/B_V_data_1_payload_A[16]_i_4 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/B_V_data_1_payload_A[16]_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/B_V_data_1_payload_A[31]_i_5 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/B_V_data_1_payload_A[31]_i_4, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_mean_var_j14_fu_64/fadd_32ns_32ns_32_5_no_dsp_1_U4478/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[12]_i_1 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_mean_var_j14_fu_64/fadd_32ns_32ns_32_5_no_dsp_1_U4478/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q[10]_i_2, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/grp_dataflow_parent_loop_proc_fu_82/dataflow_in_loop_block_gemm55_U0/systolic_array_ds0_1_U0/systolic_array_ds0_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_108[0]_i_1__8 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/grp_dataflow_parent_loop_proc_fu_82/dataflow_in_loop_block_gemm55_U0/systolic_array_ds0_1_U0/systolic_array_ds0_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_108[5]_i_8__8, which resulted in an inversion of 775 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/grp_dataflow_parent_loop_proc_fu_82/dataflow_in_loop_block_gemm55_U0/systolic_array_ds0_30_1_U0/systolic_array_ds0_30_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_108[0]_i_1__7 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/grp_dataflow_parent_loop_proc_fu_82/dataflow_in_loop_block_gemm55_U0/systolic_array_ds0_30_1_U0/systolic_array_ds0_30_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_108[5]_i_8__7, which resulted in an inversion of 775 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/regslice_both_outp_inp_V_data_V_U/ce_r_i_1__10 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/regslice_both_outp_inp_V_data_V_U/B_V_data_1_state[1]_i_3, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/l_bias_scale_j_proc34_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2231/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[0]_i_1__0 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/l_bias_scale_j_proc34_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2231/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[1]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_108[0]_i_1__3 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_108[4]_i_3__3, which resulted in an inversion of 775 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__257 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__108, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__258 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__109, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__259 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__110, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__260 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__111, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__261 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__112, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__262 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__113, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__263 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__114, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__264 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__115, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__265 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__116, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__266 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__117, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__267 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__118, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__268 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__119, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__269 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__120, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__270 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__121, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__271 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__122, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__272 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__123, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__273 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__124, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__274 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__125, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__275 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__126, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__276 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__127, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__277 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__128, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__278 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__129, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__279 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__130, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__280 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__131, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__281 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__132, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__282 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__133, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__283 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__134, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__284 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__135, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__285 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__136, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__286 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__137, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__287 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__138, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__288 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__139, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__289 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__140, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__290 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__141, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__291 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__142, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__292 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__143, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__293 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__144, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__294 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__145, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__295 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__146, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__296 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__147, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__297 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__148, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__298 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__149, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__299 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__150, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__300 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__151, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__301 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__152, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__302 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__153, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__303 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__154, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__304 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__155, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__305 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__156, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__306 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/systolic_array_attn_237_1_U0/systolic_array_attn_237_1_Loop_data_load_AB_proc26_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__157, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/ap_enable_reg_pp0_iter2_i_1__332 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/flow_control_loop_pipe_U/din0_buf1[63]_i_3__1, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3085/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[0]_i_1__0 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3085/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[1]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_108[0]_i_1__5 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_108[4]_i_3__5, which resulted in an inversion of 775 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__385 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__162, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__386 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__163, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__387 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__164, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__388 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__165, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__389 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__166, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__390 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__167, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__391 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__168, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__392 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__169, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__393 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__170, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__394 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__171, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__395 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__172, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__396 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__173, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__397 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__174, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__398 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__175, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__399 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__176, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__400 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__177, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__401 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__178, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__402 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__179, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__403 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__180, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__404 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__181, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__405 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__182, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__406 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__183, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__407 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__184, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__408 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__185, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__409 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__186, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__410 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__187, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__411 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__188, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_1__412 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/systolic_array_attn_1_Loop_data_load_AB_proc28_U0/flow_control_loop_pipe_U/SRL_SIG_reg[3][0]_srl4_i_4__189, which resulted in an inversion of 4 pins
INFO: [Common 17-14] Message 'Opt 31-1287' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-138] Pushed 526 inverter(s) to 5683 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 232927cd4

Time (s): cpu = 00:04:01 ; elapsed = 00:02:24 . Memory (MB): peak = 19454.223 ; gain = 0.000 ; free physical = 78616 ; free virtual = 189092
INFO: [Opt 31-389] Phase Retarget created 3714 cells and removed 4924 cells
INFO: [Opt 31-1021] In phase Retarget, 9875 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 12 inverter(s) to 18 load pin(s).
Phase 2 Constant propagation | Checksum: 1cf61c4c9

Time (s): cpu = 00:04:38 ; elapsed = 00:03:02 . Memory (MB): peak = 19454.223 ; gain = 0.000 ; free physical = 78600 ; free virtual = 189075
INFO: [Opt 31-389] Phase Constant propagation created 1620 cells and removed 69648 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1869 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1de77b5ac

Time (s): cpu = 00:06:45 ; elapsed = 00:05:10 . Memory (MB): peak = 19454.223 ; gain = 0.000 ; free physical = 78314 ; free virtual = 188790
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 14898 cells
INFO: [Opt 31-1021] In phase Sweep, 1411666 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/ap_rst_n_inv_BUFG_inst, Net: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/ap_rst_n_inv
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/ap_rst_n_inv_BUFG_inst, Net: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/ap_rst_n_inv
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/ap_rst_n_inv_BUFG_inst, Net: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/ap_rst_n_inv
Phase 4 BUFG optimization | Checksum: 1c19b4445

Time (s): cpu = 00:07:35 ; elapsed = 00:05:41 . Memory (MB): peak = 19454.223 ; gain = 0.000 ; free physical = 78601 ; free virtual = 189077
INFO: [Opt 31-662] Phase BUFG optimization created 6 cells of which 3 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 11 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1c19b4445

Time (s): cpu = 00:07:47 ; elapsed = 00:05:54 . Memory (MB): peak = 19454.223 ; gain = 0.000 ; free physical = 78604 ; free virtual = 189080
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 295c95280

Time (s): cpu = 00:08:03 ; elapsed = 00:06:10 . Memory (MB): peak = 19454.223 ; gain = 0.000 ; free physical = 78602 ; free virtual = 189078
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1880 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            3714  |            4924  |                                           9875  |
|  Constant propagation         |            1620  |           69648  |                                           1869  |
|  Sweep                        |               0  |           14898  |                                        1411666  |
|  BUFG optimization            |               6  |               0  |                                             11  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                           1880  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 19454.223 ; gain = 0.000 ; free physical = 78616 ; free virtual = 189092
Ending Logic Optimization Task | Checksum: 281cd4cd7

Time (s): cpu = 00:08:53 ; elapsed = 00:06:55 . Memory (MB): peak = 19454.223 ; gain = 0.000 ; free physical = 78605 ; free virtual = 189081

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 427 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 281cd4cd7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 19454.223 ; gain = 0.000 ; free physical = 78601 ; free virtual = 189077

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 281cd4cd7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 19454.223 ; gain = 0.000 ; free physical = 78607 ; free virtual = 189084

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 19454.223 ; gain = 0.000 ; free physical = 78608 ; free virtual = 189084
Ending Netlist Obfuscation Task | Checksum: 281cd4cd7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 19454.223 ; gain = 0.000 ; free physical = 78611 ; free virtual = 189087
INFO: [Common 17-83] Releasing license: Implementation
272 Infos, 200 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:11:00 ; elapsed = 00:08:34 . Memory (MB): peak = 19454.223 ; gain = 32.020 ; free physical = 78615 ; free virtual = 189091
source /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_opt_post.tcl
source /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_place_pre.tcl
CRITICAL WARNING: [Vivado 12-4430] You are lowering the severity from an ERROR. This can potentially lead to board damage or other functionality issues on hardware. If this is not desired, please run 'reset_property SEVERITY [get_drc_checks HDPR-5]' to undo this change.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -retiming
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0 [See /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc:3] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0/O
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 216 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.25 . Memory (MB): peak = 19454.223 ; gain = 0.000 ; free physical = 75557 ; free virtual = 186034
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f2b74380

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 19454.223 ; gain = 0.000 ; free physical = 75553 ; free virtual = 186029
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.24 . Memory (MB): peak = 19454.223 ; gain = 0.000 ; free physical = 75540 ; free virtual = 186017

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1623a52ad

Time (s): cpu = 00:09:02 ; elapsed = 00:07:45 . Memory (MB): peak = 19454.223 ; gain = 0.000 ; free physical = 75926 ; free virtual = 186403

Phase 1.3 Build Placer Netlist Model
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_kernel_01_unbuffered_net
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_out1_bd_39ab_clkwiz_level0_periph_0_1
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_kernel_00_unbuffered_net
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_out2_bd_39ab_clkwiz_level0_periph_0_1
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: hbm_aclk
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: GTYE4_CHANNEL_TXOUTCLK[3]_7
Phase 1.3 Build Placer Netlist Model | Checksum: 21dd05d78

Time (s): cpu = 00:21:04 ; elapsed = 00:13:36 . Memory (MB): peak = 21854.254 ; gain = 2400.031 ; free physical = 73555 ; free virtual = 184032

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 21dd05d78

Time (s): cpu = 00:21:11 ; elapsed = 00:13:43 . Memory (MB): peak = 21854.254 ; gain = 2400.031 ; free physical = 73557 ; free virtual = 184035
Phase 1 Placer Initialization | Checksum: 21dd05d78

Time (s): cpu = 00:22:41 ; elapsed = 00:14:55 . Memory (MB): peak = 21878.262 ; gain = 2424.039 ; free physical = 73419 ; free virtual = 183897

Phase 2 Global Placement

Phase 2.1 Floorplanning
INFO: [Place 30-2086] Applied CLOCK_LOW_FANOUT constraint to clock net level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_Int_Cont and placed all loads in clock region(s) X4Y2
INFO: [Place 30-2086] Applied CLOCK_LOW_FANOUT constraint to clock net level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_Int_Cont and placed all loads in clock region(s) X4Y1

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1ca748024

Time (s): cpu = 00:38:12 ; elapsed = 00:22:10 . Memory (MB): peak = 21934.289 ; gain = 2480.066 ; free physical = 72651 ; free virtual = 183016

Phase 2.1.1.2 PBP: Clock Region Placement
WARNING: [Place 30-1995] Horizontal BUFCE_ROW programmable delay is capped at 3 for clock net level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK due to PCIE_GT_DIFF_REGION MAX_SKEW requirements
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1ce3c6107

Time (s): cpu = 00:40:44 ; elapsed = 00:24:46 . Memory (MB): peak = 21934.289 ; gain = 2480.066 ; free physical = 72534 ; free virtual = 182899

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 2359e7412

Time (s): cpu = 00:41:03 ; elapsed = 00:25:06 . Memory (MB): peak = 21934.289 ; gain = 2480.066 ; free physical = 72502 ; free virtual = 182867

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 2359e7412

Time (s): cpu = 00:41:35 ; elapsed = 00:25:16 . Memory (MB): peak = 21978.656 ; gain = 2524.434 ; free physical = 72243 ; free virtual = 182608

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 1bb484ce9

Time (s): cpu = 00:41:52 ; elapsed = 00:25:34 . Memory (MB): peak = 21978.656 ; gain = 2524.434 ; free physical = 72237 ; free virtual = 182603

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 1d6b86f9d

Time (s): cpu = 00:44:51 ; elapsed = 00:26:33 . Memory (MB): peak = 21978.656 ; gain = 2524.434 ; free physical = 72139 ; free virtual = 182504

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 1d6b86f9d

Time (s): cpu = 00:45:33 ; elapsed = 00:27:16 . Memory (MB): peak = 21978.656 ; gain = 2524.434 ; free physical = 72158 ; free virtual = 182523
Phase 2.1.1 Partition Driven Placement | Checksum: 1d6b86f9d

Time (s): cpu = 00:45:36 ; elapsed = 00:27:19 . Memory (MB): peak = 21978.656 ; gain = 2524.434 ; free physical = 72662 ; free virtual = 183028
Phase 2.1 Floorplanning | Checksum: 1d6b86f9d

Time (s): cpu = 00:45:38 ; elapsed = 00:27:21 . Memory (MB): peak = 21978.656 ; gain = 2524.434 ; free physical = 72659 ; free virtual = 183024

Phase 2.2 Physical Synthesis After Floorplan
INFO: [Physopt 32-46] Identified 8 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/ulp_ucs/inst/frequency_counters/psreset_aclk_freerun/U0/interconnect_aresetn[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[4]. Replicated 1 times.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 6 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:01 . Memory (MB): peak = 22010.668 ; gain = 0.000 ; free physical = 72664 ; free virtual = 183029
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 22010.668 ; gain = 0.000 ; free physical = 72665 ; free virtual = 183030

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------
|  PSIP Post Floorplan SLR Replication  |            6  |              0  |                     6  |           0  |           1  |  00:00:41  |
|  Total                                |            6  |              0  |                     6  |           0  |           1  |  00:00:41  |
-----------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis After Floorplan | Checksum: 1eb6a1c52

Time (s): cpu = 00:49:24 ; elapsed = 00:28:45 . Memory (MB): peak = 22010.668 ; gain = 2556.445 ; free physical = 72707 ; free virtual = 183072

Phase 2.3 Update Timing before SLR Path Opt
Phase 2.3 Update Timing before SLR Path Opt | Checksum: 123903c8e

Time (s): cpu = 00:49:36 ; elapsed = 00:28:53 . Memory (MB): peak = 22010.668 ; gain = 2556.445 ; free physical = 72711 ; free virtual = 183077

Phase 2.4 Post-Processing in Floorplanning
Phase 2.4 Post-Processing in Floorplanning | Checksum: f9e72923

Time (s): cpu = 00:49:42 ; elapsed = 00:28:59 . Memory (MB): peak = 22010.668 ; gain = 2556.445 ; free physical = 72710 ; free virtual = 183075

Phase 2.5 Global Placement Core

Phase 2.5.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 294 LUTNM shape to break, 19037 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 244, two critical 50, total 294, new lutff created 10
INFO: [Physopt 32-1138] End 1 Pass. Optimized 6787 nets or LUTs. Breaked 294 LUTs, combined 6493 existing LUTs and moved 0 existing LUT
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.25 . Memory (MB): peak = 22619.461 ; gain = 0.000 ; free physical = 72316 ; free virtual = 182683
INFO: [Physopt 32-1016] Retiming optimization will be performed inside SDX Kernel: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst.
INFO: [Physopt 32-1016] Retiming optimization will be performed inside SDX Kernel: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst.
INFO: [Physopt 32-1016] Retiming optimization will be performed inside SDX Kernel: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst.
INFO: [Physopt 32-942] Found 8 candidate flops for forward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 8 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-942] Found 21 candidate flops for backward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 17 nets or cells. Created 67 new cells, deleted 17 existing cells and moved 0 existing cell
INFO: [Physopt 32-942] Found 13 candidate flops for forward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 9 nets or cells. Created 10 new cells, deleted 1 existing cell and moved 0 existing cell
INFO: [Physopt 32-942] Found 2 candidate flops for backward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 9 new cells, deleted 2 existing cells and moved 0 existing cell
INFO: [Physopt 32-942] Found 1 candidate flop for forward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 5 existing cells and moved 0 existing cell
INFO: [Physopt 32-943] No candidate net found for backward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-943] No candidate net found for forward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-943] No candidate net found for backward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1030] Pass 1. Identified 273 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 124 nets.  Re-placed 642 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 124 nets or cells. Created 0 new cell, deleted 526 existing cells and moved 642 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 22619.465 ; gain = 0.000 ; free physical = 72282 ; free virtual = 182649
INFO: [Physopt 32-76] Pass 1. Identified 14 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/ddiv_64ns_64ns_64_31_no_dsp_1_U4489/ce_r. Replicated 16 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/l_bias_scale_j_proc34_U0/fptrunc_64ns_32_2_no_dsp_1_U2230/aclken. Replicated 16 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/fptrunc_64ns_32_2_no_dsp_1_U3084/aclken. Replicated 16 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc61_fu_81/dataflow_in_loop_block_gemm38_U0/l_bias_scale_j_proc37_U0/fptrunc_64ns_32_2_no_dsp_1_U508/aclken. Replicated 18 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/K_V_3_U/reg_valid0. Replicated 13 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/V_V_3_U/reg_valid0. Replicated 14 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/K_V_1_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_mux_sel_reg_21_n_0. Replicated 7 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/K_V_2_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_mux_sel_reg_21_n_0. Replicated 7 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/K_V_3_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_mux_sel_reg_21_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/K_V_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_mux_sel_reg_21_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/V_V_1_U/prev_tptr. Replicated 5 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/V_V_2_U/prev_tptr. Replicated 6 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/V_V_3_U/prev_tptr. Replicated 7 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/V_V_U/prev_tptr. Replicated 6 times.
INFO: [Physopt 32-232] Optimized 14 nets. Created 111 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 14 nets or cells. Created 111 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 22619.465 ; gain = 0.000 ; free physical = 72276 ; free virtual = 182643
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/ap_rst_n_inv. Replicated 10 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 10 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 10 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 22619.465 ; gain = 0.000 ; free physical = 72279 ; free virtual = 182647
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-457] Pass 1. Identified 48 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_95_1_U0/PE_int8_int16_164_1_U0/mul_mul_24s_8s_32_4_1_U988/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_95_1_U0/PE_int8_int16_163_1_U0/mul_mul_24s_8s_32_4_1_U985/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/systolic_array_qkv_94_1_U0/PE_int8_int16_136_1_U0/mul_mul_24s_8s_32_4_1_U567/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/systolic_array_qkv_94_1_U0/PE_int8_int16_133_1_U0/mul_mul_24s_8s_32_4_1_U558/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/systolic_array_qkv_94_1_U0/PE_int8_int16_140_1_U0/mul_mul_24s_8s_32_4_1_U579/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_95_1_U0/PE_int8_int16_165_1_U0/mul_mul_24s_8s_32_4_1_U991/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/systolic_array_qkv_94_1_U0/PE_int8_int16_138_1_U0/mul_mul_24s_8s_32_4_1_U573/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_95_1_U0/PE_int8_int16_171_1_U0/mul_mul_24s_8s_32_4_1_U1009/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/systolic_array_qkv_94_1_U0/PE_int8_int16_144_1_U0/mul_mul_24s_8s_32_4_1_U591/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/systolic_array_qkv_94_1_U0/PE_int8_int16_142_1_U0/mul_mul_24s_8s_32_4_1_U585/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/systolic_array_qkv_94_1_U0/PE_int8_int16_130_1_U0/mul_mul_24s_8s_32_4_1_U549/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/systolic_array_qkv_94_1_U0/PE_int8_int16_135_1_U0/mul_mul_24s_8s_32_4_1_U564/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_95_1_U0/PE_int8_int16_175_1_U0/mul_mul_24s_8s_32_4_1_U1021/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_97_1_U0/PE_int8_int16_247_1_U0/mul_mul_24s_8s_32_4_1_U1867/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/systolic_array_qkv_94_1_U0/PE_int8_int16_143_1_U0/mul_mul_24s_8s_32_4_1_U588/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_95_1_U0/PE_int8_int16_162_1_U0/mul_mul_24s_8s_32_4_1_U982/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/systolic_array_qkv_94_1_U0/PE_int8_int16_145_1_U0/mul_mul_24s_8s_32_4_1_U594/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_284_1_U0/mul_mul_24s_8s_32_4_1_U2273/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_95_1_U0/PE_int8_int16_174_1_U0/mul_mul_24s_8s_32_4_1_U1018/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_95_1_U0/PE_int8_int16_176_1_U0/mul_mul_24s_8s_32_4_1_U1024/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_97_1_U0/PE_int8_int16_240_1_U0/mul_mul_24s_8s_32_4_1_U1846/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_97_1_U0/PE_int8_int16_242_1_U0/mul_mul_24s_8s_32_4_1_U1852/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_97_1_U0/PE_int8_int16_248_1_U0/mul_mul_24s_8s_32_4_1_U1870/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_97_1_U0/PE_int8_int16_245_1_U0/mul_mul_24s_8s_32_4_1_U1861/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/systolic_array_qkv_94_1_U0/PE_int8_int16_131_1_U0/mul_mul_24s_8s_32_4_1_U552/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_261_1_U0/mul_mul_24s_8s_32_4_1_U2204/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_273_1_U0/mul_mul_24s_8s_32_4_1_U2240/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_95_1_U0/PE_int8_int16_178_1_U0/mul_mul_24s_8s_32_4_1_U1030/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_97_1_U0/PE_int8_int16_246_1_U0/mul_mul_24s_8s_32_4_1_U1864/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_97_1_U0/PE_int8_int16_253_1_U0/mul_mul_24s_8s_32_4_1_U1885/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_95_1_U0/PE_int8_int16_168_1_U0/mul_mul_24s_8s_32_4_1_U1000/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_282_1_U0/mul_mul_24s_8s_32_4_1_U2267/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_95_1_U0/PE_int8_int16_170_1_U0/mul_mul_24s_8s_32_4_1_U1006/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_95_1_U0/PE_int8_int16_173_1_U0/mul_mul_24s_8s_32_4_1_U1015/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_266_1_U0/mul_mul_24s_8s_32_4_1_U2219/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_272_1_U0/mul_mul_24s_8s_32_4_1_U2237/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_95_1_U0/PE_int8_int16_169_1_U0/mul_mul_24s_8s_32_4_1_U1003/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/systolic_array_qkv_94_1_U0/PE_int8_int16_139_1_U0/mul_mul_24s_8s_32_4_1_U576/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_285_1_U0/mul_mul_24s_8s_32_4_1_U2276/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_97_1_U0/PE_int8_int16_251_1_U0/mul_mul_24s_8s_32_4_1_U1879/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_95_1_U0/PE_int8_int16_179_1_U0/mul_mul_24s_8s_32_4_1_U1033/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_267_1_U0/mul_mul_24s_8s_32_4_1_U2222/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_270_1_U0/mul_mul_24s_8s_32_4_1_U2231/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_286_1_U0/mul_mul_24s_8s_32_4_1_U2279/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_97_1_U0/PE_int8_int16_252_1_U0/mul_mul_24s_8s_32_4_1_U1882/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_97_1_U0/PE_int8_int16_234_1_U0/mul_mul_24s_8s_32_4_1_U1828/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_271_1_U0/mul_mul_24s_8s_32_4_1_U2234/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_97_1_U0/PE_int8_int16_249_1_U0/mul_mul_24s_8s_32_4_1_U1873/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg. 32 registers were pushed out.
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-775] End 2 Pass. Optimized 48 nets or cells. Created 1536 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 22619.465 ; gain = 0.000 ; free physical = 72278 ; free virtual = 182646
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 17 nets or cells. Created 119 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 22619.465 ; gain = 0.000 ; free physical = 72278 ; free virtual = 182645
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 22619.465 ; gain = 0.000 ; free physical = 72357 ; free virtual = 182724
INFO: [Physopt 32-46] Identified 4 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/V_V_U/tptr. Replicated 2 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/V_V_2_U/tptr. Replicated 2 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/V_V_1_U/tptr. Replicated 2 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/V_V_3_U/tptr. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 4 nets. Created 7 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 7 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:01 . Memory (MB): peak = 22619.465 ; gain = 0.000 ; free physical = 72347 ; free virtual = 182715
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 22619.465 ; gain = 0.000 ; free physical = 72345 ; free virtual = 182713

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          294  |           6493  |                  6787  |           0  |           1  |  00:00:20  |
|  Retime                                           |           95  |             25  |                    36  |           0  |           1  |  00:01:04  |
|  Equivalent Driver Rewiring                       |            0  |            526  |                   124  |           2  |           1  |  00:00:25  |
|  Very High Fanout                                 |          111  |              0  |                    14  |           0  |           1  |  00:00:37  |
|  Fanout                                           |           10  |              0  |                     1  |           0  |           1  |  00:00:02  |
|  DSP Register                                     |         1536  |              0  |                    48  |           8  |           1  |  00:00:12  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |          119  |              0  |                    17  |           0  |           1  |  00:00:03  |
|  BRAM Register                                    |            0  |              0  |                     0  |         198  |           1  |  00:00:01  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            7  |              0  |                     4  |           0  |           1  |  00:00:01  |
|  Total                                            |         2172  |           7044  |                  7031  |         208  |          12  |  00:02:47  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.1 Physical Synthesis In Placer | Checksum: 173c87d3a

Time (s): cpu = 01:51:32 ; elapsed = 01:02:30 . Memory (MB): peak = 22651.477 ; gain = 3197.254 ; free physical = 72345 ; free virtual = 182713
Phase 2.5 Global Placement Core | Checksum: 199064e78

Time (s): cpu = 01:57:56 ; elapsed = 01:06:47 . Memory (MB): peak = 22651.477 ; gain = 3197.254 ; free physical = 72166 ; free virtual = 182534
Phase 2 Global Placement | Checksum: 199064e78

Time (s): cpu = 01:57:59 ; elapsed = 01:06:50 . Memory (MB): peak = 22651.477 ; gain = 3197.254 ; free physical = 72680 ; free virtual = 183048

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c6b40d4f

Time (s): cpu = 02:00:30 ; elapsed = 01:07:54 . Memory (MB): peak = 22651.477 ; gain = 3197.254 ; free physical = 72549 ; free virtual = 182917

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13e71a2cb

Time (s): cpu = 02:03:58 ; elapsed = 01:09:34 . Memory (MB): peak = 22651.477 ; gain = 3197.254 ; free physical = 72350 ; free virtual = 182718

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 18e690845

Time (s): cpu = 02:17:55 ; elapsed = 01:18:13 . Memory (MB): peak = 22821.516 ; gain = 3367.293 ; free physical = 71669 ; free virtual = 182038

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1aa071153

Time (s): cpu = 02:18:14 ; elapsed = 01:18:24 . Memory (MB): peak = 22821.516 ; gain = 3367.293 ; free physical = 71689 ; free virtual = 182058

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 1a9e9c2e7

Time (s): cpu = 02:21:37 ; elapsed = 01:19:42 . Memory (MB): peak = 22829.520 ; gain = 3375.297 ; free physical = 71285 ; free virtual = 181654
Phase 3.3.3 Slice Area Swap | Checksum: 1dd0e7cde

Time (s): cpu = 02:23:55 ; elapsed = 01:21:56 . Memory (MB): peak = 22829.520 ; gain = 3375.297 ; free physical = 71251 ; free virtual = 181620
Phase 3.3 Small Shape DP | Checksum: 1a5109b97

Time (s): cpu = 02:29:03 ; elapsed = 01:23:42 . Memory (MB): peak = 22829.520 ; gain = 3375.297 ; free physical = 71468 ; free virtual = 181837

Phase 3.4 Place Remaining
Phase 3.4 Place Remaining | Checksum: 1a5109b97

Time (s): cpu = 02:29:15 ; elapsed = 01:23:54 . Memory (MB): peak = 22829.520 ; gain = 3375.297 ; free physical = 71410 ; free virtual = 181779

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 19dcd9ef5

Time (s): cpu = 02:30:36 ; elapsed = 01:25:06 . Memory (MB): peak = 22861.531 ; gain = 3407.309 ; free physical = 71470 ; free virtual = 181839

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 19dcd9ef5

Time (s): cpu = 02:36:17 ; elapsed = 01:30:48 . Memory (MB): peak = 22861.531 ; gain = 3407.309 ; free physical = 71505 ; free virtual = 181875

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: 1a47d8f18

Time (s): cpu = 02:46:43 ; elapsed = 01:33:09 . Memory (MB): peak = 22893.547 ; gain = 3439.324 ; free physical = 71335 ; free virtual = 181705
Phase 3 Detail Placement | Checksum: 1a47d8f18

Time (s): cpu = 02:46:51 ; elapsed = 01:33:17 . Memory (MB): peak = 22893.547 ; gain = 3439.324 ; free physical = 71344 ; free virtual = 181714

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0 [See /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc:3] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Place 30-1995] Horizontal BUFCE_ROW programmable delay is capped at 3 for clock net level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK due to PCIE_GT_DIFF_REGION MAX_SKEW requirements

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 167cf9d4d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.033 | TNS=-0.033 |
Phase 1 Physical Synthesis Initialization | Checksum: 160f843f5

Time (s): cpu = 00:01:46 ; elapsed = 00:00:24 . Memory (MB): peak = 22893.547 ; gain = 0.000 ; free physical = 71192 ; free virtual = 181562
INFO: [Place 46-34] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_62/fadd_32ns_32ns_32_7_full_dsp_1_U3345/ce_r, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc60_fu_81/dataflow_in_loop_block_gemm41_U0/l_bias_scale_j_proc40_U0/fptrunc_64ns_32_2_no_dsp_1_U1376/aclken, inserted BUFG to drive 2564 loads.
INFO: [Place 46-45] Replicated bufg driver level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc60_fu_81/dataflow_in_loop_block_gemm41_U0/l_bias_scale_j_proc40_U0/fptrunc_64ns_32_2_no_dsp_1_U1376/ce_r_reg_replica
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U1701/ce_r, inserted BUFG to drive 1505 loads.
INFO: [Place 46-45] Replicated bufg driver level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U1701/ce_r_reg_replica
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/weight_sfa_loader_1_U0/weight_sfa_loader_1_Loop_block_w_cont_load_proc21_U0/flow_control_loop_delay_pipe_U/ap_done_reg_reg, inserted BUFG to drive 2068 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/weight_sfa_loader_1_U0/weight_sfa_loader_1_Loop_block_w_attn_load_proc20_U0/flow_control_loop_delay_pipe_U/ap_done_reg_reg, inserted BUFG to drive 2067 loads.
INFO: [Place 46-34] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/weight_sfa_loader_1_U0/weight_sfa_loader_1_Loop_block_w_attn_load_proc20_U0/reg_valid0_reg[0], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/weight_sfa_loader_1_U0/weight_sfa_loader_1_Loop_block_w_cont_load_proc21_U0/ap_enable_reg_pp0_iter2_reg_21[0], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/K_writer_U0/grp_K_writer_Pipeline_l_write_j_VITIS_LOOP_472_1_fu_100/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0], inserted BUFG to drive 1063 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, inserted BUFG to drive 1087 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, inserted BUFG to drive 1087 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, inserted BUFG to drive 1087 loads.
INFO: [Place 46-56] BUFG insertion identified 11 candidate nets. Inserted BUFG: 8, Replicated BUFG Driver: 2, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 3, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 26741db03

Time (s): cpu = 00:03:39 ; elapsed = 00:01:42 . Memory (MB): peak = 22893.547 ; gain = 0.000 ; free physical = 71158 ; free virtual = 181528
Phase 4.1.1.1 BUFG Insertion | Checksum: 1afd9a74f

Time (s): cpu = 03:07:10 ; elapsed = 01:41:13 . Memory (MB): peak = 22893.547 ; gain = 3439.324 ; free physical = 71241 ; free virtual = 181612

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 1afd9a74f

Time (s): cpu = 03:07:19 ; elapsed = 01:41:23 . Memory (MB): peak = 22893.547 ; gain = 3439.324 ; free physical = 71233 ; free virtual = 181604

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.004. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: 1d73a5020

Time (s): cpu = 03:12:12 ; elapsed = 01:46:17 . Memory (MB): peak = 22893.547 ; gain = 3439.324 ; free physical = 71222 ; free virtual = 181593

Phase 4.1.1.4 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=0.004. For the most accurate timing information please run report_timing.
Phase 4.1.1.4 Replication | Checksum: 1d949d332

Time (s): cpu = 03:12:30 ; elapsed = 01:46:37 . Memory (MB): peak = 22998.574 ; gain = 3544.352 ; free physical = 71207 ; free virtual = 181578

Time (s): cpu = 03:12:30 ; elapsed = 01:46:37 . Memory (MB): peak = 22998.574 ; gain = 3544.352 ; free physical = 71220 ; free virtual = 181591
Phase 4.1 Post Commit Optimization | Checksum: 1d949d332

Time (s): cpu = 03:12:38 ; elapsed = 01:46:45 . Memory (MB): peak = 22998.574 ; gain = 3544.352 ; free physical = 71217 ; free virtual = 181588
WARNING: [Place 30-1995] Horizontal BUFCE_ROW programmable delay is capped at 3 for clock net level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK due to PCIE_GT_DIFF_REGION MAX_SKEW requirements
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 23310.758 ; gain = 0.000 ; free physical = 71071 ; free virtual = 181442

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 210b841ec

Time (s): cpu = 03:17:17 ; elapsed = 01:49:14 . Memory (MB): peak = 23310.758 ; gain = 3856.535 ; free physical = 71201 ; free virtual = 181572

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|              16x16|              16x16|              32x32|
|___________|___________________|___________________|___________________|
|      South|                8x8|              32x32|              32x32|
|___________|___________________|___________________|___________________|
|       East|              16x16|                8x8|              32x32|
|___________|___________________|___________________|___________________|
|       West|              16x16|                2x2|              32x32|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 210b841ec

Time (s): cpu = 03:17:32 ; elapsed = 01:49:29 . Memory (MB): peak = 23310.758 ; gain = 3856.535 ; free physical = 71217 ; free virtual = 181588
Phase 4.3 Placer Reporting | Checksum: 210b841ec

Time (s): cpu = 03:17:46 ; elapsed = 01:49:43 . Memory (MB): peak = 23310.758 ; gain = 3856.535 ; free physical = 71221 ; free virtual = 181592

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.28 . Memory (MB): peak = 23310.758 ; gain = 0.000 ; free physical = 71228 ; free virtual = 181599

Time (s): cpu = 03:17:47 ; elapsed = 01:49:44 . Memory (MB): peak = 23310.758 ; gain = 3856.535 ; free physical = 71228 ; free virtual = 181599
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2063fd4ca

Time (s): cpu = 03:18:01 ; elapsed = 01:49:58 . Memory (MB): peak = 23310.758 ; gain = 3856.535 ; free physical = 71233 ; free virtual = 181604
Ending Placer Task | Checksum: 11b8a20a8

Time (s): cpu = 03:18:14 ; elapsed = 01:50:12 . Memory (MB): peak = 23310.758 ; gain = 3856.535 ; free physical = 71332 ; free virtual = 181703
INFO: [Common 17-83] Releasing license: Implementation
440 Infos, 206 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 03:32:06 ; elapsed = 01:54:41 . Memory (MB): peak = 23310.758 ; gain = 3856.535 ; free physical = 74064 ; free virtual = 184435
source /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_place_post.tcl
report_accelerator_utilization: Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 23310.758 ; gain = 0.000 ; free physical = 74090 ; free virtual = 184469
INFO: System Diagram: Run step: placed

report_utilization: Time (s): cpu = 00:01:44 ; elapsed = 00:01:47 . Memory (MB): peak = 23310.758 ; gain = 0.000 ; free physical = 74100 ; free virtual = 184479
report_utilization: Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 23310.758 ; gain = 0.000 ; free physical = 74106 ; free virtual = 184485
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0/O
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
444 Infos, 207 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:12:25 ; elapsed = 00:03:22 . Memory (MB): peak = 23310.758 ; gain = 0.000 ; free physical = 73458 ; free virtual = 183838
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1c3de8f5 ConstDB: 0 ShapeSum: c7ddc8f9 RouteDB: 376e6eba
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 23310.762 ; gain = 0.000 ; free physical = 73116 ; free virtual = 183496
Post Restoration Checksum: NetGraph: a1fdb807 NumContArr: 7525724c Constraints: 25af4952 Timing: 0
Phase 1 Build RT Design | Checksum: 13cd273a5

Time (s): cpu = 00:15:56 ; elapsed = 00:07:20 . Memory (MB): peak = 23310.762 ; gain = 0.000 ; free physical = 73214 ; free virtual = 183594

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 13cd273a5

Time (s): cpu = 00:16:49 ; elapsed = 00:08:14 . Memory (MB): peak = 23310.762 ; gain = 0.000 ; free physical = 72668 ; free virtual = 183049

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 13cd273a5

Time (s): cpu = 00:17:39 ; elapsed = 00:09:05 . Memory (MB): peak = 23310.762 ; gain = 0.000 ; free physical = 72598 ; free virtual = 182978

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1df1440fd

Time (s): cpu = 00:20:15 ; elapsed = 00:11:07 . Memory (MB): peak = 23310.762 ; gain = 0.000 ; free physical = 72495 ; free virtual = 182876

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 204ce8ca1

Time (s): cpu = 00:29:23 ; elapsed = 00:14:37 . Memory (MB): peak = 23310.762 ; gain = 0.000 ; free physical = 71255 ; free virtual = 181636
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.015  | TNS=0.000  | WHS=-0.173 | THS=-323.445|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1d82882f6

Time (s): cpu = 00:50:49 ; elapsed = 00:21:11 . Memory (MB): peak = 23310.762 ; gain = 0.000 ; free physical = 71126 ; free virtual = 181507
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.015  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1795e0383

Time (s): cpu = 00:52:19 ; elapsed = 00:22:09 . Memory (MB): peak = 23310.762 ; gain = 0.000 ; free physical = 71110 ; free virtual = 181491

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.42206e-05 %
  Global Horizontal Routing Utilization  = 0.000946517 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1089008
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 874890
  Number of Partially Routed Nets     = 214118
  Number of Node Overlaps             = 4

Phase 2 Router Initialization | Checksum: 1e27fab07

Time (s): cpu = 00:54:01 ; elapsed = 00:23:16 . Memory (MB): peak = 23310.762 ; gain = 0.000 ; free physical = 71106 ; free virtual = 181488

Phase 3 Initial Routing

Phase 3.1 Global Routing
Number SLLs per Column: 1440
Estimated SLL Demand Per Column: 
  SLR [1-2]      416 ( 29%)    46 (  3%)    95 (  7%)   179 ( 12%)   145 ( 10%)   509 ( 35%)   313 ( 22%)   223 ( 15%)   429 ( 30%)   453 ( 31%)   352 ( 24%)   141 ( 10%)   537 ( 37%)    32 (  2%)     6 (  0%)     5 (  0%)  Demand:  3881 Available: 23040 Utilization(%): 16.84
  SLR [0-1]        1 (  0%)    25 (  2%)   110 (  8%)   199 ( 14%)   367 ( 25%)   376 ( 26%)   427 ( 30%)   875 ( 61%)   530 ( 37%)   667 ( 46%)   442 ( 31%)   575 ( 40%)    75 (  5%)     3 (  0%)     1 (  0%)     1 (  0%)  Demand:  4674 Available: 23040 Utilization(%): 20.29

Phase 3.1.1 SLL Assignment
Number SLLs per Column: 1440
Estimated SLL Demand Per Column: 
  SLR [1-2]      416 ( 29%)    46 (  3%)    95 (  7%)   179 ( 12%)   145 ( 10%)   509 ( 35%)   313 ( 22%)   223 ( 15%)   429 ( 30%)   453 ( 31%)   352 ( 24%)   141 ( 10%)   537 ( 37%)    32 (  2%)     6 (  0%)     5 (  0%)  Demand:  3881 Available: 23040 Utilization(%): 16.84
  SLR [0-1]        1 (  0%)    25 (  2%)   110 (  8%)   199 ( 14%)   367 ( 25%)   376 ( 26%)   427 ( 30%)   875 ( 61%)   530 ( 37%)   667 ( 46%)   442 ( 31%)   575 ( 40%)    75 (  5%)     3 (  0%)     1 (  0%)     1 (  0%)  Demand:  4674 Available: 23040 Utilization(%): 20.29
Phase 3.1.1 SLL Assignment | Checksum: 22e546fc0

Time (s): cpu = 00:55:09 ; elapsed = 00:24:23 . Memory (MB): peak = 23310.762 ; gain = 0.000 ; free physical = 71092 ; free virtual = 181473
Phase 3.1 Global Routing | Checksum: 22e546fc0

Time (s): cpu = 00:55:55 ; elapsed = 00:25:09 . Memory (MB): peak = 23310.762 ; gain = 0.000 ; free physical = 71092 ; free virtual = 181474
WARNING: [Route 35-3387] High violations detected on bus-skew constraints. This can potentially cause WNS degradation and routing congestion.
Resolution: Please review the set_bus_skew constraints.
Phase 3 Initial Routing | Checksum: 3216a6d03

Time (s): cpu = 01:03:39 ; elapsed = 00:28:01 . Memory (MB): peak = 23310.762 ; gain = 0.000 ; free physical = 70722 ; free virtual = 181104

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     8x8|      0.35|     8x8|      1.32|     8x8|      0.25|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   16x16|      1.07|   64x64|      5.32|     4x4|      0.52|
|___________|________|__________|________|__________|________|__________|
|       EAST|     8x8|      0.35|   16x16|      1.60|     8x8|      0.48|
|___________|________|__________|________|__________|________|__________|
|       WEST|     4x4|      0.09|     4x4|      0.62|     8x8|      0.34|
|___________|________|__________|________|__________|________|__________|
Congestion Report
GLOBAL Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
SOUTH
	INT_X64Y368->INT_X67Y415 (CLEM_X64Y368->DSP_X67Y415)
	INT_X64Y440->INT_X67Y443 (CLEM_X64Y440->DSP_X67Y440)
	INT_X64Y436->INT_X67Y439 (CLEM_X64Y436->DSP_X67Y435)
	INT_X64Y424->INT_X67Y427 (CLEM_X64Y424->DSP_X67Y425)
	INT_X64Y412->INT_X67Y415 (CLEM_X64Y412->DSP_X67Y415)
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
SOUTH
	INT_X75Y26->INT_X90Y185 (CLEM_X75Y26->CLEL_R_X90Y185)
	INT_X64Y368->INT_X79Y383 (CLEM_X64Y368->CLEL_R_X79Y383)
	INT_X80Y128->INT_X95Y143 (CLEM_X80Y128->DSP_X95Y140)
	INT_X80Y112->INT_X95Y127 (CLEM_X80Y112->DSP_X95Y125)
	INT_X80Y96->INT_X95Y111 (CLEM_X80Y96->DSP_X95Y110)
EAST
	INT_X57Y143->INT_X72Y174 (CLEM_X57Y143->DSP_X72Y170)
	INT_X51Y201->INT_X66Y216 (CLEM_X51Y201->CLEL_R_X66Y216)

INFO: [Route 35-581] Estimated Timing congestion is level 6 (64x64). Congestion levels of 5 and greater may impact timing closure.

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 140237
 Number of Nodes with overlaps = 9933
 Number of Nodes with overlaps = 1249
 Number of Nodes with overlaps = 536
 Number of Nodes with overlaps = 264
 Number of Nodes with overlaps = 175
 Number of Nodes with overlaps = 120
 Number of Nodes with overlaps = 83
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.188 | TNS=-5.882 | WHS=-0.147 | THS=-89.309|

Phase 4.1 Global Iteration 0 | Checksum: 17593dd64

Time (s): cpu = 02:02:15 ; elapsed = 00:54:29 . Memory (MB): peak = 23310.762 ; gain = 0.000 ; free physical = 70388 ; free virtual = 180772

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 296
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.112 | TNS=-3.024 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1f3aed551

Time (s): cpu = 02:16:02 ; elapsed = 01:03:34 . Memory (MB): peak = 23310.762 ; gain = 0.000 ; free physical = 70391 ; free virtual = 180775

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 90
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.112 | TNS=-2.682 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1946ce46a

Time (s): cpu = 02:21:00 ; elapsed = 01:07:22 . Memory (MB): peak = 23310.762 ; gain = 0.000 ; free physical = 70579 ; free virtual = 180964
Phase 4 Rip-up And Reroute | Checksum: 1946ce46a

Time (s): cpu = 02:21:48 ; elapsed = 01:08:10 . Memory (MB): peak = 23310.762 ; gain = 0.000 ; free physical = 70572 ; free virtual = 180957

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 22361ea38

Time (s): cpu = 02:30:06 ; elapsed = 01:11:15 . Memory (MB): peak = 23310.762 ; gain = 0.000 ; free physical = 70350 ; free virtual = 180734
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.112 | TNS=-2.682 | WHS=-0.006 | THS=-0.007 |

 Number of Nodes with overlaps = 0

Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 2484d5b4e

Time (s): cpu = 02:37:24 ; elapsed = 01:13:39 . Memory (MB): peak = 23310.762 ; gain = 0.000 ; free physical = 70239 ; free virtual = 180624
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.112 | TNS=-2.673 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 24ec4c8f5

Time (s): cpu = 02:39:29 ; elapsed = 01:14:46 . Memory (MB): peak = 23310.762 ; gain = 0.000 ; free physical = 70382 ; free virtual = 180768

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 24ec4c8f5

Time (s): cpu = 02:40:18 ; elapsed = 01:15:35 . Memory (MB): peak = 23310.762 ; gain = 0.000 ; free physical = 70384 ; free virtual = 180770
Phase 5 Delay and Skew Optimization | Checksum: 24ec4c8f5

Time (s): cpu = 02:41:07 ; elapsed = 01:16:24 . Memory (MB): peak = 23310.762 ; gain = 0.000 ; free physical = 70383 ; free virtual = 180769

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f87483fd

Time (s): cpu = 02:47:34 ; elapsed = 01:19:00 . Memory (MB): peak = 23310.762 ; gain = 0.000 ; free physical = 70293 ; free virtual = 180679
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.112 | TNS=-2.673 | WHS=-0.006 | THS=-0.007 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 1daaa1f90

Time (s): cpu = 02:50:25 ; elapsed = 01:20:51 . Memory (MB): peak = 23310.762 ; gain = 0.000 ; free physical = 70024 ; free virtual = 180410
Phase 6.1 Hold Fix Iter | Checksum: 1daaa1f90

Time (s): cpu = 02:51:12 ; elapsed = 01:21:38 . Memory (MB): peak = 23310.762 ; gain = 0.000 ; free physical = 70027 ; free virtual = 180413

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.112 | TNS=-2.673 | WHS=0.006  | THS=0.000  |

Phase 6.2 Additional Hold Fix | Checksum: 1c69010cb

Time (s): cpu = 02:58:42 ; elapsed = 01:24:44 . Memory (MB): peak = 23310.762 ; gain = 0.000 ; free physical = 69926 ; free virtual = 180312
Phase 6 Post Hold Fix | Checksum: 1e002786c

Time (s): cpu = 03:05:47 ; elapsed = 01:27:23 . Memory (MB): peak = 23310.762 ; gain = 0.000 ; free physical = 69904 ; free virtual = 180290

Phase 7 Leaf Clock Prog Delay Opt

Phase 7.1 Delay CleanUp

Phase 7.1.1 Update Timing
Phase 7.1.1 Update Timing | Checksum: 2f96d0b83

Time (s): cpu = 03:32:32 ; elapsed = 01:36:00 . Memory (MB): peak = 26510.492 ; gain = 3199.730 ; free physical = 66519 ; free virtual = 176905
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.028 | TNS=-0.349 | WHS=-0.022 | THS=-0.063 |

 Number of Nodes with overlaps = 0

Phase 7.1.2 Update Timing
Phase 7.1.2 Update Timing | Checksum: 2aac46c77

Time (s): cpu = 03:39:44 ; elapsed = 01:38:23 . Memory (MB): peak = 26510.492 ; gain = 3199.730 ; free physical = 66420 ; free virtual = 176807
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.028 | TNS=-0.349 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 7.1 Delay CleanUp | Checksum: 2463decdb

Time (s): cpu = 03:41:50 ; elapsed = 01:39:27 . Memory (MB): peak = 26510.492 ; gain = 3199.730 ; free physical = 66580 ; free virtual = 176967

Phase 7.2 Hold Fix Iter

Phase 7.2.1 Update Timing
Phase 7.2.1 Update Timing | Checksum: 2b619c297

Time (s): cpu = 03:48:10 ; elapsed = 01:41:56 . Memory (MB): peak = 26510.492 ; gain = 3199.730 ; free physical = 66586 ; free virtual = 176973
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.028 | TNS=-0.349 | WHS=-0.022 | THS=-0.063 |


Phase 7.2.2 Lut RouteThru Assignment for hold
Phase 7.2.2 Lut RouteThru Assignment for hold | Checksum: 2279e39ae

Time (s): cpu = 03:50:36 ; elapsed = 01:43:35 . Memory (MB): peak = 26510.492 ; gain = 3199.730 ; free physical = 66418 ; free virtual = 176806
Phase 7.2 Hold Fix Iter | Checksum: 2279e39ae

Time (s): cpu = 03:51:22 ; elapsed = 01:44:22 . Memory (MB): peak = 26510.492 ; gain = 3199.730 ; free physical = 66420 ; free virtual = 176807

Phase 7.3 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.028 | TNS=-0.349 | WHS=0.006  | THS=0.000  |

Phase 7.3 Additional Hold Fix | Checksum: 23a928f98

Time (s): cpu = 03:58:19 ; elapsed = 01:46:59 . Memory (MB): peak = 26510.492 ; gain = 3199.730 ; free physical = 66414 ; free virtual = 176801

Phase 7.4 Global Iteration for Hold
INFO: [Route 35-444] Design has unmet hold violation, router is invoking high effort hold fixing.

Phase 7.4.1 Update Timing
Phase 7.4.1 Update Timing | Checksum: 23d402126

Time (s): cpu = 04:11:07 ; elapsed = 01:51:20 . Memory (MB): peak = 26510.492 ; gain = 3199.730 ; free physical = 66312 ; free virtual = 176699
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.028 | TNS=-0.349 | WHS=0.006  | THS=0.000  |

Phase 7.4 Global Iteration for Hold | Checksum: 2075220cf

Time (s): cpu = 04:12:30 ; elapsed = 01:52:16 . Memory (MB): peak = 26510.492 ; gain = 3199.730 ; free physical = 66322 ; free virtual = 176709
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 20631f762

Time (s): cpu = 04:20:03 ; elapsed = 01:55:02 . Memory (MB): peak = 26510.492 ; gain = 3199.730 ; free physical = 69303 ; free virtual = 179691

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 14.5588 %
  Global Horizontal Routing Utilization  = 15.4374 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 88.7324%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X98Y414 -> INT_X98Y414
   INT_X65Y344 -> INT_X65Y344
   INT_X65Y331 -> INT_X65Y331
South Dir 2x2 Area, Max Cong = 88.6256%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X64Y380 -> INT_X65Y381
East Dir 1x1 Area, Max Cong = 89.4231%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X52Y189 -> INT_X52Y189
   INT_X61Y168 -> INT_X61Y168
   INT_X61Y166 -> INT_X61Y166
   INT_X63Y152 -> INT_X63Y152
   INT_X51Y89 -> INT_X51Y89
West Dir 1x1 Area, Max Cong = 82.1782%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.5 Sparse Ratio: 1.3125
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 21ac63f1a

Time (s): cpu = 04:21:30 ; elapsed = 01:56:00 . Memory (MB): peak = 26510.492 ; gain = 3199.730 ; free physical = 69400 ; free virtual = 179787

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 21ac63f1a

Time (s): cpu = 04:22:21 ; elapsed = 01:56:52 . Memory (MB): peak = 26510.492 ; gain = 3199.730 ; free physical = 69387 ; free virtual = 179775

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 21ac63f1a

Time (s): cpu = 04:25:20 ; elapsed = 01:59:15 . Memory (MB): peak = 26526.500 ; gain = 3215.738 ; free physical = 69358 ; free virtual = 179746
Common:
   
SLR0

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     2x2|      0.04|     4x4|      1.02|     2x2|      0.04|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     8x8|      1.04|   64x64|      8.41|     4x4|      0.39|
|___________|________|__________|________|__________|________|__________|
|       EAST|     8x8|      0.93|   16x16|      4.20|     8x8|      0.82|
|___________|________|__________|________|__________|________|__________|
|       WEST|     2x2|      0.03|     4x4|      0.34|     2x2|      0.12|
|___________|________|__________|________|__________|________|__________|

SLR1

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     8x8|      1.06|     8x8|      2.96|     4x4|      0.61|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   16x16|      2.07|   32x32|      6.81|     4x4|      0.83|
|___________|________|__________|________|__________|________|__________|
|       EAST|     2x2|      0.03|     4x4|      0.25|     2x2|      0.23|
|___________|________|__________|________|__________|________|__________|
|       WEST|     2x2|      0.13|     4x4|      1.10|     4x4|      0.46|
|___________|________|__________|________|__________|________|__________|

SLR2

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     2x2|      0.10|     2x2|      0.20|     8x8|      0.29|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     2x2|      0.11|     8x8|      0.71|     4x4|      0.34|
|___________|________|__________|________|__________|________|__________|
|       EAST|     2x2|      0.10|     4x4|      0.36|     4x4|      0.41|
|___________|________|__________|________|__________|________|__________|
|       WEST|     4x4|      0.10|     2x2|      0.43|     8x8|      0.46|
|___________|________|__________|________|__________|________|__________|



Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 21ac63f1a

Time (s): cpu = 04:26:15 ; elapsed = 02:00:10 . Memory (MB): peak = 26526.500 ; gain = 3215.738 ; free physical = 69379 ; free virtual = 179767

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.028 | TNS=-0.349 | WHS=0.006  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 21ac63f1a

Time (s): cpu = 04:30:10 ; elapsed = 02:01:30 . Memory (MB): peak = 26526.500 ; gain = 3215.738 ; free physical = 69675 ; free virtual = 180063
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 5.61284e-12 .
Time taken to check if laguna hold fix is required (in secs): 0

Phase 13 Physical Synthesis in Router

Phase 13.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.025 | TNS=-0.328 | WHS=0.006 | THS=0.000 |
Phase 13.1 Physical Synthesis Initialization | Checksum: 21ac63f1a

Time (s): cpu = 04:48:50 ; elapsed = 02:07:22 . Memory (MB): peak = 26526.500 ; gain = 3215.738 ; free physical = 68735 ; free virtual = 179124
INFO: [Physopt 32-801] Found 1 high priority path group.

Phase 13.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.025 | TNS=-0.328 | WHS=0.006 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -0.024. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/w15.w_multi/triple_slr.fwd.slr_slave/common.laguna_s_payload_d_reg_n_0_[167].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/w15.w_multi/triple_slr.fwd.slr_middle/common.laguna_s_payload_d_reg_n_0_[112].
INFO: [Physopt 32-952] Improved path group WNS = -0.024. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/w15.w_multi/triple_slr.fwd.slr_master/Q[112].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/w15.w_multi/triple_slr.fwd.slr_middle/common.laguna_s_payload_d_reg_n_0_[86].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/w15.w_multi/triple_slr.fwd.slr_master/Q[86].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.024 | TNS=-0.295 | WHS=0.006 | THS=0.000 |
Phase 13.2 Critical Path Optimization | Checksum: 1bb1b3fab

Time (s): cpu = 04:53:34 ; elapsed = 02:09:13 . Memory (MB): peak = 26526.500 ; gain = 3215.738 ; free physical = 68730 ; free virtual = 179119
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.27 . Memory (MB): peak = 26526.500 ; gain = 0.000 ; free physical = 68730 ; free virtual = 179119
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.024 | TNS=-0.295 | WHS=0.006 | THS=0.000 |
Phase 13 Physical Synthesis in Router | Checksum: 1175ab13d

Time (s): cpu = 04:54:49 ; elapsed = 02:10:23 . Memory (MB): peak = 26526.500 ; gain = 3215.738 ; free physical = 68758 ; free virtual = 179147
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 05:00:03 ; elapsed = 02:13:50 . Memory (MB): peak = 26526.500 ; gain = 3215.738 ; free physical = 70097 ; free virtual = 180486
INFO: [Common 17-83] Releasing license: Implementation
479 Infos, 209 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 05:10:29 ; elapsed = 02:17:22 . Memory (MB): peak = 26526.500 ; gain = 3215.742 ; free physical = 70097 ; free virtual = 180487
source /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_route_post.tcl
report_accelerator_utilization: Time (s): cpu = 00:01:43 ; elapsed = 00:01:46 . Memory (MB): peak = 26526.500 ; gain = 0.000 ; free physical = 70105 ; free virtual = 180494
INFO: System Diagram: Run step: routed

report_utilization: Time (s): cpu = 00:02:23 ; elapsed = 00:02:28 . Memory (MB): peak = 26526.500 ; gain = 0.000 ; free physical = 70109 ; free virtual = 180499
report_utilization: Time (s): cpu = 00:01:31 ; elapsed = 00:01:35 . Memory (MB): peak = 26526.500 ; gain = 0.000 ; free physical = 70121 ; free virtual = 180511
get_cells: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 26526.500 ; gain = 0.000 ; free physical = 70119 ; free virtual = 180509
get_cells: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 26526.500 ; gain = 0.000 ; free physical = 70085 ; free virtual = 180475
get_cells: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 26526.500 ; gain = 0.000 ; free physical = 70067 ; free virtual = 180457
get_cells: Time (s): cpu = 00:01:06 ; elapsed = 00:01:06 . Memory (MB): peak = 26526.500 ; gain = 0.000 ; free physical = 70063 ; free virtual = 180453
WARNING: Unable to find metadata file: /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/debug_ip_layout.rtd
Command: report_power
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-404] DATARATE_xx properties have zero value for HBM Instance level0_i/ulp/hmss_0/inst/hbm_inst/inst/TWO_STACK.u_hbm_top/TWO_STACK_HBM.hbm_two_stack_intf. Please ensure correct values are entered for DATARATE to do an accurate power analysis.
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.1.2 (lin64) Build 3605665 Fri Aug  5 22:52:02 MDT 2022
| Date             : Sun Dec 10 09:12:50 2023
| Host             : brg-zhang-xcel.ece.cornell.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command          : report_power
| Design           : level0_wrapper
| Device           : xcu280-fsvh2892-2L-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
--------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+---------------+
| Total On-Chip Power (W)  | 49.798        |
|   FPGA Power (W)         | 43.899        |
|   HBM Power (W)          | 5.899         |
| Design Power Budget (W)  | 160.000       |
| Power Budget Margin (W)  | 110.202 (MET) |
| Dynamic (W)              | 36.584        |
| Device Static (W)        | 13.214        |
| Effective TJA (C/W)      | 0.8           |
| Max Ambient (C)          | 62.7          |
| Junction Temperature (C) | 92.3          |
| Confidence Level         | Low           |
| Setting File             | ---           |
| Simulation Activity File | ---           |
| Design Nets Matched      | NA            |
+--------------------------+---------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     6.018 |       71 |       --- |             --- |
| CLB Logic                |     5.459 |  1507319 |       --- |             --- |
|   LUT as Logic           |     3.233 |   538206 |   1303680 |           41.28 |
|   LUT as Distributed RAM |     1.148 |    12260 |    600960 |            2.04 |
|   Register               |     0.418 |   743419 |   2607360 |           28.51 |
|   LUT as Shift Register  |     0.394 |    36592 |    600960 |            6.09 |
|   CARRY8                 |     0.266 |    16688 |    162960 |           10.24 |
|   BUFG                   |    <0.001 |       11 |        96 |           11.46 |
|   Others                 |    <0.001 |    38246 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |    11154 |   1303680 |            0.86 |
| Signals                  |     6.758 |  1300931 |       --- |             --- |
| Block RAM                |     2.044 |      409 |      2016 |           20.29 |
| URAM                     |     0.864 |      259 |       960 |           26.98 |
| HBM                      |    10.073 |        2 |         2 |          100.00 |
| MMCM                     |     0.003 |        0 |       --- |             --- |
| PLL                      |     0.054 |        1 |       --- |             --- |
| DSPs                     |     0.370 |      953 |      9024 |           10.56 |
| I/O                      |     0.007 |       16 |       624 |            2.56 |
| GTY                      |     4.360 |       16 |        24 |           66.67 |
| Hard IPs                 |     0.538 |        1 |       --- |             --- |
|   PCIE                   |     0.538 |        1 |       --- |             --- |
| Static Power             |    13.214 |          |           |                 |
|   HBM Static             |     0.587 |          |           |                 |
|   Device Static          |    12.627 |          |           |                 |
| Total                    |    49.763 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+---------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A)    |
+------------+-------------+-----------+-------------+------------+-------------+-------------+---------------+
| Vccint     |       0.850 |    38.360 |      26.711 |     11.649 |       NA    |     150.000 | 111.640 (MET) |
| Vccint_io  |       0.850 |     4.885 |       3.825 |      1.061 |       NA    |       5.000 | 0.115 (MET)   |
| Vccbram    |       0.850 |     0.671 |       0.330 |      0.341 |       NA    |       3.000 | 2.329 (MET)   |
| Vccaux     |       1.800 |     0.857 |       0.135 |      0.722 |       NA    |       4.000 | 3.143 (MET)   |
| Vccaux_io  |       1.800 |     0.039 |       0.004 |      0.035 |       NA    |       3.000 | 2.961 (MET)   |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA            |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA            |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |       NA    |       0.500 | 0.500 (MET)   |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA            |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA            |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |       NA    |       2.000 | 2.000 (MET)   |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA            |
| Vccadc     |       1.800 |     0.024 |       0.000 |      0.024 |       NA    |       0.025 | 0.001 (MET)   |
| VCC_IO_HBM |       1.200 |     2.699 |       2.496 |      0.203 |       NA    |       6.000 | 3.301 (MET)   |
| VCC_HBM    |       1.200 |     2.899 |       2.671 |      0.228 |       NA    |      12.000 | 9.101 (MET)   |
| VCCAUX_HBM |       2.500 |     0.080 |       0.052 |      0.027 |       NA    |       4.000 | 3.920 (MET)   |
| MGTYAVcc   |       0.900 |     0.716 |       0.616 |      0.099 |       NA    |       4.000 | 3.284 (MET)   |
| MGTYAVtt   |       1.200 |     2.565 |       2.536 |      0.029 |       NA    |       8.000 | 5.435 (MET)   |
| MGTYVccaux |       1.800 |     0.096 |       0.093 |      0.002 |       NA    |       0.500 | 0.404 (MET)   |
+------------+-------------+-----------+-------------+------------+-------------+-------------+---------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 55.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                                                                                                                                                                                                                                                                                    | Domain                                                                                                                                                                                                                                                                                                                                                                                                    | Constraint (ns) |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| GTYE4_CHANNEL_QPLL0CLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL0CLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL0CLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL0CLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL0REFCLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL0REFCLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL0REFCLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL0REFCLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL1CLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL1CLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL1CLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL1CLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL1REFCLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL1REFCLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL1REFCLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL1REFCLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_TXOUTCLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[1]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[1]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[1]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[1]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[2]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[2]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[2]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[2]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[3]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[3]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[3]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[3]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]                                                        |             2.0 |
| clk_kernel_00_unbuffered_net                                                                                                                                                                                                                                                                                                                                                                                             | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                                            |             4.0 |
| clk_kernel_01_unbuffered_net                                                                                                                                                                                                                                                                                                                                                                                             | level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                                            |             2.0 |
| clk_out1_bd_39ab_clkwiz_level0_periph_0_1                                                                                                                                                                                                                                                                                                                                                                                | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0                                                                                                                                                                                                                                                                                                          |            10.0 |
| clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                                                                                                                                                                                                                                                                                                                | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0                                                                                                                                                                                                                                                                                                          |            20.0 |
| dma_ip_axi_aclk_1                                                                                                                                                                                                                                                                                                                                                                                                        | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                    |             4.0 |
| hbm_aclk                                                                                                                                                                                                                                                                                                                                                                                                                 | level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0                                                                                                                                                                                                                                                                                        |             2.2 |
| io_clk_freerun_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                                  | io_clk_freerun_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                   |            10.0 |
| io_clk_freerun_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                                  | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                                                                                                                                                                                                                                                                                                    |            10.0 |
| io_clk_pcie_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                                     | io_clk_pcie_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                      |            10.0 |
| level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/DRCK                                                                                                                                                                                                                                                                                                 |            50.0 |
| level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                                                      | level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                                                 |           160.0 |
| level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Dbg_Update_0                                                                                                                                                                                                                                                                                   |           100.0 |
| level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck                                                                                                                                                                                                                                                                                                                       |           160.0 |
| level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O                                                                                                                                                                                                                                                                                      |           160.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                     |          1000.0 |
| level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                                   | level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck                                                                                                                                                                                                                                                                                                                            |           160.0 |
| level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                                                                                                                                                                    | level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O                                                                                                                                                                                                                                                                                           |           160.0 |
| mcap_clk_1                                                                                                                                                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/mcap_clk                                                                                                                                                                                                                                                                                       |             8.0 |
| pipe_clk_1                                                                                                                                                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                   |             4.0 |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------+-----------+
| Name                                                 | Power (W) |
+------------------------------------------------------+-----------+
| level0_wrapper                                       |    36.549 |
|   level0_i                                           |    36.547 |
|     blp                                              |     8.741 |
|       blp_i                                          |     8.741 |
|     ii_level0_pipe                                   |     0.074 |
|       inst                                           |     0.074 |
|     ulp                                              |    27.732 |
|       Bert_layer_dataflow_region_1_1                 |     2.713 |
|       Bert_layer_dataflow_region_2_1                 |     6.264 |
|       Bert_layer_dataflow_region_3_1                 |     3.581 |
|       SLR0                                           |     0.017 |
|       SLR1                                           |     0.017 |
|       SLR2                                           |     0.015 |
|       axi_ic_ctrl_mgmt_slr1                          |     0.001 |
|       buffer_Bert_layer_dataflow_region_1_1_outp_inp |     0.002 |
|       buffer_Bert_layer_dataflow_region_1_1_outp_k   |     0.001 |
|       buffer_Bert_layer_dataflow_region_1_1_outp_v   |     0.001 |
|       buffer_Bert_layer_dataflow_region_2_1_outp_ln0 |     0.003 |
|       hmss_0                                         |    15.030 |
|       ulp_cmp                                        |     0.002 |
|       ulp_ucs                                        |     0.082 |
+------------------------------------------------------+-----------+


479 Infos, 211 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:11:52 ; elapsed = 00:03:19 . Memory (MB): peak = 26550.594 ; gain = 24.094 ; free physical = 70300 ; free virtual = 180692
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:04:59 ; elapsed = 00:01:44 . Memory (MB): peak = 26566.605 ; gain = 16.012 ; free physical = 67275 ; free virtual = 180419
INFO: [Common 17-1381] The checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:07:18 ; elapsed = 00:04:14 . Memory (MB): peak = 26566.605 ; gain = 16.012 ; free physical = 69664 ; free virtual = 180679
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file hw_bb_locked_timing_summary_routed.rpt -pb hw_bb_locked_timing_summary_routed.pb -rpx hw_bb_locked_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:02:44 ; elapsed = 00:01:02 . Memory (MB): peak = 26566.605 ; gain = 0.000 ; free physical = 69181 ; free virtual = 180226
Starting optional post-route physical design optimization.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 6.76s |  WALL: 6.76s
Netlist sorting complete. Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.29 . Memory (MB): peak = 26566.605 ; gain = 0.000 ; free physical = 69190 ; free virtual = 180222

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.024 | TNS=-0.295 | WHS=0.006 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 2ed28e196

Time (s): cpu = 00:12:33 ; elapsed = 00:08:49 . Memory (MB): peak = 26582.609 ; gain = 16.004 ; free physical = 67428 ; free virtual = 178468
INFO: [Physopt 32-801] Found 1 high priority path group.

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.024 | TNS=-0.295 | WHS=0.006 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/w15.w_multi/triple_slr.fwd.slr_middle/common.laguna_s_payload_d_reg_n_0_[86].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/w15.w_multi/triple_slr.fwd.slr_master/Q[86].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/w15.w_multi/triple_slr.fwd.slr_middle/common.laguna_s_payload_d_reg_n_0_[86].
INFO: [Physopt 32-663] Processed net level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/w15.w_multi/triple_slr.fwd.slr_master/Q[86].  Re-placed instance level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/w15.w_multi/triple_slr.fwd.slr_master/common.laguna_m_payload_i_reg[86]
INFO: [Physopt 32-952] Improved path group WNS = -0.023. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/w15.w_multi/triple_slr.fwd.slr_master/Q[86].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/w15.w_multi/triple_slr.fwd.slr_slave/common.laguna_s_payload_d_reg_n_0_[38].
INFO: [Physopt 32-952] Improved path group WNS = -0.021. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/w15.w_multi/triple_slr.fwd.slr_middle/Q[38].
INFO: [Physopt 32-952] Improved path group WNS = -0.018. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/r15.r_multi/triple_slr.resp.slr_middle/common.laguna_s_payload_d_reg_n_0_[6].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/r15.r_multi/triple_slr.resp.slr_middle/common.laguna_s_payload_d_reg_n_0_[196].
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.26 . Memory (MB): peak = 26582.609 ; gain = 0.000 ; free physical = 67420 ; free virtual = 178461
INFO: [Physopt 32-663] Processed net level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/r15.r_multi/triple_slr.resp.slr_slave/Q[196].  Re-placed instance level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/r15.r_multi/triple_slr.resp.slr_slave/common.laguna_m_payload_i_reg[196]
INFO: [Physopt 32-952] Improved path group WNS = -0.018. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/r15.r_multi/triple_slr.resp.slr_slave/Q[196].
INFO: [Physopt 32-952] Improved path group WNS = -0.018. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/r15.r_multi/triple_slr.resp.slr_middle/common.laguna_s_payload_d_reg_n_0_[130].
INFO: [Physopt 32-952] Improved path group WNS = -0.017. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/r15.r_multi/triple_slr.resp.slr_middle/common.laguna_s_payload_d_reg_n_0_[2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/r15.r_multi/triple_slr.resp.slr_middle/common.laguna_s_payload_d_reg_n_0_[183].
Netlist sorting complete. Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.29 . Memory (MB): peak = 26582.609 ; gain = 0.000 ; free physical = 67314 ; free virtual = 178355
INFO: [Physopt 32-663] Processed net level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/r15.r_multi/triple_slr.resp.slr_slave/Q[183].  Re-placed instance level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/r15.r_multi/triple_slr.resp.slr_slave/common.laguna_m_payload_i_reg[183]
INFO: [Physopt 32-952] Improved path group WNS = -0.017. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/r15.r_multi/triple_slr.resp.slr_slave/Q[183].
INFO: [Physopt 32-952] Improved path group WNS = -0.017. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/aw15.aw_multi/triple_slr.fwd.slr_slave/common.laguna_s_payload_d_reg_n_0_[48].
INFO: [Physopt 32-952] Improved path group WNS = -0.016. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/w15.w_multi/triple_slr.fwd.slr_middle/common.laguna_s_payload_d_reg_n_0_[213].
INFO: [Physopt 32-952] Improved path group WNS = -0.016. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/w15.w_multi/triple_slr.fwd.slr_middle/common.laguna_s_payload_d_reg_n_0_[112].
Netlist sorting complete. Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.28 . Memory (MB): peak = 26582.609 ; gain = 0.000 ; free physical = 67296 ; free virtual = 178338
INFO: [Physopt 32-663] Processed net level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/w15.w_multi/triple_slr.fwd.slr_slave/common.laguna_s_payload_d_reg_n_0_[141].  Re-placed instance level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/w15.w_multi/triple_slr.fwd.slr_slave/common.laguna_s_payload_d_reg[141]
INFO: [Physopt 32-952] Improved path group WNS = -0.014. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/w15.w_multi/triple_slr.fwd.slr_slave/common.laguna_s_payload_d_reg_n_0_[141].
INFO: [Physopt 32-663] Processed net level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/r15.r_multi/triple_slr.resp.slr_middle/common.laguna_s_payload_d_reg_n_0_[142].  Re-placed instance level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/r15.r_multi/triple_slr.resp.slr_middle/common.laguna_s_payload_d_reg[142]
INFO: [Physopt 32-952] Improved path group WNS = -0.013. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/r15.r_multi/triple_slr.resp.slr_middle/common.laguna_s_payload_d_reg_n_0_[142].
INFO: [Physopt 32-952] Improved path group WNS = -0.009. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/w15.w_multi/triple_slr.fwd.slr_middle/common.laguna_s_payload_d_reg_n_0_[102].
INFO: [Physopt 32-952] Improved path group WNS = -0.008. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/r15.r_multi/triple_slr.resp.slr_middle/common.laguna_s_payload_d_reg_n_0_[28].
INFO: [Physopt 32-952] Improved path group WNS = -0.007. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/w15.w_multi/triple_slr.fwd.slr_slave/common.laguna_s_payload_d_reg_n_0_[40].
Netlist sorting complete. Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.28 . Memory (MB): peak = 26582.609 ; gain = 0.000 ; free physical = 67288 ; free virtual = 178330
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/r15.r_multi/triple_slr.resp.slr_middle/common.laguna_s_payload_d_reg_n_0_[40].
Netlist sorting complete. Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.27 . Memory (MB): peak = 26582.609 ; gain = 0.000 ; free physical = 67378 ; free virtual = 178420
INFO: [Physopt 32-663] Processed net level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/r15.r_multi/triple_slr.resp.slr_slave/Q[40].  Re-placed instance level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/r15.r_multi/triple_slr.resp.slr_slave/common.laguna_m_payload_i_reg[40]
INFO: [Physopt 32-952] Improved path group WNS = -0.007. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/r15.r_multi/triple_slr.resp.slr_slave/Q[40].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/r15.r_multi/triple_slr.resp.slr_middle/common.laguna_s_payload_d_reg_n_0_[107].
Netlist sorting complete. Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.26 . Memory (MB): peak = 26582.609 ; gain = 0.000 ; free physical = 67285 ; free virtual = 178327
INFO: [Physopt 32-663] Processed net level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/r15.r_multi/triple_slr.resp.slr_slave/Q[107].  Re-placed instance level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/r15.r_multi/triple_slr.resp.slr_slave/common.laguna_m_payload_i_reg[107]
INFO: [Physopt 32-952] Improved path group WNS = -0.005. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/r15.r_multi/triple_slr.resp.slr_slave/Q[107].
INFO: [Physopt 32-663] Processed net level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/r15.r_multi/triple_slr.resp.slr_slave/Q[40].  Re-placed instance level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/r15.r_multi/triple_slr.resp.slr_slave/common.laguna_m_payload_i_reg[40]
INFO: [Physopt 32-952] Improved path group WNS = -0.005. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/r15.r_multi/triple_slr.resp.slr_slave/Q[40].
INFO: [Physopt 32-952] Improved path group WNS = -0.005. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/r15.r_multi/triple_slr.resp.slr_middle/common.laguna_s_payload_d_reg_n_0_[117].
INFO: [Physopt 32-952] Improved path group WNS = -0.004. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/r15.r_multi/triple_slr.resp.slr_middle/common.laguna_s_payload_d_reg_n_0_[179].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/r15.r_multi/triple_slr.resp.slr_middle/common.laguna_s_payload_d_reg_n_0_[72].
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.33 . Memory (MB): peak = 26582.609 ; gain = 0.000 ; free physical = 67251 ; free virtual = 178294
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: hbm_aclk. Processed net: level0_i/ulp/hmss_0/inst/path_20/slice0_20/inst/r15.r_multi/triple_slr.resp.slr_slave/Q[72].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.004 | TNS=-0.008 | WHS=0.006 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 2ed28e196

Time (s): cpu = 01:42:55 ; elapsed = 01:02:32 . Memory (MB): peak = 26582.609 ; gain = 16.004 ; free physical = 67236 ; free virtual = 178280
INFO: [Physopt 32-715] Performed route finalization on the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.3 . Memory (MB): peak = 26582.609 ; gain = 0.000 ; free physical = 67200 ; free virtual = 178244
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.004 | TNS=-0.008 | WHS=0.006 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.020  |          0.287  |            0  |              0  |                    20  |           0  |           1  |  00:53:33  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 26582.609 ; gain = 0.000 ; free physical = 67186 ; free virtual = 178230
Ending Physical Synthesis Task | Checksum: 20a2e576f

Time (s): cpu = 01:48:40 ; elapsed = 01:06:22 . Memory (MB): peak = 26582.609 ; gain = 16.004 ; free physical = 67144 ; free virtual = 178188
INFO: [Common 17-83] Releasing license: Implementation
533 Infos, 212 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 01:48:52 ; elapsed = 01:06:36 . Memory (MB): peak = 26582.609 ; gain = 16.004 ; free physical = 69938 ; free virtual = 180982
source /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_post_route_phys_opt_post.tcl
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:05:03 ; elapsed = 00:01:45 . Memory (MB): peak = 26582.609 ; gain = 0.000 ; free physical = 67217 ; free virtual = 180949
report_design_analysis: Time (s): cpu = 00:03:27 ; elapsed = 00:01:41 . Memory (MB): peak = 26582.609 ; gain = 0.000 ; free physical = 67158 ; free virtual = 180952
INFO: [Common 17-1381] The checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:10:43 ; elapsed = 00:05:49 . Memory (MB): peak = 26582.609 ; gain = 0.000 ; free physical = 69742 ; free virtual = 181033
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file hw_bb_locked_timing_summary_postroute_physopted.rpt -pb hw_bb_locked_timing_summary_postroute_physopted.pb -rpx hw_bb_locked_timing_summary_postroute_physopted.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:06:15 ; elapsed = 00:01:42 . Memory (MB): peak = 26582.609 ; gain = 0.000 ; free physical = 70044 ; free virtual = 181365
Finished optional post-route physical design optimization.
source /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_write_bitstream_pre.tcl
Starting auto-frequency scaling ...
kernel clock 'ulp_ucs/aclk_kernel_00':
   clock pin path     : level0_i/ulp/ulp_ucs/aclk_kernel_00
   original frequency : 250.0 MHz
kernel clock 'ulp_ucs/aclk_kernel_01':
   clock pin path     : level0_i/ulp/ulp_ucs/aclk_kernel_01
   original frequency : 500.0 MHz

system clock 'hbm_aclk':
   clock pin path     : level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
   original frequency : 450.0 MHz

WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins level0_i/ulp/ulp_ucs/aclk_kernel_01]'.
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks.
INFO: Pin level0_i/ulp/ulp_ucs/aclk_kernel_01 has no clock
INFO: [OCL_UTIL] clock is 'hbm_aclk' for pin 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0'
get_timing_paths: Time (s): cpu = 00:01:14 ; elapsed = 00:00:10 . Memory (MB): peak = 26582.609 ; gain = 0.000 ; free physical = 70060 ; free virtual = 181366
INFO: [OCL_UTIL] clock is 'clk_kernel_00_unbuffered_net' for pin 'level0_i/ulp/ulp_ucs/aclk_kernel_00'
get_timing_paths: Time (s): cpu = 00:01:13 ; elapsed = 00:00:09 . Memory (MB): peak = 26582.609 ; gain = 0.000 ; free physical = 70055 ; free virtual = 181361
get_timing_paths: Time (s): cpu = 00:01:16 ; elapsed = 00:00:10 . Memory (MB): peak = 26582.609 ; gain = 0.000 ; free physical = 70061 ; free virtual = 181368
Auto-frequency scaling completed
kernel clock 'ulp_ucs/aclk_kernel_01':
   original frequency : 500.0 MHz
   scaled frequency   : 500.0 MHz
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins level0_i/ulp/ulp_ucs/aclk_kernel_01]'.
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks.
kernel clock 'ulp_ucs/aclk_kernel_00':
   original frequency : 250.0 MHz
   scaled frequency   : 254.3 MHz
WARNING: The auto scaled frequency '254.3 MHz' exceeds the original specified frequency. The compiler will select the original specified frequency of '250.0' MHz.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:02:43 ; elapsed = 00:00:58 . Memory (MB): peak = 26582.609 ; gain = 0.000 ; free physical = 70048 ; free virtual = 181355
system clock 'hbm_aclk':
   original frequency : 450.0 MHz
   scaled frequency   : 449.2 MHz
WARNING: One or more timing paths failed timing targeting 450 MHz for system clock 'hbm_aclk'. The frequency is being automatically changed to 449.2 MHz to enable proper functionality
Command: write_bitstream -force -cell level0_i/ulp level0_i_ulp_my_rm_partial.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2518/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2518/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2518/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2518/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/l_bias_scale_proc21_U0/fmul_32ns_32ns_32_4_max_dsp_1_U872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/l_bias_scale_proc21_U0/fmul_32ns_32ns_32_4_max_dsp_1_U872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/l_bias_scale_proc21_U0/fmul_32ns_32ns_32_4_max_dsp_1_U872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/l_bias_scale_proc21_U0/fmul_32ns_32ns_32_4_max_dsp_1_U872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/l_bias_scale_proc25_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1696/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/l_bias_scale_proc25_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1696/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/l_bias_scale_proc25_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1696/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/l_bias_scale_proc25_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1696/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_load_j_fu_65/fmul_32ns_32ns_32_4_max_dsp_1_U17/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_load_j_fu_65/fmul_32ns_32ns_32_4_max_dsp_1_U17/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_load_j_fu_65/fmul_32ns_32ns_32_4_max_dsp_1_U17/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_load_j_fu_65/fmul_32ns_32ns_32_4_max_dsp_1_U17/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_load_j_fu_63/fmul_32ns_32ns_32_4_max_dsp_1_U27/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_load_j_fu_63/fmul_32ns_32ns_32_4_max_dsp_1_U27/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_load_j_fu_63/fmul_32ns_32ns_32_4_max_dsp_1_U27/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_load_j_fu_63/fmul_32ns_32ns_32_4_max_dsp_1_U27/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4503/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4503/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4503/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4503/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4503/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4503/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4503/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4503/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4503/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4503/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4500/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4500/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4500/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4500/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4501/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4501/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4501/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4501/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4501/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4501/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4501/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4501/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U4499/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U4499/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U4499/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U4499/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U4499/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U4499/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/fadd_32ns_32ns_32_7_full_dsp_1_U4485/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/fadd_32ns_32ns_32_7_full_dsp_1_U4485/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/fadd_32ns_32ns_32_7_full_dsp_1_U4485/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/fadd_32ns_32ns_32_7_full_dsp_1_U4485/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/fadd_32ns_32ns_32_7_full_dsp_1_U4485/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/fadd_32ns_32ns_32_7_full_dsp_1_U4485/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/grp_dataflow_parent_loop_proc_fu_82/dataflow_in_loop_block_gemm55_U0/l_bias_scale_proc54_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4440/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/grp_dataflow_parent_loop_proc_fu_82/dataflow_in_loop_block_gemm55_U0/l_bias_scale_proc54_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4440/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/grp_dataflow_parent_loop_proc_fu_82/dataflow_in_loop_block_gemm55_U0/l_bias_scale_proc54_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4440/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/grp_dataflow_parent_loop_proc_fu_82/dataflow_in_loop_block_gemm55_U0/l_bias_scale_proc54_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4440/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U4465/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U4465/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U4465/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U4465/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U4465/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U4465/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/l_bias_scale_j_proc34_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2231/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/l_bias_scale_j_proc34_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2231/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/l_bias_scale_j_proc34_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2231/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/l_bias_scale_j_proc34_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2231/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/l_bias_scale_j_proc34_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2231/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/l_bias_scale_j_proc34_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2231/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/l_bias_scale_j_proc34_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2231/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/l_bias_scale_j_proc34_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2231/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/l_bias_scale_j_proc34_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2231/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/l_bias_scale_j_proc34_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2231/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3085/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3085/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3085/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3085/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3085/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3085/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3085/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3085/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3085/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3085/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc61_fu_81/dataflow_in_loop_block_gemm38_U0/l_bias_scale_j_proc37_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc61_fu_81/dataflow_in_loop_block_gemm38_U0/l_bias_scale_j_proc37_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc61_fu_81/dataflow_in_loop_block_gemm38_U0/l_bias_scale_j_proc37_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc61_fu_81/dataflow_in_loop_block_gemm38_U0/l_bias_scale_j_proc37_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc61_fu_81/dataflow_in_loop_block_gemm38_U0/l_bias_scale_j_proc37_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc61_fu_81/dataflow_in_loop_block_gemm38_U0/l_bias_scale_j_proc37_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc61_fu_81/dataflow_in_loop_block_gemm38_U0/l_bias_scale_j_proc37_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc61_fu_81/dataflow_in_loop_block_gemm38_U0/l_bias_scale_j_proc37_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc61_fu_81/dataflow_in_loop_block_gemm38_U0/l_bias_scale_j_proc37_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc61_fu_81/dataflow_in_loop_block_gemm38_U0/l_bias_scale_j_proc37_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc60_fu_81/dataflow_in_loop_block_gemm41_U0/l_bias_scale_j_proc40_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1377/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc60_fu_81/dataflow_in_loop_block_gemm41_U0/l_bias_scale_j_proc40_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1377/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc60_fu_81/dataflow_in_loop_block_gemm41_U0/l_bias_scale_j_proc40_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1377/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc60_fu_81/dataflow_in_loop_block_gemm41_U0/l_bias_scale_j_proc40_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1377/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc60_fu_81/dataflow_in_loop_block_gemm41_U0/l_bias_scale_j_proc40_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1377/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc60_fu_81/dataflow_in_loop_block_gemm41_U0/l_bias_scale_j_proc40_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1377/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc60_fu_81/dataflow_in_loop_block_gemm41_U0/l_bias_scale_j_proc40_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1377/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc60_fu_81/dataflow_in_loop_block_gemm41_U0/l_bias_scale_j_proc40_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1377/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc60_fu_81/dataflow_in_loop_block_gemm41_U0/l_bias_scale_j_proc40_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1377/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc60_fu_81/dataflow_in_loop_block_gemm41_U0/l_bias_scale_j_proc40_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1377/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_100_1_U0/grp_dataflow_parent_loop_proc58_fu_81/dataflow_in_loop_block_gemm46_U0/l_bias_scale_proc45_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1822/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_100_1_U0/grp_dataflow_parent_loop_proc58_fu_81/dataflow_in_loop_block_gemm46_U0/l_bias_scale_proc45_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1822/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_100_1_U0/grp_dataflow_parent_loop_proc58_fu_81/dataflow_in_loop_block_gemm46_U0/l_bias_scale_proc45_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1822/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_100_1_U0/grp_dataflow_parent_loop_proc58_fu_81/dataflow_in_loop_block_gemm46_U0/l_bias_scale_proc45_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1822/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_103_1_U0/grp_dataflow_parent_loop_proc57_fu_81/dataflow_in_loop_block_gemm49_U0/l_bias_scale_proc48_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2676/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_103_1_U0/grp_dataflow_parent_loop_proc57_fu_81/dataflow_in_loop_block_gemm49_U0/l_bias_scale_proc48_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2676/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_103_1_U0/grp_dataflow_parent_loop_proc57_fu_81/dataflow_in_loop_block_gemm49_U0/l_bias_scale_proc48_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2676/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_103_1_U0/grp_dataflow_parent_loop_proc57_fu_81/dataflow_in_loop_block_gemm49_U0/l_bias_scale_proc48_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2676/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_81/dataflow_in_loop_block_gemm43_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U3530/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_81/dataflow_in_loop_block_gemm43_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U3530/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_81/dataflow_in_loop_block_gemm43_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U3530/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_81/dataflow_in_loop_block_gemm43_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U3530/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_97_1_U0/grp_dataflow_parent_loop_proc56_fu_81/dataflow_in_loop_block_gemm52_U0/l_bias_scale_proc51_U0/fmul_32ns_32ns_32_4_max_dsp_1_U966/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_97_1_U0/grp_dataflow_parent_loop_proc56_fu_81/dataflow_in_loop_block_gemm52_U0/l_bias_scale_proc51_U0/fmul_32ns_32ns_32_4_max_dsp_1_U966/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_97_1_U0/grp_dataflow_parent_loop_proc56_fu_81/dataflow_in_loop_block_gemm52_U0/l_bias_scale_proc51_U0/fmul_32ns_32ns_32_4_max_dsp_1_U966/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_97_1_U0/grp_dataflow_parent_loop_proc56_fu_81/dataflow_in_loop_block_gemm52_U0/l_bias_scale_proc51_U0/fmul_32ns_32ns_32_4_max_dsp_1_U966/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U2279/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U2279/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U2279/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U2279/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U2279/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U2279/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U3133/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U3133/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U3133/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U3133/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U3133/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U3133/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U3111/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U3111/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U3111/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U3111/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U3111/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U3111/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U3111/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U3111/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U3111/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U3111/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U3111/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U3111/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U3111/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U3111/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U3111/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U3111/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U3111/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U3111/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U3111/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U3111/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U3124/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U3124/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U3124/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U3124/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U567/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U567/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U567/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U567/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U567/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U567/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2518/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2518/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2518/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2518/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2518/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2518/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2518/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2518/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_261_1_U0/mul_mul_24s_8s_32_4_1_U2204/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_261_1_U0/mul_mul_24s_8s_32_4_1_U2204/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_266_1_U0/mul_mul_24s_8s_32_4_1_U2219/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_266_1_U0/mul_mul_24s_8s_32_4_1_U2219/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_267_1_U0/mul_mul_24s_8s_32_4_1_U2222/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_267_1_U0/mul_mul_24s_8s_32_4_1_U2222/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_270_1_U0/mul_mul_24s_8s_32_4_1_U2231/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_270_1_U0/mul_mul_24s_8s_32_4_1_U2231/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_271_1_U0/mul_mul_24s_8s_32_4_1_U2234/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_271_1_U0/mul_mul_24s_8s_32_4_1_U2234/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_272_1_U0/mul_mul_24s_8s_32_4_1_U2237/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_272_1_U0/mul_mul_24s_8s_32_4_1_U2237/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_273_1_U0/mul_mul_24s_8s_32_4_1_U2240/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_273_1_U0/mul_mul_24s_8s_32_4_1_U2240/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_282_1_U0/mul_mul_24s_8s_32_4_1_U2267/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_282_1_U0/mul_mul_24s_8s_32_4_1_U2267/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_284_1_U0/mul_mul_24s_8s_32_4_1_U2273/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_284_1_U0/mul_mul_24s_8s_32_4_1_U2273/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_285_1_U0/mul_mul_24s_8s_32_4_1_U2276/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_285_1_U0/mul_mul_24s_8s_32_4_1_U2276/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_286_1_U0/mul_mul_24s_8s_32_4_1_U2279/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_286_1_U0/mul_mul_24s_8s_32_4_1_U2279/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_97_1_U0/PE_int8_int16_234_1_U0/mul_mul_24s_8s_32_4_1_U1828/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_97_1_U0/PE_int8_int16_234_1_U0/mul_mul_24s_8s_32_4_1_U1828/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_97_1_U0/PE_int8_int16_240_1_U0/mul_mul_24s_8s_32_4_1_U1846/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_97_1_U0/PE_int8_int16_240_1_U0/mul_mul_24s_8s_32_4_1_U1846/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_97_1_U0/PE_int8_int16_242_1_U0/mul_mul_24s_8s_32_4_1_U1852/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_97_1_U0/PE_int8_int16_242_1_U0/mul_mul_24s_8s_32_4_1_U1852/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_97_1_U0/PE_int8_int16_245_1_U0/mul_mul_24s_8s_32_4_1_U1861/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_97_1_U0/PE_int8_int16_245_1_U0/mul_mul_24s_8s_32_4_1_U1861/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_97_1_U0/PE_int8_int16_246_1_U0/mul_mul_24s_8s_32_4_1_U1864/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_97_1_U0/PE_int8_int16_246_1_U0/mul_mul_24s_8s_32_4_1_U1864/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_97_1_U0/PE_int8_int16_247_1_U0/mul_mul_24s_8s_32_4_1_U1867/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_97_1_U0/PE_int8_int16_247_1_U0/mul_mul_24s_8s_32_4_1_U1867/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_97_1_U0/PE_int8_int16_248_1_U0/mul_mul_24s_8s_32_4_1_U1870/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_97_1_U0/PE_int8_int16_248_1_U0/mul_mul_24s_8s_32_4_1_U1870/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_97_1_U0/PE_int8_int16_249_1_U0/mul_mul_24s_8s_32_4_1_U1873/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_97_1_U0/PE_int8_int16_249_1_U0/mul_mul_24s_8s_32_4_1_U1873/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_97_1_U0/PE_int8_int16_251_1_U0/mul_mul_24s_8s_32_4_1_U1879/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_97_1_U0/PE_int8_int16_251_1_U0/mul_mul_24s_8s_32_4_1_U1879/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_97_1_U0/PE_int8_int16_252_1_U0/mul_mul_24s_8s_32_4_1_U1882/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_97_1_U0/PE_int8_int16_252_1_U0/mul_mul_24s_8s_32_4_1_U1882/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_97_1_U0/PE_int8_int16_253_1_U0/mul_mul_24s_8s_32_4_1_U1885/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_97_1_U0/PE_int8_int16_253_1_U0/mul_mul_24s_8s_32_4_1_U1885/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/l_bias_scale_proc21_U0/fmul_32ns_32ns_32_4_max_dsp_1_U872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/l_bias_scale_proc21_U0/fmul_32ns_32ns_32_4_max_dsp_1_U872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/l_bias_scale_proc21_U0/fmul_32ns_32ns_32_4_max_dsp_1_U872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/l_bias_scale_proc21_U0/fmul_32ns_32ns_32_4_max_dsp_1_U872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/l_bias_scale_proc21_U0/fmul_32ns_32ns_32_4_max_dsp_1_U872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/l_bias_scale_proc21_U0/fmul_32ns_32ns_32_4_max_dsp_1_U872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/l_bias_scale_proc21_U0/fmul_32ns_32ns_32_4_max_dsp_1_U872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/l_bias_scale_proc21_U0/fmul_32ns_32ns_32_4_max_dsp_1_U872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/systolic_array_qkv_94_1_U0/PE_int8_int16_130_1_U0/mul_mul_24s_8s_32_4_1_U549/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/systolic_array_qkv_94_1_U0/PE_int8_int16_130_1_U0/mul_mul_24s_8s_32_4_1_U549/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/systolic_array_qkv_94_1_U0/PE_int8_int16_131_1_U0/mul_mul_24s_8s_32_4_1_U552/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/systolic_array_qkv_94_1_U0/PE_int8_int16_131_1_U0/mul_mul_24s_8s_32_4_1_U552/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/systolic_array_qkv_94_1_U0/PE_int8_int16_133_1_U0/mul_mul_24s_8s_32_4_1_U558/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/systolic_array_qkv_94_1_U0/PE_int8_int16_133_1_U0/mul_mul_24s_8s_32_4_1_U558/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/systolic_array_qkv_94_1_U0/PE_int8_int16_135_1_U0/mul_mul_24s_8s_32_4_1_U564/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/systolic_array_qkv_94_1_U0/PE_int8_int16_135_1_U0/mul_mul_24s_8s_32_4_1_U564/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/systolic_array_qkv_94_1_U0/PE_int8_int16_136_1_U0/mul_mul_24s_8s_32_4_1_U567/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/systolic_array_qkv_94_1_U0/PE_int8_int16_136_1_U0/mul_mul_24s_8s_32_4_1_U567/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/systolic_array_qkv_94_1_U0/PE_int8_int16_138_1_U0/mul_mul_24s_8s_32_4_1_U573/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/systolic_array_qkv_94_1_U0/PE_int8_int16_138_1_U0/mul_mul_24s_8s_32_4_1_U573/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/systolic_array_qkv_94_1_U0/PE_int8_int16_139_1_U0/mul_mul_24s_8s_32_4_1_U576/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/systolic_array_qkv_94_1_U0/PE_int8_int16_139_1_U0/mul_mul_24s_8s_32_4_1_U576/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/systolic_array_qkv_94_1_U0/PE_int8_int16_140_1_U0/mul_mul_24s_8s_32_4_1_U579/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/systolic_array_qkv_94_1_U0/PE_int8_int16_140_1_U0/mul_mul_24s_8s_32_4_1_U579/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/systolic_array_qkv_94_1_U0/PE_int8_int16_142_1_U0/mul_mul_24s_8s_32_4_1_U585/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/systolic_array_qkv_94_1_U0/PE_int8_int16_142_1_U0/mul_mul_24s_8s_32_4_1_U585/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/systolic_array_qkv_94_1_U0/PE_int8_int16_143_1_U0/mul_mul_24s_8s_32_4_1_U588/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/systolic_array_qkv_94_1_U0/PE_int8_int16_143_1_U0/mul_mul_24s_8s_32_4_1_U588/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/systolic_array_qkv_94_1_U0/PE_int8_int16_144_1_U0/mul_mul_24s_8s_32_4_1_U591/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/systolic_array_qkv_94_1_U0/PE_int8_int16_144_1_U0/mul_mul_24s_8s_32_4_1_U591/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/systolic_array_qkv_94_1_U0/PE_int8_int16_145_1_U0/mul_mul_24s_8s_32_4_1_U594/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/systolic_array_qkv_94_1_U0/PE_int8_int16_145_1_U0/mul_mul_24s_8s_32_4_1_U594/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/l_bias_scale_proc25_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1696/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/l_bias_scale_proc25_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1696/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/l_bias_scale_proc25_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1696/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/l_bias_scale_proc25_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1696/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/l_bias_scale_proc25_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1696/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/l_bias_scale_proc25_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1696/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/l_bias_scale_proc25_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1696/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/l_bias_scale_proc25_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1696/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_95_1_U0/PE_int8_int16_162_1_U0/mul_mul_24s_8s_32_4_1_U982/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_95_1_U0/PE_int8_int16_162_1_U0/mul_mul_24s_8s_32_4_1_U982/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_95_1_U0/PE_int8_int16_163_1_U0/mul_mul_24s_8s_32_4_1_U985/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_95_1_U0/PE_int8_int16_163_1_U0/mul_mul_24s_8s_32_4_1_U985/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_95_1_U0/PE_int8_int16_164_1_U0/mul_mul_24s_8s_32_4_1_U988/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_95_1_U0/PE_int8_int16_164_1_U0/mul_mul_24s_8s_32_4_1_U988/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_95_1_U0/PE_int8_int16_165_1_U0/mul_mul_24s_8s_32_4_1_U991/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_95_1_U0/PE_int8_int16_165_1_U0/mul_mul_24s_8s_32_4_1_U991/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_95_1_U0/PE_int8_int16_168_1_U0/mul_mul_24s_8s_32_4_1_U1000/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_95_1_U0/PE_int8_int16_168_1_U0/mul_mul_24s_8s_32_4_1_U1000/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_95_1_U0/PE_int8_int16_169_1_U0/mul_mul_24s_8s_32_4_1_U1003/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_95_1_U0/PE_int8_int16_169_1_U0/mul_mul_24s_8s_32_4_1_U1003/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_95_1_U0/PE_int8_int16_170_1_U0/mul_mul_24s_8s_32_4_1_U1006/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_95_1_U0/PE_int8_int16_170_1_U0/mul_mul_24s_8s_32_4_1_U1006/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_95_1_U0/PE_int8_int16_171_1_U0/mul_mul_24s_8s_32_4_1_U1009/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_95_1_U0/PE_int8_int16_171_1_U0/mul_mul_24s_8s_32_4_1_U1009/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_95_1_U0/PE_int8_int16_173_1_U0/mul_mul_24s_8s_32_4_1_U1015/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_95_1_U0/PE_int8_int16_173_1_U0/mul_mul_24s_8s_32_4_1_U1015/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_95_1_U0/PE_int8_int16_174_1_U0/mul_mul_24s_8s_32_4_1_U1018/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_95_1_U0/PE_int8_int16_174_1_U0/mul_mul_24s_8s_32_4_1_U1018/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_95_1_U0/PE_int8_int16_175_1_U0/mul_mul_24s_8s_32_4_1_U1021/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_95_1_U0/PE_int8_int16_175_1_U0/mul_mul_24s_8s_32_4_1_U1021/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_95_1_U0/PE_int8_int16_176_1_U0/mul_mul_24s_8s_32_4_1_U1024/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_95_1_U0/PE_int8_int16_176_1_U0/mul_mul_24s_8s_32_4_1_U1024/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_95_1_U0/PE_int8_int16_178_1_U0/mul_mul_24s_8s_32_4_1_U1030/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_95_1_U0/PE_int8_int16_178_1_U0/mul_mul_24s_8s_32_4_1_U1030/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_95_1_U0/PE_int8_int16_179_1_U0/mul_mul_24s_8s_32_4_1_U1033/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/systolic_array_qkv_95_1_U0/PE_int8_int16_179_1_U0/mul_mul_24s_8s_32_4_1_U1033/Bert_layer_dataflow_region_1_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_load_j_fu_65/fmul_32ns_32ns_32_4_max_dsp_1_U17/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_load_j_fu_65/fmul_32ns_32ns_32_4_max_dsp_1_U17/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_load_j_fu_65/fmul_32ns_32ns_32_4_max_dsp_1_U17/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_load_j_fu_65/fmul_32ns_32ns_32_4_max_dsp_1_U17/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_load_j_fu_65/fmul_32ns_32ns_32_4_max_dsp_1_U17/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_load_j_fu_65/fmul_32ns_32ns_32_4_max_dsp_1_U17/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_load_j_fu_65/fmul_32ns_32ns_32_4_max_dsp_1_U17/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_load_j_fu_65/fmul_32ns_32ns_32_4_max_dsp_1_U17/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_load_j_fu_63/fmul_32ns_32ns_32_4_max_dsp_1_U27/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_load_j_fu_63/fmul_32ns_32ns_32_4_max_dsp_1_U27/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_load_j_fu_63/fmul_32ns_32ns_32_4_max_dsp_1_U27/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_load_j_fu_63/fmul_32ns_32ns_32_4_max_dsp_1_U27/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_load_j_fu_63/fmul_32ns_32ns_32_4_max_dsp_1_U27/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_load_j_fu_63/fmul_32ns_32ns_32_4_max_dsp_1_U27/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_load_j_fu_63/fmul_32ns_32ns_32_4_max_dsp_1_U27/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_load_j_fu_63/fmul_32ns_32ns_32_4_max_dsp_1_U27/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4503/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4503/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4500/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4500/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4500/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4500/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4500/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4500/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4500/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4500/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4501/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4501/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4501/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4501/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4501/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4501/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4501/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4501/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U4499/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U4499/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U4499/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U4499/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U4499/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U4499/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/fadd_32ns_32ns_32_7_full_dsp_1_U4485/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/fadd_32ns_32ns_32_7_full_dsp_1_U4485/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/fadd_32ns_32ns_32_7_full_dsp_1_U4485/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/fadd_32ns_32ns_32_7_full_dsp_1_U4485/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/fadd_32ns_32ns_32_7_full_dsp_1_U4485/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/fadd_32ns_32ns_32_7_full_dsp_1_U4485/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/grp_dataflow_parent_loop_proc_fu_82/dataflow_in_loop_block_gemm55_U0/l_bias_scale_proc54_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4440/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/grp_dataflow_parent_loop_proc_fu_82/dataflow_in_loop_block_gemm55_U0/l_bias_scale_proc54_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4440/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/grp_dataflow_parent_loop_proc_fu_82/dataflow_in_loop_block_gemm55_U0/l_bias_scale_proc54_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4440/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/grp_dataflow_parent_loop_proc_fu_82/dataflow_in_loop_block_gemm55_U0/l_bias_scale_proc54_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4440/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/grp_dataflow_parent_loop_proc_fu_82/dataflow_in_loop_block_gemm55_U0/l_bias_scale_proc54_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4440/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/grp_dataflow_parent_loop_proc_fu_82/dataflow_in_loop_block_gemm55_U0/l_bias_scale_proc54_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4440/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/grp_dataflow_parent_loop_proc_fu_82/dataflow_in_loop_block_gemm55_U0/l_bias_scale_proc54_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4440/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/grp_dataflow_parent_loop_proc_fu_82/dataflow_in_loop_block_gemm55_U0/l_bias_scale_proc54_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4440/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U4465/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U4465/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U4465/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U4465/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U4465/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U4465/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/l_bias_scale_j_proc34_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2231/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/l_bias_scale_j_proc34_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2231/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/l_bias_scale_j_proc34_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2231/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/l_bias_scale_j_proc34_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2231/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/l_bias_scale_j_proc34_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2231/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/l_bias_scale_j_proc34_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2231/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/l_bias_scale_j_proc34_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2231/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/l_bias_scale_j_proc34_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2231/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/l_bias_scale_j_proc34_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2231/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/l_bias_scale_j_proc34_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2231/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/l_bias_scale_j_proc34_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2231/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/l_bias_scale_j_proc34_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2231/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/l_bias_scale_j_proc34_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2231/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/l_bias_scale_j_proc34_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2231/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3085/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3085/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3085/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3085/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3085/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3085/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
INFO: [Common 17-14] Message 'DRC DPOP-3' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2518/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2518/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/l_bias_scale_proc21_U0/fmul_32ns_32ns_32_4_max_dsp_1_U872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/l_bias_scale_proc21_U0/fmul_32ns_32ns_32_4_max_dsp_1_U872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/l_bias_scale_proc25_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1696/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/l_bias_scale_proc25_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1696/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_load_j_fu_65/fmul_32ns_32ns_32_4_max_dsp_1_U17/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_load_j_fu_65/fmul_32ns_32ns_32_4_max_dsp_1_U17/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_load_j_fu_63/fmul_32ns_32ns_32_4_max_dsp_1_U27/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_load_j_fu_63/fmul_32ns_32ns_32_4_max_dsp_1_U27/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4500/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4500/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4501/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4501/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U4499/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U4499/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/fadd_32ns_32ns_32_7_full_dsp_1_U4485/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/fadd_32ns_32ns_32_7_full_dsp_1_U4485/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/grp_dataflow_parent_loop_proc_fu_82/dataflow_in_loop_block_gemm55_U0/l_bias_scale_proc54_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4440/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/grp_dataflow_parent_loop_proc_fu_82/dataflow_in_loop_block_gemm55_U0/l_bias_scale_proc54_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4440/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U4465/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U4465/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/l_bias_scale_j_proc34_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2231/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/l_bias_scale_j_proc34_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2231/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/l_bias_scale_j_proc34_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2231/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/l_bias_scale_j_proc34_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2231/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/l_bias_scale_j_proc34_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2231/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/l_bias_scale_j_proc34_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2231/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/l_bias_scale_j_proc34_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2231/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/l_bias_scale_j_proc34_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2231/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3085/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3085/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3085/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3085/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3085/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3085/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3085/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3085/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc61_fu_81/dataflow_in_loop_block_gemm38_U0/l_bias_scale_j_proc37_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc61_fu_81/dataflow_in_loop_block_gemm38_U0/l_bias_scale_j_proc37_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc61_fu_81/dataflow_in_loop_block_gemm38_U0/l_bias_scale_j_proc37_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc61_fu_81/dataflow_in_loop_block_gemm38_U0/l_bias_scale_j_proc37_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc61_fu_81/dataflow_in_loop_block_gemm38_U0/l_bias_scale_j_proc37_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc61_fu_81/dataflow_in_loop_block_gemm38_U0/l_bias_scale_j_proc37_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc61_fu_81/dataflow_in_loop_block_gemm38_U0/l_bias_scale_j_proc37_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc61_fu_81/dataflow_in_loop_block_gemm38_U0/l_bias_scale_j_proc37_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc60_fu_81/dataflow_in_loop_block_gemm41_U0/l_bias_scale_j_proc40_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1377/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc60_fu_81/dataflow_in_loop_block_gemm41_U0/l_bias_scale_j_proc40_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1377/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc60_fu_81/dataflow_in_loop_block_gemm41_U0/l_bias_scale_j_proc40_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1377/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc60_fu_81/dataflow_in_loop_block_gemm41_U0/l_bias_scale_j_proc40_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1377/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc60_fu_81/dataflow_in_loop_block_gemm41_U0/l_bias_scale_j_proc40_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1377/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc60_fu_81/dataflow_in_loop_block_gemm41_U0/l_bias_scale_j_proc40_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1377/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc60_fu_81/dataflow_in_loop_block_gemm41_U0/l_bias_scale_j_proc40_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1377/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc60_fu_81/dataflow_in_loop_block_gemm41_U0/l_bias_scale_j_proc40_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1377/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_100_1_U0/grp_dataflow_parent_loop_proc58_fu_81/dataflow_in_loop_block_gemm46_U0/l_bias_scale_proc45_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1822/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_100_1_U0/grp_dataflow_parent_loop_proc58_fu_81/dataflow_in_loop_block_gemm46_U0/l_bias_scale_proc45_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1822/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_103_1_U0/grp_dataflow_parent_loop_proc57_fu_81/dataflow_in_loop_block_gemm49_U0/l_bias_scale_proc48_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2676/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_103_1_U0/grp_dataflow_parent_loop_proc57_fu_81/dataflow_in_loop_block_gemm49_U0/l_bias_scale_proc48_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2676/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_81/dataflow_in_loop_block_gemm43_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U3530/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_81/dataflow_in_loop_block_gemm43_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U3530/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_97_1_U0/grp_dataflow_parent_loop_proc56_fu_81/dataflow_in_loop_block_gemm52_U0/l_bias_scale_proc51_U0/fmul_32ns_32ns_32_4_max_dsp_1_U966/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_97_1_U0/grp_dataflow_parent_loop_proc56_fu_81/dataflow_in_loop_block_gemm52_U0/l_bias_scale_proc51_U0/fmul_32ns_32ns_32_4_max_dsp_1_U966/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U2279/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U2279/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U3133/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U3133/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U3111/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U3111/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U3124/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U3124/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U567/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U567/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_99_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U1425/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_99_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U1425/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_99_1_U0/grp_Softmax_layer_99_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U1403/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_99_1_U0/grp_Softmax_layer_99_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U1403/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_99_1_U0/grp_Softmax_layer_99_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U1416/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_99_1_U0/grp_Softmax_layer_99_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U1416/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1713/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1713/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1713/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1713/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1713/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1713/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1713/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1713/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1714/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1714/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1714/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1714/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1714/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1714/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1714/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1714/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1715/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1715/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1715/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1715/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1715/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1715/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1715/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1715/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U1701/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U1701/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1702/Bert_layer_dataflow_region_3_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1702/Bert_layer_dataflow_region_3_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U3358/Bert_layer_dataflow_region_3_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U3358/Bert_layer_dataflow_region_3_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U3359/Bert_layer_dataflow_region_3_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U3359/Bert_layer_dataflow_region_3_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U3357/Bert_layer_dataflow_region_3_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U3357/Bert_layer_dataflow_region_3_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_62/fadd_32ns_32ns_32_7_full_dsp_1_U3345/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_62/fadd_32ns_32ns_32_7_full_dsp_1_U3345/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Linear_layer_ds1_1_U0/grp_dataflow_parent_loop_proc28_fu_134/dataflow_in_loop_block_gemm_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1655/Bert_layer_dataflow_region_3_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Linear_layer_ds1_1_U0/grp_dataflow_parent_loop_proc28_fu_134/dataflow_in_loop_block_gemm_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1655/Bert_layer_dataflow_region_3_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Linear_layer_ds2_1_U0/grp_dataflow_parent_loop_proc_fu_134/dataflow_in_loop_block_gemm27_U0/l_bias_scale_proc26_U0/fmul_32ns_32ns_32_4_max_dsp_1_U3288/Bert_layer_dataflow_region_3_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Linear_layer_ds2_1_U0/grp_dataflow_parent_loop_proc_fu_134/dataflow_in_loop_block_gemm27_U0/l_bias_scale_proc26_U0/fmul_32ns_32ns_32_4_max_dsp_1_U3288/Bert_layer_dataflow_region_3_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Res_layer1_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U3333/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Res_layer1_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U3333/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/input_loader_ds1_res1_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U3/Bert_layer_dataflow_region_3_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/input_loader_ds1_res1_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U3/Bert_layer_dataflow_region_3_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U4499/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/fadd_32ns_32ns_32_7_full_dsp_1_U4485/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U4465/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U2279/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U3133/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U567/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_99_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U1425/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U1701/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U3357/Bert_layer_dataflow_region_3_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_62/fadd_32ns_32ns_32_7_full_dsp_1_U3345/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Res_layer1_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U3333/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC FLBO-1] Pblock overlap: pblock_blp overlaps with pblock_dynamic_region: 3.60%, pblock_dynamic_SLR0: 0.43%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_blp_slr0 overlaps with pblock_dynamic_region: 1.29%, pblock_dynamic_SLR0: 1.29%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_blp_slr2 overlaps with pblock_dynamic_region:10.97%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_dynamic_SLR0 overlaps with pblock_blp: 0.27%, pblock_blp_slr0: 0.27%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_dynamic_region overlaps with pblock_blp: 0.73%, pblock_blp_slr2: 0.64%, pblock_blp_slr0: 0.09%.
WARNING: [DRC LOCE-1] Pblock ranges contradict LOC constraints on logic assigned to the Pblock: Pblock pblock_blp's ranges fail to contain LOC constraints on assigned instance level0_i/blp/blp_i/ss_hif/inst/pcie/inst/FSM_sequential_snoop_state_reg[0], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/FSM_sequential_snoop_state_reg[1], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[0], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[1], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[2], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[3], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[7], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[8], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[9], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_byte_enable_snoop_reg[1], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_byte_enable_snoop_reg[2], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_byte_enable_snoop_reg[3], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_data_snoop_reg[0], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_data_snoop_reg[11], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_data_snoop_reg[13]... and (the first 15 of 1014 listed)
WARNING: [DRC LOCE-1] Pblock ranges contradict LOC constraints on logic assigned to the Pblock: Pblock pblock_blp_slr0's ranges fail to contain LOC constraints on assigned instance level0_i/blp/blp_i/ss_hif/inst/pcie/inst/FSM_sequential_snoop_state_reg[0], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/FSM_sequential_snoop_state_reg[1], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[0], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[1], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[2], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[3], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[7], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[8], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[9], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_byte_enable_snoop_reg[1], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_byte_enable_snoop_reg[2], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_byte_enable_snoop_reg[3], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_data_snoop_reg[0], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_data_snoop_reg[11], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_data_snoop_reg[13]... and (the first 15 of 870 listed)
WARNING: [DRC LOCE-1] Pblock ranges contradict LOC constraints on logic assigned to the Pblock: Pblock pblock_blp_slr2's ranges fail to contain LOC constraints on assigned instance level0_i/blp/blp_i/PLP/ss_fic/inst/data_firewalls_and_regslices/axi_firewall_data_h2c/inst/gen_mi.s_w_reg/state[s_ready_i]_i_1, level0_i/blp/blp_i/PLP/ss_fic/inst/data_firewalls_and_regslices/axi_firewall_data_h2c/inst/gen_mi.s_w_reg/state[s_ready_i]_i_2, and level0_i/blp/blp_i/PLP/ss_fic/inst/data_firewalls_and_regslices/axi_firewall_data_h2c/inst/gen_mi.s_w_reg/state_reg[s_ready_i]
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A3)+((~A3)*(~A6)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A3)*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A2*A3)+(A2*(~A3)*(~A4))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A2*A5)+(A2*(~A5)*(~A3))+((~A2)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__2 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__2/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A3)+((~A3)*(~A4)*A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__0 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__0/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A4)+((~A4)*(~A2)*A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A3)*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__1 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A2)+((~A2)*(~A5)*A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*(~A5))+((~A4)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A2)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__1 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A4)+((~A4)*(~A5)*A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*(~A5))+((~A4)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A1*A2)+(A1*(~A2)*(~A4))+((~A1)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A5*A1)+(A5*(~A1)*(~A2))+((~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__2 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__2/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__0 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__0/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A2)+((~A2)*(~A3)*A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A2*A5)+(A2*(~A5)*(~A3))+((~A2)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.id_state[0]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A5*A1)+(A5*(~A1)*(~A2))+((~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A4)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1/I1) is not included in the LUT equation: 'O6=(A3)+((~A3)*(~A6)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A2*A3)+(A2*(~A3)*(~A4))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/id_state[0]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A1*A2)+(A1*(~A2)*(~A4))+((~A1)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A6' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A4)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell level0_i/blp/blp_i/ss_cmc/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell level0_i/blp/blp_i/ss_cmc/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1776] RAMB36E2_WRITE_WIDTH_B_18_doesnt_use_WEB72: The RAMB36E2 cell level0_i/blp/blp_i/ss_cmc/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_B set to 18. The WEBWE[7:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1776] RAMB36E2_WRITE_WIDTH_B_18_doesnt_use_WEB72: The RAMB36E2 cell level0_i/blp/blp_i/ss_cmc/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_B set to 18. The WEBWE[7:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC RTSTAT-10] No routable loads: 702 net(s) have no routable loads. The problem bus(es) and/or net(s) are level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.reset_i, level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.runtest_i, level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tck_i, level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tms_i, level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Gate_Div_d1, level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Gate_Div_d1, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.bscanid_en_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.capture_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.drck_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.reset_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.runtest_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.sel_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.shift_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.tdi_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.tms_i... and (the first 15 of 609 listed).
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2518/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2518/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2518/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/l_bias_scale_proc21_U0/fmul_32ns_32ns_32_4_max_dsp_1_U872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/l_bias_scale_proc21_U0/fmul_32ns_32ns_32_4_max_dsp_1_U872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/l_bias_scale_proc21_U0/fmul_32ns_32ns_32_4_max_dsp_1_U872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/l_bias_scale_proc25_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1696/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/l_bias_scale_proc25_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1696/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/l_bias_scale_proc25_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1696/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_load_j_fu_65/fmul_32ns_32ns_32_4_max_dsp_1_U17/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_load_j_fu_65/fmul_32ns_32ns_32_4_max_dsp_1_U17/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_load_j_fu_65/fmul_32ns_32ns_32_4_max_dsp_1_U17/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_load_j_fu_63/fmul_32ns_32ns_32_4_max_dsp_1_U27/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_load_j_fu_63/fmul_32ns_32ns_32_4_max_dsp_1_U27/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_load_j_fu_63/fmul_32ns_32ns_32_4_max_dsp_1_U27/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4503/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4503/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4503/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4500/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4500/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4500/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4501/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4501/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4501/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U4499/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_74/fadd_32ns_32ns_32_7_full_dsp_1_U4485/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/grp_dataflow_parent_loop_proc_fu_82/dataflow_in_loop_block_gemm55_U0/l_bias_scale_proc54_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4440/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/grp_dataflow_parent_loop_proc_fu_82/dataflow_in_loop_block_gemm55_U0/l_bias_scale_proc54_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4440/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/grp_dataflow_parent_loop_proc_fu_82/dataflow_in_loop_block_gemm55_U0/l_bias_scale_proc54_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4440/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U4465/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/l_bias_scale_j_proc34_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2231/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/l_bias_scale_j_proc34_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2231/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/l_bias_scale_j_proc34_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2231/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/l_bias_scale_j_proc34_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2231/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/l_bias_scale_j_proc34_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2231/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/l_bias_scale_j_proc34_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2231/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/l_bias_scale_j_proc34_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2231/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/l_bias_scale_j_proc34_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2231/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3085/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3085/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3085/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3085/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3085/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3085/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3085/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3085/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc61_fu_81/dataflow_in_loop_block_gemm38_U0/l_bias_scale_j_proc37_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc61_fu_81/dataflow_in_loop_block_gemm38_U0/l_bias_scale_j_proc37_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc61_fu_81/dataflow_in_loop_block_gemm38_U0/l_bias_scale_j_proc37_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc61_fu_81/dataflow_in_loop_block_gemm38_U0/l_bias_scale_j_proc37_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc61_fu_81/dataflow_in_loop_block_gemm38_U0/l_bias_scale_j_proc37_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc61_fu_81/dataflow_in_loop_block_gemm38_U0/l_bias_scale_j_proc37_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc61_fu_81/dataflow_in_loop_block_gemm38_U0/l_bias_scale_j_proc37_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc61_fu_81/dataflow_in_loop_block_gemm38_U0/l_bias_scale_j_proc37_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc60_fu_81/dataflow_in_loop_block_gemm41_U0/l_bias_scale_j_proc40_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1377/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc60_fu_81/dataflow_in_loop_block_gemm41_U0/l_bias_scale_j_proc40_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1377/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc60_fu_81/dataflow_in_loop_block_gemm41_U0/l_bias_scale_j_proc40_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1377/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc60_fu_81/dataflow_in_loop_block_gemm41_U0/l_bias_scale_j_proc40_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1377/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc60_fu_81/dataflow_in_loop_block_gemm41_U0/l_bias_scale_j_proc40_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1377/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc60_fu_81/dataflow_in_loop_block_gemm41_U0/l_bias_scale_j_proc40_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1377/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc60_fu_81/dataflow_in_loop_block_gemm41_U0/l_bias_scale_j_proc40_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1377/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc60_fu_81/dataflow_in_loop_block_gemm41_U0/l_bias_scale_j_proc40_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1377/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_100_1_U0/grp_dataflow_parent_loop_proc58_fu_81/dataflow_in_loop_block_gemm46_U0/l_bias_scale_proc45_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1822/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_100_1_U0/grp_dataflow_parent_loop_proc58_fu_81/dataflow_in_loop_block_gemm46_U0/l_bias_scale_proc45_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1822/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_100_1_U0/grp_dataflow_parent_loop_proc58_fu_81/dataflow_in_loop_block_gemm46_U0/l_bias_scale_proc45_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1822/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_103_1_U0/grp_dataflow_parent_loop_proc57_fu_81/dataflow_in_loop_block_gemm49_U0/l_bias_scale_proc48_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2676/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_103_1_U0/grp_dataflow_parent_loop_proc57_fu_81/dataflow_in_loop_block_gemm49_U0/l_bias_scale_proc48_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2676/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_103_1_U0/grp_dataflow_parent_loop_proc57_fu_81/dataflow_in_loop_block_gemm49_U0/l_bias_scale_proc48_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2676/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_81/dataflow_in_loop_block_gemm43_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U3530/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_81/dataflow_in_loop_block_gemm43_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U3530/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_81/dataflow_in_loop_block_gemm43_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U3530/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_97_1_U0/grp_dataflow_parent_loop_proc56_fu_81/dataflow_in_loop_block_gemm52_U0/l_bias_scale_proc51_U0/fmul_32ns_32ns_32_4_max_dsp_1_U966/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_97_1_U0/grp_dataflow_parent_loop_proc56_fu_81/dataflow_in_loop_block_gemm52_U0/l_bias_scale_proc51_U0/fmul_32ns_32ns_32_4_max_dsp_1_U966/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_97_1_U0/grp_dataflow_parent_loop_proc56_fu_81/dataflow_in_loop_block_gemm52_U0/l_bias_scale_proc51_U0/fmul_32ns_32ns_32_4_max_dsp_1_U966/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U2279/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U3133/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U3111/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U3111/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U3111/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U3111/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U3111/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U3111/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U3124/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U3124/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U3124/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U567/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Common 17-14] Message 'DRC AVAL-155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/grp_dataflow_parent_loop_proc28_fu_92/dataflow_in_loop_block_gemm_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2518/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_91_1_U0/grp_dataflow_parent_loop_proc27_fu_92/dataflow_in_loop_block_gemm22_U0/l_bias_scale_proc21_U0/fmul_32ns_32ns_32_4_max_dsp_1_U872/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_92_1_U0/grp_dataflow_parent_loop_proc_fu_92/dataflow_in_loop_block_gemm26_U0/l_bias_scale_proc25_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1696/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_load_j_fu_65/fmul_32ns_32ns_32_4_max_dsp_1_U17/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_load_j_fu_63/fmul_32ns_32ns_32_4_max_dsp_1_U27/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4503/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4503/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4503/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4500/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4501/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/grp_dataflow_parent_loop_proc_fu_82/dataflow_in_loop_block_gemm55_U0/l_bias_scale_proc54_U0/fmul_32ns_32ns_32_4_max_dsp_1_U4440/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/l_bias_scale_j_proc34_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2231/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_101_1_U0/grp_dataflow_parent_loop_proc62_fu_81/dataflow_in_loop_block_gemm35_U0/l_bias_scale_j_proc34_U0/dmul_64ns_64ns_64_8_max_dsp_1_U2231/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3085/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_1_U0/grp_dataflow_parent_loop_proc63_fu_81/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/dmul_64ns_64ns_64_8_max_dsp_1_U3085/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc61_fu_81/dataflow_in_loop_block_gemm38_U0/l_bias_scale_j_proc37_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_95_1_U0/grp_dataflow_parent_loop_proc61_fu_81/dataflow_in_loop_block_gemm38_U0/l_bias_scale_j_proc37_U0/dmul_64ns_64ns_64_8_max_dsp_1_U509/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc60_fu_81/dataflow_in_loop_block_gemm41_U0/l_bias_scale_j_proc40_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1377/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Attention_layer_98_1_U0/grp_dataflow_parent_loop_proc60_fu_81/dataflow_in_loop_block_gemm41_U0/l_bias_scale_j_proc40_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1377/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_100_1_U0/grp_dataflow_parent_loop_proc58_fu_81/dataflow_in_loop_block_gemm46_U0/l_bias_scale_proc45_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1822/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_103_1_U0/grp_dataflow_parent_loop_proc57_fu_81/dataflow_in_loop_block_gemm49_U0/l_bias_scale_proc48_U0/fmul_32ns_32ns_32_4_max_dsp_1_U2676/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_1_U0/grp_dataflow_parent_loop_proc59_fu_81/dataflow_in_loop_block_gemm43_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U3530/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Context_layer_97_1_U0/grp_dataflow_parent_loop_proc56_fu_81/dataflow_in_loop_block_gemm52_U0/l_bias_scale_proc51_U0/fmul_32ns_32ns_32_4_max_dsp_1_U966/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U3111/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U3111/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U3111/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U3111/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U3111/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U3111/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_1_U0/grp_Softmax_layer_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U3124/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_99_1_U0/grp_Softmax_layer_99_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U1403/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_99_1_U0/grp_Softmax_layer_99_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U1403/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_99_1_U0/grp_Softmax_layer_99_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U1403/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_99_1_U0/grp_Softmax_layer_99_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U1403/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_99_1_U0/grp_Softmax_layer_99_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U1403/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_99_1_U0/grp_Softmax_layer_99_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U1403/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Self_attention_1_wrapper_U0/Self_attention_1_U0/dataflow_in_loop_l_multi_head_U0/Softmax_layer_99_1_U0/grp_Softmax_layer_99_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U1416/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U1712/Bert_layer_dataflow_region_3_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U1712/Bert_layer_dataflow_region_3_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U1712/Bert_layer_dataflow_region_3_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1713/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1713/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1714/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1714/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1715/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dmul_64ns_64ns_64_8_max_dsp_1_U1715/Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1702/Bert_layer_dataflow_region_3_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U3361/Bert_layer_dataflow_region_3_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U3361/Bert_layer_dataflow_region_3_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U3361/Bert_layer_dataflow_region_3_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U3358/Bert_layer_dataflow_region_3_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U3359/Bert_layer_dataflow_region_3_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Linear_layer_ds1_1_U0/grp_dataflow_parent_loop_proc28_fu_134/dataflow_in_loop_block_gemm_U0/l_bias_scale_proc_U0/fmul_32ns_32ns_32_4_max_dsp_1_U1655/Bert_layer_dataflow_region_3_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Linear_layer_ds2_1_U0/grp_dataflow_parent_loop_proc_fu_134/dataflow_in_loop_block_gemm27_U0/l_bias_scale_proc26_U0/fmul_32ns_32ns_32_4_max_dsp_1_U3288/Bert_layer_dataflow_region_3_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/input_loader_ds1_res1_1_U0/fmul_32ns_32ns_32_4_max_dsp_1_U3/Bert_layer_dataflow_region_3_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 537 Warnings, 235 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_dynamic_region" Reconfigurable Module "level0_i/ulp"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "pblock_dynamic_region"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Partial bitstream contains 602013600 bits.
Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
721 Infos, 554 Warnings, 3 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:52:21 ; elapsed = 00:21:07 . Memory (MB): peak = 27710.598 ; gain = 1127.988 ; free physical = 70012 ; free virtual = 181395
source /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_write_bitstream_post.tcl
INFO: [Common 17-206] Exiting Vivado at Sun Dec 10 10:55:08 2023...
