#<name>:
#  src:
#    - <paramters>
#  typ: <typical spec value>
#  name: <long name>
#  min: <minimum spec value>
#  max: <maximum spec value>
#  scale: <scale, multiply result by scale>
#  digits: <significant digits>
#  unit: Unit

iv6:
  src:
    - iv6
  name: Current through voltage source V6 (branch with resistor)
  min: -20%
  typ: 3
  max: 20%
  scale: 1e6
  digits: 3
  unit: uA

iv5:
  src:
    - iv5
  name: Current thorugh voltage source V5 (branch without resistor)
  min: -20%
  typ: 3
  max: 20%
  scale: 1e6
  digits: 3
  unit: uA

iv4:
  src:
    - iv4
  name: Current through voltage source V4 (branch with resistor)
  min: -20%
  typ: 3
  max: 20%
  scale: 1e6
  digits: 3
  unit: uA

iv3:
  src:
    - iv3
  name: Current thorugh voltage source V3 (branch without resistor)
  min: -20%
  typ: 3
  max: 20%
  scale: 1e6
  digits: 3
  unit: uA

iv2:
  src:
    - iv2
  name: Current through voltage source V2 (branch with resistor)
  min: -20%
  typ: 3
  max: 20%
  scale: 1e6
  digits: 3
  unit: uA

iv1:
  src:
    - iv1
  name: Current thorugh voltage source V1 (branch without resistor)
  min: -20%
  typ: 3
  max: 20%
  scale: 1e6
  digits: 3
  unit: uA

vg3:
  src:
    - vg3
  name: Gate voltage of top PMOS pair
  min: -20%
  typ: 0.67
  max: 20%
  scale: 1
  digits: 3
  unit: V

vg2:
  src:
    - vg2
  name: Gate voltage of middle NMOS pair
  min: -20%
  typ: 1.4
  max: 20%
  scale: 1
  digits: 3
  unit: V

vg1:
  src:
    - vg1
  name: Gate voltage of bottom NMOS pair
  min: -20%
  typ: 0.65
  max: 20%
  scale: 1
  digits: 3
  unit: V

ivdd:
  src:
    - ivdd
  name: Current drawn from VDD
  min: 20%
  typ: -6
  max: -20%
  scale: 1e6
  digits: 3
  unit: uA

ivss:
  src:
    - ivss
  name: Current drawn into VSS
  min: -20%
  typ: 6
  max: 20%
  scale: 1e6
  digits: 3
  unit: uA

vr:
  src:
    - vr
  name: Voltage over the biasing resistor
  min: -20%
  typ: 0.05
  max: 20%
  scale: 1
  digits: 3
  unit: V

