`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Jan 12 2021 16:26:11 KST (Jan 12 2021 07:26:11 UTC)

module finish_gen_Nei20u8_1(in1, out1);
  input [7:0] in1;
  output out1;
  wire [7:0] in1;
  wire out1;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11;
  NAND2X2 g28(.A (n_11), .B (n_10), .Y (out1));
  NOR2X4 g29(.A (n_6), .B (n_8), .Y (n_11));
  NOR2X2 g30(.A (n_9), .B (n_7), .Y (n_10));
  NAND2X4 g31(.A (in1[2]), .B (n_1), .Y (n_9));
  NAND2X4 g34(.A (n_3), .B (n_5), .Y (n_8));
  NAND2X2 g32(.A (n_2), .B (n_0), .Y (n_7));
  NAND2X6 g33(.A (in1[4]), .B (n_4), .Y (n_6));
  CLKINVX3 g35(.A (in1[6]), .Y (n_5));
  CLKINVX12 g36(.A (in1[5]), .Y (n_4));
  CLKINVX12 g37(.A (in1[7]), .Y (n_3));
  CLKINVX4 g40(.A (in1[1]), .Y (n_2));
  CLKINVX4 g39(.A (in1[3]), .Y (n_1));
  INVX2 g38(.A (in1[0]), .Y (n_0));
endmodule


