<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
</td></tr><tr><td>
AERMonitorACKxSBO2 <= ((uMonitorStateMachine2/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine2/AERREQxSB)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (FifoInFullxSBI AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine2/StatexDP_FFd3 AND uMonitorStateMachine2/AERREQxSB)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uMonitorStateMachine2/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine2/StatexDP_FFd3 AND NOT uMonitorStateMachine2/StatexDP_FFd1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uMonitorStateMachine2/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine2/StatexDP_FFd1 AND AERMonitorREQxABI2));
</td></tr><tr><td>
</td></tr><tr><td>
AERMonitorACKxSBO <= ((uMonitorStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine/AERREQxSB)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (AERMonitorREQxABI AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine/StatexDP_FFd1 AND NOT uMonitorStateMachine/StatexDP_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uMonitorStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine/StatexDP_FFd3 AND NOT uMonitorStateMachine/StatexDP_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (FifoInFullxSBI AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine/StatexDP_FFd3 AND uMonitorStateMachine/AERREQxSB));
</td></tr><tr><td>
FTCPE_ActualTimestampxD0: FTCPE port map (ActualTimestampxD(0),ActualTimestampxD_T(0),ClockxCI,NOT MonitorAddressxD(7).COMB,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ActualTimestampxD_T(0) <= ((uSynchStateMachine/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND MonitorAddressxD(10).COMB));
</td></tr><tr><td>
FTCPE_ActualTimestampxD1: FTCPE port map (ActualTimestampxD(1),ActualTimestampxD_T(1),ClockxCI,NOT MonitorAddressxD(7).COMB,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ActualTimestampxD_T(1) <= ((uSynchStateMachine/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd1 AND ActualTimestampxD(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND MonitorAddressxD(10).COMB AND ActualTimestampxD(0)));
</td></tr><tr><td>
FTCPE_ActualTimestampxD2: FTCPE port map (ActualTimestampxD(2),ActualTimestampxD_T(2),ClockxCI,NOT MonitorAddressxD(7).COMB,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ActualTimestampxD_T(2) <= ((uSynchStateMachine/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd1 AND ActualTimestampxD(0) AND ActualTimestampxD(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(3) AND ActualTimestampxD(0) AND ActualTimestampxD(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(4) AND ActualTimestampxD(0) AND ActualTimestampxD(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	TimestampTickxSI AND NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(3) AND uSynchStateMachine/DividerxDP(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND ActualTimestampxD(1)));
</td></tr><tr><td>
FTCPE_ActualTimestampxD3: FTCPE port map (ActualTimestampxD(3),ActualTimestampxD_T(3),ClockxCI,NOT MonitorAddressxD(7).COMB,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ActualTimestampxD_T(3) <= ((uSynchStateMachine/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd1 AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(3) AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(4) AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	TimestampTickxSI AND NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(1) AND ActualTimestampxD(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(3) AND uSynchStateMachine/DividerxDP(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(2)));
</td></tr><tr><td>
FTCPE_ActualTimestampxD4: FTCPE port map (ActualTimestampxD(4),ActualTimestampxD_T(4),ClockxCI,NOT MonitorAddressxD(7).COMB,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ActualTimestampxD_T(4) <= ((uSynchStateMachine/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd1 AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(2) AND ActualTimestampxD(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(3) AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(2) AND ActualTimestampxD(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(4) AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(2) AND ActualTimestampxD(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	TimestampTickxSI AND NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(1) AND ActualTimestampxD(2) AND ActualTimestampxD(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(3) AND uSynchStateMachine/DividerxDP(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(2) AND ActualTimestampxD(3)));
</td></tr><tr><td>
FTCPE_ActualTimestampxD5: FTCPE port map (ActualTimestampxD(5),ActualTimestampxD_T(5),ClockxCI,NOT MonitorAddressxD(7).COMB,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ActualTimestampxD_T(5) <= ((uSynchStateMachine/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd1 AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(3) AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(4) AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	TimestampTickxSI AND NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(1) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(3) AND uSynchStateMachine/DividerxDP(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4)));
</td></tr><tr><td>
FTCPE_ActualTimestampxD6: FTCPE port map (ActualTimestampxD(6),ActualTimestampxD_T(6),ClockxCI,NOT MonitorAddressxD(7).COMB,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ActualTimestampxD_T(6) <= ((uSynchStateMachine/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd1 AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(3) AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(4) AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	TimestampTickxSI AND NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(1) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(4) AND ActualTimestampxD(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(3) AND uSynchStateMachine/DividerxDP(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(5)));
</td></tr><tr><td>
FTCPE_ActualTimestampxD7: FTCPE port map (ActualTimestampxD(7),ActualTimestampxD_T(7),ClockxCI,NOT MonitorAddressxD(7).COMB,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ActualTimestampxD_T(7) <= ((uSynchStateMachine/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd1 AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(5) AND ActualTimestampxD(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(3) AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(5) AND ActualTimestampxD(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(4) AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(5) AND ActualTimestampxD(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	TimestampTickxSI AND NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(1) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(4) AND ActualTimestampxD(5) AND ActualTimestampxD(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(3) AND uSynchStateMachine/DividerxDP(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(5) AND ActualTimestampxD(6)));
</td></tr><tr><td>
FTCPE_ActualTimestampxD8: FTCPE port map (ActualTimestampxD(8),ActualTimestampxD_T(8),ClockxCI,NOT MonitorAddressxD(7).COMB,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ActualTimestampxD_T(8) <= ((uSynchStateMachine/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd1 AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(5) AND ActualTimestampxD(6) AND ActualTimestampxD(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(3) AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(5) AND ActualTimestampxD(6) AND ActualTimestampxD(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(4) AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(5) AND ActualTimestampxD(6) AND ActualTimestampxD(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	TimestampTickxSI AND NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(1) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(4) AND ActualTimestampxD(5) AND ActualTimestampxD(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(3) AND uSynchStateMachine/DividerxDP(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(5) AND ActualTimestampxD(6) AND ActualTimestampxD(7)));
</td></tr><tr><td>
FTCPE_ActualTimestampxD9: FTCPE port map (ActualTimestampxD(9),ActualTimestampxD_T(9),ClockxCI,NOT MonitorAddressxD(7).COMB,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ActualTimestampxD_T(9) <= ((uSynchStateMachine/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd1 AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(5) AND ActualTimestampxD(6) AND ActualTimestampxD(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(3) AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(5) AND ActualTimestampxD(6) AND ActualTimestampxD(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(4) AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(5) AND ActualTimestampxD(6) AND ActualTimestampxD(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	TimestampTickxSI AND NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(1) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(4) AND ActualTimestampxD(5) AND ActualTimestampxD(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(7) AND ActualTimestampxD(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(3) AND uSynchStateMachine/DividerxDP(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(5) AND ActualTimestampxD(6) AND ActualTimestampxD(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(8)));
</td></tr><tr><td>
FTCPE_ActualTimestampxD10: FTCPE port map (ActualTimestampxD(10),ActualTimestampxD_T(10),ClockxCI,NOT MonitorAddressxD(7).COMB,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ActualTimestampxD_T(10) <= ((uSynchStateMachine/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd1 AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(5) AND ActualTimestampxD(6) AND ActualTimestampxD(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(8) AND ActualTimestampxD(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(3) AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(5) AND ActualTimestampxD(6) AND ActualTimestampxD(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(8) AND ActualTimestampxD(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(4) AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(5) AND ActualTimestampxD(6) AND ActualTimestampxD(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(8) AND ActualTimestampxD(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	TimestampTickxSI AND NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(1) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(4) AND ActualTimestampxD(5) AND ActualTimestampxD(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(7) AND ActualTimestampxD(8) AND ActualTimestampxD(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(3) AND uSynchStateMachine/DividerxDP(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND ActualTimestampxD(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(2) AND ActualTimestampxD(3) AND ActualTimestampxD(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(5) AND ActualTimestampxD(6) AND ActualTimestampxD(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(8) AND ActualTimestampxD(9)));
</td></tr><tr><td>
FTCPE_ActualTimestampxD11: FTCPE port map (ActualTimestampxD(11),ActualTimestampxD_T(11),ClockxCI,NOT MonitorAddressxD(7).COMB,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ActualTimestampxD_T(11) <= ((uSynchStateMachine/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd1 AND ActualTimestampxD(0) AND ActualTimestampxD(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(1) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(4) AND ActualTimestampxD(5) AND ActualTimestampxD(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(7) AND ActualTimestampxD(8) AND ActualTimestampxD(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(3) AND ActualTimestampxD(0) AND ActualTimestampxD(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(1) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(4) AND ActualTimestampxD(5) AND ActualTimestampxD(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(7) AND ActualTimestampxD(8) AND ActualTimestampxD(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(4) AND ActualTimestampxD(0) AND ActualTimestampxD(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(1) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(4) AND ActualTimestampxD(5) AND ActualTimestampxD(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(7) AND ActualTimestampxD(8) AND ActualTimestampxD(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	TimestampTickxSI AND NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(10) AND ActualTimestampxD(1) AND ActualTimestampxD(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(3) AND ActualTimestampxD(4) AND ActualTimestampxD(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(6) AND ActualTimestampxD(7) AND ActualTimestampxD(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(3) AND uSynchStateMachine/DividerxDP(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND ActualTimestampxD(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(1) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(4) AND ActualTimestampxD(5) AND ActualTimestampxD(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(7) AND ActualTimestampxD(8) AND ActualTimestampxD(9)));
</td></tr><tr><td>
FTCPE_ActualTimestampxD12: FTCPE port map (ActualTimestampxD(12),ActualTimestampxD_T(12),ClockxCI,NOT MonitorAddressxD(7).COMB,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ActualTimestampxD_T(12) <= ((uSynchStateMachine/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd1 AND ActualTimestampxD(0) AND ActualTimestampxD(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(1) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(4) AND ActualTimestampxD(5) AND ActualTimestampxD(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(7) AND ActualTimestampxD(8) AND ActualTimestampxD(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(11))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(3) AND ActualTimestampxD(0) AND ActualTimestampxD(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(1) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(4) AND ActualTimestampxD(5) AND ActualTimestampxD(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(7) AND ActualTimestampxD(8) AND ActualTimestampxD(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(11))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(4) AND ActualTimestampxD(0) AND ActualTimestampxD(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(1) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(4) AND ActualTimestampxD(5) AND ActualTimestampxD(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(7) AND ActualTimestampxD(8) AND ActualTimestampxD(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(11))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	TimestampTickxSI AND NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(10) AND ActualTimestampxD(1) AND ActualTimestampxD(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(3) AND ActualTimestampxD(4) AND ActualTimestampxD(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(6) AND ActualTimestampxD(7) AND ActualTimestampxD(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(9) AND ActualTimestampxD(11))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(3) AND uSynchStateMachine/DividerxDP(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND ActualTimestampxD(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(1) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(4) AND ActualTimestampxD(5) AND ActualTimestampxD(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(7) AND ActualTimestampxD(8) AND ActualTimestampxD(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(11)));
</td></tr><tr><td>
FTCPE_ActualTimestampxD13: FTCPE port map (ActualTimestampxD(13),ActualTimestampxD_T(13),ClockxCI,NOT MonitorAddressxD(7).COMB,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ActualTimestampxD_T(13) <= ((uSynchStateMachine/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd1 AND ActualTimestampxD(0) AND ActualTimestampxD(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(1) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(4) AND ActualTimestampxD(5) AND ActualTimestampxD(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(7) AND ActualTimestampxD(8) AND ActualTimestampxD(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(11) AND ActualTimestampxD(12))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(3) AND ActualTimestampxD(0) AND ActualTimestampxD(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(1) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(4) AND ActualTimestampxD(5) AND ActualTimestampxD(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(7) AND ActualTimestampxD(8) AND ActualTimestampxD(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(11) AND ActualTimestampxD(12))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(4) AND ActualTimestampxD(0) AND ActualTimestampxD(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(1) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(4) AND ActualTimestampxD(5) AND ActualTimestampxD(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(7) AND ActualTimestampxD(8) AND ActualTimestampxD(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(11) AND ActualTimestampxD(12))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	TimestampTickxSI AND NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(10) AND ActualTimestampxD(1) AND ActualTimestampxD(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(3) AND ActualTimestampxD(4) AND ActualTimestampxD(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(6) AND ActualTimestampxD(7) AND ActualTimestampxD(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(9) AND ActualTimestampxD(11) AND ActualTimestampxD(12))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(3) AND uSynchStateMachine/DividerxDP(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND ActualTimestampxD(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(1) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(4) AND ActualTimestampxD(5) AND ActualTimestampxD(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(7) AND ActualTimestampxD(8) AND ActualTimestampxD(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(11) AND ActualTimestampxD(12)));
</td></tr><tr><td>
FTCPE_EventReady: FTCPE port map (EventReady,EventReady_T,ClockxCI,EventReady_CLR,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;EventReady_T <= ((NOT EventReady AND uMergerStateMachine/r.State_FFd1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorSelect AND MonitorEventReadyxS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT EventReady AND NOT uMergerStateMachine/r.State_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND EventReady AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMergerStateMachine/r.State_FFd2 AND NOT uMergerStateMachine/r.State_FFd1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;EventReady_CLR <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_FifoAddressRegOutxD0: FTCPE port map (FifoAddressRegOutxD(0),FifoAddressRegOutxD_T(0),ClockxCI,FifoAddressRegOutxD_CLR(0),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoAddressRegOutxD_T(0) <= ((MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	FifoAddressRegOutxD(0) AND NOT MonitorAddressxD2(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoAddressRegOutxD(0) AND MonitorAddressxD2(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	FifoAddressRegOutxD(0) AND NOT MonitorAddressxD(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoAddressRegOutxD(0) AND MonitorAddressxD(0)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoAddressRegOutxD_CLR(0) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_FifoAddressRegOutxD1: FTCPE port map (FifoAddressRegOutxD(1),FifoAddressRegOutxD_T(1),ClockxCI,FifoAddressRegOutxD_CLR(1),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoAddressRegOutxD_T(1) <= ((MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	FifoAddressRegOutxD(1) AND NOT MonitorAddressxD2(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoAddressRegOutxD(1) AND MonitorAddressxD2(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	FifoAddressRegOutxD(1) AND NOT MonitorAddressxD(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoAddressRegOutxD(1) AND MonitorAddressxD(1)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoAddressRegOutxD_CLR(1) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_FifoAddressRegOutxD2: FTCPE port map (FifoAddressRegOutxD(2),FifoAddressRegOutxD_T(2),ClockxCI,FifoAddressRegOutxD_CLR(2),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoAddressRegOutxD_T(2) <= ((MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	FifoAddressRegOutxD(2) AND NOT MonitorAddressxD2(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoAddressRegOutxD(2) AND MonitorAddressxD2(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MonitorAddressxD(2) AND NOT FifoAddressRegOutxD(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorAddressxD(2) AND FifoAddressRegOutxD(2)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoAddressRegOutxD_CLR(2) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_FifoAddressRegOutxD3: FTCPE port map (FifoAddressRegOutxD(3),FifoAddressRegOutxD_T(3),ClockxCI,FifoAddressRegOutxD_CLR(3),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoAddressRegOutxD_T(3) <= ((MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	FifoAddressRegOutxD(3) AND NOT MonitorAddressxD2(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoAddressRegOutxD(3) AND MonitorAddressxD2(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MonitorAddressxD(3) AND NOT FifoAddressRegOutxD(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorAddressxD(3) AND FifoAddressRegOutxD(3)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoAddressRegOutxD_CLR(3) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_FifoAddressRegOutxD4: FTCPE port map (FifoAddressRegOutxD(4),FifoAddressRegOutxD_T(4),ClockxCI,FifoAddressRegOutxD_CLR(4),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoAddressRegOutxD_T(4) <= ((MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	FifoAddressRegOutxD(4) AND NOT MonitorAddressxD2(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoAddressRegOutxD(4) AND MonitorAddressxD2(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorSelect AND MonitorAddressxD(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uFifoStateMachine/StatexDP_FFd1 AND NOT uFifoStateMachine/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd3 AND NOT FifoAddressRegOutxD(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorSelect AND NOT MonitorAddressxD(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uFifoStateMachine/StatexDP_FFd1 AND NOT uFifoStateMachine/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd3 AND FifoAddressRegOutxD(4)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoAddressRegOutxD_CLR(4) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_FifoAddressRegOutxD5: FTCPE port map (FifoAddressRegOutxD(5),FifoAddressRegOutxD_T(5),ClockxCI,FifoAddressRegOutxD_CLR(5),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoAddressRegOutxD_T(5) <= ((MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	FifoAddressRegOutxD(5) AND NOT MonitorAddressxD2(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoAddressRegOutxD(5) AND MonitorAddressxD2(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorSelect AND MonitorAddressxD(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uFifoStateMachine/StatexDP_FFd1 AND NOT uFifoStateMachine/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd3 AND NOT FifoAddressRegOutxD(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorSelect AND NOT MonitorAddressxD(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uFifoStateMachine/StatexDP_FFd1 AND NOT uFifoStateMachine/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd3 AND FifoAddressRegOutxD(5)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoAddressRegOutxD_CLR(5) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_FifoAddressRegOutxD6: FTCPE port map (FifoAddressRegOutxD(6),FifoAddressRegOutxD_T(6),ClockxCI,FifoAddressRegOutxD_CLR(6),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoAddressRegOutxD_T(6) <= ((MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	FifoAddressRegOutxD(6) AND NOT MonitorAddressxD2(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoAddressRegOutxD(6) AND MonitorAddressxD2(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorSelect AND MonitorAddressxD(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uFifoStateMachine/StatexDP_FFd1 AND NOT uFifoStateMachine/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd3 AND NOT FifoAddressRegOutxD(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorSelect AND NOT MonitorAddressxD(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uFifoStateMachine/StatexDP_FFd1 AND NOT uFifoStateMachine/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd3 AND FifoAddressRegOutxD(6)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoAddressRegOutxD_CLR(6) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_FifoAddressRegOutxD7: FTCPE port map (FifoAddressRegOutxD(7),FifoAddressRegOutxD_T(7),ClockxCI,FifoAddressRegOutxD_CLR(7),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoAddressRegOutxD_T(7) <= ((MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	FifoAddressRegOutxD(7) AND NOT MonitorAddressxD2(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoAddressRegOutxD(7) AND MonitorAddressxD2(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorSelect AND MonitorAddressxD(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uFifoStateMachine/StatexDP_FFd1 AND NOT uFifoStateMachine/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd3 AND NOT FifoAddressRegOutxD(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorSelect AND NOT MonitorAddressxD(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uFifoStateMachine/StatexDP_FFd1 AND NOT uFifoStateMachine/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd3 AND FifoAddressRegOutxD(7)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoAddressRegOutxD_CLR(7) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_FifoAddressRegOutxD8: FTCPE port map (FifoAddressRegOutxD(8),FifoAddressRegOutxD_T(8),ClockxCI,FifoAddressRegOutxD_CLR(8),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoAddressRegOutxD_T(8) <= ((MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	FifoAddressRegOutxD(8) AND NOT MonitorAddressxD2(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoAddressRegOutxD(8) AND MonitorAddressxD2(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MonitorAddressxD(8) AND NOT FifoAddressRegOutxD(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorAddressxD(8) AND FifoAddressRegOutxD(8)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoAddressRegOutxD_CLR(8) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_FifoAddressRegOutxD9: FTCPE port map (FifoAddressRegOutxD(9),FifoAddressRegOutxD_T(9),ClockxCI,FifoAddressRegOutxD_CLR(9),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoAddressRegOutxD_T(9) <= ((MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	FifoAddressRegOutxD(9) AND NOT MonitorAddressxD2(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoAddressRegOutxD(9) AND MonitorAddressxD2(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorSelect AND MonitorAddressxD(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uFifoStateMachine/StatexDP_FFd1 AND NOT uFifoStateMachine/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd3 AND NOT FifoAddressRegOutxD(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorSelect AND NOT MonitorAddressxD(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uFifoStateMachine/StatexDP_FFd1 AND NOT uFifoStateMachine/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd3 AND FifoAddressRegOutxD(9)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoAddressRegOutxD_CLR(9) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_FifoAddressRegOutxD10: FTCPE port map (FifoAddressRegOutxD(10),FifoAddressRegOutxD_T(10),ClockxCI,FifoAddressRegOutxD_CLR(10),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoAddressRegOutxD_T(10) <= ((MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	FifoAddressRegOutxD(10) AND NOT MonitorAddressxD2(10))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoAddressRegOutxD(10) AND MonitorAddressxD2(10))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorSelect AND MonitorAddressxD(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uFifoStateMachine/StatexDP_FFd1 AND NOT uFifoStateMachine/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd3 AND NOT FifoAddressRegOutxD(10))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorSelect AND NOT MonitorAddressxD(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uFifoStateMachine/StatexDP_FFd1 AND NOT uFifoStateMachine/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd3 AND FifoAddressRegOutxD(10)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoAddressRegOutxD_CLR(10) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_FifoAddressRegOutxD11: FTCPE port map (FifoAddressRegOutxD(11),FifoAddressRegOutxD_T(11),ClockxCI,FifoAddressRegOutxD_CLR(11),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoAddressRegOutxD_T(11) <= ((MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	FifoAddressRegOutxD(11) AND NOT MonitorAddressxD2(11))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoAddressRegOutxD(11) AND MonitorAddressxD2(11))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorSelect AND MonitorAddressxD(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uFifoStateMachine/StatexDP_FFd1 AND NOT uFifoStateMachine/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd3 AND NOT FifoAddressRegOutxD(11))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorSelect AND NOT MonitorAddressxD(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uFifoStateMachine/StatexDP_FFd1 AND NOT uFifoStateMachine/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd3 AND FifoAddressRegOutxD(11)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoAddressRegOutxD_CLR(11) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_FifoAddressRegOutxD12: FTCPE port map (FifoAddressRegOutxD(12),FifoAddressRegOutxD_T(12),ClockxCI,FifoAddressRegOutxD_CLR(12),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoAddressRegOutxD_T(12) <= ((MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	FifoAddressRegOutxD(12) AND NOT MonitorAddressxD2(12))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoAddressRegOutxD(12) AND MonitorAddressxD2(12))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MonitorAddressxD(12) AND NOT FifoAddressRegOutxD(12))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorAddressxD(12) AND FifoAddressRegOutxD(12)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoAddressRegOutxD_CLR(12) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_FifoAddressRegOutxD13: FTCPE port map (FifoAddressRegOutxD(13),FifoAddressRegOutxD_T(13),ClockxCI,FifoAddressRegOutxD_CLR(13),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoAddressRegOutxD_T(13) <= ((MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	FifoAddressRegOutxD(13) AND NOT MonitorAddressxD2(13))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoAddressRegOutxD(13) AND MonitorAddressxD2(13))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MonitorAddressxD(13) AND NOT FifoAddressRegOutxD(13))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorAddressxD(13) AND FifoAddressRegOutxD(13)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoAddressRegOutxD_CLR(13) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_FifoAddressRegOutxD14: FTCPE port map (FifoAddressRegOutxD(14),FifoAddressRegOutxD_T(14),ClockxCI,FifoAddressRegOutxD_CLR(14),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoAddressRegOutxD_T(14) <= ((MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	FifoAddressRegOutxD(14) AND NOT MonitorAddressxD2(14))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoAddressRegOutxD(14) AND MonitorAddressxD2(14))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MonitorAddressxD(14) AND NOT FifoAddressRegOutxD(14))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorAddressxD(14) AND FifoAddressRegOutxD(14)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoAddressRegOutxD_CLR(14) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FDCPE_FifoAddressRegOutxD15: FDCPE port map (FifoAddressRegOutxD(15),MonitorSelect,ClockxCI,FifoAddressRegOutxD_CLR(15),'0',FifoAddressRegOutxD_CE(15));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoAddressRegOutxD_CLR(15) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoAddressRegOutxD_CE(15) <= (uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3);
</td></tr><tr><td>
</td></tr><tr><td>
FifoAddressxDO(0) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
FifoAddressxDO(1) <= NOT ('0');
</td></tr><tr><td>
</td></tr><tr><td>
FifoDataxDIO_I(0) <= NOT (((MonitorAddressxD(13).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoAddressRegOutxD(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorAddressxD(13).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoTimestampRegOutxD(0))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoDataxDIO(0) <= FifoDataxDIO_I(0) when FifoDataxDIO_OE(0) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoDataxDIO_OE(0) <= (uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uFifoStateMachine/StatexDP_FFd2);
</td></tr><tr><td>
</td></tr><tr><td>
FifoDataxDIO_I(1) <= NOT (((MonitorAddressxD(13).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoAddressRegOutxD(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorAddressxD(13).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoTimestampRegOutxD(1))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoDataxDIO(1) <= FifoDataxDIO_I(1) when FifoDataxDIO_OE(1) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoDataxDIO_OE(1) <= (uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uFifoStateMachine/StatexDP_FFd2);
</td></tr><tr><td>
</td></tr><tr><td>
FifoDataxDIO_I(2) <= NOT (((MonitorAddressxD(13).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoAddressRegOutxD(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorAddressxD(13).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoTimestampRegOutxD(2))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoDataxDIO(2) <= FifoDataxDIO_I(2) when FifoDataxDIO_OE(2) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoDataxDIO_OE(2) <= (uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uFifoStateMachine/StatexDP_FFd2);
</td></tr><tr><td>
</td></tr><tr><td>
FifoDataxDIO_I(3) <= NOT (((MonitorAddressxD(13).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoAddressRegOutxD(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorAddressxD(13).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoTimestampRegOutxD(3))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoDataxDIO(3) <= FifoDataxDIO_I(3) when FifoDataxDIO_OE(3) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoDataxDIO_OE(3) <= (uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uFifoStateMachine/StatexDP_FFd2);
</td></tr><tr><td>
</td></tr><tr><td>
FifoDataxDIO_I(4) <= NOT (((MonitorAddressxD(13).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoAddressRegOutxD(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorAddressxD(13).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoTimestampRegOutxD(4))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoDataxDIO(4) <= FifoDataxDIO_I(4) when FifoDataxDIO_OE(4) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoDataxDIO_OE(4) <= (uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uFifoStateMachine/StatexDP_FFd2);
</td></tr><tr><td>
</td></tr><tr><td>
FifoDataxDIO_I(5) <= NOT (((MonitorAddressxD(13).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoAddressRegOutxD(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorAddressxD(13).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoTimestampRegOutxD(5))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoDataxDIO(5) <= FifoDataxDIO_I(5) when FifoDataxDIO_OE(5) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoDataxDIO_OE(5) <= (uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uFifoStateMachine/StatexDP_FFd2);
</td></tr><tr><td>
</td></tr><tr><td>
FifoDataxDIO_I(6) <= NOT (((MonitorAddressxD(13).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoAddressRegOutxD(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorAddressxD(13).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoTimestampRegOutxD(6))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoDataxDIO(6) <= FifoDataxDIO_I(6) when FifoDataxDIO_OE(6) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoDataxDIO_OE(6) <= (uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uFifoStateMachine/StatexDP_FFd2);
</td></tr><tr><td>
</td></tr><tr><td>
FifoDataxDIO_I(7) <= NOT (((MonitorAddressxD(13).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoAddressRegOutxD(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorAddressxD(13).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoTimestampRegOutxD(7))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoDataxDIO(7) <= FifoDataxDIO_I(7) when FifoDataxDIO_OE(7) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoDataxDIO_OE(7) <= (uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uFifoStateMachine/StatexDP_FFd2);
</td></tr><tr><td>
</td></tr><tr><td>
FifoDataxDIO_I(8) <= NOT (((MonitorAddressxD(13).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoAddressRegOutxD(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorAddressxD(13).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoTimestampRegOutxD(8))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoDataxDIO(8) <= FifoDataxDIO_I(8) when FifoDataxDIO_OE(8) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoDataxDIO_OE(8) <= (uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uFifoStateMachine/StatexDP_FFd2);
</td></tr><tr><td>
</td></tr><tr><td>
FifoDataxDIO_I(9) <= NOT (((MonitorAddressxD(13).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoAddressRegOutxD(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorAddressxD(13).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoTimestampRegOutxD(9))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoDataxDIO(9) <= FifoDataxDIO_I(9) when FifoDataxDIO_OE(9) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoDataxDIO_OE(9) <= (uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uFifoStateMachine/StatexDP_FFd2);
</td></tr><tr><td>
</td></tr><tr><td>
FifoDataxDIO_I(10) <= NOT (((MonitorAddressxD(13).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoAddressRegOutxD(10))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorAddressxD(13).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoTimestampRegOutxD(10))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoDataxDIO(10) <= FifoDataxDIO_I(10) when FifoDataxDIO_OE(10) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoDataxDIO_OE(10) <= (uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uFifoStateMachine/StatexDP_FFd2);
</td></tr><tr><td>
</td></tr><tr><td>
FifoDataxDIO_I(11) <= NOT (((MonitorAddressxD(13).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoAddressRegOutxD(11))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorAddressxD(13).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoTimestampRegOutxD(11))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoDataxDIO(11) <= FifoDataxDIO_I(11) when FifoDataxDIO_OE(11) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoDataxDIO_OE(11) <= (uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uFifoStateMachine/StatexDP_FFd2);
</td></tr><tr><td>
</td></tr><tr><td>
FifoDataxDIO_I(12) <= NOT (((MonitorAddressxD(13).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoAddressRegOutxD(12))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorAddressxD(13).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoTimestampRegOutxD(12))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoDataxDIO(12) <= FifoDataxDIO_I(12) when FifoDataxDIO_OE(12) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoDataxDIO_OE(12) <= (uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uFifoStateMachine/StatexDP_FFd2);
</td></tr><tr><td>
</td></tr><tr><td>
FifoDataxDIO_I(13) <= NOT (((MonitorAddressxD(13).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoAddressRegOutxD(13))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorAddressxD(13).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoTimestampRegOutxD(13))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoDataxDIO(13) <= FifoDataxDIO_I(13) when FifoDataxDIO_OE(13) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoDataxDIO_OE(13) <= (uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uFifoStateMachine/StatexDP_FFd2);
</td></tr><tr><td>
</td></tr><tr><td>
FifoDataxDIO_I(14) <= NOT (((MonitorAddressxD(13).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoAddressRegOutxD(14))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorAddressxD(13).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoTimestampRegOutxD(14))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoDataxDIO(14) <= FifoDataxDIO_I(14) when FifoDataxDIO_OE(14) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoDataxDIO_OE(14) <= (uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uFifoStateMachine/StatexDP_FFd2);
</td></tr><tr><td>
</td></tr><tr><td>
FifoDataxDIO_I(15) <= NOT (((MonitorAddressxD(13).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoAddressRegOutxD(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorAddressxD(13).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoTimestampRegOutxD(15))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoDataxDIO(15) <= FifoDataxDIO_I(15) when FifoDataxDIO_OE(15) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoDataxDIO_OE(15) <= (uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uFifoStateMachine/StatexDP_FFd2);
</td></tr><tr><td>
</td></tr><tr><td>
FifoOutputEnablexEBO <= NOT ('0');
</td></tr><tr><td>
</td></tr><tr><td>
FifoPktEndxSBO <= NOT ((NOT uFifoStateMachine/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uFifoStateMachine/StatexDP_FFd3));
</td></tr><tr><td>
</td></tr><tr><td>
FifoReadxEBO <= NOT ('0');
</td></tr><tr><td>
FDCPE_FifoTimestampRegOutxD0: FDCPE port map (FifoTimestampRegOutxD(0),FifoTimestampRegOutxD_D(0),ClockxCI,FifoTimestampRegOutxD_CLR(0),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoTimestampRegOutxD_D(0) <= NOT (((NOT FifoTimestampRegOutxD(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MonitorAddressxD(14).COMB)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MonitorSelect AND NOT MonitorTimestampxD2(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MonitorAddressxD(2).COMB)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorSelect AND MonitorAddressxD(2).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorTimestampxD(0))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoTimestampRegOutxD_CLR(0) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FDCPE_FifoTimestampRegOutxD1: FDCPE port map (FifoTimestampRegOutxD(1),FifoTimestampRegOutxD_D(1),ClockxCI,FifoTimestampRegOutxD_CLR(1),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoTimestampRegOutxD_D(1) <= NOT (((MonitorAddressxD(14).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoTimestampRegOutxD(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MonitorSelect AND MonitorAddressxD(2).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorTimestampxD2(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorSelect AND MonitorAddressxD(2).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorTimestampxD(1))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoTimestampRegOutxD_CLR(1) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FDCPE_FifoTimestampRegOutxD2: FDCPE port map (FifoTimestampRegOutxD(2),FifoTimestampRegOutxD_D(2),ClockxCI,FifoTimestampRegOutxD_CLR(2),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoTimestampRegOutxD_D(2) <= NOT (((MonitorAddressxD(14).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoTimestampRegOutxD(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MonitorSelect AND MonitorAddressxD(2).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorTimestampxD2(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorSelect AND MonitorAddressxD(2).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorTimestampxD(2))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoTimestampRegOutxD_CLR(2) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FDCPE_FifoTimestampRegOutxD3: FDCPE port map (FifoTimestampRegOutxD(3),FifoTimestampRegOutxD_D(3),ClockxCI,FifoTimestampRegOutxD_CLR(3),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoTimestampRegOutxD_D(3) <= NOT (((MonitorAddressxD(14).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoTimestampRegOutxD(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MonitorSelect AND MonitorAddressxD(2).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorTimestampxD2(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorSelect AND MonitorAddressxD(2).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorTimestampxD(3))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoTimestampRegOutxD_CLR(3) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FDCPE_FifoTimestampRegOutxD4: FDCPE port map (FifoTimestampRegOutxD(4),FifoTimestampRegOutxD_D(4),ClockxCI,FifoTimestampRegOutxD_CLR(4),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoTimestampRegOutxD_D(4) <= NOT (((MonitorAddressxD(14).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoTimestampRegOutxD(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MonitorSelect AND MonitorAddressxD(2).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorTimestampxD2(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorSelect AND MonitorAddressxD(2).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorTimestampxD(4))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoTimestampRegOutxD_CLR(4) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FDCPE_FifoTimestampRegOutxD5: FDCPE port map (FifoTimestampRegOutxD(5),FifoTimestampRegOutxD_D(5),ClockxCI,FifoTimestampRegOutxD_CLR(5),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoTimestampRegOutxD_D(5) <= NOT (((MonitorAddressxD(14).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoTimestampRegOutxD(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MonitorSelect AND MonitorAddressxD(2).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorTimestampxD2(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorSelect AND MonitorAddressxD(2).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorTimestampxD(5))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoTimestampRegOutxD_CLR(5) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FDCPE_FifoTimestampRegOutxD6: FDCPE port map (FifoTimestampRegOutxD(6),FifoTimestampRegOutxD_D(6),ClockxCI,FifoTimestampRegOutxD_CLR(6),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoTimestampRegOutxD_D(6) <= NOT (((MonitorAddressxD(14).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoTimestampRegOutxD(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MonitorSelect AND MonitorAddressxD(2).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorTimestampxD2(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorSelect AND MonitorAddressxD(2).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorTimestampxD(6))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoTimestampRegOutxD_CLR(6) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FDCPE_FifoTimestampRegOutxD7: FDCPE port map (FifoTimestampRegOutxD(7),FifoTimestampRegOutxD_D(7),ClockxCI,FifoTimestampRegOutxD_CLR(7),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoTimestampRegOutxD_D(7) <= NOT (((MonitorAddressxD(14).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoTimestampRegOutxD(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MonitorSelect AND MonitorAddressxD(2).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorTimestampxD2(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorSelect AND MonitorAddressxD(2).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorTimestampxD(7))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoTimestampRegOutxD_CLR(7) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FDCPE_FifoTimestampRegOutxD8: FDCPE port map (FifoTimestampRegOutxD(8),FifoTimestampRegOutxD_D(8),ClockxCI,FifoTimestampRegOutxD_CLR(8),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoTimestampRegOutxD_D(8) <= NOT (((MonitorAddressxD(14).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoTimestampRegOutxD(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MonitorSelect AND MonitorAddressxD(2).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorTimestampxD2(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorSelect AND MonitorAddressxD(2).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorTimestampxD(8))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoTimestampRegOutxD_CLR(8) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FDCPE_FifoTimestampRegOutxD9: FDCPE port map (FifoTimestampRegOutxD(9),FifoTimestampRegOutxD_D(9),ClockxCI,FifoTimestampRegOutxD_CLR(9),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoTimestampRegOutxD_D(9) <= NOT (((MonitorAddressxD(14).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoTimestampRegOutxD(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MonitorSelect AND MonitorAddressxD(2).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorTimestampxD2(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorSelect AND MonitorAddressxD(2).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorTimestampxD(9))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoTimestampRegOutxD_CLR(9) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FDCPE_FifoTimestampRegOutxD10: FDCPE port map (FifoTimestampRegOutxD(10),FifoTimestampRegOutxD_D(10),ClockxCI,FifoTimestampRegOutxD_CLR(10),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoTimestampRegOutxD_D(10) <= NOT (((MonitorAddressxD(14).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoTimestampRegOutxD(10))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MonitorSelect AND MonitorAddressxD(2).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorTimestampxD2(10))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorSelect AND MonitorAddressxD(2).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorTimestampxD(10))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoTimestampRegOutxD_CLR(10) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FDCPE_FifoTimestampRegOutxD11: FDCPE port map (FifoTimestampRegOutxD(11),FifoTimestampRegOutxD_D(11),ClockxCI,FifoTimestampRegOutxD_CLR(11),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoTimestampRegOutxD_D(11) <= NOT (((MonitorAddressxD(14).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoTimestampRegOutxD(11))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MonitorSelect AND MonitorAddressxD(2).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorTimestampxD2(11))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorSelect AND MonitorAddressxD(2).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorTimestampxD(11))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoTimestampRegOutxD_CLR(11) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FDCPE_FifoTimestampRegOutxD12: FDCPE port map (FifoTimestampRegOutxD(12),FifoTimestampRegOutxD_D(12),ClockxCI,FifoTimestampRegOutxD_CLR(12),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoTimestampRegOutxD_D(12) <= NOT (((MonitorAddressxD(14).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoTimestampRegOutxD(12))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MonitorSelect AND MonitorAddressxD(2).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorTimestampxD2(12))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorSelect AND MonitorAddressxD(2).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorTimestampxD(12))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoTimestampRegOutxD_CLR(12) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FDCPE_FifoTimestampRegOutxD13: FDCPE port map (FifoTimestampRegOutxD(13),FifoTimestampRegOutxD_D(13),ClockxCI,FifoTimestampRegOutxD_CLR(13),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoTimestampRegOutxD_D(13) <= NOT (((MonitorAddressxD(14).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoTimestampRegOutxD(13))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MonitorSelect AND MonitorAddressxD(2).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorTimestampxD2(13))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorSelect AND MonitorAddressxD(2).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorTimestampxD(13))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoTimestampRegOutxD_CLR(13) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_FifoTimestampRegOutxD14: FTCPE port map (FifoTimestampRegOutxD(14),FifoTimestampRegOutxD_T(14),ClockxCI,FifoTimestampRegOutxD_CLR(14),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoTimestampRegOutxD_T(14) <= ((uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	FifoTimestampRegOutxD(14))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uFifoStateMachine/StatexDP_FFd2 AND uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoTimestampRegOutxD(14))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	FifoTimestampRegOutxD(14)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoTimestampRegOutxD_CLR(14) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_FifoTimestampRegOutxD15: FTCPE port map (FifoTimestampRegOutxD(15),FifoTimestampRegOutxD_T(15),ClockxCI,FifoTimestampRegOutxD_CLR(15),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoTimestampRegOutxD_T(15) <= ((uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	FifoTimestampRegOutxD(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uFifoStateMachine/StatexDP_FFd2 AND uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	FifoTimestampRegOutxD(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoTimestampRegOutxD(15)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FifoTimestampRegOutxD_CLR(15) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
</td></tr><tr><td>
FifoWritexEBO <= NOT ((uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uFifoStateMachine/StatexDP_FFd2));
</td></tr><tr><td>
</td></tr><tr><td>
Interrupt0xSB0 <= NOT ('0');
</td></tr><tr><td>
</td></tr><tr><td>
Interrupt1xSB0 <= NOT ((NOT MissedEventxS(0) AND NOT MissedEventxS(1)));
</td></tr><tr><td>
</td></tr><tr><td>
LEDxSO <= ((NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/StatexDP_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/StatexDP_FFd1));
</td></tr><tr><td>
FTCPE_MissedEventxS0: FTCPE port map (MissedEventxS(0),MissedEventxS_T(0),ClockxCI,MissedEventxS_CLR(0),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MissedEventxS_T(0) <= (uMonitorStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoInFullxSBI AND NOT uMonitorStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/AERREQxSB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine/MissedEventsxDP(0) AND uMonitorStateMachine/MissedEventsxDP(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine/MissedEventsxDP(2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MissedEventxS_CLR(0) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_MissedEventxS1: FTCPE port map (MissedEventxS(1),MissedEventxS_T(1),ClockxCI,MissedEventxS_CLR(1),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MissedEventxS_T(1) <= (NOT FifoInFullxSBI AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine2/StatexDP_FFd2 AND NOT uMonitorStateMachine2/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine2/StatexDP_FFd1 AND NOT uMonitorStateMachine2/AERREQxSB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine2/MissedEventsxDP(0) AND uMonitorStateMachine2/MissedEventsxDP(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine2/MissedEventsxDP(2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MissedEventxS_CLR(1) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FDCPE_MonitorAddressxD20: FDCPE port map (MonitorAddressxD2(0),AERMonitorAddressxDI2(0),ClockxCI,MonitorAddressxD2_CLR(0),'0',MonitorAddressxD2_CE(0));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD2_CLR(0) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD2_CE(0) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine2/StatexDP_FFd3);
</td></tr><tr><td>
FDCPE_MonitorAddressxD21: FDCPE port map (MonitorAddressxD2(1),AERMonitorAddressxDI2(1),ClockxCI,MonitorAddressxD2_CLR(1),'0',MonitorAddressxD2_CE(1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD2_CLR(1) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD2_CE(1) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine2/StatexDP_FFd3);
</td></tr><tr><td>
FDCPE_MonitorAddressxD22: FDCPE port map (MonitorAddressxD2(2),AERMonitorAddressxDI2(2),ClockxCI,MonitorAddressxD2_CLR(2),'0',MonitorAddressxD2_CE(2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD2_CLR(2) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD2_CE(2) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine2/StatexDP_FFd3);
</td></tr><tr><td>
FDCPE_MonitorAddressxD23: FDCPE port map (MonitorAddressxD2(3),AERMonitorAddressxDI2(3),ClockxCI,MonitorAddressxD2_CLR(3),'0',MonitorAddressxD2_CE(3));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD2_CLR(3) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD2_CE(3) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine2/StatexDP_FFd3);
</td></tr><tr><td>
FDCPE_MonitorAddressxD24: FDCPE port map (MonitorAddressxD2(4),AERMonitorAddressxDI2(4),ClockxCI,MonitorAddressxD2_CLR(4),'0',MonitorAddressxD2_CE(4));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD2_CLR(4) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD2_CE(4) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine2/StatexDP_FFd3);
</td></tr><tr><td>
FDCPE_MonitorAddressxD25: FDCPE port map (MonitorAddressxD2(5),AERMonitorAddressxDI2(5),ClockxCI,MonitorAddressxD2_CLR(5),'0',MonitorAddressxD2_CE(5));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD2_CLR(5) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD2_CE(5) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine2/StatexDP_FFd3);
</td></tr><tr><td>
FDCPE_MonitorAddressxD26: FDCPE port map (MonitorAddressxD2(6),AERMonitorAddressxDI2(6),ClockxCI,MonitorAddressxD2_CLR(6),'0',MonitorAddressxD2_CE(6));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD2_CLR(6) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD2_CE(6) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine2/StatexDP_FFd3);
</td></tr><tr><td>
FDCPE_MonitorAddressxD27: FDCPE port map (MonitorAddressxD2(7),AERMonitorAddressxDI2(7),ClockxCI,MonitorAddressxD2_CLR(7),'0',MonitorAddressxD2_CE(7));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD2_CLR(7) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD2_CE(7) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine2/StatexDP_FFd3);
</td></tr><tr><td>
FDCPE_MonitorAddressxD28: FDCPE port map (MonitorAddressxD2(8),AERMonitorAddressxDI2(8),ClockxCI,MonitorAddressxD2_CLR(8),'0',MonitorAddressxD2_CE(8));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD2_CLR(8) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD2_CE(8) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine2/StatexDP_FFd3);
</td></tr><tr><td>
FDCPE_MonitorAddressxD29: FDCPE port map (MonitorAddressxD2(9),AERMonitorAddressxDI2(9),ClockxCI,MonitorAddressxD2_CLR(9),'0',MonitorAddressxD2_CE(9));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD2_CLR(9) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD2_CE(9) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine2/StatexDP_FFd3);
</td></tr><tr><td>
FDCPE_MonitorAddressxD210: FDCPE port map (MonitorAddressxD2(10),AERMonitorAddressxDI2(10),ClockxCI,MonitorAddressxD2_CLR(10),'0',MonitorAddressxD2_CE(10));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD2_CLR(10) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD2_CE(10) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine2/StatexDP_FFd3);
</td></tr><tr><td>
FDCPE_MonitorAddressxD211: FDCPE port map (MonitorAddressxD2(11),AERMonitorAddressxDI2(11),ClockxCI,MonitorAddressxD2_CLR(11),'0',MonitorAddressxD2_CE(11));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD2_CLR(11) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD2_CE(11) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine2/StatexDP_FFd3);
</td></tr><tr><td>
FDCPE_MonitorAddressxD212: FDCPE port map (MonitorAddressxD2(12),AERMonitorAddressxDI2(12),ClockxCI,MonitorAddressxD2_CLR(12),'0',MonitorAddressxD2_CE(12));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD2_CLR(12) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD2_CE(12) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine2/StatexDP_FFd3);
</td></tr><tr><td>
FDCPE_MonitorAddressxD213: FDCPE port map (MonitorAddressxD2(13),AERMonitorAddressxDI2(13),ClockxCI,MonitorAddressxD2_CLR(13),'0',MonitorAddressxD2_CE(13));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD2_CLR(13) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD2_CE(13) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine2/StatexDP_FFd3);
</td></tr><tr><td>
FDCPE_MonitorAddressxD214: FDCPE port map (MonitorAddressxD2(14),AERMonitorAddressxDI2(14),ClockxCI,MonitorAddressxD2_CLR(14),'0',MonitorAddressxD2_CE(14));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD2_CLR(14) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD2_CE(14) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine2/StatexDP_FFd3);
</td></tr><tr><td>
FDCPE_MonitorAddressxD0: FDCPE port map (MonitorAddressxD(0),AERMonitorAddressxDI(0),ClockxCI,MonitorAddressxD_CLR(0),'0',MonitorAddressxD_CE(0));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD_CLR(0) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD_CE(0) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine/StatexDP_FFd2);
</td></tr><tr><td>
FDCPE_MonitorAddressxD1: FDCPE port map (MonitorAddressxD(1),AERMonitorAddressxDI(1),ClockxCI,MonitorAddressxD_CLR(1),'0',MonitorAddressxD_CE(1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD_CLR(1) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD_CE(1) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine/StatexDP_FFd2);
</td></tr><tr><td>
</td></tr><tr><td>
MonitorAddressxD(2).COMB <= ((NOT uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uFifoStateMachine/StatexDP_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3));FDCPE_MonitorAddressxD2: FDCPE port map (MonitorAddressxD(2),AERMonitorAddressxDI(2),ClockxCI,MonitorAddressxD_CLR(2),'0',MonitorAddressxD_CE(2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD_CLR(2) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD_CE(2) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine/StatexDP_FFd2);
</td></tr><tr><td>
</td></tr><tr><td>
MonitorAddressxD(3).COMB <= (NOT uFifoStateMachine/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uFifoStateMachine/StatexDP_FFd3);FDCPE_MonitorAddressxD3: FDCPE port map (MonitorAddressxD(3),AERMonitorAddressxDI(3),ClockxCI,MonitorAddressxD_CLR(3),'0',MonitorAddressxD_CE(3));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD_CLR(3) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD_CE(3) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine/StatexDP_FFd2);
</td></tr><tr><td>
</td></tr><tr><td>
MonitorAddressxD(4).COMB <= ((NOT N_PZ_1155 AND TriggerModexSI)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT TriggerModexSI AND RunMonitorxSI));FDCPE_MonitorAddressxD4: FDCPE port map (MonitorAddressxD(4),AERMonitorAddressxDI(4),ClockxCI,MonitorAddressxD_CLR(4),'0',MonitorAddressxD_CE(4));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD_CLR(4) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD_CE(4) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine/StatexDP_FFd2);
</td></tr><tr><td>
</td></tr><tr><td>
MonitorAddressxD(5).COMB <= ((uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(1) AND uSynchStateMachine/DividerxDP(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(1) AND uSynchStateMachine/DividerxDP(0)));FDCPE_MonitorAddressxD5: FDCPE port map (MonitorAddressxD(5),AERMonitorAddressxDI(5),ClockxCI,MonitorAddressxD_CLR(5),'0',MonitorAddressxD_CE(5));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD_CLR(5) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD_CE(5) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine/StatexDP_FFd2);
</td></tr><tr><td>
</td></tr><tr><td>
MonitorAddressxD(6).COMB <= ((NOT uSynchStateMachine/SyncInxS AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT HostResetTimestampxSI AND NOT TimestampTickxSI)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ResetxRBI AND N_PZ_1155 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/SyncInxS AND NOT TimestampTickxSI)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/SyncInxS AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT HostResetTimestampxSI AND NOT uSynchStateMachine/DividerxDP(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/DividerxDP(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ResetxRBI AND N_PZ_1155 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/SyncInxS AND NOT uSynchStateMachine/DividerxDP(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/DividerxDP(4)));FDCPE_MonitorAddressxD6: FDCPE port map (MonitorAddressxD(6),AERMonitorAddressxDI(6),ClockxCI,MonitorAddressxD_CLR(6),'0',MonitorAddressxD_CE(6));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD_CLR(6) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD_CE(6) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine/StatexDP_FFd2);
</td></tr><tr><td>
</td></tr><tr><td>
MonitorAddressxD(7).COMB <= ((uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/StatexDP_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd1 AND NOT uSynchStateMachine/DividerxDP(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/DividerxDP(2) AND NOT uSynchStateMachine/DividerxDP(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/DividerxDP(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd1 AND NOT uSynchStateMachine/DividerxDP(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/DividerxDP(3) AND NOT uSynchStateMachine/DividerxDP(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/DividerxDP(0)));FDCPE_MonitorAddressxD7: FDCPE port map (MonitorAddressxD(7),AERMonitorAddressxDI(7),ClockxCI,MonitorAddressxD_CLR(7),'0',MonitorAddressxD_CE(7));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD_CLR(7) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD_CE(7) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine/StatexDP_FFd2);
</td></tr><tr><td>
</td></tr><tr><td>
MonitorAddressxD(8).COMB <= (NOT uEarlyPaketTimer/CountxDP(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3));FDCPE_MonitorAddressxD8: FDCPE port map (MonitorAddressxD(8),AERMonitorAddressxDI(8),ClockxCI,MonitorAddressxD_CLR(8),'0',MonitorAddressxD_CE(8));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD_CLR(8) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD_CE(8) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine/StatexDP_FFd2);
</td></tr><tr><td>
</td></tr><tr><td>
MonitorAddressxD(9).COMB <= ((uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/SyncInxS AND uSynchStateMachine/StatexDP_FFd1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/StatexDP_FFd1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/SyncInxS AND uSynchStateMachine/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT HostResetTimestampxSI)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ResetxRBI AND N_PZ_1155 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/StatexDP_FFd3 AND NOT uSynchStateMachine/SyncInxS AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2));FDCPE_MonitorAddressxD9: FDCPE port map (MonitorAddressxD(9),AERMonitorAddressxDI(9),ClockxCI,MonitorAddressxD_CLR(9),'0',MonitorAddressxD_CE(9));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD_CLR(9) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD_CE(9) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine/StatexDP_FFd2);
</td></tr><tr><td>
</td></tr><tr><td>
MonitorAddressxD(10).COMB <= ((TimestampTickxSI AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (TimestampTickxSI AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (uSynchStateMachine/DividerxDP(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	TimestampTickxSI AND NOT MonitorAddressxD(11).COMB)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (uSynchStateMachine/DividerxDP(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(3) AND uSynchStateMachine/DividerxDP(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorAddressxD(11).COMB));FDCPE_MonitorAddressxD10: FDCPE port map (MonitorAddressxD(10),AERMonitorAddressxDI(10),ClockxCI,MonitorAddressxD_CLR(10),'0',MonitorAddressxD_CE(10));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD_CLR(10) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD_CE(10) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine/StatexDP_FFd2);
</td></tr><tr><td>
</td></tr><tr><td>
MonitorAddressxD(11).COMB <= (NOT uSynchStateMachine/DividerxDP(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/DividerxDP(0));FDCPE_MonitorAddressxD11: FDCPE port map (MonitorAddressxD(11),AERMonitorAddressxDI(11),ClockxCI,MonitorAddressxD_CLR(11),'0',MonitorAddressxD_CE(11));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD_CLR(11) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD_CE(11) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine/StatexDP_FFd2);
</td></tr><tr><td>
</td></tr><tr><td>
MonitorAddressxD(12).COMB <= (NOT MonitorAddressxD(3).COMB AND NOT N_PZ_1095);FDCPE_MonitorAddressxD12: FDCPE port map (MonitorAddressxD(12),AERMonitorAddressxDI(12),ClockxCI,MonitorAddressxD_CLR(12),'0',MonitorAddressxD_CE(12));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD_CLR(12) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD_CE(12) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine/StatexDP_FFd2);
</td></tr><tr><td>
</td></tr><tr><td>
MonitorAddressxD(13).COMB <= (uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3);FDCPE_MonitorAddressxD13: FDCPE port map (MonitorAddressxD(13),AERMonitorAddressxDI(13),ClockxCI,MonitorAddressxD_CLR(13),'0',MonitorAddressxD_CE(13));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD_CLR(13) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD_CE(13) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine/StatexDP_FFd2);
</td></tr><tr><td>
</td></tr><tr><td>
MonitorAddressxD(14).COMB <= ((NOT MonitorAddressxD(2).COMB)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uFifoStateMachine/StatexDP_FFd3));FDCPE_MonitorAddressxD14: FDCPE port map (MonitorAddressxD(14),AERMonitorAddressxDI(14),ClockxCI,MonitorAddressxD_CLR(14),'0',MonitorAddressxD_CE(14));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD_CLR(14) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorAddressxD_CE(14) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine/StatexDP_FFd2);
</td></tr><tr><td>
FDCPE_MonitorEventReadyxS0: FDCPE port map (MonitorEventReadyxS(0),MonitorEventReadyxS_D(0),ClockxCI,MonitorEventReadyxS_CLR(0),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorEventReadyxS_D(0) <= NOT (((uMonitorStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorEventReadyxS(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uMonitorStateMachine/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorEventReadyxS(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMergerStateMachine/r.State_FFd2 AND NOT uMergerStateMachine/r.State_FFd1)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorEventReadyxS_CLR(0) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FDCPE_MonitorEventReadyxS1: FDCPE port map (MonitorEventReadyxS(1),MonitorEventReadyxS_D(1),ClockxCI,MonitorEventReadyxS_CLR(1),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorEventReadyxS_D(1) <= NOT (((NOT MonitorEventReadyxS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine2/StatexDP_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorEventReadyxS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine2/StatexDP_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MonitorSelect AND uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMergerStateMachine/r.State_FFd2 AND NOT uMergerStateMachine/r.State_FFd1)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorEventReadyxS_CLR(1) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_MonitorSelect: FTCPE port map (MonitorSelect,MonitorSelect_T,ClockxCI,MonitorSelect_CLR,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorSelect_T <= ((MonitorEventReadyxS(0) AND MonitorSelect AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMergerStateMachine/r.State_FFd2 AND NOT uMergerStateMachine/r.State_FFd1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorSelect AND MonitorEventReadyxS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMergerStateMachine/r.State_FFd2 AND NOT uMergerStateMachine/r.State_FFd1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorSelect_CLR <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FDCPE_MonitorTimestampxD20: FDCPE port map (MonitorTimestampxD2(0),ActualTimestampxD(0),ClockxCI,MonitorTimestampxD2_CLR(0),'0',MonitorTimestampxD2_CE(0));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD2_CLR(0) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD2_CE(0) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine2/StatexDP_FFd3);
</td></tr><tr><td>
FDCPE_MonitorTimestampxD21: FDCPE port map (MonitorTimestampxD2(1),ActualTimestampxD(1),ClockxCI,MonitorTimestampxD2_CLR(1),'0',MonitorTimestampxD2_CE(1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD2_CLR(1) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD2_CE(1) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine2/StatexDP_FFd3);
</td></tr><tr><td>
FDCPE_MonitorTimestampxD22: FDCPE port map (MonitorTimestampxD2(2),ActualTimestampxD(2),ClockxCI,MonitorTimestampxD2_CLR(2),'0',MonitorTimestampxD2_CE(2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD2_CLR(2) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD2_CE(2) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine2/StatexDP_FFd3);
</td></tr><tr><td>
FDCPE_MonitorTimestampxD23: FDCPE port map (MonitorTimestampxD2(3),ActualTimestampxD(3),ClockxCI,MonitorTimestampxD2_CLR(3),'0',MonitorTimestampxD2_CE(3));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD2_CLR(3) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD2_CE(3) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine2/StatexDP_FFd3);
</td></tr><tr><td>
FDCPE_MonitorTimestampxD24: FDCPE port map (MonitorTimestampxD2(4),ActualTimestampxD(4),ClockxCI,MonitorTimestampxD2_CLR(4),'0',MonitorTimestampxD2_CE(4));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD2_CLR(4) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD2_CE(4) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine2/StatexDP_FFd3);
</td></tr><tr><td>
FDCPE_MonitorTimestampxD25: FDCPE port map (MonitorTimestampxD2(5),ActualTimestampxD(5),ClockxCI,MonitorTimestampxD2_CLR(5),'0',MonitorTimestampxD2_CE(5));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD2_CLR(5) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD2_CE(5) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine2/StatexDP_FFd3);
</td></tr><tr><td>
FDCPE_MonitorTimestampxD26: FDCPE port map (MonitorTimestampxD2(6),ActualTimestampxD(6),ClockxCI,MonitorTimestampxD2_CLR(6),'0',MonitorTimestampxD2_CE(6));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD2_CLR(6) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD2_CE(6) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine2/StatexDP_FFd3);
</td></tr><tr><td>
FDCPE_MonitorTimestampxD27: FDCPE port map (MonitorTimestampxD2(7),ActualTimestampxD(7),ClockxCI,MonitorTimestampxD2_CLR(7),'0',MonitorTimestampxD2_CE(7));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD2_CLR(7) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD2_CE(7) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine2/StatexDP_FFd3);
</td></tr><tr><td>
FDCPE_MonitorTimestampxD28: FDCPE port map (MonitorTimestampxD2(8),ActualTimestampxD(8),ClockxCI,MonitorTimestampxD2_CLR(8),'0',MonitorTimestampxD2_CE(8));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD2_CLR(8) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD2_CE(8) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine2/StatexDP_FFd3);
</td></tr><tr><td>
FDCPE_MonitorTimestampxD29: FDCPE port map (MonitorTimestampxD2(9),ActualTimestampxD(9),ClockxCI,MonitorTimestampxD2_CLR(9),'0',MonitorTimestampxD2_CE(9));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD2_CLR(9) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD2_CE(9) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine2/StatexDP_FFd3);
</td></tr><tr><td>
FDCPE_MonitorTimestampxD210: FDCPE port map (MonitorTimestampxD2(10),ActualTimestampxD(10),ClockxCI,MonitorTimestampxD2_CLR(10),'0',MonitorTimestampxD2_CE(10));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD2_CLR(10) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD2_CE(10) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine2/StatexDP_FFd3);
</td></tr><tr><td>
FDCPE_MonitorTimestampxD211: FDCPE port map (MonitorTimestampxD2(11),ActualTimestampxD(11),ClockxCI,MonitorTimestampxD2_CLR(11),'0',MonitorTimestampxD2_CE(11));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD2_CLR(11) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD2_CE(11) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine2/StatexDP_FFd3);
</td></tr><tr><td>
FDCPE_MonitorTimestampxD212: FDCPE port map (MonitorTimestampxD2(12),ActualTimestampxD(12),ClockxCI,MonitorTimestampxD2_CLR(12),'0',MonitorTimestampxD2_CE(12));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD2_CLR(12) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD2_CE(12) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine2/StatexDP_FFd3);
</td></tr><tr><td>
FDCPE_MonitorTimestampxD213: FDCPE port map (MonitorTimestampxD2(13),ActualTimestampxD(13),ClockxCI,MonitorTimestampxD2_CLR(13),'0',MonitorTimestampxD2_CE(13));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD2_CLR(13) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD2_CE(13) <= (uMonitorStateMachine2/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine2/StatexDP_FFd3);
</td></tr><tr><td>
FDCPE_MonitorTimestampxD0: FDCPE port map (MonitorTimestampxD(0),ActualTimestampxD(0),ClockxCI,MonitorTimestampxD_CLR(0),'0',MonitorTimestampxD_CE(0));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD_CLR(0) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD_CE(0) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine/StatexDP_FFd2);
</td></tr><tr><td>
FDCPE_MonitorTimestampxD1: FDCPE port map (MonitorTimestampxD(1),ActualTimestampxD(1),ClockxCI,MonitorTimestampxD_CLR(1),'0',MonitorTimestampxD_CE(1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD_CLR(1) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD_CE(1) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine/StatexDP_FFd2);
</td></tr><tr><td>
FDCPE_MonitorTimestampxD2: FDCPE port map (MonitorTimestampxD(2),ActualTimestampxD(2),ClockxCI,MonitorTimestampxD_CLR(2),'0',MonitorTimestampxD_CE(2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD_CLR(2) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD_CE(2) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine/StatexDP_FFd2);
</td></tr><tr><td>
FDCPE_MonitorTimestampxD3: FDCPE port map (MonitorTimestampxD(3),ActualTimestampxD(3),ClockxCI,MonitorTimestampxD_CLR(3),'0',MonitorTimestampxD_CE(3));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD_CLR(3) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD_CE(3) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine/StatexDP_FFd2);
</td></tr><tr><td>
FDCPE_MonitorTimestampxD4: FDCPE port map (MonitorTimestampxD(4),ActualTimestampxD(4),ClockxCI,MonitorTimestampxD_CLR(4),'0',MonitorTimestampxD_CE(4));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD_CLR(4) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD_CE(4) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine/StatexDP_FFd2);
</td></tr><tr><td>
FDCPE_MonitorTimestampxD5: FDCPE port map (MonitorTimestampxD(5),ActualTimestampxD(5),ClockxCI,MonitorTimestampxD_CLR(5),'0',MonitorTimestampxD_CE(5));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD_CLR(5) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD_CE(5) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine/StatexDP_FFd2);
</td></tr><tr><td>
FDCPE_MonitorTimestampxD6: FDCPE port map (MonitorTimestampxD(6),ActualTimestampxD(6),ClockxCI,MonitorTimestampxD_CLR(6),'0',MonitorTimestampxD_CE(6));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD_CLR(6) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD_CE(6) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine/StatexDP_FFd2);
</td></tr><tr><td>
FDCPE_MonitorTimestampxD7: FDCPE port map (MonitorTimestampxD(7),ActualTimestampxD(7),ClockxCI,MonitorTimestampxD_CLR(7),'0',MonitorTimestampxD_CE(7));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD_CLR(7) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD_CE(7) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine/StatexDP_FFd2);
</td></tr><tr><td>
FDCPE_MonitorTimestampxD8: FDCPE port map (MonitorTimestampxD(8),ActualTimestampxD(8),ClockxCI,MonitorTimestampxD_CLR(8),'0',MonitorTimestampxD_CE(8));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD_CLR(8) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD_CE(8) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine/StatexDP_FFd2);
</td></tr><tr><td>
FDCPE_MonitorTimestampxD9: FDCPE port map (MonitorTimestampxD(9),ActualTimestampxD(9),ClockxCI,MonitorTimestampxD_CLR(9),'0',MonitorTimestampxD_CE(9));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD_CLR(9) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD_CE(9) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine/StatexDP_FFd2);
</td></tr><tr><td>
FDCPE_MonitorTimestampxD10: FDCPE port map (MonitorTimestampxD(10),ActualTimestampxD(10),ClockxCI,MonitorTimestampxD_CLR(10),'0',MonitorTimestampxD_CE(10));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD_CLR(10) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD_CE(10) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine/StatexDP_FFd2);
</td></tr><tr><td>
FDCPE_MonitorTimestampxD11: FDCPE port map (MonitorTimestampxD(11),ActualTimestampxD(11),ClockxCI,MonitorTimestampxD_CLR(11),'0',MonitorTimestampxD_CE(11));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD_CLR(11) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD_CE(11) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine/StatexDP_FFd2);
</td></tr><tr><td>
FDCPE_MonitorTimestampxD12: FDCPE port map (MonitorTimestampxD(12),ActualTimestampxD(12),ClockxCI,MonitorTimestampxD_CLR(12),'0',MonitorTimestampxD_CE(12));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD_CLR(12) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD_CE(12) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine/StatexDP_FFd2);
</td></tr><tr><td>
FDCPE_MonitorTimestampxD13: FDCPE port map (MonitorTimestampxD(13),ActualTimestampxD(13),ClockxCI,MonitorTimestampxD_CLR(13),'0',MonitorTimestampxD_CE(13));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD_CLR(13) <= (NOT ResetxRBI AND N_PZ_1155);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MonitorTimestampxD_CE(13) <= (NOT uMonitorStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine/StatexDP_FFd2);
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_1095 <= (NOT uEventCounter/CountxDP(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uEventCounter/CountxDP(1) AND NOT uEventCounter/CountxDP(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uEventCounter/CountxDP(3) AND NOT uEventCounter/CountxDP(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uEventCounter/CountxDP(5) AND NOT uEventCounter/CountxDP(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEventCounter/CountxDP(7));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_1155 <= ((NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/StatexDP_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/StatexDP_FFd1));
</td></tr><tr><td>
</td></tr><tr><td>
SynchOutxSO <= NOT (((uSynchStateMachine/StatexDP_FFd3 AND NOT SyncInxAI)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd2 AND NOT SyncInxAI)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (uSynchStateMachine/StatexDP_FFd1 AND NOT SyncInxAI)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/StatexDP_FFd1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND NOT uSynchStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(1) AND NOT uSynchStateMachine/DividerxDP(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	TimestampTickxSI AND NOT uSynchStateMachine/DividerxDP(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/DividerxDP(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND NOT uSynchStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(1) AND NOT uSynchStateMachine/DividerxDP(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT TimestampTickxSI AND uSynchStateMachine/DividerxDP(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(4) AND NOT uSynchStateMachine/DividerxDP(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND NOT uSynchStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/DividerxDP(1) AND NOT uSynchStateMachine/DividerxDP(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT TimestampTickxSI AND uSynchStateMachine/DividerxDP(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(4) AND uSynchStateMachine/DividerxDP(0))));
</td></tr><tr><td>
</td></tr><tr><td>
TimestampMasterxSO <= ((NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/StatexDP_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/StatexDP_FFd1));
</td></tr><tr><td>
FDCPE_uEarlyPaketTimer/CountxDP0: FDCPE port map (uEarlyPaketTimer/CountxDP(0),uEarlyPaketTimer/CountxDP_D(0),ClockxCI,uEarlyPaketTimer/CountxDP_CLR(0),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEarlyPaketTimer/CountxDP_D(0) <= ((uEarlyPaketTimer/CountxDP(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorAddressxD(3).COMB AND NOT N_PZ_1095 AND uEarlyPaketTimer/CountxDP(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorAddressxD(3).COMB AND NOT N_PZ_1095 AND NOT uEarlyPaketTimer/CountxDP(0)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEarlyPaketTimer/CountxDP_CLR(0) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FDCPE_uEarlyPaketTimer/CountxDP1: FDCPE port map (uEarlyPaketTimer/CountxDP(1),uEarlyPaketTimer/CountxDP_D(1),ClockxCI,uEarlyPaketTimer/CountxDP_CLR(1),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEarlyPaketTimer/CountxDP_D(1) <= (uEarlyPaketTimer/CountxDP(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MonitorAddressxD(12).COMB)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR (NOT uEarlyPaketTimer/CountxDP(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(0) AND MonitorAddressxD(12).COMB);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEarlyPaketTimer/CountxDP_CLR(1) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FDCPE_uEarlyPaketTimer/CountxDP2: FDCPE port map (uEarlyPaketTimer/CountxDP(2),uEarlyPaketTimer/CountxDP_D(2),ClockxCI,uEarlyPaketTimer/CountxDP_CLR(2),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEarlyPaketTimer/CountxDP_D(2) <= (MonitorAddressxD(12).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR (NOT uEarlyPaketTimer/CountxDP(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MonitorAddressxD(12).COMB);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEarlyPaketTimer/CountxDP_CLR(2) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FDCPE_uEarlyPaketTimer/CountxDP3: FDCPE port map (uEarlyPaketTimer/CountxDP(3),uEarlyPaketTimer/CountxDP_D(3),ClockxCI,uEarlyPaketTimer/CountxDP_CLR(3),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEarlyPaketTimer/CountxDP_D(3) <= ((MonitorAddressxD(12).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(3) AND NOT MonitorAddressxD(8).COMB)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MonitorAddressxD(12).COMB AND uEarlyPaketTimer/CountxDP(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorAddressxD(8).COMB));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEarlyPaketTimer/CountxDP_CLR(3) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FDCPE_uEarlyPaketTimer/CountxDP4: FDCPE port map (uEarlyPaketTimer/CountxDP(4),uEarlyPaketTimer/CountxDP_D(4),ClockxCI,uEarlyPaketTimer/CountxDP_CLR(4),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEarlyPaketTimer/CountxDP_D(4) <= ((MonitorAddressxD(12).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MonitorAddressxD(8).COMB AND NOT uEarlyPaketTimer/CountxDP(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MonitorAddressxD(12).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorAddressxD(8).COMB AND uEarlyPaketTimer/CountxDP(4)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEarlyPaketTimer/CountxDP_CLR(4) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FDCPE_uEarlyPaketTimer/CountxDP5: FDCPE port map (uEarlyPaketTimer/CountxDP(5),uEarlyPaketTimer/CountxDP_D(5),ClockxCI,uEarlyPaketTimer/CountxDP_CLR(5),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEarlyPaketTimer/CountxDP_D(5) <= (MonitorAddressxD(12).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR (MonitorAddressxD(12).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MonitorAddressxD(8).COMB AND uEarlyPaketTimer/CountxDP(4));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEarlyPaketTimer/CountxDP_CLR(5) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FDCPE_uEarlyPaketTimer/CountxDP6: FDCPE port map (uEarlyPaketTimer/CountxDP(6),uEarlyPaketTimer/CountxDP_D(6),ClockxCI,uEarlyPaketTimer/CountxDP_CLR(6),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEarlyPaketTimer/CountxDP_D(6) <= (MonitorAddressxD(12).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR (MonitorAddressxD(12).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MonitorAddressxD(8).COMB AND uEarlyPaketTimer/CountxDP(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(5));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEarlyPaketTimer/CountxDP_CLR(6) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_uEarlyPaketTimer/CountxDP7: FTCPE port map (uEarlyPaketTimer/CountxDP(7),uEarlyPaketTimer/CountxDP_T(7),ClockxCI,uEarlyPaketTimer/CountxDP_CLR(7),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEarlyPaketTimer/CountxDP_T(7) <= ((NOT MonitorAddressxD(12).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MonitorAddressxD(12).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MonitorAddressxD(8).COMB AND uEarlyPaketTimer/CountxDP(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEarlyPaketTimer/CountxDP_CLR(7) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_uEarlyPaketTimer/CountxDP8: FTCPE port map (uEarlyPaketTimer/CountxDP(8),uEarlyPaketTimer/CountxDP_T(8),ClockxCI,uEarlyPaketTimer/CountxDP_CLR(8),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEarlyPaketTimer/CountxDP_T(8) <= ((NOT MonitorAddressxD(12).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MonitorAddressxD(12).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MonitorAddressxD(8).COMB AND uEarlyPaketTimer/CountxDP(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(7)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEarlyPaketTimer/CountxDP_CLR(8) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_uEarlyPaketTimer/CountxDP9: FTCPE port map (uEarlyPaketTimer/CountxDP(9),uEarlyPaketTimer/CountxDP_T(9),ClockxCI,uEarlyPaketTimer/CountxDP_CLR(9),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEarlyPaketTimer/CountxDP_T(9) <= ((NOT MonitorAddressxD(12).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MonitorAddressxD(12).COMB AND uEarlyPaketTimer/CountxDP(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEarlyPaketTimer/CountxDP_CLR(9) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_uEarlyPaketTimer/CountxDP10: FTCPE port map (uEarlyPaketTimer/CountxDP(10),uEarlyPaketTimer/CountxDP_T(10),ClockxCI,uEarlyPaketTimer/CountxDP_CLR(10),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEarlyPaketTimer/CountxDP_T(10) <= ((uEarlyPaketTimer/CountxDP(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorAddressxD(12).COMB)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MonitorAddressxD(12).COMB AND uEarlyPaketTimer/CountxDP(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(3) AND uEarlyPaketTimer/CountxDP(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(5) AND uEarlyPaketTimer/CountxDP(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(7) AND uEarlyPaketTimer/CountxDP(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(9)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEarlyPaketTimer/CountxDP_CLR(10) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_uEarlyPaketTimer/CountxDP11: FTCPE port map (uEarlyPaketTimer/CountxDP(11),uEarlyPaketTimer/CountxDP_T(11),ClockxCI,uEarlyPaketTimer/CountxDP_CLR(11),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEarlyPaketTimer/CountxDP_T(11) <= ((NOT MonitorAddressxD(12).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(11))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(1) AND MonitorAddressxD(12).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(6) AND uEarlyPaketTimer/CountxDP(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(8) AND uEarlyPaketTimer/CountxDP(9)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEarlyPaketTimer/CountxDP_CLR(11) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_uEarlyPaketTimer/CountxDP12: FTCPE port map (uEarlyPaketTimer/CountxDP(12),uEarlyPaketTimer/CountxDP_T(12),ClockxCI,uEarlyPaketTimer/CountxDP_CLR(12),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEarlyPaketTimer/CountxDP_T(12) <= ((NOT MonitorAddressxD(12).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(12))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(1) AND MonitorAddressxD(12).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(6) AND uEarlyPaketTimer/CountxDP(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(8) AND uEarlyPaketTimer/CountxDP(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(11)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEarlyPaketTimer/CountxDP_CLR(12) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_uEarlyPaketTimer/CountxDP13: FTCPE port map (uEarlyPaketTimer/CountxDP(13),uEarlyPaketTimer/CountxDP_T(13),ClockxCI,uEarlyPaketTimer/CountxDP_CLR(13),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEarlyPaketTimer/CountxDP_T(13) <= ((NOT MonitorAddressxD(12).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(13))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(1) AND MonitorAddressxD(12).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(6) AND uEarlyPaketTimer/CountxDP(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(8) AND uEarlyPaketTimer/CountxDP(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(11) AND uEarlyPaketTimer/CountxDP(12)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEarlyPaketTimer/CountxDP_CLR(13) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_uEarlyPaketTimer/CountxDP14: FTCPE port map (uEarlyPaketTimer/CountxDP(14),uEarlyPaketTimer/CountxDP_T(14),ClockxCI,uEarlyPaketTimer/CountxDP_CLR(14),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEarlyPaketTimer/CountxDP_T(14) <= ((NOT MonitorAddressxD(12).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(14))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(1) AND MonitorAddressxD(12).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(6) AND uEarlyPaketTimer/CountxDP(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(8) AND uEarlyPaketTimer/CountxDP(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(11) AND uEarlyPaketTimer/CountxDP(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(13)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEarlyPaketTimer/CountxDP_CLR(14) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_uEarlyPaketTimer/CountxDP15: FTCPE port map (uEarlyPaketTimer/CountxDP(15),uEarlyPaketTimer/CountxDP_T(15),ClockxCI,uEarlyPaketTimer/CountxDP_CLR(15),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEarlyPaketTimer/CountxDP_T(15) <= ((NOT MonitorAddressxD(12).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(1) AND MonitorAddressxD(12).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(6) AND uEarlyPaketTimer/CountxDP(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(8) AND uEarlyPaketTimer/CountxDP(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(11) AND uEarlyPaketTimer/CountxDP(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(13) AND uEarlyPaketTimer/CountxDP(14)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEarlyPaketTimer/CountxDP_CLR(15) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_uEarlyPaketTimer/CountxDP16: FTCPE port map (uEarlyPaketTimer/CountxDP(16),uEarlyPaketTimer/CountxDP_T(16),ClockxCI,uEarlyPaketTimer/CountxDP_CLR(16),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEarlyPaketTimer/CountxDP_T(16) <= ((NOT MonitorAddressxD(12).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(1) AND MonitorAddressxD(12).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(6) AND uEarlyPaketTimer/CountxDP(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(8) AND uEarlyPaketTimer/CountxDP(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(11) AND uEarlyPaketTimer/CountxDP(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(13) AND uEarlyPaketTimer/CountxDP(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(15)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEarlyPaketTimer/CountxDP_CLR(16) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_uEarlyPaketTimer/CountxDP17: FTCPE port map (uEarlyPaketTimer/CountxDP(17),uEarlyPaketTimer/CountxDP_T(17),ClockxCI,uEarlyPaketTimer/CountxDP_CLR(17),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEarlyPaketTimer/CountxDP_T(17) <= ((NOT MonitorAddressxD(12).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(17))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(0) AND uEarlyPaketTimer/CountxDP(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(1) AND MonitorAddressxD(12).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(6) AND uEarlyPaketTimer/CountxDP(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(8) AND uEarlyPaketTimer/CountxDP(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(11) AND uEarlyPaketTimer/CountxDP(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(13) AND uEarlyPaketTimer/CountxDP(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(15) AND uEarlyPaketTimer/CountxDP(16)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEarlyPaketTimer/CountxDP_CLR(17) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FDCPE_uEarlyPaketTimer/CountxDP18: FDCPE port map (uEarlyPaketTimer/CountxDP(18),uEarlyPaketTimer/CountxDP_D(18),ClockxCI,uEarlyPaketTimer/CountxDP_CLR(18),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEarlyPaketTimer/CountxDP_D(18) <= ((uEarlyPaketTimer/CountxDP(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorAddressxD(3).COMB AND NOT N_PZ_1095)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uEarlyPaketTimer/CountxDP(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorAddressxD(3).COMB AND NOT N_PZ_1095 AND uEarlyPaketTimer/CountxDP(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(10) AND uEarlyPaketTimer/CountxDP(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(2) AND uEarlyPaketTimer/CountxDP(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(4) AND uEarlyPaketTimer/CountxDP(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(6) AND uEarlyPaketTimer/CountxDP(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(8) AND uEarlyPaketTimer/CountxDP(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(11) AND uEarlyPaketTimer/CountxDP(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(13) AND uEarlyPaketTimer/CountxDP(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(15) AND uEarlyPaketTimer/CountxDP(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEarlyPaketTimer/CountxDP(17)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEarlyPaketTimer/CountxDP_CLR(18) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_uEventCounter/CountxDP0: FTCPE port map (uEventCounter/CountxDP(0),uEventCounter/CountxDP_T(0),ClockxCI,uEventCounter/CountxDP_CLR(0),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEventCounter/CountxDP_T(0) <= ((MonitorAddressxD(3).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEventCounter/CountxDP(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT N_PZ_1095 AND MonitorAddressxD(13).COMB));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEventCounter/CountxDP_CLR(0) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_uEventCounter/CountxDP1: FTCPE port map (uEventCounter/CountxDP(1),uEventCounter/CountxDP_T(1),ClockxCI,uEventCounter/CountxDP_CLR(1),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEventCounter/CountxDP_T(1) <= ((MonitorAddressxD(3).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEventCounter/CountxDP(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (uEventCounter/CountxDP(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MonitorAddressxD(13).COMB));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEventCounter/CountxDP_CLR(1) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_uEventCounter/CountxDP2: FTCPE port map (uEventCounter/CountxDP(2),uEventCounter/CountxDP_T(2),ClockxCI,uEventCounter/CountxDP_CLR(2),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEventCounter/CountxDP_T(2) <= ((MonitorAddressxD(3).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEventCounter/CountxDP(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (uEventCounter/CountxDP(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MonitorAddressxD(13).COMB AND uEventCounter/CountxDP(1)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEventCounter/CountxDP_CLR(2) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_uEventCounter/CountxDP3: FTCPE port map (uEventCounter/CountxDP(3),uEventCounter/CountxDP_T(3),ClockxCI,uEventCounter/CountxDP_CLR(3),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEventCounter/CountxDP_T(3) <= ((MonitorAddressxD(3).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEventCounter/CountxDP(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (uEventCounter/CountxDP(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MonitorAddressxD(13).COMB AND uEventCounter/CountxDP(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEventCounter/CountxDP(2)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEventCounter/CountxDP_CLR(3) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_uEventCounter/CountxDP4: FTCPE port map (uEventCounter/CountxDP(4),uEventCounter/CountxDP_T(4),ClockxCI,uEventCounter/CountxDP_CLR(4),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEventCounter/CountxDP_T(4) <= ((MonitorAddressxD(3).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEventCounter/CountxDP(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (uEventCounter/CountxDP(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MonitorAddressxD(13).COMB AND uEventCounter/CountxDP(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEventCounter/CountxDP(2) AND uEventCounter/CountxDP(3)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEventCounter/CountxDP_CLR(4) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_uEventCounter/CountxDP5: FTCPE port map (uEventCounter/CountxDP(5),uEventCounter/CountxDP_T(5),ClockxCI,uEventCounter/CountxDP_CLR(5),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEventCounter/CountxDP_T(5) <= ((MonitorAddressxD(3).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEventCounter/CountxDP(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (uEventCounter/CountxDP(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MonitorAddressxD(13).COMB AND uEventCounter/CountxDP(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEventCounter/CountxDP(2) AND uEventCounter/CountxDP(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEventCounter/CountxDP(4)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEventCounter/CountxDP_CLR(5) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_uEventCounter/CountxDP6: FTCPE port map (uEventCounter/CountxDP(6),uEventCounter/CountxDP_T(6),ClockxCI,uEventCounter/CountxDP_CLR(6),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEventCounter/CountxDP_T(6) <= ((MonitorAddressxD(3).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEventCounter/CountxDP(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (uEventCounter/CountxDP(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MonitorAddressxD(13).COMB AND uEventCounter/CountxDP(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEventCounter/CountxDP(2) AND uEventCounter/CountxDP(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEventCounter/CountxDP(4) AND uEventCounter/CountxDP(5)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEventCounter/CountxDP_CLR(6) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_uEventCounter/CountxDP7: FTCPE port map (uEventCounter/CountxDP(7),uEventCounter/CountxDP_T(7),ClockxCI,uEventCounter/CountxDP_CLR(7),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEventCounter/CountxDP_T(7) <= ((N_PZ_1095)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MonitorAddressxD(3).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEventCounter/CountxDP(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (uEventCounter/CountxDP(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MonitorAddressxD(13).COMB AND uEventCounter/CountxDP(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEventCounter/CountxDP(2) AND uEventCounter/CountxDP(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEventCounter/CountxDP(4) AND uEventCounter/CountxDP(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uEventCounter/CountxDP(6)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uEventCounter/CountxDP_CLR(7) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_uFifoStateMachine/StatexDP_FFd1: FTCPE port map (uFifoStateMachine/StatexDP_FFd1,uFifoStateMachine/StatexDP_FFd1_T,ClockxCI,uFifoStateMachine/StatexDP_FFd1_CLR,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uFifoStateMachine/StatexDP_FFd1_T <= ((uFifoStateMachine/StatexDP_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uFifoStateMachine/StatexDP_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (FifoInFullxSBI AND NOT uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/TimestampOverflowxDP AND NOT uFifoStateMachine/TimestampResetxDP AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uEarlyPaketTimer/CountxDP(18) AND EventReady)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (FifoInFullxSBI AND NOT uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/TimestampOverflowxDP AND NOT uFifoStateMachine/TimestampResetxDP AND N_PZ_1095 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	EventReady));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uFifoStateMachine/StatexDP_FFd1_CLR <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FDCPE_uFifoStateMachine/StatexDP_FFd2: FDCPE port map (uFifoStateMachine/StatexDP_FFd2,uFifoStateMachine/StatexDP_FFd2_D,ClockxCI,uFifoStateMachine/StatexDP_FFd2_CLR,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uFifoStateMachine/StatexDP_FFd2_D <= NOT (((uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uFifoStateMachine/StatexDP_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uFifoStateMachine/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uFifoStateMachine/StatexDP_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT FifoInFullxSBI AND NOT uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/TimestampOverflowxDP AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/TimestampResetxDP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND uEarlyPaketTimer/CountxDP(18) AND NOT N_PZ_1095)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uFifoStateMachine/StatexDP_FFd2_CLR <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FDCPE_uFifoStateMachine/StatexDP_FFd3: FDCPE port map (uFifoStateMachine/StatexDP_FFd3,uFifoStateMachine/StatexDP_FFd3_D,ClockxCI,uFifoStateMachine/StatexDP_FFd3_CLR,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uFifoStateMachine/StatexDP_FFd3_D <= ((uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND uFifoStateMachine/StatexDP_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (FifoInFullxSBI AND NOT uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/TimestampOverflowxDP AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uFifoStateMachine/TimestampResetxDP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (FifoInFullxSBI AND NOT uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND uEarlyPaketTimer/CountxDP(18) AND NOT N_PZ_1095));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uFifoStateMachine/StatexDP_FFd3_CLR <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FDCPE_uFifoStateMachine/TimestampOverflowxDP: FDCPE port map (uFifoStateMachine/TimestampOverflowxDP,uFifoStateMachine/TimestampOverflowxDP_D,ClockxCI,uFifoStateMachine/TimestampOverflowxDP_CLR,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uFifoStateMachine/TimestampOverflowxDP_D <= NOT (((NOT uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uFifoStateMachine/TimestampOverflowxDP AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uTimestampCounter/MSbDelayedxDP AND uTimestampCounter/CountxDP_0_14)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uFifoStateMachine/TimestampOverflowxDP AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uTimestampCounter/MSbDelayedxDP AND NOT uTimestampCounter/CountxDP_0_14)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uFifoStateMachine/TimestampOverflowxDP_CLR <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FDCPE_uFifoStateMachine/TimestampResetxDP: FDCPE port map (uFifoStateMachine/TimestampResetxDP,uFifoStateMachine/TimestampResetxDP_D,ClockxCI,uFifoStateMachine/TimestampResetxDP_CLR,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uFifoStateMachine/TimestampResetxDP_D <= NOT (((MonitorAddressxD(7).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/TimestampResetxDP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uFifoStateMachine/StatexDP_FFd2 AND uFifoStateMachine/StatexDP_FFd3)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uFifoStateMachine/TimestampResetxDP_CLR <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FDCPE_uMergerStateMachine/r.State_FFd1: FDCPE port map (uMergerStateMachine/r.State_FFd1,uMergerStateMachine/r.State_FFd1_D,ClockxCI,uMergerStateMachine/r.State_FFd1_CLR,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uMergerStateMachine/r.State_FFd1_D <= ((MonitorEventReadyxS(0) AND NOT MonitorEventReadyxS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMergerStateMachine/r.State_FFd2 AND NOT uMergerStateMachine/r.State_FFd1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MonitorSelect AND MonitorEventReadyxS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMergerStateMachine/r.State_FFd2 AND NOT uMergerStateMachine/r.State_FFd1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uMergerStateMachine/r.State_FFd1_CLR <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FDCPE_uMergerStateMachine/r.State_FFd2: FDCPE port map (uMergerStateMachine/r.State_FFd2,uMergerStateMachine/r.State_FFd2_D,ClockxCI,uMergerStateMachine/r.State_FFd2_CLR,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uMergerStateMachine/r.State_FFd2_D <= NOT (((MonitorSelect AND NOT uMergerStateMachine/r.State_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMergerStateMachine/r.State_FFd1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorEventReadyxS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMergerStateMachine/r.State_FFd2 AND NOT uMergerStateMachine/r.State_FFd1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (uFifoStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uFifoStateMachine/StatexDP_FFd2 AND NOT uFifoStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMergerStateMachine/r.State_FFd2 AND NOT uMergerStateMachine/r.State_FFd1)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uMergerStateMachine/r.State_FFd2_CLR <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FDDCPE_uMonitorStateMachine/AERMonitorREQxSBN: FDDCPE port map (uMonitorStateMachine/AERMonitorREQxSBN,AERMonitorREQxABI,ClockxCI,'0','0','1');
</td></tr><tr><td>
FDDCPE_uMonitorStateMachine/AERREQxSB: FDDCPE port map (uMonitorStateMachine/AERREQxSB,uMonitorStateMachine/AERMonitorREQxSBN,ClockxCI,'0','0','1');
</td></tr><tr><td>
FTCPE_uMonitorStateMachine/MissedEventsxDP0: FTCPE port map (uMonitorStateMachine/MissedEventsxDP(0),uMonitorStateMachine/MissedEventsxDP_T(0),ClockxCI,uMonitorStateMachine/MissedEventsxDP_CLR(0),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uMonitorStateMachine/MissedEventsxDP_T(0) <= (uMonitorStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoInFullxSBI AND NOT uMonitorStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/AERREQxSB);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uMonitorStateMachine/MissedEventsxDP_CLR(0) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_uMonitorStateMachine/MissedEventsxDP1: FTCPE port map (uMonitorStateMachine/MissedEventsxDP(1),uMonitorStateMachine/MissedEventsxDP_T(1),ClockxCI,uMonitorStateMachine/MissedEventsxDP_CLR(1),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uMonitorStateMachine/MissedEventsxDP_T(1) <= (uMonitorStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoInFullxSBI AND NOT uMonitorStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/AERREQxSB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine/MissedEventsxDP(0));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uMonitorStateMachine/MissedEventsxDP_CLR(1) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_uMonitorStateMachine/MissedEventsxDP2: FTCPE port map (uMonitorStateMachine/MissedEventsxDP(2),uMonitorStateMachine/MissedEventsxDP_T(2),ClockxCI,uMonitorStateMachine/MissedEventsxDP_CLR(2),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uMonitorStateMachine/MissedEventsxDP_T(2) <= (uMonitorStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoInFullxSBI AND NOT uMonitorStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine/StatexDP_FFd2 AND NOT uMonitorStateMachine/AERREQxSB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine/MissedEventsxDP(0) AND uMonitorStateMachine/MissedEventsxDP(1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uMonitorStateMachine/MissedEventsxDP_CLR(2) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_uMonitorStateMachine/StatexDP_FFd1: FTCPE port map (uMonitorStateMachine/StatexDP_FFd1,uMonitorStateMachine/StatexDP_FFd1_T,ClockxCI,uMonitorStateMachine/StatexDP_FFd1_CLR,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uMonitorStateMachine/StatexDP_FFd1_T <= ((uMonitorStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	FifoInFullxSBI AND NOT uMonitorStateMachine/StatexDP_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uMonitorStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoInFullxSBI AND uMonitorStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine/StatexDP_FFd2 AND uMonitorStateMachine/AERREQxSB));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uMonitorStateMachine/StatexDP_FFd1_CLR <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_uMonitorStateMachine/StatexDP_FFd2: FTCPE port map (uMonitorStateMachine/StatexDP_FFd2,uMonitorStateMachine/StatexDP_FFd2_T,ClockxCI,uMonitorStateMachine/StatexDP_FFd2_CLR,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uMonitorStateMachine/StatexDP_FFd2_T <= ((uMonitorStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine/StatexDP_FFd2 AND uMonitorStateMachine/AERREQxSB)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uMonitorStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine/StatexDP_FFd3 AND NOT uMonitorStateMachine/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine/AERREQxSB AND NOT MonitorEventReadyxS(0) AND MonitorAddressxD(4).COMB));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uMonitorStateMachine/StatexDP_FFd2_CLR <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_uMonitorStateMachine/StatexDP_FFd3: FTCPE port map (uMonitorStateMachine/StatexDP_FFd3,uMonitorStateMachine/StatexDP_FFd3_T,ClockxCI,uMonitorStateMachine/StatexDP_FFd3_CLR,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uMonitorStateMachine/StatexDP_FFd3_T <= NOT (uMonitorStateMachine/StatexDP_FFd3
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR ((NOT uMonitorStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine/StatexDP_FFd2 AND NOT MonitorAddressxD(4).COMB)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (uMonitorStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FifoInFullxSBI AND NOT uMonitorStateMachine/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine/AERREQxSB)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (uMonitorStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine/StatexDP_FFd3 AND NOT uMonitorStateMachine/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine/AERREQxSB)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT FifoInFullxSBI AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine/StatexDP_FFd3 AND uMonitorStateMachine/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine/AERREQxSB)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uMonitorStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine/StatexDP_FFd3 AND NOT uMonitorStateMachine/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine/AERREQxSB AND NOT MonitorEventReadyxS(0))));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uMonitorStateMachine/StatexDP_FFd3_CLR <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FDDCPE_uMonitorStateMachine2/AERMonitorREQxSBN: FDDCPE port map (uMonitorStateMachine2/AERMonitorREQxSBN,AERMonitorREQxABI2,ClockxCI,'0','0','1');
</td></tr><tr><td>
FDDCPE_uMonitorStateMachine2/AERREQxSB: FDDCPE port map (uMonitorStateMachine2/AERREQxSB,uMonitorStateMachine2/AERMonitorREQxSBN,ClockxCI,'0','0','1');
</td></tr><tr><td>
FTCPE_uMonitorStateMachine2/MissedEventsxDP0: FTCPE port map (uMonitorStateMachine2/MissedEventsxDP(0),uMonitorStateMachine2/MissedEventsxDP_T(0),ClockxCI,uMonitorStateMachine2/MissedEventsxDP_CLR(0),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uMonitorStateMachine2/MissedEventsxDP_T(0) <= (NOT FifoInFullxSBI AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine2/StatexDP_FFd2 AND NOT uMonitorStateMachine2/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine2/StatexDP_FFd1 AND NOT uMonitorStateMachine2/AERREQxSB);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uMonitorStateMachine2/MissedEventsxDP_CLR(0) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_uMonitorStateMachine2/MissedEventsxDP1: FTCPE port map (uMonitorStateMachine2/MissedEventsxDP(1),uMonitorStateMachine2/MissedEventsxDP_T(1),ClockxCI,uMonitorStateMachine2/MissedEventsxDP_CLR(1),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uMonitorStateMachine2/MissedEventsxDP_T(1) <= (NOT FifoInFullxSBI AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine2/StatexDP_FFd2 AND NOT uMonitorStateMachine2/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine2/StatexDP_FFd1 AND NOT uMonitorStateMachine2/AERREQxSB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine2/MissedEventsxDP(0));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uMonitorStateMachine2/MissedEventsxDP_CLR(1) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_uMonitorStateMachine2/MissedEventsxDP2: FTCPE port map (uMonitorStateMachine2/MissedEventsxDP(2),uMonitorStateMachine2/MissedEventsxDP_T(2),ClockxCI,uMonitorStateMachine2/MissedEventsxDP_CLR(2),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uMonitorStateMachine2/MissedEventsxDP_T(2) <= (NOT FifoInFullxSBI AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine2/StatexDP_FFd2 AND NOT uMonitorStateMachine2/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine2/StatexDP_FFd1 AND NOT uMonitorStateMachine2/AERREQxSB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine2/MissedEventsxDP(0) AND uMonitorStateMachine2/MissedEventsxDP(1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uMonitorStateMachine2/MissedEventsxDP_CLR(2) <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_uMonitorStateMachine2/StatexDP_FFd1: FTCPE port map (uMonitorStateMachine2/StatexDP_FFd1,uMonitorStateMachine2/StatexDP_FFd1_T,ClockxCI,uMonitorStateMachine2/StatexDP_FFd1_CLR,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uMonitorStateMachine2/StatexDP_FFd1_T <= ((FifoInFullxSBI AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine2/StatexDP_FFd3 AND uMonitorStateMachine2/StatexDP_FFd1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT FifoInFullxSBI AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine2/StatexDP_FFd2 AND uMonitorStateMachine2/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine2/StatexDP_FFd1 AND uMonitorStateMachine2/AERREQxSB));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uMonitorStateMachine2/StatexDP_FFd1_CLR <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_uMonitorStateMachine2/StatexDP_FFd2: FTCPE port map (uMonitorStateMachine2/StatexDP_FFd2,uMonitorStateMachine2/StatexDP_FFd2_T,ClockxCI,uMonitorStateMachine2/StatexDP_FFd2_CLR,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uMonitorStateMachine2/StatexDP_FFd2_T <= ((uMonitorStateMachine2/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine2/StatexDP_FFd3 AND uMonitorStateMachine2/AERREQxSB)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorEventReadyxS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine2/StatexDP_FFd2 AND uMonitorStateMachine2/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine2/StatexDP_FFd1 AND NOT uMonitorStateMachine2/AERREQxSB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MonitorAddressxD(4).COMB));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uMonitorStateMachine2/StatexDP_FFd2_CLR <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FTCPE_uMonitorStateMachine2/StatexDP_FFd3: FTCPE port map (uMonitorStateMachine2/StatexDP_FFd3,uMonitorStateMachine2/StatexDP_FFd3_T,ClockxCI,uMonitorStateMachine2/StatexDP_FFd3_CLR,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uMonitorStateMachine2/StatexDP_FFd3_T <= NOT (uMonitorStateMachine2/StatexDP_FFd3
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR ((NOT uMonitorStateMachine2/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine2/StatexDP_FFd1 AND NOT MonitorAddressxD(4).COMB)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT FifoInFullxSBI AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine2/StatexDP_FFd2 AND uMonitorStateMachine2/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine2/AERREQxSB)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT FifoInFullxSBI AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine2/StatexDP_FFd2 AND uMonitorStateMachine2/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine2/AERREQxSB)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uMonitorStateMachine2/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine2/StatexDP_FFd3 AND uMonitorStateMachine2/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uMonitorStateMachine2/AERREQxSB)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MonitorEventReadyxS(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine2/StatexDP_FFd2 AND uMonitorStateMachine2/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uMonitorStateMachine2/StatexDP_FFd1 AND NOT uMonitorStateMachine2/AERREQxSB)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uMonitorStateMachine2/StatexDP_FFd3_CLR <= (NOT ResetxRBI AND N_PZ_1155);
</td></tr><tr><td>
FDCPE_uSynchStateMachine/DividerxDP0: FDCPE port map (uSynchStateMachine/DividerxDP(0),uSynchStateMachine/DividerxDP_D(0),ClockxCI,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uSynchStateMachine/DividerxDP_D(0) <= ((uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/SyncInxS AND uSynchStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/DividerxDP(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND NOT uSynchStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MonitorAddressxD(11).COMB AND MonitorAddressxD(6).COMB)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd1 AND NOT uSynchStateMachine/DividerxDP(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/DividerxDP(3) AND NOT uSynchStateMachine/DividerxDP(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MonitorAddressxD(11).COMB)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND NOT uSynchStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/DividerxDP(2) AND NOT uSynchStateMachine/DividerxDP(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MonitorAddressxD(6).COMB)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/SyncInxS AND uSynchStateMachine/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT HostResetTimestampxSI AND NOT uSynchStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT TimestampTickxSI AND NOT uSynchStateMachine/DividerxDP(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/DividerxDP(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/SyncInxS AND uSynchStateMachine/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT HostResetTimestampxSI AND NOT uSynchStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT TimestampTickxSI AND NOT uSynchStateMachine/DividerxDP(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/DividerxDP(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/SyncInxS AND NOT uSynchStateMachine/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd1 AND NOT uSynchStateMachine/DividerxDP(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/DividerxDP(3) AND NOT uSynchStateMachine/DividerxDP(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/DividerxDP(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ResetxRBI AND N_PZ_1155 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/StatexDP_FFd3 AND NOT uSynchStateMachine/SyncInxS AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND NOT uSynchStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT TimestampTickxSI AND NOT uSynchStateMachine/DividerxDP(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/DividerxDP(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ResetxRBI AND N_PZ_1155 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/StatexDP_FFd3 AND NOT uSynchStateMachine/SyncInxS AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND NOT uSynchStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT TimestampTickxSI AND NOT uSynchStateMachine/DividerxDP(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/DividerxDP(0)));
</td></tr><tr><td>
FDCPE_uSynchStateMachine/DividerxDP1: FDCPE port map (uSynchStateMachine/DividerxDP(1),uSynchStateMachine/DividerxDP_D(1),ClockxCI,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uSynchStateMachine/DividerxDP_D(1) <= NOT (((MonitorAddressxD(5).COMB)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MonitorAddressxD(11).COMB)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/StatexDP_FFd1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorAddressxD(7).COMB)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorAddressxD(6).COMB)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/SyncInxS AND uSynchStateMachine/DividerxDP(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/SyncInxS AND uSynchStateMachine/DividerxDP(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/SyncInxS AND uSynchStateMachine/DividerxDP(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/SyncInxS AND uSynchStateMachine/DividerxDP(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/SyncInxS AND NOT uSynchStateMachine/StatexDP_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(2) AND TimestampTickxSI)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/DividerxDP(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(2) AND uSynchStateMachine/DividerxDP(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(4))));
</td></tr><tr><td>
FDCPE_uSynchStateMachine/DividerxDP2: FDCPE port map (uSynchStateMachine/DividerxDP(2),uSynchStateMachine/DividerxDP_D(2),ClockxCI,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uSynchStateMachine/DividerxDP_D(2) <= NOT (((NOT MonitorAddressxD(9).COMB)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MonitorAddressxD(10).COMB)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (uSynchStateMachine/DividerxDP(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MonitorAddressxD(5).COMB)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/DividerxDP(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorAddressxD(5).COMB)));
</td></tr><tr><td>
FTCPE_uSynchStateMachine/DividerxDP3: FTCPE port map (uSynchStateMachine/DividerxDP(3),uSynchStateMachine/DividerxDP_T(3),ClockxCI,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uSynchStateMachine/DividerxDP_T(3) <= ((NOT MonitorAddressxD(9).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	TimestampTickxSI AND uSynchStateMachine/DividerxDP(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (uSynchStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(2) AND MonitorAddressxD(5).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MonitorAddressxD(9).COMB)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (uSynchStateMachine/DividerxDP(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MonitorAddressxD(5).COMB AND MonitorAddressxD(9).COMB AND NOT TimestampTickxSI)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(2) AND uSynchStateMachine/DividerxDP(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(4) AND NOT MonitorAddressxD(11).COMB));
</td></tr><tr><td>
FTCPE_uSynchStateMachine/DividerxDP4: FTCPE port map (uSynchStateMachine/DividerxDP(4),uSynchStateMachine/DividerxDP_T(4),ClockxCI,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uSynchStateMachine/DividerxDP_T(4) <= ((NOT MonitorAddressxD(9).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	TimestampTickxSI AND uSynchStateMachine/DividerxDP(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(2) AND uSynchStateMachine/DividerxDP(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(4) AND NOT MonitorAddressxD(11).COMB)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(1) AND uSynchStateMachine/DividerxDP(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(3) AND uSynchStateMachine/DividerxDP(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (uSynchStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(2) AND MonitorAddressxD(5).COMB AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MonitorAddressxD(9).COMB AND uSynchStateMachine/DividerxDP(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/DividerxDP(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (uSynchStateMachine/DividerxDP(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MonitorAddressxD(5).COMB AND MonitorAddressxD(9).COMB AND NOT TimestampTickxSI AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(3) AND NOT uSynchStateMachine/DividerxDP(4)));
</td></tr><tr><td>
FDCPE_uSynchStateMachine/StatexDP_FFd1: FDCPE port map (uSynchStateMachine/StatexDP_FFd1,uSynchStateMachine/StatexDP_FFd1_D,ClockxCI,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uSynchStateMachine/StatexDP_FFd1_D <= ((uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/SyncInxS AND uSynchStateMachine/StatexDP_FFd1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/SyncInxS AND NOT uSynchStateMachine/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/StatexDP_FFd1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/SyncInxS AND NOT uSynchStateMachine/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MonitorAddressxD(7).COMB)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ResetxRBI AND NOT uSynchStateMachine/SyncInxS AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	HostResetTimestampxSI AND NOT uSynchStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MonitorAddressxD(7).COMB)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT N_PZ_1155 AND NOT uSynchStateMachine/SyncInxS AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	HostResetTimestampxSI AND NOT uSynchStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MonitorAddressxD(7).COMB)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd1 AND NOT uSynchStateMachine/DividerxDP(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/DividerxDP(2) AND NOT uSynchStateMachine/DividerxDP(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/DividerxDP(4)));
</td></tr><tr><td>
FDCPE_uSynchStateMachine/StatexDP_FFd2: FDCPE port map (uSynchStateMachine/StatexDP_FFd2,uSynchStateMachine/StatexDP_FFd2_D,ClockxCI,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uSynchStateMachine/StatexDP_FFd2_D <= NOT (((uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/StatexDP_FFd1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/StatexDP_FFd1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (uSynchStateMachine/SyncInxS AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/StatexDP_FFd2 AND NOT uSynchStateMachine/StatexDP_FFd1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ResetxRBI AND N_PZ_1155 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/SyncInxS AND NOT uSynchStateMachine/StatexDP_FFd1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/SyncInxS AND uSynchStateMachine/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	HostResetTimestampxSI)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/SyncInxS AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd1 AND NOT uSynchStateMachine/DividerxDP(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/DividerxDP(2) AND NOT uSynchStateMachine/DividerxDP(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/DividerxDP(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/SyncInxS AND uSynchStateMachine/StatexDP_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/DividerxDP(2) AND NOT uSynchStateMachine/DividerxDP(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/DividerxDP(4) AND NOT uSynchStateMachine/DividerxDP(0))));
</td></tr><tr><td>
FDCPE_uSynchStateMachine/StatexDP_FFd3: FDCPE port map (uSynchStateMachine/StatexDP_FFd3,uSynchStateMachine/StatexDP_FFd3_D,ClockxCI,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uSynchStateMachine/StatexDP_FFd3_D <= NOT (((NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT uSynchStateMachine/SyncInxS AND NOT uSynchStateMachine/StatexDP_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/SyncInxS AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND NOT uSynchStateMachine/StatexDP_FFd1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/SyncInxS AND NOT uSynchStateMachine/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd1)));
</td></tr><tr><td>
FDDCPE_uSynchStateMachine/SyncInxSN: FDDCPE port map (uSynchStateMachine/SyncInxSN,SyncInxAI,ClockxCI,'0','0','1');
</td></tr><tr><td>
FDDCPE_uSynchStateMachine/SyncInxS: FDDCPE port map (uSynchStateMachine/SyncInxS,uSynchStateMachine/SyncInxSN,ClockxCI,'0','0','1');
</td></tr><tr><td>
FTCPE_uTimestampCounter/CountxDP_0_14: FTCPE port map (uTimestampCounter/CountxDP_0_14,uTimestampCounter/CountxDP_0_14_T,ClockxCI,NOT MonitorAddressxD(7).COMB,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uTimestampCounter/CountxDP_0_14_T <= ((uSynchStateMachine/StatexDP_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd1 AND ActualTimestampxD(0) AND ActualTimestampxD(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(1) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(4) AND ActualTimestampxD(5) AND ActualTimestampxD(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(7) AND ActualTimestampxD(8) AND ActualTimestampxD(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(11) AND ActualTimestampxD(12) AND ActualTimestampxD(13))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(3) AND ActualTimestampxD(0) AND ActualTimestampxD(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(1) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(4) AND ActualTimestampxD(5) AND ActualTimestampxD(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(7) AND ActualTimestampxD(8) AND ActualTimestampxD(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(11) AND ActualTimestampxD(12) AND ActualTimestampxD(13))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND TimestampTickxSI AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(4) AND ActualTimestampxD(0) AND ActualTimestampxD(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(1) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(4) AND ActualTimestampxD(5) AND ActualTimestampxD(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(7) AND ActualTimestampxD(8) AND ActualTimestampxD(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(11) AND ActualTimestampxD(12) AND ActualTimestampxD(13))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	TimestampTickxSI AND NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(10) AND ActualTimestampxD(1) AND ActualTimestampxD(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(3) AND ActualTimestampxD(4) AND ActualTimestampxD(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(6) AND ActualTimestampxD(7) AND ActualTimestampxD(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(9) AND ActualTimestampxD(11) AND ActualTimestampxD(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(13))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT uSynchStateMachine/StatexDP_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/StatexDP_FFd2 AND uSynchStateMachine/DividerxDP(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	uSynchStateMachine/DividerxDP(3) AND uSynchStateMachine/DividerxDP(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MonitorAddressxD(11).COMB AND ActualTimestampxD(0) AND ActualTimestampxD(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(1) AND ActualTimestampxD(2) AND ActualTimestampxD(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(4) AND ActualTimestampxD(5) AND ActualTimestampxD(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(7) AND ActualTimestampxD(8) AND ActualTimestampxD(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	ActualTimestampxD(11) AND ActualTimestampxD(12) AND ActualTimestampxD(13)));
</td></tr><tr><td>
FDCPE_uTimestampCounter/MSbDelayedxDP: FDCPE port map (uTimestampCounter/MSbDelayedxDP,uTimestampCounter/CountxDP_0_14,ClockxCI,NOT MonitorAddressxD(7).COMB,'0','1');
</td></tr><tr><td>
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
