{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676396999103 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676396999103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 14 11:49:58 2023 " "Processing started: Tue Feb 14 11:49:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676396999103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676396999103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ext_top -c ext_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off ext_top -c ext_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676396999103 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1676396999597 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1676396999597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ext_top.sv 2 2 " "Found 2 design units, including 2 entities, in source file ext_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ext_top " "Found entity 1: ext_top" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676397008153 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_gun " "Found entity 2: top_gun" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676397008153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397008153 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ext_top " "Elaborating entity \"ext_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1676397008227 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operation ext_top.sv(66) " "Verilog HDL Always Construct warning at ext_top.sv(66): variable \"operation\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008228 "|ext_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_gun top_gun:maverick " "Elaborating entity \"top_gun\" for hierarchy \"top_gun:maverick\"" {  } { { "ext_top.sv" "maverick" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676397008240 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd ext_top.sv(132) " "Verilog HDL or VHDL warning at ext_top.sv(132): object \"rd\" assigned a value but never read" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676397008241 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(148) " "Verilog HDL Always Construct warning at ext_top.sv(148): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 148 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008242 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(148) " "Verilog HDL Always Construct warning at ext_top.sv(148): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 148 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008242 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(149) " "Verilog HDL Always Construct warning at ext_top.sv(149): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 149 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008242 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(149) " "Verilog HDL Always Construct warning at ext_top.sv(149): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 149 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008242 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(150) " "Verilog HDL Always Construct warning at ext_top.sv(150): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 150 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008243 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(154) " "Verilog HDL Always Construct warning at ext_top.sv(154): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 154 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008243 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(154) " "Verilog HDL Always Construct warning at ext_top.sv(154): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 154 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008243 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(157) " "Verilog HDL Always Construct warning at ext_top.sv(157): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008243 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(157) " "Verilog HDL Always Construct warning at ext_top.sv(157): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008243 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(164) " "Verilog HDL Always Construct warning at ext_top.sv(164): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 164 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008243 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(164) " "Verilog HDL Always Construct warning at ext_top.sv(164): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 164 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008243 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(170) " "Verilog HDL Always Construct warning at ext_top.sv(170): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 170 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008243 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(170) " "Verilog HDL Always Construct warning at ext_top.sv(170): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 170 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008243 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(174) " "Verilog HDL Always Construct warning at ext_top.sv(174): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 174 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008244 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(174) " "Verilog HDL Always Construct warning at ext_top.sv(174): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 174 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008244 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(175) " "Verilog HDL Always Construct warning at ext_top.sv(175): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 175 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008244 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(175) " "Verilog HDL Always Construct warning at ext_top.sv(175): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 175 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008244 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(180) " "Verilog HDL Always Construct warning at ext_top.sv(180): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 180 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008244 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(180) " "Verilog HDL Always Construct warning at ext_top.sv(180): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 180 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008244 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(183) " "Verilog HDL Always Construct warning at ext_top.sv(183): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 183 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008244 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(183) " "Verilog HDL Always Construct warning at ext_top.sv(183): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 183 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008244 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc_in ext_top.sv(191) " "Verilog HDL Always Construct warning at ext_top.sv(191): variable \"pc_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 191 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008245 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(195) " "Verilog HDL Always Construct warning at ext_top.sv(195): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 195 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008245 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i1 ext_top.sv(195) " "Verilog HDL Always Construct warning at ext_top.sv(195): variable \"i1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 195 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008245 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(197) " "Verilog HDL Always Construct warning at ext_top.sv(197): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 197 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008245 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i1 ext_top.sv(197) " "Verilog HDL Always Construct warning at ext_top.sv(197): variable \"i1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 197 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008245 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(199) " "Verilog HDL Always Construct warning at ext_top.sv(199): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 199 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008245 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i1 ext_top.sv(199) " "Verilog HDL Always Construct warning at ext_top.sv(199): variable \"i1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 199 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008245 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(201) " "Verilog HDL Always Construct warning at ext_top.sv(201): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 201 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008245 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i1 ext_top.sv(201) " "Verilog HDL Always Construct warning at ext_top.sv(201): variable \"i1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 201 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008245 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(203) " "Verilog HDL Always Construct warning at ext_top.sv(203): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 203 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008245 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i1 ext_top.sv(203) " "Verilog HDL Always Construct warning at ext_top.sv(203): variable \"i1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 203 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008246 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(211) " "Verilog HDL Always Construct warning at ext_top.sv(211): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 211 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008246 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i1 ext_top.sv(211) " "Verilog HDL Always Construct warning at ext_top.sv(211): variable \"i1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 211 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008246 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(214) " "Verilog HDL Always Construct warning at ext_top.sv(214): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 214 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008246 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i1 ext_top.sv(214) " "Verilog HDL Always Construct warning at ext_top.sv(214): variable \"i1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 214 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008246 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(221) " "Verilog HDL Always Construct warning at ext_top.sv(221): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 221 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008246 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i1 ext_top.sv(221) " "Verilog HDL Always Construct warning at ext_top.sv(221): variable \"i1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 221 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008246 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(227) " "Verilog HDL Always Construct warning at ext_top.sv(227): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 227 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008246 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i1 ext_top.sv(227) " "Verilog HDL Always Construct warning at ext_top.sv(227): variable \"i1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 227 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008246 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(229) " "Verilog HDL Always Construct warning at ext_top.sv(229): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 229 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008247 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i1 ext_top.sv(229) " "Verilog HDL Always Construct warning at ext_top.sv(229): variable \"i1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 229 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008247 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(231) " "Verilog HDL Always Construct warning at ext_top.sv(231): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 231 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008247 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i1 ext_top.sv(231) " "Verilog HDL Always Construct warning at ext_top.sv(231): variable \"i1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 231 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008247 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(233) " "Verilog HDL Always Construct warning at ext_top.sv(233): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 233 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008247 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i2 ext_top.sv(236) " "Verilog HDL Always Construct warning at ext_top.sv(236): variable \"i2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 236 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008247 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(237) " "Verilog HDL Always Construct warning at ext_top.sv(237): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 237 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008247 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(239) " "Verilog HDL Always Construct warning at ext_top.sv(239): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 239 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008247 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i2 ext_top.sv(254) " "Verilog HDL Always Construct warning at ext_top.sv(254): variable \"i2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 254 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008248 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i3 ext_top.sv(254) " "Verilog HDL Always Construct warning at ext_top.sv(254): variable \"i3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 254 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008248 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(255) " "Verilog HDL Always Construct warning at ext_top.sv(255): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 255 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008248 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "52 32 ext_top.sv(255) " "Verilog HDL assignment warning at ext_top.sv(255): truncated value with size 52 to match size of target (32)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676397008248 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i2 ext_top.sv(259) " "Verilog HDL Always Construct warning at ext_top.sv(259): variable \"i2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 259 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008248 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i3 ext_top.sv(259) " "Verilog HDL Always Construct warning at ext_top.sv(259): variable \"i3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 259 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008248 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(260) " "Verilog HDL Always Construct warning at ext_top.sv(260): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 260 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008249 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "52 32 ext_top.sv(260) " "Verilog HDL assignment warning at ext_top.sv(260): truncated value with size 52 to match size of target (32)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676397008249 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(261) " "Verilog HDL Always Construct warning at ext_top.sv(261): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 261 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008249 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i2 ext_top.sv(265) " "Verilog HDL Always Construct warning at ext_top.sv(265): variable \"i2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 265 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008249 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i3 ext_top.sv(265) " "Verilog HDL Always Construct warning at ext_top.sv(265): variable \"i3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 265 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008249 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(266) " "Verilog HDL Always Construct warning at ext_top.sv(266): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 266 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008249 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "52 32 ext_top.sv(266) " "Verilog HDL assignment warning at ext_top.sv(266): truncated value with size 52 to match size of target (32)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676397008249 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(267) " "Verilog HDL Always Construct warning at ext_top.sv(267): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 267 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008249 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(278) " "Verilog HDL Always Construct warning at ext_top.sv(278): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 278 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008250 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(278) " "Verilog HDL Always Construct warning at ext_top.sv(278): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 278 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008250 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(279) " "Verilog HDL Always Construct warning at ext_top.sv(279): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 279 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008250 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i2 ext_top.sv(279) " "Verilog HDL Always Construct warning at ext_top.sv(279): variable \"i2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 279 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008250 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i4 ext_top.sv(279) " "Verilog HDL Always Construct warning at ext_top.sv(279): variable \"i4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 279 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008250 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "52 32 ext_top.sv(280) " "Verilog HDL assignment warning at ext_top.sv(280): truncated value with size 52 to match size of target (32)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676397008250 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc_in ext_top.sv(281) " "Verilog HDL Always Construct warning at ext_top.sv(281): variable \"pc_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 281 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008250 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(287) " "Verilog HDL Always Construct warning at ext_top.sv(287): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 287 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008251 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(287) " "Verilog HDL Always Construct warning at ext_top.sv(287): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 287 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008251 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(288) " "Verilog HDL Always Construct warning at ext_top.sv(288): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 288 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008251 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i2 ext_top.sv(288) " "Verilog HDL Always Construct warning at ext_top.sv(288): variable \"i2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 288 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008251 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i4 ext_top.sv(288) " "Verilog HDL Always Construct warning at ext_top.sv(288): variable \"i4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 288 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008251 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "52 32 ext_top.sv(289) " "Verilog HDL assignment warning at ext_top.sv(289): truncated value with size 52 to match size of target (32)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676397008252 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc_in ext_top.sv(290) " "Verilog HDL Always Construct warning at ext_top.sv(290): variable \"pc_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 290 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008252 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(296) " "Verilog HDL Always Construct warning at ext_top.sv(296): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 296 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008252 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(296) " "Verilog HDL Always Construct warning at ext_top.sv(296): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 296 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008252 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(297) " "Verilog HDL Always Construct warning at ext_top.sv(297): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 297 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008252 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i2 ext_top.sv(297) " "Verilog HDL Always Construct warning at ext_top.sv(297): variable \"i2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 297 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008252 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i4 ext_top.sv(297) " "Verilog HDL Always Construct warning at ext_top.sv(297): variable \"i4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 297 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008252 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "52 32 ext_top.sv(298) " "Verilog HDL assignment warning at ext_top.sv(298): truncated value with size 52 to match size of target (32)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676397008252 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc_in ext_top.sv(299) " "Verilog HDL Always Construct warning at ext_top.sv(299): variable \"pc_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 299 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008253 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(305) " "Verilog HDL Always Construct warning at ext_top.sv(305): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 305 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008253 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(305) " "Verilog HDL Always Construct warning at ext_top.sv(305): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 305 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008253 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(306) " "Verilog HDL Always Construct warning at ext_top.sv(306): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 306 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008253 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i2 ext_top.sv(306) " "Verilog HDL Always Construct warning at ext_top.sv(306): variable \"i2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 306 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008253 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i4 ext_top.sv(306) " "Verilog HDL Always Construct warning at ext_top.sv(306): variable \"i4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 306 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008253 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "52 32 ext_top.sv(307) " "Verilog HDL assignment warning at ext_top.sv(307): truncated value with size 52 to match size of target (32)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676397008253 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc_in ext_top.sv(308) " "Verilog HDL Always Construct warning at ext_top.sv(308): variable \"pc_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 308 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008253 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(314) " "Verilog HDL Always Construct warning at ext_top.sv(314): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 314 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008254 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(314) " "Verilog HDL Always Construct warning at ext_top.sv(314): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 314 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008254 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(315) " "Verilog HDL Always Construct warning at ext_top.sv(315): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 315 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008254 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i2 ext_top.sv(315) " "Verilog HDL Always Construct warning at ext_top.sv(315): variable \"i2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 315 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008254 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i4 ext_top.sv(315) " "Verilog HDL Always Construct warning at ext_top.sv(315): variable \"i4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 315 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008254 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "52 32 ext_top.sv(316) " "Verilog HDL assignment warning at ext_top.sv(316): truncated value with size 52 to match size of target (32)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676397008254 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc_in ext_top.sv(317) " "Verilog HDL Always Construct warning at ext_top.sv(317): variable \"pc_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 317 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008254 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(323) " "Verilog HDL Always Construct warning at ext_top.sv(323): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008255 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(323) " "Verilog HDL Always Construct warning at ext_top.sv(323): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008255 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(324) " "Verilog HDL Always Construct warning at ext_top.sv(324): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 324 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008255 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i2 ext_top.sv(324) " "Verilog HDL Always Construct warning at ext_top.sv(324): variable \"i2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 324 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008255 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i4 ext_top.sv(324) " "Verilog HDL Always Construct warning at ext_top.sv(324): variable \"i4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 324 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008255 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "52 32 ext_top.sv(325) " "Verilog HDL assignment warning at ext_top.sv(325): truncated value with size 52 to match size of target (32)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676397008255 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc_in ext_top.sv(326) " "Verilog HDL Always Construct warning at ext_top.sv(326): variable \"pc_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 326 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008255 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i5 ext_top.sv(336) " "Verilog HDL Always Construct warning at ext_top.sv(336): variable \"i5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 336 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008256 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 ext_top.sv(336) " "Verilog HDL assignment warning at ext_top.sv(336): truncated value with size 33 to match size of target (32)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676397008256 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i5 ext_top.sv(338) " "Verilog HDL Always Construct warning at ext_top.sv(338): variable \"i5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 338 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008256 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc_in ext_top.sv(338) " "Verilog HDL Always Construct warning at ext_top.sv(338): variable \"pc_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 338 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008256 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 ext_top.sv(338) " "Verilog HDL assignment warning at ext_top.sv(338): truncated value with size 33 to match size of target (32)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676397008257 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc_in ext_top.sv(341) " "Verilog HDL Always Construct warning at ext_top.sv(341): variable \"pc_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 341 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676397008257 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ext_top.sv(142) " "Verilog HDL Case Statement warning at ext_top.sv(142): incomplete case statement has no default case item" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 142 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1676397008257 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_temp ext_top.sv(141) " "Verilog HDL Always Construct warning at ext_top.sv(141): inferring latch(es) for variable \"alu_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 141 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676397008261 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp1 ext_top.sv(141) " "Verilog HDL Always Construct warning at ext_top.sv(141): inferring latch(es) for variable \"temp1\", which holds its previous value in one or more paths through the always construct" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 141 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676397008262 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp2 ext_top.sv(141) " "Verilog HDL Always Construct warning at ext_top.sv(141): inferring latch(es) for variable \"temp2\", which holds its previous value in one or more paths through the always construct" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 141 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676397008262 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[0\] ext_top.sv(141) " "Inferred latch for \"alu_temp\[0\]\" at ext_top.sv(141)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397008273 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[1\] ext_top.sv(141) " "Inferred latch for \"alu_temp\[1\]\" at ext_top.sv(141)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397008274 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[2\] ext_top.sv(141) " "Inferred latch for \"alu_temp\[2\]\" at ext_top.sv(141)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397008274 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[3\] ext_top.sv(141) " "Inferred latch for \"alu_temp\[3\]\" at ext_top.sv(141)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397008274 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[4\] ext_top.sv(141) " "Inferred latch for \"alu_temp\[4\]\" at ext_top.sv(141)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397008274 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[5\] ext_top.sv(141) " "Inferred latch for \"alu_temp\[5\]\" at ext_top.sv(141)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397008274 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[6\] ext_top.sv(141) " "Inferred latch for \"alu_temp\[6\]\" at ext_top.sv(141)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397008274 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[7\] ext_top.sv(141) " "Inferred latch for \"alu_temp\[7\]\" at ext_top.sv(141)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397008274 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[8\] ext_top.sv(141) " "Inferred latch for \"alu_temp\[8\]\" at ext_top.sv(141)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397008274 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[9\] ext_top.sv(141) " "Inferred latch for \"alu_temp\[9\]\" at ext_top.sv(141)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397008274 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[10\] ext_top.sv(141) " "Inferred latch for \"alu_temp\[10\]\" at ext_top.sv(141)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397008275 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[11\] ext_top.sv(141) " "Inferred latch for \"alu_temp\[11\]\" at ext_top.sv(141)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397008275 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[12\] ext_top.sv(141) " "Inferred latch for \"alu_temp\[12\]\" at ext_top.sv(141)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397008275 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[13\] ext_top.sv(141) " "Inferred latch for \"alu_temp\[13\]\" at ext_top.sv(141)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397008275 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[14\] ext_top.sv(141) " "Inferred latch for \"alu_temp\[14\]\" at ext_top.sv(141)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397008275 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[15\] ext_top.sv(141) " "Inferred latch for \"alu_temp\[15\]\" at ext_top.sv(141)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397008275 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[16\] ext_top.sv(141) " "Inferred latch for \"alu_temp\[16\]\" at ext_top.sv(141)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397008275 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[17\] ext_top.sv(141) " "Inferred latch for \"alu_temp\[17\]\" at ext_top.sv(141)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397008275 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[18\] ext_top.sv(141) " "Inferred latch for \"alu_temp\[18\]\" at ext_top.sv(141)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397008275 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[19\] ext_top.sv(141) " "Inferred latch for \"alu_temp\[19\]\" at ext_top.sv(141)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397008275 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[20\] ext_top.sv(141) " "Inferred latch for \"alu_temp\[20\]\" at ext_top.sv(141)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397008276 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[21\] ext_top.sv(141) " "Inferred latch for \"alu_temp\[21\]\" at ext_top.sv(141)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397008276 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[22\] ext_top.sv(141) " "Inferred latch for \"alu_temp\[22\]\" at ext_top.sv(141)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397008276 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[23\] ext_top.sv(141) " "Inferred latch for \"alu_temp\[23\]\" at ext_top.sv(141)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397008276 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[24\] ext_top.sv(141) " "Inferred latch for \"alu_temp\[24\]\" at ext_top.sv(141)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397008276 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[25\] ext_top.sv(141) " "Inferred latch for \"alu_temp\[25\]\" at ext_top.sv(141)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397008276 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[26\] ext_top.sv(141) " "Inferred latch for \"alu_temp\[26\]\" at ext_top.sv(141)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397008276 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[27\] ext_top.sv(141) " "Inferred latch for \"alu_temp\[27\]\" at ext_top.sv(141)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397008276 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[28\] ext_top.sv(141) " "Inferred latch for \"alu_temp\[28\]\" at ext_top.sv(141)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397008276 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[29\] ext_top.sv(141) " "Inferred latch for \"alu_temp\[29\]\" at ext_top.sv(141)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397008276 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[30\] ext_top.sv(141) " "Inferred latch for \"alu_temp\[30\]\" at ext_top.sv(141)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397008276 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[31\] ext_top.sv(141) " "Inferred latch for \"alu_temp\[31\]\" at ext_top.sv(141)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397008277 "|ext_top|top_gun:maverick"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qi14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qi14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qi14 " "Found entity 1: altsyncram_qi14" {  } { { "db/altsyncram_qi14.tdf" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/altsyncram_qi14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676397011483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397011483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_i7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_i7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_i7c " "Found entity 1: mux_i7c" {  } { { "db/mux_i7c.tdf" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/mux_i7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676397011770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397011770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/decode_3af.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676397011821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397011821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ssh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ssh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ssh " "Found entity 1: cntr_ssh" {  } { { "db/cntr_ssh.tdf" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/cntr_ssh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676397011892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397011892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_lrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lrb " "Found entity 1: cmpr_lrb" {  } { { "db/cmpr_lrb.tdf" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/cmpr_lrb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676397011930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397011930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8hi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8hi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8hi " "Found entity 1: cntr_8hi" {  } { { "db/cntr_8hi.tdf" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/cntr_8hi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676397011973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397011973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4rh " "Found entity 1: cntr_4rh" {  } { { "db/cntr_4rh.tdf" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/cntr_4rh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676397012044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397012044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_grb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_grb " "Found entity 1: cmpr_grb" {  } { { "db/cmpr_grb.tdf" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/cmpr_grb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676397012077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397012077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/cntr_odi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676397012121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397012121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/cmpr_drb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676397012153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397012153 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676397012794 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1676397012964 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.02.14.11:50:15 Progress: Loading slddb2c3e50/alt_sld_fab_wrapper_hw.tcl " "2023.02.14.11:50:15 Progress: Loading slddb2c3e50/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397015592 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397016930 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397017029 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397017780 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397017895 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397018010 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397018145 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397018149 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397018149 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1676397018794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddb2c3e50/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddb2c3e50/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slddb2c3e50/alt_sld_fab.v" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/ip/slddb2c3e50/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676397019108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397019108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676397019224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397019224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676397019225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397019225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676397019320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397019320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676397019439 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676397019439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397019439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676397019547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397019547 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Ram0 " "RAM logic \"Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "ext_top.sv" "Ram0" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 66 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1676397021603 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1676397021603 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1676397021932 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[0\] " "Latch top_gun:maverick\|alu_temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676397022022 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676397022022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[10\] " "Latch top_gun:maverick\|alu_temp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676397022022 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676397022022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[11\] " "Latch top_gun:maverick\|alu_temp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676397022022 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676397022022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[12\] " "Latch top_gun:maverick\|alu_temp\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676397022022 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676397022022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[13\] " "Latch top_gun:maverick\|alu_temp\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676397022022 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676397022022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[14\] " "Latch top_gun:maverick\|alu_temp\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676397022022 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676397022022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[17\] " "Latch top_gun:maverick\|alu_temp\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676397022022 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676397022022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[1\] " "Latch top_gun:maverick\|alu_temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676397022022 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676397022022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[21\] " "Latch top_gun:maverick\|alu_temp\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[4\] " "Ports D and ENA on the latch are fed by the same signal SW\[4\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676397022022 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676397022022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[2\] " "Latch top_gun:maverick\|alu_temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676397022022 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676397022022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[30\] " "Latch top_gun:maverick\|alu_temp\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[4\] " "Ports D and ENA on the latch are fed by the same signal SW\[4\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676397022022 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676397022022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[3\] " "Latch top_gun:maverick\|alu_temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676397022022 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 141 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676397022022 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676397022160 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 357 677 0 0 320 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 357 of its 677 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 320 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1676397023939 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1676397024058 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676397024058 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676397024519 "|ext_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676397024519 "|ext_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676397024519 "|ext_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676397024519 "|ext_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676397024519 "|ext_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676397024519 "|ext_top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1676397024519 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5261 " "Implemented 5261 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1676397024519 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1676397024519 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4921 " "Implemented 4921 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1676397024519 ""} { "Info" "ICUT_CUT_TM_RAMS" "322 " "Implemented 322 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1676397024519 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1676397024519 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 150 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 150 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "529 " "Peak virtual memory: 529 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676397024547 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 14 11:50:24 2023 " "Processing ended: Tue Feb 14 11:50:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676397024547 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676397024547 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676397024547 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676397024547 ""}
