{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "28333@license.engr.ucdavis.edu " "Can't contact license server \"28333@license.engr.ucdavis.edu\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Quartus II" 0 -1 1527609327132 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1527609327149 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1527609327150 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 29 08:55:16 2018 " "Processing started: Tue May 29 08:55:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1527609327150 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1527609327150 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1527609327150 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1527609337076 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "mysystem.qsys " "Elaborating Qsys system entity \"mysystem.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527609352648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.29.08:55:59 Progress: Loading chessEngine/mysystem.qsys " "2018.05.29.08:55:59 Progress: Loading chessEngine/mysystem.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609359820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.29.08:56:00 Progress: Reading input file " "2018.05.29.08:56:00 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609360453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.29.08:56:00 Progress: Adding SDRAM \[altera_avalon_new_sdram_controller 15.0\] " "2018.05.29.08:56:00 Progress: Adding SDRAM \[altera_avalon_new_sdram_controller 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609360692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.29.08:56:00 Progress: Parameterizing module SDRAM " "2018.05.29.08:56:00 Progress: Parameterizing module SDRAM" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609360837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.29.08:56:00 Progress: Adding hex3_hex0 \[altera_avalon_pio 15.0\] " "2018.05.29.08:56:00 Progress: Adding hex3_hex0 \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609360845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.29.08:56:00 Progress: Parameterizing module hex3_hex0 " "2018.05.29.08:56:00 Progress: Parameterizing module hex3_hex0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609360888 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.29.08:56:00 Progress: Adding hex5_hex4 \[altera_avalon_pio 15.0\] " "2018.05.29.08:56:00 Progress: Adding hex5_hex4 \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609360890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.29.08:56:00 Progress: Parameterizing module hex5_hex4 " "2018.05.29.08:56:00 Progress: Parameterizing module hex5_hex4" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609360894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.29.08:56:00 Progress: Adding hps_0 \[altera_hps 15.0\] " "2018.05.29.08:56:00 Progress: Adding hps_0 \[altera_hps 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609360896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.29.08:56:03 Progress: Parameterizing module hps_0 " "2018.05.29.08:56:03 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609363439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.29.08:56:03 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 15.0\] " "2018.05.29.08:56:03 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609363477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.29.08:56:03 Progress: Parameterizing module jtag_uart_0 " "2018.05.29.08:56:03 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609363499 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.29.08:56:03 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 15.0\] " "2018.05.29.08:56:03 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609363501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.29.08:56:03 Progress: Parameterizing module onchip_memory2_0 " "2018.05.29.08:56:03 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609363522 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.29.08:56:03 Progress: Adding pushbutton \[altera_avalon_pio 15.0\] " "2018.05.29.08:56:03 Progress: Adding pushbutton \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609363523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.29.08:56:03 Progress: Parameterizing module pushbutton " "2018.05.29.08:56:03 Progress: Parameterizing module pushbutton" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609363524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.29.08:56:03 Progress: Adding reg32_avalon_interface \[reg32_avalon_interface 1.0\] " "2018.05.29.08:56:03 Progress: Adding reg32_avalon_interface \[reg32_avalon_interface 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609363526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.29.08:56:04 Progress: Parameterizing module reg32_avalon_interface " "2018.05.29.08:56:04 Progress: Parameterizing module reg32_avalon_interface" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609364976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.29.08:56:04 Progress: Adding sys_clk \[altera_up_avalon_sys_sdram_pll 15.0\] " "2018.05.29.08:56:04 Progress: Adding sys_clk \[altera_up_avalon_sys_sdram_pll 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609364977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.29.08:56:05 Progress: Parameterizing module sys_clk " "2018.05.29.08:56:05 Progress: Parameterizing module sys_clk" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609365015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.29.08:56:05 Progress: Building connections " "2018.05.29.08:56:05 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609365017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.29.08:56:05 Progress: Parameterizing connections " "2018.05.29.08:56:05 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609365072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.29.08:56:05 Progress: Validating " "2018.05.29.08:56:05 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609365075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.05.29.08:56:33 Progress: Done reading input file " "2018.05.29.08:56:33 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609393192 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mysystem.hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Mysystem.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609396163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mysystem.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Mysystem.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609396163 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Mysystem.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Mysystem.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1527609396164 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Mysystem.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Mysystem.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1527609396164 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Mysystem.hps_0: set_interface_assignment: Interface \"hps_io\" does not exist " "Mysystem.hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1527609396165 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Mysystem.onchip_memory2_0: onchip_memory2_0.s2 must be connected to an Avalon-MM master " "Mysystem.onchip_memory2_0: onchip_memory2_0.s2 must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1527609396175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mysystem: Generating mysystem \"mysystem\" for QUARTUS_SYNTH " "Mysystem: Generating mysystem \"mysystem\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609437979 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender " "Hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1527609446824 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender " "Hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1527609446825 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender " "Hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1527609446827 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender " "Hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1527609446827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: Starting RTL generation for module 'mysystem_SDRAM' " "SDRAM: Starting RTL generation for module 'mysystem_SDRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609453048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM:   Generation command is \[exec /home/nicholas/altera/15.0/quartus/linux64/perl/bin/perl -I /home/nicholas/altera/15.0/quartus/linux64/perl/lib -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin/europa -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin -I /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=mysystem_SDRAM --dir=/tmp/alt7680_6588367753410736826.dir/0001_SDRAM_gen/ --quartus_dir=/home/nicholas/altera/15.0/quartus --verilog --config=/tmp/alt7680_6588367753410736826.dir/0001_SDRAM_gen//mysystem_SDRAM_component_configuration.pl  --do_build_sim=0  \] " "SDRAM:   Generation command is \[exec /home/nicholas/altera/15.0/quartus/linux64/perl/bin/perl -I /home/nicholas/altera/15.0/quartus/linux64/perl/lib -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin/europa -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin -I /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=mysystem_SDRAM --dir=/tmp/alt7680_6588367753410736826.dir/0001_SDRAM_gen/ --quartus_dir=/home/nicholas/altera/15.0/quartus --verilog --config=/tmp/alt7680_6588367753410736826.dir/0001_SDRAM_gen//mysystem_SDRAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609453049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: Done RTL generation for module 'mysystem_SDRAM' " "SDRAM: Done RTL generation for module 'mysystem_SDRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609453566 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: \"mysystem\" instantiated altera_avalon_new_sdram_controller \"SDRAM\" " "SDRAM: \"mysystem\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609453568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex3_hex0: Starting RTL generation for module 'mysystem_hex3_hex0' " "Hex3_hex0: Starting RTL generation for module 'mysystem_hex3_hex0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609453581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex3_hex0:   Generation command is \[exec /home/nicholas/altera/15.0/quartus/linux64/perl/bin/perl -I /home/nicholas/altera/15.0/quartus/linux64/perl/lib -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin/europa -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin -I /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mysystem_hex3_hex0 --dir=/tmp/alt7680_6588367753410736826.dir/0002_hex3_hex0_gen/ --quartus_dir=/home/nicholas/altera/15.0/quartus --verilog --config=/tmp/alt7680_6588367753410736826.dir/0002_hex3_hex0_gen//mysystem_hex3_hex0_component_configuration.pl  --do_build_sim=0  \] " "Hex3_hex0:   Generation command is \[exec /home/nicholas/altera/15.0/quartus/linux64/perl/bin/perl -I /home/nicholas/altera/15.0/quartus/linux64/perl/lib -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin/europa -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin -I /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mysystem_hex3_hex0 --dir=/tmp/alt7680_6588367753410736826.dir/0002_hex3_hex0_gen/ --quartus_dir=/home/nicholas/altera/15.0/quartus --verilog --config=/tmp/alt7680_6588367753410736826.dir/0002_hex3_hex0_gen//mysystem_hex3_hex0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609453582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex3_hex0: Done RTL generation for module 'mysystem_hex3_hex0' " "Hex3_hex0: Done RTL generation for module 'mysystem_hex3_hex0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609453720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex3_hex0: \"mysystem\" instantiated altera_avalon_pio \"hex3_hex0\" " "Hex3_hex0: \"mysystem\" instantiated altera_avalon_pio \"hex3_hex0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609453722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex5_hex4: Starting RTL generation for module 'mysystem_hex5_hex4' " "Hex5_hex4: Starting RTL generation for module 'mysystem_hex5_hex4'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609453735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex5_hex4:   Generation command is \[exec /home/nicholas/altera/15.0/quartus/linux64/perl/bin/perl -I /home/nicholas/altera/15.0/quartus/linux64/perl/lib -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin/europa -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin -I /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mysystem_hex5_hex4 --dir=/tmp/alt7680_6588367753410736826.dir/0003_hex5_hex4_gen/ --quartus_dir=/home/nicholas/altera/15.0/quartus --verilog --config=/tmp/alt7680_6588367753410736826.dir/0003_hex5_hex4_gen//mysystem_hex5_hex4_component_configuration.pl  --do_build_sim=0  \] " "Hex5_hex4:   Generation command is \[exec /home/nicholas/altera/15.0/quartus/linux64/perl/bin/perl -I /home/nicholas/altera/15.0/quartus/linux64/perl/lib -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin/europa -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin -I /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mysystem_hex5_hex4 --dir=/tmp/alt7680_6588367753410736826.dir/0003_hex5_hex4_gen/ --quartus_dir=/home/nicholas/altera/15.0/quartus --verilog --config=/tmp/alt7680_6588367753410736826.dir/0003_hex5_hex4_gen//mysystem_hex5_hex4_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609453735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex5_hex4: Done RTL generation for module 'mysystem_hex5_hex4' " "Hex5_hex4: Done RTL generation for module 'mysystem_hex5_hex4'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609453866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex5_hex4: \"mysystem\" instantiated altera_avalon_pio \"hex5_hex4\" " "Hex5_hex4: \"mysystem\" instantiated altera_avalon_pio \"hex5_hex4\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609453868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"Running  for module: hps_0\" " "Hps_0: \"Running  for module: hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609453872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609454700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609455294 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1527609455299 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1527609455299 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: set_interface_assignment: Interface \"hps_io\" does not exist " "Hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1527609455726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"mysystem\" instantiated altera_hps \"hps_0\" " "Hps_0: \"mysystem\" instantiated altera_hps \"hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609456427 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'mysystem_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'mysystem_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609456440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec /home/nicholas/altera/15.0/quartus/linux64/perl/bin/perl -I /home/nicholas/altera/15.0/quartus/linux64/perl/lib -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin/europa -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin -I /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=mysystem_jtag_uart_0 --dir=/tmp/alt7680_6588367753410736826.dir/0004_jtag_uart_0_gen/ --quartus_dir=/home/nicholas/altera/15.0/quartus --verilog --config=/tmp/alt7680_6588367753410736826.dir/0004_jtag_uart_0_gen//mysystem_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec /home/nicholas/altera/15.0/quartus/linux64/perl/bin/perl -I /home/nicholas/altera/15.0/quartus/linux64/perl/lib -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin/europa -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin -I /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=mysystem_jtag_uart_0 --dir=/tmp/alt7680_6588367753410736826.dir/0004_jtag_uart_0_gen/ --quartus_dir=/home/nicholas/altera/15.0/quartus --verilog --config=/tmp/alt7680_6588367753410736826.dir/0004_jtag_uart_0_gen//mysystem_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609456440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'mysystem_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'mysystem_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609456820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"mysystem\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"mysystem\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609456821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'mysystem_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'mysystem_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609456834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec /home/nicholas/altera/15.0/quartus/linux64/perl/bin/perl -I /home/nicholas/altera/15.0/quartus/linux64/perl/lib -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin/europa -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin -I /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=mysystem_onchip_memory2_0 --dir=/tmp/alt7680_6588367753410736826.dir/0005_onchip_memory2_0_gen/ --quartus_dir=/home/nicholas/altera/15.0/quartus --verilog --config=/tmp/alt7680_6588367753410736826.dir/0005_onchip_memory2_0_gen//mysystem_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec /home/nicholas/altera/15.0/quartus/linux64/perl/bin/perl -I /home/nicholas/altera/15.0/quartus/linux64/perl/lib -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin/europa -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin -I /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=mysystem_onchip_memory2_0 --dir=/tmp/alt7680_6588367753410736826.dir/0005_onchip_memory2_0_gen/ --quartus_dir=/home/nicholas/altera/15.0/quartus --verilog --config=/tmp/alt7680_6588367753410736826.dir/0005_onchip_memory2_0_gen//mysystem_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609456835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'mysystem_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'mysystem_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609457146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"mysystem\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"mysystem\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609457154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbutton: Starting RTL generation for module 'mysystem_pushbutton' " "Pushbutton: Starting RTL generation for module 'mysystem_pushbutton'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609457166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbutton:   Generation command is \[exec /home/nicholas/altera/15.0/quartus/linux64/perl/bin/perl -I /home/nicholas/altera/15.0/quartus/linux64/perl/lib -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin/europa -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin -I /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mysystem_pushbutton --dir=/tmp/alt7680_6588367753410736826.dir/0006_pushbutton_gen/ --quartus_dir=/home/nicholas/altera/15.0/quartus --verilog --config=/tmp/alt7680_6588367753410736826.dir/0006_pushbutton_gen//mysystem_pushbutton_component_configuration.pl  --do_build_sim=0  \] " "Pushbutton:   Generation command is \[exec /home/nicholas/altera/15.0/quartus/linux64/perl/bin/perl -I /home/nicholas/altera/15.0/quartus/linux64/perl/lib -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin/europa -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/nicholas/altera/15.0/quartus/sopc_builder/bin -I /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/nicholas/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mysystem_pushbutton --dir=/tmp/alt7680_6588367753410736826.dir/0006_pushbutton_gen/ --quartus_dir=/home/nicholas/altera/15.0/quartus --verilog --config=/tmp/alt7680_6588367753410736826.dir/0006_pushbutton_gen//mysystem_pushbutton_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609457167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbutton: Done RTL generation for module 'mysystem_pushbutton' " "Pushbutton: Done RTL generation for module 'mysystem_pushbutton'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609457425 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbutton: \"mysystem\" instantiated altera_avalon_pio \"pushbutton\" " "Pushbutton: \"mysystem\" instantiated altera_avalon_pio \"pushbutton\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609457426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reg32_avalon_interface: \"mysystem\" instantiated reg32_avalon_interface \"reg32_avalon_interface\" " "Reg32_avalon_interface: \"mysystem\" instantiated reg32_avalon_interface \"reg32_avalon_interface\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609457428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk: \"mysystem\" instantiated altera_up_avalon_sys_sdram_pll \"sys_clk\" " "Sys_clk: \"mysystem\" instantiated altera_up_avalon_sys_sdram_pll \"sys_clk\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609457783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609458150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609458233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"mysystem\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"mysystem\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609458648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609459218 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609459311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609459380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609459458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609459531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"mysystem\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"mysystem\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609460212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"mysystem\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"mysystem\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609460232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper_001: \"mysystem\" instantiated altera_irq_mapper \"irq_mapper_001\" " "Irq_mapper_001: \"mysystem\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609460248 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"mysystem\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"mysystem\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609460250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609460410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609460531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pll: \"sys_clk\" instantiated altera_pll \"sys_pll\" " "Sys_pll: \"sys_clk\" instantiated altera_pll \"sys_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609460618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"sys_clk\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"sys_clk\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609460620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\" " "Onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609460622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\" " "Hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609460625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\" " "Onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609460629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"onchip_memory2_0_s1_agent_rsp_fifo\" " "Onchip_memory2_0_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"onchip_memory2_0_s1_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609460631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609460644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609460655 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609460669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_axi_master_wr_limiter\" " "Hps_0_h2f_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_axi_master_wr_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609460675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609460678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\" " "Onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609460686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609460689 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609460689 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609460717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609460764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609460781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609460825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609460826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"onchip_memory2_0_s1_rsp_width_adapter\" " "Onchip_memory2_0_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"onchip_memory2_0_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609460829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609460830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609460831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609460866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609460907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609460915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609460923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609460949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609461000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609461000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609461016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609461083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609461083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609493021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609493034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609493038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mysystem: Done \"mysystem\" with 44 modules, 103 files " "Mysystem: Done \"mysystem\" with 44 modules, 103 files" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1527609493038 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "mysystem.qsys " "Finished elaborating Qsys system entity \"mysystem.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527609496132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chessEngineMemoryWrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file chessEngineMemoryWrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 chessEngineMemoryWrapper " "Found entity 1: chessEngineMemoryWrapper" {  } { { "chessEngineMemoryWrapper.v" "" { Text "/home/nicholas/chessEngine/chessEngineMemoryWrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chessEngine.v 1 1 " "Found 1 design units, including 1 entities, in source file chessEngine.v" { { "Info" "ISGN_ENTITY_NAME" "1 chessEngine " "Found entity 1: chessEngine" {  } { { "chessEngine.v" "" { Text "/home/nicholas/chessEngine/chessEngine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/mysystem.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/mysystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem " "Found entity 1: mysystem" {  } { { "mysystem/synthesis/mysystem.v" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/mysystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "mysystem/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "mysystem/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_irq_mapper_001 " "Found entity 1: mysystem_irq_mapper_001" {  } { { "mysystem/synthesis/submodules/mysystem_irq_mapper_001.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_irq_mapper " "Found entity 1: mysystem_irq_mapper" {  } { { "mysystem/synthesis/submodules/mysystem_irq_mapper.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_1 " "Found entity 1: mysystem_mm_interconnect_1" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_avalon_st_adapter " "Found entity 1: mysystem_mm_interconnect_0_avalon_st_adapter" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysystem/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "mysystem/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501736 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "mysystem/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_1_rsp_mux " "Found entity 1: mysystem_mm_interconnect_1_rsp_mux" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_1_rsp_demux " "Found entity 1: mysystem_mm_interconnect_1_rsp_demux" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_rsp_demux.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_1_cmd_mux " "Found entity 1: mysystem_mm_interconnect_1_cmd_mux" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_1_cmd_demux " "Found entity 1: mysystem_mm_interconnect_1_cmd_demux" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_cmd_demux.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501748 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501748 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501748 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501748 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501748 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527609501753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "mysystem/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501755 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "mysystem/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527609501756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "mysystem/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "mysystem/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "mysystem/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "mysystem/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "mysystem/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "mysystem/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysystem/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "mysystem/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501765 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "mysystem/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "mysystem/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501767 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mysystem_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at mysystem_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_002.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527609501768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mysystem_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at mysystem_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_002.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527609501768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_1_router_002_default_decode " "Found entity 1: mysystem_mm_interconnect_1_router_002_default_decode" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_002.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501769 ""} { "Info" "ISGN_ENTITY_NAME" "2 mysystem_mm_interconnect_1_router_002 " "Found entity 2: mysystem_mm_interconnect_1_router_002" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_002.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501769 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mysystem_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at mysystem_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527609501770 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mysystem_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at mysystem_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527609501770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_1_router_default_decode " "Found entity 1: mysystem_mm_interconnect_1_router_default_decode" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501772 ""} { "Info" "ISGN_ENTITY_NAME" "2 mysystem_mm_interconnect_1_router " "Found entity 2: mysystem_mm_interconnect_1_router" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "mysystem/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "mysystem/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "mysystem/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0 " "Found entity 1: mysystem_mm_interconnect_0" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: mysystem_mm_interconnect_0_avalon_st_adapter_001" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_rsp_mux " "Found entity 1: mysystem_mm_interconnect_0_rsp_mux" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_rsp_demux " "Found entity 1: mysystem_mm_interconnect_0_rsp_demux" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_cmd_mux " "Found entity 1: mysystem_mm_interconnect_0_cmd_mux" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_cmd_demux " "Found entity 1: mysystem_mm_interconnect_0_cmd_demux" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501805 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mysystem_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at mysystem_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_003.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527609501806 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mysystem_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at mysystem_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_003.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527609501806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_router_003_default_decode " "Found entity 1: mysystem_mm_interconnect_0_router_003_default_decode" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_003.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501807 ""} { "Info" "ISGN_ENTITY_NAME" "2 mysystem_mm_interconnect_0_router_003 " "Found entity 2: mysystem_mm_interconnect_0_router_003" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_003.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501807 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mysystem_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at mysystem_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_002.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527609501808 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mysystem_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at mysystem_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_002.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527609501808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_router_002_default_decode " "Found entity 1: mysystem_mm_interconnect_0_router_002_default_decode" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_002.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501809 ""} { "Info" "ISGN_ENTITY_NAME" "2 mysystem_mm_interconnect_0_router_002 " "Found entity 2: mysystem_mm_interconnect_0_router_002" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_002.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501809 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mysystem_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at mysystem_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527609501810 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mysystem_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at mysystem_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527609501810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_router_default_decode " "Found entity 1: mysystem_mm_interconnect_0_router_default_decode" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501811 ""} { "Info" "ISGN_ENTITY_NAME" "2 mysystem_mm_interconnect_0_router " "Found entity 2: mysystem_mm_interconnect_0_router" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_sys_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_sys_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_sys_clk " "Found entity 1: mysystem_sys_clk" {  } { { "mysystem/synthesis/submodules/mysystem_sys_clk.v" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_sys_clk.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "mysystem/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_sys_clk_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_sys_clk_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_sys_clk_sys_pll " "Found entity 1: mysystem_sys_clk_sys_pll" {  } { { "mysystem/synthesis/submodules/mysystem_sys_clk_sys_pll.v" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_sys_clk_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/reg32_avalon_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/reg32_avalon_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32_avalon_interface " "Found entity 1: reg32_avalon_interface" {  } { { "mysystem/synthesis/submodules/reg32_avalon_interface.v" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/reg32_avalon_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/reg32.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "mysystem/synthesis/submodules/reg32.v" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/reg32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_pushbutton.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_pushbutton.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_pushbutton " "Found entity 1: mysystem_pushbutton" {  } { { "mysystem/synthesis/submodules/mysystem_pushbutton.v" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_pushbutton.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_onchip_memory2_0 " "Found entity 1: mysystem_onchip_memory2_0" {  } { { "mysystem/synthesis/submodules/mysystem_onchip_memory2_0.v" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_jtag_uart_0_sim_scfifo_w " "Found entity 1: mysystem_jtag_uart_0_sim_scfifo_w" {  } { { "mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501821 ""} { "Info" "ISGN_ENTITY_NAME" "2 mysystem_jtag_uart_0_scfifo_w " "Found entity 2: mysystem_jtag_uart_0_scfifo_w" {  } { { "mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501821 ""} { "Info" "ISGN_ENTITY_NAME" "3 mysystem_jtag_uart_0_sim_scfifo_r " "Found entity 3: mysystem_jtag_uart_0_sim_scfifo_r" {  } { { "mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501821 ""} { "Info" "ISGN_ENTITY_NAME" "4 mysystem_jtag_uart_0_scfifo_r " "Found entity 4: mysystem_jtag_uart_0_scfifo_r" {  } { { "mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501821 ""} { "Info" "ISGN_ENTITY_NAME" "5 mysystem_jtag_uart_0 " "Found entity 5: mysystem_jtag_uart_0" {  } { { "mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_hps_0 " "Found entity 1: mysystem_hps_0" {  } { { "mysystem/synthesis/submodules/mysystem_hps_0.v" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_hps_0_hps_io " "Found entity 1: mysystem_hps_0_hps_io" {  } { { "mysystem/synthesis/submodules/mysystem_hps_0_hps_io.v" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "mysystem/synthesis/submodules/hps_sdram.v" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "mysystem/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "mysystem/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "mysystem/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "mysystem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "mysystem/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "mysystem/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_hps_0_hps_io_border " "Found entity 1: mysystem_hps_0_hps_io_border" {  } { { "mysystem/synthesis/submodules/mysystem_hps_0_hps_io_border.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_hps_0_fpga_interfaces " "Found entity 1: mysystem_hps_0_fpga_interfaces" {  } { { "mysystem/synthesis/submodules/mysystem_hps_0_fpga_interfaces.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_hex5_hex4.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_hex5_hex4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_hex5_hex4 " "Found entity 1: mysystem_hex5_hex4" {  } { { "mysystem/synthesis/submodules/mysystem_hex5_hex4.v" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_hex5_hex4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_hex3_hex0.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_hex3_hex0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_hex3_hex0 " "Found entity 1: mysystem_hex3_hex0" {  } { { "mysystem/synthesis/submodules/mysystem_hex3_hex0.v" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_hex3_hex0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_SDRAM.v 2 2 " "Found 2 design units, including 2 entities, in source file mysystem/synthesis/submodules/mysystem_SDRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_SDRAM_input_efifo_module " "Found entity 1: mysystem_SDRAM_input_efifo_module" {  } { { "mysystem/synthesis/submodules/mysystem_SDRAM.v" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501924 ""} { "Info" "ISGN_ENTITY_NAME" "2 mysystem_SDRAM " "Found entity 2: mysystem_SDRAM" {  } { { "mysystem/synthesis/submodules/mysystem_SDRAM.v" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_SDRAM.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2 " "Found entity 1: lab2" {  } { { "lab2.v" "" { Text "/home/nicholas/chessEngine/lab2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527609501926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501926 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/mysystem.v /home/nicholas/chessEngine/mysystem/synthesis/mysystem.v " "File \"/home/nicholas/chessEngine/db/ip/mysystem/mysystem.v\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/mysystem.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609501927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/mysystem.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/mysystem.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501928 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv /home/nicholas/chessEngine/mysystem/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609501928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501929 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_avalon_sc_fifo.v /home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609501929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501929 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_avalon_st_pipeline_base.v /home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609501929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501930 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_avalon_st_pipeline_stage.sv /home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_avalon_st_pipeline_stage.sv " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_avalon_st_pipeline_stage.sv\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_avalon_st_pipeline_stage.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609501930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_avalon_st_pipeline_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501930 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_default_burst_converter.sv /home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_default_burst_converter.sv " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_default_burst_converter.sv\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_default_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609501930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_default_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_default_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501931 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_incr_burst_converter.sv /home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_incr_burst_converter.sv " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_incr_burst_converter.sv\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_incr_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609501931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_incr_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_incr_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501931 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_mem_if_dll_cyclonev.sv /home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_mem_if_dll_cyclonev.sv " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_mem_if_dll_cyclonev.sv\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_mem_if_dll_cyclonev.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609501931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_mem_if_dll_cyclonev.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_mem_if_dll_cyclonev.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501931 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv /home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609501932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501933 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_mem_if_hhp_qseq_synth_top.v /home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_mem_if_hhp_qseq_synth_top.v\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609501933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_mem_if_hhp_qseq_synth_top.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_mem_if_hhp_qseq_synth_top.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501933 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_mem_if_oct_cyclonev.sv /home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_mem_if_oct_cyclonev.sv " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_mem_if_oct_cyclonev.sv\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_mem_if_oct_cyclonev.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609501934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_mem_if_oct_cyclonev.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_mem_if_oct_cyclonev.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501934 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_merlin_address_alignment.sv /home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_merlin_address_alignment.sv " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_merlin_address_alignment.sv\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_merlin_address_alignment.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609501934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_merlin_address_alignment.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501934 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_merlin_arbitrator.sv /home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609501935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501935 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_merlin_axi_master_ni.sv /home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_merlin_axi_master_ni.sv " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_merlin_axi_master_ni.sv\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_merlin_axi_master_ni.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609501935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_merlin_axi_master_ni.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_merlin_axi_master_ni.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501935 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_merlin_burst_adapter.sv /home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_merlin_burst_adapter.sv\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609501936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_merlin_burst_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_merlin_burst_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501936 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_merlin_burst_adapter_13_1.sv /home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_merlin_burst_adapter_13_1.sv\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609501936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_merlin_burst_adapter_13_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_merlin_burst_adapter_13_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501936 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_merlin_burst_adapter_new.sv /home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_merlin_burst_adapter_new.sv " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_merlin_burst_adapter_new.sv\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_merlin_burst_adapter_new.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609501937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_merlin_burst_adapter_new.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_merlin_burst_adapter_new.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501937 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_merlin_burst_adapter_uncmpr.sv /home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_merlin_burst_adapter_uncmpr.sv\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609501938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_merlin_burst_adapter_uncmpr.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_merlin_burst_adapter_uncmpr.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501938 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_merlin_burst_uncompressor.sv /home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609501938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501938 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_merlin_reorder_memory.sv /home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_merlin_reorder_memory.sv " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_merlin_reorder_memory.sv\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_merlin_reorder_memory.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609501939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_merlin_reorder_memory.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_merlin_reorder_memory.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501939 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_merlin_slave_agent.sv /home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609501939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501939 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_merlin_slave_translator.sv /home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609501940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501940 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_merlin_traffic_limiter.sv /home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_merlin_traffic_limiter.sv " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_merlin_traffic_limiter.sv\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_merlin_traffic_limiter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609501940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_merlin_traffic_limiter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_merlin_traffic_limiter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501940 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_merlin_width_adapter.sv /home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_merlin_width_adapter.sv " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_merlin_width_adapter.sv\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_merlin_width_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609501941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_merlin_width_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_merlin_width_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501941 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_reset_controller.v /home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_reset_controller.v " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609501941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501941 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_reset_synchronizer.v /home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_reset_synchronizer.v " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609501942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501942 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_up_avalon_reset_from_locked_signal.v /home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_up_avalon_reset_from_locked_signal.v\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609501942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_up_avalon_reset_from_locked_signal.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_up_avalon_reset_from_locked_signal.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501942 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_wrap_burst_converter.sv /home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_wrap_burst_converter.sv " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/altera_wrap_burst_converter.sv\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/altera_wrap_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609501943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_wrap_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/altera_wrap_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501943 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/hps_sdram.v /home/nicholas/chessEngine/mysystem/synthesis/submodules/hps_sdram.v " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/hps_sdram.v\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/hps_sdram.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609501943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/hps_sdram.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/hps_sdram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501943 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/hps_sdram_p0.sv /home/nicholas/chessEngine/mysystem/synthesis/submodules/hps_sdram_p0.sv " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/hps_sdram_p0.sv\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/hps_sdram_p0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609501944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/hps_sdram_p0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/hps_sdram_p0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501944 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v /home/nicholas/chessEngine/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609501944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501944 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/hps_sdram_p0_acv_hard_io_pads.v /home/nicholas/chessEngine/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/hps_sdram_p0_acv_hard_io_pads.v\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609501945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/hps_sdram_p0_acv_hard_io_pads.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/hps_sdram_p0_acv_hard_io_pads.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501945 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/hps_sdram_p0_acv_hard_memphy.v /home/nicholas/chessEngine/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/hps_sdram_p0_acv_hard_memphy.v\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609501945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/hps_sdram_p0_acv_hard_memphy.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/hps_sdram_p0_acv_hard_memphy.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501945 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/hps_sdram_p0_acv_ldc.v /home/nicholas/chessEngine/mysystem/synthesis/submodules/hps_sdram_p0_acv_ldc.v " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/hps_sdram_p0_acv_ldc.v\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/hps_sdram_p0_acv_ldc.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609501946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/hps_sdram_p0_acv_ldc.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/hps_sdram_p0_acv_ldc.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501946 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/hps_sdram_p0_altdqdqs.v /home/nicholas/chessEngine/mysystem/synthesis/submodules/hps_sdram_p0_altdqdqs.v " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/hps_sdram_p0_altdqdqs.v\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/hps_sdram_p0_altdqdqs.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609501946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/hps_sdram_p0_altdqdqs.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/hps_sdram_p0_altdqdqs.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501946 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/hps_sdram_p0_clock_pair_generator.v /home/nicholas/chessEngine/mysystem/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/hps_sdram_p0_clock_pair_generator.v\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609501997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/hps_sdram_p0_clock_pair_generator.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/hps_sdram_p0_clock_pair_generator.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501997 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/hps_sdram_p0_generic_ddio.v /home/nicholas/chessEngine/mysystem/synthesis/submodules/hps_sdram_p0_generic_ddio.v " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/hps_sdram_p0_generic_ddio.v\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/hps_sdram_p0_generic_ddio.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609501997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/hps_sdram_p0_generic_ddio.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/hps_sdram_p0_generic_ddio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501997 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/hps_sdram_p0_iss_probe.v /home/nicholas/chessEngine/mysystem/synthesis/submodules/hps_sdram_p0_iss_probe.v " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/hps_sdram_p0_iss_probe.v\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/hps_sdram_p0_iss_probe.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609501998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/hps_sdram_p0_iss_probe.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/hps_sdram_p0_iss_probe.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501998 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/hps_sdram_p0_phy_csr.sv /home/nicholas/chessEngine/mysystem/synthesis/submodules/hps_sdram_p0_phy_csr.sv " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/hps_sdram_p0_phy_csr.sv\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/hps_sdram_p0_phy_csr.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609501998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/hps_sdram_p0_phy_csr.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/hps_sdram_p0_phy_csr.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501999 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/hps_sdram_p0_reset.v /home/nicholas/chessEngine/mysystem/synthesis/submodules/hps_sdram_p0_reset.v " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/hps_sdram_p0_reset.v\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/hps_sdram_p0_reset.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609501999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/hps_sdram_p0_reset.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/hps_sdram_p0_reset.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609501999 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/hps_sdram_p0_reset_sync.v /home/nicholas/chessEngine/mysystem/synthesis/submodules/hps_sdram_p0_reset_sync.v " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/hps_sdram_p0_reset_sync.v\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/hps_sdram_p0_reset_sync.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609502000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/hps_sdram_p0_reset_sync.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/hps_sdram_p0_reset_sync.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609502000 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/hps_sdram_pll.sv /home/nicholas/chessEngine/mysystem/synthesis/submodules/hps_sdram_pll.sv " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/hps_sdram_pll.sv\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/hps_sdram_pll.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609502000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/hps_sdram_pll.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/hps_sdram_pll.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609502000 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_SDRAM.v /home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_SDRAM.v " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_SDRAM.v\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_SDRAM.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609502001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_SDRAM.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_SDRAM.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609502001 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_hex3_hex0.v /home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_hex3_hex0.v " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_hex3_hex0.v\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_hex3_hex0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609502002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_hex3_hex0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_hex3_hex0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609502002 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_hex5_hex4.v /home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_hex5_hex4.v " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_hex5_hex4.v\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_hex5_hex4.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609502002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_hex5_hex4.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_hex5_hex4.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609502003 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_hps_0.v /home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_hps_0.v " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_hps_0.v\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_hps_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609502003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_hps_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_hps_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609502003 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_hps_0_fpga_interfaces.sv /home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_hps_0_fpga_interfaces.sv " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_hps_0_fpga_interfaces.sv\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_hps_0_fpga_interfaces.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609502004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_hps_0_fpga_interfaces.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_hps_0_fpga_interfaces.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609502004 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_hps_0_hps_io.v /home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_hps_0_hps_io.v " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_hps_0_hps_io.v\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_hps_0_hps_io.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609502004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_hps_0_hps_io.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_hps_0_hps_io.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609502005 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_hps_0_hps_io_border.sv /home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_hps_0_hps_io_border.sv " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_hps_0_hps_io_border.sv\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_hps_0_hps_io_border.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609502005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_hps_0_hps_io_border.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_hps_0_hps_io_border.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609502005 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_irq_mapper.sv /home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_irq_mapper.sv " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_irq_mapper.sv\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609502006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609502006 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_irq_mapper_001.sv /home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_irq_mapper_001.sv " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_irq_mapper_001.sv\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_irq_mapper_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609502006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_irq_mapper_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_irq_mapper_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609502006 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_jtag_uart_0.v /home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_jtag_uart_0.v " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_jtag_uart_0.v\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_jtag_uart_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609502007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_jtag_uart_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_jtag_uart_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609502007 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v /home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609502008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609502009 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter.v /home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter.v " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609502009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609502009 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001.v /home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001.v " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001.v\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609502010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609502010 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv /home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609502010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609502011 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv /home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609502011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609502011 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_demux.sv /home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_demux.sv " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609502012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609502012 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_mux.sv /home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_mux.sv " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609502012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609502013 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router.sv /home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router.sv " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609502013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609502013 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_002.sv /home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_002.sv " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609502014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609502014 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_003.sv /home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_003.sv " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_003.sv\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609502014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609502014 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_rsp_demux.sv /home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_demux.sv " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609502015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609502015 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_rsp_mux.sv /home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_mux.sv " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609502015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609502015 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_mm_interconnect_1.v /home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_mm_interconnect_1.v\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609502016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_1.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609502017 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_mm_interconnect_1_cmd_demux.sv /home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_cmd_demux.sv " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_mm_interconnect_1_cmd_demux.sv\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609502018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_1_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_1_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609502018 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_mm_interconnect_1_cmd_mux.sv /home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_cmd_mux.sv " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_mm_interconnect_1_cmd_mux.sv\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609502018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_1_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_1_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609502018 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_mm_interconnect_1_router.sv /home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router.sv " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_mm_interconnect_1_router.sv\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609502018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_1_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_1_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609502019 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_mm_interconnect_1_router_002.sv /home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_002.sv " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_mm_interconnect_1_router_002.sv\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609502019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_1_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_1_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609502019 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_mm_interconnect_1_rsp_demux.sv /home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_rsp_demux.sv " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_mm_interconnect_1_rsp_demux.sv\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609502019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_1_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_1_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609502019 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_mm_interconnect_1_rsp_mux.sv /home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_rsp_mux.sv " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_mm_interconnect_1_rsp_mux.sv\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609502020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_1_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_1_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609502020 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_onchip_memory2_0.v /home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_onchip_memory2_0.v " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_onchip_memory2_0.v\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_onchip_memory2_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609502020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_onchip_memory2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_onchip_memory2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609502020 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_pushbutton.v /home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_pushbutton.v " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_pushbutton.v\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_pushbutton.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609502021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_pushbutton.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_pushbutton.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609502021 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_sys_clk.v /home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_sys_clk.v " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_sys_clk.v\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_sys_clk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609502021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_sys_clk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_sys_clk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609502021 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_sys_clk_sys_pll.v /home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_sys_clk_sys_pll.v " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/mysystem_sys_clk_sys_pll.v\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_sys_clk_sys_pll.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609502021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_sys_clk_sys_pll.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/mysystem_sys_clk_sys_pll.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609502022 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/reg32.v /home/nicholas/chessEngine/mysystem/synthesis/submodules/reg32.v " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/reg32.v\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/reg32.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609502022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/reg32.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/reg32.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609502022 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/nicholas/chessEngine/db/ip/mysystem/submodules/reg32_avalon_interface.v /home/nicholas/chessEngine/mysystem/synthesis/submodules/reg32_avalon_interface.v " "File \"/home/nicholas/chessEngine/db/ip/mysystem/submodules/reg32_avalon_interface.v\" is a duplicate of already analyzed file \"/home/nicholas/chessEngine/mysystem/synthesis/submodules/reg32_avalon_interface.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1527609502022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/reg32_avalon_interface.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/mysystem/submodules/reg32_avalon_interface.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527609502022 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a2b8 chessEngine.v(1167) " "Verilog HDL Implicit Net warning at chessEngine.v(1167): created implicit net for \"a2b8\"" {  } { { "chessEngine.v" "" { Text "/home/nicholas/chessEngine/chessEngine.v" 1167 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527609502023 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "h2g8 chessEngine.v(1467) " "Verilog HDL Implicit Net warning at chessEngine.v(1467): created implicit net for \"h2g8\"" {  } { { "chessEngine.v" "" { Text "/home/nicholas/chessEngine/chessEngine.v" 1467 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527609502023 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b5a7 chessEngine.v(2239) " "Verilog HDL Implicit Net warning at chessEngine.v(2239): created implicit net for \"b5a7\"" {  } { { "chessEngine.v" "" { Text "/home/nicholas/chessEngine/chessEngine.v" 2239 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527609502023 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "mysystem/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527609502023 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mysystem_SDRAM.v(316) " "Verilog HDL or VHDL warning at mysystem_SDRAM.v(316): conditional expression evaluates to a constant" {  } { { "mysystem/synthesis/submodules/mysystem_SDRAM.v" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_SDRAM.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1527609502030 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mysystem_SDRAM.v(326) " "Verilog HDL or VHDL warning at mysystem_SDRAM.v(326): conditional expression evaluates to a constant" {  } { { "mysystem/synthesis/submodules/mysystem_SDRAM.v" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_SDRAM.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1527609502030 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mysystem_SDRAM.v(336) " "Verilog HDL or VHDL warning at mysystem_SDRAM.v(336): conditional expression evaluates to a constant" {  } { { "mysystem/synthesis/submodules/mysystem_SDRAM.v" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_SDRAM.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1527609502030 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mysystem_SDRAM.v(680) " "Verilog HDL or VHDL warning at mysystem_SDRAM.v(680): conditional expression evaluates to a constant" {  } { { "mysystem/synthesis/submodules/mysystem_SDRAM.v" "" { Text "/home/nicholas/chessEngine/mysystem/synthesis/submodules/mysystem_SDRAM.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1527609502034 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "CHESS_READ lab2.v(56) " "Verilog HDL Module Declaration error at lab2.v(56): top module port \"CHESS_READ\" is not found in the port list" {  } { { "lab2.v" "" { Text "/home/nicholas/chessEngine/lab2.v" 56 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1527609502151 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "CHESS_READ_DATA lab2.v(57) " "Verilog HDL Module Declaration error at lab2.v(57): top module port \"CHESS_READ_DATA\" is not found in the port list" {  } { { "lab2.v" "" { Text "/home/nicholas/chessEngine/lab2.v" 57 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1527609502151 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "CHESS_WRITE lab2.v(58) " "Verilog HDL Module Declaration error at lab2.v(58): top module port \"CHESS_WRITE\" is not found in the port list" {  } { { "lab2.v" "" { Text "/home/nicholas/chessEngine/lab2.v" 58 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1527609502151 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "CHESS_WRITE_DATA lab2.v(59) " "Verilog HDL Module Declaration error at lab2.v(59): top module port \"CHESS_WRITE_DATA\" is not found in the port list" {  } { { "lab2.v" "" { Text "/home/nicholas/chessEngine/lab2.v" 59 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1527609502151 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "CHESS_CS lab2.v(60) " "Verilog HDL Module Declaration error at lab2.v(60): top module port \"CHESS_CS\" is not found in the port list" {  } { { "lab2.v" "" { Text "/home/nicholas/chessEngine/lab2.v" 60 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1527609502152 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/nicholas/chessEngine/output_files/lab2.map.smsg " "Generated suppressed messages file /home/nicholas/chessEngine/output_files/lab2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1527609502228 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 21 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1037 " "Peak virtual memory: 1037 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1527609502351 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 29 08:58:22 2018 " "Processing ended: Tue May 29 08:58:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1527609502351 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:03:06 " "Elapsed time: 00:03:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1527609502351 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:05:34 " "Total CPU time (on all processors): 00:05:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1527609502351 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1527609502351 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 21 s " "Quartus II Full Compilation was unsuccessful. 7 errors, 21 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1527609502532 ""}
