===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 32.4214 seconds

  ----User Time----  ----Wall Time----  ----Name----
   11.2714 ( 26.1%)   11.2714 ( 34.8%)  FIR Parser
   18.6319 ( 43.2%)   10.9841 ( 33.9%)  'firrtl.circuit' Pipeline
    2.6011 (  6.0%)    1.4498 (  4.5%)    'firrtl.module' Pipeline
    2.6011 (  6.0%)    1.4498 (  4.5%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.2671 (  0.6%)    0.2671 (  0.8%)    InferWidths
    1.4923 (  3.5%)    1.4923 (  4.6%)    LowerFIRRTLTypes
   11.1568 ( 25.9%)    6.1979 ( 19.1%)    'firrtl.module' Pipeline
    3.5802 (  8.3%)    1.9252 (  5.9%)      ExpandWhens
    7.5766 ( 17.6%)    4.2726 ( 13.2%)      Canonicalizer
    0.4155 (  1.0%)    0.4155 (  1.3%)    Inliner
    1.1577 (  2.7%)    1.1577 (  3.6%)    IMConstProp
    0.0548 (  0.1%)    0.0548 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    2.0418 (  4.7%)    2.0418 (  6.3%)  LowerFIRRTLToHW
    1.1767 (  2.7%)    1.1767 (  3.6%)  HWMemSimImpl
    4.4884 ( 10.4%)    2.3524 (  7.3%)  'hw.module' Pipeline
    0.1474 (  0.3%)    0.0762 (  0.2%)    HWCleanup
    2.1832 (  5.1%)    1.1588 (  3.6%)    CSE
    0.0071 (  0.0%)    0.0038 (  0.0%)      (A) DominanceInfo
    2.1080 (  4.9%)    1.0924 (  3.4%)    Canonicalizer
    1.1349 (  2.6%)    1.1349 (  3.5%)  HWLegalizeNames
    1.7101 (  4.0%)    0.9184 (  2.8%)  'hw.module' Pipeline
    1.6866 (  3.9%)    0.9070 (  2.8%)    PrettifyVerilog
    2.5123 (  5.8%)    2.5123 (  7.7%)  Output
    0.0044 (  0.0%)    0.0044 (  0.0%)  Rest
   43.1235 (100.0%)   32.4214 (100.0%)  Total

{
  totalTime: 32.466,
  maxMemory: 1042870272
}
