Flow report for Lab5
Wed Oct 28 11:10:40 2015
Quartus II 64-Bit Version 15.0.2 Build 153 07/15/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Flow Summary                                                                 ;
+---------------------------------+--------------------------------------------+
; Flow Status                     ; Successful - Wed Oct 28 11:10:40 2015      ;
; Quartus II 64-Bit Version       ; 15.0.2 Build 153 07/15/2015 SJ Web Edition ;
; Revision Name                   ; Lab5                                       ;
; Top-level Entity Name           ; Lab5                                       ;
; Family                          ; Cyclone V                                  ;
; Device                          ; 5CGXFC7C7F23C8                             ;
; Timing Models                   ; Final                                      ;
; Logic utilization (in ALMs)     ; 5 / 56,480 ( < 1 % )                       ;
; Total registers                 ; 0                                          ;
; Total pins                      ; 25 / 268 ( 9 % )                           ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 0 / 7,024,640 ( 0 % )                      ;
; Total DSP Blocks                ; 0 / 156 ( 0 % )                            ;
; Total HSSI RX PCSs              ; 0 / 6 ( 0 % )                              ;
; Total HSSI PMA RX Deserializers ; 0 / 6 ( 0 % )                              ;
; Total HSSI TX PCSs              ; 0 / 6 ( 0 % )                              ;
; Total HSSI PMA TX Serializers   ; 0 / 6 ( 0 % )                              ;
; Total PLLs                      ; 0 / 13 ( 0 % )                             ;
; Total DLLs                      ; 0 / 4 ( 0 % )                              ;
+---------------------------------+--------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 10/28/2015 09:16:54 ;
; Main task         ; Compilation         ;
; Revision Name     ; Lab5                ;
+-------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                     ;
+-------------------------------------+---------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                           ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+---------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 128497568336633.144604181306196 ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Vhdl                            ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (VHDL)          ; <None>        ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP              ; 85                              ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                               ; --            ; --          ; --             ;
; MISC_FILE                           ; my_megafunction.tdf             ; --            ; --          ; --             ;
; MISC_FILE                           ; my_megafunction.bsf             ; --            ; --          ; --             ;
; MISC_FILE                           ; my_megafunction.inc             ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; 16764057                        ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING           ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                          ; --            ; --          ; Top            ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS  ; Off                             ; --            ; --          ; eda_blast_fpga ;
+-------------------------------------+---------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:01:00     ; 1.0                     ; 708 MB              ; 00:00:54                           ;
; Fitter                    ; 00:34:12     ; 1.0                     ; 2126 MB             ; 00:26:50                           ;
; Assembler                 ; 00:00:40     ; 1.0                     ; 740 MB              ; 00:00:32                           ;
; TimeQuest Timing Analyzer ; 00:00:26     ; 1.0                     ; 1070 MB             ; 00:00:17                           ;
; EDA Netlist Writer        ; 00:00:04     ; 1.0                     ; 641 MB              ; 00:00:03                           ;
; EDA Netlist Writer        ; 00:00:03     ; 1.0                     ; 624 MB              ; 00:00:03                           ;
; EDA Netlist Writer        ; 00:00:04     ; 1.0                     ; 640 MB              ; 00:00:03                           ;
; EDA Netlist Writer        ; 00:00:03     ; 1.0                     ; 624 MB              ; 00:00:03                           ;
; EDA Netlist Writer        ; 00:00:04     ; 1.0                     ; 640 MB              ; 00:00:03                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 624 MB              ; 00:00:03                           ;
; EDA Netlist Writer        ; 00:00:07     ; 1.0                     ; 640 MB              ; 00:00:03                           ;
; EDA Netlist Writer        ; 00:00:03     ; 1.0                     ; 624 MB              ; 00:00:03                           ;
; EDA Netlist Writer        ; 00:00:04     ; 1.0                     ; 628 MB              ; 00:00:03                           ;
; EDA Netlist Writer        ; 00:00:03     ; 1.0                     ; 624 MB              ; 00:00:03                           ;
; EDA Netlist Writer        ; 00:00:04     ; 1.0                     ; 640 MB              ; 00:00:03                           ;
; EDA Netlist Writer        ; 00:00:04     ; 1.0                     ; 624 MB              ; 00:00:03                           ;
; EDA Netlist Writer        ; 00:00:04     ; 1.0                     ; 642 MB              ; 00:00:03                           ;
; EDA Netlist Writer        ; 00:00:03     ; 1.0                     ; 624 MB              ; 00:00:03                           ;
; EDA Netlist Writer        ; 00:00:05     ; 1.0                     ; 640 MB              ; 00:00:03                           ;
; Total                     ; 00:37:15     ; --                      ; --                  ; 00:29:18                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; Phoebe           ; Windows 7 ; 6.1        ; x86_64         ;
; Fitter                    ; Phoebe           ; Windows 7 ; 6.1        ; x86_64         ;
; Assembler                 ; Phoebe           ; Windows 7 ; 6.1        ; x86_64         ;
; TimeQuest Timing Analyzer ; Phoebe           ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; Phoebe           ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; Phoebe           ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; Phoebe           ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; Phoebe           ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; Phoebe           ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; Phoebe           ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; Phoebe           ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; Phoebe           ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; Phoebe           ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; Phoebe           ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; Phoebe           ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; Phoebe           ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; Phoebe           ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; Phoebe           ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; Phoebe           ; Windows 7 ; 6.1        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5
quartus_fit --read_settings_files=off --write_settings_files=off Lab5 -c Lab5
quartus_asm --read_settings_files=off --write_settings_files=off Lab5 -c Lab5
quartus_sta Lab5 -c Lab5
quartus_eda --read_settings_files=off --write_settings_files=off Lab5 -c Lab5
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog --write_settings_files=off Lab5 -c Lab5 --vector_source="C:/Users/Tara/Documents/GitHub/WIPs/Digital Design/digital designnnn/Lab5/Lab5.vwf" --testbench_file="C:/Users/Tara/Documents/GitHub/WIPs/Digital Design/digital designnnn/Lab5/simulation/qsim/Lab5.vwf.vt"
quartus_eda --write_settings_files=off --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory="C:/Users/Tara/Documents/GitHub/WIPs/Digital Design/digital designnnn/Lab5/simulation/qsim/" Lab5 -c Lab5
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog --write_settings_files=off Lab5 -c Lab5 --vector_source="C:/Users/Tara/Documents/GitHub/WIPs/Digital Design/digital designnnn/Lab5/Lab5.vwf" --testbench_file="C:/Users/Tara/Documents/GitHub/WIPs/Digital Design/digital designnnn/Lab5/simulation/qsim/Lab5.vwf.vt"
quartus_eda --write_settings_files=off --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory="C:/Users/Tara/Documents/GitHub/WIPs/Digital Design/digital designnnn/Lab5/simulation/qsim/" Lab5 -c Lab5
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog --write_settings_files=off Lab5 -c Lab5 --vector_source="C:/Users/Tara/Documents/GitHub/WIPs/Digital Design/digital designnnn/Lab5/Lab5.vwf" --testbench_file="C:/Users/Tara/Documents/GitHub/WIPs/Digital Design/digital designnnn/Lab5/simulation/qsim/Lab5.vwf.vt"
quartus_eda --write_settings_files=off --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory="C:/Users/Tara/Documents/GitHub/WIPs/Digital Design/digital designnnn/Lab5/simulation/qsim/" Lab5 -c Lab5
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog --write_settings_files=off Lab5 -c Lab5 --vector_source="C:/Users/Tara/Documents/GitHub/WIPs/Digital Design/digital designnnn/Lab5/Lab5.vwf" --testbench_file="C:/Users/Tara/Documents/GitHub/WIPs/Digital Design/digital designnnn/Lab5/simulation/qsim/Lab5.vwf.vt"
quartus_eda --write_settings_files=off --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory="C:/Users/Tara/Documents/GitHub/WIPs/Digital Design/digital designnnn/Lab5/simulation/qsim/" Lab5 -c Lab5
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog --write_settings_files=off Lab5 -c Lab5 --vector_source="C:/Users/Tara/Documents/GitHub/WIPs/Digital Design/digital designnnn/Lab5/Lab5.vwf" --testbench_file="C:/Users/Tara/Documents/GitHub/WIPs/Digital Design/digital designnnn/Lab5/simulation/qsim/Lab5.vwf.vt"
quartus_eda --write_settings_files=off --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory="C:/Users/Tara/Documents/GitHub/WIPs/Digital Design/digital designnnn/Lab5/simulation/qsim/" Lab5 -c Lab5
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog --write_settings_files=off Lab5 -c Lab5 --vector_source="C:/Users/Tara/Documents/GitHub/WIPs/Digital Design/digital designnnn/Lab5/Lab5.vwf" --testbench_file="C:/Users/Tara/Documents/GitHub/WIPs/Digital Design/digital designnnn/Lab5/simulation/qsim/Lab5.vwf.vt"
quartus_eda --write_settings_files=off --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory="C:/Users/Tara/Documents/GitHub/WIPs/Digital Design/digital designnnn/Lab5/simulation/qsim/" Lab5 -c Lab5
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog --write_settings_files=off Lab5 -c Lab5 --vector_source="C:/Users/Tara/Documents/GitHub/WIPs/Digital Design/digital designnnn/Lab5/Lab5.vwf" --testbench_file="C:/Users/Tara/Documents/GitHub/WIPs/Digital Design/digital designnnn/Lab5/simulation/qsim/Lab5.vwf.vt"
quartus_eda --write_settings_files=off --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory="C:/Users/Tara/Documents/GitHub/WIPs/Digital Design/digital designnnn/Lab5/simulation/qsim/" Lab5 -c Lab5



