{"Source Block": ["hdl/library/axi_adrv9001/adrv9001_tx_link.v@114:140@HdlStmProcess", "                        strobe32[30],strobe32[30],\n                        strobe32[29],strobe32[29],\n                        strobe32[28],strobe32[28]};\n\n  // Serialization factor Per data lane 16\n  always @(posedge tx_clk) begin\n    if (tx_data_valid) begin\n      data16_0 <= tx_data_i;\n      data16_1 <= tx_data_q;\n      strobe16 <= {1'b1,15'b0};\n    end else if (ld_next) begin\n     if(tx_sdr_ddr_n) begin\n       data16_0 <= {data16_0,4'b0};\n       data16_1 <= {data16_1,4'b0};\n       strobe16 <= {strobe16,4'b0};\n     end else begin\n       data16_0 <= {data16_0,8'b0};\n       data16_1 <= {data16_1,8'b0};\n       strobe16 <= {strobe16,8'b0};\n     end\n    end\n  end\n\n  // Double each bit due to the DDR PHY\n  assign data16sdr_0 = {data16_0[15],data16_0[15],\n                        data16_0[14],data16_0[14],\n                        data16_0[13],data16_0[13],\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[125, "     if(tx_sdr_ddr_n) begin\n"], [126, "       data16_0 <= {data16_0,4'b0};\n"], [127, "       data16_1 <= {data16_1,4'b0};\n"], [128, "       strobe16 <= {strobe16,4'b0};\n"], [129, "     end else begin\n"], [130, "       data16_0 <= {data16_0,8'b0};\n"], [131, "       data16_1 <= {data16_1,8'b0};\n"], [132, "       strobe16 <= {strobe16,8'b0};\n"], [133, "     end\n"]], "Add": [[133, "      if(tx_sdr_ddr_n) begin\n"], [133, "        data16_0 <= {data16_0,4'b0};\n"], [133, "        data16_1 <= {data16_1,4'b0};\n"], [133, "        strobe16 <= {strobe16,4'b0};\n"], [133, "      end else begin\n"], [133, "        data16_0 <= {data16_0,8'b0};\n"], [133, "        data16_1 <= {data16_1,8'b0};\n"], [133, "        strobe16 <= {strobe16,8'b0};\n"], [133, "      end\n"]]}}