Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Jun 19 02:31:38 2020
| Host         : Dell running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_1 -file C:/Users/Abhay/FPGA_Assignments/Final_Project/timing_report.txt
| Design       : fifo_top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  104          inf        0.000                      0                  104        9.500        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
rclk   {0.000 20.000}     40.000          25.000          
wclk   {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
rclk                                                                                                                                                           19.500        0.000                       0                    23  
wclk                                                                                                                                                            9.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        rclk          rclk          
(none)        wclk          rclk          
(none)        rclk          wclk          
(none)        wclk          wclk          


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  rclk
  To Clock:  rclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rclk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { rclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y2    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0  rclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y5     READ_ADDRESS_EMPTY/rbinary_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y5     READ_ADDRESS_EMPTY/rbinary_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y4     READ_ADDRESS_EMPTY/rbinary_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y5     READ_ADDRESS_EMPTY/rbinary_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y5     READ_ADDRESS_EMPTY/rbinary_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y5     READ_ADDRESS_EMPTY/rempt_sync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y5     READ_ADDRESS_EMPTY/rptr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y5     READ_ADDRESS_EMPTY/rptr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y5     READ_ADDRESS_EMPTY/rbinary_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y5     READ_ADDRESS_EMPTY/rbinary_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y4     READ_ADDRESS_EMPTY/rbinary_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y5     READ_ADDRESS_EMPTY/rbinary_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y5     READ_ADDRESS_EMPTY/rbinary_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y5     READ_ADDRESS_EMPTY/rempt_sync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y5     READ_ADDRESS_EMPTY/rptr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y5     READ_ADDRESS_EMPTY/rptr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y6     READ_ADDRESS_EMPTY/rptr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y6     READ_ADDRESS_EMPTY/rptr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y6     SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y6     SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y6     SYNCHRONIZER_WRITE_TO_READ/rq2_wptr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y6     SYNCHRONIZER_WRITE_TO_READ/rq2_wptr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y5     READ_ADDRESS_EMPTY/rbinary_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y5     READ_ADDRESS_EMPTY/rbinary_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y4     READ_ADDRESS_EMPTY/rbinary_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y5     READ_ADDRESS_EMPTY/rbinary_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y5     READ_ADDRESS_EMPTY/rbinary_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y5     READ_ADDRESS_EMPTY/rempt_sync_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  wclk
  To Clock:  wclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { wclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y2    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1  wclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X3Y5     SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X3Y6     SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X3Y6     SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X5Y6     SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X5Y6     SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X3Y6     SYNCHRONIZER_READ_TO_WRITE/wq2_rptr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X3Y6     SYNCHRONIZER_READ_TO_WRITE/wq2_rptr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X3Y6     SYNCHRONIZER_READ_TO_WRITE/wq2_rptr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y6     SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y6     SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y6     SYNCHRONIZER_READ_TO_WRITE/wq2_rptr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y6     SYNCHRONIZER_READ_TO_WRITE/wq2_rptr_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y6     WRITE_ADDRESS_FULL/wbinary_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y7     WRITE_ADDRESS_FULL/wbinary_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y6     WRITE_ADDRESS_FULL/wbinary_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y6     WRITE_ADDRESS_FULL/wfull_sync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y7     WRITE_ADDRESS_FULL/wptr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y5     SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y5     SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y6     SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y6     SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y6     SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y6     SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y6     SYNCHRONIZER_READ_TO_WRITE/wq2_rptr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y6     SYNCHRONIZER_READ_TO_WRITE/wq2_rptr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y6     SYNCHRONIZER_READ_TO_WRITE/wq2_rptr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y6     SYNCHRONIZER_READ_TO_WRITE/wq2_rptr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y6     SYNCHRONIZER_READ_TO_WRITE/wq2_rptr_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rclk
  To Clock:  rclk

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 READ_ADDRESS_EMPTY/rbinary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            READ_ADDRESS_EMPTY/rempt_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.616ns  (logic 1.197ns (33.105%)  route 2.419ns (66.895%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.635     4.641    READ_ADDRESS_EMPTY/CLK
    SLICE_X4Y5           FDRE                                         r  READ_ADDRESS_EMPTY/rbinary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.419     5.060 f  READ_ADDRESS_EMPTY/rbinary_reg[0]/Q
                         net (fo=8, routed)           0.697     5.757    READ_ADDRESS_EMPTY/rbinary_reg[3]_0[0]
    SLICE_X5Y5                                                        f  READ_ADDRESS_EMPTY/rptr[3]_i_2/I3
    SLICE_X5Y5           LUT4 (Prop_lut4_I3_O)        0.296     6.053 r  READ_ADDRESS_EMPTY/rptr[3]_i_2/O
                         net (fo=5, routed)           0.903     6.956    READ_ADDRESS_EMPTY/rptr[3]_i_2_n_0
    SLICE_X5Y5                                                        r  READ_ADDRESS_EMPTY/rbinary[4]_i_1/I2
    SLICE_X5Y5           LUT5 (Prop_lut5_I2_O)        0.150     7.106 r  READ_ADDRESS_EMPTY/rbinary[4]_i_1/O
                         net (fo=2, routed)           0.819     7.925    READ_ADDRESS_EMPTY/rbinary[4]_i_1_n_0
    SLICE_X4Y5                                                        r  READ_ADDRESS_EMPTY/rempt_sync_i_1/I3
    SLICE_X4Y5           LUT6 (Prop_lut6_I3_O)        0.332     8.257 r  READ_ADDRESS_EMPTY/rempt_sync_i_1/O
                         net (fo=1, routed)           0.000     8.257    READ_ADDRESS_EMPTY/eqOp
    SLICE_X4Y5           FDRE                                         r  READ_ADDRESS_EMPTY/rempt_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.517     4.281    READ_ADDRESS_EMPTY/CLK
    SLICE_X4Y5           FDRE                                         r  READ_ADDRESS_EMPTY/rempt_sync_reg/C

Slack:                    inf
  Source:                 READ_ADDRESS_EMPTY/rbinary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            READ_ADDRESS_EMPTY/rptr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.778ns  (logic 0.839ns (30.203%)  route 1.939ns (69.797%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.635     4.641    READ_ADDRESS_EMPTY/CLK
    SLICE_X4Y5           FDRE                                         r  READ_ADDRESS_EMPTY/rbinary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.419     5.060 f  READ_ADDRESS_EMPTY/rbinary_reg[0]/Q
                         net (fo=8, routed)           0.697     5.757    READ_ADDRESS_EMPTY/rbinary_reg[3]_0[0]
    SLICE_X5Y5                                                        f  READ_ADDRESS_EMPTY/rptr[3]_i_2/I3
    SLICE_X5Y5           LUT4 (Prop_lut4_I3_O)        0.296     6.053 r  READ_ADDRESS_EMPTY/rptr[3]_i_2/O
                         net (fo=5, routed)           0.905     6.958    READ_ADDRESS_EMPTY/rptr[3]_i_2_n_0
    SLICE_X5Y5                                                        r  READ_ADDRESS_EMPTY/rptr[2]_i_1/I3
    SLICE_X5Y5           LUT4 (Prop_lut4_I3_O)        0.124     7.082 r  READ_ADDRESS_EMPTY/rptr[2]_i_1/O
                         net (fo=1, routed)           0.337     7.419    READ_ADDRESS_EMPTY/rgray_next[2]
    SLICE_X4Y6           FDRE                                         r  READ_ADDRESS_EMPTY/rptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.517     4.281    READ_ADDRESS_EMPTY/CLK
    SLICE_X4Y6           FDRE                                         r  READ_ADDRESS_EMPTY/rptr_reg[2]/C

Slack:                    inf
  Source:                 READ_ADDRESS_EMPTY/rbinary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            READ_ADDRESS_EMPTY/rptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.771ns  (logic 0.839ns (30.282%)  route 1.932ns (69.718%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.635     4.641    READ_ADDRESS_EMPTY/CLK
    SLICE_X4Y5           FDRE                                         r  READ_ADDRESS_EMPTY/rbinary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.419     5.060 f  READ_ADDRESS_EMPTY/rbinary_reg[0]/Q
                         net (fo=8, routed)           0.697     5.757    READ_ADDRESS_EMPTY/rbinary_reg[3]_0[0]
    SLICE_X5Y5                                                        f  READ_ADDRESS_EMPTY/rptr[3]_i_2/I3
    SLICE_X5Y5           LUT4 (Prop_lut4_I3_O)        0.296     6.053 r  READ_ADDRESS_EMPTY/rptr[3]_i_2/O
                         net (fo=5, routed)           0.903     6.956    READ_ADDRESS_EMPTY/rptr[3]_i_2_n_0
    SLICE_X5Y5                                                        r  READ_ADDRESS_EMPTY/rptr[3]_i_1/I2
    SLICE_X5Y5           LUT5 (Prop_lut5_I2_O)        0.124     7.080 r  READ_ADDRESS_EMPTY/rptr[3]_i_1/O
                         net (fo=1, routed)           0.332     7.412    READ_ADDRESS_EMPTY/rgray_next[3]
    SLICE_X4Y6           FDRE                                         r  READ_ADDRESS_EMPTY/rptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.517     4.281    READ_ADDRESS_EMPTY/CLK
    SLICE_X4Y6           FDRE                                         r  READ_ADDRESS_EMPTY/rptr_reg[3]/C

Slack:                    inf
  Source:                 READ_ADDRESS_EMPTY/rbinary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            READ_ADDRESS_EMPTY/rbinary_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.677ns  (logic 0.865ns (32.313%)  route 1.812ns (67.687%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.635     4.641    READ_ADDRESS_EMPTY/CLK
    SLICE_X4Y5           FDRE                                         r  READ_ADDRESS_EMPTY/rbinary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.419     5.060 f  READ_ADDRESS_EMPTY/rbinary_reg[0]/Q
                         net (fo=8, routed)           0.697     5.757    READ_ADDRESS_EMPTY/rbinary_reg[3]_0[0]
    SLICE_X5Y5                                                        f  READ_ADDRESS_EMPTY/rptr[3]_i_2/I3
    SLICE_X5Y5           LUT4 (Prop_lut4_I3_O)        0.296     6.053 r  READ_ADDRESS_EMPTY/rptr[3]_i_2/O
                         net (fo=5, routed)           0.903     6.956    READ_ADDRESS_EMPTY/rptr[3]_i_2_n_0
    SLICE_X5Y5                                                        r  READ_ADDRESS_EMPTY/rbinary[4]_i_1/I2
    SLICE_X5Y5           LUT5 (Prop_lut5_I2_O)        0.150     7.106 r  READ_ADDRESS_EMPTY/rbinary[4]_i_1/O
                         net (fo=2, routed)           0.212     7.318    READ_ADDRESS_EMPTY/rbinary[4]_i_1_n_0
    SLICE_X4Y5           FDRE                                         r  READ_ADDRESS_EMPTY/rbinary_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.517     4.281    READ_ADDRESS_EMPTY/CLK
    SLICE_X4Y5           FDRE                                         r  READ_ADDRESS_EMPTY/rbinary_reg[4]/C

Slack:                    inf
  Source:                 READ_ADDRESS_EMPTY/rbinary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            READ_ADDRESS_EMPTY/rbinary_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.371ns  (logic 0.839ns (35.383%)  route 1.532ns (64.617%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.635     4.641    READ_ADDRESS_EMPTY/CLK
    SLICE_X4Y5           FDRE                                         r  READ_ADDRESS_EMPTY/rbinary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.419     5.060 f  READ_ADDRESS_EMPTY/rbinary_reg[0]/Q
                         net (fo=8, routed)           0.697     5.757    READ_ADDRESS_EMPTY/rbinary_reg[3]_0[0]
    SLICE_X5Y5                                                        f  READ_ADDRESS_EMPTY/rptr[3]_i_2/I3
    SLICE_X5Y5           LUT4 (Prop_lut4_I3_O)        0.296     6.053 r  READ_ADDRESS_EMPTY/rptr[3]_i_2/O
                         net (fo=5, routed)           0.312     6.365    READ_ADDRESS_EMPTY/rptr[3]_i_2_n_0
    SLICE_X4Y4                                                        r  READ_ADDRESS_EMPTY/rbinary[3]_i_1/I1
    SLICE_X4Y4           LUT4 (Prop_lut4_I1_O)        0.124     6.489 r  READ_ADDRESS_EMPTY/rbinary[3]_i_1/O
                         net (fo=2, routed)           0.523     7.012    READ_ADDRESS_EMPTY/rbinary[3]_i_1_n_0
    SLICE_X4Y5           FDRE                                         r  READ_ADDRESS_EMPTY/rbinary_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.517     4.281    READ_ADDRESS_EMPTY/CLK
    SLICE_X4Y5           FDRE                                         r  READ_ADDRESS_EMPTY/rbinary_reg[3]/C

Slack:                    inf
  Source:                 READ_ADDRESS_EMPTY/rbinary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            READ_ADDRESS_EMPTY/rbinary_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.823ns  (logic 0.744ns (40.813%)  route 1.079ns (59.187%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.635     4.641    READ_ADDRESS_EMPTY/CLK
    SLICE_X4Y5           FDRE                                         r  READ_ADDRESS_EMPTY/rbinary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.419     5.060 r  READ_ADDRESS_EMPTY/rbinary_reg[0]/Q
                         net (fo=8, routed)           0.697     5.757    READ_ADDRESS_EMPTY/rbinary_reg[3]_0[0]
    SLICE_X5Y5                                                        r  READ_ADDRESS_EMPTY/rbinary[0]_i_1/I3
    SLICE_X5Y5           LUT4 (Prop_lut4_I3_O)        0.325     6.082 r  READ_ADDRESS_EMPTY/rbinary[0]_i_1/O
                         net (fo=1, routed)           0.382     6.464    READ_ADDRESS_EMPTY/rbinary[0]_i_1_n_0
    SLICE_X4Y5           FDRE                                         r  READ_ADDRESS_EMPTY/rbinary_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.517     4.281    READ_ADDRESS_EMPTY/CLK
    SLICE_X4Y5           FDRE                                         r  READ_ADDRESS_EMPTY/rbinary_reg[0]/C

Slack:                    inf
  Source:                 READ_ADDRESS_EMPTY/rbinary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            READ_ADDRESS_EMPTY/rptr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.661ns  (logic 0.608ns (36.615%)  route 1.053ns (63.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.635     4.641    READ_ADDRESS_EMPTY/CLK
    SLICE_X4Y5           FDRE                                         r  READ_ADDRESS_EMPTY/rbinary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.456     5.097 r  READ_ADDRESS_EMPTY/rbinary_reg[1]/Q
                         net (fo=11, routed)          1.053     6.149    READ_ADDRESS_EMPTY/rbinary_reg[3]_0[1]
    SLICE_X4Y5                                                        r  READ_ADDRESS_EMPTY/rptr[0]_i_1/I4
    SLICE_X4Y5           LUT5 (Prop_lut5_I4_O)        0.152     6.301 r  READ_ADDRESS_EMPTY/rptr[0]_i_1/O
                         net (fo=1, routed)           0.000     6.301    READ_ADDRESS_EMPTY/rgray_next[0]
    SLICE_X4Y5           FDRE                                         r  READ_ADDRESS_EMPTY/rptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.517     4.281    READ_ADDRESS_EMPTY/CLK
    SLICE_X4Y5           FDRE                                         r  READ_ADDRESS_EMPTY/rptr_reg[0]/C

Slack:                    inf
  Source:                 READ_ADDRESS_EMPTY/rbinary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            READ_ADDRESS_EMPTY/rbinary_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.633ns  (logic 0.580ns (35.528%)  route 1.053ns (64.472%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.635     4.641    READ_ADDRESS_EMPTY/CLK
    SLICE_X4Y5           FDRE                                         r  READ_ADDRESS_EMPTY/rbinary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.456     5.097 r  READ_ADDRESS_EMPTY/rbinary_reg[1]/Q
                         net (fo=11, routed)          1.053     6.149    READ_ADDRESS_EMPTY/rbinary_reg[3]_0[1]
    SLICE_X4Y5                                                        r  READ_ADDRESS_EMPTY/rbinary[1]_i_1/I4
    SLICE_X4Y5           LUT5 (Prop_lut5_I4_O)        0.124     6.273 r  READ_ADDRESS_EMPTY/rbinary[1]_i_1/O
                         net (fo=1, routed)           0.000     6.273    READ_ADDRESS_EMPTY/rbinary[1]_i_1_n_0
    SLICE_X4Y5           FDRE                                         r  READ_ADDRESS_EMPTY/rbinary_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.517     4.281    READ_ADDRESS_EMPTY/CLK
    SLICE_X4Y5           FDRE                                         r  READ_ADDRESS_EMPTY/rbinary_reg[1]/C

Slack:                    inf
  Source:                 READ_ADDRESS_EMPTY/sel_reg/C
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            READ_ADDRESS_EMPTY/sel_reg/D
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.535ns  (logic 0.580ns (37.790%)  route 0.955ns (62.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.635     4.641    READ_ADDRESS_EMPTY/CLK
    SLICE_X5Y5           FDRE                                         r  READ_ADDRESS_EMPTY/sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.456     5.097 r  READ_ADDRESS_EMPTY/sel_reg/Q
                         net (fo=12, routed)          0.453     5.550    READ_ADDRESS_EMPTY/sel_out
    SLICE_X5Y5                                                        r  READ_ADDRESS_EMPTY/sel_i_1/I1
    SLICE_X5Y5           LUT2 (Prop_lut2_I1_O)        0.124     5.674 r  READ_ADDRESS_EMPTY/sel_i_1/O
                         net (fo=1, routed)           0.502     6.176    READ_ADDRESS_EMPTY/sel_i_1_n_0
    SLICE_X5Y5           FDRE                                         r  READ_ADDRESS_EMPTY/sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.517     4.281    READ_ADDRESS_EMPTY/CLK
    SLICE_X5Y5           FDRE                                         r  READ_ADDRESS_EMPTY/sel_reg/C

Slack:                    inf
  Source:                 READ_ADDRESS_EMPTY/rbinary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            READ_ADDRESS_EMPTY/rbinary_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.507ns  (logic 0.580ns (38.476%)  route 0.927ns (61.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.635     4.641    READ_ADDRESS_EMPTY/CLK
    SLICE_X4Y5           FDRE                                         r  READ_ADDRESS_EMPTY/rbinary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.456     5.097 r  READ_ADDRESS_EMPTY/rbinary_reg[1]/Q
                         net (fo=11, routed)          0.927     6.024    READ_ADDRESS_EMPTY/rbinary_reg[3]_0[1]
    SLICE_X4Y4                                                        r  READ_ADDRESS_EMPTY/rbinary[2]_i_1/I4
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     6.148 r  READ_ADDRESS_EMPTY/rbinary[2]_i_1/O
                         net (fo=1, routed)           0.000     6.148    READ_ADDRESS_EMPTY/rbinary[2]_i_1_n_0
    SLICE_X4Y4           FDRE                                         r  READ_ADDRESS_EMPTY/rbinary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.517     4.281    READ_ADDRESS_EMPTY/CLK
    SLICE_X4Y4           FDRE                                         r  READ_ADDRESS_EMPTY/rbinary_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rrst
                            (input port clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.168ns (26.963%)  route 0.455ns (73.037%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                         input delay                  0.000     0.000    
    T18                                               0.000     0.000 r  rrst (IN)
                         net (fo=0)                   0.000     0.000    rrst
    T18                                                               r  rrst_IBUF_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  rrst_IBUF_inst/O
                         net (fo=20, routed)          0.455     0.623    SYNCHRONIZER_WRITE_TO_READ/E[0]
    SLICE_X4Y8           FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.863     1.936    SYNCHRONIZER_WRITE_TO_READ/CLK
    SLICE_X4Y8           FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[3]/C

Slack:                    inf
  Source:                 rrst
                            (input port clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.168ns (26.963%)  route 0.455ns (73.037%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                         input delay                  0.000     0.000    
    T18                                               0.000     0.000 r  rrst (IN)
                         net (fo=0)                   0.000     0.000    rrst
    T18                                                               r  rrst_IBUF_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  rrst_IBUF_inst/O
                         net (fo=20, routed)          0.455     0.623    SYNCHRONIZER_WRITE_TO_READ/E[0]
    SLICE_X4Y8           FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.863     1.936    SYNCHRONIZER_WRITE_TO_READ/CLK
    SLICE_X4Y8           FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[4]/C

Slack:                    inf
  Source:                 rrst
                            (input port clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNCHRONIZER_WRITE_TO_READ/rq2_wptr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.168ns (26.963%)  route 0.455ns (73.037%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                         input delay                  0.000     0.000    
    T18                                               0.000     0.000 r  rrst (IN)
                         net (fo=0)                   0.000     0.000    rrst
    T18                                                               r  rrst_IBUF_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  rrst_IBUF_inst/O
                         net (fo=20, routed)          0.455     0.623    SYNCHRONIZER_WRITE_TO_READ/E[0]
    SLICE_X4Y8           FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq2_wptr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.863     1.936    SYNCHRONIZER_WRITE_TO_READ/CLK
    SLICE_X4Y8           FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq2_wptr_reg[3]/C

Slack:                    inf
  Source:                 rrst
                            (input port clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNCHRONIZER_WRITE_TO_READ/rq2_wptr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.168ns (26.963%)  route 0.455ns (73.037%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                         input delay                  0.000     0.000    
    T18                                               0.000     0.000 r  rrst (IN)
                         net (fo=0)                   0.000     0.000    rrst
    T18                                                               r  rrst_IBUF_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  rrst_IBUF_inst/O
                         net (fo=20, routed)          0.455     0.623    SYNCHRONIZER_WRITE_TO_READ/E[0]
    SLICE_X4Y8           FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq2_wptr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.863     1.936    SYNCHRONIZER_WRITE_TO_READ/CLK
    SLICE_X4Y8           FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq2_wptr_reg[4]/C

Slack:                    inf
  Source:                 rrst
                            (input port clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            READ_ADDRESS_EMPTY/rptr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.692ns  (logic 0.168ns (24.267%)  route 0.524ns (75.733%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                         input delay                  0.000     0.000    
    T18                                               0.000     0.000 r  rrst (IN)
                         net (fo=0)                   0.000     0.000    rrst
    T18                                                               r  rrst_IBUF_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  rrst_IBUF_inst/O
                         net (fo=20, routed)          0.524     0.692    READ_ADDRESS_EMPTY/E[0]
    SLICE_X4Y6           FDRE                                         r  READ_ADDRESS_EMPTY/rptr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     1.937    READ_ADDRESS_EMPTY/CLK
    SLICE_X4Y6           FDRE                                         r  READ_ADDRESS_EMPTY/rptr_reg[2]/C

Slack:                    inf
  Source:                 rrst
                            (input port clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            READ_ADDRESS_EMPTY/rptr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.692ns  (logic 0.168ns (24.267%)  route 0.524ns (75.733%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                         input delay                  0.000     0.000    
    T18                                               0.000     0.000 r  rrst (IN)
                         net (fo=0)                   0.000     0.000    rrst
    T18                                                               r  rrst_IBUF_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  rrst_IBUF_inst/O
                         net (fo=20, routed)          0.524     0.692    READ_ADDRESS_EMPTY/E[0]
    SLICE_X4Y6           FDRE                                         r  READ_ADDRESS_EMPTY/rptr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     1.937    READ_ADDRESS_EMPTY/CLK
    SLICE_X4Y6           FDRE                                         r  READ_ADDRESS_EMPTY/rptr_reg[3]/C

Slack:                    inf
  Source:                 rrst
                            (input port clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.692ns  (logic 0.168ns (24.267%)  route 0.524ns (75.733%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                         input delay                  0.000     0.000    
    T18                                               0.000     0.000 r  rrst (IN)
                         net (fo=0)                   0.000     0.000    rrst
    T18                                                               r  rrst_IBUF_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  rrst_IBUF_inst/O
                         net (fo=20, routed)          0.524     0.692    SYNCHRONIZER_WRITE_TO_READ/E[0]
    SLICE_X4Y6           FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     1.937    SYNCHRONIZER_WRITE_TO_READ/CLK
    SLICE_X4Y6           FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[2]/C

Slack:                    inf
  Source:                 rrst
                            (input port clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNCHRONIZER_WRITE_TO_READ/rq2_wptr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.692ns  (logic 0.168ns (24.267%)  route 0.524ns (75.733%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                         input delay                  0.000     0.000    
    T18                                               0.000     0.000 r  rrst (IN)
                         net (fo=0)                   0.000     0.000    rrst
    T18                                                               r  rrst_IBUF_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  rrst_IBUF_inst/O
                         net (fo=20, routed)          0.524     0.692    SYNCHRONIZER_WRITE_TO_READ/E[0]
    SLICE_X4Y6           FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq2_wptr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     1.937    SYNCHRONIZER_WRITE_TO_READ/CLK
    SLICE_X4Y6           FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq2_wptr_reg[2]/C

Slack:                    inf
  Source:                 rrst
                            (input port clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.168ns (22.554%)  route 0.576ns (77.446%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                         input delay                  0.000     0.000    
    T18                                               0.000     0.000 r  rrst (IN)
                         net (fo=0)                   0.000     0.000    rrst
    T18                                                               r  rrst_IBUF_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  rrst_IBUF_inst/O
                         net (fo=20, routed)          0.576     0.744    SYNCHRONIZER_WRITE_TO_READ/E[0]
    SLICE_X2Y6           FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.866     1.939    SYNCHRONIZER_WRITE_TO_READ/CLK
    SLICE_X2Y6           FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[0]/C

Slack:                    inf
  Source:                 rrst
                            (input port clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.168ns (22.554%)  route 0.576ns (77.446%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                         input delay                  0.000     0.000    
    T18                                               0.000     0.000 r  rrst (IN)
                         net (fo=0)                   0.000     0.000    rrst
    T18                                                               r  rrst_IBUF_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  rrst_IBUF_inst/O
                         net (fo=20, routed)          0.576     0.744    SYNCHRONIZER_WRITE_TO_READ/E[0]
    SLICE_X2Y6           FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.866     1.939    SYNCHRONIZER_WRITE_TO_READ/CLK
    SLICE_X2Y6           FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  wclk
  To Clock:  rclk

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 WRITE_ADDRESS_FULL/wptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.983ns  (logic 0.456ns (46.391%)  route 0.527ns (53.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns
    Source Clock Delay      (SCD):    4.646ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.916    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.012 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.634     4.646    WRITE_ADDRESS_FULL/wclk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  WRITE_ADDRESS_FULL/wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456     5.102 r  WRITE_ADDRESS_FULL/wptr_reg[3]/Q
                         net (fo=1, routed)           0.527     5.629    SYNCHRONIZER_WRITE_TO_READ/Q[3]
    SLICE_X4Y8           FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.516     4.280    SYNCHRONIZER_WRITE_TO_READ/CLK
    SLICE_X4Y8           FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[3]/C

Slack:                    inf
  Source:                 WRITE_ADDRESS_FULL/wbinary_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.960ns  (logic 0.456ns (47.492%)  route 0.504ns (52.508%))
  Logic Levels:           0  
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns
    Source Clock Delay      (SCD):    4.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.916    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.012 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.635     4.647    WRITE_ADDRESS_FULL/wclk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  WRITE_ADDRESS_FULL/wbinary_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456     5.103 r  WRITE_ADDRESS_FULL/wbinary_reg[4]/Q
                         net (fo=4, routed)           0.504     5.607    SYNCHRONIZER_WRITE_TO_READ/wbinary_reg[0]
    SLICE_X4Y8           FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.516     4.280    SYNCHRONIZER_WRITE_TO_READ/CLK
    SLICE_X4Y8           FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[4]/C

Slack:                    inf
  Source:                 WRITE_ADDRESS_FULL/wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.850ns  (logic 0.518ns (60.941%)  route 0.332ns (39.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns
    Source Clock Delay      (SCD):    4.650ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.916    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.012 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.638     4.650    WRITE_ADDRESS_FULL/wclk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  WRITE_ADDRESS_FULL/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518     5.168 r  WRITE_ADDRESS_FULL/wptr_reg[0]/Q
                         net (fo=1, routed)           0.332     5.500    SYNCHRONIZER_WRITE_TO_READ/Q[0]
    SLICE_X2Y6           FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.519     4.283    SYNCHRONIZER_WRITE_TO_READ/CLK
    SLICE_X2Y6           FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[0]/C

Slack:                    inf
  Source:                 WRITE_ADDRESS_FULL/wptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.850ns  (logic 0.518ns (60.941%)  route 0.332ns (39.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns
    Source Clock Delay      (SCD):    4.650ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.916    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.012 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.638     4.650    WRITE_ADDRESS_FULL/wclk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  WRITE_ADDRESS_FULL/wptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518     5.168 r  WRITE_ADDRESS_FULL/wptr_reg[1]/Q
                         net (fo=1, routed)           0.332     5.500    SYNCHRONIZER_WRITE_TO_READ/Q[1]
    SLICE_X2Y6           FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.519     4.283    SYNCHRONIZER_WRITE_TO_READ/CLK
    SLICE_X2Y6           FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[1]/C

Slack:                    inf
  Source:                 WRITE_ADDRESS_FULL/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.759ns  (logic 0.419ns (55.195%)  route 0.340ns (44.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns
    Source Clock Delay      (SCD):    4.650ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.916    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.012 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.638     4.650    WRITE_ADDRESS_FULL/wclk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  WRITE_ADDRESS_FULL/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.419     5.069 r  WRITE_ADDRESS_FULL/wptr_reg[2]/Q
                         net (fo=1, routed)           0.340     5.409    SYNCHRONIZER_WRITE_TO_READ/Q[2]
    SLICE_X4Y6           FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.517     4.281    SYNCHRONIZER_WRITE_TO_READ/CLK
    SLICE_X4Y6           FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 WRITE_ADDRESS_FULL/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.585%)  route 0.120ns (48.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.807    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.833 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.595     1.428    WRITE_ADDRESS_FULL/wclk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  WRITE_ADDRESS_FULL/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.128     1.556 r  WRITE_ADDRESS_FULL/wptr_reg[2]/Q
                         net (fo=1, routed)           0.120     1.676    SYNCHRONIZER_WRITE_TO_READ/Q[2]
    SLICE_X4Y6           FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     1.937    SYNCHRONIZER_WRITE_TO_READ/CLK
    SLICE_X4Y6           FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[2]/C

Slack:                    inf
  Source:                 WRITE_ADDRESS_FULL/wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.807    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.833 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.595     1.428    WRITE_ADDRESS_FULL/wclk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  WRITE_ADDRESS_FULL/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.164     1.592 r  WRITE_ADDRESS_FULL/wptr_reg[0]/Q
                         net (fo=1, routed)           0.112     1.704    SYNCHRONIZER_WRITE_TO_READ/Q[0]
    SLICE_X2Y6           FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.866     1.939    SYNCHRONIZER_WRITE_TO_READ/CLK
    SLICE_X2Y6           FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[0]/C

Slack:                    inf
  Source:                 WRITE_ADDRESS_FULL/wptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.807    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.833 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.595     1.428    WRITE_ADDRESS_FULL/wclk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  WRITE_ADDRESS_FULL/wptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.164     1.592 r  WRITE_ADDRESS_FULL/wptr_reg[1]/Q
                         net (fo=1, routed)           0.112     1.704    SYNCHRONIZER_WRITE_TO_READ/Q[1]
    SLICE_X2Y6           FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.866     1.939    SYNCHRONIZER_WRITE_TO_READ/CLK
    SLICE_X2Y6           FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[1]/C

Slack:                    inf
  Source:                 WRITE_ADDRESS_FULL/wptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.207%)  route 0.178ns (55.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.807    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.833 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.592     1.425    WRITE_ADDRESS_FULL/wclk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  WRITE_ADDRESS_FULL/wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141     1.566 r  WRITE_ADDRESS_FULL/wptr_reg[3]/Q
                         net (fo=1, routed)           0.178     1.744    SYNCHRONIZER_WRITE_TO_READ/Q[3]
    SLICE_X4Y8           FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.863     1.936    SYNCHRONIZER_WRITE_TO_READ/CLK
    SLICE_X4Y8           FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[3]/C

Slack:                    inf
  Source:                 WRITE_ADDRESS_FULL/wbinary_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.574%)  route 0.198ns (58.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.807    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.833 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.593     1.426    WRITE_ADDRESS_FULL/wclk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  WRITE_ADDRESS_FULL/wbinary_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     1.567 r  WRITE_ADDRESS_FULL/wbinary_reg[4]/Q
                         net (fo=4, routed)           0.198     1.765    SYNCHRONIZER_WRITE_TO_READ/wbinary_reg[0]
    SLICE_X4Y8           FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.863     1.936    SYNCHRONIZER_WRITE_TO_READ/CLK
    SLICE_X4Y8           FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rclk
  To Clock:  wclk

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 READ_ADDRESS_EMPTY/rptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.911ns  (logic 0.419ns (45.995%)  route 0.492ns (54.005%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.635     4.641    READ_ADDRESS_EMPTY/CLK
    SLICE_X4Y5           FDRE                                         r  READ_ADDRESS_EMPTY/rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.419     5.060 r  READ_ADDRESS_EMPTY/rptr_reg[0]/Q
                         net (fo=1, routed)           0.492     5.552    SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[4]_0[0]
    SLICE_X3Y5           FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.811     0.811 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.679    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.770 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.519     4.289    SYNCHRONIZER_READ_TO_WRITE/wclk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[0]/C

Slack:                    inf
  Source:                 READ_ADDRESS_EMPTY/rptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.898ns  (logic 0.456ns (50.764%)  route 0.442ns (49.236%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.635     4.641    READ_ADDRESS_EMPTY/CLK
    SLICE_X4Y5           FDRE                                         r  READ_ADDRESS_EMPTY/rptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.456     5.097 r  READ_ADDRESS_EMPTY/rptr_reg[1]/Q
                         net (fo=1, routed)           0.442     5.539    SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[4]_0[1]
    SLICE_X3Y6           FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.811     0.811 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.679    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.770 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.519     4.289    SYNCHRONIZER_READ_TO_WRITE/wclk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[1]/C

Slack:                    inf
  Source:                 READ_ADDRESS_EMPTY/rptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.837ns  (logic 0.456ns (54.481%)  route 0.381ns (45.519%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.635     4.641    READ_ADDRESS_EMPTY/CLK
    SLICE_X4Y6           FDRE                                         r  READ_ADDRESS_EMPTY/rptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.456     5.097 r  READ_ADDRESS_EMPTY/rptr_reg[3]/Q
                         net (fo=1, routed)           0.381     5.478    SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[4]_0[3]
    SLICE_X5Y6           FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.811     0.811 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.679    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.770 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.517     4.287    SYNCHRONIZER_READ_TO_WRITE/wclk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[3]/C

Slack:                    inf
  Source:                 READ_ADDRESS_EMPTY/rbinary_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.801ns  (logic 0.456ns (56.933%)  route 0.345ns (43.067%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.635     4.641    READ_ADDRESS_EMPTY/CLK
    SLICE_X4Y5           FDRE                                         r  READ_ADDRESS_EMPTY/rbinary_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.456     5.097 r  READ_ADDRESS_EMPTY/rbinary_reg[4]/Q
                         net (fo=3, routed)           0.345     5.442    SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[4]_0[4]
    SLICE_X5Y6           FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.811     0.811 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.679    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.770 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.517     4.287    SYNCHRONIZER_READ_TO_WRITE/wclk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[4]/C

Slack:                    inf
  Source:                 READ_ADDRESS_EMPTY/rptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.758ns  (logic 0.456ns (60.148%)  route 0.302ns (39.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.635     4.641    READ_ADDRESS_EMPTY/CLK
    SLICE_X4Y6           FDRE                                         r  READ_ADDRESS_EMPTY/rptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.456     5.097 r  READ_ADDRESS_EMPTY/rptr_reg[2]/Q
                         net (fo=1, routed)           0.302     5.399    SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[4]_0[2]
    SLICE_X3Y6           FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.811     0.811 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.679    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.770 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.519     4.289    SYNCHRONIZER_READ_TO_WRITE/wclk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 READ_ADDRESS_EMPTY/rptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.483%)  route 0.113ns (44.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.420    READ_ADDRESS_EMPTY/CLK
    SLICE_X4Y6           FDRE                                         r  READ_ADDRESS_EMPTY/rptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.141     1.561 r  READ_ADDRESS_EMPTY/rptr_reg[2]/Q
                         net (fo=1, routed)           0.113     1.674    SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[4]_0[2]
    SLICE_X3Y6           FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.362     0.362 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.051    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.080 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.866     1.945    SYNCHRONIZER_READ_TO_WRITE/wclk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[2]/C

Slack:                    inf
  Source:                 READ_ADDRESS_EMPTY/rptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.420    READ_ADDRESS_EMPTY/CLK
    SLICE_X4Y6           FDRE                                         r  READ_ADDRESS_EMPTY/rptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.141     1.561 r  READ_ADDRESS_EMPTY/rptr_reg[3]/Q
                         net (fo=1, routed)           0.118     1.679    SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[4]_0[3]
    SLICE_X5Y6           FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.362     0.362 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.051    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.080 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.864     1.943    SYNCHRONIZER_READ_TO_WRITE/wclk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[3]/C

Slack:                    inf
  Source:                 READ_ADDRESS_EMPTY/rbinary_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.220%)  route 0.124ns (46.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.420    READ_ADDRESS_EMPTY/CLK
    SLICE_X4Y5           FDRE                                         r  READ_ADDRESS_EMPTY/rbinary_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.141     1.561 r  READ_ADDRESS_EMPTY/rbinary_reg[4]/Q
                         net (fo=3, routed)           0.124     1.685    SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[4]_0[4]
    SLICE_X5Y6           FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.362     0.362 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.051    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.080 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.864     1.943    SYNCHRONIZER_READ_TO_WRITE/wclk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[4]/C

Slack:                    inf
  Source:                 READ_ADDRESS_EMPTY/rptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.972%)  route 0.177ns (58.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.420    READ_ADDRESS_EMPTY/CLK
    SLICE_X4Y5           FDRE                                         r  READ_ADDRESS_EMPTY/rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.128     1.548 r  READ_ADDRESS_EMPTY/rptr_reg[0]/Q
                         net (fo=1, routed)           0.177     1.725    SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[4]_0[0]
    SLICE_X3Y5           FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.362     0.362 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.051    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.080 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.866     1.945    SYNCHRONIZER_READ_TO_WRITE/wclk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[0]/C

Slack:                    inf
  Source:                 READ_ADDRESS_EMPTY/rptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.737%)  route 0.167ns (54.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    M18                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    M18                                                               r  rclk_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  rclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    rclk_IBUF
    BUFGCTRL_X0Y0                                                     r  rclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  rclk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.420    READ_ADDRESS_EMPTY/CLK
    SLICE_X4Y5           FDRE                                         r  READ_ADDRESS_EMPTY/rptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.141     1.561 r  READ_ADDRESS_EMPTY/rptr_reg[1]/Q
                         net (fo=1, routed)           0.167     1.728    SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[4]_0[1]
    SLICE_X3Y6           FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.362     0.362 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.051    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.080 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.866     1.945    SYNCHRONIZER_READ_TO_WRITE/wclk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  wclk
  To Clock:  wclk

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 WRITE_ADDRESS_FULL/wbinary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WRITE_ADDRESS_FULL/wfull_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.068ns  (logic 0.966ns (23.745%)  route 3.102ns (76.255%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns
    Source Clock Delay      (SCD):    4.650ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.916    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.012 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.638     4.650    WRITE_ADDRESS_FULL/wclk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  WRITE_ADDRESS_FULL/wbinary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.419     5.069 r  WRITE_ADDRESS_FULL/wbinary_reg[1]/Q
                         net (fo=10, routed)          1.050     6.119    WRITE_ADDRESS_FULL/Q[1]
    SLICE_X4Y6                                                        r  WRITE_ADDRESS_FULL/wptr[2]_i_1/I2
    SLICE_X4Y6           LUT6 (Prop_lut6_I2_O)        0.299     6.418 r  WRITE_ADDRESS_FULL/wptr[2]_i_1/O
                         net (fo=2, routed)           1.397     7.814    SYNCHRONIZER_READ_TO_WRITE/D[2]
    SLICE_X4Y6                                                        r  SYNCHRONIZER_READ_TO_WRITE/wfull_sync_i_3/I2
    SLICE_X4Y6           LUT6 (Prop_lut6_I2_O)        0.124     7.938 r  SYNCHRONIZER_READ_TO_WRITE/wfull_sync_i_3/O
                         net (fo=1, routed)           0.656     8.594    SYNCHRONIZER_READ_TO_WRITE/WRITE_ADDRESS_FULL/eqOp__4
    SLICE_X5Y6                                                        r  SYNCHRONIZER_READ_TO_WRITE/wfull_sync_i_1/I5
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.124     8.718 r  SYNCHRONIZER_READ_TO_WRITE/wfull_sync_i_1/O
                         net (fo=1, routed)           0.000     8.718    WRITE_ADDRESS_FULL/wfull_value
    SLICE_X5Y6           FDRE                                         r  WRITE_ADDRESS_FULL/wfull_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.811     0.811 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.679    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.770 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.517     4.287    WRITE_ADDRESS_FULL/wclk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  WRITE_ADDRESS_FULL/wfull_sync_reg/C

Slack:                    inf
  Source:                 WRITE_ADDRESS_FULL/wbinary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WRITE_ADDRESS_FULL/wptr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.407ns  (logic 0.718ns (29.830%)  route 1.689ns (70.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns
    Source Clock Delay      (SCD):    4.650ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.916    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.012 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.638     4.650    WRITE_ADDRESS_FULL/wclk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  WRITE_ADDRESS_FULL/wbinary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.419     5.069 r  WRITE_ADDRESS_FULL/wbinary_reg[1]/Q
                         net (fo=10, routed)          1.050     6.119    WRITE_ADDRESS_FULL/Q[1]
    SLICE_X4Y6                                                        r  WRITE_ADDRESS_FULL/wptr[2]_i_1/I2
    SLICE_X4Y6           LUT6 (Prop_lut6_I2_O)        0.299     6.418 r  WRITE_ADDRESS_FULL/wptr[2]_i_1/O
                         net (fo=2, routed)           0.639     7.057    WRITE_ADDRESS_FULL/D[2]
    SLICE_X3Y6           FDRE                                         r  WRITE_ADDRESS_FULL/wptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.811     0.811 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.679    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.770 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.519     4.289    WRITE_ADDRESS_FULL/wclk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  WRITE_ADDRESS_FULL/wptr_reg[2]/C

Slack:                    inf
  Source:                 WRITE_ADDRESS_FULL/wbinary_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WRITE_ADDRESS_FULL/wptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.345ns  (logic 0.718ns (30.615%)  route 1.627ns (69.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns
    Source Clock Delay      (SCD):    4.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.916    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.012 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.635     4.647    WRITE_ADDRESS_FULL/wclk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  WRITE_ADDRESS_FULL/wbinary_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.419     5.066 r  WRITE_ADDRESS_FULL/wbinary_reg[2]/Q
                         net (fo=8, routed)           1.627     6.693    WRITE_ADDRESS_FULL/Q[2]
    SLICE_X4Y7                                                        r  WRITE_ADDRESS_FULL/wptr[3]_i_1/I2
    SLICE_X4Y7           LUT6 (Prop_lut6_I2_O)        0.299     6.992 r  WRITE_ADDRESS_FULL/wptr[3]_i_1/O
                         net (fo=1, routed)           0.000     6.992    WRITE_ADDRESS_FULL/R[3]
    SLICE_X4Y7           FDRE                                         r  WRITE_ADDRESS_FULL/wptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.811     0.811 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.679    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.770 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.516     4.286    WRITE_ADDRESS_FULL/wclk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  WRITE_ADDRESS_FULL/wptr_reg[3]/C

Slack:                    inf
  Source:                 WRITE_ADDRESS_FULL/wbinary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WRITE_ADDRESS_FULL/wptr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.187ns  (logic 0.746ns (34.114%)  route 1.441ns (65.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns
    Source Clock Delay      (SCD):    4.650ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.916    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.012 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.638     4.650    WRITE_ADDRESS_FULL/wclk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  WRITE_ADDRESS_FULL/wbinary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.419     5.069 r  WRITE_ADDRESS_FULL/wbinary_reg[1]/Q
                         net (fo=10, routed)          0.880     5.950    WRITE_ADDRESS_FULL/Q[1]
    SLICE_X4Y6                                                        r  WRITE_ADDRESS_FULL/wptr[0]_i_1/I0
    SLICE_X4Y6           LUT4 (Prop_lut4_I0_O)        0.327     6.277 r  WRITE_ADDRESS_FULL/wptr[0]_i_1/O
                         net (fo=2, routed)           0.560     6.837    WRITE_ADDRESS_FULL/D[0]
    SLICE_X2Y5           FDRE                                         r  WRITE_ADDRESS_FULL/wptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.811     0.811 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.679    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.770 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.519     4.289    WRITE_ADDRESS_FULL/wclk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  WRITE_ADDRESS_FULL/wptr_reg[0]/C

Slack:                    inf
  Source:                 WRITE_ADDRESS_FULL/wbinary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WRITE_ADDRESS_FULL/wptr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.089ns  (logic 0.718ns (34.366%)  route 1.371ns (65.634%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns
    Source Clock Delay      (SCD):    4.650ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.916    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.012 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.638     4.650    WRITE_ADDRESS_FULL/wclk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  WRITE_ADDRESS_FULL/wbinary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.419     5.069 r  WRITE_ADDRESS_FULL/wbinary_reg[1]/Q
                         net (fo=10, routed)          0.880     5.950    WRITE_ADDRESS_FULL/Q[1]
    SLICE_X4Y6                                                        r  WRITE_ADDRESS_FULL/wptr[1]_i_1/I1
    SLICE_X4Y6           LUT5 (Prop_lut5_I1_O)        0.299     6.249 r  WRITE_ADDRESS_FULL/wptr[1]_i_1/O
                         net (fo=2, routed)           0.491     6.739    WRITE_ADDRESS_FULL/D[1]
    SLICE_X2Y5           FDRE                                         r  WRITE_ADDRESS_FULL/wptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.811     0.811 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.679    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.770 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.519     4.289    WRITE_ADDRESS_FULL/wclk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  WRITE_ADDRESS_FULL/wptr_reg[1]/C

Slack:                    inf
  Source:                 WRITE_ADDRESS_FULL/wfull_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WRITE_ADDRESS_FULL/wbinary_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.078ns  (logic 0.704ns (33.874%)  route 1.374ns (66.126%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns
    Source Clock Delay      (SCD):    4.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.916    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.012 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.635     4.647    WRITE_ADDRESS_FULL/wclk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  WRITE_ADDRESS_FULL/wfull_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456     5.103 f  WRITE_ADDRESS_FULL/wfull_sync_reg/Q
                         net (fo=10, routed)          0.850     5.954    WRITE_ADDRESS_FULL/wfull_OBUF
    SLICE_X4Y6                                                        f  WRITE_ADDRESS_FULL/MEMORY_DPRAM_i_1/I1
    SLICE_X4Y6           LUT2 (Prop_lut2_I1_O)        0.124     6.078 r  WRITE_ADDRESS_FULL/MEMORY_DPRAM_i_1/O
                         net (fo=3, routed)           0.524     6.601    WRITE_ADDRESS_FULL/ena
    SLICE_X5Y6                                                        r  WRITE_ADDRESS_FULL/wbinary[4]_i_1/I1
    SLICE_X5Y6           LUT6 (Prop_lut6_I1_O)        0.124     6.725 r  WRITE_ADDRESS_FULL/wbinary[4]_i_1/O
                         net (fo=1, routed)           0.000     6.725    WRITE_ADDRESS_FULL/plusOp[4]
    SLICE_X5Y6           FDRE                                         r  WRITE_ADDRESS_FULL/wbinary_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.811     0.811 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.679    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.770 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.517     4.287    WRITE_ADDRESS_FULL/wclk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  WRITE_ADDRESS_FULL/wbinary_reg[4]/C

Slack:                    inf
  Source:                 WRITE_ADDRESS_FULL/wfull_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.018ns  (logic 0.580ns (28.736%)  route 1.438ns (71.264%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns
    Source Clock Delay      (SCD):    4.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.916    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.012 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.635     4.647    WRITE_ADDRESS_FULL/wclk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  WRITE_ADDRESS_FULL/wfull_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456     5.103 f  WRITE_ADDRESS_FULL/wfull_sync_reg/Q
                         net (fo=10, routed)          0.850     5.954    WRITE_ADDRESS_FULL/wfull_OBUF
    SLICE_X4Y6                                                        f  WRITE_ADDRESS_FULL/MEMORY_DPRAM_i_1/I1
    SLICE_X4Y6           LUT2 (Prop_lut2_I1_O)        0.124     6.078 r  WRITE_ADDRESS_FULL/MEMORY_DPRAM_i_1/O
                         net (fo=3, routed)           0.588     6.665    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y2          RAMB18E1                                     r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.811     0.811 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.679    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.770 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.493     4.263    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 WRITE_ADDRESS_FULL/wbinary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WRITE_ADDRESS_FULL/wbinary_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.900ns  (logic 0.580ns (30.533%)  route 1.320ns (69.467%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns
    Source Clock Delay      (SCD):    4.650ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.916    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.012 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.638     4.650    WRITE_ADDRESS_FULL/wclk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  WRITE_ADDRESS_FULL/wbinary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.456     5.106 r  WRITE_ADDRESS_FULL/wbinary_reg[0]/Q
                         net (fo=11, routed)          0.990     6.096    WRITE_ADDRESS_FULL/Q[0]
    SLICE_X5Y6                                                        r  WRITE_ADDRESS_FULL/wbinary[2]_i_1/I2
    SLICE_X5Y6           LUT5 (Prop_lut5_I2_O)        0.124     6.220 r  WRITE_ADDRESS_FULL/wbinary[2]_i_1/O
                         net (fo=1, routed)           0.330     6.550    WRITE_ADDRESS_FULL/plusOp__0[2]
    SLICE_X5Y6           FDRE                                         r  WRITE_ADDRESS_FULL/wbinary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.811     0.811 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.679    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.770 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.517     4.287    WRITE_ADDRESS_FULL/wclk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  WRITE_ADDRESS_FULL/wbinary_reg[2]/C

Slack:                    inf
  Source:                 WRITE_ADDRESS_FULL/wbinary_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WRITE_ADDRESS_FULL/wbinary_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.877ns  (logic 0.718ns (38.245%)  route 1.159ns (61.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns
    Source Clock Delay      (SCD):    4.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.916    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.012 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.635     4.647    WRITE_ADDRESS_FULL/wclk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  WRITE_ADDRESS_FULL/wbinary_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.419     5.066 r  WRITE_ADDRESS_FULL/wbinary_reg[2]/Q
                         net (fo=8, routed)           1.159     6.225    WRITE_ADDRESS_FULL/Q[2]
    SLICE_X4Y7                                                        r  WRITE_ADDRESS_FULL/wbinary[3]_i_1/I4
    SLICE_X4Y7           LUT6 (Prop_lut6_I4_O)        0.299     6.524 r  WRITE_ADDRESS_FULL/wbinary[3]_i_1/O
                         net (fo=1, routed)           0.000     6.524    WRITE_ADDRESS_FULL/plusOp__0[3]
    SLICE_X4Y7           FDRE                                         r  WRITE_ADDRESS_FULL/wbinary_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.811     0.811 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.679    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.770 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.516     4.286    WRITE_ADDRESS_FULL/wclk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  WRITE_ADDRESS_FULL/wbinary_reg[3]/C

Slack:                    inf
  Source:                 WRITE_ADDRESS_FULL/wfull_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WRITE_ADDRESS_FULL/wbinary_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.377ns  (logic 0.606ns (43.997%)  route 0.771ns (56.003%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns
    Source Clock Delay      (SCD):    4.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.916    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.012 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.635     4.647    WRITE_ADDRESS_FULL/wclk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  WRITE_ADDRESS_FULL/wfull_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456     5.103 r  WRITE_ADDRESS_FULL/wfull_sync_reg/Q
                         net (fo=10, routed)          0.771     5.874    WRITE_ADDRESS_FULL/wfull_OBUF
    SLICE_X3Y6                                                        r  WRITE_ADDRESS_FULL/wbinary[1]_i_1/I2
    SLICE_X3Y6           LUT4 (Prop_lut4_I2_O)        0.150     6.024 r  WRITE_ADDRESS_FULL/wbinary[1]_i_1/O
                         net (fo=1, routed)           0.000     6.024    WRITE_ADDRESS_FULL/plusOp__0[1]
    SLICE_X3Y6           FDRE                                         r  WRITE_ADDRESS_FULL/wbinary_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.811     0.811 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.679    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.770 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.519     4.289    WRITE_ADDRESS_FULL/wclk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  WRITE_ADDRESS_FULL/wbinary_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wdata[0]
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.173ns (25.314%)  route 0.510ns (74.686%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  0.000     0.000    
    W13                                               0.000     0.000 r  wdata[0] (IN)
                         net (fo=0)                   0.000     0.000    wdata[0]
    W13                                                               r  wdata_IBUF[0]_inst/I
    W13                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  wdata_IBUF[0]_inst/O
                         net (fo=1, routed)           0.510     0.683    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X0Y2          RAMB18E1                                     r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.362     0.362 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.051    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.080 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.878     1.958    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 wrst
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.165ns (23.756%)  route 0.531ns (76.244%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  0.000     0.000    
    W19                                               0.000     0.000 r  wrst (IN)
                         net (fo=0)                   0.000     0.000    wrst
    W19                                                               r  wrst_IBUF_inst/I
    W19                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  wrst_IBUF_inst/O
                         net (fo=20, routed)          0.531     0.696    SYNCHRONIZER_READ_TO_WRITE/E[0]
    SLICE_X3Y5           FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.362     0.362 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.051    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.080 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.866     1.945    SYNCHRONIZER_READ_TO_WRITE/wclk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[0]/C

Slack:                    inf
  Source:                 wrst
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WRITE_ADDRESS_FULL/wptr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.165ns (23.756%)  route 0.531ns (76.244%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  0.000     0.000    
    W19                                               0.000     0.000 r  wrst (IN)
                         net (fo=0)                   0.000     0.000    wrst
    W19                                                               r  wrst_IBUF_inst/I
    W19                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  wrst_IBUF_inst/O
                         net (fo=20, routed)          0.531     0.696    WRITE_ADDRESS_FULL/E[0]
    SLICE_X2Y5           FDRE                                         r  WRITE_ADDRESS_FULL/wptr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.362     0.362 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.051    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.080 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.866     1.945    WRITE_ADDRESS_FULL/wclk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  WRITE_ADDRESS_FULL/wptr_reg[0]/C

Slack:                    inf
  Source:                 wrst
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WRITE_ADDRESS_FULL/wptr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.165ns (23.756%)  route 0.531ns (76.244%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  0.000     0.000    
    W19                                               0.000     0.000 r  wrst (IN)
                         net (fo=0)                   0.000     0.000    wrst
    W19                                                               r  wrst_IBUF_inst/I
    W19                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  wrst_IBUF_inst/O
                         net (fo=20, routed)          0.531     0.696    WRITE_ADDRESS_FULL/E[0]
    SLICE_X2Y5           FDRE                                         r  WRITE_ADDRESS_FULL/wptr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.362     0.362 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.051    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.080 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.866     1.945    WRITE_ADDRESS_FULL/wclk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  WRITE_ADDRESS_FULL/wptr_reg[1]/C

Slack:                    inf
  Source:                 wdata[1]
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.165ns (23.360%)  route 0.541ns (76.640%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  0.000     0.000    
    W15                                               0.000     0.000 r  wdata[1] (IN)
                         net (fo=0)                   0.000     0.000    wdata[1]
    W15                                                               r  wdata_IBUF[1]_inst/I
    W15                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  wdata_IBUF[1]_inst/O
                         net (fo=1, routed)           0.541     0.706    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X0Y2          RAMB18E1                                     r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.362     0.362 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.051    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.080 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.878     1.958    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 wdata[2]
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.715ns  (logic 0.180ns (25.189%)  route 0.535ns (74.811%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  0.000     0.000    
    V15                                               0.000     0.000 r  wdata[2] (IN)
                         net (fo=0)                   0.000     0.000    wdata[2]
    V15                                                               r  wdata_IBUF[2]_inst/I
    V15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  wdata_IBUF[2]_inst/O
                         net (fo=1, routed)           0.535     0.715    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X0Y2          RAMB18E1                                     r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.362     0.362 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.051    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.080 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.878     1.958    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 wdata[3]
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.754ns  (logic 0.163ns (21.562%)  route 0.592ns (78.438%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  0.000     0.000    
    W17                                               0.000     0.000 r  wdata[3] (IN)
                         net (fo=0)                   0.000     0.000    wdata[3]
    W17                                                               r  wdata_IBUF[3]_inst/I
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  wdata_IBUF[3]_inst/O
                         net (fo=1, routed)           0.592     0.754    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X0Y2          RAMB18E1                                     r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.362     0.362 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.051    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.080 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.878     1.958    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 wdata[6]
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.175ns (23.137%)  route 0.583ns (76.863%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  0.000     0.000    
    V16                                               0.000     0.000 r  wdata[6] (IN)
                         net (fo=0)                   0.000     0.000    wdata[6]
    V16                                                               r  wdata_IBUF[6]_inst/I
    V16                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  wdata_IBUF[6]_inst/O
                         net (fo=1, routed)           0.583     0.758    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X0Y2          RAMB18E1                                     r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.362     0.362 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.051    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.080 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.878     1.958    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 wdata[7]
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.761ns  (logic 0.156ns (20.429%)  route 0.606ns (79.571%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 r  wdata[7] (IN)
                         net (fo=0)                   0.000     0.000    wdata[7]
    U18                                                               r  wdata_IBUF[7]_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  wdata_IBUF[7]_inst/O
                         net (fo=1, routed)           0.606     0.761    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB18_X0Y2          RAMB18E1                                     r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.362     0.362 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.051    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.080 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.878     1.958    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 wdata[5]
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.167ns (21.790%)  route 0.599ns (78.210%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  0.000     0.000    
    V17                                               0.000     0.000 r  wdata[5] (IN)
                         net (fo=0)                   0.000     0.000    wdata[5]
    V17                                                               r  wdata_IBUF[5]_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  wdata_IBUF[5]_inst/O
                         net (fo=1, routed)           0.599     0.766    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB18_X0Y2          RAMB18E1                                     r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    P18                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    P18                                                               r  wclk_IBUF_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.362     0.362 r  wclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.051    wclk_IBUF
    BUFGCTRL_X0Y1                                                     r  wclk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.080 r  wclk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.878     1.958    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+----------+----------+-------+---------------+---------+---------------+---------+----------+
Reference | Input    | IO Reg   | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port     | Type     | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+----------+----------+-------+---------------+---------+---------------+---------+----------+
rclk      | rinc     | FDRE     | -     |     0.722 (r) | FAST    |     2.780 (r) | SLOW    |          |
rclk      | rrst     | FDRE     | -     |    -0.288 (r) | FAST    |     2.854 (r) | SLOW    |          |
wclk      | wdata[0] | RAMB18E1 | -     |    -0.120 (r) | FAST    |     3.530 (r) | SLOW    |          |
wclk      | wdata[1] | RAMB18E1 | -     |    -0.088 (r) | FAST    |     3.430 (r) | SLOW    |          |
wclk      | wdata[2] | RAMB18E1 | -     |    -0.081 (r) | FAST    |     3.488 (r) | SLOW    |          |
wclk      | wdata[3] | RAMB18E1 | -     |    -0.034 (r) | FAST    |     3.394 (r) | SLOW    |          |
wclk      | wdata[4] | RAMB18E1 | -     |    -0.015 (r) | FAST    |     3.369 (r) | SLOW    |          |
wclk      | wdata[5] | RAMB18E1 | -     |    -0.019 (r) | FAST    |     3.340 (r) | SLOW    |          |
wclk      | wdata[6] | RAMB18E1 | -     |    -0.025 (r) | FAST    |     3.375 (r) | SLOW    |          |
wclk      | wdata[7] | RAMB18E1 | -     |    -0.022 (r) | FAST    |     3.337 (r) | SLOW    |          |
wclk      | winc     | FDRE     | -     |     0.894 (r) | SLOW    |     2.714 (r) | SLOW    |          |
wclk      | wrst     | FDRE     | -     |    -0.141 (r) | FAST    |     2.761 (r) | SLOW    |          |
----------+----------+----------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+----------+----------+-------+----------------+---------+----------------+---------+----------+
Reference | Output   | IO Reg   | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port     | Type     | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+----------+----------+-------+----------------+---------+----------------+---------+----------+
rclk      | rdata[0] | RAMB18E1 | -     |     13.202 (r) | SLOW    |      3.839 (r) | FAST    |          |
rclk      | rdata[1] | RAMB18E1 | -     |     13.016 (r) | SLOW    |      3.848 (r) | FAST    |          |
rclk      | rdata[2] | RAMB18E1 | -     |     12.822 (r) | SLOW    |      3.636 (r) | FAST    |          |
rclk      | rdata[3] | RAMB18E1 | -     |     13.301 (r) | SLOW    |      3.757 (r) | FAST    |          |
rclk      | rempty   | FDRE     | -     |      9.597 (r) | SLOW    |      3.073 (r) | FAST    |          |
wclk      | wfull    | FDRE     | -     |      9.750 (r) | SLOW    |      3.119 (r) | FAST    |          |
----------+----------+----------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
rclk   | rclk        |         3.980 | SLOW    |               |         |               |         |               |         |
wclk   | rclk        |         1.451 | SLOW    |               |         |               |         |               |         |
rclk   | wclk        |         1.540 | SLOW    |               |         |               |         |               |         |
wclk   | wclk        |         4.437 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: wclk
Worst Case Data Window: 3.515 ns
Ideal Clock Offset to Actual Clock: 1.773 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
wdata[0]           | -0.120 (r) | FAST    |   3.530 (r) | SLOW    |       inf |       inf |        11.725 |
wdata[1]           | -0.088 (r) | FAST    |   3.430 (r) | SLOW    |       inf |       inf |        11.659 |
wdata[2]           | -0.081 (r) | FAST    |   3.488 (r) | SLOW    |       inf |       inf |        11.684 |
wdata[3]           | -0.034 (r) | FAST    |   3.394 (r) | SLOW    |       inf |       inf |        11.614 |
wdata[4]           | -0.015 (r) | FAST    |   3.369 (r) | SLOW    |       inf |       inf |        11.592 |
wdata[5]           | -0.019 (r) | FAST    |   3.340 (r) | SLOW    |       inf |       inf |        11.580 |
wdata[6]           | -0.025 (r) | FAST    |   3.375 (r) | SLOW    |       inf |       inf |        11.600 |
wdata[7]           | -0.022 (r) | FAST    |   3.337 (r) | SLOW    |       inf |       inf |        11.580 |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.015 (r) | FAST    |   3.530 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: rclk
Bus Skew: 0.478 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
rdata[0]           |   13.202 (r) | SLOW    |   3.839 (r) | FAST    |    0.380 |
rdata[1]           |   13.016 (r) | SLOW    |   3.848 (r) | FAST    |    0.211 |
rdata[2]           |   12.822 (r) | SLOW    |   3.636 (r) | FAST    |    0.000 |
rdata[3]           |   13.301 (r) | SLOW    |   3.757 (r) | FAST    |    0.478 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   13.301 (r) | SLOW    |   3.636 (r) | FAST    |    0.478 |
-------------------+--------------+---------+-------------+---------+----------+




