do task2.do
# ** Warning: (vlib-34) Library already exists at "work".
# vsim -do "sim.do" -novopt testbench 
# Start time: 02:11:01 on Oct 12,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# do sim.do
# ** Failure: Test passed
#    Time: 2630 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 118
do wave.do
# ** Error: (vish-4014) No objects found matching '/testbench/GCD_module/u2/sum'.
# Executing ONERROR command at macro ./wave.do line 18
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 02:11:20 on Oct 12,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 02:11:20 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 02:11:20 on Oct 12,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 02:11:20 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 02:11:20 on Oct 12,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 02:11:20 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 02:11:20 on Oct 12,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 02:11:20 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 02:11:20 on Oct 12,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 02:11:20 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 02:11:20 on Oct 12,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 02:11:20 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Failure: Test passed
#    Time: 2630 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 118
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 03:05:58 on Oct 12,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 03:05:58 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 03:05:58 on Oct 12,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 03:05:58 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 03:05:58 on Oct 12,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 03:05:58 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 03:05:58 on Oct 12,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 03:05:58 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 03:05:58 on Oct 12,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 03:05:58 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 03:05:58 on Oct 12,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 03:05:58 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Failure: Test passed
#    Time: 2630 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 118
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 04:30:12 on Oct 12,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 04:30:12 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 04:30:12 on Oct 12,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 04:30:12 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 04:30:12 on Oct 12,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 04:30:12 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 04:30:12 on Oct 12,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 04:30:12 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 04:30:12 on Oct 12,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 04:30:12 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 04:30:12 on Oct 12,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 04:30:12 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Failure: Test passed
#    Time: 2630 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 118
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 04:30:38 on Oct 12,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 04:30:38 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 04:30:38 on Oct 12,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 04:30:38 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 04:30:38 on Oct 12,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# ** Error: gcd.vhd(244): near "gcd": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: gcd.vhd(302): near "else": (vcom-1576) expecting END.
# End time: 04:30:38 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./resrun.do line 3
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom gcd.vhd"
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 04:30:57 on Oct 12,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 04:30:57 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 04:30:57 on Oct 12,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 04:30:57 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 04:30:57 on Oct 12,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 04:30:57 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 04:30:57 on Oct 12,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 04:30:57 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 04:30:57 on Oct 12,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 04:30:57 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 04:30:57 on Oct 12,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 04:30:57 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Failure: Test passed
#    Time: 2740 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 118
# End time: 05:48:18 on Oct 12,2017, Elapsed time: 3:37:17
# Errors: 8, Warnings: 0
