Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Jun 17 18:33:00 2025
| Host         : cax-ThinkPad-T495s running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Tetris_Top_timing_summary_routed.rpt -pb Tetris_Top_timing_summary_routed.pb -rpx Tetris_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Tetris_Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
LUTAR-1    Warning           LUT drives async reset alert                                      17          
TIMING-18  Warning           Missing input or output delay                                     12          
TIMING-20  Warning           Non-clocked latch                                                 618         
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (341971)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (618)
5. checking no_input_delay (6)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (341971)
-----------------------------
 There are 608 register/latch pins with no clock driven by root clock pin: re_set (HIGH)

 There are 601 register/latch pins with no clock driven by root clock pin: game_logic/FSM_sequential_state_reg[0]_rep__3/Q (HIGH)

 There are 401 register/latch pins with no clock driven by root clock pin: game_logic/FSM_sequential_state_reg[1]_rep__1/Q (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: game_logic/FSM_sequential_state_reg[1]_rep__6/Q (HIGH)

 There are 601 register/latch pins with no clock driven by root clock pin: game_logic/FSM_sequential_state_reg[2]_rep__0/Q (HIGH)

 There are 601 register/latch pins with no clock driven by root clock pin: game_logic/FSM_sequential_state_reg[3]_rep__1/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][0]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][10]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][11]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][12]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][13]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][14]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][15]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][16]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][17]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][18]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][19]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][1]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][20]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][21]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][22]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][23]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][24]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][25]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][26]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][27]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][28]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][29]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][2]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][30]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][31]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][3]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][5]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][6]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][7]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][8]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[0][9]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][0]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][10]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][11]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][12]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][13]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][14]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][15]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][16]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][17]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][18]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][19]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][1]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][20]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][21]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][22]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][23]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][24]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][25]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][26]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][27]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][28]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][29]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][2]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][30]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][31]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][3]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][5]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][6]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][7]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][8]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[1][9]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][0]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][10]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][11]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][12]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][13]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][14]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][15]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][16]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][17]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][18]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][19]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][1]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][20]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][21]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][22]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][23]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][24]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][25]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][26]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][27]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][28]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][29]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][2]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][30]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][31]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][3]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][5]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][6]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][7]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][8]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[2][9]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][0]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][10]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][11]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][12]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][13]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][14]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][15]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][16]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][17]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][18]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][19]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][1]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][20]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][21]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][22]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][23]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][24]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][25]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][26]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][27]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][28]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][29]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][2]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][30]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][31]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][3]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][5]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][6]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][7]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][8]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_x_reg[3][9]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][0]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][10]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][11]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][12]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][13]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][14]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][15]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][16]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][17]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][18]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][19]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][1]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][20]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][21]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][22]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][23]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][24]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][25]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][26]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][27]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][28]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][29]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][2]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][30]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][3]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][5]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][6]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][7]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][8]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[0][9]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][0]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][10]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][11]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][12]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][13]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][14]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][15]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][16]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][17]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][18]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][19]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][1]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][20]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][21]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][22]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][23]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][24]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][25]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][26]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][27]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][28]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][29]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][2]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][30]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][3]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][5]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][6]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][7]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][8]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[1][9]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][0]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][10]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][11]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][12]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][13]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][14]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][15]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][16]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][17]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][18]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][19]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][1]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][20]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][21]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][22]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][23]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][24]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][25]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][26]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][27]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][28]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][29]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][2]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][30]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][3]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][5]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][6]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][7]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][8]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[2][9]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][0]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][10]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][11]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][12]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][13]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][14]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][15]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][16]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][17]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][18]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][19]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][1]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][20]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][21]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][22]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][23]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][24]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][25]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][26]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][27]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][28]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][29]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][2]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][30]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][3]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][5]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][6]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][7]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][8]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/block_y_reg[3][9]/Q (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: game_logic/lock_row_check_reg[0]/Q (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: game_logic/lock_row_check_reg[1]/Q (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: game_logic/lock_row_check_reg[2]/Q (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: game_logic/lock_row_check_reg[3]/Q (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: game_logic/lock_row_check_reg[4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[0]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[0]_rep/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[0]_rep__0/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[10]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[11]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[12]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[13]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[14]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[15]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[16]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[17]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[18]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[19]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[1]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[20]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[21]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[22]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[23]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[24]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[25]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[26]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[27]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[28]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[29]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[2]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[30]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[31]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[3]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[5]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[6]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[7]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[8]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_x_reg[9]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[0]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[10]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[11]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[12]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[13]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[14]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[15]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[16]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[17]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[18]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[19]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[1]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[20]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[21]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[22]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[23]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[24]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[25]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[26]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[27]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[28]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[29]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[2]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[30]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[31]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[3]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[5]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[6]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[7]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[8]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: game_logic/pivot_y_reg[9]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: input/control_reg[0]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: input/control_reg[1]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: input/control_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/counter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/counter_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/counter_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/counter_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/counter_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/counter_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/counter_reg[7]/Q (HIGH)

 There are 401 register/latch pins with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[0]_C/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[0]_LDC/Q (HIGH)

 There are 401 register/latch pins with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[0]_P/Q (HIGH)

 There are 401 register/latch pins with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[1]_C/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[1]_LDC/Q (HIGH)

 There are 401 register/latch pins with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[1]_P/Q (HIGH)

 There are 401 register/latch pins with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[2]_C/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[2]_LDC/Q (HIGH)

 There are 401 register/latch pins with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[2]_P/Q (HIGH)

 There are 401 register/latch pins with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[3]_C/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[3]_LDC/Q (HIGH)

 There are 401 register/latch pins with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[3]_P/Q (HIGH)

 There are 401 register/latch pins with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[4]_C/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[4]_LDC/Q (HIGH)

 There are 401 register/latch pins with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[4]_P/Q (HIGH)

 There are 401 register/latch pins with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[5]_C/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[5]_LDC/Q (HIGH)

 There are 401 register/latch pins with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pseudorandom/tetrimino_reg_reg[7]_P/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[100]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[101]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[10]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[110]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[111]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[11]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[120]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[121]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[130]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[131]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[140]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[141]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[150]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[151]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[160]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[161]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[170]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[171]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[180]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[181]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[190]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[191]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[1]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[200]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[20]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[21]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[30]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[31]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[40]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[41]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[50]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[51]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[60]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[61]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[70]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[71]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[80]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[81]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[90]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: ram/internal_myblockfield_reg[91]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[100]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[101]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[102]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[103]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[104]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[105]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[106]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[107]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[108]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[109]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[10]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[110]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[111]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[112]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[113]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[114]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[115]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[116]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[117]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[118]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[119]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[11]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[120]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[121]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[122]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[123]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[124]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[125]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[126]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[127]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[128]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[129]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[12]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[130]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[131]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[132]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[133]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[134]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[135]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[136]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[137]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[138]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[139]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[13]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[140]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[141]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[142]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[143]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[144]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[145]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[146]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[147]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[148]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[149]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[14]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[150]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[151]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[152]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[153]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[154]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[155]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[156]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[157]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[158]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[159]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[15]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[160]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[161]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[162]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[163]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[164]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[165]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[166]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[167]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[168]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[169]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[16]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[170]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[171]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[172]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[173]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[174]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[175]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[176]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[177]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[178]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[179]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[17]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[180]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[181]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[182]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[183]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[184]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[185]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[186]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[187]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[188]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[189]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[18]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[190]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[191]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[192]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[193]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[194]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[195]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[196]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[197]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[198]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[199]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[19]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[1]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[200]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[20]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[21]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[22]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[23]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[24]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[25]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[26]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[27]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[28]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[29]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[2]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[30]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[31]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[32]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[33]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[34]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[35]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[36]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[37]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[38]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[39]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[3]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[40]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[41]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[42]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[43]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[44]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[45]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[46]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[47]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[48]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[49]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[4]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[50]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[51]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[52]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[53]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[54]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[55]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[56]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[57]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[58]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[59]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[5]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[60]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[61]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[62]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[63]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[64]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[65]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[66]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[67]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[68]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[69]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[6]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[70]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[71]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[72]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[73]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[74]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[75]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[76]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[77]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[78]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[79]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[7]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[80]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[81]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[82]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[83]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[84]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[85]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[86]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[87]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[88]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[89]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[8]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[90]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[91]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[92]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[93]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[94]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[95]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[96]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[97]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[98]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[99]/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: ram/internal_savedfield_reg[9]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: tick/count_reg[0]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: tick/count_reg[1]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: tick/count_reg[2]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: tick/count_reg[3]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: tick/count_reg[4]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: tick/count_reg[5]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: tick/count_reg[6]/Q (HIGH)

 There are 400 register/latch pins with no clock driven by root clock pin: tick/count_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/disp_ena_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_x_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_x_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_x_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_x_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_x_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_x_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_x_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_y_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_y_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_y_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_y_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_y_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_y_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga/pixel_y_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (618)
--------------------------------------------------
 There are 618 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.013        0.000                      0                 2365        0.017        0.000                      0                 2365        3.000        0.000                       0                  1873  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                      ------------       ----------      --------------
clk_gen_inst/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0       {0.000 19.865}     39.730          25.170          
  clkfbout_clk_wiz_0       {0.000 15.000}     30.000          33.333          
sys_clk_pin                {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_gen_inst/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0            18.776        0.000                      0                 2301        0.017        0.000                      0                 2301       19.365        0.000                       0                  1850  
  clkfbout_clk_wiz_0                                                                                                                                                        22.633        0.000                       0                     3  
sys_clk_pin                      6.013        0.000                      0                   19        0.260        0.000                      0                   19        4.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       35.253        0.000                      0                   45        0.482        0.000                      0                   45  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  clk_out1_clk_wiz_0  
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_gen_inst/inst/clk_in1
  To Clock:  clk_gen_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gen_inst/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.776ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.365ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.776ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.540ns  (logic 3.898ns (18.978%)  route 16.642ns (81.022%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.459ns = ( 36.271 - 39.730 ) 
    Source Clock Delay      (SCD):    -3.852ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.625    -3.852    game_logic/clk_out1
    SLICE_X61Y30         FDPE                                         r  game_logic/pivot_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDPE (Prop_fdpe_C_Q)         0.456    -3.396 r  game_logic/pivot_y_reg[1]/Q
                         net (fo=27, routed)          2.565    -0.831    game_logic/pivot_y[1]
    SLICE_X36Y26         LUT2 (Prop_lut2_I0_O)        0.124    -0.707 r  game_logic/update_myblock_reg[200]_i_314/O
                         net (fo=1, routed)           0.000    -0.707    game_logic/update_myblock_reg[200]_i_314_n_3
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    -0.480 r  game_logic/update_myblock_reg[200]_i_178/O[1]
                         net (fo=3, routed)           0.618     0.138    game_logic/update_myblock_reg[200]_i_178_n_9
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.550     0.688 r  game_logic/update_myblock_reg[200]_i_177/O[0]
                         net (fo=6, routed)           0.807     1.494    game_logic/update_myblock_reg[200]_i_177_n_10
    SLICE_X37Y29         LUT3 (Prop_lut3_I1_O)        0.328     1.822 r  game_logic/update_output_reg[10]_i_84/O
                         net (fo=2, routed)           0.593     2.415    game_logic/update_output_reg[10]_i_84_n_3
    SLICE_X37Y29         LUT4 (Prop_lut4_I3_O)        0.327     2.742 r  game_logic/update_output_reg[10]_i_87/O
                         net (fo=1, routed)           0.000     2.742    game_logic/update_output_reg[10]_i_87_n_3
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     2.990 r  game_logic/update_output_reg[10]_i_42/O[3]
                         net (fo=26, routed)          2.132     5.123    game_logic/collision3[3]
    SLICE_X9Y34          LUT4 (Prop_lut4_I3_O)        0.306     5.429 r  game_logic/pivot_x[31]_i_847/O
                         net (fo=12, routed)          3.158     8.586    ram/pivot_x_reg[31]_i_162_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I2_O)        0.124     8.710 f  ram/pivot_x[31]_i_441/O
                         net (fo=1, routed)           0.000     8.710    ram/pivot_x[31]_i_441_n_3
    SLICE_X57Y27         MUXF7 (Prop_muxf7_I1_O)      0.217     8.927 f  ram/pivot_x_reg[31]_i_162/O
                         net (fo=1, routed)           1.627    10.554    ram/pivot_x_reg[31]_i_162_n_3
    SLICE_X28Y32         LUT6 (Prop_lut6_I1_O)        0.299    10.853 f  ram/pivot_x[31]_i_48/O
                         net (fo=1, routed)           0.667    11.520    ram/pivot_x[31]_i_48_n_3
    SLICE_X28Y32         LUT6 (Prop_lut6_I5_O)        0.124    11.644 f  ram/pivot_x[31]_i_18/O
                         net (fo=1, routed)           0.444    12.088    game_logic/pivot_x[31]_i_4
    SLICE_X28Y32         LUT6 (Prop_lut6_I5_O)        0.124    12.212 r  game_logic/pivot_x[31]_i_8/O
                         net (fo=3, routed)           1.922    14.134    input/update_output_en_reg_1
    SLICE_X57Y28         LUT5 (Prop_lut5_I0_O)        0.118    14.252 r  input/pivot_x[31]_i_4/O
                         net (fo=1, routed)           0.154    14.406    game_logic/pivot_x_reg[0]_rep__0_1
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.326    14.732 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=34, routed)          1.956    16.688    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X37Y38         FDCE                                         r  game_logic/pivot_x_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                   IBUF                         0.000    39.730 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181    40.911    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.161 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    34.737    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.828 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.442    36.271    game_logic/clk_out1
    SLICE_X37Y38         FDCE                                         r  game_logic/pivot_x_reg[22]/C
                         clock pessimism             -0.496    35.775    
                         clock uncertainty           -0.106    35.669    
    SLICE_X37Y38         FDCE (Setup_fdce_C_CE)      -0.205    35.464    game_logic/pivot_x_reg[22]
  -------------------------------------------------------------------
                         required time                         35.464    
                         arrival time                         -16.688    
  -------------------------------------------------------------------
                         slack                                 18.776    

Slack (MET) :             18.951ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.367ns  (logic 3.898ns (19.139%)  route 16.469ns (80.861%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.456ns = ( 36.274 - 39.730 ) 
    Source Clock Delay      (SCD):    -3.852ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.625    -3.852    game_logic/clk_out1
    SLICE_X61Y30         FDPE                                         r  game_logic/pivot_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDPE (Prop_fdpe_C_Q)         0.456    -3.396 r  game_logic/pivot_y_reg[1]/Q
                         net (fo=27, routed)          2.565    -0.831    game_logic/pivot_y[1]
    SLICE_X36Y26         LUT2 (Prop_lut2_I0_O)        0.124    -0.707 r  game_logic/update_myblock_reg[200]_i_314/O
                         net (fo=1, routed)           0.000    -0.707    game_logic/update_myblock_reg[200]_i_314_n_3
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    -0.480 r  game_logic/update_myblock_reg[200]_i_178/O[1]
                         net (fo=3, routed)           0.618     0.138    game_logic/update_myblock_reg[200]_i_178_n_9
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.550     0.688 r  game_logic/update_myblock_reg[200]_i_177/O[0]
                         net (fo=6, routed)           0.807     1.494    game_logic/update_myblock_reg[200]_i_177_n_10
    SLICE_X37Y29         LUT3 (Prop_lut3_I1_O)        0.328     1.822 r  game_logic/update_output_reg[10]_i_84/O
                         net (fo=2, routed)           0.593     2.415    game_logic/update_output_reg[10]_i_84_n_3
    SLICE_X37Y29         LUT4 (Prop_lut4_I3_O)        0.327     2.742 r  game_logic/update_output_reg[10]_i_87/O
                         net (fo=1, routed)           0.000     2.742    game_logic/update_output_reg[10]_i_87_n_3
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     2.990 r  game_logic/update_output_reg[10]_i_42/O[3]
                         net (fo=26, routed)          2.132     5.123    game_logic/collision3[3]
    SLICE_X9Y34          LUT4 (Prop_lut4_I3_O)        0.306     5.429 r  game_logic/pivot_x[31]_i_847/O
                         net (fo=12, routed)          3.158     8.586    ram/pivot_x_reg[31]_i_162_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I2_O)        0.124     8.710 f  ram/pivot_x[31]_i_441/O
                         net (fo=1, routed)           0.000     8.710    ram/pivot_x[31]_i_441_n_3
    SLICE_X57Y27         MUXF7 (Prop_muxf7_I1_O)      0.217     8.927 f  ram/pivot_x_reg[31]_i_162/O
                         net (fo=1, routed)           1.627    10.554    ram/pivot_x_reg[31]_i_162_n_3
    SLICE_X28Y32         LUT6 (Prop_lut6_I1_O)        0.299    10.853 f  ram/pivot_x[31]_i_48/O
                         net (fo=1, routed)           0.667    11.520    ram/pivot_x[31]_i_48_n_3
    SLICE_X28Y32         LUT6 (Prop_lut6_I5_O)        0.124    11.644 f  ram/pivot_x[31]_i_18/O
                         net (fo=1, routed)           0.444    12.088    game_logic/pivot_x[31]_i_4
    SLICE_X28Y32         LUT6 (Prop_lut6_I5_O)        0.124    12.212 r  game_logic/pivot_x[31]_i_8/O
                         net (fo=3, routed)           1.922    14.134    input/update_output_en_reg_1
    SLICE_X57Y28         LUT5 (Prop_lut5_I0_O)        0.118    14.252 r  input/pivot_x[31]_i_4/O
                         net (fo=1, routed)           0.154    14.406    game_logic/pivot_x_reg[0]_rep__0_1
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.326    14.732 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=34, routed)          1.783    16.515    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X41Y40         FDCE                                         r  game_logic/pivot_x_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                   IBUF                         0.000    39.730 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181    40.911    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.161 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    34.737    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.828 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.445    36.274    game_logic/clk_out1
    SLICE_X41Y40         FDCE                                         r  game_logic/pivot_x_reg[24]/C
                         clock pessimism             -0.496    35.778    
                         clock uncertainty           -0.106    35.672    
    SLICE_X41Y40         FDCE (Setup_fdce_C_CE)      -0.205    35.467    game_logic/pivot_x_reg[24]
  -------------------------------------------------------------------
                         required time                         35.467    
                         arrival time                         -16.515    
  -------------------------------------------------------------------
                         slack                                 18.951    

Slack (MET) :             19.045ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.274ns  (logic 3.898ns (19.226%)  route 16.376ns (80.774%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.455ns = ( 36.275 - 39.730 ) 
    Source Clock Delay      (SCD):    -3.852ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.625    -3.852    game_logic/clk_out1
    SLICE_X61Y30         FDPE                                         r  game_logic/pivot_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDPE (Prop_fdpe_C_Q)         0.456    -3.396 r  game_logic/pivot_y_reg[1]/Q
                         net (fo=27, routed)          2.565    -0.831    game_logic/pivot_y[1]
    SLICE_X36Y26         LUT2 (Prop_lut2_I0_O)        0.124    -0.707 r  game_logic/update_myblock_reg[200]_i_314/O
                         net (fo=1, routed)           0.000    -0.707    game_logic/update_myblock_reg[200]_i_314_n_3
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    -0.480 r  game_logic/update_myblock_reg[200]_i_178/O[1]
                         net (fo=3, routed)           0.618     0.138    game_logic/update_myblock_reg[200]_i_178_n_9
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.550     0.688 r  game_logic/update_myblock_reg[200]_i_177/O[0]
                         net (fo=6, routed)           0.807     1.494    game_logic/update_myblock_reg[200]_i_177_n_10
    SLICE_X37Y29         LUT3 (Prop_lut3_I1_O)        0.328     1.822 r  game_logic/update_output_reg[10]_i_84/O
                         net (fo=2, routed)           0.593     2.415    game_logic/update_output_reg[10]_i_84_n_3
    SLICE_X37Y29         LUT4 (Prop_lut4_I3_O)        0.327     2.742 r  game_logic/update_output_reg[10]_i_87/O
                         net (fo=1, routed)           0.000     2.742    game_logic/update_output_reg[10]_i_87_n_3
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     2.990 r  game_logic/update_output_reg[10]_i_42/O[3]
                         net (fo=26, routed)          2.132     5.123    game_logic/collision3[3]
    SLICE_X9Y34          LUT4 (Prop_lut4_I3_O)        0.306     5.429 r  game_logic/pivot_x[31]_i_847/O
                         net (fo=12, routed)          3.158     8.586    ram/pivot_x_reg[31]_i_162_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I2_O)        0.124     8.710 f  ram/pivot_x[31]_i_441/O
                         net (fo=1, routed)           0.000     8.710    ram/pivot_x[31]_i_441_n_3
    SLICE_X57Y27         MUXF7 (Prop_muxf7_I1_O)      0.217     8.927 f  ram/pivot_x_reg[31]_i_162/O
                         net (fo=1, routed)           1.627    10.554    ram/pivot_x_reg[31]_i_162_n_3
    SLICE_X28Y32         LUT6 (Prop_lut6_I1_O)        0.299    10.853 f  ram/pivot_x[31]_i_48/O
                         net (fo=1, routed)           0.667    11.520    ram/pivot_x[31]_i_48_n_3
    SLICE_X28Y32         LUT6 (Prop_lut6_I5_O)        0.124    11.644 f  ram/pivot_x[31]_i_18/O
                         net (fo=1, routed)           0.444    12.088    game_logic/pivot_x[31]_i_4
    SLICE_X28Y32         LUT6 (Prop_lut6_I5_O)        0.124    12.212 r  game_logic/pivot_x[31]_i_8/O
                         net (fo=3, routed)           1.922    14.134    input/update_output_en_reg_1
    SLICE_X57Y28         LUT5 (Prop_lut5_I0_O)        0.118    14.252 r  input/pivot_x[31]_i_4/O
                         net (fo=1, routed)           0.154    14.406    game_logic/pivot_x_reg[0]_rep__0_1
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.326    14.732 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=34, routed)          1.690    16.422    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X44Y40         FDCE                                         r  game_logic/pivot_x_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                   IBUF                         0.000    39.730 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181    40.911    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.161 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    34.737    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.828 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.446    36.275    game_logic/clk_out1
    SLICE_X44Y40         FDCE                                         r  game_logic/pivot_x_reg[26]/C
                         clock pessimism             -0.496    35.779    
                         clock uncertainty           -0.106    35.673    
    SLICE_X44Y40         FDCE (Setup_fdce_C_CE)      -0.205    35.468    game_logic/pivot_x_reg[26]
  -------------------------------------------------------------------
                         required time                         35.468    
                         arrival time                         -16.422    
  -------------------------------------------------------------------
                         slack                                 19.045    

Slack (MET) :             19.045ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.274ns  (logic 3.898ns (19.226%)  route 16.376ns (80.774%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.455ns = ( 36.275 - 39.730 ) 
    Source Clock Delay      (SCD):    -3.852ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.625    -3.852    game_logic/clk_out1
    SLICE_X61Y30         FDPE                                         r  game_logic/pivot_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDPE (Prop_fdpe_C_Q)         0.456    -3.396 r  game_logic/pivot_y_reg[1]/Q
                         net (fo=27, routed)          2.565    -0.831    game_logic/pivot_y[1]
    SLICE_X36Y26         LUT2 (Prop_lut2_I0_O)        0.124    -0.707 r  game_logic/update_myblock_reg[200]_i_314/O
                         net (fo=1, routed)           0.000    -0.707    game_logic/update_myblock_reg[200]_i_314_n_3
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    -0.480 r  game_logic/update_myblock_reg[200]_i_178/O[1]
                         net (fo=3, routed)           0.618     0.138    game_logic/update_myblock_reg[200]_i_178_n_9
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.550     0.688 r  game_logic/update_myblock_reg[200]_i_177/O[0]
                         net (fo=6, routed)           0.807     1.494    game_logic/update_myblock_reg[200]_i_177_n_10
    SLICE_X37Y29         LUT3 (Prop_lut3_I1_O)        0.328     1.822 r  game_logic/update_output_reg[10]_i_84/O
                         net (fo=2, routed)           0.593     2.415    game_logic/update_output_reg[10]_i_84_n_3
    SLICE_X37Y29         LUT4 (Prop_lut4_I3_O)        0.327     2.742 r  game_logic/update_output_reg[10]_i_87/O
                         net (fo=1, routed)           0.000     2.742    game_logic/update_output_reg[10]_i_87_n_3
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     2.990 r  game_logic/update_output_reg[10]_i_42/O[3]
                         net (fo=26, routed)          2.132     5.123    game_logic/collision3[3]
    SLICE_X9Y34          LUT4 (Prop_lut4_I3_O)        0.306     5.429 r  game_logic/pivot_x[31]_i_847/O
                         net (fo=12, routed)          3.158     8.586    ram/pivot_x_reg[31]_i_162_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I2_O)        0.124     8.710 f  ram/pivot_x[31]_i_441/O
                         net (fo=1, routed)           0.000     8.710    ram/pivot_x[31]_i_441_n_3
    SLICE_X57Y27         MUXF7 (Prop_muxf7_I1_O)      0.217     8.927 f  ram/pivot_x_reg[31]_i_162/O
                         net (fo=1, routed)           1.627    10.554    ram/pivot_x_reg[31]_i_162_n_3
    SLICE_X28Y32         LUT6 (Prop_lut6_I1_O)        0.299    10.853 f  ram/pivot_x[31]_i_48/O
                         net (fo=1, routed)           0.667    11.520    ram/pivot_x[31]_i_48_n_3
    SLICE_X28Y32         LUT6 (Prop_lut6_I5_O)        0.124    11.644 f  ram/pivot_x[31]_i_18/O
                         net (fo=1, routed)           0.444    12.088    game_logic/pivot_x[31]_i_4
    SLICE_X28Y32         LUT6 (Prop_lut6_I5_O)        0.124    12.212 r  game_logic/pivot_x[31]_i_8/O
                         net (fo=3, routed)           1.922    14.134    input/update_output_en_reg_1
    SLICE_X57Y28         LUT5 (Prop_lut5_I0_O)        0.118    14.252 r  input/pivot_x[31]_i_4/O
                         net (fo=1, routed)           0.154    14.406    game_logic/pivot_x_reg[0]_rep__0_1
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.326    14.732 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=34, routed)          1.690    16.422    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X44Y40         FDCE                                         r  game_logic/pivot_x_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                   IBUF                         0.000    39.730 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181    40.911    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.161 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    34.737    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.828 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.446    36.275    game_logic/clk_out1
    SLICE_X44Y40         FDCE                                         r  game_logic/pivot_x_reg[30]/C
                         clock pessimism             -0.496    35.779    
                         clock uncertainty           -0.106    35.673    
    SLICE_X44Y40         FDCE (Setup_fdce_C_CE)      -0.205    35.468    game_logic/pivot_x_reg[30]
  -------------------------------------------------------------------
                         required time                         35.468    
                         arrival time                         -16.422    
  -------------------------------------------------------------------
                         slack                                 19.045    

Slack (MET) :             19.117ns  (required time - arrival time)
  Source:                 game_logic/pivot_y_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/pivot_x_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.195ns  (logic 3.898ns (19.302%)  route 16.297ns (80.698%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.463ns = ( 36.267 - 39.730 ) 
    Source Clock Delay      (SCD):    -3.852ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.625    -3.852    game_logic/clk_out1
    SLICE_X61Y30         FDPE                                         r  game_logic/pivot_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDPE (Prop_fdpe_C_Q)         0.456    -3.396 r  game_logic/pivot_y_reg[1]/Q
                         net (fo=27, routed)          2.565    -0.831    game_logic/pivot_y[1]
    SLICE_X36Y26         LUT2 (Prop_lut2_I0_O)        0.124    -0.707 r  game_logic/update_myblock_reg[200]_i_314/O
                         net (fo=1, routed)           0.000    -0.707    game_logic/update_myblock_reg[200]_i_314_n_3
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    -0.480 r  game_logic/update_myblock_reg[200]_i_178/O[1]
                         net (fo=3, routed)           0.618     0.138    game_logic/update_myblock_reg[200]_i_178_n_9
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.550     0.688 r  game_logic/update_myblock_reg[200]_i_177/O[0]
                         net (fo=6, routed)           0.807     1.494    game_logic/update_myblock_reg[200]_i_177_n_10
    SLICE_X37Y29         LUT3 (Prop_lut3_I1_O)        0.328     1.822 r  game_logic/update_output_reg[10]_i_84/O
                         net (fo=2, routed)           0.593     2.415    game_logic/update_output_reg[10]_i_84_n_3
    SLICE_X37Y29         LUT4 (Prop_lut4_I3_O)        0.327     2.742 r  game_logic/update_output_reg[10]_i_87/O
                         net (fo=1, routed)           0.000     2.742    game_logic/update_output_reg[10]_i_87_n_3
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     2.990 r  game_logic/update_output_reg[10]_i_42/O[3]
                         net (fo=26, routed)          2.132     5.123    game_logic/collision3[3]
    SLICE_X9Y34          LUT4 (Prop_lut4_I3_O)        0.306     5.429 r  game_logic/pivot_x[31]_i_847/O
                         net (fo=12, routed)          3.158     8.586    ram/pivot_x_reg[31]_i_162_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I2_O)        0.124     8.710 f  ram/pivot_x[31]_i_441/O
                         net (fo=1, routed)           0.000     8.710    ram/pivot_x[31]_i_441_n_3
    SLICE_X57Y27         MUXF7 (Prop_muxf7_I1_O)      0.217     8.927 f  ram/pivot_x_reg[31]_i_162/O
                         net (fo=1, routed)           1.627    10.554    ram/pivot_x_reg[31]_i_162_n_3
    SLICE_X28Y32         LUT6 (Prop_lut6_I1_O)        0.299    10.853 f  ram/pivot_x[31]_i_48/O
                         net (fo=1, routed)           0.667    11.520    ram/pivot_x[31]_i_48_n_3
    SLICE_X28Y32         LUT6 (Prop_lut6_I5_O)        0.124    11.644 f  ram/pivot_x[31]_i_18/O
                         net (fo=1, routed)           0.444    12.088    game_logic/pivot_x[31]_i_4
    SLICE_X28Y32         LUT6 (Prop_lut6_I5_O)        0.124    12.212 r  game_logic/pivot_x[31]_i_8/O
                         net (fo=3, routed)           1.922    14.134    input/update_output_en_reg_1
    SLICE_X57Y28         LUT5 (Prop_lut5_I0_O)        0.118    14.252 r  input/pivot_x[31]_i_4/O
                         net (fo=1, routed)           0.154    14.406    game_logic/pivot_x_reg[0]_rep__0_1
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.326    14.732 r  game_logic/pivot_x[31]_i_1/O
                         net (fo=34, routed)          1.611    16.343    game_logic/pivot_x[31]_i_1_n_3
    SLICE_X39Y33         FDCE                                         r  game_logic/pivot_x_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                   IBUF                         0.000    39.730 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181    40.911    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.161 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    34.737    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.828 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.438    36.267    game_logic/clk_out1
    SLICE_X39Y33         FDCE                                         r  game_logic/pivot_x_reg[14]/C
                         clock pessimism             -0.496    35.771    
                         clock uncertainty           -0.106    35.665    
    SLICE_X39Y33         FDCE (Setup_fdce_C_CE)      -0.205    35.460    game_logic/pivot_x_reg[14]
  -------------------------------------------------------------------
                         required time                         35.460    
                         arrival time                         -16.343    
  -------------------------------------------------------------------
                         slack                                 19.117    

Slack (MET) :             19.127ns  (required time - arrival time)
  Source:                 game_logic/block_x_reg[3][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/block_x_reg[2][6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.258ns  (logic 4.646ns (22.934%)  route 15.612ns (77.066%))
  Logic Levels:           16  (CARRY4=5 LUT1=1 LUT2=2 LUT4=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.460ns = ( 36.270 - 39.730 ) 
    Source Clock Delay      (SCD):    -3.923ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.554    -3.923    game_logic/clk_out1
    SLICE_X45Y29         FDCE                                         r  game_logic/block_x_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDCE (Prop_fdce_C_Q)         0.456    -3.467 f  game_logic/block_x_reg[3][0]/Q
                         net (fo=50, routed)          1.192    -2.275    game_logic/block_x_reg[3]_10[0]
    SLICE_X37Y26         LUT1 (Prop_lut1_I0_O)        0.124    -2.151 r  game_logic/block_y[3][4]_i_3/O
                         net (fo=1, routed)           0.636    -1.515    game_logic/block_y[3][4]_i_3_n_3
    SLICE_X39Y24         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    -1.033 r  game_logic/block_y_reg[3][4]_i_2/O[0]
                         net (fo=2, routed)           1.391     0.358    game_logic/block_y_reg[3][4]_i_2_n_10
    SLICE_X34Y38         LUT2 (Prop_lut2_I1_O)        0.299     0.657 r  game_logic/update_output_reg[10]_i_166/O
                         net (fo=1, routed)           0.000     0.657    game_logic/update_output_reg[10]_i_166_n_3
    SLICE_X34Y38         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     0.887 r  game_logic/update_output_reg[10]_i_151/O[1]
                         net (fo=3, routed)           0.541     1.428    game_logic/update_output_reg[10]_i_151_n_9
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     1.981 r  game_logic/update_output_en_reg_i_325/O[0]
                         net (fo=4, routed)           0.590     2.571    game_logic/update_output_en_reg_i_325_n_10
    SLICE_X31Y38         LUT4 (Prop_lut4_I1_O)        0.299     2.870 r  game_logic/update_output_reg[10]_i_146/O
                         net (fo=1, routed)           0.000     2.870    game_logic/update_output_reg[10]_i_146_n_3
    SLICE_X31Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.118 r  game_logic/update_output_reg[10]_i_116/O[2]
                         net (fo=1, routed)           0.437     3.555    game_logic/update_output_reg[10]_i_116_n_8
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.302     3.857 r  game_logic/update_output_reg[10]_i_74/O
                         net (fo=1, routed)           0.000     3.857    game_logic/update_output_reg[10]_i_74_n_3
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     4.105 r  game_logic/update_output_reg[10]_i_36/O[2]
                         net (fo=225, routed)         2.798     6.903    ram/update_output_en_i_31_0[2]
    SLICE_X12Y22         MUXF7 (Prop_muxf7_S_O)       0.492     7.395 f  ram/update_output_en_reg_i_147/O
                         net (fo=1, routed)           0.000     7.395    ram/update_output_en_reg_i_147_n_3
    SLICE_X12Y22         MUXF8 (Prop_muxf8_I0_O)      0.098     7.493 f  ram/update_output_en_reg_i_84/O
                         net (fo=1, routed)           0.670     8.164    ram/update_output_en_reg_i_84_n_3
    SLICE_X14Y23         LUT6 (Prop_lut6_I0_O)        0.319     8.483 f  ram/update_output_en_i_33/O
                         net (fo=1, routed)           1.254     9.737    ram/update_output_en_i_33_n_3
    SLICE_X33Y26         LUT6 (Prop_lut6_I3_O)        0.124     9.861 f  ram/update_output_en_i_12/O
                         net (fo=2, routed)           0.477    10.337    ram/update_output_en_i_12_n_3
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.461 r  ram/block_y[1][31]_i_5/O
                         net (fo=1, routed)           1.852    12.313    input/block_x_reg[0][0]
    SLICE_X59Y24         LUT6 (Prop_lut6_I3_O)        0.124    12.437 r  input/block_y[1][31]_i_3/O
                         net (fo=1, routed)           0.443    12.881    game_logic/block_x_reg[0][0]_6
    SLICE_X60Y24         LUT4 (Prop_lut4_I3_O)        0.124    13.005 r  game_logic/block_y[1][31]_i_1/O
                         net (fo=256, routed)         3.331    16.336    game_logic/block_y[1][31]_i_1_n_3
    SLICE_X37Y37         FDCE                                         r  game_logic/block_x_reg[2][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                   IBUF                         0.000    39.730 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181    40.911    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.161 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    34.737    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.828 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.441    36.270    game_logic/clk_out1
    SLICE_X37Y37         FDCE                                         r  game_logic/block_x_reg[2][6]/C
                         clock pessimism             -0.496    35.774    
                         clock uncertainty           -0.106    35.668    
    SLICE_X37Y37         FDCE (Setup_fdce_C_CE)      -0.205    35.463    game_logic/block_x_reg[2][6]
  -------------------------------------------------------------------
                         required time                         35.463    
                         arrival time                         -16.336    
  -------------------------------------------------------------------
                         slack                                 19.127    

Slack (MET) :             19.127ns  (required time - arrival time)
  Source:                 game_logic/block_x_reg[3][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/block_x_reg[2][7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.258ns  (logic 4.646ns (22.934%)  route 15.612ns (77.066%))
  Logic Levels:           16  (CARRY4=5 LUT1=1 LUT2=2 LUT4=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.460ns = ( 36.270 - 39.730 ) 
    Source Clock Delay      (SCD):    -3.923ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.554    -3.923    game_logic/clk_out1
    SLICE_X45Y29         FDCE                                         r  game_logic/block_x_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDCE (Prop_fdce_C_Q)         0.456    -3.467 f  game_logic/block_x_reg[3][0]/Q
                         net (fo=50, routed)          1.192    -2.275    game_logic/block_x_reg[3]_10[0]
    SLICE_X37Y26         LUT1 (Prop_lut1_I0_O)        0.124    -2.151 r  game_logic/block_y[3][4]_i_3/O
                         net (fo=1, routed)           0.636    -1.515    game_logic/block_y[3][4]_i_3_n_3
    SLICE_X39Y24         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    -1.033 r  game_logic/block_y_reg[3][4]_i_2/O[0]
                         net (fo=2, routed)           1.391     0.358    game_logic/block_y_reg[3][4]_i_2_n_10
    SLICE_X34Y38         LUT2 (Prop_lut2_I1_O)        0.299     0.657 r  game_logic/update_output_reg[10]_i_166/O
                         net (fo=1, routed)           0.000     0.657    game_logic/update_output_reg[10]_i_166_n_3
    SLICE_X34Y38         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     0.887 r  game_logic/update_output_reg[10]_i_151/O[1]
                         net (fo=3, routed)           0.541     1.428    game_logic/update_output_reg[10]_i_151_n_9
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     1.981 r  game_logic/update_output_en_reg_i_325/O[0]
                         net (fo=4, routed)           0.590     2.571    game_logic/update_output_en_reg_i_325_n_10
    SLICE_X31Y38         LUT4 (Prop_lut4_I1_O)        0.299     2.870 r  game_logic/update_output_reg[10]_i_146/O
                         net (fo=1, routed)           0.000     2.870    game_logic/update_output_reg[10]_i_146_n_3
    SLICE_X31Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.118 r  game_logic/update_output_reg[10]_i_116/O[2]
                         net (fo=1, routed)           0.437     3.555    game_logic/update_output_reg[10]_i_116_n_8
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.302     3.857 r  game_logic/update_output_reg[10]_i_74/O
                         net (fo=1, routed)           0.000     3.857    game_logic/update_output_reg[10]_i_74_n_3
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     4.105 r  game_logic/update_output_reg[10]_i_36/O[2]
                         net (fo=225, routed)         2.798     6.903    ram/update_output_en_i_31_0[2]
    SLICE_X12Y22         MUXF7 (Prop_muxf7_S_O)       0.492     7.395 f  ram/update_output_en_reg_i_147/O
                         net (fo=1, routed)           0.000     7.395    ram/update_output_en_reg_i_147_n_3
    SLICE_X12Y22         MUXF8 (Prop_muxf8_I0_O)      0.098     7.493 f  ram/update_output_en_reg_i_84/O
                         net (fo=1, routed)           0.670     8.164    ram/update_output_en_reg_i_84_n_3
    SLICE_X14Y23         LUT6 (Prop_lut6_I0_O)        0.319     8.483 f  ram/update_output_en_i_33/O
                         net (fo=1, routed)           1.254     9.737    ram/update_output_en_i_33_n_3
    SLICE_X33Y26         LUT6 (Prop_lut6_I3_O)        0.124     9.861 f  ram/update_output_en_i_12/O
                         net (fo=2, routed)           0.477    10.337    ram/update_output_en_i_12_n_3
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.461 r  ram/block_y[1][31]_i_5/O
                         net (fo=1, routed)           1.852    12.313    input/block_x_reg[0][0]
    SLICE_X59Y24         LUT6 (Prop_lut6_I3_O)        0.124    12.437 r  input/block_y[1][31]_i_3/O
                         net (fo=1, routed)           0.443    12.881    game_logic/block_x_reg[0][0]_6
    SLICE_X60Y24         LUT4 (Prop_lut4_I3_O)        0.124    13.005 r  game_logic/block_y[1][31]_i_1/O
                         net (fo=256, routed)         3.331    16.336    game_logic/block_y[1][31]_i_1_n_3
    SLICE_X37Y37         FDCE                                         r  game_logic/block_x_reg[2][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                   IBUF                         0.000    39.730 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181    40.911    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.161 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    34.737    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.828 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.441    36.270    game_logic/clk_out1
    SLICE_X37Y37         FDCE                                         r  game_logic/block_x_reg[2][7]/C
                         clock pessimism             -0.496    35.774    
                         clock uncertainty           -0.106    35.668    
    SLICE_X37Y37         FDCE (Setup_fdce_C_CE)      -0.205    35.463    game_logic/block_x_reg[2][7]
  -------------------------------------------------------------------
                         required time                         35.463    
                         arrival time                         -16.336    
  -------------------------------------------------------------------
                         slack                                 19.127    

Slack (MET) :             19.127ns  (required time - arrival time)
  Source:                 game_logic/block_x_reg[3][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/block_x_reg[3][27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.258ns  (logic 4.646ns (22.934%)  route 15.612ns (77.066%))
  Logic Levels:           16  (CARRY4=5 LUT1=1 LUT2=2 LUT4=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.460ns = ( 36.270 - 39.730 ) 
    Source Clock Delay      (SCD):    -3.923ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.554    -3.923    game_logic/clk_out1
    SLICE_X45Y29         FDCE                                         r  game_logic/block_x_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDCE (Prop_fdce_C_Q)         0.456    -3.467 f  game_logic/block_x_reg[3][0]/Q
                         net (fo=50, routed)          1.192    -2.275    game_logic/block_x_reg[3]_10[0]
    SLICE_X37Y26         LUT1 (Prop_lut1_I0_O)        0.124    -2.151 r  game_logic/block_y[3][4]_i_3/O
                         net (fo=1, routed)           0.636    -1.515    game_logic/block_y[3][4]_i_3_n_3
    SLICE_X39Y24         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    -1.033 r  game_logic/block_y_reg[3][4]_i_2/O[0]
                         net (fo=2, routed)           1.391     0.358    game_logic/block_y_reg[3][4]_i_2_n_10
    SLICE_X34Y38         LUT2 (Prop_lut2_I1_O)        0.299     0.657 r  game_logic/update_output_reg[10]_i_166/O
                         net (fo=1, routed)           0.000     0.657    game_logic/update_output_reg[10]_i_166_n_3
    SLICE_X34Y38         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     0.887 r  game_logic/update_output_reg[10]_i_151/O[1]
                         net (fo=3, routed)           0.541     1.428    game_logic/update_output_reg[10]_i_151_n_9
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     1.981 r  game_logic/update_output_en_reg_i_325/O[0]
                         net (fo=4, routed)           0.590     2.571    game_logic/update_output_en_reg_i_325_n_10
    SLICE_X31Y38         LUT4 (Prop_lut4_I1_O)        0.299     2.870 r  game_logic/update_output_reg[10]_i_146/O
                         net (fo=1, routed)           0.000     2.870    game_logic/update_output_reg[10]_i_146_n_3
    SLICE_X31Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.118 r  game_logic/update_output_reg[10]_i_116/O[2]
                         net (fo=1, routed)           0.437     3.555    game_logic/update_output_reg[10]_i_116_n_8
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.302     3.857 r  game_logic/update_output_reg[10]_i_74/O
                         net (fo=1, routed)           0.000     3.857    game_logic/update_output_reg[10]_i_74_n_3
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     4.105 r  game_logic/update_output_reg[10]_i_36/O[2]
                         net (fo=225, routed)         2.798     6.903    ram/update_output_en_i_31_0[2]
    SLICE_X12Y22         MUXF7 (Prop_muxf7_S_O)       0.492     7.395 f  ram/update_output_en_reg_i_147/O
                         net (fo=1, routed)           0.000     7.395    ram/update_output_en_reg_i_147_n_3
    SLICE_X12Y22         MUXF8 (Prop_muxf8_I0_O)      0.098     7.493 f  ram/update_output_en_reg_i_84/O
                         net (fo=1, routed)           0.670     8.164    ram/update_output_en_reg_i_84_n_3
    SLICE_X14Y23         LUT6 (Prop_lut6_I0_O)        0.319     8.483 f  ram/update_output_en_i_33/O
                         net (fo=1, routed)           1.254     9.737    ram/update_output_en_i_33_n_3
    SLICE_X33Y26         LUT6 (Prop_lut6_I3_O)        0.124     9.861 f  ram/update_output_en_i_12/O
                         net (fo=2, routed)           0.477    10.337    ram/update_output_en_i_12_n_3
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.461 r  ram/block_y[1][31]_i_5/O
                         net (fo=1, routed)           1.852    12.313    input/block_x_reg[0][0]
    SLICE_X59Y24         LUT6 (Prop_lut6_I3_O)        0.124    12.437 r  input/block_y[1][31]_i_3/O
                         net (fo=1, routed)           0.443    12.881    game_logic/block_x_reg[0][0]_6
    SLICE_X60Y24         LUT4 (Prop_lut4_I3_O)        0.124    13.005 r  game_logic/block_y[1][31]_i_1/O
                         net (fo=256, routed)         3.331    16.336    game_logic/block_y[1][31]_i_1_n_3
    SLICE_X37Y37         FDCE                                         r  game_logic/block_x_reg[3][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                   IBUF                         0.000    39.730 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181    40.911    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.161 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    34.737    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.828 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.441    36.270    game_logic/clk_out1
    SLICE_X37Y37         FDCE                                         r  game_logic/block_x_reg[3][27]/C
                         clock pessimism             -0.496    35.774    
                         clock uncertainty           -0.106    35.668    
    SLICE_X37Y37         FDCE (Setup_fdce_C_CE)      -0.205    35.463    game_logic/block_x_reg[3][27]
  -------------------------------------------------------------------
                         required time                         35.463    
                         arrival time                         -16.336    
  -------------------------------------------------------------------
                         slack                                 19.127    

Slack (MET) :             19.127ns  (required time - arrival time)
  Source:                 game_logic/block_x_reg[3][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/block_x_reg[3][28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.258ns  (logic 4.646ns (22.934%)  route 15.612ns (77.066%))
  Logic Levels:           16  (CARRY4=5 LUT1=1 LUT2=2 LUT4=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.460ns = ( 36.270 - 39.730 ) 
    Source Clock Delay      (SCD):    -3.923ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.554    -3.923    game_logic/clk_out1
    SLICE_X45Y29         FDCE                                         r  game_logic/block_x_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDCE (Prop_fdce_C_Q)         0.456    -3.467 f  game_logic/block_x_reg[3][0]/Q
                         net (fo=50, routed)          1.192    -2.275    game_logic/block_x_reg[3]_10[0]
    SLICE_X37Y26         LUT1 (Prop_lut1_I0_O)        0.124    -2.151 r  game_logic/block_y[3][4]_i_3/O
                         net (fo=1, routed)           0.636    -1.515    game_logic/block_y[3][4]_i_3_n_3
    SLICE_X39Y24         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    -1.033 r  game_logic/block_y_reg[3][4]_i_2/O[0]
                         net (fo=2, routed)           1.391     0.358    game_logic/block_y_reg[3][4]_i_2_n_10
    SLICE_X34Y38         LUT2 (Prop_lut2_I1_O)        0.299     0.657 r  game_logic/update_output_reg[10]_i_166/O
                         net (fo=1, routed)           0.000     0.657    game_logic/update_output_reg[10]_i_166_n_3
    SLICE_X34Y38         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     0.887 r  game_logic/update_output_reg[10]_i_151/O[1]
                         net (fo=3, routed)           0.541     1.428    game_logic/update_output_reg[10]_i_151_n_9
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     1.981 r  game_logic/update_output_en_reg_i_325/O[0]
                         net (fo=4, routed)           0.590     2.571    game_logic/update_output_en_reg_i_325_n_10
    SLICE_X31Y38         LUT4 (Prop_lut4_I1_O)        0.299     2.870 r  game_logic/update_output_reg[10]_i_146/O
                         net (fo=1, routed)           0.000     2.870    game_logic/update_output_reg[10]_i_146_n_3
    SLICE_X31Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.118 r  game_logic/update_output_reg[10]_i_116/O[2]
                         net (fo=1, routed)           0.437     3.555    game_logic/update_output_reg[10]_i_116_n_8
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.302     3.857 r  game_logic/update_output_reg[10]_i_74/O
                         net (fo=1, routed)           0.000     3.857    game_logic/update_output_reg[10]_i_74_n_3
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     4.105 r  game_logic/update_output_reg[10]_i_36/O[2]
                         net (fo=225, routed)         2.798     6.903    ram/update_output_en_i_31_0[2]
    SLICE_X12Y22         MUXF7 (Prop_muxf7_S_O)       0.492     7.395 f  ram/update_output_en_reg_i_147/O
                         net (fo=1, routed)           0.000     7.395    ram/update_output_en_reg_i_147_n_3
    SLICE_X12Y22         MUXF8 (Prop_muxf8_I0_O)      0.098     7.493 f  ram/update_output_en_reg_i_84/O
                         net (fo=1, routed)           0.670     8.164    ram/update_output_en_reg_i_84_n_3
    SLICE_X14Y23         LUT6 (Prop_lut6_I0_O)        0.319     8.483 f  ram/update_output_en_i_33/O
                         net (fo=1, routed)           1.254     9.737    ram/update_output_en_i_33_n_3
    SLICE_X33Y26         LUT6 (Prop_lut6_I3_O)        0.124     9.861 f  ram/update_output_en_i_12/O
                         net (fo=2, routed)           0.477    10.337    ram/update_output_en_i_12_n_3
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.461 r  ram/block_y[1][31]_i_5/O
                         net (fo=1, routed)           1.852    12.313    input/block_x_reg[0][0]
    SLICE_X59Y24         LUT6 (Prop_lut6_I3_O)        0.124    12.437 r  input/block_y[1][31]_i_3/O
                         net (fo=1, routed)           0.443    12.881    game_logic/block_x_reg[0][0]_6
    SLICE_X60Y24         LUT4 (Prop_lut4_I3_O)        0.124    13.005 r  game_logic/block_y[1][31]_i_1/O
                         net (fo=256, routed)         3.331    16.336    game_logic/block_y[1][31]_i_1_n_3
    SLICE_X37Y37         FDCE                                         r  game_logic/block_x_reg[3][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                   IBUF                         0.000    39.730 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181    40.911    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.161 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    34.737    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.828 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.441    36.270    game_logic/clk_out1
    SLICE_X37Y37         FDCE                                         r  game_logic/block_x_reg[3][28]/C
                         clock pessimism             -0.496    35.774    
                         clock uncertainty           -0.106    35.668    
    SLICE_X37Y37         FDCE (Setup_fdce_C_CE)      -0.205    35.463    game_logic/block_x_reg[3][28]
  -------------------------------------------------------------------
                         required time                         35.463    
                         arrival time                         -16.336    
  -------------------------------------------------------------------
                         slack                                 19.127    

Slack (MET) :             19.127ns  (required time - arrival time)
  Source:                 game_logic/block_x_reg[3][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/block_x_reg[3][29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.258ns  (logic 4.646ns (22.934%)  route 15.612ns (77.066%))
  Logic Levels:           16  (CARRY4=5 LUT1=1 LUT2=2 LUT4=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.460ns = ( 36.270 - 39.730 ) 
    Source Clock Delay      (SCD):    -3.923ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.554    -3.923    game_logic/clk_out1
    SLICE_X45Y29         FDCE                                         r  game_logic/block_x_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDCE (Prop_fdce_C_Q)         0.456    -3.467 f  game_logic/block_x_reg[3][0]/Q
                         net (fo=50, routed)          1.192    -2.275    game_logic/block_x_reg[3]_10[0]
    SLICE_X37Y26         LUT1 (Prop_lut1_I0_O)        0.124    -2.151 r  game_logic/block_y[3][4]_i_3/O
                         net (fo=1, routed)           0.636    -1.515    game_logic/block_y[3][4]_i_3_n_3
    SLICE_X39Y24         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    -1.033 r  game_logic/block_y_reg[3][4]_i_2/O[0]
                         net (fo=2, routed)           1.391     0.358    game_logic/block_y_reg[3][4]_i_2_n_10
    SLICE_X34Y38         LUT2 (Prop_lut2_I1_O)        0.299     0.657 r  game_logic/update_output_reg[10]_i_166/O
                         net (fo=1, routed)           0.000     0.657    game_logic/update_output_reg[10]_i_166_n_3
    SLICE_X34Y38         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     0.887 r  game_logic/update_output_reg[10]_i_151/O[1]
                         net (fo=3, routed)           0.541     1.428    game_logic/update_output_reg[10]_i_151_n_9
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     1.981 r  game_logic/update_output_en_reg_i_325/O[0]
                         net (fo=4, routed)           0.590     2.571    game_logic/update_output_en_reg_i_325_n_10
    SLICE_X31Y38         LUT4 (Prop_lut4_I1_O)        0.299     2.870 r  game_logic/update_output_reg[10]_i_146/O
                         net (fo=1, routed)           0.000     2.870    game_logic/update_output_reg[10]_i_146_n_3
    SLICE_X31Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.118 r  game_logic/update_output_reg[10]_i_116/O[2]
                         net (fo=1, routed)           0.437     3.555    game_logic/update_output_reg[10]_i_116_n_8
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.302     3.857 r  game_logic/update_output_reg[10]_i_74/O
                         net (fo=1, routed)           0.000     3.857    game_logic/update_output_reg[10]_i_74_n_3
    SLICE_X32Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     4.105 r  game_logic/update_output_reg[10]_i_36/O[2]
                         net (fo=225, routed)         2.798     6.903    ram/update_output_en_i_31_0[2]
    SLICE_X12Y22         MUXF7 (Prop_muxf7_S_O)       0.492     7.395 f  ram/update_output_en_reg_i_147/O
                         net (fo=1, routed)           0.000     7.395    ram/update_output_en_reg_i_147_n_3
    SLICE_X12Y22         MUXF8 (Prop_muxf8_I0_O)      0.098     7.493 f  ram/update_output_en_reg_i_84/O
                         net (fo=1, routed)           0.670     8.164    ram/update_output_en_reg_i_84_n_3
    SLICE_X14Y23         LUT6 (Prop_lut6_I0_O)        0.319     8.483 f  ram/update_output_en_i_33/O
                         net (fo=1, routed)           1.254     9.737    ram/update_output_en_i_33_n_3
    SLICE_X33Y26         LUT6 (Prop_lut6_I3_O)        0.124     9.861 f  ram/update_output_en_i_12/O
                         net (fo=2, routed)           0.477    10.337    ram/update_output_en_i_12_n_3
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.461 r  ram/block_y[1][31]_i_5/O
                         net (fo=1, routed)           1.852    12.313    input/block_x_reg[0][0]
    SLICE_X59Y24         LUT6 (Prop_lut6_I3_O)        0.124    12.437 r  input/block_y[1][31]_i_3/O
                         net (fo=1, routed)           0.443    12.881    game_logic/block_x_reg[0][0]_6
    SLICE_X60Y24         LUT4 (Prop_lut4_I3_O)        0.124    13.005 r  game_logic/block_y[1][31]_i_1/O
                         net (fo=256, routed)         3.331    16.336    game_logic/block_y[1][31]_i_1_n_3
    SLICE_X37Y37         FDCE                                         r  game_logic/block_x_reg[3][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                   IBUF                         0.000    39.730 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181    40.911    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.161 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    34.737    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.828 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.441    36.270    game_logic/clk_out1
    SLICE_X37Y37         FDCE                                         r  game_logic/block_x_reg[3][29]/C
                         clock pessimism             -0.496    35.774    
                         clock uncertainty           -0.106    35.668    
    SLICE_X37Y37         FDCE (Setup_fdce_C_CE)      -0.205    35.463    game_logic/block_x_reg[3][29]
  -------------------------------------------------------------------
                         required time                         35.463    
                         arrival time                         -16.336    
  -------------------------------------------------------------------
                         slack                                 19.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 game_logic/set_update_myblock_reg[191]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_myblockfield_reg[191]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.964%)  route 0.178ns (52.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    -0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.565    -0.791    game_logic/clk_out1
    SLICE_X52Y50         FDCE                                         r  game_logic/set_update_myblock_reg[191]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDCE (Prop_fdce_C_Q)         0.164    -0.627 r  game_logic/set_update_myblock_reg[191]/Q
                         net (fo=1, routed)           0.178    -0.449    ram/internal_myblockfield_reg[200]_2[190]
    SLICE_X52Y49         FDCE                                         r  ram/internal_myblockfield_reg[191]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.838    -0.745    ram/clk_out1
    SLICE_X52Y49         FDCE                                         r  ram/internal_myblockfield_reg[191]/C
                         clock pessimism              0.227    -0.518    
    SLICE_X52Y49         FDCE (Hold_fdce_C_D)         0.052    -0.466    ram/internal_myblockfield_reg[191]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 game_logic/set_update_output_reg[180]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_outputfield_reg[180]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.818%)  route 0.219ns (57.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.561    -0.795    game_logic/clk_out1
    SLICE_X34Y52         FDCE                                         r  game_logic/set_update_output_reg[180]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.631 r  game_logic/set_update_output_reg[180]/Q
                         net (fo=1, routed)           0.219    -0.412    ram/D[179]
    SLICE_X38Y52         FDCE                                         r  ram/internal_outputfield_reg[180]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.830    -0.752    ram/clk_out1
    SLICE_X38Y52         FDCE                                         r  ram/internal_outputfield_reg[180]/C
                         clock pessimism              0.222    -0.530    
    SLICE_X38Y52         FDCE (Hold_fdce_C_D)         0.063    -0.467    ram/internal_outputfield_reg[180]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 game_logic/set_update_output_reg[183]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_outputfield_reg[183]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.505%)  route 0.205ns (55.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.561    -0.795    game_logic/clk_out1
    SLICE_X34Y52         FDCE                                         r  game_logic/set_update_output_reg[183]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.631 r  game_logic/set_update_output_reg[183]/Q
                         net (fo=1, routed)           0.205    -0.426    ram/D[182]
    SLICE_X37Y52         FDCE                                         r  ram/internal_outputfield_reg[183]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.830    -0.752    ram/clk_out1
    SLICE_X37Y52         FDCE                                         r  ram/internal_outputfield_reg[183]/C
                         clock pessimism              0.222    -0.530    
    SLICE_X37Y52         FDCE (Hold_fdce_C_D)         0.046    -0.484    ram/internal_outputfield_reg[183]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 game_logic/set_update_output_reg[174]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_outputfield_reg[174]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.931%)  route 0.228ns (64.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.561    -0.795    game_logic/clk_out1
    SLICE_X32Y55         FDCE                                         r  game_logic/set_update_output_reg[174]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDCE (Prop_fdce_C_Q)         0.128    -0.667 r  game_logic/set_update_output_reg[174]/Q
                         net (fo=1, routed)           0.228    -0.438    ram/D[173]
    SLICE_X39Y55         FDCE                                         r  ram/internal_outputfield_reg[174]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.829    -0.753    ram/clk_out1
    SLICE_X39Y55         FDCE                                         r  ram/internal_outputfield_reg[174]/C
                         clock pessimism              0.222    -0.531    
    SLICE_X39Y55         FDCE (Hold_fdce_C_D)         0.013    -0.518    ram/internal_outputfield_reg[174]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 game_logic/set_update_myblock_reg[189]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_myblockfield_reg[189]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.333%)  route 0.282ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    -0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.567    -0.789    game_logic/clk_out1
    SLICE_X11Y48         FDCE                                         r  game_logic/set_update_myblock_reg[189]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.648 r  game_logic/set_update_myblock_reg[189]/Q
                         net (fo=1, routed)           0.282    -0.366    ram/internal_myblockfield_reg[200]_2[188]
    SLICE_X13Y51         FDCE                                         r  ram/internal_myblockfield_reg[189]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.834    -0.748    ram/clk_out1
    SLICE_X13Y51         FDCE                                         r  ram/internal_myblockfield_reg[189]/C
                         clock pessimism              0.227    -0.521    
    SLICE_X13Y51         FDCE (Hold_fdce_C_D)         0.070    -0.451    ram/internal_myblockfield_reg[189]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 game_logic/set_update_myblock_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_myblockfield_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.164ns (37.972%)  route 0.268ns (62.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.561    -0.795    game_logic/clk_out1
    SLICE_X34Y8          FDCE                                         r  game_logic/set_update_myblock_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDCE (Prop_fdce_C_Q)         0.164    -0.631 r  game_logic/set_update_myblock_reg[16]/Q
                         net (fo=1, routed)           0.268    -0.363    ram/internal_myblockfield_reg[200]_2[15]
    SLICE_X37Y4          FDCE                                         r  ram/internal_myblockfield_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.832    -0.751    ram/clk_out1
    SLICE_X37Y4          FDCE                                         r  ram/internal_myblockfield_reg[16]/C
                         clock pessimism              0.222    -0.529    
    SLICE_X37Y4          FDCE (Hold_fdce_C_D)         0.066    -0.463    ram/internal_myblockfield_reg[16]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 game_logic/set_update_saved_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_savedfield_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.325%)  route 0.054ns (27.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.585    -0.771    game_logic/clk_out1
    SLICE_X62Y21         FDCE                                         r  game_logic/set_update_saved_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.630 r  game_logic/set_update_saved_reg[39]/Q
                         net (fo=1, routed)           0.054    -0.576    ram/internal_savedfield_reg[200]_2[38]
    SLICE_X63Y21         FDCE                                         r  ram/internal_savedfield_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.854    -0.729    ram/clk_out1
    SLICE_X63Y21         FDCE                                         r  ram/internal_savedfield_reg[39]/C
                         clock pessimism             -0.029    -0.758    
    SLICE_X63Y21         FDCE (Hold_fdce_C_D)         0.046    -0.712    ram/internal_savedfield_reg[39]
  -------------------------------------------------------------------
                         required time                          0.712    
                         arrival time                          -0.576    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 game_logic/set_update_output_reg[92]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_outputfield_reg[92]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.164ns (34.529%)  route 0.311ns (65.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.562    -0.794    game_logic/clk_out1
    SLICE_X34Y4          FDCE                                         r  game_logic/set_update_output_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDCE (Prop_fdce_C_Q)         0.164    -0.630 r  game_logic/set_update_output_reg[92]/Q
                         net (fo=1, routed)           0.311    -0.319    ram/D[91]
    SLICE_X39Y0          FDCE                                         r  ram/internal_outputfield_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.833    -0.750    ram/clk_out1
    SLICE_X39Y0          FDCE                                         r  ram/internal_outputfield_reg[92]/C
                         clock pessimism              0.222    -0.528    
    SLICE_X39Y0          FDCE (Hold_fdce_C_D)         0.070    -0.458    ram/internal_outputfield_reg[92]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 game_logic/set_update_saved_reg[192]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_savedfield_reg[192]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.413%)  route 0.313ns (65.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    -0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.567    -0.789    game_logic/clk_out1
    SLICE_X56Y50         FDCE                                         r  game_logic/set_update_saved_reg[192]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDCE (Prop_fdce_C_Q)         0.164    -0.625 r  game_logic/set_update_saved_reg[192]/Q
                         net (fo=1, routed)           0.313    -0.312    ram/internal_savedfield_reg[200]_2[191]
    SLICE_X56Y49         FDCE                                         r  ram/internal_savedfield_reg[192]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.838    -0.745    ram/clk_out1
    SLICE_X56Y49         FDCE                                         r  ram/internal_savedfield_reg[192]/C
                         clock pessimism              0.227    -0.518    
    SLICE_X56Y49         FDCE (Hold_fdce_C_D)         0.063    -0.455    ram/internal_savedfield_reg[192]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 game_logic/set_update_saved_reg[93]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ram/internal_savedfield_reg[93]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.537%)  route 0.113ns (44.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.563    -0.793    game_logic/clk_out1
    SLICE_X29Y6          FDCE                                         r  game_logic/set_update_saved_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.652 r  game_logic/set_update_saved_reg[93]/Q
                         net (fo=1, routed)           0.113    -0.539    ram/internal_savedfield_reg[200]_2[92]
    SLICE_X31Y6          FDCE                                         r  ram/internal_savedfield_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.832    -0.751    ram/clk_out1
    SLICE_X31Y6          FDCE                                         r  ram/internal_savedfield_reg[93]/C
                         clock pessimism             -0.007    -0.758    
    SLICE_X31Y6          FDCE (Hold_fdce_C_D)         0.070    -0.688    ram/internal_savedfield_reg[93]
  -------------------------------------------------------------------
                         required time                          0.688    
                         arrival time                          -0.539    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.865 }
Period(ns):         39.730
Sources:            { clk_gen_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         39.730      37.575     BUFGCTRL_X0Y0   clk_gen_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         39.730      38.481     PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X63Y33    game_logic/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X63Y28    game_logic/FSM_sequential_state_reg[0]_rep/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X64Y26    game_logic/FSM_sequential_state_reg[0]_rep__0/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X56Y26    game_logic/FSM_sequential_state_reg[0]_rep__1/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X58Y33    game_logic/FSM_sequential_state_reg[0]_rep__2/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X63Y33    game_logic/FSM_sequential_state_reg[0]_rep__3/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X60Y33    game_logic/FSM_sequential_state_reg[0]_rep__4/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X63Y26    game_logic/FSM_sequential_state_reg[0]_rep__5/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       39.730      120.270    PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X63Y33    game_logic/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X63Y33    game_logic/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X63Y28    game_logic/FSM_sequential_state_reg[0]_rep/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X63Y28    game_logic/FSM_sequential_state_reg[0]_rep/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X64Y26    game_logic/FSM_sequential_state_reg[0]_rep__0/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X64Y26    game_logic/FSM_sequential_state_reg[0]_rep__0/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X56Y26    game_logic/FSM_sequential_state_reg[0]_rep__1/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X56Y26    game_logic/FSM_sequential_state_reg[0]_rep__1/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X58Y33    game_logic/FSM_sequential_state_reg[0]_rep__2/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X58Y33    game_logic/FSM_sequential_state_reg[0]_rep__2/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X63Y33    game_logic/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X63Y33    game_logic/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X63Y28    game_logic/FSM_sequential_state_reg[0]_rep/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X63Y28    game_logic/FSM_sequential_state_reg[0]_rep/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X64Y26    game_logic/FSM_sequential_state_reg[0]_rep__0/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X64Y26    game_logic/FSM_sequential_state_reg[0]_rep__0/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X56Y26    game_logic/FSM_sequential_state_reg[0]_rep__1/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X56Y26    game_logic/FSM_sequential_state_reg[0]_rep__1/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X58Y33    game_logic/FSM_sequential_state_reg[0]_rep__2/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X58Y33    game_logic/FSM_sequential_state_reg[0]_rep__2/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         30.000      27.845     BUFGCTRL_X0Y4   clk_gen_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         30.000      28.751     PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         30.000      28.751     PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        30.000      22.633     PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       30.000      130.000    PLLE2_ADV_X1Y0  clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.013ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 highscore/mux_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore/mux_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.656ns  (logic 1.090ns (29.818%)  route 2.566ns (70.182%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.675ns = ( 13.675 - 10.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.947     4.405    highscore/clk100
    SLICE_X35Y1          FDCE                                         r  highscore/mux_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDCE (Prop_fdce_C_Q)         0.419     4.824 r  highscore/mux_cnt_reg[12]/Q
                         net (fo=2, routed)           1.017     5.841    highscore/mux_cnt_reg_n_3_[12]
    SLICE_X35Y2          LUT4 (Prop_lut4_I0_O)        0.299     6.140 r  highscore/mux_cnt[16]_i_5/O
                         net (fo=1, routed)           0.403     6.543    highscore/mux_cnt[16]_i_5_n_3
    SLICE_X35Y1          LUT5 (Prop_lut5_I4_O)        0.124     6.667 r  highscore/mux_cnt[16]_i_4/O
                         net (fo=1, routed)           0.403     7.070    highscore/mux_cnt[16]_i_4_n_3
    SLICE_X35Y0          LUT6 (Prop_lut6_I5_O)        0.124     7.194 r  highscore/mux_cnt[16]_i_2/O
                         net (fo=18, routed)          0.743     7.937    highscore/mux_cnt[16]_i_2_n_3
    SLICE_X37Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.061 r  highscore/mux[0]_i_1/O
                         net (fo=1, routed)           0.000     8.061    highscore/mux[0]_i_1_n_3
    SLICE_X37Y1          FDCE                                         r  highscore/mux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.287    13.675    highscore/clk100
    SLICE_X37Y1          FDCE                                         r  highscore/mux_reg[0]/C
                         clock pessimism              0.403    14.078    
                         clock uncertainty           -0.035    14.043    
    SLICE_X37Y1          FDCE (Setup_fdce_C_D)        0.031    14.074    highscore/mux_reg[0]
  -------------------------------------------------------------------
                         required time                         14.074    
                         arrival time                          -8.061    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.031ns  (required time - arrival time)
  Source:                 highscore/mux_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore/mux_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.682ns  (logic 1.116ns (30.314%)  route 2.566ns (69.686%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.675ns = ( 13.675 - 10.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.947     4.405    highscore/clk100
    SLICE_X35Y1          FDCE                                         r  highscore/mux_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDCE (Prop_fdce_C_Q)         0.419     4.824 r  highscore/mux_cnt_reg[12]/Q
                         net (fo=2, routed)           1.017     5.841    highscore/mux_cnt_reg_n_3_[12]
    SLICE_X35Y2          LUT4 (Prop_lut4_I0_O)        0.299     6.140 r  highscore/mux_cnt[16]_i_5/O
                         net (fo=1, routed)           0.403     6.543    highscore/mux_cnt[16]_i_5_n_3
    SLICE_X35Y1          LUT5 (Prop_lut5_I4_O)        0.124     6.667 r  highscore/mux_cnt[16]_i_4/O
                         net (fo=1, routed)           0.403     7.070    highscore/mux_cnt[16]_i_4_n_3
    SLICE_X35Y0          LUT6 (Prop_lut6_I5_O)        0.124     7.194 r  highscore/mux_cnt[16]_i_2/O
                         net (fo=18, routed)          0.743     7.937    highscore/mux_cnt[16]_i_2_n_3
    SLICE_X37Y1          LUT3 (Prop_lut3_I1_O)        0.150     8.087 r  highscore/mux[1]_i_1/O
                         net (fo=1, routed)           0.000     8.087    highscore/mux[1]_i_1_n_3
    SLICE_X37Y1          FDCE                                         r  highscore/mux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.287    13.675    highscore/clk100
    SLICE_X37Y1          FDCE                                         r  highscore/mux_reg[1]/C
                         clock pessimism              0.403    14.078    
                         clock uncertainty           -0.035    14.043    
    SLICE_X37Y1          FDCE (Setup_fdce_C_D)        0.075    14.118    highscore/mux_reg[1]
  -------------------------------------------------------------------
                         required time                         14.118    
                         arrival time                          -8.087    
  -------------------------------------------------------------------
                         slack                                  6.031    

Slack (MET) :             6.141ns  (required time - arrival time)
  Source:                 highscore/mux_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore/mux_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 1.859ns (50.742%)  route 1.805ns (49.258%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.938ns = ( 13.938 - 10.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          3.114     4.573    highscore/clk100
    SLICE_X35Y0          FDCE                                         r  highscore/mux_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDCE (Prop_fdce_C_Q)         0.456     5.029 r  highscore/mux_cnt_reg[2]/Q
                         net (fo=2, routed)           0.853     5.882    highscore/mux_cnt_reg_n_3_[2]
    SLICE_X34Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.539 r  highscore/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.539    highscore/plusOp_carry_n_3
    SLICE_X34Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.656 r  highscore/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.656    highscore/plusOp_carry__0_n_3
    SLICE_X34Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.979 r  highscore/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.951     7.930    highscore/data0[10]
    SLICE_X35Y1          LUT2 (Prop_lut2_I1_O)        0.306     8.236 r  highscore/mux_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     8.236    highscore/mux_cnt[10]
    SLICE_X35Y1          FDCE                                         r  highscore/mux_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.550    13.938    highscore/clk100
    SLICE_X35Y1          FDCE                                         r  highscore/mux_cnt_reg[10]/C
                         clock pessimism              0.445    14.383    
                         clock uncertainty           -0.035    14.348    
    SLICE_X35Y1          FDCE (Setup_fdce_C_D)        0.029    14.377    highscore/mux_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.377    
                         arrival time                          -8.236    
  -------------------------------------------------------------------
                         slack                                  6.141    

Slack (MET) :             6.223ns  (required time - arrival time)
  Source:                 highscore/mux_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore/mux_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 1.090ns (28.894%)  route 2.682ns (71.106%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.938ns = ( 13.938 - 10.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.947     4.405    highscore/clk100
    SLICE_X35Y1          FDCE                                         r  highscore/mux_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDCE (Prop_fdce_C_Q)         0.419     4.824 r  highscore/mux_cnt_reg[12]/Q
                         net (fo=2, routed)           1.017     5.841    highscore/mux_cnt_reg_n_3_[12]
    SLICE_X35Y2          LUT4 (Prop_lut4_I0_O)        0.299     6.140 r  highscore/mux_cnt[16]_i_5/O
                         net (fo=1, routed)           0.403     6.543    highscore/mux_cnt[16]_i_5_n_3
    SLICE_X35Y1          LUT5 (Prop_lut5_I4_O)        0.124     6.667 r  highscore/mux_cnt[16]_i_4/O
                         net (fo=1, routed)           0.403     7.070    highscore/mux_cnt[16]_i_4_n_3
    SLICE_X35Y0          LUT6 (Prop_lut6_I5_O)        0.124     7.194 r  highscore/mux_cnt[16]_i_2/O
                         net (fo=18, routed)          0.860     8.054    highscore/mux_cnt[16]_i_2_n_3
    SLICE_X35Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.178 r  highscore/mux_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     8.178    highscore/mux_cnt[6]
    SLICE_X35Y1          FDCE                                         r  highscore/mux_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.550    13.938    highscore/clk100
    SLICE_X35Y1          FDCE                                         r  highscore/mux_cnt_reg[6]/C
                         clock pessimism              0.467    14.405    
                         clock uncertainty           -0.035    14.370    
    SLICE_X35Y1          FDCE (Setup_fdce_C_D)        0.031    14.401    highscore/mux_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.401    
                         arrival time                          -8.178    
  -------------------------------------------------------------------
                         slack                                  6.223    

Slack (MET) :             6.224ns  (required time - arrival time)
  Source:                 highscore/mux_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore/mux_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.090ns (28.902%)  route 2.681ns (71.098%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.938ns = ( 13.938 - 10.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.947     4.405    highscore/clk100
    SLICE_X35Y1          FDCE                                         r  highscore/mux_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDCE (Prop_fdce_C_Q)         0.419     4.824 r  highscore/mux_cnt_reg[12]/Q
                         net (fo=2, routed)           1.017     5.841    highscore/mux_cnt_reg_n_3_[12]
    SLICE_X35Y2          LUT4 (Prop_lut4_I0_O)        0.299     6.140 r  highscore/mux_cnt[16]_i_5/O
                         net (fo=1, routed)           0.403     6.543    highscore/mux_cnt[16]_i_5_n_3
    SLICE_X35Y1          LUT5 (Prop_lut5_I4_O)        0.124     6.667 r  highscore/mux_cnt[16]_i_4/O
                         net (fo=1, routed)           0.403     7.070    highscore/mux_cnt[16]_i_4_n_3
    SLICE_X35Y0          LUT6 (Prop_lut6_I5_O)        0.124     7.194 r  highscore/mux_cnt[16]_i_2/O
                         net (fo=18, routed)          0.859     8.053    highscore/mux_cnt[16]_i_2_n_3
    SLICE_X35Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.177 r  highscore/mux_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     8.177    highscore/mux_cnt[5]
    SLICE_X35Y1          FDCE                                         r  highscore/mux_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.550    13.938    highscore/clk100
    SLICE_X35Y1          FDCE                                         r  highscore/mux_cnt_reg[5]/C
                         clock pessimism              0.467    14.405    
                         clock uncertainty           -0.035    14.370    
    SLICE_X35Y1          FDCE (Setup_fdce_C_D)        0.031    14.401    highscore/mux_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.401    
                         arrival time                          -8.177    
  -------------------------------------------------------------------
                         slack                                  6.224    

Slack (MET) :             6.237ns  (required time - arrival time)
  Source:                 highscore/mux_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore/mux_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.802ns  (logic 1.120ns (29.455%)  route 2.682ns (70.545%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.938ns = ( 13.938 - 10.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.947     4.405    highscore/clk100
    SLICE_X35Y1          FDCE                                         r  highscore/mux_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDCE (Prop_fdce_C_Q)         0.419     4.824 r  highscore/mux_cnt_reg[12]/Q
                         net (fo=2, routed)           1.017     5.841    highscore/mux_cnt_reg_n_3_[12]
    SLICE_X35Y2          LUT4 (Prop_lut4_I0_O)        0.299     6.140 r  highscore/mux_cnt[16]_i_5/O
                         net (fo=1, routed)           0.403     6.543    highscore/mux_cnt[16]_i_5_n_3
    SLICE_X35Y1          LUT5 (Prop_lut5_I4_O)        0.124     6.667 r  highscore/mux_cnt[16]_i_4/O
                         net (fo=1, routed)           0.403     7.070    highscore/mux_cnt[16]_i_4_n_3
    SLICE_X35Y0          LUT6 (Prop_lut6_I5_O)        0.124     7.194 r  highscore/mux_cnt[16]_i_2/O
                         net (fo=18, routed)          0.860     8.054    highscore/mux_cnt[16]_i_2_n_3
    SLICE_X35Y1          LUT2 (Prop_lut2_I0_O)        0.154     8.208 r  highscore/mux_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     8.208    highscore/mux_cnt[8]
    SLICE_X35Y1          FDCE                                         r  highscore/mux_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.550    13.938    highscore/clk100
    SLICE_X35Y1          FDCE                                         r  highscore/mux_cnt_reg[8]/C
                         clock pessimism              0.467    14.405    
                         clock uncertainty           -0.035    14.370    
    SLICE_X35Y1          FDCE (Setup_fdce_C_D)        0.075    14.445    highscore/mux_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.445    
                         arrival time                          -8.208    
  -------------------------------------------------------------------
                         slack                                  6.237    

Slack (MET) :             6.239ns  (required time - arrival time)
  Source:                 highscore/mux_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore/mux_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 1.118ns (29.418%)  route 2.682ns (70.582%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.938ns = ( 13.938 - 10.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.947     4.405    highscore/clk100
    SLICE_X35Y1          FDCE                                         r  highscore/mux_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDCE (Prop_fdce_C_Q)         0.419     4.824 r  highscore/mux_cnt_reg[12]/Q
                         net (fo=2, routed)           1.017     5.841    highscore/mux_cnt_reg_n_3_[12]
    SLICE_X35Y2          LUT4 (Prop_lut4_I0_O)        0.299     6.140 r  highscore/mux_cnt[16]_i_5/O
                         net (fo=1, routed)           0.403     6.543    highscore/mux_cnt[16]_i_5_n_3
    SLICE_X35Y1          LUT5 (Prop_lut5_I4_O)        0.124     6.667 r  highscore/mux_cnt[16]_i_4/O
                         net (fo=1, routed)           0.403     7.070    highscore/mux_cnt[16]_i_4_n_3
    SLICE_X35Y0          LUT6 (Prop_lut6_I5_O)        0.124     7.194 r  highscore/mux_cnt[16]_i_2/O
                         net (fo=18, routed)          0.860     8.054    highscore/mux_cnt[16]_i_2_n_3
    SLICE_X35Y1          LUT2 (Prop_lut2_I0_O)        0.152     8.206 r  highscore/mux_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     8.206    highscore/mux_cnt[12]
    SLICE_X35Y1          FDCE                                         r  highscore/mux_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.550    13.938    highscore/clk100
    SLICE_X35Y1          FDCE                                         r  highscore/mux_cnt_reg[12]/C
                         clock pessimism              0.467    14.405    
                         clock uncertainty           -0.035    14.370    
    SLICE_X35Y1          FDCE (Setup_fdce_C_D)        0.075    14.445    highscore/mux_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.445    
                         arrival time                          -8.206    
  -------------------------------------------------------------------
                         slack                                  6.239    

Slack (MET) :             6.240ns  (required time - arrival time)
  Source:                 highscore/mux_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore/mux_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 1.118ns (29.426%)  route 2.681ns (70.574%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.938ns = ( 13.938 - 10.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.947     4.405    highscore/clk100
    SLICE_X35Y1          FDCE                                         r  highscore/mux_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDCE (Prop_fdce_C_Q)         0.419     4.824 r  highscore/mux_cnt_reg[12]/Q
                         net (fo=2, routed)           1.017     5.841    highscore/mux_cnt_reg_n_3_[12]
    SLICE_X35Y2          LUT4 (Prop_lut4_I0_O)        0.299     6.140 r  highscore/mux_cnt[16]_i_5/O
                         net (fo=1, routed)           0.403     6.543    highscore/mux_cnt[16]_i_5_n_3
    SLICE_X35Y1          LUT5 (Prop_lut5_I4_O)        0.124     6.667 r  highscore/mux_cnt[16]_i_4/O
                         net (fo=1, routed)           0.403     7.070    highscore/mux_cnt[16]_i_4_n_3
    SLICE_X35Y0          LUT6 (Prop_lut6_I5_O)        0.124     7.194 r  highscore/mux_cnt[16]_i_2/O
                         net (fo=18, routed)          0.859     8.053    highscore/mux_cnt[16]_i_2_n_3
    SLICE_X35Y1          LUT2 (Prop_lut2_I0_O)        0.152     8.205 r  highscore/mux_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     8.205    highscore/mux_cnt[7]
    SLICE_X35Y1          FDCE                                         r  highscore/mux_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.550    13.938    highscore/clk100
    SLICE_X35Y1          FDCE                                         r  highscore/mux_cnt_reg[7]/C
                         clock pessimism              0.467    14.405    
                         clock uncertainty           -0.035    14.370    
    SLICE_X35Y1          FDCE (Setup_fdce_C_D)        0.075    14.445    highscore/mux_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.445    
                         arrival time                          -8.205    
  -------------------------------------------------------------------
                         slack                                  6.240    

Slack (MET) :             6.280ns  (required time - arrival time)
  Source:                 highscore/mux_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore/mux_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 1.090ns (27.668%)  route 2.850ns (72.332%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.184ns = ( 14.184 - 10.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.947     4.405    highscore/clk100
    SLICE_X35Y1          FDCE                                         r  highscore/mux_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDCE (Prop_fdce_C_Q)         0.419     4.824 r  highscore/mux_cnt_reg[12]/Q
                         net (fo=2, routed)           1.017     5.841    highscore/mux_cnt_reg_n_3_[12]
    SLICE_X35Y2          LUT4 (Prop_lut4_I0_O)        0.299     6.140 r  highscore/mux_cnt[16]_i_5/O
                         net (fo=1, routed)           0.403     6.543    highscore/mux_cnt[16]_i_5_n_3
    SLICE_X35Y1          LUT5 (Prop_lut5_I4_O)        0.124     6.667 r  highscore/mux_cnt[16]_i_4/O
                         net (fo=1, routed)           0.403     7.070    highscore/mux_cnt[16]_i_4_n_3
    SLICE_X35Y0          LUT6 (Prop_lut6_I5_O)        0.124     7.194 r  highscore/mux_cnt[16]_i_2/O
                         net (fo=18, routed)          1.027     8.221    highscore/mux_cnt[16]_i_2_n_3
    SLICE_X35Y2          LUT2 (Prop_lut2_I0_O)        0.124     8.345 r  highscore/mux_cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     8.345    highscore/mux_cnt[14]
    SLICE_X35Y2          FDCE                                         r  highscore/mux_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.796    14.184    highscore/clk100
    SLICE_X35Y2          FDCE                                         r  highscore/mux_cnt_reg[14]/C
                         clock pessimism              0.445    14.629    
                         clock uncertainty           -0.035    14.594    
    SLICE_X35Y2          FDCE (Setup_fdce_C_D)        0.031    14.625    highscore/mux_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                  6.280    

Slack (MET) :             6.294ns  (required time - arrival time)
  Source:                 highscore/mux_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore/mux_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 1.120ns (28.215%)  route 2.850ns (71.785%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.184ns = ( 14.184 - 10.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.947     4.405    highscore/clk100
    SLICE_X35Y1          FDCE                                         r  highscore/mux_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDCE (Prop_fdce_C_Q)         0.419     4.824 r  highscore/mux_cnt_reg[12]/Q
                         net (fo=2, routed)           1.017     5.841    highscore/mux_cnt_reg_n_3_[12]
    SLICE_X35Y2          LUT4 (Prop_lut4_I0_O)        0.299     6.140 r  highscore/mux_cnt[16]_i_5/O
                         net (fo=1, routed)           0.403     6.543    highscore/mux_cnt[16]_i_5_n_3
    SLICE_X35Y1          LUT5 (Prop_lut5_I4_O)        0.124     6.667 r  highscore/mux_cnt[16]_i_4/O
                         net (fo=1, routed)           0.403     7.070    highscore/mux_cnt[16]_i_4_n_3
    SLICE_X35Y0          LUT6 (Prop_lut6_I5_O)        0.124     7.194 r  highscore/mux_cnt[16]_i_2/O
                         net (fo=18, routed)          1.027     8.221    highscore/mux_cnt[16]_i_2_n_3
    SLICE_X35Y2          LUT2 (Prop_lut2_I0_O)        0.154     8.375 r  highscore/mux_cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     8.375    highscore/mux_cnt[16]
    SLICE_X35Y2          FDCE                                         r  highscore/mux_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.796    14.184    highscore/clk100
    SLICE_X35Y2          FDCE                                         r  highscore/mux_cnt_reg[16]/C
                         clock pessimism              0.445    14.629    
                         clock uncertainty           -0.035    14.594    
    SLICE_X35Y2          FDCE (Setup_fdce_C_D)        0.075    14.669    highscore/mux_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                  6.294    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 highscore/mux_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore/mux_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.237ns (50.324%)  route 0.234ns (49.676%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.344     1.570    highscore/clk100
    SLICE_X35Y1          FDCE                                         r  highscore/mux_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDCE (Prop_fdce_C_Q)         0.141     1.711 r  highscore/mux_cnt_reg[5]/Q
                         net (fo=2, routed)           0.116     1.827    highscore/mux_cnt_reg_n_3_[5]
    SLICE_X35Y0          LUT6 (Prop_lut6_I3_O)        0.045     1.872 r  highscore/mux_cnt[16]_i_2/O
                         net (fo=18, routed)          0.118     1.990    highscore/mux_cnt[16]_i_2_n_3
    SLICE_X35Y0          LUT2 (Prop_lut2_I0_O)        0.051     2.041 r  highscore/mux_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     2.041    highscore/mux_cnt[4]
    SLICE_X35Y0          FDCE                                         r  highscore/mux_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.616     2.030    highscore/clk100
    SLICE_X35Y0          FDCE                                         r  highscore/mux_cnt_reg[4]/C
                         clock pessimism             -0.356     1.675    
    SLICE_X35Y0          FDCE (Hold_fdce_C_D)         0.107     1.782    highscore/mux_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 highscore/mux_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore/mux_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.231ns (49.683%)  route 0.234ns (50.317%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.344     1.570    highscore/clk100
    SLICE_X35Y1          FDCE                                         r  highscore/mux_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDCE (Prop_fdce_C_Q)         0.141     1.711 r  highscore/mux_cnt_reg[5]/Q
                         net (fo=2, routed)           0.116     1.827    highscore/mux_cnt_reg_n_3_[5]
    SLICE_X35Y0          LUT6 (Prop_lut6_I3_O)        0.045     1.872 r  highscore/mux_cnt[16]_i_2/O
                         net (fo=18, routed)          0.118     1.990    highscore/mux_cnt[16]_i_2_n_3
    SLICE_X35Y0          LUT2 (Prop_lut2_I0_O)        0.045     2.035 r  highscore/mux_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.035    highscore/mux_cnt[2]
    SLICE_X35Y0          FDCE                                         r  highscore/mux_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.616     2.030    highscore/clk100
    SLICE_X35Y0          FDCE                                         r  highscore/mux_cnt_reg[2]/C
                         clock pessimism             -0.356     1.675    
    SLICE_X35Y0          FDCE (Hold_fdce_C_D)         0.092     1.767    highscore/mux_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 highscore/mux_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore/mux_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.235ns (44.763%)  route 0.290ns (55.237%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.344     1.570    highscore/clk100
    SLICE_X35Y1          FDCE                                         r  highscore/mux_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDCE (Prop_fdce_C_Q)         0.141     1.711 r  highscore/mux_cnt_reg[5]/Q
                         net (fo=2, routed)           0.116     1.827    highscore/mux_cnt_reg_n_3_[5]
    SLICE_X35Y0          LUT6 (Prop_lut6_I3_O)        0.045     1.872 r  highscore/mux_cnt[16]_i_2/O
                         net (fo=18, routed)          0.174     2.046    highscore/mux_cnt[16]_i_2_n_3
    SLICE_X35Y0          LUT2 (Prop_lut2_I0_O)        0.049     2.095 r  highscore/mux_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.095    highscore/mux_cnt[3]
    SLICE_X35Y0          FDCE                                         r  highscore/mux_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.616     2.030    highscore/clk100
    SLICE_X35Y0          FDCE                                         r  highscore/mux_cnt_reg[3]/C
                         clock pessimism             -0.356     1.675    
    SLICE_X35Y0          FDCE (Hold_fdce_C_D)         0.107     1.782    highscore/mux_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 highscore/mux_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore/mux_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.231ns (44.339%)  route 0.290ns (55.661%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.344     1.570    highscore/clk100
    SLICE_X35Y1          FDCE                                         r  highscore/mux_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDCE (Prop_fdce_C_Q)         0.141     1.711 r  highscore/mux_cnt_reg[5]/Q
                         net (fo=2, routed)           0.116     1.827    highscore/mux_cnt_reg_n_3_[5]
    SLICE_X35Y0          LUT6 (Prop_lut6_I3_O)        0.045     1.872 r  highscore/mux_cnt[16]_i_2/O
                         net (fo=18, routed)          0.174     2.046    highscore/mux_cnt[16]_i_2_n_3
    SLICE_X35Y0          LUT2 (Prop_lut2_I0_O)        0.045     2.091 r  highscore/mux_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.091    highscore/mux_cnt[1]
    SLICE_X35Y0          FDCE                                         r  highscore/mux_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.616     2.030    highscore/clk100
    SLICE_X35Y0          FDCE                                         r  highscore/mux_cnt_reg[1]/C
                         clock pessimism             -0.356     1.675    
    SLICE_X35Y0          FDCE (Hold_fdce_C_D)         0.092     1.767    highscore/mux_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 highscore/mux_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore/mux_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.184ns (41.977%)  route 0.254ns (58.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.218     1.444    highscore/clk100
    SLICE_X37Y1          FDCE                                         r  highscore/mux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  highscore/mux_reg[0]/Q
                         net (fo=11, routed)          0.254     1.840    highscore/mux_reg[0]_0
    SLICE_X37Y1          LUT3 (Prop_lut3_I0_O)        0.043     1.883 r  highscore/mux[1]_i_1/O
                         net (fo=1, routed)           0.000     1.883    highscore/mux[1]_i_1_n_3
    SLICE_X37Y1          FDCE                                         r  highscore/mux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.383     1.797    highscore/clk100
    SLICE_X37Y1          FDCE                                         r  highscore/mux_reg[1]/C
                         clock pessimism             -0.353     1.444    
    SLICE_X37Y1          FDCE (Hold_fdce_C_D)         0.107     1.551    highscore/mux_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 highscore/mux_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore/mux_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.241%)  route 0.254ns (57.759%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.218     1.444    highscore/clk100
    SLICE_X37Y1          FDCE                                         r  highscore/mux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  highscore/mux_reg[0]/Q
                         net (fo=11, routed)          0.254     1.840    highscore/mux_reg[0]_0
    SLICE_X37Y1          LUT2 (Prop_lut2_I1_O)        0.045     1.885 r  highscore/mux[0]_i_1/O
                         net (fo=1, routed)           0.000     1.885    highscore/mux[0]_i_1_n_3
    SLICE_X37Y1          FDCE                                         r  highscore/mux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.383     1.797    highscore/clk100
    SLICE_X37Y1          FDCE                                         r  highscore/mux_reg[0]/C
                         clock pessimism             -0.353     1.444    
    SLICE_X37Y1          FDCE (Hold_fdce_C_D)         0.092     1.536    highscore/mux_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 highscore/mux_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore/mux_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.231ns (34.475%)  route 0.439ns (65.525%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.344     1.570    highscore/clk100
    SLICE_X35Y1          FDCE                                         r  highscore/mux_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDCE (Prop_fdce_C_Q)         0.141     1.711 r  highscore/mux_cnt_reg[5]/Q
                         net (fo=2, routed)           0.116     1.827    highscore/mux_cnt_reg_n_3_[5]
    SLICE_X35Y0          LUT6 (Prop_lut6_I3_O)        0.045     1.872 r  highscore/mux_cnt[16]_i_2/O
                         net (fo=18, routed)          0.323     2.195    highscore/mux_cnt[16]_i_2_n_3
    SLICE_X35Y2          LUT2 (Prop_lut2_I0_O)        0.045     2.240 r  highscore/mux_cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     2.240    highscore/mux_cnt[15]
    SLICE_X35Y2          FDCE                                         r  highscore/mux_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.669     2.083    highscore/clk100
    SLICE_X35Y2          FDCE                                         r  highscore/mux_cnt_reg[15]/C
                         clock pessimism             -0.356     1.727    
    SLICE_X35Y2          FDCE (Hold_fdce_C_D)         0.107     1.834    highscore/mux_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 highscore/mux_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore/mux_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.232ns (34.573%)  route 0.439ns (65.427%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.344     1.570    highscore/clk100
    SLICE_X35Y1          FDCE                                         r  highscore/mux_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDCE (Prop_fdce_C_Q)         0.141     1.711 r  highscore/mux_cnt_reg[5]/Q
                         net (fo=2, routed)           0.116     1.827    highscore/mux_cnt_reg_n_3_[5]
    SLICE_X35Y0          LUT6 (Prop_lut6_I3_O)        0.045     1.872 r  highscore/mux_cnt[16]_i_2/O
                         net (fo=18, routed)          0.323     2.195    highscore/mux_cnt[16]_i_2_n_3
    SLICE_X35Y2          LUT2 (Prop_lut2_I0_O)        0.046     2.241 r  highscore/mux_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     2.241    highscore/mux_cnt[9]
    SLICE_X35Y2          FDCE                                         r  highscore/mux_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.669     2.083    highscore/clk100
    SLICE_X35Y2          FDCE                                         r  highscore/mux_cnt_reg[9]/C
                         clock pessimism             -0.356     1.727    
    SLICE_X35Y2          FDCE (Hold_fdce_C_D)         0.107     1.834    highscore/mux_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 highscore/mux_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore/mux_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.231ns (34.475%)  route 0.439ns (65.525%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.344     1.570    highscore/clk100
    SLICE_X35Y1          FDCE                                         r  highscore/mux_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDCE (Prop_fdce_C_Q)         0.141     1.711 r  highscore/mux_cnt_reg[5]/Q
                         net (fo=2, routed)           0.116     1.827    highscore/mux_cnt_reg_n_3_[5]
    SLICE_X35Y0          LUT6 (Prop_lut6_I3_O)        0.045     1.872 r  highscore/mux_cnt[16]_i_2/O
                         net (fo=18, routed)          0.323     2.195    highscore/mux_cnt[16]_i_2_n_3
    SLICE_X35Y2          LUT2 (Prop_lut2_I0_O)        0.045     2.240 r  highscore/mux_cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     2.240    highscore/mux_cnt[13]
    SLICE_X35Y2          FDCE                                         r  highscore/mux_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.669     2.083    highscore/clk100
    SLICE_X35Y2          FDCE                                         r  highscore/mux_cnt_reg[13]/C
                         clock pessimism             -0.356     1.727    
    SLICE_X35Y2          FDCE (Hold_fdce_C_D)         0.092     1.819    highscore/mux_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 highscore/mux_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highscore/mux_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.231ns (34.475%)  route 0.439ns (65.525%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.344     1.570    highscore/clk100
    SLICE_X35Y1          FDCE                                         r  highscore/mux_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDCE (Prop_fdce_C_Q)         0.141     1.711 r  highscore/mux_cnt_reg[5]/Q
                         net (fo=2, routed)           0.116     1.827    highscore/mux_cnt_reg_n_3_[5]
    SLICE_X35Y0          LUT6 (Prop_lut6_I3_O)        0.045     1.872 r  highscore/mux_cnt[16]_i_2/O
                         net (fo=18, routed)          0.323     2.195    highscore/mux_cnt[16]_i_2_n_3
    SLICE_X35Y2          LUT2 (Prop_lut2_I0_O)        0.045     2.240 r  highscore/mux_cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     2.240    highscore/mux_cnt[11]
    SLICE_X35Y2          FDCE                                         r  highscore/mux_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.669     2.083    highscore/clk100
    SLICE_X35Y2          FDCE                                         r  highscore/mux_cnt_reg[11]/C
                         clock pessimism             -0.356     1.727    
    SLICE_X35Y2          FDCE (Hold_fdce_C_D)         0.091     1.818    highscore/mux_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.422    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y0  highscore/mux_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y1  highscore/mux_cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y2  highscore/mux_cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y1  highscore/mux_cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y2  highscore/mux_cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y2  highscore/mux_cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y2  highscore/mux_cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y2  highscore/mux_cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y0  highscore/mux_cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y0  highscore/mux_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y0  highscore/mux_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y0  highscore/mux_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y1  highscore/mux_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y1  highscore/mux_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y2  highscore/mux_cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y2  highscore/mux_cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y1  highscore/mux_cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y1  highscore/mux_cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y2  highscore/mux_cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y2  highscore/mux_cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y0  highscore/mux_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y0  highscore/mux_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y1  highscore/mux_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y1  highscore/mux_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y2  highscore/mux_cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y2  highscore/mux_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y1  highscore/mux_cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y1  highscore/mux_cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y2  highscore/mux_cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y2  highscore/mux_cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.482ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.253ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 0.580ns (15.262%)  route 3.220ns (84.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.455ns = ( 36.275 - 39.730 ) 
    Source Clock Delay      (SCD):    -3.858ns
    Clock Pessimism Removal (CPR):    -0.568ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.619    -3.858    game_logic/clk_out1
    SLICE_X61Y23         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDPE (Prop_fdpe_C_Q)         0.456    -3.402 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.530    -1.872    game_logic/c_reset
    SLICE_X45Y18         LUT2 (Prop_lut2_I0_O)        0.124    -1.748 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.691    -0.058    tick/AR[0]
    SLICE_X31Y1          FDCE                                         f  tick/int_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                   IBUF                         0.000    39.730 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181    40.911    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.161 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    34.737    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.828 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.446    36.275    tick/clk_out1
    SLICE_X31Y1          FDCE                                         r  tick/int_counter_reg[10]/C
                         clock pessimism             -0.568    35.707    
                         clock uncertainty           -0.106    35.601    
    SLICE_X31Y1          FDCE (Recov_fdce_C_CLR)     -0.405    35.196    tick/int_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         35.196    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                 35.253    

Slack (MET) :             35.253ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 0.580ns (15.262%)  route 3.220ns (84.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.455ns = ( 36.275 - 39.730 ) 
    Source Clock Delay      (SCD):    -3.858ns
    Clock Pessimism Removal (CPR):    -0.568ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.619    -3.858    game_logic/clk_out1
    SLICE_X61Y23         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDPE (Prop_fdpe_C_Q)         0.456    -3.402 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.530    -1.872    game_logic/c_reset
    SLICE_X45Y18         LUT2 (Prop_lut2_I0_O)        0.124    -1.748 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.691    -0.058    tick/AR[0]
    SLICE_X31Y1          FDCE                                         f  tick/int_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                   IBUF                         0.000    39.730 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181    40.911    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.161 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    34.737    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.828 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.446    36.275    tick/clk_out1
    SLICE_X31Y1          FDCE                                         r  tick/int_counter_reg[12]/C
                         clock pessimism             -0.568    35.707    
                         clock uncertainty           -0.106    35.601    
    SLICE_X31Y1          FDCE (Recov_fdce_C_CLR)     -0.405    35.196    tick/int_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         35.196    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                 35.253    

Slack (MET) :             35.253ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 0.580ns (15.262%)  route 3.220ns (84.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.455ns = ( 36.275 - 39.730 ) 
    Source Clock Delay      (SCD):    -3.858ns
    Clock Pessimism Removal (CPR):    -0.568ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.619    -3.858    game_logic/clk_out1
    SLICE_X61Y23         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDPE (Prop_fdpe_C_Q)         0.456    -3.402 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.530    -1.872    game_logic/c_reset
    SLICE_X45Y18         LUT2 (Prop_lut2_I0_O)        0.124    -1.748 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.691    -0.058    tick/AR[0]
    SLICE_X31Y1          FDCE                                         f  tick/int_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                   IBUF                         0.000    39.730 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181    40.911    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.161 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    34.737    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.828 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.446    36.275    tick/clk_out1
    SLICE_X31Y1          FDCE                                         r  tick/int_counter_reg[6]/C
                         clock pessimism             -0.568    35.707    
                         clock uncertainty           -0.106    35.601    
    SLICE_X31Y1          FDCE (Recov_fdce_C_CLR)     -0.405    35.196    tick/int_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         35.196    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                 35.253    

Slack (MET) :             35.253ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 0.580ns (15.262%)  route 3.220ns (84.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.455ns = ( 36.275 - 39.730 ) 
    Source Clock Delay      (SCD):    -3.858ns
    Clock Pessimism Removal (CPR):    -0.568ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.619    -3.858    game_logic/clk_out1
    SLICE_X61Y23         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDPE (Prop_fdpe_C_Q)         0.456    -3.402 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.530    -1.872    game_logic/c_reset
    SLICE_X45Y18         LUT2 (Prop_lut2_I0_O)        0.124    -1.748 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.691    -0.058    tick/AR[0]
    SLICE_X31Y1          FDCE                                         f  tick/int_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                   IBUF                         0.000    39.730 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181    40.911    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.161 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    34.737    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.828 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.446    36.275    tick/clk_out1
    SLICE_X31Y1          FDCE                                         r  tick/int_counter_reg[8]/C
                         clock pessimism             -0.568    35.707    
                         clock uncertainty           -0.106    35.601    
    SLICE_X31Y1          FDCE (Recov_fdce_C_CLR)     -0.405    35.196    tick/int_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         35.196    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                 35.253    

Slack (MET) :             35.401ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 0.580ns (15.878%)  route 3.073ns (84.122%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.455ns = ( 36.275 - 39.730 ) 
    Source Clock Delay      (SCD):    -3.858ns
    Clock Pessimism Removal (CPR):    -0.568ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.619    -3.858    game_logic/clk_out1
    SLICE_X61Y23         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDPE (Prop_fdpe_C_Q)         0.456    -3.402 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.530    -1.872    game_logic/c_reset
    SLICE_X45Y18         LUT2 (Prop_lut2_I0_O)        0.124    -1.748 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.543    -0.205    tick/AR[0]
    SLICE_X31Y2          FDCE                                         f  tick/int_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                   IBUF                         0.000    39.730 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181    40.911    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.161 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    34.737    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.828 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.446    36.275    tick/clk_out1
    SLICE_X31Y2          FDCE                                         r  tick/int_counter_reg[11]/C
                         clock pessimism             -0.568    35.707    
                         clock uncertainty           -0.106    35.601    
    SLICE_X31Y2          FDCE (Recov_fdce_C_CLR)     -0.405    35.196    tick/int_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         35.196    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                 35.401    

Slack (MET) :             35.401ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 0.580ns (15.878%)  route 3.073ns (84.122%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.455ns = ( 36.275 - 39.730 ) 
    Source Clock Delay      (SCD):    -3.858ns
    Clock Pessimism Removal (CPR):    -0.568ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.619    -3.858    game_logic/clk_out1
    SLICE_X61Y23         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDPE (Prop_fdpe_C_Q)         0.456    -3.402 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.530    -1.872    game_logic/c_reset
    SLICE_X45Y18         LUT2 (Prop_lut2_I0_O)        0.124    -1.748 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.543    -0.205    tick/AR[0]
    SLICE_X31Y2          FDCE                                         f  tick/int_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                   IBUF                         0.000    39.730 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181    40.911    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.161 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    34.737    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.828 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.446    36.275    tick/clk_out1
    SLICE_X31Y2          FDCE                                         r  tick/int_counter_reg[13]/C
                         clock pessimism             -0.568    35.707    
                         clock uncertainty           -0.106    35.601    
    SLICE_X31Y2          FDCE (Recov_fdce_C_CLR)     -0.405    35.196    tick/int_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         35.196    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                 35.401    

Slack (MET) :             35.401ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 0.580ns (15.878%)  route 3.073ns (84.122%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.455ns = ( 36.275 - 39.730 ) 
    Source Clock Delay      (SCD):    -3.858ns
    Clock Pessimism Removal (CPR):    -0.568ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.619    -3.858    game_logic/clk_out1
    SLICE_X61Y23         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDPE (Prop_fdpe_C_Q)         0.456    -3.402 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.530    -1.872    game_logic/c_reset
    SLICE_X45Y18         LUT2 (Prop_lut2_I0_O)        0.124    -1.748 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.543    -0.205    tick/AR[0]
    SLICE_X31Y2          FDCE                                         f  tick/int_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                   IBUF                         0.000    39.730 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181    40.911    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.161 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    34.737    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.828 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.446    36.275    tick/clk_out1
    SLICE_X31Y2          FDCE                                         r  tick/int_counter_reg[14]/C
                         clock pessimism             -0.568    35.707    
                         clock uncertainty           -0.106    35.601    
    SLICE_X31Y2          FDCE (Recov_fdce_C_CLR)     -0.405    35.196    tick/int_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         35.196    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                 35.401    

Slack (MET) :             35.401ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 0.580ns (15.878%)  route 3.073ns (84.122%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.455ns = ( 36.275 - 39.730 ) 
    Source Clock Delay      (SCD):    -3.858ns
    Clock Pessimism Removal (CPR):    -0.568ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.619    -3.858    game_logic/clk_out1
    SLICE_X61Y23         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDPE (Prop_fdpe_C_Q)         0.456    -3.402 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.530    -1.872    game_logic/c_reset
    SLICE_X45Y18         LUT2 (Prop_lut2_I0_O)        0.124    -1.748 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.543    -0.205    tick/AR[0]
    SLICE_X31Y2          FDCE                                         f  tick/int_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                   IBUF                         0.000    39.730 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181    40.911    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.161 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    34.737    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.828 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.446    36.275    tick/clk_out1
    SLICE_X31Y2          FDCE                                         r  tick/int_counter_reg[15]/C
                         clock pessimism             -0.568    35.707    
                         clock uncertainty           -0.106    35.601    
    SLICE_X31Y2          FDCE (Recov_fdce_C_CLR)     -0.405    35.196    tick/int_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         35.196    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                 35.401    

Slack (MET) :             35.401ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 0.580ns (15.878%)  route 3.073ns (84.122%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.455ns = ( 36.275 - 39.730 ) 
    Source Clock Delay      (SCD):    -3.858ns
    Clock Pessimism Removal (CPR):    -0.568ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.619    -3.858    game_logic/clk_out1
    SLICE_X61Y23         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDPE (Prop_fdpe_C_Q)         0.456    -3.402 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.530    -1.872    game_logic/c_reset
    SLICE_X45Y18         LUT2 (Prop_lut2_I0_O)        0.124    -1.748 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.543    -0.205    tick/AR[0]
    SLICE_X31Y2          FDCE                                         f  tick/int_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                   IBUF                         0.000    39.730 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181    40.911    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.161 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    34.737    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.828 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.446    36.275    tick/clk_out1
    SLICE_X31Y2          FDCE                                         r  tick/int_counter_reg[16]/C
                         clock pessimism             -0.568    35.707    
                         clock uncertainty           -0.106    35.601    
    SLICE_X31Y2          FDCE (Recov_fdce_C_CLR)     -0.405    35.196    tick/int_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         35.196    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                 35.401    

Slack (MET) :             35.401ns  (required time - arrival time)
  Source:                 game_logic/c_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            tick/int_counter_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 0.580ns (15.878%)  route 3.073ns (84.122%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.455ns = ( 36.275 - 39.730 ) 
    Source Clock Delay      (SCD):    -3.858ns
    Clock Pessimism Removal (CPR):    -0.568ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.619    -3.858    game_logic/clk_out1
    SLICE_X61Y23         FDPE                                         r  game_logic/c_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDPE (Prop_fdpe_C_Q)         0.456    -3.402 f  game_logic/c_reset_reg/Q
                         net (fo=1, routed)           1.530    -1.872    game_logic/c_reset
    SLICE_X45Y18         LUT2 (Prop_lut2_I0_O)        0.124    -1.748 f  game_logic/int_counter[20]_i_2/O
                         net (fo=29, routed)          1.543    -0.205    tick/AR[0]
    SLICE_X31Y2          FDCE                                         f  tick/int_counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                   IBUF                         0.000    39.730 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181    40.911    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.161 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    34.737    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.828 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.446    36.275    tick/clk_out1
    SLICE_X31Y2          FDCE                                         r  tick/int_counter_reg[18]/C
                         clock pessimism             -0.568    35.707    
                         clock uncertainty           -0.106    35.601    
    SLICE_X31Y2          FDCE (Recov_fdce_C_CLR)     -0.405    35.196    tick/int_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         35.196    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                 35.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[3]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.512%)  route 0.241ns (56.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.564    -0.792    pseudorandom/CLK
    SLICE_X53Y56         FDCE                                         r  pseudorandom/tetrimino_reg_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.651 r  pseudorandom/tetrimino_reg_reg[3]_C/Q
                         net (fo=4, routed)           0.114    -0.536    pseudorandom/tetrimino_reg_reg[3]_C_n_3
    SLICE_X52Y56         LUT5 (Prop_lut5_I3_O)        0.045    -0.491 f  pseudorandom/tetrimino_reg_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.127    -0.364    pseudorandom/tetrimino_reg_reg[3]_LDC_i_1_n_3
    SLICE_X52Y55         FDPE                                         f  pseudorandom/tetrimino_reg_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.834    -0.748    pseudorandom/CLK
    SLICE_X52Y55         FDPE                                         r  pseudorandom/tetrimino_reg_reg[3]_P/C
                         clock pessimism             -0.028    -0.776    
    SLICE_X52Y55         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.847    pseudorandom/tetrimino_reg_reg[3]_P
  -------------------------------------------------------------------
                         required time                          0.847    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.209ns (46.818%)  route 0.237ns (53.182%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.563    -0.793    pseudorandom/CLK
    SLICE_X50Y57         FDCE                                         r  pseudorandom/tetrimino_reg_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDCE (Prop_fdce_C_Q)         0.164    -0.629 r  pseudorandom/tetrimino_reg_reg[0]_C/Q
                         net (fo=5, routed)           0.106    -0.522    pseudorandom/tetrimino_reg_reg[0]_C_n_3
    SLICE_X51Y57         LUT5 (Prop_lut5_I3_O)        0.045    -0.477 f  pseudorandom/tetrimino_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.131    -0.346    pseudorandom/tetrimino_reg_reg[0]_LDC_i_2_n_3
    SLICE_X50Y57         FDCE                                         f  pseudorandom/tetrimino_reg_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.833    -0.749    pseudorandom/CLK
    SLICE_X50Y57         FDCE                                         r  pseudorandom/tetrimino_reg_reg[0]_C/C
                         clock pessimism             -0.044    -0.793    
    SLICE_X50Y57         FDCE (Remov_fdce_C_CLR)     -0.067    -0.860    pseudorandom/tetrimino_reg_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.860    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[4]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[4]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.729%)  route 0.350ns (65.271%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.564    -0.792    pseudorandom/CLK
    SLICE_X48Y55         FDCE                                         r  pseudorandom/tetrimino_reg_reg[4]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.651 r  pseudorandom/tetrimino_reg_reg[4]_C/Q
                         net (fo=4, routed)           0.160    -0.491    pseudorandom/tetrimino_reg_reg[4]_C_n_3
    SLICE_X49Y55         LUT5 (Prop_lut5_I3_O)        0.045    -0.446 f  pseudorandom/tetrimino_reg_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.190    -0.256    pseudorandom/tetrimino_reg_reg[4]_LDC_i_1_n_3
    SLICE_X50Y55         FDPE                                         f  pseudorandom/tetrimino_reg_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.834    -0.748    pseudorandom/CLK
    SLICE_X50Y55         FDPE                                         r  pseudorandom/tetrimino_reg_reg[4]_P/C
                         clock pessimism             -0.007    -0.755    
    SLICE_X50Y55         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.826    pseudorandom/tetrimino_reg_reg[4]_P
  -------------------------------------------------------------------
                         required time                          0.826    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[2]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.367%)  route 0.299ns (61.633%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.564    -0.792    pseudorandom/CLK
    SLICE_X49Y56         FDCE                                         r  pseudorandom/tetrimino_reg_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.651 r  pseudorandom/tetrimino_reg_reg[2]_C/Q
                         net (fo=5, routed)           0.170    -0.480    pseudorandom/tetrimino_reg_reg[2]_C_n_3
    SLICE_X49Y56         LUT5 (Prop_lut5_I3_O)        0.045    -0.435 f  pseudorandom/tetrimino_reg_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.129    -0.307    pseudorandom/tetrimino_reg_reg[2]_LDC_i_2_n_3
    SLICE_X49Y56         FDCE                                         f  pseudorandom/tetrimino_reg_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.833    -0.749    pseudorandom/CLK
    SLICE_X49Y56         FDCE                                         r  pseudorandom/tetrimino_reg_reg[2]_C/C
                         clock pessimism             -0.043    -0.792    
    SLICE_X49Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.884    pseudorandom/tetrimino_reg_reg[2]_C
  -------------------------------------------------------------------
                         required time                          0.884    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[1]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.189ns (37.934%)  route 0.309ns (62.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.564    -0.792    pseudorandom/CLK
    SLICE_X48Y54         FDPE                                         r  pseudorandom/tetrimino_reg_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.651 r  pseudorandom/tetrimino_reg_reg[1]_P/Q
                         net (fo=5, routed)           0.120    -0.531    pseudorandom/tetrimino_reg_reg[1]_P_n_3
    SLICE_X49Y54         LUT5 (Prop_lut5_I1_O)        0.048    -0.483 f  pseudorandom/tetrimino_reg_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.189    -0.293    pseudorandom/tetrimino_reg_reg[1]_LDC_i_2_n_3
    SLICE_X50Y54         FDCE                                         f  pseudorandom/tetrimino_reg_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.834    -0.748    pseudorandom/CLK
    SLICE_X50Y54         FDCE                                         r  pseudorandom/tetrimino_reg_reg[1]_C/C
                         clock pessimism             -0.007    -0.755    
    SLICE_X50Y54         FDCE (Remov_fdce_C_CLR)     -0.129    -0.884    pseudorandom/tetrimino_reg_reg[1]_C
  -------------------------------------------------------------------
                         required time                          0.884    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[6]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[6]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.209ns (38.364%)  route 0.336ns (61.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.566    -0.790    pseudorandom/CLK
    SLICE_X56Y55         FDPE                                         r  pseudorandom/tetrimino_reg_reg[6]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDPE (Prop_fdpe_C_Q)         0.164    -0.626 r  pseudorandom/tetrimino_reg_reg[6]_P/Q
                         net (fo=3, routed)           0.204    -0.422    pseudorandom/tetrimino_reg_reg[6]_P_n_3
    SLICE_X56Y54         LUT5 (Prop_lut5_I1_O)        0.045    -0.377 f  pseudorandom/tetrimino_reg_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.132    -0.245    pseudorandom/tetrimino_reg_reg[6]_LDC_i_2_n_3
    SLICE_X55Y54         FDCE                                         f  pseudorandom/tetrimino_reg_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.834    -0.748    pseudorandom/CLK
    SLICE_X55Y54         FDCE                                         r  pseudorandom/tetrimino_reg_reg[6]_C/C
                         clock pessimism             -0.007    -0.755    
    SLICE_X55Y54         FDCE (Remov_fdce_C_CLR)     -0.092    -0.847    pseudorandom/tetrimino_reg_reg[6]_C
  -------------------------------------------------------------------
                         required time                          0.847    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[6]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[6]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.189ns (35.628%)  route 0.341ns (64.372%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.564    -0.792    pseudorandom/CLK
    SLICE_X55Y54         FDCE                                         r  pseudorandom/tetrimino_reg_reg[6]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDCE (Prop_fdce_C_Q)         0.141    -0.651 r  pseudorandom/tetrimino_reg_reg[6]_C/Q
                         net (fo=3, routed)           0.208    -0.442    pseudorandom/tetrimino_reg_reg[6]_C_n_3
    SLICE_X56Y54         LUT5 (Prop_lut5_I3_O)        0.048    -0.394 f  pseudorandom/tetrimino_reg_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.133    -0.261    pseudorandom/tetrimino_reg_reg[6]_LDC_i_1_n_3
    SLICE_X56Y55         FDPE                                         f  pseudorandom/tetrimino_reg_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.834    -0.748    pseudorandom/CLK
    SLICE_X56Y55         FDPE                                         r  pseudorandom/tetrimino_reg_reg[6]_P/C
                         clock pessimism             -0.007    -0.755    
    SLICE_X56Y55         FDPE (Remov_fdpe_C_PRE)     -0.137    -0.892    pseudorandom/tetrimino_reg_reg[6]_P
  -------------------------------------------------------------------
                         required time                          0.892    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[7]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[7]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.186ns (32.051%)  route 0.394ns (67.949%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.563    -0.793    pseudorandom/CLK
    SLICE_X53Y57         FDPE                                         r  pseudorandom/tetrimino_reg_reg[7]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDPE (Prop_fdpe_C_Q)         0.141    -0.652 r  pseudorandom/tetrimino_reg_reg[7]_P/Q
                         net (fo=3, routed)           0.098    -0.553    pseudorandom/tetrimino_reg_reg[7]_P_n_3
    SLICE_X52Y57         LUT5 (Prop_lut5_I1_O)        0.045    -0.508 f  pseudorandom/tetrimino_reg_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.296    -0.212    pseudorandom/tetrimino_reg_reg[7]_LDC_i_2_n_3
    SLICE_X52Y58         FDCE                                         f  pseudorandom/tetrimino_reg_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.833    -0.749    pseudorandom/CLK
    SLICE_X52Y58         FDCE                                         r  pseudorandom/tetrimino_reg_reg[7]_C/C
                         clock pessimism             -0.028    -0.777    
    SLICE_X52Y58         FDCE (Remov_fdce_C_CLR)     -0.067    -0.844    pseudorandom/tetrimino_reg_reg[7]_C
  -------------------------------------------------------------------
                         required time                          0.844    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[7]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[7]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.189ns (39.281%)  route 0.292ns (60.719%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.563    -0.793    pseudorandom/CLK
    SLICE_X53Y57         FDPE                                         r  pseudorandom/tetrimino_reg_reg[7]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDPE (Prop_fdpe_C_Q)         0.141    -0.652 r  pseudorandom/tetrimino_reg_reg[7]_P/Q
                         net (fo=3, routed)           0.098    -0.553    pseudorandom/tetrimino_reg_reg[7]_P_n_3
    SLICE_X52Y57         LUT5 (Prop_lut5_I1_O)        0.048    -0.505 f  pseudorandom/tetrimino_reg_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.194    -0.312    pseudorandom/tetrimino_reg_reg[7]_LDC_i_1_n_3
    SLICE_X53Y57         FDPE                                         f  pseudorandom/tetrimino_reg_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.833    -0.749    pseudorandom/CLK
    SLICE_X53Y57         FDPE                                         r  pseudorandom/tetrimino_reg_reg[7]_P/C
                         clock pessimism             -0.044    -0.793    
    SLICE_X53Y57         FDPE (Remov_fdpe_C_PRE)     -0.161    -0.954    pseudorandom/tetrimino_reg_reg[7]_P
  -------------------------------------------------------------------
                         required time                          0.954    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 pseudorandom/tetrimino_reg_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            pseudorandom/tetrimino_reg_reg[3]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.189ns (38.459%)  route 0.302ns (61.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.440     0.440    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.564    -0.792    pseudorandom/CLK
    SLICE_X53Y56         FDCE                                         r  pseudorandom/tetrimino_reg_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.651 r  pseudorandom/tetrimino_reg_reg[3]_C/Q
                         net (fo=4, routed)           0.110    -0.540    pseudorandom/tetrimino_reg_reg[3]_C_n_3
    SLICE_X52Y56         LUT5 (Prop_lut5_I3_O)        0.048    -0.492 f  pseudorandom/tetrimino_reg_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.192    -0.300    pseudorandom/tetrimino_reg_reg[3]_LDC_i_2_n_3
    SLICE_X53Y56         FDCE                                         f  pseudorandom/tetrimino_reg_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.834    -0.748    pseudorandom/CLK
    SLICE_X53Y56         FDCE                                         r  pseudorandom/tetrimino_reg_reg[3]_C/C
                         clock pessimism             -0.044    -0.792    
    SLICE_X53Y56         FDCE (Remov_fdce_C_CLR)     -0.158    -0.950    pseudorandom/tetrimino_reg_reg[3]_C
  -------------------------------------------------------------------
                         required time                          0.950    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.649    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           630 Endpoints
Min Delay           630 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 renderer/grid_x_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.602ns  (logic 5.096ns (21.593%)  route 18.506ns (78.407%))
  Logic Levels:           8  (LDCE=1 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         LDCE                         0.000     0.000 r  renderer/grid_x_reg[0]/G
    SLICE_X58Y12         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  renderer/grid_x_reg[0]/Q
                         net (fo=101, routed)         8.117     8.676    vga/vga_Red_OBUF[3]_inst_i_15_0[0]
    SLICE_X33Y55         LUT6 (Prop_lut6_I4_O)        0.124     8.800 f  vga/vga_Red_OBUF[3]_inst_i_199/O
                         net (fo=1, routed)           0.670     9.471    vga/vga_Red_OBUF[3]_inst_i_199_n_3
    SLICE_X33Y55         LUT5 (Prop_lut5_I0_O)        0.124     9.595 f  vga/vga_Red_OBUF[3]_inst_i_102/O
                         net (fo=1, routed)           0.956    10.551    vga/vga_Red_OBUF[3]_inst_i_102_n_3
    SLICE_X32Y52         LUT6 (Prop_lut6_I3_O)        0.124    10.675 f  vga/vga_Red_OBUF[3]_inst_i_45/O
                         net (fo=1, routed)           2.946    13.621    vga/vga_Red_OBUF[3]_inst_i_45_n_3
    SLICE_X61Y15         LUT5 (Prop_lut5_I2_O)        0.124    13.745 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    13.745    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X61Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    13.957 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.759    14.716    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X64Y17         LUT6 (Prop_lut6_I1_O)        0.299    15.015 r  vga/vga_Red_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           5.057    20.072    vga_Green_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    23.602 r  vga_Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.602    vga_Green[3]
    D17                                                               r  vga_Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/grid_x_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.240ns  (logic 5.085ns (21.881%)  route 18.155ns (78.119%))
  Logic Levels:           8  (LDCE=1 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         LDCE                         0.000     0.000 r  renderer/grid_x_reg[0]/G
    SLICE_X58Y12         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  renderer/grid_x_reg[0]/Q
                         net (fo=101, routed)         8.117     8.676    vga/vga_Red_OBUF[3]_inst_i_15_0[0]
    SLICE_X33Y55         LUT6 (Prop_lut6_I4_O)        0.124     8.800 f  vga/vga_Red_OBUF[3]_inst_i_199/O
                         net (fo=1, routed)           0.670     9.471    vga/vga_Red_OBUF[3]_inst_i_199_n_3
    SLICE_X33Y55         LUT5 (Prop_lut5_I0_O)        0.124     9.595 f  vga/vga_Red_OBUF[3]_inst_i_102/O
                         net (fo=1, routed)           0.956    10.551    vga/vga_Red_OBUF[3]_inst_i_102_n_3
    SLICE_X32Y52         LUT6 (Prop_lut6_I3_O)        0.124    10.675 f  vga/vga_Red_OBUF[3]_inst_i_45/O
                         net (fo=1, routed)           2.946    13.621    vga/vga_Red_OBUF[3]_inst_i_45_n_3
    SLICE_X61Y15         LUT5 (Prop_lut5_I2_O)        0.124    13.745 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    13.745    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X61Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    13.957 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.475    14.432    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X64Y17         LUT6 (Prop_lut6_I3_O)        0.299    14.731 r  vga/vga_Red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           4.990    19.721    vga_Green_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    23.240 r  vga_Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    23.240    vga_Red[1]
    H19                                                               r  vga_Red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/grid_x_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_Red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.104ns  (logic 5.090ns (22.030%)  route 18.014ns (77.970%))
  Logic Levels:           8  (LDCE=1 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         LDCE                         0.000     0.000 r  renderer/grid_x_reg[0]/G
    SLICE_X58Y12         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  renderer/grid_x_reg[0]/Q
                         net (fo=101, routed)         8.117     8.676    vga/vga_Red_OBUF[3]_inst_i_15_0[0]
    SLICE_X33Y55         LUT6 (Prop_lut6_I4_O)        0.124     8.800 f  vga/vga_Red_OBUF[3]_inst_i_199/O
                         net (fo=1, routed)           0.670     9.471    vga/vga_Red_OBUF[3]_inst_i_199_n_3
    SLICE_X33Y55         LUT5 (Prop_lut5_I0_O)        0.124     9.595 f  vga/vga_Red_OBUF[3]_inst_i_102/O
                         net (fo=1, routed)           0.956    10.551    vga/vga_Red_OBUF[3]_inst_i_102_n_3
    SLICE_X32Y52         LUT6 (Prop_lut6_I3_O)        0.124    10.675 f  vga/vga_Red_OBUF[3]_inst_i_45/O
                         net (fo=1, routed)           2.946    13.621    vga/vga_Red_OBUF[3]_inst_i_45_n_3
    SLICE_X61Y15         LUT5 (Prop_lut5_I2_O)        0.124    13.745 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    13.745    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X61Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    13.957 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.475    14.432    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X64Y17         LUT6 (Prop_lut6_I3_O)        0.299    14.731 r  vga/vga_Red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           4.849    19.580    vga_Green_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    23.104 r  vga_Red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.104    vga_Red[0]
    G19                                                               r  vga_Red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/grid_x_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.988ns  (logic 5.090ns (22.141%)  route 17.898ns (77.859%))
  Logic Levels:           8  (LDCE=1 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         LDCE                         0.000     0.000 r  renderer/grid_x_reg[0]/G
    SLICE_X58Y12         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  renderer/grid_x_reg[0]/Q
                         net (fo=101, routed)         8.117     8.676    vga/vga_Red_OBUF[3]_inst_i_15_0[0]
    SLICE_X33Y55         LUT6 (Prop_lut6_I4_O)        0.124     8.800 f  vga/vga_Red_OBUF[3]_inst_i_199/O
                         net (fo=1, routed)           0.670     9.471    vga/vga_Red_OBUF[3]_inst_i_199_n_3
    SLICE_X33Y55         LUT5 (Prop_lut5_I0_O)        0.124     9.595 f  vga/vga_Red_OBUF[3]_inst_i_102/O
                         net (fo=1, routed)           0.956    10.551    vga/vga_Red_OBUF[3]_inst_i_102_n_3
    SLICE_X32Y52         LUT6 (Prop_lut6_I3_O)        0.124    10.675 f  vga/vga_Red_OBUF[3]_inst_i_45/O
                         net (fo=1, routed)           2.946    13.621    vga/vga_Red_OBUF[3]_inst_i_45_n_3
    SLICE_X61Y15         LUT5 (Prop_lut5_I2_O)        0.124    13.745 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    13.745    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X61Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    13.957 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.759    14.716    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X64Y17         LUT6 (Prop_lut6_I4_O)        0.299    15.015 r  vga/vga_Red_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           4.449    19.464    vga_Green_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    22.988 r  vga_Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.988    vga_Red[2]
    J19                                                               r  vga_Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/grid_x_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.923ns  (logic 5.071ns (22.124%)  route 17.852ns (77.876%))
  Logic Levels:           8  (LDCE=1 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         LDCE                         0.000     0.000 r  renderer/grid_x_reg[0]/G
    SLICE_X58Y12         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  renderer/grid_x_reg[0]/Q
                         net (fo=101, routed)         8.117     8.676    vga/vga_Red_OBUF[3]_inst_i_15_0[0]
    SLICE_X33Y55         LUT6 (Prop_lut6_I4_O)        0.124     8.800 f  vga/vga_Red_OBUF[3]_inst_i_199/O
                         net (fo=1, routed)           0.670     9.471    vga/vga_Red_OBUF[3]_inst_i_199_n_3
    SLICE_X33Y55         LUT5 (Prop_lut5_I0_O)        0.124     9.595 f  vga/vga_Red_OBUF[3]_inst_i_102/O
                         net (fo=1, routed)           0.956    10.551    vga/vga_Red_OBUF[3]_inst_i_102_n_3
    SLICE_X32Y52         LUT6 (Prop_lut6_I3_O)        0.124    10.675 f  vga/vga_Red_OBUF[3]_inst_i_45/O
                         net (fo=1, routed)           2.946    13.621    vga/vga_Red_OBUF[3]_inst_i_45_n_3
    SLICE_X61Y15         LUT5 (Prop_lut5_I2_O)        0.124    13.745 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    13.745    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X61Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    13.957 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.475    14.432    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X64Y17         LUT6 (Prop_lut6_I3_O)        0.299    14.731 r  vga/vga_Red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           4.687    19.418    vga_Green_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    22.923 r  vga_Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.923    vga_Green[1]
    H17                                                               r  vga_Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/grid_x_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.912ns  (logic 5.091ns (22.219%)  route 17.821ns (77.781%))
  Logic Levels:           8  (LDCE=1 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         LDCE                         0.000     0.000 r  renderer/grid_x_reg[0]/G
    SLICE_X58Y12         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  renderer/grid_x_reg[0]/Q
                         net (fo=101, routed)         8.117     8.676    vga/vga_Red_OBUF[3]_inst_i_15_0[0]
    SLICE_X33Y55         LUT6 (Prop_lut6_I4_O)        0.124     8.800 f  vga/vga_Red_OBUF[3]_inst_i_199/O
                         net (fo=1, routed)           0.670     9.471    vga/vga_Red_OBUF[3]_inst_i_199_n_3
    SLICE_X33Y55         LUT5 (Prop_lut5_I0_O)        0.124     9.595 f  vga/vga_Red_OBUF[3]_inst_i_102/O
                         net (fo=1, routed)           0.956    10.551    vga/vga_Red_OBUF[3]_inst_i_102_n_3
    SLICE_X32Y52         LUT6 (Prop_lut6_I3_O)        0.124    10.675 f  vga/vga_Red_OBUF[3]_inst_i_45/O
                         net (fo=1, routed)           2.946    13.621    vga/vga_Red_OBUF[3]_inst_i_45_n_3
    SLICE_X61Y15         LUT5 (Prop_lut5_I2_O)        0.124    13.745 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    13.745    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X61Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    13.957 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.759    14.716    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X64Y17         LUT6 (Prop_lut6_I1_O)        0.299    15.015 r  vga/vga_Red_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           4.372    19.387    vga_Green_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    22.912 r  vga_Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.912    vga_Blue[3]
    J18                                                               r  vga_Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/grid_x_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.738ns  (logic 5.087ns (22.371%)  route 17.651ns (77.628%))
  Logic Levels:           8  (LDCE=1 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         LDCE                         0.000     0.000 r  renderer/grid_x_reg[0]/G
    SLICE_X58Y12         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  renderer/grid_x_reg[0]/Q
                         net (fo=101, routed)         8.117     8.676    vga/vga_Red_OBUF[3]_inst_i_15_0[0]
    SLICE_X33Y55         LUT6 (Prop_lut6_I4_O)        0.124     8.800 f  vga/vga_Red_OBUF[3]_inst_i_199/O
                         net (fo=1, routed)           0.670     9.471    vga/vga_Red_OBUF[3]_inst_i_199_n_3
    SLICE_X33Y55         LUT5 (Prop_lut5_I0_O)        0.124     9.595 f  vga/vga_Red_OBUF[3]_inst_i_102/O
                         net (fo=1, routed)           0.956    10.551    vga/vga_Red_OBUF[3]_inst_i_102_n_3
    SLICE_X32Y52         LUT6 (Prop_lut6_I3_O)        0.124    10.675 f  vga/vga_Red_OBUF[3]_inst_i_45/O
                         net (fo=1, routed)           2.946    13.621    vga/vga_Red_OBUF[3]_inst_i_45_n_3
    SLICE_X61Y15         LUT5 (Prop_lut5_I2_O)        0.124    13.745 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    13.745    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X61Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    13.957 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.475    14.432    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X64Y17         LUT6 (Prop_lut6_I3_O)        0.299    14.731 r  vga/vga_Red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           4.486    19.217    vga_Green_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    22.738 r  vga_Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.738    vga_Green[0]
    J17                                                               r  vga_Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/grid_x_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.711ns  (logic 5.095ns (22.434%)  route 17.616ns (77.566%))
  Logic Levels:           8  (LDCE=1 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         LDCE                         0.000     0.000 r  renderer/grid_x_reg[0]/G
    SLICE_X58Y12         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  renderer/grid_x_reg[0]/Q
                         net (fo=101, routed)         8.117     8.676    vga/vga_Red_OBUF[3]_inst_i_15_0[0]
    SLICE_X33Y55         LUT6 (Prop_lut6_I4_O)        0.124     8.800 f  vga/vga_Red_OBUF[3]_inst_i_199/O
                         net (fo=1, routed)           0.670     9.471    vga/vga_Red_OBUF[3]_inst_i_199_n_3
    SLICE_X33Y55         LUT5 (Prop_lut5_I0_O)        0.124     9.595 f  vga/vga_Red_OBUF[3]_inst_i_102/O
                         net (fo=1, routed)           0.956    10.551    vga/vga_Red_OBUF[3]_inst_i_102_n_3
    SLICE_X32Y52         LUT6 (Prop_lut6_I3_O)        0.124    10.675 f  vga/vga_Red_OBUF[3]_inst_i_45/O
                         net (fo=1, routed)           2.946    13.621    vga/vga_Red_OBUF[3]_inst_i_45_n_3
    SLICE_X61Y15         LUT5 (Prop_lut5_I2_O)        0.124    13.745 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    13.745    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X61Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    13.957 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.759    14.716    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X64Y17         LUT6 (Prop_lut6_I4_O)        0.299    15.015 r  vga/vga_Red_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           4.167    19.182    vga_Green_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    22.711 r  vga_Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.711    vga_Green[2]
    G17                                                               r  vga_Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/grid_x_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.651ns  (logic 5.085ns (22.448%)  route 17.567ns (77.552%))
  Logic Levels:           8  (LDCE=1 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         LDCE                         0.000     0.000 r  renderer/grid_x_reg[0]/G
    SLICE_X58Y12         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  renderer/grid_x_reg[0]/Q
                         net (fo=101, routed)         8.117     8.676    vga/vga_Red_OBUF[3]_inst_i_15_0[0]
    SLICE_X33Y55         LUT6 (Prop_lut6_I4_O)        0.124     8.800 f  vga/vga_Red_OBUF[3]_inst_i_199/O
                         net (fo=1, routed)           0.670     9.471    vga/vga_Red_OBUF[3]_inst_i_199_n_3
    SLICE_X33Y55         LUT5 (Prop_lut5_I0_O)        0.124     9.595 f  vga/vga_Red_OBUF[3]_inst_i_102/O
                         net (fo=1, routed)           0.956    10.551    vga/vga_Red_OBUF[3]_inst_i_102_n_3
    SLICE_X32Y52         LUT6 (Prop_lut6_I3_O)        0.124    10.675 f  vga/vga_Red_OBUF[3]_inst_i_45/O
                         net (fo=1, routed)           2.946    13.621    vga/vga_Red_OBUF[3]_inst_i_45_n_3
    SLICE_X61Y15         LUT5 (Prop_lut5_I2_O)        0.124    13.745 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    13.745    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X61Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    13.957 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.759    14.716    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X64Y17         LUT6 (Prop_lut6_I4_O)        0.299    15.015 r  vga/vga_Red_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           4.118    19.133    vga_Green_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    22.651 r  vga_Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.651    vga_Blue[2]
    K18                                                               r  vga_Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer/grid_x_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_Red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.594ns  (logic 5.068ns (22.433%)  route 17.525ns (77.567%))
  Logic Levels:           8  (LDCE=1 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         LDCE                         0.000     0.000 r  renderer/grid_x_reg[0]/G
    SLICE_X58Y12         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  renderer/grid_x_reg[0]/Q
                         net (fo=101, routed)         8.117     8.676    vga/vga_Red_OBUF[3]_inst_i_15_0[0]
    SLICE_X33Y55         LUT6 (Prop_lut6_I4_O)        0.124     8.800 f  vga/vga_Red_OBUF[3]_inst_i_199/O
                         net (fo=1, routed)           0.670     9.471    vga/vga_Red_OBUF[3]_inst_i_199_n_3
    SLICE_X33Y55         LUT5 (Prop_lut5_I0_O)        0.124     9.595 f  vga/vga_Red_OBUF[3]_inst_i_102/O
                         net (fo=1, routed)           0.956    10.551    vga/vga_Red_OBUF[3]_inst_i_102_n_3
    SLICE_X32Y52         LUT6 (Prop_lut6_I3_O)        0.124    10.675 f  vga/vga_Red_OBUF[3]_inst_i_45/O
                         net (fo=1, routed)           2.946    13.621    vga/vga_Red_OBUF[3]_inst_i_45_n_3
    SLICE_X61Y15         LUT5 (Prop_lut5_I2_O)        0.124    13.745 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    13.745    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X61Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    13.957 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.759    14.716    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X64Y17         LUT6 (Prop_lut6_I1_O)        0.299    15.015 r  vga/vga_Red_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           4.076    19.091    vga_Green_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    22.594 r  vga_Red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.594    vga_Red[3]
    N19                                                               r  vga_Red[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pseudorandom/tetrimino_reg_reg[2]_LDC/G
                            (positive level-sensitive latch)
  Destination:            pseudorandom/tetrimino_reg_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.512ns  (logic 0.270ns (52.756%)  route 0.242ns (47.244%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         LDCE                         0.000     0.000 r  pseudorandom/tetrimino_reg_reg[2]_LDC/G
    SLICE_X48Y56         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  pseudorandom/tetrimino_reg_reg[2]_LDC/Q
                         net (fo=5, routed)           0.109     0.334    pseudorandom/tetrimino_reg_reg[2]_LDC_n_3
    SLICE_X49Y56         LUT5 (Prop_lut5_I2_O)        0.045     0.379 f  pseudorandom/tetrimino_reg_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.133     0.512    pseudorandom/tetrimino_reg_reg[2]_LDC_i_2_n_3
    SLICE_X48Y56         LDCE                                         f  pseudorandom/tetrimino_reg_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pseudorandom/tetrimino_reg_reg[5]_LDC/G
                            (positive level-sensitive latch)
  Destination:            pseudorandom/tetrimino_reg_reg[5]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.610ns  (logic 0.200ns (32.796%)  route 0.410ns (67.204%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         LDCE                         0.000     0.000 r  pseudorandom/tetrimino_reg_reg[5]_LDC/G
    SLICE_X51Y56         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  pseudorandom/tetrimino_reg_reg[5]_LDC/Q
                         net (fo=3, routed)           0.168     0.326    pseudorandom/tetrimino_reg_reg[5]_LDC_n_3
    SLICE_X51Y56         LUT5 (Prop_lut5_I2_O)        0.042     0.368 f  pseudorandom/tetrimino_reg_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.242     0.610    pseudorandom/tetrimino_reg_reg[5]_LDC_i_2_n_3
    SLICE_X51Y56         LDCE                                         f  pseudorandom/tetrimino_reg_reg[5]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pseudorandom/tetrimino_reg_reg[4]_LDC/G
                            (positive level-sensitive latch)
  Destination:            pseudorandom/tetrimino_reg_reg[4]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.670ns  (logic 0.200ns (29.845%)  route 0.470ns (70.155%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         LDCE                         0.000     0.000 r  pseudorandom/tetrimino_reg_reg[4]_LDC/G
    SLICE_X49Y55         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  pseudorandom/tetrimino_reg_reg[4]_LDC/Q
                         net (fo=4, routed)           0.168     0.326    pseudorandom/tetrimino_reg_reg[4]_LDC_n_3
    SLICE_X49Y55         LUT5 (Prop_lut5_I2_O)        0.042     0.368 f  pseudorandom/tetrimino_reg_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.302     0.670    pseudorandom/tetrimino_reg_reg[4]_LDC_i_2_n_3
    SLICE_X49Y55         LDCE                                         f  pseudorandom/tetrimino_reg_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pseudorandom/tetrimino_reg_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            pseudorandom/tetrimino_reg_reg[7]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.707ns  (logic 0.289ns (40.880%)  route 0.418ns (59.120%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y57         LDCE                         0.000     0.000 r  pseudorandom/tetrimino_reg_reg[7]_LDC/G
    SLICE_X52Y57         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  pseudorandom/tetrimino_reg_reg[7]_LDC/Q
                         net (fo=3, routed)           0.175     0.419    pseudorandom/tetrimino_reg_reg[7]_LDC_n_3
    SLICE_X52Y57         LUT5 (Prop_lut5_I2_O)        0.045     0.464 f  pseudorandom/tetrimino_reg_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.243     0.707    pseudorandom/tetrimino_reg_reg[7]_LDC_i_2_n_3
    SLICE_X52Y57         LDCE                                         f  pseudorandom/tetrimino_reg_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pseudorandom/tetrimino_reg_reg[6]_LDC/G
                            (positive level-sensitive latch)
  Destination:            pseudorandom/tetrimino_reg_reg[6]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.711ns  (logic 0.289ns (40.674%)  route 0.422ns (59.326%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y54         LDCE                         0.000     0.000 r  pseudorandom/tetrimino_reg_reg[6]_LDC/G
    SLICE_X56Y54         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  pseudorandom/tetrimino_reg_reg[6]_LDC/Q
                         net (fo=3, routed)           0.174     0.418    pseudorandom/tetrimino_reg_reg[6]_LDC_n_3
    SLICE_X56Y54         LUT5 (Prop_lut5_I2_O)        0.045     0.463 f  pseudorandom/tetrimino_reg_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.247     0.711    pseudorandom/tetrimino_reg_reg[6]_LDC_i_2_n_3
    SLICE_X56Y54         LDCE                                         f  pseudorandom/tetrimino_reg_reg[6]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pseudorandom/tetrimino_reg_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            pseudorandom/tetrimino_reg_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.750ns  (logic 0.222ns (29.614%)  route 0.528ns (70.386%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         LDCE                         0.000     0.000 r  pseudorandom/tetrimino_reg_reg[3]_LDC/G
    SLICE_X52Y56         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  pseudorandom/tetrimino_reg_reg[3]_LDC/Q
                         net (fo=4, routed)           0.336     0.514    pseudorandom/tetrimino_reg_reg[3]_LDC_n_3
    SLICE_X52Y56         LUT5 (Prop_lut5_I2_O)        0.044     0.558 f  pseudorandom/tetrimino_reg_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.192     0.750    pseudorandom/tetrimino_reg_reg[3]_LDC_i_2_n_3
    SLICE_X52Y56         LDCE                                         f  pseudorandom/tetrimino_reg_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pseudorandom/tetrimino_reg_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            pseudorandom/tetrimino_reg_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.758ns  (logic 0.265ns (34.946%)  route 0.493ns (65.054%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         LDCE                         0.000     0.000 r  pseudorandom/tetrimino_reg_reg[0]_LDC/G
    SLICE_X51Y58         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  pseudorandom/tetrimino_reg_reg[0]_LDC/Q
                         net (fo=5, routed)           0.296     0.516    pseudorandom/tetrimino_reg_reg[0]_LDC_n_3
    SLICE_X51Y57         LUT5 (Prop_lut5_I2_O)        0.045     0.561 f  pseudorandom/tetrimino_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.197     0.758    pseudorandom/tetrimino_reg_reg[0]_LDC_i_2_n_3
    SLICE_X51Y58         LDCE                                         f  pseudorandom/tetrimino_reg_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pseudorandom/tetrimino_reg_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            pseudorandom/tetrimino_reg_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.846ns  (logic 0.202ns (23.875%)  route 0.644ns (76.125%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         LDCE                         0.000     0.000 r  pseudorandom/tetrimino_reg_reg[1]_LDC/G
    SLICE_X49Y54         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  pseudorandom/tetrimino_reg_reg[1]_LDC/Q
                         net (fo=5, routed)           0.337     0.495    pseudorandom/tetrimino_reg_reg[1]_LDC_n_3
    SLICE_X49Y54         LUT5 (Prop_lut5_I2_O)        0.044     0.539 f  pseudorandom/tetrimino_reg_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.307     0.846    pseudorandom/tetrimino_reg_reg[1]_LDC_i_2_n_3
    SLICE_X49Y54         LDCE                                         f  pseudorandom/tetrimino_reg_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            game_logic/update_output_reg[122]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.041ns  (logic 0.373ns (35.834%)  route 0.668ns (64.166%))
  Logic Levels:           4  (IBUF=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  re_set_IBUF_inst/O
                         net (fo=445, routed)         0.610     0.831    game_logic/re_set_IBUF
    SLICE_X4Y12          LUT6 (Prop_lut6_I0_O)        0.045     0.876 r  game_logic/update_output_reg[122]_i_4/O
                         net (fo=1, routed)           0.058     0.934    game_logic/update_output_reg[122]_i_4_n_3
    SLICE_X4Y12          LUT6 (Prop_lut6_I5_O)        0.045     0.979 r  game_logic/update_output_reg[122]_i_2/O
                         net (fo=1, routed)           0.000     0.979    game_logic/update_output_reg[122]_i_2_n_3
    SLICE_X4Y12          MUXF7 (Prop_muxf7_I0_O)      0.062     1.041 r  game_logic/update_output_reg[122]_i_1/O
                         net (fo=1, routed)           0.000     1.041    game_logic/update_output__0[122]
    SLICE_X4Y12          LDCE                                         r  game_logic/update_output_reg[122]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            game_logic/update_output_reg[125]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.047ns  (logic 0.373ns (35.620%)  route 0.674ns (64.380%))
  Logic Levels:           4  (IBUF=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  re_set_IBUF_inst/O
                         net (fo=445, routed)         0.620     0.841    game_logic/re_set_IBUF
    SLICE_X2Y9           LUT6 (Prop_lut6_I0_O)        0.045     0.886 r  game_logic/update_output_reg[125]_i_4/O
                         net (fo=1, routed)           0.054     0.940    game_logic/update_output_reg[125]_i_4_n_3
    SLICE_X2Y9           LUT6 (Prop_lut6_I5_O)        0.045     0.985 r  game_logic/update_output_reg[125]_i_2/O
                         net (fo=1, routed)           0.000     0.985    game_logic/update_output_reg[125]_i_2_n_3
    SLICE_X2Y9           MUXF7 (Prop_muxf7_I0_O)      0.062     1.047 r  game_logic/update_output_reg[125]_i_1/O
                         net (fo=1, routed)           0.000     1.047    game_logic/update_output__0[125]
    SLICE_X2Y9           LDCE                                         r  game_logic/update_output_reg[125]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay           640 Endpoints
Min Delay           640 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/pixel_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.530ns  (logic 13.517ns (28.440%)  route 34.012ns (71.560%))
  Logic Levels:           37  (CARRY4=14 LUT2=4 LUT3=4 LUT4=2 LUT5=5 LUT6=6 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.571    -3.906    vga/clk_out1
    SLICE_X57Y4          FDCE                                         r  vga/pixel_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDCE (Prop_fdce_C_Q)         0.456    -3.450 f  vga/pixel_y_reg[5]/Q
                         net (fo=9, routed)           1.117    -2.333    vga/pixel_y[5]
    SLICE_X56Y0          LUT5 (Prop_lut5_I4_O)        0.146    -2.187 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          0.930    -1.257    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y5          LUT3 (Prop_lut3_I0_O)        0.354    -0.903 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=47, routed)          1.977     1.073    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X64Y0          LUT5 (Prop_lut5_I1_O)        0.326     1.399 r  vga/vga_Red_OBUF[3]_inst_i_31/O
                         net (fo=43, routed)          2.399     3.798    vga/vga_Red_OBUF[3]_inst_i_31_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I2_O)        0.124     3.922 r  vga/grid_y_reg[4]_i_54/O
                         net (fo=8, routed)           1.198     5.120    vga/grid_y_reg[4]_i_54_n_3
    SLICE_X58Y2          LUT4 (Prop_lut4_I0_O)        0.124     5.244 r  vga/grid_y_reg[4]_i_76/O
                         net (fo=1, routed)           0.000     5.244    vga/grid_y_reg[4]_i_76_n_3
    SLICE_X58Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.776 r  vga/grid_y_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.776    vga/grid_y_reg[4]_i_45_n_3
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.004 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          2.584     8.588    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X63Y9          LUT3 (Prop_lut3_I2_O)        0.341     8.929 r  vga/grid_y_reg[3]_i_80/O
                         net (fo=2, routed)           1.150    10.079    vga/grid_y_reg[3]_i_80_n_3
    SLICE_X62Y6          LUT4 (Prop_lut4_I3_O)        0.332    10.411 r  vga/grid_y_reg[3]_i_84/O
                         net (fo=1, routed)           0.000    10.411    vga/grid_y_reg[3]_i_84_n_3
    SLICE_X62Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.809 r  vga/grid_y_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.809    vga/grid_y_reg[3]_i_35_n_3
    SLICE_X62Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.923 r  vga/grid_y_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.923    vga/grid_y_reg[4]_i_21_n_3
    SLICE_X62Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.236 r  vga/grid_y_reg[4]_i_18/O[3]
                         net (fo=4, routed)           0.988    12.224    vga/grid_y_reg[4]_i_18_n_7
    SLICE_X65Y10         LUT5 (Prop_lut5_I0_O)        0.306    12.530 r  vga/grid_y_reg[3]_i_220/O
                         net (fo=2, routed)           1.012    13.542    vga/grid_y_reg[3]_i_220_n_3
    SLICE_X60Y8          LUT6 (Prop_lut6_I0_O)        0.124    13.666 r  vga/grid_y_reg[3]_i_224/O
                         net (fo=1, routed)           0.000    13.666    vga/grid_y_reg[3]_i_224_n_3
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.042 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.042    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.261 r  vga/grid_y_reg[3]_i_143/O[0]
                         net (fo=3, routed)           1.301    15.562    vga/grid_y_reg[3]_i_143_n_10
    SLICE_X59Y10         LUT2 (Prop_lut2_I1_O)        0.295    15.857 r  vga/grid_y_reg[3]_i_146/O
                         net (fo=1, routed)           0.000    15.857    vga/grid_y_reg[3]_i_146_n_3
    SLICE_X59Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.407 r  vga/grid_y_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.407    vga/grid_y_reg[3]_i_88_n_3
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.521 r  vga/grid_y_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.521    vga/grid_y_reg[3]_i_40_n_3
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.635 r  vga/grid_y_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.635    vga/grid_y_reg[3]_i_16_n_3
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.969 r  vga/grid_y_reg[3]_i_4/O[1]
                         net (fo=3, routed)           0.835    17.804    vga/grid_y_reg[3]_i_4_n_9
    SLICE_X58Y13         LUT2 (Prop_lut2_I1_O)        0.303    18.107 r  vga/grid_y_reg[3]_i_19/O
                         net (fo=1, routed)           0.000    18.107    vga/grid_y_reg[3]_i_19_n_3
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.657 f  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=8, routed)           1.421    20.078    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X65Y15         LUT2 (Prop_lut2_I1_O)        0.150    20.228 r  vga/grid_y_reg[4]_i_3/O
                         net (fo=3, routed)           0.460    20.688    vga/grid_y_reg[4]_i_3_n_3
    SLICE_X65Y13         LUT6 (Prop_lut6_I3_O)        0.326    21.014 r  vga/grid_y_reg[1]_i_1/O
                         net (fo=2, routed)           0.444    21.457    vga/pixel_y_reg[7]_0[1]
    SLICE_X65Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.581 r  vga/vga_Red_OBUF[3]_inst_i_18/O
                         net (fo=16, routed)          0.866    22.448    vga/vga_Red_OBUF[3]_inst_i_18_n_3
    SLICE_X64Y10         LUT2 (Prop_lut2_I0_O)        0.124    22.572 r  vga/vga_Red_OBUF[3]_inst_i_173/O
                         net (fo=1, routed)           0.000    22.572    vga/vga_Red_OBUF[3]_inst_i_173_n_3
    SLICE_X64Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    22.824 r  vga/vga_Red_OBUF[3]_inst_i_89/O[0]
                         net (fo=2, routed)           0.316    23.139    vga/vga_Red_OBUF[3]_inst_i_89_n_10
    SLICE_X61Y10         LUT6 (Prop_lut6_I0_O)        0.295    23.434 r  vga/vga_Red_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    23.434    vga/vga_Red_OBUF[3]_inst_i_92_n_3
    SLICE_X61Y10         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    23.661 r  vga/vga_Red_OBUF[3]_inst_i_41/O[1]
                         net (fo=9, routed)           1.137    24.798    vga/renderer/r4[2]
    SLICE_X61Y14         LUT5 (Prop_lut5_I4_O)        0.331    25.129 r  vga/vga_Red_OBUF[3]_inst_i_104/O
                         net (fo=25, routed)          4.479    29.608    vga/vga_Red_OBUF[3]_inst_i_41_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I3_O)        0.326    29.934 f  vga/vga_Red_OBUF[3]_inst_i_101/O
                         net (fo=1, routed)           0.638    30.573    vga/vga_Red_OBUF[3]_inst_i_101_n_3
    SLICE_X32Y52         LUT6 (Prop_lut6_I1_O)        0.124    30.697 f  vga/vga_Red_OBUF[3]_inst_i_45/O
                         net (fo=1, routed)           2.946    33.643    vga/vga_Red_OBUF[3]_inst_i_45_n_3
    SLICE_X61Y15         LUT5 (Prop_lut5_I2_O)        0.124    33.767 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    33.767    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X61Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    33.979 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.759    34.737    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X64Y17         LUT6 (Prop_lut6_I1_O)        0.299    35.036 r  vga/vga_Red_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           5.057    40.093    vga_Green_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    43.624 r  vga_Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    43.624    vga_Green[3]
    D17                                                               r  vga_Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/pixel_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.168ns  (logic 13.506ns (28.635%)  route 33.661ns (71.365%))
  Logic Levels:           37  (CARRY4=14 LUT2=4 LUT3=4 LUT4=2 LUT5=5 LUT6=6 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.571    -3.906    vga/clk_out1
    SLICE_X57Y4          FDCE                                         r  vga/pixel_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDCE (Prop_fdce_C_Q)         0.456    -3.450 f  vga/pixel_y_reg[5]/Q
                         net (fo=9, routed)           1.117    -2.333    vga/pixel_y[5]
    SLICE_X56Y0          LUT5 (Prop_lut5_I4_O)        0.146    -2.187 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          0.930    -1.257    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y5          LUT3 (Prop_lut3_I0_O)        0.354    -0.903 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=47, routed)          1.977     1.073    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X64Y0          LUT5 (Prop_lut5_I1_O)        0.326     1.399 r  vga/vga_Red_OBUF[3]_inst_i_31/O
                         net (fo=43, routed)          2.399     3.798    vga/vga_Red_OBUF[3]_inst_i_31_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I2_O)        0.124     3.922 r  vga/grid_y_reg[4]_i_54/O
                         net (fo=8, routed)           1.198     5.120    vga/grid_y_reg[4]_i_54_n_3
    SLICE_X58Y2          LUT4 (Prop_lut4_I0_O)        0.124     5.244 r  vga/grid_y_reg[4]_i_76/O
                         net (fo=1, routed)           0.000     5.244    vga/grid_y_reg[4]_i_76_n_3
    SLICE_X58Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.776 r  vga/grid_y_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.776    vga/grid_y_reg[4]_i_45_n_3
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.004 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          2.584     8.588    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X63Y9          LUT3 (Prop_lut3_I2_O)        0.341     8.929 r  vga/grid_y_reg[3]_i_80/O
                         net (fo=2, routed)           1.150    10.079    vga/grid_y_reg[3]_i_80_n_3
    SLICE_X62Y6          LUT4 (Prop_lut4_I3_O)        0.332    10.411 r  vga/grid_y_reg[3]_i_84/O
                         net (fo=1, routed)           0.000    10.411    vga/grid_y_reg[3]_i_84_n_3
    SLICE_X62Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.809 r  vga/grid_y_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.809    vga/grid_y_reg[3]_i_35_n_3
    SLICE_X62Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.923 r  vga/grid_y_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.923    vga/grid_y_reg[4]_i_21_n_3
    SLICE_X62Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.236 r  vga/grid_y_reg[4]_i_18/O[3]
                         net (fo=4, routed)           0.988    12.224    vga/grid_y_reg[4]_i_18_n_7
    SLICE_X65Y10         LUT5 (Prop_lut5_I0_O)        0.306    12.530 r  vga/grid_y_reg[3]_i_220/O
                         net (fo=2, routed)           1.012    13.542    vga/grid_y_reg[3]_i_220_n_3
    SLICE_X60Y8          LUT6 (Prop_lut6_I0_O)        0.124    13.666 r  vga/grid_y_reg[3]_i_224/O
                         net (fo=1, routed)           0.000    13.666    vga/grid_y_reg[3]_i_224_n_3
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.042 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.042    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.261 r  vga/grid_y_reg[3]_i_143/O[0]
                         net (fo=3, routed)           1.301    15.562    vga/grid_y_reg[3]_i_143_n_10
    SLICE_X59Y10         LUT2 (Prop_lut2_I1_O)        0.295    15.857 r  vga/grid_y_reg[3]_i_146/O
                         net (fo=1, routed)           0.000    15.857    vga/grid_y_reg[3]_i_146_n_3
    SLICE_X59Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.407 r  vga/grid_y_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.407    vga/grid_y_reg[3]_i_88_n_3
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.521 r  vga/grid_y_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.521    vga/grid_y_reg[3]_i_40_n_3
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.635 r  vga/grid_y_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.635    vga/grid_y_reg[3]_i_16_n_3
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.969 r  vga/grid_y_reg[3]_i_4/O[1]
                         net (fo=3, routed)           0.835    17.804    vga/grid_y_reg[3]_i_4_n_9
    SLICE_X58Y13         LUT2 (Prop_lut2_I1_O)        0.303    18.107 r  vga/grid_y_reg[3]_i_19/O
                         net (fo=1, routed)           0.000    18.107    vga/grid_y_reg[3]_i_19_n_3
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.657 f  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=8, routed)           1.421    20.078    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X65Y15         LUT2 (Prop_lut2_I1_O)        0.150    20.228 r  vga/grid_y_reg[4]_i_3/O
                         net (fo=3, routed)           0.460    20.688    vga/grid_y_reg[4]_i_3_n_3
    SLICE_X65Y13         LUT6 (Prop_lut6_I3_O)        0.326    21.014 r  vga/grid_y_reg[1]_i_1/O
                         net (fo=2, routed)           0.444    21.457    vga/pixel_y_reg[7]_0[1]
    SLICE_X65Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.581 r  vga/vga_Red_OBUF[3]_inst_i_18/O
                         net (fo=16, routed)          0.866    22.448    vga/vga_Red_OBUF[3]_inst_i_18_n_3
    SLICE_X64Y10         LUT2 (Prop_lut2_I0_O)        0.124    22.572 r  vga/vga_Red_OBUF[3]_inst_i_173/O
                         net (fo=1, routed)           0.000    22.572    vga/vga_Red_OBUF[3]_inst_i_173_n_3
    SLICE_X64Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    22.824 r  vga/vga_Red_OBUF[3]_inst_i_89/O[0]
                         net (fo=2, routed)           0.316    23.139    vga/vga_Red_OBUF[3]_inst_i_89_n_10
    SLICE_X61Y10         LUT6 (Prop_lut6_I0_O)        0.295    23.434 r  vga/vga_Red_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    23.434    vga/vga_Red_OBUF[3]_inst_i_92_n_3
    SLICE_X61Y10         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    23.661 r  vga/vga_Red_OBUF[3]_inst_i_41/O[1]
                         net (fo=9, routed)           1.137    24.798    vga/renderer/r4[2]
    SLICE_X61Y14         LUT5 (Prop_lut5_I4_O)        0.331    25.129 r  vga/vga_Red_OBUF[3]_inst_i_104/O
                         net (fo=25, routed)          4.479    29.608    vga/vga_Red_OBUF[3]_inst_i_41_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I3_O)        0.326    29.934 f  vga/vga_Red_OBUF[3]_inst_i_101/O
                         net (fo=1, routed)           0.638    30.573    vga/vga_Red_OBUF[3]_inst_i_101_n_3
    SLICE_X32Y52         LUT6 (Prop_lut6_I1_O)        0.124    30.697 f  vga/vga_Red_OBUF[3]_inst_i_45/O
                         net (fo=1, routed)           2.946    33.643    vga/vga_Red_OBUF[3]_inst_i_45_n_3
    SLICE_X61Y15         LUT5 (Prop_lut5_I2_O)        0.124    33.767 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    33.767    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X61Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    33.979 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.475    34.453    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X64Y17         LUT6 (Prop_lut6_I3_O)        0.299    34.752 r  vga/vga_Red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           4.990    39.742    vga_Green_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    43.262 r  vga_Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    43.262    vga_Red[1]
    H19                                                               r  vga_Red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/pixel_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.031ns  (logic 13.511ns (28.727%)  route 33.520ns (71.273%))
  Logic Levels:           37  (CARRY4=14 LUT2=4 LUT3=4 LUT4=2 LUT5=5 LUT6=6 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.571    -3.906    vga/clk_out1
    SLICE_X57Y4          FDCE                                         r  vga/pixel_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDCE (Prop_fdce_C_Q)         0.456    -3.450 f  vga/pixel_y_reg[5]/Q
                         net (fo=9, routed)           1.117    -2.333    vga/pixel_y[5]
    SLICE_X56Y0          LUT5 (Prop_lut5_I4_O)        0.146    -2.187 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          0.930    -1.257    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y5          LUT3 (Prop_lut3_I0_O)        0.354    -0.903 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=47, routed)          1.977     1.073    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X64Y0          LUT5 (Prop_lut5_I1_O)        0.326     1.399 r  vga/vga_Red_OBUF[3]_inst_i_31/O
                         net (fo=43, routed)          2.399     3.798    vga/vga_Red_OBUF[3]_inst_i_31_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I2_O)        0.124     3.922 r  vga/grid_y_reg[4]_i_54/O
                         net (fo=8, routed)           1.198     5.120    vga/grid_y_reg[4]_i_54_n_3
    SLICE_X58Y2          LUT4 (Prop_lut4_I0_O)        0.124     5.244 r  vga/grid_y_reg[4]_i_76/O
                         net (fo=1, routed)           0.000     5.244    vga/grid_y_reg[4]_i_76_n_3
    SLICE_X58Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.776 r  vga/grid_y_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.776    vga/grid_y_reg[4]_i_45_n_3
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.004 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          2.584     8.588    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X63Y9          LUT3 (Prop_lut3_I2_O)        0.341     8.929 r  vga/grid_y_reg[3]_i_80/O
                         net (fo=2, routed)           1.150    10.079    vga/grid_y_reg[3]_i_80_n_3
    SLICE_X62Y6          LUT4 (Prop_lut4_I3_O)        0.332    10.411 r  vga/grid_y_reg[3]_i_84/O
                         net (fo=1, routed)           0.000    10.411    vga/grid_y_reg[3]_i_84_n_3
    SLICE_X62Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.809 r  vga/grid_y_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.809    vga/grid_y_reg[3]_i_35_n_3
    SLICE_X62Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.923 r  vga/grid_y_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.923    vga/grid_y_reg[4]_i_21_n_3
    SLICE_X62Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.236 r  vga/grid_y_reg[4]_i_18/O[3]
                         net (fo=4, routed)           0.988    12.224    vga/grid_y_reg[4]_i_18_n_7
    SLICE_X65Y10         LUT5 (Prop_lut5_I0_O)        0.306    12.530 r  vga/grid_y_reg[3]_i_220/O
                         net (fo=2, routed)           1.012    13.542    vga/grid_y_reg[3]_i_220_n_3
    SLICE_X60Y8          LUT6 (Prop_lut6_I0_O)        0.124    13.666 r  vga/grid_y_reg[3]_i_224/O
                         net (fo=1, routed)           0.000    13.666    vga/grid_y_reg[3]_i_224_n_3
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.042 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.042    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.261 r  vga/grid_y_reg[3]_i_143/O[0]
                         net (fo=3, routed)           1.301    15.562    vga/grid_y_reg[3]_i_143_n_10
    SLICE_X59Y10         LUT2 (Prop_lut2_I1_O)        0.295    15.857 r  vga/grid_y_reg[3]_i_146/O
                         net (fo=1, routed)           0.000    15.857    vga/grid_y_reg[3]_i_146_n_3
    SLICE_X59Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.407 r  vga/grid_y_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.407    vga/grid_y_reg[3]_i_88_n_3
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.521 r  vga/grid_y_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.521    vga/grid_y_reg[3]_i_40_n_3
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.635 r  vga/grid_y_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.635    vga/grid_y_reg[3]_i_16_n_3
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.969 r  vga/grid_y_reg[3]_i_4/O[1]
                         net (fo=3, routed)           0.835    17.804    vga/grid_y_reg[3]_i_4_n_9
    SLICE_X58Y13         LUT2 (Prop_lut2_I1_O)        0.303    18.107 r  vga/grid_y_reg[3]_i_19/O
                         net (fo=1, routed)           0.000    18.107    vga/grid_y_reg[3]_i_19_n_3
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.657 f  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=8, routed)           1.421    20.078    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X65Y15         LUT2 (Prop_lut2_I1_O)        0.150    20.228 r  vga/grid_y_reg[4]_i_3/O
                         net (fo=3, routed)           0.460    20.688    vga/grid_y_reg[4]_i_3_n_3
    SLICE_X65Y13         LUT6 (Prop_lut6_I3_O)        0.326    21.014 r  vga/grid_y_reg[1]_i_1/O
                         net (fo=2, routed)           0.444    21.457    vga/pixel_y_reg[7]_0[1]
    SLICE_X65Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.581 r  vga/vga_Red_OBUF[3]_inst_i_18/O
                         net (fo=16, routed)          0.866    22.448    vga/vga_Red_OBUF[3]_inst_i_18_n_3
    SLICE_X64Y10         LUT2 (Prop_lut2_I0_O)        0.124    22.572 r  vga/vga_Red_OBUF[3]_inst_i_173/O
                         net (fo=1, routed)           0.000    22.572    vga/vga_Red_OBUF[3]_inst_i_173_n_3
    SLICE_X64Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    22.824 r  vga/vga_Red_OBUF[3]_inst_i_89/O[0]
                         net (fo=2, routed)           0.316    23.139    vga/vga_Red_OBUF[3]_inst_i_89_n_10
    SLICE_X61Y10         LUT6 (Prop_lut6_I0_O)        0.295    23.434 r  vga/vga_Red_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    23.434    vga/vga_Red_OBUF[3]_inst_i_92_n_3
    SLICE_X61Y10         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    23.661 r  vga/vga_Red_OBUF[3]_inst_i_41/O[1]
                         net (fo=9, routed)           1.137    24.798    vga/renderer/r4[2]
    SLICE_X61Y14         LUT5 (Prop_lut5_I4_O)        0.331    25.129 r  vga/vga_Red_OBUF[3]_inst_i_104/O
                         net (fo=25, routed)          4.479    29.608    vga/vga_Red_OBUF[3]_inst_i_41_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I3_O)        0.326    29.934 f  vga/vga_Red_OBUF[3]_inst_i_101/O
                         net (fo=1, routed)           0.638    30.573    vga/vga_Red_OBUF[3]_inst_i_101_n_3
    SLICE_X32Y52         LUT6 (Prop_lut6_I1_O)        0.124    30.697 f  vga/vga_Red_OBUF[3]_inst_i_45/O
                         net (fo=1, routed)           2.946    33.643    vga/vga_Red_OBUF[3]_inst_i_45_n_3
    SLICE_X61Y15         LUT5 (Prop_lut5_I2_O)        0.124    33.767 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    33.767    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X61Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    33.979 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.475    34.453    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X64Y17         LUT6 (Prop_lut6_I3_O)        0.299    34.752 r  vga/vga_Red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           4.849    39.601    vga_Green_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    43.125 r  vga_Red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    43.125    vga_Red[0]
    G19                                                               r  vga_Red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/pixel_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.916ns  (logic 13.511ns (28.798%)  route 33.405ns (71.202%))
  Logic Levels:           37  (CARRY4=14 LUT2=4 LUT3=4 LUT4=2 LUT5=5 LUT6=6 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.571    -3.906    vga/clk_out1
    SLICE_X57Y4          FDCE                                         r  vga/pixel_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDCE (Prop_fdce_C_Q)         0.456    -3.450 f  vga/pixel_y_reg[5]/Q
                         net (fo=9, routed)           1.117    -2.333    vga/pixel_y[5]
    SLICE_X56Y0          LUT5 (Prop_lut5_I4_O)        0.146    -2.187 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          0.930    -1.257    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y5          LUT3 (Prop_lut3_I0_O)        0.354    -0.903 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=47, routed)          1.977     1.073    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X64Y0          LUT5 (Prop_lut5_I1_O)        0.326     1.399 r  vga/vga_Red_OBUF[3]_inst_i_31/O
                         net (fo=43, routed)          2.399     3.798    vga/vga_Red_OBUF[3]_inst_i_31_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I2_O)        0.124     3.922 r  vga/grid_y_reg[4]_i_54/O
                         net (fo=8, routed)           1.198     5.120    vga/grid_y_reg[4]_i_54_n_3
    SLICE_X58Y2          LUT4 (Prop_lut4_I0_O)        0.124     5.244 r  vga/grid_y_reg[4]_i_76/O
                         net (fo=1, routed)           0.000     5.244    vga/grid_y_reg[4]_i_76_n_3
    SLICE_X58Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.776 r  vga/grid_y_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.776    vga/grid_y_reg[4]_i_45_n_3
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.004 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          2.584     8.588    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X63Y9          LUT3 (Prop_lut3_I2_O)        0.341     8.929 r  vga/grid_y_reg[3]_i_80/O
                         net (fo=2, routed)           1.150    10.079    vga/grid_y_reg[3]_i_80_n_3
    SLICE_X62Y6          LUT4 (Prop_lut4_I3_O)        0.332    10.411 r  vga/grid_y_reg[3]_i_84/O
                         net (fo=1, routed)           0.000    10.411    vga/grid_y_reg[3]_i_84_n_3
    SLICE_X62Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.809 r  vga/grid_y_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.809    vga/grid_y_reg[3]_i_35_n_3
    SLICE_X62Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.923 r  vga/grid_y_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.923    vga/grid_y_reg[4]_i_21_n_3
    SLICE_X62Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.236 r  vga/grid_y_reg[4]_i_18/O[3]
                         net (fo=4, routed)           0.988    12.224    vga/grid_y_reg[4]_i_18_n_7
    SLICE_X65Y10         LUT5 (Prop_lut5_I0_O)        0.306    12.530 r  vga/grid_y_reg[3]_i_220/O
                         net (fo=2, routed)           1.012    13.542    vga/grid_y_reg[3]_i_220_n_3
    SLICE_X60Y8          LUT6 (Prop_lut6_I0_O)        0.124    13.666 r  vga/grid_y_reg[3]_i_224/O
                         net (fo=1, routed)           0.000    13.666    vga/grid_y_reg[3]_i_224_n_3
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.042 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.042    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.261 r  vga/grid_y_reg[3]_i_143/O[0]
                         net (fo=3, routed)           1.301    15.562    vga/grid_y_reg[3]_i_143_n_10
    SLICE_X59Y10         LUT2 (Prop_lut2_I1_O)        0.295    15.857 r  vga/grid_y_reg[3]_i_146/O
                         net (fo=1, routed)           0.000    15.857    vga/grid_y_reg[3]_i_146_n_3
    SLICE_X59Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.407 r  vga/grid_y_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.407    vga/grid_y_reg[3]_i_88_n_3
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.521 r  vga/grid_y_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.521    vga/grid_y_reg[3]_i_40_n_3
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.635 r  vga/grid_y_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.635    vga/grid_y_reg[3]_i_16_n_3
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.969 r  vga/grid_y_reg[3]_i_4/O[1]
                         net (fo=3, routed)           0.835    17.804    vga/grid_y_reg[3]_i_4_n_9
    SLICE_X58Y13         LUT2 (Prop_lut2_I1_O)        0.303    18.107 r  vga/grid_y_reg[3]_i_19/O
                         net (fo=1, routed)           0.000    18.107    vga/grid_y_reg[3]_i_19_n_3
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.657 f  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=8, routed)           1.421    20.078    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X65Y15         LUT2 (Prop_lut2_I1_O)        0.150    20.228 r  vga/grid_y_reg[4]_i_3/O
                         net (fo=3, routed)           0.460    20.688    vga/grid_y_reg[4]_i_3_n_3
    SLICE_X65Y13         LUT6 (Prop_lut6_I3_O)        0.326    21.014 r  vga/grid_y_reg[1]_i_1/O
                         net (fo=2, routed)           0.444    21.457    vga/pixel_y_reg[7]_0[1]
    SLICE_X65Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.581 r  vga/vga_Red_OBUF[3]_inst_i_18/O
                         net (fo=16, routed)          0.866    22.448    vga/vga_Red_OBUF[3]_inst_i_18_n_3
    SLICE_X64Y10         LUT2 (Prop_lut2_I0_O)        0.124    22.572 r  vga/vga_Red_OBUF[3]_inst_i_173/O
                         net (fo=1, routed)           0.000    22.572    vga/vga_Red_OBUF[3]_inst_i_173_n_3
    SLICE_X64Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    22.824 r  vga/vga_Red_OBUF[3]_inst_i_89/O[0]
                         net (fo=2, routed)           0.316    23.139    vga/vga_Red_OBUF[3]_inst_i_89_n_10
    SLICE_X61Y10         LUT6 (Prop_lut6_I0_O)        0.295    23.434 r  vga/vga_Red_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    23.434    vga/vga_Red_OBUF[3]_inst_i_92_n_3
    SLICE_X61Y10         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    23.661 r  vga/vga_Red_OBUF[3]_inst_i_41/O[1]
                         net (fo=9, routed)           1.137    24.798    vga/renderer/r4[2]
    SLICE_X61Y14         LUT5 (Prop_lut5_I4_O)        0.331    25.129 r  vga/vga_Red_OBUF[3]_inst_i_104/O
                         net (fo=25, routed)          4.479    29.608    vga/vga_Red_OBUF[3]_inst_i_41_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I3_O)        0.326    29.934 f  vga/vga_Red_OBUF[3]_inst_i_101/O
                         net (fo=1, routed)           0.638    30.573    vga/vga_Red_OBUF[3]_inst_i_101_n_3
    SLICE_X32Y52         LUT6 (Prop_lut6_I1_O)        0.124    30.697 f  vga/vga_Red_OBUF[3]_inst_i_45/O
                         net (fo=1, routed)           2.946    33.643    vga/vga_Red_OBUF[3]_inst_i_45_n_3
    SLICE_X61Y15         LUT5 (Prop_lut5_I2_O)        0.124    33.767 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    33.767    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X61Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    33.979 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.759    34.737    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X64Y17         LUT6 (Prop_lut6_I4_O)        0.299    35.036 r  vga/vga_Red_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           4.449    39.486    vga_Green_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    43.010 r  vga_Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    43.010    vga_Red[2]
    J19                                                               r  vga_Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/pixel_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.850ns  (logic 13.492ns (28.799%)  route 33.358ns (71.201%))
  Logic Levels:           37  (CARRY4=14 LUT2=4 LUT3=4 LUT4=2 LUT5=5 LUT6=6 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.571    -3.906    vga/clk_out1
    SLICE_X57Y4          FDCE                                         r  vga/pixel_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDCE (Prop_fdce_C_Q)         0.456    -3.450 f  vga/pixel_y_reg[5]/Q
                         net (fo=9, routed)           1.117    -2.333    vga/pixel_y[5]
    SLICE_X56Y0          LUT5 (Prop_lut5_I4_O)        0.146    -2.187 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          0.930    -1.257    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y5          LUT3 (Prop_lut3_I0_O)        0.354    -0.903 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=47, routed)          1.977     1.073    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X64Y0          LUT5 (Prop_lut5_I1_O)        0.326     1.399 r  vga/vga_Red_OBUF[3]_inst_i_31/O
                         net (fo=43, routed)          2.399     3.798    vga/vga_Red_OBUF[3]_inst_i_31_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I2_O)        0.124     3.922 r  vga/grid_y_reg[4]_i_54/O
                         net (fo=8, routed)           1.198     5.120    vga/grid_y_reg[4]_i_54_n_3
    SLICE_X58Y2          LUT4 (Prop_lut4_I0_O)        0.124     5.244 r  vga/grid_y_reg[4]_i_76/O
                         net (fo=1, routed)           0.000     5.244    vga/grid_y_reg[4]_i_76_n_3
    SLICE_X58Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.776 r  vga/grid_y_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.776    vga/grid_y_reg[4]_i_45_n_3
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.004 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          2.584     8.588    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X63Y9          LUT3 (Prop_lut3_I2_O)        0.341     8.929 r  vga/grid_y_reg[3]_i_80/O
                         net (fo=2, routed)           1.150    10.079    vga/grid_y_reg[3]_i_80_n_3
    SLICE_X62Y6          LUT4 (Prop_lut4_I3_O)        0.332    10.411 r  vga/grid_y_reg[3]_i_84/O
                         net (fo=1, routed)           0.000    10.411    vga/grid_y_reg[3]_i_84_n_3
    SLICE_X62Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.809 r  vga/grid_y_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.809    vga/grid_y_reg[3]_i_35_n_3
    SLICE_X62Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.923 r  vga/grid_y_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.923    vga/grid_y_reg[4]_i_21_n_3
    SLICE_X62Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.236 r  vga/grid_y_reg[4]_i_18/O[3]
                         net (fo=4, routed)           0.988    12.224    vga/grid_y_reg[4]_i_18_n_7
    SLICE_X65Y10         LUT5 (Prop_lut5_I0_O)        0.306    12.530 r  vga/grid_y_reg[3]_i_220/O
                         net (fo=2, routed)           1.012    13.542    vga/grid_y_reg[3]_i_220_n_3
    SLICE_X60Y8          LUT6 (Prop_lut6_I0_O)        0.124    13.666 r  vga/grid_y_reg[3]_i_224/O
                         net (fo=1, routed)           0.000    13.666    vga/grid_y_reg[3]_i_224_n_3
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.042 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.042    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.261 r  vga/grid_y_reg[3]_i_143/O[0]
                         net (fo=3, routed)           1.301    15.562    vga/grid_y_reg[3]_i_143_n_10
    SLICE_X59Y10         LUT2 (Prop_lut2_I1_O)        0.295    15.857 r  vga/grid_y_reg[3]_i_146/O
                         net (fo=1, routed)           0.000    15.857    vga/grid_y_reg[3]_i_146_n_3
    SLICE_X59Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.407 r  vga/grid_y_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.407    vga/grid_y_reg[3]_i_88_n_3
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.521 r  vga/grid_y_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.521    vga/grid_y_reg[3]_i_40_n_3
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.635 r  vga/grid_y_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.635    vga/grid_y_reg[3]_i_16_n_3
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.969 r  vga/grid_y_reg[3]_i_4/O[1]
                         net (fo=3, routed)           0.835    17.804    vga/grid_y_reg[3]_i_4_n_9
    SLICE_X58Y13         LUT2 (Prop_lut2_I1_O)        0.303    18.107 r  vga/grid_y_reg[3]_i_19/O
                         net (fo=1, routed)           0.000    18.107    vga/grid_y_reg[3]_i_19_n_3
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.657 f  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=8, routed)           1.421    20.078    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X65Y15         LUT2 (Prop_lut2_I1_O)        0.150    20.228 r  vga/grid_y_reg[4]_i_3/O
                         net (fo=3, routed)           0.460    20.688    vga/grid_y_reg[4]_i_3_n_3
    SLICE_X65Y13         LUT6 (Prop_lut6_I3_O)        0.326    21.014 r  vga/grid_y_reg[1]_i_1/O
                         net (fo=2, routed)           0.444    21.457    vga/pixel_y_reg[7]_0[1]
    SLICE_X65Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.581 r  vga/vga_Red_OBUF[3]_inst_i_18/O
                         net (fo=16, routed)          0.866    22.448    vga/vga_Red_OBUF[3]_inst_i_18_n_3
    SLICE_X64Y10         LUT2 (Prop_lut2_I0_O)        0.124    22.572 r  vga/vga_Red_OBUF[3]_inst_i_173/O
                         net (fo=1, routed)           0.000    22.572    vga/vga_Red_OBUF[3]_inst_i_173_n_3
    SLICE_X64Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    22.824 r  vga/vga_Red_OBUF[3]_inst_i_89/O[0]
                         net (fo=2, routed)           0.316    23.139    vga/vga_Red_OBUF[3]_inst_i_89_n_10
    SLICE_X61Y10         LUT6 (Prop_lut6_I0_O)        0.295    23.434 r  vga/vga_Red_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    23.434    vga/vga_Red_OBUF[3]_inst_i_92_n_3
    SLICE_X61Y10         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    23.661 r  vga/vga_Red_OBUF[3]_inst_i_41/O[1]
                         net (fo=9, routed)           1.137    24.798    vga/renderer/r4[2]
    SLICE_X61Y14         LUT5 (Prop_lut5_I4_O)        0.331    25.129 r  vga/vga_Red_OBUF[3]_inst_i_104/O
                         net (fo=25, routed)          4.479    29.608    vga/vga_Red_OBUF[3]_inst_i_41_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I3_O)        0.326    29.934 f  vga/vga_Red_OBUF[3]_inst_i_101/O
                         net (fo=1, routed)           0.638    30.573    vga/vga_Red_OBUF[3]_inst_i_101_n_3
    SLICE_X32Y52         LUT6 (Prop_lut6_I1_O)        0.124    30.697 f  vga/vga_Red_OBUF[3]_inst_i_45/O
                         net (fo=1, routed)           2.946    33.643    vga/vga_Red_OBUF[3]_inst_i_45_n_3
    SLICE_X61Y15         LUT5 (Prop_lut5_I2_O)        0.124    33.767 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    33.767    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X61Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    33.979 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.475    34.453    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X64Y17         LUT6 (Prop_lut6_I3_O)        0.299    34.752 r  vga/vga_Red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           4.687    39.439    vga_Green_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    42.944 r  vga_Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    42.944    vga_Green[1]
    H17                                                               r  vga_Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/pixel_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.839ns  (logic 13.512ns (28.847%)  route 33.327ns (71.153%))
  Logic Levels:           37  (CARRY4=14 LUT2=4 LUT3=4 LUT4=2 LUT5=5 LUT6=6 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.571    -3.906    vga/clk_out1
    SLICE_X57Y4          FDCE                                         r  vga/pixel_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDCE (Prop_fdce_C_Q)         0.456    -3.450 f  vga/pixel_y_reg[5]/Q
                         net (fo=9, routed)           1.117    -2.333    vga/pixel_y[5]
    SLICE_X56Y0          LUT5 (Prop_lut5_I4_O)        0.146    -2.187 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          0.930    -1.257    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y5          LUT3 (Prop_lut3_I0_O)        0.354    -0.903 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=47, routed)          1.977     1.073    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X64Y0          LUT5 (Prop_lut5_I1_O)        0.326     1.399 r  vga/vga_Red_OBUF[3]_inst_i_31/O
                         net (fo=43, routed)          2.399     3.798    vga/vga_Red_OBUF[3]_inst_i_31_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I2_O)        0.124     3.922 r  vga/grid_y_reg[4]_i_54/O
                         net (fo=8, routed)           1.198     5.120    vga/grid_y_reg[4]_i_54_n_3
    SLICE_X58Y2          LUT4 (Prop_lut4_I0_O)        0.124     5.244 r  vga/grid_y_reg[4]_i_76/O
                         net (fo=1, routed)           0.000     5.244    vga/grid_y_reg[4]_i_76_n_3
    SLICE_X58Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.776 r  vga/grid_y_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.776    vga/grid_y_reg[4]_i_45_n_3
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.004 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          2.584     8.588    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X63Y9          LUT3 (Prop_lut3_I2_O)        0.341     8.929 r  vga/grid_y_reg[3]_i_80/O
                         net (fo=2, routed)           1.150    10.079    vga/grid_y_reg[3]_i_80_n_3
    SLICE_X62Y6          LUT4 (Prop_lut4_I3_O)        0.332    10.411 r  vga/grid_y_reg[3]_i_84/O
                         net (fo=1, routed)           0.000    10.411    vga/grid_y_reg[3]_i_84_n_3
    SLICE_X62Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.809 r  vga/grid_y_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.809    vga/grid_y_reg[3]_i_35_n_3
    SLICE_X62Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.923 r  vga/grid_y_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.923    vga/grid_y_reg[4]_i_21_n_3
    SLICE_X62Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.236 r  vga/grid_y_reg[4]_i_18/O[3]
                         net (fo=4, routed)           0.988    12.224    vga/grid_y_reg[4]_i_18_n_7
    SLICE_X65Y10         LUT5 (Prop_lut5_I0_O)        0.306    12.530 r  vga/grid_y_reg[3]_i_220/O
                         net (fo=2, routed)           1.012    13.542    vga/grid_y_reg[3]_i_220_n_3
    SLICE_X60Y8          LUT6 (Prop_lut6_I0_O)        0.124    13.666 r  vga/grid_y_reg[3]_i_224/O
                         net (fo=1, routed)           0.000    13.666    vga/grid_y_reg[3]_i_224_n_3
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.042 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.042    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.261 r  vga/grid_y_reg[3]_i_143/O[0]
                         net (fo=3, routed)           1.301    15.562    vga/grid_y_reg[3]_i_143_n_10
    SLICE_X59Y10         LUT2 (Prop_lut2_I1_O)        0.295    15.857 r  vga/grid_y_reg[3]_i_146/O
                         net (fo=1, routed)           0.000    15.857    vga/grid_y_reg[3]_i_146_n_3
    SLICE_X59Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.407 r  vga/grid_y_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.407    vga/grid_y_reg[3]_i_88_n_3
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.521 r  vga/grid_y_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.521    vga/grid_y_reg[3]_i_40_n_3
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.635 r  vga/grid_y_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.635    vga/grid_y_reg[3]_i_16_n_3
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.969 r  vga/grid_y_reg[3]_i_4/O[1]
                         net (fo=3, routed)           0.835    17.804    vga/grid_y_reg[3]_i_4_n_9
    SLICE_X58Y13         LUT2 (Prop_lut2_I1_O)        0.303    18.107 r  vga/grid_y_reg[3]_i_19/O
                         net (fo=1, routed)           0.000    18.107    vga/grid_y_reg[3]_i_19_n_3
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.657 f  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=8, routed)           1.421    20.078    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X65Y15         LUT2 (Prop_lut2_I1_O)        0.150    20.228 r  vga/grid_y_reg[4]_i_3/O
                         net (fo=3, routed)           0.460    20.688    vga/grid_y_reg[4]_i_3_n_3
    SLICE_X65Y13         LUT6 (Prop_lut6_I3_O)        0.326    21.014 r  vga/grid_y_reg[1]_i_1/O
                         net (fo=2, routed)           0.444    21.457    vga/pixel_y_reg[7]_0[1]
    SLICE_X65Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.581 r  vga/vga_Red_OBUF[3]_inst_i_18/O
                         net (fo=16, routed)          0.866    22.448    vga/vga_Red_OBUF[3]_inst_i_18_n_3
    SLICE_X64Y10         LUT2 (Prop_lut2_I0_O)        0.124    22.572 r  vga/vga_Red_OBUF[3]_inst_i_173/O
                         net (fo=1, routed)           0.000    22.572    vga/vga_Red_OBUF[3]_inst_i_173_n_3
    SLICE_X64Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    22.824 r  vga/vga_Red_OBUF[3]_inst_i_89/O[0]
                         net (fo=2, routed)           0.316    23.139    vga/vga_Red_OBUF[3]_inst_i_89_n_10
    SLICE_X61Y10         LUT6 (Prop_lut6_I0_O)        0.295    23.434 r  vga/vga_Red_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    23.434    vga/vga_Red_OBUF[3]_inst_i_92_n_3
    SLICE_X61Y10         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    23.661 r  vga/vga_Red_OBUF[3]_inst_i_41/O[1]
                         net (fo=9, routed)           1.137    24.798    vga/renderer/r4[2]
    SLICE_X61Y14         LUT5 (Prop_lut5_I4_O)        0.331    25.129 r  vga/vga_Red_OBUF[3]_inst_i_104/O
                         net (fo=25, routed)          4.479    29.608    vga/vga_Red_OBUF[3]_inst_i_41_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I3_O)        0.326    29.934 f  vga/vga_Red_OBUF[3]_inst_i_101/O
                         net (fo=1, routed)           0.638    30.573    vga/vga_Red_OBUF[3]_inst_i_101_n_3
    SLICE_X32Y52         LUT6 (Prop_lut6_I1_O)        0.124    30.697 f  vga/vga_Red_OBUF[3]_inst_i_45/O
                         net (fo=1, routed)           2.946    33.643    vga/vga_Red_OBUF[3]_inst_i_45_n_3
    SLICE_X61Y15         LUT5 (Prop_lut5_I2_O)        0.124    33.767 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    33.767    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X61Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    33.979 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.759    34.737    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X64Y17         LUT6 (Prop_lut6_I1_O)        0.299    35.036 r  vga/vga_Red_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           4.372    39.408    vga_Green_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    42.933 r  vga_Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.933    vga_Blue[3]
    J18                                                               r  vga_Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/pixel_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.666ns  (logic 13.508ns (28.946%)  route 33.158ns (71.054%))
  Logic Levels:           37  (CARRY4=14 LUT2=4 LUT3=4 LUT4=2 LUT5=5 LUT6=6 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.571    -3.906    vga/clk_out1
    SLICE_X57Y4          FDCE                                         r  vga/pixel_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDCE (Prop_fdce_C_Q)         0.456    -3.450 f  vga/pixel_y_reg[5]/Q
                         net (fo=9, routed)           1.117    -2.333    vga/pixel_y[5]
    SLICE_X56Y0          LUT5 (Prop_lut5_I4_O)        0.146    -2.187 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          0.930    -1.257    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y5          LUT3 (Prop_lut3_I0_O)        0.354    -0.903 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=47, routed)          1.977     1.073    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X64Y0          LUT5 (Prop_lut5_I1_O)        0.326     1.399 r  vga/vga_Red_OBUF[3]_inst_i_31/O
                         net (fo=43, routed)          2.399     3.798    vga/vga_Red_OBUF[3]_inst_i_31_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I2_O)        0.124     3.922 r  vga/grid_y_reg[4]_i_54/O
                         net (fo=8, routed)           1.198     5.120    vga/grid_y_reg[4]_i_54_n_3
    SLICE_X58Y2          LUT4 (Prop_lut4_I0_O)        0.124     5.244 r  vga/grid_y_reg[4]_i_76/O
                         net (fo=1, routed)           0.000     5.244    vga/grid_y_reg[4]_i_76_n_3
    SLICE_X58Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.776 r  vga/grid_y_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.776    vga/grid_y_reg[4]_i_45_n_3
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.004 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          2.584     8.588    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X63Y9          LUT3 (Prop_lut3_I2_O)        0.341     8.929 r  vga/grid_y_reg[3]_i_80/O
                         net (fo=2, routed)           1.150    10.079    vga/grid_y_reg[3]_i_80_n_3
    SLICE_X62Y6          LUT4 (Prop_lut4_I3_O)        0.332    10.411 r  vga/grid_y_reg[3]_i_84/O
                         net (fo=1, routed)           0.000    10.411    vga/grid_y_reg[3]_i_84_n_3
    SLICE_X62Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.809 r  vga/grid_y_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.809    vga/grid_y_reg[3]_i_35_n_3
    SLICE_X62Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.923 r  vga/grid_y_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.923    vga/grid_y_reg[4]_i_21_n_3
    SLICE_X62Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.236 r  vga/grid_y_reg[4]_i_18/O[3]
                         net (fo=4, routed)           0.988    12.224    vga/grid_y_reg[4]_i_18_n_7
    SLICE_X65Y10         LUT5 (Prop_lut5_I0_O)        0.306    12.530 r  vga/grid_y_reg[3]_i_220/O
                         net (fo=2, routed)           1.012    13.542    vga/grid_y_reg[3]_i_220_n_3
    SLICE_X60Y8          LUT6 (Prop_lut6_I0_O)        0.124    13.666 r  vga/grid_y_reg[3]_i_224/O
                         net (fo=1, routed)           0.000    13.666    vga/grid_y_reg[3]_i_224_n_3
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.042 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.042    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.261 r  vga/grid_y_reg[3]_i_143/O[0]
                         net (fo=3, routed)           1.301    15.562    vga/grid_y_reg[3]_i_143_n_10
    SLICE_X59Y10         LUT2 (Prop_lut2_I1_O)        0.295    15.857 r  vga/grid_y_reg[3]_i_146/O
                         net (fo=1, routed)           0.000    15.857    vga/grid_y_reg[3]_i_146_n_3
    SLICE_X59Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.407 r  vga/grid_y_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.407    vga/grid_y_reg[3]_i_88_n_3
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.521 r  vga/grid_y_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.521    vga/grid_y_reg[3]_i_40_n_3
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.635 r  vga/grid_y_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.635    vga/grid_y_reg[3]_i_16_n_3
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.969 r  vga/grid_y_reg[3]_i_4/O[1]
                         net (fo=3, routed)           0.835    17.804    vga/grid_y_reg[3]_i_4_n_9
    SLICE_X58Y13         LUT2 (Prop_lut2_I1_O)        0.303    18.107 r  vga/grid_y_reg[3]_i_19/O
                         net (fo=1, routed)           0.000    18.107    vga/grid_y_reg[3]_i_19_n_3
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.657 f  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=8, routed)           1.421    20.078    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X65Y15         LUT2 (Prop_lut2_I1_O)        0.150    20.228 r  vga/grid_y_reg[4]_i_3/O
                         net (fo=3, routed)           0.460    20.688    vga/grid_y_reg[4]_i_3_n_3
    SLICE_X65Y13         LUT6 (Prop_lut6_I3_O)        0.326    21.014 r  vga/grid_y_reg[1]_i_1/O
                         net (fo=2, routed)           0.444    21.457    vga/pixel_y_reg[7]_0[1]
    SLICE_X65Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.581 r  vga/vga_Red_OBUF[3]_inst_i_18/O
                         net (fo=16, routed)          0.866    22.448    vga/vga_Red_OBUF[3]_inst_i_18_n_3
    SLICE_X64Y10         LUT2 (Prop_lut2_I0_O)        0.124    22.572 r  vga/vga_Red_OBUF[3]_inst_i_173/O
                         net (fo=1, routed)           0.000    22.572    vga/vga_Red_OBUF[3]_inst_i_173_n_3
    SLICE_X64Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    22.824 r  vga/vga_Red_OBUF[3]_inst_i_89/O[0]
                         net (fo=2, routed)           0.316    23.139    vga/vga_Red_OBUF[3]_inst_i_89_n_10
    SLICE_X61Y10         LUT6 (Prop_lut6_I0_O)        0.295    23.434 r  vga/vga_Red_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    23.434    vga/vga_Red_OBUF[3]_inst_i_92_n_3
    SLICE_X61Y10         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    23.661 r  vga/vga_Red_OBUF[3]_inst_i_41/O[1]
                         net (fo=9, routed)           1.137    24.798    vga/renderer/r4[2]
    SLICE_X61Y14         LUT5 (Prop_lut5_I4_O)        0.331    25.129 r  vga/vga_Red_OBUF[3]_inst_i_104/O
                         net (fo=25, routed)          4.479    29.608    vga/vga_Red_OBUF[3]_inst_i_41_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I3_O)        0.326    29.934 f  vga/vga_Red_OBUF[3]_inst_i_101/O
                         net (fo=1, routed)           0.638    30.573    vga/vga_Red_OBUF[3]_inst_i_101_n_3
    SLICE_X32Y52         LUT6 (Prop_lut6_I1_O)        0.124    30.697 f  vga/vga_Red_OBUF[3]_inst_i_45/O
                         net (fo=1, routed)           2.946    33.643    vga/vga_Red_OBUF[3]_inst_i_45_n_3
    SLICE_X61Y15         LUT5 (Prop_lut5_I2_O)        0.124    33.767 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    33.767    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X61Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    33.979 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.475    34.453    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X64Y17         LUT6 (Prop_lut6_I3_O)        0.299    34.752 r  vga/vga_Red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           4.486    39.239    vga_Green_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    42.760 r  vga_Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.760    vga_Green[0]
    J17                                                               r  vga_Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/pixel_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.639ns  (logic 13.516ns (28.980%)  route 33.123ns (71.020%))
  Logic Levels:           37  (CARRY4=14 LUT2=4 LUT3=4 LUT4=2 LUT5=5 LUT6=6 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.571    -3.906    vga/clk_out1
    SLICE_X57Y4          FDCE                                         r  vga/pixel_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDCE (Prop_fdce_C_Q)         0.456    -3.450 f  vga/pixel_y_reg[5]/Q
                         net (fo=9, routed)           1.117    -2.333    vga/pixel_y[5]
    SLICE_X56Y0          LUT5 (Prop_lut5_I4_O)        0.146    -2.187 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          0.930    -1.257    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y5          LUT3 (Prop_lut3_I0_O)        0.354    -0.903 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=47, routed)          1.977     1.073    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X64Y0          LUT5 (Prop_lut5_I1_O)        0.326     1.399 r  vga/vga_Red_OBUF[3]_inst_i_31/O
                         net (fo=43, routed)          2.399     3.798    vga/vga_Red_OBUF[3]_inst_i_31_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I2_O)        0.124     3.922 r  vga/grid_y_reg[4]_i_54/O
                         net (fo=8, routed)           1.198     5.120    vga/grid_y_reg[4]_i_54_n_3
    SLICE_X58Y2          LUT4 (Prop_lut4_I0_O)        0.124     5.244 r  vga/grid_y_reg[4]_i_76/O
                         net (fo=1, routed)           0.000     5.244    vga/grid_y_reg[4]_i_76_n_3
    SLICE_X58Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.776 r  vga/grid_y_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.776    vga/grid_y_reg[4]_i_45_n_3
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.004 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          2.584     8.588    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X63Y9          LUT3 (Prop_lut3_I2_O)        0.341     8.929 r  vga/grid_y_reg[3]_i_80/O
                         net (fo=2, routed)           1.150    10.079    vga/grid_y_reg[3]_i_80_n_3
    SLICE_X62Y6          LUT4 (Prop_lut4_I3_O)        0.332    10.411 r  vga/grid_y_reg[3]_i_84/O
                         net (fo=1, routed)           0.000    10.411    vga/grid_y_reg[3]_i_84_n_3
    SLICE_X62Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.809 r  vga/grid_y_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.809    vga/grid_y_reg[3]_i_35_n_3
    SLICE_X62Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.923 r  vga/grid_y_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.923    vga/grid_y_reg[4]_i_21_n_3
    SLICE_X62Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.236 r  vga/grid_y_reg[4]_i_18/O[3]
                         net (fo=4, routed)           0.988    12.224    vga/grid_y_reg[4]_i_18_n_7
    SLICE_X65Y10         LUT5 (Prop_lut5_I0_O)        0.306    12.530 r  vga/grid_y_reg[3]_i_220/O
                         net (fo=2, routed)           1.012    13.542    vga/grid_y_reg[3]_i_220_n_3
    SLICE_X60Y8          LUT6 (Prop_lut6_I0_O)        0.124    13.666 r  vga/grid_y_reg[3]_i_224/O
                         net (fo=1, routed)           0.000    13.666    vga/grid_y_reg[3]_i_224_n_3
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.042 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.042    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.261 r  vga/grid_y_reg[3]_i_143/O[0]
                         net (fo=3, routed)           1.301    15.562    vga/grid_y_reg[3]_i_143_n_10
    SLICE_X59Y10         LUT2 (Prop_lut2_I1_O)        0.295    15.857 r  vga/grid_y_reg[3]_i_146/O
                         net (fo=1, routed)           0.000    15.857    vga/grid_y_reg[3]_i_146_n_3
    SLICE_X59Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.407 r  vga/grid_y_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.407    vga/grid_y_reg[3]_i_88_n_3
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.521 r  vga/grid_y_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.521    vga/grid_y_reg[3]_i_40_n_3
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.635 r  vga/grid_y_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.635    vga/grid_y_reg[3]_i_16_n_3
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.969 r  vga/grid_y_reg[3]_i_4/O[1]
                         net (fo=3, routed)           0.835    17.804    vga/grid_y_reg[3]_i_4_n_9
    SLICE_X58Y13         LUT2 (Prop_lut2_I1_O)        0.303    18.107 r  vga/grid_y_reg[3]_i_19/O
                         net (fo=1, routed)           0.000    18.107    vga/grid_y_reg[3]_i_19_n_3
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.657 f  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=8, routed)           1.421    20.078    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X65Y15         LUT2 (Prop_lut2_I1_O)        0.150    20.228 r  vga/grid_y_reg[4]_i_3/O
                         net (fo=3, routed)           0.460    20.688    vga/grid_y_reg[4]_i_3_n_3
    SLICE_X65Y13         LUT6 (Prop_lut6_I3_O)        0.326    21.014 r  vga/grid_y_reg[1]_i_1/O
                         net (fo=2, routed)           0.444    21.457    vga/pixel_y_reg[7]_0[1]
    SLICE_X65Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.581 r  vga/vga_Red_OBUF[3]_inst_i_18/O
                         net (fo=16, routed)          0.866    22.448    vga/vga_Red_OBUF[3]_inst_i_18_n_3
    SLICE_X64Y10         LUT2 (Prop_lut2_I0_O)        0.124    22.572 r  vga/vga_Red_OBUF[3]_inst_i_173/O
                         net (fo=1, routed)           0.000    22.572    vga/vga_Red_OBUF[3]_inst_i_173_n_3
    SLICE_X64Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    22.824 r  vga/vga_Red_OBUF[3]_inst_i_89/O[0]
                         net (fo=2, routed)           0.316    23.139    vga/vga_Red_OBUF[3]_inst_i_89_n_10
    SLICE_X61Y10         LUT6 (Prop_lut6_I0_O)        0.295    23.434 r  vga/vga_Red_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    23.434    vga/vga_Red_OBUF[3]_inst_i_92_n_3
    SLICE_X61Y10         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    23.661 r  vga/vga_Red_OBUF[3]_inst_i_41/O[1]
                         net (fo=9, routed)           1.137    24.798    vga/renderer/r4[2]
    SLICE_X61Y14         LUT5 (Prop_lut5_I4_O)        0.331    25.129 r  vga/vga_Red_OBUF[3]_inst_i_104/O
                         net (fo=25, routed)          4.479    29.608    vga/vga_Red_OBUF[3]_inst_i_41_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I3_O)        0.326    29.934 f  vga/vga_Red_OBUF[3]_inst_i_101/O
                         net (fo=1, routed)           0.638    30.573    vga/vga_Red_OBUF[3]_inst_i_101_n_3
    SLICE_X32Y52         LUT6 (Prop_lut6_I1_O)        0.124    30.697 f  vga/vga_Red_OBUF[3]_inst_i_45/O
                         net (fo=1, routed)           2.946    33.643    vga/vga_Red_OBUF[3]_inst_i_45_n_3
    SLICE_X61Y15         LUT5 (Prop_lut5_I2_O)        0.124    33.767 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    33.767    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X61Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    33.979 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.759    34.737    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X64Y17         LUT6 (Prop_lut6_I4_O)        0.299    35.036 r  vga/vga_Red_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           4.167    39.204    vga_Green_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    42.733 r  vga_Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    42.733    vga_Green[2]
    G17                                                               r  vga_Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/pixel_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.579ns  (logic 13.506ns (28.996%)  route 33.073ns (71.004%))
  Logic Levels:           37  (CARRY4=14 LUT2=4 LUT3=4 LUT4=2 LUT5=5 LUT6=6 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.571    -3.906    vga/clk_out1
    SLICE_X57Y4          FDCE                                         r  vga/pixel_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDCE (Prop_fdce_C_Q)         0.456    -3.450 f  vga/pixel_y_reg[5]/Q
                         net (fo=9, routed)           1.117    -2.333    vga/pixel_y[5]
    SLICE_X56Y0          LUT5 (Prop_lut5_I4_O)        0.146    -2.187 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          0.930    -1.257    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y5          LUT3 (Prop_lut3_I0_O)        0.354    -0.903 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=47, routed)          1.977     1.073    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X64Y0          LUT5 (Prop_lut5_I1_O)        0.326     1.399 r  vga/vga_Red_OBUF[3]_inst_i_31/O
                         net (fo=43, routed)          2.399     3.798    vga/vga_Red_OBUF[3]_inst_i_31_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I2_O)        0.124     3.922 r  vga/grid_y_reg[4]_i_54/O
                         net (fo=8, routed)           1.198     5.120    vga/grid_y_reg[4]_i_54_n_3
    SLICE_X58Y2          LUT4 (Prop_lut4_I0_O)        0.124     5.244 r  vga/grid_y_reg[4]_i_76/O
                         net (fo=1, routed)           0.000     5.244    vga/grid_y_reg[4]_i_76_n_3
    SLICE_X58Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.776 r  vga/grid_y_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.776    vga/grid_y_reg[4]_i_45_n_3
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.004 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          2.584     8.588    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X63Y9          LUT3 (Prop_lut3_I2_O)        0.341     8.929 r  vga/grid_y_reg[3]_i_80/O
                         net (fo=2, routed)           1.150    10.079    vga/grid_y_reg[3]_i_80_n_3
    SLICE_X62Y6          LUT4 (Prop_lut4_I3_O)        0.332    10.411 r  vga/grid_y_reg[3]_i_84/O
                         net (fo=1, routed)           0.000    10.411    vga/grid_y_reg[3]_i_84_n_3
    SLICE_X62Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.809 r  vga/grid_y_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.809    vga/grid_y_reg[3]_i_35_n_3
    SLICE_X62Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.923 r  vga/grid_y_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.923    vga/grid_y_reg[4]_i_21_n_3
    SLICE_X62Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.236 r  vga/grid_y_reg[4]_i_18/O[3]
                         net (fo=4, routed)           0.988    12.224    vga/grid_y_reg[4]_i_18_n_7
    SLICE_X65Y10         LUT5 (Prop_lut5_I0_O)        0.306    12.530 r  vga/grid_y_reg[3]_i_220/O
                         net (fo=2, routed)           1.012    13.542    vga/grid_y_reg[3]_i_220_n_3
    SLICE_X60Y8          LUT6 (Prop_lut6_I0_O)        0.124    13.666 r  vga/grid_y_reg[3]_i_224/O
                         net (fo=1, routed)           0.000    13.666    vga/grid_y_reg[3]_i_224_n_3
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.042 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.042    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.261 r  vga/grid_y_reg[3]_i_143/O[0]
                         net (fo=3, routed)           1.301    15.562    vga/grid_y_reg[3]_i_143_n_10
    SLICE_X59Y10         LUT2 (Prop_lut2_I1_O)        0.295    15.857 r  vga/grid_y_reg[3]_i_146/O
                         net (fo=1, routed)           0.000    15.857    vga/grid_y_reg[3]_i_146_n_3
    SLICE_X59Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.407 r  vga/grid_y_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.407    vga/grid_y_reg[3]_i_88_n_3
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.521 r  vga/grid_y_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.521    vga/grid_y_reg[3]_i_40_n_3
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.635 r  vga/grid_y_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.635    vga/grid_y_reg[3]_i_16_n_3
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.969 r  vga/grid_y_reg[3]_i_4/O[1]
                         net (fo=3, routed)           0.835    17.804    vga/grid_y_reg[3]_i_4_n_9
    SLICE_X58Y13         LUT2 (Prop_lut2_I1_O)        0.303    18.107 r  vga/grid_y_reg[3]_i_19/O
                         net (fo=1, routed)           0.000    18.107    vga/grid_y_reg[3]_i_19_n_3
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.657 f  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=8, routed)           1.421    20.078    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X65Y15         LUT2 (Prop_lut2_I1_O)        0.150    20.228 r  vga/grid_y_reg[4]_i_3/O
                         net (fo=3, routed)           0.460    20.688    vga/grid_y_reg[4]_i_3_n_3
    SLICE_X65Y13         LUT6 (Prop_lut6_I3_O)        0.326    21.014 r  vga/grid_y_reg[1]_i_1/O
                         net (fo=2, routed)           0.444    21.457    vga/pixel_y_reg[7]_0[1]
    SLICE_X65Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.581 r  vga/vga_Red_OBUF[3]_inst_i_18/O
                         net (fo=16, routed)          0.866    22.448    vga/vga_Red_OBUF[3]_inst_i_18_n_3
    SLICE_X64Y10         LUT2 (Prop_lut2_I0_O)        0.124    22.572 r  vga/vga_Red_OBUF[3]_inst_i_173/O
                         net (fo=1, routed)           0.000    22.572    vga/vga_Red_OBUF[3]_inst_i_173_n_3
    SLICE_X64Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    22.824 r  vga/vga_Red_OBUF[3]_inst_i_89/O[0]
                         net (fo=2, routed)           0.316    23.139    vga/vga_Red_OBUF[3]_inst_i_89_n_10
    SLICE_X61Y10         LUT6 (Prop_lut6_I0_O)        0.295    23.434 r  vga/vga_Red_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    23.434    vga/vga_Red_OBUF[3]_inst_i_92_n_3
    SLICE_X61Y10         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    23.661 r  vga/vga_Red_OBUF[3]_inst_i_41/O[1]
                         net (fo=9, routed)           1.137    24.798    vga/renderer/r4[2]
    SLICE_X61Y14         LUT5 (Prop_lut5_I4_O)        0.331    25.129 r  vga/vga_Red_OBUF[3]_inst_i_104/O
                         net (fo=25, routed)          4.479    29.608    vga/vga_Red_OBUF[3]_inst_i_41_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I3_O)        0.326    29.934 f  vga/vga_Red_OBUF[3]_inst_i_101/O
                         net (fo=1, routed)           0.638    30.573    vga/vga_Red_OBUF[3]_inst_i_101_n_3
    SLICE_X32Y52         LUT6 (Prop_lut6_I1_O)        0.124    30.697 f  vga/vga_Red_OBUF[3]_inst_i_45/O
                         net (fo=1, routed)           2.946    33.643    vga/vga_Red_OBUF[3]_inst_i_45_n_3
    SLICE_X61Y15         LUT5 (Prop_lut5_I2_O)        0.124    33.767 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    33.767    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X61Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    33.979 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.759    34.737    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X64Y17         LUT6 (Prop_lut6_I4_O)        0.299    35.036 r  vga/vga_Red_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           4.118    39.154    vga_Green_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    42.673 r  vga_Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    42.673    vga_Blue[2]
    K18                                                               r  vga_Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/pixel_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_Red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.521ns  (logic 13.489ns (28.996%)  route 33.032ns (71.004%))
  Logic Levels:           37  (CARRY4=14 LUT2=4 LUT3=4 LUT4=2 LUT5=5 LUT6=6 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.253     1.253    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.571    -3.906    vga/clk_out1
    SLICE_X57Y4          FDCE                                         r  vga/pixel_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDCE (Prop_fdce_C_Q)         0.456    -3.450 f  vga/pixel_y_reg[5]/Q
                         net (fo=9, routed)           1.117    -2.333    vga/pixel_y[5]
    SLICE_X56Y0          LUT5 (Prop_lut5_I4_O)        0.146    -2.187 r  vga/grid_y_reg[4]_i_16/O
                         net (fo=11, routed)          0.930    -1.257    vga/grid_y_reg[4]_i_16_n_3
    SLICE_X58Y5          LUT3 (Prop_lut3_I0_O)        0.354    -0.903 r  vga/grid_y_reg[4]_i_7/O
                         net (fo=47, routed)          1.977     1.073    vga/grid_y_reg[4]_i_7_n_3
    SLICE_X64Y0          LUT5 (Prop_lut5_I1_O)        0.326     1.399 r  vga/vga_Red_OBUF[3]_inst_i_31/O
                         net (fo=43, routed)          2.399     3.798    vga/vga_Red_OBUF[3]_inst_i_31_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I2_O)        0.124     3.922 r  vga/grid_y_reg[4]_i_54/O
                         net (fo=8, routed)           1.198     5.120    vga/grid_y_reg[4]_i_54_n_3
    SLICE_X58Y2          LUT4 (Prop_lut4_I0_O)        0.124     5.244 r  vga/grid_y_reg[4]_i_76/O
                         net (fo=1, routed)           0.000     5.244    vga/grid_y_reg[4]_i_76_n_3
    SLICE_X58Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.776 r  vga/grid_y_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.776    vga/grid_y_reg[4]_i_45_n_3
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.004 f  vga/grid_y_reg[4]_i_23/CO[2]
                         net (fo=72, routed)          2.584     8.588    vga/grid_y_reg[4]_i_23_n_4
    SLICE_X63Y9          LUT3 (Prop_lut3_I2_O)        0.341     8.929 r  vga/grid_y_reg[3]_i_80/O
                         net (fo=2, routed)           1.150    10.079    vga/grid_y_reg[3]_i_80_n_3
    SLICE_X62Y6          LUT4 (Prop_lut4_I3_O)        0.332    10.411 r  vga/grid_y_reg[3]_i_84/O
                         net (fo=1, routed)           0.000    10.411    vga/grid_y_reg[3]_i_84_n_3
    SLICE_X62Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.809 r  vga/grid_y_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.809    vga/grid_y_reg[3]_i_35_n_3
    SLICE_X62Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.923 r  vga/grid_y_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.923    vga/grid_y_reg[4]_i_21_n_3
    SLICE_X62Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.236 r  vga/grid_y_reg[4]_i_18/O[3]
                         net (fo=4, routed)           0.988    12.224    vga/grid_y_reg[4]_i_18_n_7
    SLICE_X65Y10         LUT5 (Prop_lut5_I0_O)        0.306    12.530 r  vga/grid_y_reg[3]_i_220/O
                         net (fo=2, routed)           1.012    13.542    vga/grid_y_reg[3]_i_220_n_3
    SLICE_X60Y8          LUT6 (Prop_lut6_I0_O)        0.124    13.666 r  vga/grid_y_reg[3]_i_224/O
                         net (fo=1, routed)           0.000    13.666    vga/grid_y_reg[3]_i_224_n_3
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.042 r  vga/grid_y_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.042    vga/grid_y_reg[3]_i_183_n_3
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.261 r  vga/grid_y_reg[3]_i_143/O[0]
                         net (fo=3, routed)           1.301    15.562    vga/grid_y_reg[3]_i_143_n_10
    SLICE_X59Y10         LUT2 (Prop_lut2_I1_O)        0.295    15.857 r  vga/grid_y_reg[3]_i_146/O
                         net (fo=1, routed)           0.000    15.857    vga/grid_y_reg[3]_i_146_n_3
    SLICE_X59Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.407 r  vga/grid_y_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.407    vga/grid_y_reg[3]_i_88_n_3
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.521 r  vga/grid_y_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.521    vga/grid_y_reg[3]_i_40_n_3
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.635 r  vga/grid_y_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.635    vga/grid_y_reg[3]_i_16_n_3
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.969 r  vga/grid_y_reg[3]_i_4/O[1]
                         net (fo=3, routed)           0.835    17.804    vga/grid_y_reg[3]_i_4_n_9
    SLICE_X58Y13         LUT2 (Prop_lut2_I1_O)        0.303    18.107 r  vga/grid_y_reg[3]_i_19/O
                         net (fo=1, routed)           0.000    18.107    vga/grid_y_reg[3]_i_19_n_3
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.657 f  vga/grid_y_reg[3]_i_3/CO[3]
                         net (fo=8, routed)           1.421    20.078    vga/grid_y_reg[3]_i_3_n_3
    SLICE_X65Y15         LUT2 (Prop_lut2_I1_O)        0.150    20.228 r  vga/grid_y_reg[4]_i_3/O
                         net (fo=3, routed)           0.460    20.688    vga/grid_y_reg[4]_i_3_n_3
    SLICE_X65Y13         LUT6 (Prop_lut6_I3_O)        0.326    21.014 r  vga/grid_y_reg[1]_i_1/O
                         net (fo=2, routed)           0.444    21.457    vga/pixel_y_reg[7]_0[1]
    SLICE_X65Y13         LUT3 (Prop_lut3_I2_O)        0.124    21.581 r  vga/vga_Red_OBUF[3]_inst_i_18/O
                         net (fo=16, routed)          0.866    22.448    vga/vga_Red_OBUF[3]_inst_i_18_n_3
    SLICE_X64Y10         LUT2 (Prop_lut2_I0_O)        0.124    22.572 r  vga/vga_Red_OBUF[3]_inst_i_173/O
                         net (fo=1, routed)           0.000    22.572    vga/vga_Red_OBUF[3]_inst_i_173_n_3
    SLICE_X64Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    22.824 r  vga/vga_Red_OBUF[3]_inst_i_89/O[0]
                         net (fo=2, routed)           0.316    23.139    vga/vga_Red_OBUF[3]_inst_i_89_n_10
    SLICE_X61Y10         LUT6 (Prop_lut6_I0_O)        0.295    23.434 r  vga/vga_Red_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.000    23.434    vga/vga_Red_OBUF[3]_inst_i_92_n_3
    SLICE_X61Y10         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    23.661 r  vga/vga_Red_OBUF[3]_inst_i_41/O[1]
                         net (fo=9, routed)           1.137    24.798    vga/renderer/r4[2]
    SLICE_X61Y14         LUT5 (Prop_lut5_I4_O)        0.331    25.129 r  vga/vga_Red_OBUF[3]_inst_i_104/O
                         net (fo=25, routed)          4.479    29.608    vga/vga_Red_OBUF[3]_inst_i_41_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I3_O)        0.326    29.934 f  vga/vga_Red_OBUF[3]_inst_i_101/O
                         net (fo=1, routed)           0.638    30.573    vga/vga_Red_OBUF[3]_inst_i_101_n_3
    SLICE_X32Y52         LUT6 (Prop_lut6_I1_O)        0.124    30.697 f  vga/vga_Red_OBUF[3]_inst_i_45/O
                         net (fo=1, routed)           2.946    33.643    vga/vga_Red_OBUF[3]_inst_i_45_n_3
    SLICE_X61Y15         LUT5 (Prop_lut5_I2_O)        0.124    33.767 f  vga/vga_Red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    33.767    vga/vga_Red_OBUF[3]_inst_i_13_n_3
    SLICE_X61Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    33.979 f  vga/vga_Red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.759    34.737    vga/vga_Red_OBUF[3]_inst_i_3_n_3
    SLICE_X64Y17         LUT6 (Prop_lut6_I1_O)        0.299    35.036 r  vga/vga_Red_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           4.076    39.113    vga_Green_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    42.615 r  vga_Red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.615    vga_Red[3]
    N19                                                               r  vga_Red[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ram/internal_savedfield_reg[186]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[186]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.723ns  (logic 0.467ns (64.562%)  route 0.256ns (35.438%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181     1.181    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -6.569 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -4.993    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.902 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.437    -3.465    ram/clk_out1
    SLICE_X29Y56         FDCE                                         r  ram/internal_savedfield_reg[186]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDCE (Prop_fdce_C_Q)         0.367    -3.098 r  ram/internal_savedfield_reg[186]/Q
                         net (fo=26, routed)          0.256    -2.841    game_logic/Q[185]
    SLICE_X28Y56         LUT6 (Prop_lut6_I1_O)        0.100    -2.741 r  game_logic/update_saved_reg[186]_i_1/O
                         net (fo=1, routed)           0.000    -2.741    game_logic/update_saved__0[186]
    SLICE_X28Y56         LDCE                                         r  game_logic/update_saved_reg[186]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.754ns  (logic 0.467ns (61.936%)  route 0.287ns (38.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181     1.181    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -6.569 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -4.993    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.902 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.446    -3.455    ram/clk_out1
    SLICE_X53Y15         FDCE                                         r  ram/internal_savedfield_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDCE (Prop_fdce_C_Q)         0.367    -3.088 r  ram/internal_savedfield_reg[21]/Q
                         net (fo=27, routed)          0.287    -2.801    game_logic/Q[20]
    SLICE_X52Y15         LUT6 (Prop_lut6_I3_O)        0.100    -2.701 r  game_logic/update_saved_reg[31]_i_1/O
                         net (fo=1, routed)           0.000    -2.701    game_logic/update_saved__0[31]
    SLICE_X52Y15         LDCE                                         r  game_logic/update_saved_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[189]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[189]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.825ns  (logic 0.467ns (56.624%)  route 0.358ns (43.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181     1.181    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -6.569 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -4.993    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.902 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.440    -3.462    ram/clk_out1
    SLICE_X15Y54         FDCE                                         r  ram/internal_savedfield_reg[189]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDCE (Prop_fdce_C_Q)         0.367    -3.095 r  ram/internal_savedfield_reg[189]/Q
                         net (fo=26, routed)          0.358    -2.737    game_logic/Q[188]
    SLICE_X13Y54         LUT6 (Prop_lut6_I1_O)        0.100    -2.637 r  game_logic/update_saved_reg[189]_i_1/O
                         net (fo=1, routed)           0.000    -2.637    game_logic/update_saved__0[189]
    SLICE_X13Y54         LDCE                                         r  game_logic/update_saved_reg[189]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[46]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.760ns  (logic 0.467ns (61.431%)  route 0.293ns (38.569%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181     1.181    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -6.569 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -4.993    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.902 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.507    -3.394    ram/clk_out1
    SLICE_X63Y21         FDCE                                         r  ram/internal_savedfield_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDCE (Prop_fdce_C_Q)         0.367    -3.027 r  ram/internal_savedfield_reg[46]/Q
                         net (fo=27, routed)          0.293    -2.734    game_logic/Q[45]
    SLICE_X61Y21         LUT6 (Prop_lut6_I1_O)        0.100    -2.634 r  game_logic/update_saved_reg[46]_i_1/O
                         net (fo=1, routed)           0.000    -2.634    game_logic/update_saved__0[46]
    SLICE_X61Y21         LDCE                                         r  game_logic/update_saved_reg[46]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[86]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[86]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.857ns  (logic 0.467ns (54.467%)  route 0.390ns (45.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181     1.181    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -6.569 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -4.993    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.902 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.447    -3.454    ram/clk_out1
    SLICE_X43Y4          FDCE                                         r  ram/internal_savedfield_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDCE (Prop_fdce_C_Q)         0.367    -3.087 r  ram/internal_savedfield_reg[86]/Q
                         net (fo=26, routed)          0.390    -2.697    game_logic/Q[85]
    SLICE_X42Y4          LUT6 (Prop_lut6_I1_O)        0.100    -2.597 r  game_logic/update_saved_reg[86]_i_1/O
                         net (fo=1, routed)           0.000    -2.597    game_logic/update_saved__0[86]
    SLICE_X42Y4          LDCE                                         r  game_logic/update_saved_reg[86]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[115]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[125]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.790ns  (logic 0.518ns (65.536%)  route 0.272ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181     1.181    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -6.569 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -4.993    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.902 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.517    -3.384    ram/clk_out1
    SLICE_X6Y5           FDCE                                         r  ram/internal_savedfield_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDCE (Prop_fdce_C_Q)         0.418    -2.966 r  ram/internal_savedfield_reg[115]/Q
                         net (fo=26, routed)          0.272    -2.694    game_logic/Q[114]
    SLICE_X6Y4           LUT6 (Prop_lut6_I3_O)        0.100    -2.594 r  game_logic/update_saved_reg[125]_i_1/O
                         net (fo=1, routed)           0.000    -2.594    game_logic/update_saved__0[125]
    SLICE_X6Y4           LDCE                                         r  game_logic/update_saved_reg[125]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[35]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.878ns  (logic 0.467ns (53.162%)  route 0.411ns (46.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181     1.181    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -6.569 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -4.993    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.902 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.508    -3.393    ram/clk_out1
    SLICE_X65Y19         FDCE                                         r  ram/internal_savedfield_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.367    -3.026 r  ram/internal_savedfield_reg[35]/Q
                         net (fo=27, routed)          0.411    -2.615    game_logic/Q[34]
    SLICE_X62Y20         LUT6 (Prop_lut6_I1_O)        0.100    -2.515 r  game_logic/update_saved_reg[35]_i_1/O
                         net (fo=1, routed)           0.000    -2.515    game_logic/update_saved__0[35]
    SLICE_X62Y20         LDCE                                         r  game_logic/update_saved_reg[35]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[111]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_saved_reg[121]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.872ns  (logic 0.467ns (53.581%)  route 0.405ns (46.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181     1.181    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -6.569 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -4.993    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.902 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.516    -3.385    ram/clk_out1
    SLICE_X5Y8           FDCE                                         r  ram/internal_savedfield_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDCE (Prop_fdce_C_Q)         0.367    -3.018 r  ram/internal_savedfield_reg[111]/Q
                         net (fo=26, routed)          0.405    -2.614    game_logic/Q[110]
    SLICE_X6Y9           LUT6 (Prop_lut6_I3_O)        0.100    -2.514 r  game_logic/update_saved_reg[121]_i_1/O
                         net (fo=1, routed)           0.000    -2.514    game_logic/update_saved__0[121]
    SLICE_X6Y9           LDCE                                         r  game_logic/update_saved_reg[121]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_output_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.942ns  (logic 0.642ns (68.119%)  route 0.300ns (31.881%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181     1.181    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -6.569 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -4.993    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.902 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.448    -3.453    ram/clk_out1
    SLICE_X29Y2          FDCE                                         r  ram/internal_savedfield_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDCE (Prop_fdce_C_Q)         0.367    -3.086 r  ram/internal_savedfield_reg[5]/Q
                         net (fo=29, routed)          0.300    -2.786    game_logic/Q[4]
    SLICE_X28Y2          LUT5 (Prop_lut5_I0_O)        0.100    -2.686 r  game_logic/update_output_reg[15]_i_3/O
                         net (fo=1, routed)           0.000    -2.686    game_logic/update_output_reg[15]_i_3_n_3
    SLICE_X28Y2          MUXF7 (Prop_muxf7_I1_O)      0.175    -2.511 r  game_logic/update_output_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    -2.511    game_logic/update_output__0[15]
    SLICE_X28Y2          LDCE                                         r  game_logic/update_output_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/internal_savedfield_reg[82]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            game_logic/update_output_reg[82]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.954ns  (logic 0.638ns (66.886%)  route 0.316ns (33.114%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181     1.181    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -6.569 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -4.993    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.902 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.444    -3.457    ram/clk_out1
    SLICE_X39Y7          FDCE                                         r  ram/internal_savedfield_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDCE (Prop_fdce_C_Q)         0.367    -3.090 r  ram/internal_savedfield_reg[82]/Q
                         net (fo=26, routed)          0.316    -2.774    game_logic/Q[81]
    SLICE_X36Y8          LUT6 (Prop_lut6_I1_O)        0.100    -2.674 r  game_logic/update_output_reg[82]_i_2/O
                         net (fo=1, routed)           0.000    -2.674    game_logic/update_output_reg[82]_i_2_n_3
    SLICE_X36Y8          MUXF7 (Prop_muxf7_I0_O)      0.171    -2.503 r  game_logic/update_output_reg[82]_i_1/O
                         net (fo=1, routed)           0.000    -2.503    game_logic/update_output__0[82]
    SLICE_X36Y8          LDCE                                         r  game_logic/update_output_reg[82]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            clk_gen_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     15.000    15.000 f  
    W5                   IBUF                         0.000    15.000 f  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481    15.481    clk_gen_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638    12.843 f  clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546    13.388    clk_gen_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    13.417 f  clk_gen_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.822    14.239    clk_gen_inst/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clk_gen_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            clk_gen_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.147ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181     1.181    clk_gen_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -6.569 r  clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -4.993    clk_gen_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -4.902 r  clk_gen_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -3.422    clk_gen_inst/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clk_gen_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 highscore/mux_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.393ns  (logic 4.945ns (47.574%)  route 5.449ns (52.426%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.642     4.100    highscore/clk100
    SLICE_X37Y1          FDCE                                         r  highscore/mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDCE (Prop_fdce_C_Q)         0.419     4.519 r  highscore/mux_reg[1]/Q
                         net (fo=10, routed)          0.477     4.996    game_logic/seg_OBUF[6]_inst_i_4_0
    SLICE_X37Y1          LUT3 (Prop_lut3_I0_O)        0.290     5.286 r  game_logic/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.958     6.244    game_logic/seg_OBUF[6]_inst_i_11_n_3
    SLICE_X37Y3          LUT6 (Prop_lut6_I0_O)        0.326     6.570 r  game_logic/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.018     7.589    game_logic/highscore/sel0[0]
    SLICE_X38Y5          LUT5 (Prop_lut5_I4_O)        0.150     7.739 r  game_logic/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.996    10.734    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    14.494 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.494    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 highscore/mux_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.271ns  (logic 4.670ns (45.464%)  route 5.602ns (54.536%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.642     4.100    highscore/clk100
    SLICE_X37Y1          FDCE                                         r  highscore/mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDCE (Prop_fdce_C_Q)         0.419     4.519 r  highscore/mux_reg[1]/Q
                         net (fo=10, routed)          0.477     4.996    game_logic/seg_OBUF[6]_inst_i_4_0
    SLICE_X37Y1          LUT3 (Prop_lut3_I0_O)        0.290     5.286 r  game_logic/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.958     6.244    game_logic/seg_OBUF[6]_inst_i_11_n_3
    SLICE_X37Y3          LUT6 (Prop_lut6_I0_O)        0.326     6.570 r  game_logic/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.020     7.591    game_logic/highscore/sel0[0]
    SLICE_X38Y5          LUT5 (Prop_lut5_I4_O)        0.124     7.715 r  game_logic/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.146    10.861    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.372 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.372    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 highscore/mux_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.139ns  (logic 4.688ns (46.239%)  route 5.451ns (53.761%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.642     4.100    highscore/clk100
    SLICE_X37Y1          FDCE                                         r  highscore/mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDCE (Prop_fdce_C_Q)         0.419     4.519 r  highscore/mux_reg[1]/Q
                         net (fo=10, routed)          0.477     4.996    game_logic/seg_OBUF[6]_inst_i_4_0
    SLICE_X37Y1          LUT3 (Prop_lut3_I0_O)        0.290     5.286 r  game_logic/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.958     6.244    game_logic/seg_OBUF[6]_inst_i_11_n_3
    SLICE_X37Y3          LUT6 (Prop_lut6_I0_O)        0.326     6.570 r  game_logic/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.018     7.589    game_logic/highscore/sel0[0]
    SLICE_X38Y5          LUT5 (Prop_lut5_I3_O)        0.124     7.713 r  game_logic/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.997    10.710    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.239 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.239    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 highscore/mux_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.012ns  (logic 4.863ns (48.577%)  route 5.148ns (51.423%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.642     4.100    highscore/clk100
    SLICE_X37Y1          FDCE                                         r  highscore/mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDCE (Prop_fdce_C_Q)         0.419     4.519 r  highscore/mux_reg[1]/Q
                         net (fo=10, routed)          0.477     4.996    game_logic/seg_OBUF[6]_inst_i_4_0
    SLICE_X37Y1          LUT3 (Prop_lut3_I0_O)        0.290     5.286 r  game_logic/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.958     6.244    game_logic/seg_OBUF[6]_inst_i_11_n_3
    SLICE_X37Y3          LUT6 (Prop_lut6_I0_O)        0.326     6.570 r  game_logic/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.768     7.339    game_logic/highscore/sel0[0]
    SLICE_X38Y5          LUT5 (Prop_lut5_I2_O)        0.117     7.456 r  game_logic/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.945    10.401    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    14.112 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.112    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 highscore/mux_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.911ns  (logic 4.918ns (49.628%)  route 4.992ns (50.371%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.642     4.100    highscore/clk100
    SLICE_X37Y1          FDCE                                         r  highscore/mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDCE (Prop_fdce_C_Q)         0.419     4.519 r  highscore/mux_reg[1]/Q
                         net (fo=10, routed)          0.477     4.996    game_logic/seg_OBUF[6]_inst_i_4_0
    SLICE_X37Y1          LUT3 (Prop_lut3_I0_O)        0.290     5.286 r  game_logic/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.958     6.244    game_logic/seg_OBUF[6]_inst_i_11_n_3
    SLICE_X37Y3          LUT6 (Prop_lut6_I0_O)        0.326     6.570 r  game_logic/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.020     7.591    game_logic/highscore/sel0[0]
    SLICE_X38Y5          LUT5 (Prop_lut5_I3_O)        0.148     7.739 r  game_logic/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.537    10.275    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.735    14.011 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.011    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 highscore/mux_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.900ns  (logic 4.694ns (47.417%)  route 5.206ns (52.583%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.642     4.100    highscore/clk100
    SLICE_X37Y1          FDCE                                         r  highscore/mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDCE (Prop_fdce_C_Q)         0.419     4.519 f  highscore/mux_reg[1]/Q
                         net (fo=10, routed)          0.477     4.996    game_logic/seg_OBUF[6]_inst_i_4_0
    SLICE_X37Y1          LUT3 (Prop_lut3_I0_O)        0.290     5.286 f  game_logic/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.958     6.244    game_logic/seg_OBUF[6]_inst_i_11_n_3
    SLICE_X37Y3          LUT6 (Prop_lut6_I0_O)        0.326     6.570 f  game_logic/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.768     7.339    game_logic/highscore/sel0[0]
    SLICE_X38Y5          LUT5 (Prop_lut5_I2_O)        0.124     7.463 r  game_logic/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.002    10.465    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.000 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.000    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 highscore/mux_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.543ns  (logic 4.679ns (49.032%)  route 4.864ns (50.968%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.642     4.100    highscore/clk100
    SLICE_X37Y1          FDCE                                         r  highscore/mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDCE (Prop_fdce_C_Q)         0.419     4.519 r  highscore/mux_reg[1]/Q
                         net (fo=10, routed)          0.477     4.996    game_logic/seg_OBUF[6]_inst_i_4_0
    SLICE_X37Y1          LUT3 (Prop_lut3_I0_O)        0.290     5.286 r  game_logic/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.958     6.244    game_logic/seg_OBUF[6]_inst_i_11_n_3
    SLICE_X37Y3          LUT6 (Prop_lut6_I0_O)        0.326     6.570 r  game_logic/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.475     7.045    game_logic/highscore/sel0[0]
    SLICE_X38Y5          LUT5 (Prop_lut5_I4_O)        0.124     7.169 r  game_logic/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.954    10.123    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.643 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.643    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 highscore/mux_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_on[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.758ns  (logic 4.468ns (51.017%)  route 4.290ns (48.983%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.642     4.100    highscore/clk100
    SLICE_X37Y1          FDCE                                         r  highscore/mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDCE (Prop_fdce_C_Q)         0.419     4.519 f  highscore/mux_reg[1]/Q
                         net (fo=10, routed)          1.038     5.557    highscore/mux_reg[1]_0
    SLICE_X39Y3          LUT3 (Prop_lut3_I2_O)        0.324     5.881 r  highscore/digit_on_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.252     9.133    digit_on_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725    12.858 r  digit_on_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.858    digit_on[2]
    V4                                                                r  digit_on[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 highscore/mux_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_on[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.518ns  (logic 4.214ns (49.475%)  route 4.304ns (50.525%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.642     4.100    highscore/clk100
    SLICE_X37Y1          FDCE                                         r  highscore/mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDCE (Prop_fdce_C_Q)         0.419     4.519 r  highscore/mux_reg[1]/Q
                         net (fo=10, routed)          1.038     5.557    highscore/mux_reg[1]_0
    SLICE_X39Y3          LUT3 (Prop_lut3_I1_O)        0.296     5.853 r  highscore/digit_on_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.265     9.119    digit_on_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    12.618 r  digit_on_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.618    digit_on[1]
    U4                                                                r  digit_on[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 highscore/mux_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_on[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.396ns  (logic 4.218ns (50.234%)  route 4.179ns (49.766%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.642     4.100    highscore/clk100
    SLICE_X37Y1          FDCE                                         r  highscore/mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDCE (Prop_fdce_C_Q)         0.419     4.519 r  highscore/mux_reg[1]/Q
                         net (fo=10, routed)          0.873     5.392    highscore/mux_reg[1]_0
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.296     5.688 r  highscore/digit_on_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.305     8.994    digit_on_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    12.497 r  digit_on_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.497    digit_on[0]
    U2                                                                r  digit_on[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 highscore/mux_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.725ns  (logic 1.530ns (56.153%)  route 1.195ns (43.847%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.218     1.444    highscore/clk100
    SLICE_X37Y1          FDCE                                         r  highscore/mux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  highscore/mux_reg[0]/Q
                         net (fo=11, routed)          0.159     1.744    game_logic/seg_OBUF[6]_inst_i_2_0
    SLICE_X36Y2          LUT5 (Prop_lut5_I2_O)        0.045     1.789 r  game_logic/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.335     2.124    game_logic/highscore/sel0[3]
    SLICE_X38Y5          LUT5 (Prop_lut5_I2_O)        0.046     2.170 r  game_logic/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.702     2.871    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.298     4.170 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.170    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 highscore/mux_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_on[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.828ns  (logic 1.386ns (49.026%)  route 1.441ns (50.974%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.218     1.444    highscore/clk100
    SLICE_X37Y1          FDCE                                         r  highscore/mux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDCE (Prop_fdce_C_Q)         0.141     1.585 f  highscore/mux_reg[0]/Q
                         net (fo=11, routed)          0.314     1.899    highscore/mux_reg[0]_0
    SLICE_X39Y3          LUT3 (Prop_lut3_I2_O)        0.045     1.944 r  highscore/digit_on_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.127     3.072    digit_on_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.272 r  digit_on_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.272    digit_on[1]
    U4                                                                r  digit_on[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 highscore/mux_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.828ns  (logic 1.452ns (51.333%)  route 1.376ns (48.667%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.218     1.444    highscore/clk100
    SLICE_X37Y1          FDCE                                         r  highscore/mux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  highscore/mux_reg[0]/Q
                         net (fo=11, routed)          0.249     1.834    game_logic/seg_OBUF[6]_inst_i_2_0
    SLICE_X37Y3          LUT6 (Prop_lut6_I1_O)        0.045     1.879 r  game_logic/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.169     2.048    game_logic/highscore/sel0[0]
    SLICE_X38Y5          LUT5 (Prop_lut5_I4_O)        0.045     2.093 r  game_logic/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.959     3.052    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.273 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.273    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 highscore/mux_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_on[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.877ns  (logic 1.390ns (48.310%)  route 1.487ns (51.690%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.218     1.444    highscore/clk100
    SLICE_X37Y1          FDCE                                         r  highscore/mux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  highscore/mux_reg[0]/Q
                         net (fo=11, routed)          0.333     1.918    highscore/mux_reg[0]_0
    SLICE_X37Y3          LUT3 (Prop_lut3_I1_O)        0.045     1.963 r  highscore/digit_on_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.154     3.118    digit_on_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     4.322 r  digit_on_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.322    digit_on[0]
    U2                                                                r  digit_on[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 highscore/mux_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.898ns  (logic 1.467ns (50.617%)  route 1.431ns (49.383%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.218     1.444    highscore/clk100
    SLICE_X37Y1          FDCE                                         r  highscore/mux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  highscore/mux_reg[0]/Q
                         net (fo=11, routed)          0.159     1.744    game_logic/seg_OBUF[6]_inst_i_2_0
    SLICE_X36Y2          LUT5 (Prop_lut5_I2_O)        0.045     1.789 r  game_logic/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.285     2.074    game_logic/highscore/sel0[3]
    SLICE_X38Y5          LUT5 (Prop_lut5_I3_O)        0.045     2.119 r  game_logic/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.988     3.107    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.343 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.343    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 highscore/mux_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.911ns  (logic 1.503ns (51.623%)  route 1.408ns (48.377%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.218     1.444    highscore/clk100
    SLICE_X37Y1          FDCE                                         r  highscore/mux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  highscore/mux_reg[0]/Q
                         net (fo=11, routed)          0.159     1.744    game_logic/seg_OBUF[6]_inst_i_2_0
    SLICE_X36Y2          LUT5 (Prop_lut5_I2_O)        0.045     1.789 r  game_logic/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.285     2.074    game_logic/highscore/sel0[3]
    SLICE_X38Y5          LUT5 (Prop_lut5_I3_O)        0.043     2.117 r  game_logic/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.965     3.081    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.274     4.355 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.355    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 highscore/mux_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_on[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.920ns  (logic 1.469ns (50.312%)  route 1.451ns (49.688%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.218     1.444    highscore/clk100
    SLICE_X37Y1          FDCE                                         r  highscore/mux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  highscore/mux_reg[0]/Q
                         net (fo=11, routed)          0.314     1.899    highscore/mux_reg[0]_0
    SLICE_X39Y3          LUT3 (Prop_lut3_I1_O)        0.042     1.941 r  highscore/digit_on_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.137     3.078    digit_on_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.286     4.364 r  digit_on_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.364    digit_on[2]
    V4                                                                r  digit_on[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 highscore/mux_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.946ns  (logic 1.461ns (49.600%)  route 1.485ns (50.400%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.218     1.444    highscore/clk100
    SLICE_X37Y1          FDCE                                         r  highscore/mux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  highscore/mux_reg[0]/Q
                         net (fo=11, routed)          0.159     1.744    game_logic/seg_OBUF[6]_inst_i_2_0
    SLICE_X36Y2          LUT5 (Prop_lut5_I2_O)        0.045     1.789 r  game_logic/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.334     2.123    game_logic/highscore/sel0[3]
    SLICE_X38Y5          LUT5 (Prop_lut5_I2_O)        0.045     2.168 r  game_logic/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.992     3.160    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.390 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.390    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 highscore/mux_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.977ns  (logic 1.443ns (48.461%)  route 1.534ns (51.539%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.218     1.444    highscore/clk100
    SLICE_X37Y1          FDCE                                         r  highscore/mux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  highscore/mux_reg[0]/Q
                         net (fo=11, routed)          0.159     1.744    game_logic/seg_OBUF[6]_inst_i_2_0
    SLICE_X36Y2          LUT5 (Prop_lut5_I2_O)        0.045     1.789 r  game_logic/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.335     2.124    game_logic/highscore/sel0[3]
    SLICE_X38Y5          LUT5 (Prop_lut5_I2_O)        0.045     2.169 r  game_logic/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.041     3.210    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.422 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.422    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 highscore/mux_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.029ns  (logic 1.542ns (50.920%)  route 1.487ns (49.080%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.218     1.444    highscore/clk100
    SLICE_X37Y1          FDCE                                         r  highscore/mux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  highscore/mux_reg[0]/Q
                         net (fo=11, routed)          0.159     1.744    game_logic/seg_OBUF[6]_inst_i_2_0
    SLICE_X36Y2          LUT5 (Prop_lut5_I2_O)        0.045     1.789 r  game_logic/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.334     2.123    game_logic/highscore/sel0[3]
    SLICE_X38Y5          LUT5 (Prop_lut5_I2_O)        0.047     2.170 r  game_logic/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.995     3.164    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.309     4.473 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.473    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay          2884 Endpoints
Min Delay          2884 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            game_logic/set_update_myblock_reg[120]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        30.504ns  (logic 1.577ns (5.169%)  route 28.927ns (94.831%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -3.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=445, routed)         8.280     9.733    game_logic/re_set_IBUF
    SLICE_X51Y57         LUT1 (Prop_lut1_I0_O)        0.124     9.857 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)       20.647    30.504    game_logic/reset
    SLICE_X1Y17          FDCE                                         f  game_logic/set_update_myblock_reg[120]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181     1.181    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -6.569 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -4.993    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.902 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.511    -3.390    game_logic/clk_out1
    SLICE_X1Y17          FDCE                                         r  game_logic/set_update_myblock_reg[120]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            game_logic/set_update_myblock_reg[127]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        30.375ns  (logic 1.577ns (5.191%)  route 28.798ns (94.809%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -3.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.392ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=445, routed)         8.280     9.733    game_logic/re_set_IBUF
    SLICE_X51Y57         LUT1 (Prop_lut1_I0_O)        0.124     9.857 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)       20.517    30.375    game_logic/reset
    SLICE_X0Y18          FDCE                                         f  game_logic/set_update_myblock_reg[127]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181     1.181    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -6.569 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -4.993    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.902 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.509    -3.392    game_logic/clk_out1
    SLICE_X0Y18          FDCE                                         r  game_logic/set_update_myblock_reg[127]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            ram/internal_myblockfield_reg[120]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        30.370ns  (logic 1.577ns (5.192%)  route 28.794ns (94.808%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -3.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.392ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=445, routed)         8.280     9.733    game_logic/re_set_IBUF
    SLICE_X51Y57         LUT1 (Prop_lut1_I0_O)        0.124     9.857 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)       20.513    30.370    ram/AR[0]
    SLICE_X1Y18          FDCE                                         f  ram/internal_myblockfield_reg[120]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181     1.181    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -6.569 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -4.993    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.902 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.509    -3.392    ram/clk_out1
    SLICE_X1Y18          FDCE                                         r  ram/internal_myblockfield_reg[120]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            ram/internal_myblockfield_reg[127]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        30.370ns  (logic 1.577ns (5.192%)  route 28.794ns (94.808%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -3.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.392ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=445, routed)         8.280     9.733    game_logic/re_set_IBUF
    SLICE_X51Y57         LUT1 (Prop_lut1_I0_O)        0.124     9.857 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)       20.513    30.370    ram/AR[0]
    SLICE_X1Y18          FDCE                                         f  ram/internal_myblockfield_reg[127]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181     1.181    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -6.569 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -4.993    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.902 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.509    -3.392    ram/clk_out1
    SLICE_X1Y18          FDCE                                         r  ram/internal_myblockfield_reg[127]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            input/control_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        30.345ns  (logic 1.577ns (5.196%)  route 28.769ns (94.804%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -3.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.394ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=445, routed)         8.280     9.733    game_logic/re_set_IBUF
    SLICE_X51Y57         LUT1 (Prop_lut1_I0_O)        0.124     9.857 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)       20.488    30.345    input/reset
    SLICE_X0Y21          FDCE                                         f  input/control_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181     1.181    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -6.569 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -4.993    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.902 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.507    -3.394    input/clk_out1
    SLICE_X0Y21          FDCE                                         r  input/control_reg[0]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            input/control_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        30.341ns  (logic 1.577ns (5.197%)  route 28.764ns (94.803%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -3.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.394ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=445, routed)         8.280     9.733    game_logic/re_set_IBUF
    SLICE_X51Y57         LUT1 (Prop_lut1_I0_O)        0.124     9.857 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)       20.484    30.341    input/reset
    SLICE_X1Y21          FDCE                                         f  input/control_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181     1.181    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -6.569 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -4.993    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.902 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.507    -3.394    input/clk_out1
    SLICE_X1Y21          FDCE                                         r  input/control_reg[1]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            game_logic/set_update_myblock_reg[128]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        30.232ns  (logic 1.577ns (5.216%)  route 28.655ns (94.784%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -3.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.396ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=445, routed)         8.280     9.733    game_logic/re_set_IBUF
    SLICE_X51Y57         LUT1 (Prop_lut1_I0_O)        0.124     9.857 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)       20.375    30.232    game_logic/reset
    SLICE_X4Y21          FDCE                                         f  game_logic/set_update_myblock_reg[128]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181     1.181    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -6.569 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -4.993    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.902 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.505    -3.396    game_logic/clk_out1
    SLICE_X4Y21          FDCE                                         r  game_logic/set_update_myblock_reg[128]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            game_logic/set_update_output_reg[128]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        30.228ns  (logic 1.577ns (5.217%)  route 28.651ns (94.783%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -3.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.396ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=445, routed)         8.280     9.733    game_logic/re_set_IBUF
    SLICE_X51Y57         LUT1 (Prop_lut1_I0_O)        0.124     9.857 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)       20.370    30.228    game_logic/reset
    SLICE_X5Y21          FDCE                                         f  game_logic/set_update_output_reg[128]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181     1.181    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -6.569 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -4.993    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.902 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.505    -3.396    game_logic/clk_out1
    SLICE_X5Y21          FDCE                                         r  game_logic/set_update_output_reg[128]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            ram/internal_myblockfield_reg[128]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        30.063ns  (logic 1.577ns (5.245%)  route 28.487ns (94.755%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -3.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=445, routed)         8.280     9.733    game_logic/re_set_IBUF
    SLICE_X51Y57         LUT1 (Prop_lut1_I0_O)        0.124     9.857 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)       20.206    30.063    ram/AR[0]
    SLICE_X3Y20          FDCE                                         f  ram/internal_myblockfield_reg[128]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181     1.181    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -6.569 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -4.993    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.902 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.508    -3.393    ram/clk_out1
    SLICE_X3Y20          FDCE                                         r  ram/internal_myblockfield_reg[128]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            game_logic/set_update_saved_reg[128]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        29.898ns  (logic 1.577ns (5.274%)  route 28.321ns (94.726%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -3.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=445, routed)         8.280     9.733    game_logic/re_set_IBUF
    SLICE_X51Y57         LUT1 (Prop_lut1_I0_O)        0.124     9.857 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)       20.041    29.898    game_logic/reset
    SLICE_X2Y19          FDCE                                         f  game_logic/set_update_saved_reg[128]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.181     1.181    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -6.569 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -4.993    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.902 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        1.508    -3.393    game_logic/clk_out1
    SLICE_X2Y19          FDCE                                         r  game_logic/set_update_saved_reg[128]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_logic/update_output_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_output_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.210ns  (logic 0.158ns (75.201%)  route 0.052ns (24.799%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          LDCE                         0.000     0.000 r  game_logic/update_output_reg[5]/G
    SLICE_X13Y1          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_output_reg[5]/Q
                         net (fo=1, routed)           0.052     0.210    game_logic/update_output[5]
    SLICE_X12Y1          FDCE                                         r  game_logic/set_update_output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.837    -0.746    game_logic/clk_out1
    SLICE_X12Y1          FDCE                                         r  game_logic/set_update_output_reg[5]/C

Slack:                    inf
  Source:                 game_logic/update_saved_reg[85]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_saved_reg[85]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.212ns  (logic 0.158ns (74.492%)  route 0.054ns (25.508%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          LDCE                         0.000     0.000 r  game_logic/update_saved_reg[85]/G
    SLICE_X43Y3          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_saved_reg[85]/Q
                         net (fo=1, routed)           0.054     0.212    game_logic/update_saved[85]
    SLICE_X42Y3          FDCE                                         r  game_logic/set_update_saved_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.833    -0.750    game_logic/clk_out1
    SLICE_X42Y3          FDCE                                         r  game_logic/set_update_saved_reg[85]/C

Slack:                    inf
  Source:                 game_logic/update_myblock_reg[102]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_myblock_reg[102]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.158ns (61.421%)  route 0.099ns (38.579%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         LDCE                         0.000     0.000 r  game_logic/update_myblock_reg[102]/G
    SLICE_X13Y13         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_myblock_reg[102]/Q
                         net (fo=1, routed)           0.099     0.257    game_logic/update_myblock[102]
    SLICE_X14Y12         FDCE                                         r  game_logic/set_update_myblock_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.832    -0.751    game_logic/clk_out1
    SLICE_X14Y12         FDCE                                         r  game_logic/set_update_myblock_reg[102]/C

Slack:                    inf
  Source:                 game_logic/update_myblock_reg[190]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_myblock_reg[190]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.158ns (61.421%)  route 0.099ns (38.579%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         LDCE                         0.000     0.000 r  game_logic/update_myblock_reg[190]/G
    SLICE_X13Y41         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_myblock_reg[190]/Q
                         net (fo=1, routed)           0.099     0.257    game_logic/update_myblock[190]
    SLICE_X14Y40         FDCE                                         r  game_logic/set_update_myblock_reg[190]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.835    -0.748    game_logic/clk_out1
    SLICE_X14Y40         FDCE                                         r  game_logic/set_update_myblock_reg[190]/C

Slack:                    inf
  Source:                 game_logic/update_saved_reg[189]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_saved_reg[189]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.158ns (61.421%)  route 0.099ns (38.579%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         LDCE                         0.000     0.000 r  game_logic/update_saved_reg[189]/G
    SLICE_X13Y54         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_saved_reg[189]/Q
                         net (fo=1, routed)           0.099     0.257    game_logic/update_saved[189]
    SLICE_X15Y53         FDCE                                         r  game_logic/set_update_saved_reg[189]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.833    -0.749    game_logic/clk_out1
    SLICE_X15Y53         FDCE                                         r  game_logic/set_update_saved_reg[189]/C

Slack:                    inf
  Source:                 game_logic/update_output_reg[70]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_output_reg[70]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.158ns (61.003%)  route 0.101ns (38.997%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         LDCE                         0.000     0.000 r  game_logic/update_output_reg[70]/G
    SLICE_X41Y12         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_output_reg[70]/Q
                         net (fo=1, routed)           0.101     0.259    game_logic/update_output[70]
    SLICE_X42Y11         FDCE                                         r  game_logic/set_update_output_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.831    -0.752    game_logic/clk_out1
    SLICE_X42Y11         FDCE                                         r  game_logic/set_update_output_reg[70]/C

Slack:                    inf
  Source:                 game_logic/update_saved_reg[172]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_saved_reg[172]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.158ns (60.809%)  route 0.102ns (39.191%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         LDCE                         0.000     0.000 r  game_logic/update_saved_reg[172]/G
    SLICE_X32Y56         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_saved_reg[172]/Q
                         net (fo=1, routed)           0.102     0.260    game_logic/update_saved[172]
    SLICE_X31Y56         FDCE                                         r  game_logic/set_update_saved_reg[172]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.829    -0.753    game_logic/clk_out1
    SLICE_X31Y56         FDCE                                         r  game_logic/set_update_saved_reg[172]/C

Slack:                    inf
  Source:                 game_logic/update_saved_reg[149]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_saved_reg[149]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.158ns (60.768%)  route 0.102ns (39.232%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          LDCE                         0.000     0.000 r  game_logic/update_saved_reg[149]/G
    SLICE_X5Y56          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_saved_reg[149]/Q
                         net (fo=1, routed)           0.102     0.260    game_logic/update_saved[149]
    SLICE_X6Y56          FDCE                                         r  game_logic/set_update_saved_reg[149]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.861    -0.721    game_logic/clk_out1
    SLICE_X6Y56          FDCE                                         r  game_logic/set_update_saved_reg[149]/C

Slack:                    inf
  Source:                 game_logic/update_saved_reg[170]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_saved_reg[170]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.158ns (60.768%)  route 0.102ns (39.232%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         LDCE                         0.000     0.000 r  game_logic/update_saved_reg[170]/G
    SLICE_X51Y52         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_saved_reg[170]/Q
                         net (fo=1, routed)           0.102     0.260    game_logic/update_saved[170]
    SLICE_X52Y52         FDCE                                         r  game_logic/set_update_saved_reg[170]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.835    -0.747    game_logic/clk_out1
    SLICE_X52Y52         FDCE                                         r  game_logic/set_update_saved_reg[170]/C

Slack:                    inf
  Source:                 game_logic/update_saved_reg[175]/G
                            (positive level-sensitive latch)
  Destination:            game_logic/set_update_saved_reg[175]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.158ns (60.768%)  route 0.102ns (39.232%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         LDCE                         0.000     0.000 r  game_logic/update_saved_reg[175]/G
    SLICE_X13Y57         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  game_logic/update_saved_reg[175]/Q
                         net (fo=1, routed)           0.102     0.260    game_logic/update_saved[175]
    SLICE_X15Y57         FDCE                                         r  game_logic/set_update_saved_reg[175]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          0.481     0.481    clk_gen_inst/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1848, routed)        0.832    -0.750    game_logic/clk_out1
    SLICE_X15Y57         FDCE                                         r  game_logic/set_update_saved_reg[175]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            highscore/mux_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        23.827ns  (logic 1.577ns (6.618%)  route 22.250ns (93.382%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=445, routed)         8.280     9.733    game_logic/re_set_IBUF
    SLICE_X51Y57         LUT1 (Prop_lut1_I0_O)        0.124     9.857 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)       13.970    23.827    highscore/reset
    SLICE_X34Y0          FDCE                                         f  highscore/mux_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.694     4.082    highscore/clk100
    SLICE_X34Y0          FDCE                                         r  highscore/mux_cnt_reg[0]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            highscore/mux_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        23.827ns  (logic 1.577ns (6.618%)  route 22.250ns (93.382%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=445, routed)         8.280     9.733    game_logic/re_set_IBUF
    SLICE_X51Y57         LUT1 (Prop_lut1_I0_O)        0.124     9.857 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)       13.970    23.827    highscore/reset
    SLICE_X35Y0          FDCE                                         f  highscore/mux_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.694     4.082    highscore/clk100
    SLICE_X35Y0          FDCE                                         r  highscore/mux_cnt_reg[1]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            highscore/mux_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        23.827ns  (logic 1.577ns (6.618%)  route 22.250ns (93.382%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=445, routed)         8.280     9.733    game_logic/re_set_IBUF
    SLICE_X51Y57         LUT1 (Prop_lut1_I0_O)        0.124     9.857 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)       13.970    23.827    highscore/reset
    SLICE_X35Y0          FDCE                                         f  highscore/mux_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.694     4.082    highscore/clk100
    SLICE_X35Y0          FDCE                                         r  highscore/mux_cnt_reg[2]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            highscore/mux_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        23.827ns  (logic 1.577ns (6.618%)  route 22.250ns (93.382%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=445, routed)         8.280     9.733    game_logic/re_set_IBUF
    SLICE_X51Y57         LUT1 (Prop_lut1_I0_O)        0.124     9.857 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)       13.970    23.827    highscore/reset
    SLICE_X35Y0          FDCE                                         f  highscore/mux_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.694     4.082    highscore/clk100
    SLICE_X35Y0          FDCE                                         r  highscore/mux_cnt_reg[3]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            highscore/mux_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        23.827ns  (logic 1.577ns (6.618%)  route 22.250ns (93.382%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=445, routed)         8.280     9.733    game_logic/re_set_IBUF
    SLICE_X51Y57         LUT1 (Prop_lut1_I0_O)        0.124     9.857 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)       13.970    23.827    highscore/reset
    SLICE_X35Y0          FDCE                                         f  highscore/mux_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.694     4.082    highscore/clk100
    SLICE_X35Y0          FDCE                                         r  highscore/mux_cnt_reg[4]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            highscore/mux_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        23.192ns  (logic 1.577ns (6.799%)  route 21.615ns (93.201%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=445, routed)         8.280     9.733    game_logic/re_set_IBUF
    SLICE_X51Y57         LUT1 (Prop_lut1_I0_O)        0.124     9.857 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)       13.335    23.192    highscore/reset
    SLICE_X35Y1          FDCE                                         f  highscore/mux_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.550     3.938    highscore/clk100
    SLICE_X35Y1          FDCE                                         r  highscore/mux_cnt_reg[10]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            highscore/mux_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        23.192ns  (logic 1.577ns (6.799%)  route 21.615ns (93.201%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=445, routed)         8.280     9.733    game_logic/re_set_IBUF
    SLICE_X51Y57         LUT1 (Prop_lut1_I0_O)        0.124     9.857 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)       13.335    23.192    highscore/reset
    SLICE_X35Y1          FDCE                                         f  highscore/mux_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.550     3.938    highscore/clk100
    SLICE_X35Y1          FDCE                                         r  highscore/mux_cnt_reg[12]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            highscore/mux_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        23.192ns  (logic 1.577ns (6.799%)  route 21.615ns (93.201%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=445, routed)         8.280     9.733    game_logic/re_set_IBUF
    SLICE_X51Y57         LUT1 (Prop_lut1_I0_O)        0.124     9.857 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)       13.335    23.192    highscore/reset
    SLICE_X35Y1          FDCE                                         f  highscore/mux_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.550     3.938    highscore/clk100
    SLICE_X35Y1          FDCE                                         r  highscore/mux_cnt_reg[5]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            highscore/mux_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        23.192ns  (logic 1.577ns (6.799%)  route 21.615ns (93.201%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=445, routed)         8.280     9.733    game_logic/re_set_IBUF
    SLICE_X51Y57         LUT1 (Prop_lut1_I0_O)        0.124     9.857 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)       13.335    23.192    highscore/reset
    SLICE_X35Y1          FDCE                                         f  highscore/mux_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.550     3.938    highscore/clk100
    SLICE_X35Y1          FDCE                                         r  highscore/mux_cnt_reg[6]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            highscore/mux_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        23.192ns  (logic 1.577ns (6.799%)  route 21.615ns (93.201%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  re_set_IBUF_inst/O
                         net (fo=445, routed)         8.280     9.733    game_logic/re_set_IBUF
    SLICE_X51Y57         LUT1 (Prop_lut1_I0_O)        0.124     9.857 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)       13.335    23.192    highscore/reset
    SLICE_X35Y1          FDCE                                         f  highscore/mux_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          2.550     3.938    highscore/clk100
    SLICE_X35Y1          FDCE                                         r  highscore/mux_cnt_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            highscore/mux_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        10.105ns  (logic 0.266ns (2.632%)  route 9.839ns (97.368%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  re_set_IBUF_inst/O
                         net (fo=445, routed)         3.879     4.100    game_logic/re_set_IBUF
    SLICE_X51Y57         LUT1 (Prop_lut1_I0_O)        0.045     4.145 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)        5.959    10.105    highscore/reset
    SLICE_X37Y1          FDCE                                         f  highscore/mux_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.383     1.797    highscore/clk100
    SLICE_X37Y1          FDCE                                         r  highscore/mux_reg[0]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            highscore/mux_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        10.105ns  (logic 0.266ns (2.632%)  route 9.839ns (97.368%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  re_set_IBUF_inst/O
                         net (fo=445, routed)         3.879     4.100    game_logic/re_set_IBUF
    SLICE_X51Y57         LUT1 (Prop_lut1_I0_O)        0.045     4.145 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)        5.959    10.105    highscore/reset
    SLICE_X37Y1          FDCE                                         f  highscore/mux_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.383     1.797    highscore/clk100
    SLICE_X37Y1          FDCE                                         r  highscore/mux_reg[1]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            highscore/mux_cnt_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        10.163ns  (logic 0.266ns (2.617%)  route 9.898ns (97.383%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  re_set_IBUF_inst/O
                         net (fo=445, routed)         3.879     4.100    game_logic/re_set_IBUF
    SLICE_X51Y57         LUT1 (Prop_lut1_I0_O)        0.045     4.145 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)        6.018    10.163    highscore/reset
    SLICE_X35Y2          FDCE                                         f  highscore/mux_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.669     2.083    highscore/clk100
    SLICE_X35Y2          FDCE                                         r  highscore/mux_cnt_reg[11]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            highscore/mux_cnt_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        10.163ns  (logic 0.266ns (2.617%)  route 9.898ns (97.383%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  re_set_IBUF_inst/O
                         net (fo=445, routed)         3.879     4.100    game_logic/re_set_IBUF
    SLICE_X51Y57         LUT1 (Prop_lut1_I0_O)        0.045     4.145 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)        6.018    10.163    highscore/reset
    SLICE_X35Y2          FDCE                                         f  highscore/mux_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.669     2.083    highscore/clk100
    SLICE_X35Y2          FDCE                                         r  highscore/mux_cnt_reg[13]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            highscore/mux_cnt_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        10.163ns  (logic 0.266ns (2.617%)  route 9.898ns (97.383%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  re_set_IBUF_inst/O
                         net (fo=445, routed)         3.879     4.100    game_logic/re_set_IBUF
    SLICE_X51Y57         LUT1 (Prop_lut1_I0_O)        0.045     4.145 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)        6.018    10.163    highscore/reset
    SLICE_X35Y2          FDCE                                         f  highscore/mux_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.669     2.083    highscore/clk100
    SLICE_X35Y2          FDCE                                         r  highscore/mux_cnt_reg[14]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            highscore/mux_cnt_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        10.163ns  (logic 0.266ns (2.617%)  route 9.898ns (97.383%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  re_set_IBUF_inst/O
                         net (fo=445, routed)         3.879     4.100    game_logic/re_set_IBUF
    SLICE_X51Y57         LUT1 (Prop_lut1_I0_O)        0.045     4.145 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)        6.018    10.163    highscore/reset
    SLICE_X35Y2          FDCE                                         f  highscore/mux_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.669     2.083    highscore/clk100
    SLICE_X35Y2          FDCE                                         r  highscore/mux_cnt_reg[15]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            highscore/mux_cnt_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        10.163ns  (logic 0.266ns (2.617%)  route 9.898ns (97.383%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  re_set_IBUF_inst/O
                         net (fo=445, routed)         3.879     4.100    game_logic/re_set_IBUF
    SLICE_X51Y57         LUT1 (Prop_lut1_I0_O)        0.045     4.145 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)        6.018    10.163    highscore/reset
    SLICE_X35Y2          FDCE                                         f  highscore/mux_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.669     2.083    highscore/clk100
    SLICE_X35Y2          FDCE                                         r  highscore/mux_cnt_reg[16]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            highscore/mux_cnt_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        10.163ns  (logic 0.266ns (2.617%)  route 9.898ns (97.383%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  re_set_IBUF_inst/O
                         net (fo=445, routed)         3.879     4.100    game_logic/re_set_IBUF
    SLICE_X51Y57         LUT1 (Prop_lut1_I0_O)        0.045     4.145 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)        6.018    10.163    highscore/reset
    SLICE_X35Y2          FDCE                                         f  highscore/mux_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.669     2.083    highscore/clk100
    SLICE_X35Y2          FDCE                                         r  highscore/mux_cnt_reg[9]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            highscore/mux_cnt_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        10.218ns  (logic 0.266ns (2.603%)  route 9.952ns (97.397%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  re_set_IBUF_inst/O
                         net (fo=445, routed)         3.879     4.100    game_logic/re_set_IBUF
    SLICE_X51Y57         LUT1 (Prop_lut1_I0_O)        0.045     4.145 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)        6.073    10.218    highscore/reset
    SLICE_X35Y1          FDCE                                         f  highscore/mux_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.525     1.939    highscore/clk100
    SLICE_X35Y1          FDCE                                         r  highscore/mux_cnt_reg[10]/C

Slack:                    inf
  Source:                 re_set
                            (input port)
  Destination:            highscore/mux_cnt_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        10.218ns  (logic 0.266ns (2.603%)  route 9.952ns (97.397%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  re_set (IN)
                         net (fo=0)                   0.000     0.000    re_set
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  re_set_IBUF_inst/O
                         net (fo=445, routed)         3.879     4.100    game_logic/re_set_IBUF
    SLICE_X51Y57         LUT1 (Prop_lut1_I0_O)        0.045     4.145 f  game_logic/FSM_sequential_state[3]_i_3/O
                         net (fo=1804, routed)        6.073    10.218    highscore/reset
    SLICE_X35Y1          FDCE                                         f  highscore/mux_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=20, routed)          1.525     1.939    highscore/clk100
    SLICE_X35Y1          FDCE                                         r  highscore/mux_cnt_reg[12]/C





