inst u_bit_field: rggen::rggen_bit_field #(
  WIDTH:          <%= width %>,
  INITIAL_VALUE:  <%= initial_value %>
)(
  i_clk:              <%= clock %>,
  i_rst:              <%= reset %>,
  bit_field_if:       <%= bit_field_if %>,
  i_hw_write_enable:  <%= valid_signal %>,
  i_hw_write_data:    <%= value_in[loop_variables] %>,
  o_value:            <%= value_out[loop_variables] %>
);
