Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:24
gem5 executing on mnemosyne11.ecn.purdue.edu, pid 6482
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/bodytrack/kite_large_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec bodytrack -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/bodytrack --router_map_file configs/topologies/paper_solutions/kite_large_noci.map --flat_vn_map_file configs/topologies/vn_maps/kite_large_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/kite_large_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 2.7GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-5.4.49 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b06665c0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b0670630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b0678630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b0683630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b068b630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b0615630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b061d630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b0628630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b0630630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b0638630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b0642630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b064a630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b05d4630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b05dc630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b05e6630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b05ef630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b05f9630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b0601630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b060a630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b0593630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b059b630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b05a6630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b05ae630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b05b9630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b05c1630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b05cb630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b0553630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b055d630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b0566630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b056f630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b0578630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b0580630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b058a630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b0512630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b051b630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b0525630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b052e630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b0537630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b0540630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b054a630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b04d3630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b04dc630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b04e4630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b04ed630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b04f6630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b04ff630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b0508630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b0511630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b049b630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b04a5630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b04ae630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b04b8630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b04c0630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b04c9630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b0452630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b045b630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b0464630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b046d630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b0476630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b047e630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b0488630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b0490630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b041a630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f55b0424630>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b042d320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b042dd68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b04367f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b043f278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b043fcc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b0448748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b03d21d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b03d2c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b03d96a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b03e1128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b03e1b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b03ec5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b03f4080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b03f4ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b03fc550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b03fcf98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b0407a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b040f4a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b040fef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b0397978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b039f400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b039fe48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b03ab8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b03b3358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b03b3da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b03bb828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b03c52b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b03c5cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b03ce780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b0358208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b0358c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b035f6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b0369160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b0369ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b0372630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b037a0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b037ab00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b0384588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b0384fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b038ea58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b03164e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b0316f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b031f9b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b0329438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b0329e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b0332908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b033a390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b033add8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b0344860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b034c2e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b034cd30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b02d47b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b02de240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b02dec88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b02e7710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b02f2198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b02f2be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b02f9668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b02f9fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b13b0ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b0308550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b0308f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b0292a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f55b029b4a8>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f55b029bdd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f55b02a3048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f55b02a3278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f55b02a34a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f55b02a36d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f55b02a3908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f55b02a3b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f55b02a3d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f55b02a3f98>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f55b02af208>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f55b02af438>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f55b02af668>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f55b02af898>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f55b02afac8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f55b02afcf8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f55b02aff28>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f55b0261e48>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f55b026b4a8>]
others(0)=[]
ingesting configs/topologies/nr_list/kite_large_noci_naive.nrl
ingesting configs/topologies/vn_maps/kite_large_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/kite_large_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: rounding error > tolerance
    370.370370 rounded to 370
warn: rounding error > tolerance
    370.370370 rounded to 370
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: rounding error > tolerance
    370.370370 rounded to 370
build/X86/sim/simulate.cc:194: info: Entering event queue @ 33496762329000.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/generic/debugfaults.hh:145: warn: MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!
Exiting @ tick 33554065262000 because a thread reached the max instruction count
