#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x63b99383cca0 .scope module, "processor_verilog_tb" "processor_verilog_tb" 2 6;
 .timescale -9 -12;
v0x63b9938c0130_0 .var "clk", 0 0;
v0x63b9938c01f0_0 .net "current_state", 2 0, L_0x63b9938d3800;  1 drivers
v0x63b9938c02e0_0 .net "data_output", 15 0, L_0x63b993895060;  1 drivers
v0x63b9938c03e0_0 .net "opcode_bus_output", 15 0, L_0x63b99389d4b0;  1 drivers
v0x63b9938c04b0_0 .net "operand_bus_output", 15 0, L_0x63b9938c0880;  1 drivers
v0x63b9938c0550_0 .net "pc_output", 15 0, L_0x63b9938d2000;  1 drivers
v0x63b9938c05f0_0 .var "reset", 0 0;
E_0x63b993809480 .event negedge, v0x63b99389d620_0;
S_0x63b99388c4c0 .scope module, "uut" "processor_verilog" 2 20, 3 12 0, S_0x63b99383cca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 16 "data_output";
    .port_info 3 /OUTPUT 3 "current_state_output";
    .port_info 4 /OUTPUT 16 "pc_output";
    .port_info 5 /OUTPUT 16 "opcode_bus_output";
    .port_info 6 /OUTPUT 16 "operand_bus_output";
P_0x63b993839fa0 .param/l "S1" 1 3 88, C4<001>;
P_0x63b993839fe0 .param/l "S2" 1 3 89, C4<010>;
P_0x63b99383a020 .param/l "S3" 1 3 90, C4<011>;
P_0x63b99383a060 .param/l "S4" 1 3 91, C4<100>;
P_0x63b99383a0a0 .param/l "START" 1 3 87, C4<000>;
RS_0x706baeeb8bb8 .resolv tri, v0x63b9938be6f0_0, L_0x63b9938c1140, L_0x63b9938d2850, L_0x63b9938d2fe0, L_0x63b9938d3650;
L_0x63b993895060 .functor BUFZ 16, RS_0x706baeeb8bb8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x63b99389d4b0 .functor BUFZ 16, v0x63b9938be790_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x63b9938c0880 .functor BUFZ 16, v0x63b9938be850_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x63b9938d3800 .functor BUFZ 3, v0x63b9938bf0a0_0, C4<000>, C4<000>, C4<000>;
v0x63b9938beea0_0 .var "alu_read_enable", 0 0;
v0x63b9938bef60_0 .var "alu_write_enable", 0 0;
v0x63b9938bf000_0 .net "clk", 0 0, v0x63b9938c0130_0;  1 drivers
v0x63b9938bf0a0_0 .var "current_state", 2 0;
v0x63b9938bf140_0 .net "current_state_output", 2 0, L_0x63b9938d3800;  alias, 1 drivers
v0x63b9938bf270_0 .net8 "data_bus", 15 0, RS_0x706baeeb8bb8;  5 drivers
v0x63b9938bf330_0 .net "data_output", 15 0, L_0x63b993895060;  alias, 1 drivers
v0x63b9938bf410_0 .net "flags_bus", 3 0, v0x63b99389d6c0_0;  1 drivers
v0x63b9938bf4d0_0 .var "next_state", 2 0;
v0x63b9938bf640_0 .net "opcode_bus", 15 0, v0x63b9938be790_0;  1 drivers
v0x63b9938bf700_0 .net "opcode_bus_output", 15 0, L_0x63b99389d4b0;  alias, 1 drivers
v0x63b9938bf7e0_0 .net "operand_bus", 15 0, v0x63b9938be850_0;  1 drivers
v0x63b9938bf930_0 .net "operand_bus_output", 15 0, L_0x63b9938c0880;  alias, 1 drivers
v0x63b9938bfa10_0 .var "pc_enable", 0 0;
v0x63b9938bfab0_0 .net "pc_output", 15 0, L_0x63b9938d2000;  alias, 1 drivers
v0x63b9938bfb50_0 .var "pc_read_enable", 0 0;
v0x63b9938bfc20_0 .var "ram_read_enable", 0 0;
v0x63b9938bfe00_0 .var "ram_write_enable", 0 0;
v0x63b9938bfed0_0 .net "reset", 0 0, v0x63b9938c05f0_0;  1 drivers
v0x63b9938bff70_0 .var "rom_enable", 0 0;
v0x63b9938c0040_0 .var "rom_read_data_enable", 0 0;
E_0x63b99382ca10 .event edge, v0x63b9938bf0a0_0, v0x63b9938b7a10_0;
E_0x63b99389c840 .event edge, v0x63b9938bf0a0_0;
E_0x63b99389de90 .event posedge, v0x63b9938b7bd0_0, v0x63b99389d620_0;
S_0x63b99383c660 .scope module, "alu" "alu_register_verilog" 3 40, 4 8 0, S_0x63b99388c4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "opcode";
    .port_info 3 /INPUT 16 "operand";
    .port_info 4 /INPUT 16 "reg_write_data";
    .port_info 5 /OUTPUT 16 "reg_read_data";
    .port_info 6 /INPUT 1 "read_enable";
    .port_info 7 /INPUT 1 "write_enable";
    .port_info 8 /OUTPUT 4 "alu_flags";
v0x63b9938b9ec0_0 .net *"_ivl_10", 0 0, L_0x63b9938c0e30;  1 drivers
o0x706baeeb8ac8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x63b9938b9fa0_0 name=_ivl_14
v0x63b9938ba080_0 .net *"_ivl_7", 3 0, L_0x63b9938c0d60;  1 drivers
L_0x706baee6f018 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x63b9938ba170_0 .net/2u *"_ivl_8", 3 0, L_0x706baee6f018;  1 drivers
v0x63b9938ba250_0 .net "alu_addr_1", 3 0, L_0x63b9938c0960;  1 drivers
v0x63b9938ba310_0 .net "alu_addr_2", 3 0, L_0x63b9938c0a70;  1 drivers
v0x63b9938ba3e0_0 .net "alu_addr_3", 3 0, L_0x63b9938c0b60;  1 drivers
v0x63b9938ba4b0_0 .net "alu_flags", 3 0, v0x63b99389d6c0_0;  alias, 1 drivers
v0x63b9938ba580_0 .net "alu_result", 15 0, v0x63b99383eec0_0;  1 drivers
v0x63b9938ba650_0 .net "clk", 0 0, v0x63b9938c0130_0;  alias, 1 drivers
v0x63b9938ba6f0_0 .net "final_write_data", 15 0, L_0x63b9938c0f70;  1 drivers
v0x63b9938ba790_0 .net "opcode", 15 0, v0x63b9938be790_0;  alias, 1 drivers
v0x63b9938ba830_0 .net "operand", 15 0, v0x63b9938be850_0;  alias, 1 drivers
v0x63b9938ba910_0 .net "read_enable", 0 0, v0x63b9938beea0_0;  1 drivers
v0x63b9938ba9d0_0 .net "reg_a_data", 15 0, L_0x63b9938d1650;  1 drivers
v0x63b9938baa90_0 .net "reg_b_data", 15 0, L_0x63b9938d1c80;  1 drivers
v0x63b9938baba0_0 .net "reg_out_port", 15 0, L_0x63b9938d22d0;  1 drivers
v0x63b9938bac60_0 .net8 "reg_read_data", 15 0, RS_0x706baeeb8bb8;  alias, 5 drivers
v0x63b9938bad20_0 .net8 "reg_write_data", 15 0, RS_0x706baeeb8bb8;  alias, 5 drivers
v0x63b9938bade0_0 .net "reset", 0 0, v0x63b9938c05f0_0;  alias, 1 drivers
v0x63b9938baed0_0 .net "write_enable", 0 0, v0x63b9938bef60_0;  1 drivers
L_0x63b9938c0960 .part v0x63b9938be850_0, 0, 4;
L_0x63b9938c0a70 .part v0x63b9938be850_0, 8, 4;
L_0x63b9938c0b60 .part v0x63b9938be790_0, 0, 4;
L_0x63b9938c0d60 .part v0x63b9938be790_0, 12, 4;
L_0x63b9938c0e30 .cmp/eq 4, L_0x63b9938c0d60, L_0x706baee6f018;
L_0x63b9938c0f70 .functor MUXZ 16, RS_0x706baeeb8bb8, v0x63b99383eec0_0, L_0x63b9938c0e30, C4<>;
L_0x63b9938c1140 .functor MUXZ 16, o0x706baeeb8ac8, L_0x63b9938d22d0, v0x63b9938beea0_0, C4<>;
S_0x63b99383c980 .scope module, "alu" "alu_verilog" 4 61, 5 9 0, S_0x63b99383c660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "opcode";
    .port_info 3 /INPUT 16 "a";
    .port_info 4 /INPUT 16 "b";
    .port_info 5 /OUTPUT 16 "c";
    .port_info 6 /OUTPUT 4 "flags";
v0x63b993893630_0 .net "a", 15 0, L_0x63b9938d1650;  alias, 1 drivers
v0x63b993891400_0 .net "alu_op_operation", 3 0, L_0x63b9938d2460;  1 drivers
v0x63b99388bf80_0 .net "alu_op_select", 3 0, L_0x63b9938d23c0;  1 drivers
v0x63b993885dd0_0 .net "b", 15 0, L_0x63b9938d1c80;  alias, 1 drivers
v0x63b99383eec0_0 .var "c", 15 0;
v0x63b99389d620_0 .net "clk", 0 0, v0x63b9938c0130_0;  alias, 1 drivers
v0x63b99389d6c0_0 .var "flags", 3 0;
v0x63b9938b7a10_0 .net "opcode", 15 0, v0x63b9938be790_0;  alias, 1 drivers
v0x63b9938b7af0_0 .var "operation_result", 16 0;
v0x63b9938b7bd0_0 .net "reset", 0 0, v0x63b9938c05f0_0;  alias, 1 drivers
E_0x63b99383f3b0/0 .event edge, v0x63b9938b7bd0_0, v0x63b99388bf80_0, v0x63b993891400_0, v0x63b993893630_0;
E_0x63b99383f3b0/1 .event edge, v0x63b993885dd0_0, v0x63b9938b7af0_0;
E_0x63b99383f3b0 .event/or E_0x63b99383f3b0/0, E_0x63b99383f3b0/1;
L_0x63b9938d23c0 .part v0x63b9938be790_0, 12, 4;
L_0x63b9938d2460 .part v0x63b9938be790_0, 8, 4;
S_0x63b9938b7d70 .scope module, "register" "dual_read_register_verilog" 4 47, 6 16 0, S_0x63b99383c660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "opcode";
    .port_info 3 /INPUT 4 "addr_1";
    .port_info 4 /INPUT 4 "addr_2";
    .port_info 5 /INPUT 4 "addr_3";
    .port_info 6 /INPUT 16 "write_data";
    .port_info 7 /INPUT 1 "write_enable";
    .port_info 8 /OUTPUT 16 "read_data_1";
    .port_info 9 /OUTPUT 16 "read_data_2";
    .port_info 10 /OUTPUT 16 "read_data_reg";
v0x63b9938b7f50_0 .net *"_ivl_1", 3 0, L_0x63b9938c1280;  1 drivers
L_0x706baee6f0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63b9938b8050_0 .net *"_ivl_11", 1 0, L_0x706baee6f0a8;  1 drivers
L_0x706baee6f0f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63b9938b8130_0 .net/2u *"_ivl_12", 15 0, L_0x706baee6f0f0;  1 drivers
v0x63b9938b81f0_0 .net *"_ivl_17", 3 0, L_0x63b9938d17e0;  1 drivers
L_0x706baee6f138 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x63b9938b82d0_0 .net/2u *"_ivl_18", 3 0, L_0x706baee6f138;  1 drivers
L_0x706baee6f060 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x63b9938b83b0_0 .net/2u *"_ivl_2", 3 0, L_0x706baee6f060;  1 drivers
v0x63b9938b8490_0 .net *"_ivl_20", 0 0, L_0x63b9938d1910;  1 drivers
v0x63b9938b8550_0 .net *"_ivl_22", 15 0, L_0x63b9938d1a50;  1 drivers
v0x63b9938b8630_0 .net *"_ivl_24", 5 0, L_0x63b9938d1b40;  1 drivers
L_0x706baee6f180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63b9938b8710_0 .net *"_ivl_27", 1 0, L_0x706baee6f180;  1 drivers
L_0x706baee6f1c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63b9938b87f0_0 .net/2u *"_ivl_28", 15 0, L_0x706baee6f1c8;  1 drivers
v0x63b9938b88d0_0 .net *"_ivl_33", 7 0, L_0x63b9938d1e20;  1 drivers
L_0x706baee6f210 .functor BUFT 1, C4<00100010>, C4<0>, C4<0>, C4<0>;
v0x63b9938b89b0_0 .net/2u *"_ivl_34", 7 0, L_0x706baee6f210;  1 drivers
v0x63b9938b8a90_0 .net *"_ivl_36", 0 0, L_0x63b9938d1ec0;  1 drivers
v0x63b9938b8b50_0 .net *"_ivl_38", 15 0, L_0x63b9938d2070;  1 drivers
v0x63b9938b8c30_0 .net *"_ivl_4", 0 0, L_0x63b9938c1320;  1 drivers
v0x63b9938b8cf0_0 .net *"_ivl_40", 5 0, L_0x63b9938d2110;  1 drivers
L_0x706baee6f258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63b9938b8dd0_0 .net *"_ivl_43", 1 0, L_0x706baee6f258;  1 drivers
o0x706baeeb86a8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x63b9938b8eb0_0 name=_ivl_44
v0x63b9938b8f90_0 .net *"_ivl_6", 15 0, L_0x63b9938c1460;  1 drivers
v0x63b9938b9070_0 .net *"_ivl_8", 5 0, L_0x63b9938c1500;  1 drivers
v0x63b9938b9150_0 .net "addr_1", 3 0, L_0x63b9938c0960;  alias, 1 drivers
v0x63b9938b9230_0 .net "addr_2", 3 0, L_0x63b9938c0a70;  alias, 1 drivers
v0x63b9938b9310_0 .net "addr_3", 3 0, L_0x63b9938c0b60;  alias, 1 drivers
v0x63b9938b93f0_0 .net "clk", 0 0, v0x63b9938c0130_0;  alias, 1 drivers
v0x63b9938b9490_0 .var/i "i", 31 0;
v0x63b9938b9550_0 .net "opcode", 15 0, v0x63b9938be790_0;  alias, 1 drivers
v0x63b9938b9610_0 .net "read_data_1", 15 0, L_0x63b9938d1650;  alias, 1 drivers
v0x63b9938b96b0_0 .net "read_data_2", 15 0, L_0x63b9938d1c80;  alias, 1 drivers
v0x63b9938b9750_0 .net "read_data_reg", 15 0, L_0x63b9938d22d0;  alias, 1 drivers
v0x63b9938b9810 .array "registers", 15 0, 15 0;
v0x63b9938b98d0_0 .net "reset", 0 0, v0x63b9938c05f0_0;  alias, 1 drivers
v0x63b9938b9970_0 .net "write_data", 15 0, L_0x63b9938c0f70;  alias, 1 drivers
v0x63b9938b9c40_0 .net "write_enable", 0 0, v0x63b9938bef60_0;  alias, 1 drivers
E_0x63b99389ded0/0 .event edge, v0x63b9938b7bd0_0, v0x63b9938b7a10_0, v0x63b9938b9970_0, v0x63b9938b9310_0;
E_0x63b99389ded0/1 .event edge, v0x63b9938b9c40_0;
E_0x63b99389ded0 .event/or E_0x63b99389ded0/0, E_0x63b99389ded0/1;
L_0x63b9938c1280 .part v0x63b9938be790_0, 12, 4;
L_0x63b9938c1320 .cmp/eq 4, L_0x63b9938c1280, L_0x706baee6f060;
L_0x63b9938c1460 .array/port v0x63b9938b9810, L_0x63b9938c1500;
L_0x63b9938c1500 .concat [ 4 2 0 0], L_0x63b9938c0960, L_0x706baee6f0a8;
L_0x63b9938d1650 .functor MUXZ 16, L_0x706baee6f0f0, L_0x63b9938c1460, L_0x63b9938c1320, C4<>;
L_0x63b9938d17e0 .part v0x63b9938be790_0, 12, 4;
L_0x63b9938d1910 .cmp/eq 4, L_0x63b9938d17e0, L_0x706baee6f138;
L_0x63b9938d1a50 .array/port v0x63b9938b9810, L_0x63b9938d1b40;
L_0x63b9938d1b40 .concat [ 4 2 0 0], L_0x63b9938c0a70, L_0x706baee6f180;
L_0x63b9938d1c80 .functor MUXZ 16, L_0x706baee6f1c8, L_0x63b9938d1a50, L_0x63b9938d1910, C4<>;
L_0x63b9938d1e20 .part v0x63b9938be790_0, 8, 8;
L_0x63b9938d1ec0 .cmp/eq 8, L_0x63b9938d1e20, L_0x706baee6f210;
L_0x63b9938d2070 .array/port v0x63b9938b9810, L_0x63b9938d2110;
L_0x63b9938d2110 .concat [ 4 2 0 0], L_0x63b9938c0b60, L_0x706baee6f258;
L_0x63b9938d22d0 .functor MUXZ 16, o0x706baeeb86a8, L_0x63b9938d2070, L_0x63b9938d1ec0, C4<>;
S_0x63b9938bb0a0 .scope module, "pc" "pc_verilog" 3 52, 7 9 0, S_0x63b99388c4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_enable";
    .port_info 3 /INPUT 16 "opcode";
    .port_info 4 /INPUT 16 "operand";
    .port_info 5 /INPUT 4 "flags";
    .port_info 6 /INPUT 1 "read_enable";
    .port_info 7 /OUTPUT 16 "pc";
    .port_info 8 /OUTPUT 16 "pc_debug_output";
P_0x63b9938bb250 .param/l "PC_JMP" 1 7 21, C4<0000>;
P_0x63b9938bb290 .param/l "PC_JMPC" 1 7 22, C4<0001>;
P_0x63b9938bb2d0 .param/l "PC_JMPC_REL" 1 7 25, C4<0100>;
P_0x63b9938bb310 .param/l "PC_JMPZ" 1 7 23, C4<0010>;
P_0x63b9938bb350 .param/l "PC_JMPZ_REL" 1 7 26, C4<0101>;
P_0x63b9938bb390 .param/l "PC_JMP_REL" 1 7 24, C4<0011>;
L_0x63b9938d2000 .functor BUFZ 16, v0x63b9938bc080_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x706baeeb8d98 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x63b9938bb7d0_0 name=_ivl_4
v0x63b9938bb8d0_0 .net "clk", 0 0, v0x63b9938c0130_0;  alias, 1 drivers
v0x63b9938bb990_0 .net "flags", 3 0, v0x63b99389d6c0_0;  alias, 1 drivers
v0x63b9938bba80_0 .net "opcode", 15 0, v0x63b9938be790_0;  alias, 1 drivers
v0x63b9938bbb20_0 .net "operand", 15 0, v0x63b9938be850_0;  alias, 1 drivers
v0x63b9938bbc30_0 .net8 "pc", 15 0, RS_0x706baeeb8bb8;  alias, 5 drivers
v0x63b9938bbd20_0 .net "pc_debug_output", 15 0, L_0x63b9938d2000;  alias, 1 drivers
v0x63b9938bbe00_0 .net "pc_enable", 0 0, v0x63b9938bfa10_0;  1 drivers
v0x63b9938bbec0_0 .net "pc_op_operation", 3 0, L_0x63b9938d25a0;  1 drivers
v0x63b9938bbfa0_0 .net "pc_op_select", 3 0, L_0x63b9938d2500;  1 drivers
v0x63b9938bc080_0 .var "pc_register", 15 0;
v0x63b9938bc160_0 .net "read_enable", 0 0, v0x63b9938bfb50_0;  1 drivers
v0x63b9938bc220_0 .net "reset", 0 0, v0x63b9938c05f0_0;  alias, 1 drivers
E_0x63b993894190 .event posedge, v0x63b99389d620_0;
L_0x63b9938d2500 .part v0x63b9938be790_0, 12, 4;
L_0x63b9938d25a0 .part v0x63b9938be790_0, 8, 4;
L_0x63b9938d2850 .functor MUXZ 16, o0x706baeeb8d98, v0x63b9938bc080_0, v0x63b9938bfb50_0, C4<>;
S_0x63b9938bc3e0 .scope module, "ram" "ram_verilog" 3 64, 8 12 0, S_0x63b99388c4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "opcode";
    .port_info 3 /INPUT 16 "operand";
    .port_info 4 /INPUT 16 "write_data";
    .port_info 5 /INPUT 1 "read_enable";
    .port_info 6 /INPUT 1 "write_enable";
    .port_info 7 /OUTPUT 16 "read_data";
P_0x63b993896040 .param/l "RAM_READ" 1 8 23, C4<0010>;
P_0x63b993896080 .param/l "RAM_WRITE" 1 8 22, C4<0001>;
L_0x63b9938d2cb0 .functor AND 1, v0x63b9938bfc20_0, L_0x63b9938d2b70, C4<1>, C4<1>;
L_0x63b9938d3350 .functor AND 1, v0x63b9938bfc20_0, L_0x63b9938d3210, C4<1>, C4<1>;
v0x63b9938bc790_0 .net *"_ivl_11", 0 0, L_0x63b9938d2cb0;  1 drivers
v0x63b9938bc870_0 .net *"_ivl_12", 15 0, L_0x63b9938d2dc0;  1 drivers
v0x63b9938bc950_0 .net *"_ivl_14", 9 0, L_0x63b9938d2e60;  1 drivers
L_0x706baee6f2e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63b9938bca10_0 .net *"_ivl_17", 1 0, L_0x706baee6f2e8;  1 drivers
o0x706baeeb9158 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x63b9938bcaf0_0 name=_ivl_18
v0x63b9938bcc20_0 .net *"_ivl_23", 7 0, L_0x63b9938d3120;  1 drivers
L_0x706baee6f330 .functor BUFT 1, C4<10010010>, C4<0>, C4<0>, C4<0>;
v0x63b9938bcd00_0 .net/2u *"_ivl_24", 7 0, L_0x706baee6f330;  1 drivers
v0x63b9938bcde0_0 .net *"_ivl_26", 0 0, L_0x63b9938d3210;  1 drivers
v0x63b9938bcea0_0 .net *"_ivl_29", 0 0, L_0x63b9938d3350;  1 drivers
v0x63b9938bcff0_0 .net *"_ivl_30", 15 0, L_0x63b9938d3410;  1 drivers
v0x63b9938bd0d0_0 .net *"_ivl_32", 9 0, L_0x63b9938d3510;  1 drivers
L_0x706baee6f378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63b9938bd1b0_0 .net *"_ivl_35", 1 0, L_0x706baee6f378;  1 drivers
o0x706baeeb92d8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x63b9938bd290_0 name=_ivl_36
v0x63b9938bd370_0 .net *"_ivl_5", 7 0, L_0x63b9938d2ad0;  1 drivers
L_0x706baee6f2a0 .functor BUFT 1, C4<01000010>, C4<0>, C4<0>, C4<0>;
v0x63b9938bd450_0 .net/2u *"_ivl_6", 7 0, L_0x706baee6f2a0;  1 drivers
v0x63b9938bd530_0 .net *"_ivl_8", 0 0, L_0x63b9938d2b70;  1 drivers
v0x63b9938bd5f0_0 .var "addr", 7 0;
v0x63b9938bd6d0_0 .net "clk", 0 0, v0x63b9938c0130_0;  alias, 1 drivers
v0x63b9938bd770_0 .net "opcode", 15 0, v0x63b9938be790_0;  alias, 1 drivers
v0x63b9938bd8c0_0 .net "operand", 15 0, v0x63b9938be850_0;  alias, 1 drivers
v0x63b9938bd980 .array "ram_array", 255 0, 15 0;
v0x63b9938bda40_0 .net "ram_op_operation", 3 0, L_0x63b9938d2a30;  1 drivers
v0x63b9938bdb20_0 .net "ram_op_select", 3 0, L_0x63b9938d2990;  1 drivers
v0x63b9938bdc00_0 .net8 "read_data", 15 0, RS_0x706baeeb8bb8;  alias, 5 drivers
v0x63b9938bdcc0_0 .net "read_enable", 0 0, v0x63b9938bfc20_0;  1 drivers
v0x63b9938bdd80_0 .net "reset", 0 0, v0x63b9938c05f0_0;  alias, 1 drivers
v0x63b9938bdeb0_0 .net8 "write_data", 15 0, RS_0x706baeeb8bb8;  alias, 5 drivers
v0x63b9938be000_0 .net "write_enable", 0 0, v0x63b9938bfe00_0;  1 drivers
E_0x63b99385ebb0 .event edge, v0x63b9938bdb20_0, v0x63b9938b7a10_0, v0x63b9938ba830_0;
L_0x63b9938d2990 .part v0x63b9938be790_0, 12, 4;
L_0x63b9938d2a30 .part v0x63b9938be790_0, 8, 4;
L_0x63b9938d2ad0 .part v0x63b9938be790_0, 8, 8;
L_0x63b9938d2b70 .cmp/eq 8, L_0x63b9938d2ad0, L_0x706baee6f2a0;
L_0x63b9938d2dc0 .array/port v0x63b9938bd980, L_0x63b9938d2e60;
L_0x63b9938d2e60 .concat [ 8 2 0 0], v0x63b9938bd5f0_0, L_0x706baee6f2e8;
L_0x63b9938d2fe0 .functor MUXZ 16, o0x706baeeb9158, L_0x63b9938d2dc0, L_0x63b9938d2cb0, C4<>;
L_0x63b9938d3120 .part v0x63b9938be790_0, 8, 8;
L_0x63b9938d3210 .cmp/eq 8, L_0x63b9938d3120, L_0x706baee6f330;
L_0x63b9938d3410 .array/port v0x63b9938bd980, L_0x63b9938d3510;
L_0x63b9938d3510 .concat [ 8 2 0 0], v0x63b9938bd5f0_0, L_0x706baee6f378;
L_0x63b9938d3650 .functor MUXZ 16, o0x706baeeb92d8, L_0x63b9938d3410, L_0x63b9938d3350, C4<>;
S_0x63b9938be1c0 .scope module, "rom" "rom_verilog" 3 75, 9 10 0, S_0x63b99388c4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "addr";
    .port_info 1 /INPUT 1 "rom_enable";
    .port_info 2 /INPUT 1 "rom_read_data_enable";
    .port_info 3 /OUTPUT 16 "read_opcode";
    .port_info 4 /OUTPUT 16 "read_operand";
    .port_info 5 /OUTPUT 16 "read_data";
P_0x63b9938bae80 .param/l "ROM_DATA_READ" 1 9 18, C4<0001>;
v0x63b9938be530_0 .net8 "addr", 15 0, RS_0x706baeeb8bb8;  alias, 5 drivers
v0x63b9938be610_0 .var/i "i", 31 0;
v0x63b9938be6f0_0 .var "read_data", 15 0;
v0x63b9938be790_0 .var "read_opcode", 15 0;
v0x63b9938be850_0 .var "read_operand", 15 0;
v0x63b9938be910 .array "rom_array", 15 0, 31 0;
v0x63b9938bec60_0 .net "rom_enable", 0 0, v0x63b9938bff70_0;  1 drivers
v0x63b9938bed20_0 .net "rom_read_data_enable", 0 0, v0x63b9938c0040_0;  1 drivers
v0x63b9938be910_0 .array/port v0x63b9938be910, 0;
v0x63b9938be910_1 .array/port v0x63b9938be910, 1;
E_0x63b99386ad30/0 .event edge, v0x63b9938bec60_0, v0x63b9938bac60_0, v0x63b9938be910_0, v0x63b9938be910_1;
v0x63b9938be910_2 .array/port v0x63b9938be910, 2;
v0x63b9938be910_3 .array/port v0x63b9938be910, 3;
v0x63b9938be910_4 .array/port v0x63b9938be910, 4;
v0x63b9938be910_5 .array/port v0x63b9938be910, 5;
E_0x63b99386ad30/1 .event edge, v0x63b9938be910_2, v0x63b9938be910_3, v0x63b9938be910_4, v0x63b9938be910_5;
v0x63b9938be910_6 .array/port v0x63b9938be910, 6;
v0x63b9938be910_7 .array/port v0x63b9938be910, 7;
v0x63b9938be910_8 .array/port v0x63b9938be910, 8;
v0x63b9938be910_9 .array/port v0x63b9938be910, 9;
E_0x63b99386ad30/2 .event edge, v0x63b9938be910_6, v0x63b9938be910_7, v0x63b9938be910_8, v0x63b9938be910_9;
v0x63b9938be910_10 .array/port v0x63b9938be910, 10;
v0x63b9938be910_11 .array/port v0x63b9938be910, 11;
v0x63b9938be910_12 .array/port v0x63b9938be910, 12;
v0x63b9938be910_13 .array/port v0x63b9938be910, 13;
E_0x63b99386ad30/3 .event edge, v0x63b9938be910_10, v0x63b9938be910_11, v0x63b9938be910_12, v0x63b9938be910_13;
v0x63b9938be910_14 .array/port v0x63b9938be910, 14;
v0x63b9938be910_15 .array/port v0x63b9938be910, 15;
E_0x63b99386ad30/4 .event edge, v0x63b9938be910_14, v0x63b9938be910_15, v0x63b9938bed20_0, v0x63b9938b7a10_0;
E_0x63b99386ad30/5 .event edge, v0x63b9938ba830_0;
E_0x63b99386ad30 .event/or E_0x63b99386ad30/0, E_0x63b99386ad30/1, E_0x63b99386ad30/2, E_0x63b99386ad30/3, E_0x63b99386ad30/4, E_0x63b99386ad30/5;
    .scope S_0x63b9938b7d70;
T_0 ;
    %wait E_0x63b99389ded0;
    %load/vec4 v0x63b9938b98d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63b9938b9490_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x63b9938b9490_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x63b9938b9490_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63b9938b9810, 0, 4;
    %load/vec4 v0x63b9938b9490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63b9938b9490_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x63b9938b9550_0;
    %parti/s 4, 12, 5;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x63b9938b9970_0;
    %load/vec4 v0x63b9938b9310_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63b9938b9810, 0, 4;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x63b9938b9c40_0;
    %load/vec4 v0x63b9938b9550_0;
    %parti/s 8, 8, 5;
    %pushi/vec4 146, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x63b9938b9970_0;
    %load/vec4 v0x63b9938b9310_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63b9938b9810, 0, 4;
T_0.6 ;
T_0.5 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x63b99383c980;
T_1 ;
    %wait E_0x63b99383f3b0;
    %load/vec4 v0x63b9938b7bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x63b99383eec0_0, 0, 16;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x63b99389d6c0_0, 0, 4;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x63b9938b7af0_0, 0, 17;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x63b99388bf80_0;
    %load/vec4 v0x63b993891400_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 8;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 8;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 8;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 8;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x63b9938b7af0_0, 0, 17;
    %jmp T_1.12;
T_1.2 ;
    %load/vec4 v0x63b993893630_0;
    %pad/u 17;
    %load/vec4 v0x63b993885dd0_0;
    %pad/u 17;
    %add;
    %store/vec4 v0x63b9938b7af0_0, 0, 17;
    %jmp T_1.12;
T_1.3 ;
    %load/vec4 v0x63b993893630_0;
    %pad/u 17;
    %load/vec4 v0x63b993885dd0_0;
    %pad/u 17;
    %sub;
    %store/vec4 v0x63b9938b7af0_0, 0, 17;
    %jmp T_1.12;
T_1.4 ;
    %load/vec4 v0x63b993893630_0;
    %pad/u 17;
    %load/vec4 v0x63b993885dd0_0;
    %pad/u 17;
    %and;
    %store/vec4 v0x63b9938b7af0_0, 0, 17;
    %jmp T_1.12;
T_1.5 ;
    %load/vec4 v0x63b993893630_0;
    %pad/u 17;
    %load/vec4 v0x63b993885dd0_0;
    %pad/u 17;
    %or;
    %store/vec4 v0x63b9938b7af0_0, 0, 17;
    %jmp T_1.12;
T_1.6 ;
    %load/vec4 v0x63b993893630_0;
    %pad/u 17;
    %load/vec4 v0x63b993885dd0_0;
    %pad/u 17;
    %xor;
    %store/vec4 v0x63b9938b7af0_0, 0, 17;
    %jmp T_1.12;
T_1.7 ;
    %load/vec4 v0x63b993893630_0;
    %pad/u 17;
    %inv;
    %store/vec4 v0x63b9938b7af0_0, 0, 17;
    %jmp T_1.12;
T_1.8 ;
    %load/vec4 v0x63b993893630_0;
    %pad/u 17;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x63b9938b7af0_0, 0, 17;
    %jmp T_1.12;
T_1.9 ;
    %load/vec4 v0x63b993893630_0;
    %pad/u 17;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x63b9938b7af0_0, 0, 17;
    %jmp T_1.12;
T_1.10 ;
    %load/vec4 v0x63b993893630_0;
    %pad/u 17;
    %load/vec4 v0x63b993885dd0_0;
    %pad/u 17;
    %mul;
    %store/vec4 v0x63b9938b7af0_0, 0, 17;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
    %load/vec4 v0x63b9938b7af0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x63b99383eec0_0, 0, 16;
    %load/vec4 v0x63b99388bf80_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_1.13, 4;
    %load/vec4 v0x63b9938b7af0_0;
    %parti/s 16, 0, 2;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_1.15, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.16, 8;
T_1.15 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.16, 8;
 ; End of false expr.
    %blend;
T_1.16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x63b99389d6c0_0, 4, 1;
    %load/vec4 v0x63b9938b7af0_0;
    %parti/s 1, 16, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x63b99389d6c0_0, 4, 1;
T_1.13 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x63b9938bb0a0;
T_2 ;
    %wait E_0x63b993894190;
    %load/vec4 v0x63b9938bc220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x63b9938bc080_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x63b9938bbe00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x63b9938bbfa0_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x63b9938bbec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %load/vec4 v0x63b9938bc080_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x63b9938bc080_0, 0;
    %jmp T_2.13;
T_2.6 ;
    %load/vec4 v0x63b9938bbb20_0;
    %assign/vec4 v0x63b9938bc080_0, 0;
    %jmp T_2.13;
T_2.7 ;
    %load/vec4 v0x63b9938bb990_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.14, 8;
    %load/vec4 v0x63b9938bbb20_0;
    %jmp/1 T_2.15, 8;
T_2.14 ; End of true expr.
    %load/vec4 v0x63b9938bc080_0;
    %addi 1, 0, 16;
    %jmp/0 T_2.15, 8;
 ; End of false expr.
    %blend;
T_2.15;
    %assign/vec4 v0x63b9938bc080_0, 0;
    %jmp T_2.13;
T_2.8 ;
    %load/vec4 v0x63b9938bb990_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.16, 8;
    %load/vec4 v0x63b9938bbb20_0;
    %jmp/1 T_2.17, 8;
T_2.16 ; End of true expr.
    %load/vec4 v0x63b9938bc080_0;
    %addi 1, 0, 16;
    %jmp/0 T_2.17, 8;
 ; End of false expr.
    %blend;
T_2.17;
    %assign/vec4 v0x63b9938bc080_0, 0;
    %jmp T_2.13;
T_2.9 ;
    %load/vec4 v0x63b9938bc080_0;
    %load/vec4 v0x63b9938bbb20_0;
    %add;
    %assign/vec4 v0x63b9938bc080_0, 0;
    %jmp T_2.13;
T_2.10 ;
    %load/vec4 v0x63b9938bb990_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.18, 8;
    %load/vec4 v0x63b9938bc080_0;
    %load/vec4 v0x63b9938bbb20_0;
    %add;
    %jmp/1 T_2.19, 8;
T_2.18 ; End of true expr.
    %load/vec4 v0x63b9938bc080_0;
    %addi 1, 0, 16;
    %jmp/0 T_2.19, 8;
 ; End of false expr.
    %blend;
T_2.19;
    %assign/vec4 v0x63b9938bc080_0, 0;
    %jmp T_2.13;
T_2.11 ;
    %load/vec4 v0x63b9938bb990_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.20, 8;
    %load/vec4 v0x63b9938bc080_0;
    %load/vec4 v0x63b9938bbb20_0;
    %add;
    %jmp/1 T_2.21, 8;
T_2.20 ; End of true expr.
    %load/vec4 v0x63b9938bc080_0;
    %addi 1, 0, 16;
    %jmp/0 T_2.21, 8;
 ; End of false expr.
    %blend;
T_2.21;
    %assign/vec4 v0x63b9938bc080_0, 0;
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x63b9938bc080_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x63b9938bc080_0, 0;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x63b9938bc3e0;
T_3 ;
    %wait E_0x63b99385ebb0;
    %load/vec4 v0x63b9938bdb20_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x63b9938bd770_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x63b9938bd5f0_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x63b9938bd8c0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x63b9938bd5f0_0, 0, 8;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x63b9938bc3e0;
T_4 ;
    %wait E_0x63b993894190;
    %load/vec4 v0x63b9938be000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x63b9938bdb20_0;
    %load/vec4 v0x63b9938bda40_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 65, 0, 8;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 145, 0, 8;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x63b9938bd8c0_0;
    %load/vec4 v0x63b9938bd5f0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63b9938bd980, 0, 4;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x63b9938bdeb0_0;
    %load/vec4 v0x63b9938bd5f0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63b9938bd980, 0, 4;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x63b9938bdeb0_0;
    %load/vec4 v0x63b9938bd5f0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63b9938bd980, 0, 4;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x63b9938be1c0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63b9938be610_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x63b9938be610_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x63b9938be610_0;
    %store/vec4a v0x63b9938be910, 4, 0;
    %load/vec4 v0x63b9938be610_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63b9938be610_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %vpi_call 9 31 "$readmemh", "program.mem", v0x63b9938be910 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x63b9938be1c0;
T_6 ;
    %wait E_0x63b99386ad30;
    %load/vec4 v0x63b9938bec60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %ix/getv 4, v0x63b9938be530_0;
    %load/vec4a v0x63b9938be910, 4;
    %parti/s 16, 16, 6;
    %store/vec4 v0x63b9938be790_0, 0, 16;
    %ix/getv 4, v0x63b9938be530_0;
    %load/vec4a v0x63b9938be910, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v0x63b9938be850_0, 0, 16;
T_6.0 ;
    %load/vec4 v0x63b9938bed20_0;
    %load/vec4 v0x63b9938be790_0;
    %parti/s 8, 8, 5;
    %pushi/vec4 49, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x63b9938be850_0;
    %store/vec4 v0x63b9938be6f0_0, 0, 16;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v0x63b9938be6f0_0, 0, 16;
T_6.3 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x63b99388c4c0;
T_7 ;
    %wait E_0x63b99389de90;
    %load/vec4 v0x63b9938bfed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x63b9938bf0a0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x63b9938bf4d0_0;
    %assign/vec4 v0x63b9938bf0a0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x63b99388c4c0;
T_8 ;
    %wait E_0x63b99389c840;
    %load/vec4 v0x63b9938bf0a0_0;
    %store/vec4 v0x63b9938bf4d0_0, 0, 3;
    %load/vec4 v0x63b9938bf0a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x63b9938bf4d0_0, 0, 3;
    %jmp T_8.6;
T_8.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x63b9938bf4d0_0, 0, 3;
    %jmp T_8.6;
T_8.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x63b9938bf4d0_0, 0, 3;
    %jmp T_8.6;
T_8.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x63b9938bf4d0_0, 0, 3;
    %jmp T_8.6;
T_8.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x63b9938bf4d0_0, 0, 3;
    %jmp T_8.6;
T_8.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x63b9938bf4d0_0, 0, 3;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x63b99388c4c0;
T_9 ;
    %wait E_0x63b99382ca10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63b9938bfb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63b9938bfa10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63b9938beea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63b9938bfc20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63b9938bff70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63b9938c0040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63b9938bfe00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63b9938bef60_0, 0, 1;
    %load/vec4 v0x63b9938bf0a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %jmp T_9.5;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b9938bfb50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b9938bff70_0, 0, 1;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v0x63b9938bf640_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_9.6, 4;
    %vpi_call 3 147 "$display", "Halt instruction detected. Ending simulation." {0 0 0};
    %vpi_call 3 148 "$finish" {0 0 0};
T_9.6 ;
    %load/vec4 v0x63b9938bf640_0;
    %parti/s 8, 8, 5;
    %cmpi/e 34, 0, 8;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b9938beea0_0, 0, 1;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v0x63b9938bf640_0;
    %parti/s 8, 8, 5;
    %cmpi/e 66, 0, 8;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b9938bfc20_0, 0, 1;
    %jmp T_9.11;
T_9.10 ;
    %load/vec4 v0x63b9938bf640_0;
    %parti/s 8, 8, 5;
    %cmpi/e 65, 0, 8;
    %jmp/0xz  T_9.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b9938bfe00_0, 0, 1;
    %jmp T_9.13;
T_9.12 ;
    %load/vec4 v0x63b9938bf640_0;
    %parti/s 8, 8, 5;
    %cmpi/e 49, 0, 8;
    %jmp/0xz  T_9.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b9938c0040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b9938bfe00_0, 0, 1;
    %jmp T_9.15;
T_9.14 ;
    %load/vec4 v0x63b9938bf640_0;
    %parti/s 8, 8, 5;
    %cmpi/e 146, 0, 8;
    %jmp/0xz  T_9.16, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b9938bfc20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b9938bef60_0, 0, 1;
T_9.16 ;
T_9.15 ;
T_9.13 ;
T_9.11 ;
T_9.9 ;
    %jmp T_9.5;
T_9.2 ;
    %jmp T_9.5;
T_9.3 ;
    %jmp T_9.5;
T_9.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b9938bfa10_0, 0, 1;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x63b99383cca0;
T_10 ;
    %delay 5000, 0;
    %load/vec4 v0x63b9938c0130_0;
    %inv;
    %store/vec4 v0x63b9938c0130_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x63b99383cca0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63b9938c0130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b9938c05f0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63b9938c05f0_0, 0, 1;
    %wait E_0x63b993809480;
    %delay 300000, 0;
    %vpi_call 2 45 "$display", "Simulation finished." {0 0 0};
    %vpi_call 2 46 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x63b99383cca0;
T_12 ;
    %vpi_call 2 51 "$monitor", "Time=%t | PC=%h | STATE=%h | Data bus value=%h | opcode=%h | operand=%h", $time, v0x63b9938c0550_0, v0x63b9938c01f0_0, v0x63b9938c02e0_0, v0x63b9938c03e0_0, v0x63b9938c04b0_0 {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "processor_verilog_tb.v";
    "processor_verilog.v";
    "alu_register_verilog.v";
    "alu_verilog.v";
    "dual_read_register_verilog.v";
    "pc_verilog.v";
    "ram_verilog.v";
    "rom_verilog.v";
