// Seed: 2947444773
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  output id_3;
  inout id_2;
  output id_1;
  reg id_4;
  always @(posedge id_2 - 1) begin
    id_4 <= id_4;
  end
  logic id_5, id_6;
endmodule
