Model Technology ModelSim SE-64 vcom 10.2c Compiler 2013.07 Jul 19 2013
-- Loading package STANDARD
** Error: D:\Xilinx\vivado\Vivado\2018.2\data\ip\xilinx\bsip_v1_1\hdl\bsip_v1_1_rfs.vhd(61): near "AES128-CBC": Unknown session key in protected region
** Error: D:\Xilinx\vivado\Vivado\2018.2\data\ip\xilinx\bsip_v1_1\hdl\bsip_v1_1_rfs.vhd(62): VHDL Compiler exiting
