#summary Architecture specific notes for AMD K10

= Introduction =

AMD processors support 4 general purpose counters which are 48 bit wide.
There are no fixed counters as on Intel processors.

= Performance groups =

The following performance groups are partly based on the report by AMD fellow Paul J. Drongowski: Basic Performance Measurements for AMD Athlon™ 64,
AMD Opteron™ and AMD Phenom™ Processors.

|| *Group* || *Events* || *Remarks* ||
||FLOPS_DP||SSE_RETIRED_ADD_DOUBLE_FLOPS:PMC0,<br>SSE_RETIRED_MULT_DOUBLE_FLOPS:PMC1,<br>CPU_CLOCKS_UNHALTED:PMC2||Double Precision MFlops/s||
||FLOPS_SP||SSE_RETIRED_ADD_SINGLE_FLOPS:PMC0,<br>SSE_RETIRED_MULT_SINGLE_FLOPS:PMC1,<br>CPU_CLOCKS_UNHALTED:PMC2||Single Precision MFlops/s||
||L2||DATA_CACHE_REFILLS_L2_ALL:PMC0,<br>DATA_CACHE_EVICTED_ALL:PMC1,<br>CPU_CLOCKS_UNHALTED:PMC2||L2 cache bandwidth in MBytes/s||
||L3||L3_FILLS_ALL_ALL_CORES:PMC0,<br>L3_READ_REQUEST_ALL_ALL_CORES:PMC1,<br>CPU_CLOCKS_UNHALTED:PMC2||L3 cache bandwidth in MBytes/s||
||MEM||NORTHBRIDGE_READ_RESPONSE_ALL:PMC0,<br>OCTWORDS_WRITE_TRANSFERS:PMC1,<br>DRAM_ACCESSES_DCTO_ALL:PMC2,<br>DRAM_ACCESSES_DCT1_ALL:PMC3||Main memory bandwidth in MBytes/s||
||CACHE||INSTRUCTIONS_RETIRED:PMC0,<br>DATA_CACHE_ACCESSES:PMC1,<br>DATA_CACHE_REFILLS_L2_ALL:PMC2,<br>DATA_CACHE_REFILLS_NORTHBRIDGE_ALL:PMC3||L1 Data cache miss rate/ratio||
||ICACHE||INSTRUCTIONS_RETIRED:PMC0,<br>ICACHE_FETCHES:PMC1,<br>ICACHE_REFILLS_L2:PMC2,<br>ICACHE_REFILLS_MEM:PMC3||Instruction cache miss rate/ratio||
||L2CACHE||INSTRUCTIONS_RETIRED:PMC0,<br>L2_REQUESTS_ALL:PMC1,<br>L2_MISSES_ALL:PMC2,<br>L2_FILL_ALL:PMC3||L2 cache miss rate/ratio||
||L3CACHE||INSTRUCTIONS_RETIRED:PMC0,<br>L3_READ_REQUEST_ALL_ALL_CORES:PMC1,<br>L3_MISSES_ALL_ALL_CORES:PMC2||L3 cache miss rate/ratio||
||BRANCH||INSTRUCTIONS_RETIRED:PMC0,<br>BRANCH_RETIRED:PMC1,<br>BRANCH_MISPREDICT_RETIRED:PMC2,<br>BRANCH_TAKEN_RETIRED:PMC3||Branch prediction miss rate/ratio||
||CPI||INSTRUCTIONS_RETIRED:PMC0,<br>CPU_CLOCKS_UNHALTED:PMC1,<br>UOPS_RETIRED:PMC2||cycles per instruction||
||FPU_EXCEPTION||INSTRUCTIONS_RETIRED:PMC0,<br>FP_INSTRUCTIONS_RETIRED_ALL:PMC1,<br>FPU_EXCEPTIONS_ALL:PMC2||Floating point exceptions||
||TLB||INSTRUCTIONS_RETIRED:PMC0,<br>DATA_CACHE_ACCESSES:PMC1,<br>DTLB_L2_HIT_ALL:PMC2,DTLB_L2_MISS_ALL:PMC3||TLB miss rate/ratio||

= Counters =

4 General Purpose Counters: PMC0, PMC1, PMC2, PMC3.

= Events =

This architecture has 272 events.

Event tags (tag, id, umask, counters):

DISPATCHED_FP_OP_ADD_PIPE, 0x0, 0x1, PMC   <br>
DISPATCHED_FP_OP_MULTIPLY_PIPE, 0x0, 0x2, PMC   <br>
DISPATCHED_FP_OP_STORE_PIPE, 0x0, 0x4, PMC   <br>
DISPATCHED_FP_OP_ADD_PIPE_LOAD, 0x0, 0x8, PMC   <br>
DISPATCHED_FP_OP_MULTIPLY_PIPE_LOAD, 0x0, 0x10, PMC   <br>
DISPATCHED_FP_OP_STORE_PIPE_LOAD, 0x0, 0x20, PMC   <br>
FPU_EMPTY, 0x1, 0x0, PMC   <br>
DISPATCHED_FAST_FPU, 0x2, 0x0, PMC   <br>
SSE_RETIRED_ADD_SINGLE_UOPS, 0x3, 0x1, PMC   <br>
SSE_RETIRED_MULT_SINGLE_UOPS, 0x3, 0x2, PMC   <br>
SSE_RETIRED_DIV_SINGLE_UOPS, 0x3, 0x4, PMC   <br>
SSE_RETIRED_ADD_DOUBLE_UOPS, 0x3, 0x8, PMC   <br>
SSE_RETIRED_MULT_DOUBLE_UOPS, 0x3, 0x10, PMC   <br>
SSE_RETIRED_DIV_DOUBLE_UOPS, 0x3, 0x20, PMC   <br>
SSE_RETIRED_ADD_SINGLE_FLOPS, 0x3, 0x41, PMC   <br>
SSE_RETIRED_MULT_SINGLE_FLOPS, 0x3, 0x42, PMC   <br>
SSE_RETIRED_DIV_SINGLE_FLOPS, 0x3, 0x44, PMC   <br>
SSE_RETIRED_ADD_DOUBLE_FLOPS, 0x3, 0x48, PMC   <br>
SSE_RETIRED_MULT_DOUBLE_FLOPS, 0x3, 0x50, PMC   <br>
SSE_RETIRED_DIV_DOUBLE_FLOPS, 0x3, 0x60, PMC   <br>
MOVE_RETIRED_LOW_MERGE, 0x4, 0x1, PMC   <br>
MOVE_RETIRED_HIGH_MERGE, 0x4, 0x2, PMC   <br>
MOVE_RETIRED_MERGE, 0x4, 0x4, PMC   <br>
MOVE_RETIRED_ALL, 0x4, 0x8, PMC   <br>
SERIAL_RETIRED_SSE_BOTTOM_EXE, 0x5, 0x1, PMC   <br>
SERIAL_RETIRED_SSE_BOTTOM_SERIAL, 0x5, 0x2, PMC   <br>
SERIAL_RETIRED_X87_BOTTOM_EXE, 0x5, 0x4, PMC   <br>
SERIAL_RETIRED_X87_BOTTOM_SERIAL, 0x5, 0x8, PMC   <br>
SERIAL_CYCLES_FP_EXE, 0x6, 0x1, PMC   <br>
SERIAL_CYCLES_FP_SERIAL, 0x6, 0x2, PMC   <br>
PIPELINE_RESTART_SELF_MOD, 0x21, 0x0, PMC   <br>
PIPELINE_RESTART_PROBE_HIT, 0x22, 0x0, PMC   <br>
LS_BUFFER_FULL, 0x23, 0x0, PMC   <br>
LOCKED_OPERATION_INSTRUCTIONS, 0x24, 0x1, PMC   <br>
LOCKED_OPERATION_SPECULATIVE_CYC, 0x24, 0x2, PMC   <br>
LOCKED_OPERATION_NON_SPECULATIVE_CYC, 0x24, 0x4, PMC   <br>
LOCKED_OPERATION_WAIT_CACHE_HIT_CYC, 0x24, 0x8, PMC   <br>
RETIRED_CLFLUSH, 0x26, 0x0, PMC   <br>
RETIRED_CPUID, 0x26, 0x0, PMC   <br>
STORE_TO_LOAD_FORWARD_CANCEL_ADDRESS_MISMATCH, 0x2A, 0x1, PMC   <br>
STORE_TO_LOAD_FORWARD_CANCEL_SIZE_MISMATCH, 0x2A, 0x2, PMC   <br>
STORE_TO_LOAD_FORWARD_CANCEL_MISALIGNED, 0x2A, 0x4, PMC   <br>
NUM_SMI, 0x2B, 0x0, PMC   <br>
DATA_CACHE_ACCESSES, 0x40, 0x0, PMC   <br>
DATA_CACHE_MISSES, 0x41, 0x0, PMC   <br>
DATA_CACHE_REFILLS_NORTHBRIDGE, 0x42, 0x1, PMC   <br>
DATA_CACHE_REFILLS_L2_SHARED, 0x42, 0x2, PMC   <br>
DATA_CACHE_REFILLS_L2_EXCLUSIVE, 0x42, 0x4, PMC   <br>
DATA_CACHE_REFILLS_L2_OWNED, 0x42, 0x8, PMC   <br>
DATA_CACHE_REFILLS_L2_MODIFIED, 0x42, 0x10, PMC   <br>
DATA_CACHE_REFILLS_L2_ALL, 0x42, 0x1E, PMC   <br>
DATA_CACHE_REFILLS_NORTHBRIDGE_INVALID, 0x43, 0x1, PMC   <br>
DATA_CACHE_REFILLS_NORTHBRIDGE_SHARED, 0x43, 0x2, PMC   <br>
DATA_CACHE_REFILLS_NORTHBRIDGE_EXCLUSIVE, 0x43, 0x4, PMC   <br>
DATA_CACHE_REFILLS_NORTHBRIDGE_OWNED, 0x43, 0x8, PMC   <br>
DATA_CACHE_REFILLS_NORTHBRIDGE_MODIFIED, 0x43, 0x10, PMC   <br>
DATA_CACHE_REFILLS_NORTHBRIDGE_ALL, 0x43, 0x1E, PMC   <br>
DATA_CACHE_EVICTED_INVALID, 0x44, 0x1, PMC   <br>
DATA_CACHE_EVICTED_SHARED, 0x44, 0x2, PMC   <br>
DATA_CACHE_EVICTED_EXCLUSIVE, 0x44, 0x4, PMC   <br>
DATA_CACHE_EVICTED_OWNED, 0x44, 0x8, PMC   <br>
DATA_CACHE_EVICTED_MODIFIED, 0x44, 0x10, PMC   <br>
DATA_CACHE_EVICTED_PREFETCH_NTA, 0x44, 0x20, PMC   <br>
DATA_CACHE_EVICTED_NOT_PREFETCH_NTA, 0x44, 0x40, PMC   <br>
DATA_CACHE_EVICTED_ALL, 0x44, 0x1F, PMC   <br>
DTLB_L2_HIT_4K, 0x45, 0x1, PMC   <br>
DTLB_L2_HIT_2M, 0x45, 0x2, PMC   <br>
DTLB_L2_HIT_1G, 0x45, 0x4, PMC   <br>
DTLB_L2_HIT_ALL, 0x45, 0x7, PMC   <br>
DTLB_L2_MISS_4K, 0x46, 0x1, PMC   <br>
DTLB_L2_MISS_2M, 0x46, 0x2, PMC   <br>
DTLB_L2_MISS_1G, 0x46, 0x4, PMC   <br>
DTLB_L2_MISS_ALL, 0x46, 0x7, PMC   <br>
MISALIGNED_ACCESS, 0x47, 0x0, PMC   <br>
LATE_CANCEL_ACCESS, 0x48, 0x0, PMC   <br>
EARLY_CANCEL_ACCESS, 0x49, 0x0, PMC   <br>
SINGLE_BIT_ERRORS_SCRUBBER, 0x4A, 0x1, PMC   <br>
SINGLE_BIT_ERRORS_PIGGYBACK, 0x4A, 0x2, PMC   <br>
SINGLE_BIT_ERRORS_LOAD_PIPE, 0x4A, 0x4, PMC   <br>
SINGLE_BIT_ERRORS_STORE_PIPE, 0x4A, 0x8, PMC   <br>
PREFETCH_INSTRUCTION_DISPATCHED_LOAD, 0x4B, 0x1, PMC   <br>
PREFETCH_INSTRUCTION_DISPATCHED_STORE, 0x4B, 0x2, PMC   <br>
PREFETCH_INSTRUCTION_DISPATCHED_NTA, 0x4B, 0x4, PMC   <br>
DCACHE_LOCK_MISS, 0x4C, 0x2, PMC   <br>
DTLB_L1_HIT_4K, 0x4D, 0x1, PMC   <br>
DTLB_L1_HIT_2M, 0x4D, 0x2, PMC   <br>
DTLB_L1_HIT_1G, 0x4D, 0x4, PMC   <br>
SW_PREFETCH_HIT_L1, 0x52, 0x1, PMC   <br>
SW_PREFETCH_HIT_L2, 0x52, 0x8, PMC   <br>
GLOBAL_TLB_FLUSH, 0x54, 0x0, PMC   <br>
MEMORY_REQUEST_NON_CACHEABLE, 0x65, 0x1, PMC   <br>
MEMORY_REQUEST_WRITE_COMBINED, 0x65, 0x2, PMC   <br>
MEMORY_REQUEST_STREAMING_STORE, 0x65, 0x80, PMC   <br>
DATA_PREFETCHER_CANCELED, 0x67, 0x1, PMC   <br>
DATA_PREFETCHER_ATTEMPTS, 0x67, 0x2, PMC   <br>
NORTHBRIDGE_READ_RESPONSE_EXCLUSIVE, 0x6C, 0x1, PMC   <br>
NORTHBRIDGE_READ_RESPONSE_MODIFIED, 0x6C, 0x2, PMC   <br>
NORTHBRIDGE_READ_RESPONSE_SHARED, 0x6C, 0x4, PMC   <br>
NORTHBRIDGE_READ_RESPONSE_ALL, 0x6C, 0x7, PMC   <br>
NORTHBRIDGE_READ_RESPONSE_OWNED, 0x6C, 0x8, PMC   <br>
NORTHBRIDGE_READ_RESPONSE_DATA_ERROR, 0x6C, 0x10, PMC   <br>
OCTWORDS_WRITE_TRANSFERS, 0x6D, 0x1, PMC   <br>
CPU_CLOCKS_UNHALTED, 0x76, 0x0, PMC   <br>
L2_REQUESTS_ICACHE_FILL, 0x7D, 0x1, PMC   <br>
L2_REQUESTS_DCACHE_FILL, 0x7D, 0x2, PMC   <br>
L2_REQUESTS_TLBCACHE_FILL, 0x7D, 0x4, PMC   <br>
L2_REQUESTS_ALL, 0x7D, 0x7, PMC   <br>
L2_REQUESTS_TAG_SNOOP_REQUEST, 0x7D, 0x8, PMC   <br>
L2_REQUESTS_CANCELLED_REQUEST, 0x7D, 0x10, PMC   <br>
L2_REQUESTS_HARDWARE_PREFETCH, 0x7D, 0x20, PMC   <br>
L2_MISSES_ICACHE_FILL, 0x7E, 0x1, PMC   <br>
L2_MISSES_DCACHE_FILL, 0x7E, 0x2, PMC   <br>
L2_MISSES_TLB_WALK, 0x7E, 0x4, PMC   <br>
L2_MISSES_ALL, 0x7E, 0x7, PMC   <br>
L2_MISSES_HARDWARE_PREFETCH, 0x7E, 0x8, PMC   <br>
L2_FILL_VICTIMS, 0x7F, 0x1, PMC   <br>
L2_FILL_WRITEBACKS, 0x7F, 0x2, PMC   <br>
L2_FILL_ALL, 0x7F, 0x3, PMC   <br>
ICACHE_FETCHES, 0x80, 0x0, PMC   <br>
ICACHE_MISSES, 0x81, 0x0, PMC   <br>
ICACHE_REFILLS_L2, 0x82, 0x0, PMC   <br>
ICACHE_REFILLS_MEM, 0x83, 0x0, PMC   <br>
ITLB_L2_HIT, 0x84, 0x0, PMC   <br>
ITLB_L2_MISS_4K, 0x85, 0x1, PMC   <br>
ITLB_L2_MISS_2M, 0x85, 0x2, PMC   <br>
PIPELINE_RESTART_STREAM_PROBE, 0x86, 0x0, PMC   <br>
INSTRUCTION_FETCH_STALL, 0x87, 0x0, PMC   <br>
RETURN_STACK_HITS, 0x88, 0x0, PMC   <br>
RETURN_STACK_OVERFLOW, 0x89, 0x0, PMC   <br>
ICACHE_VICTIMS, 0x8B, 0x0, PMC   <br>
ICACHE_LINES_INVALIDATED_NOHIT, 0x8C, 0x1, PMC   <br>
ICACHE_LINES_INVALIDATED_HIT, 0x8C, 0x2, PMC   <br>
ITLB_RELOADS, 0x99, 0x0, PMC   <br>
ITLB_RELOADS_ABORTED, 0x9A, 0x0, PMC   <br>
INSTRUCTIONS_RETIRED, 0xC0, 0x0, PMC   <br>
UOPS_RETIRED, 0xC1, 0x0, PMC   <br>
BRANCH_RETIRED, 0xC2, 0x0, PMC   <br>
BRANCH_MISPREDICT_RETIRED, 0xC3, 0x0, PMC   <br>
BRANCH_TAKEN_RETIRED, 0xC4, 0x0, PMC   <br>
BRANCH_TAKEN_MISPREDICTED_RETIRED, 0xC5, 0x0, PMC   <br>
TRANSFER_FAR_CONTROL_RETIRED, 0xC6, 0x0, PMC   <br>
BRANCH_RESYNCS_RETIRED, 0xC7, 0x0, PMC   <br>
NEAR_RETURNS_RETIRED, 0xC8, 0x0, PMC   <br>
NEAR_RETURNS_MISPREDICTED_RETIRED, 0xC9, 0x0, PMC   <br>
BRANCH_INDIRECT_MISPREDICT_RETIRED, 0xCA, 0x0, PMC   <br>
FP_INSTRUCTIONS_RETIRED_X87, 0xCB, 0x1, PMC   <br>
FP_INSTRUCTIONS_RETIRED_MMX, 0xCB, 0x2, PMC   <br>
FP_INSTRUCTIONS_RETIRED_SSE, 0xCB, 0x4, PMC   <br>
FP_INSTRUCTIONS_RETIRED_ALL, 0xCB, 0x7, PMC   <br>
FASTPATH_RETIRED_0, 0xCC, 0x1, PMC   <br>
FASTPATH_RETIRED_1, 0xCC, 0x2, PMC   <br>
FASTPATH_RETIRED_2, 0xCC, 0x4, PMC   <br>
INTERRUPTS_MASKED_CYCLES, 0xCE, 0x0, PMC   <br>
INTERRUPTS_TAKEN, 0xCF, 0x0, PMC   <br>
DECODER_EMPTY_CYCLES, 0xD0, 0x0, PMC   <br>
DISPATCH_STALLS, 0xD1, 0x0, PMC   <br>
DISPATCH_STALLS_BRANCH, 0xD2, 0x0, PMC   <br>
DISPATCH_STALLS_SERIAL, 0xD3, 0x0, PMC   <br>
DISPATCH_STALLS_SEGMENT_LOAD, 0xD4, 0x0, PMC   <br>
DISPATCH_STALLS_ROB_FULL, 0xD5, 0x0, PMC   <br>
DISPATCH_STALLS_RES_FULL, 0xD6, 0x0, PMC   <br>
DISPATCH_STALLS_FPU_FULL, 0xD7, 0x0, PMC   <br>
DISPATCH_STALLS_LS_FULL, 0xD8, 0x0, PMC   <br>
DISPATCH_STALLS_ALL_QUIT, 0xD9, 0x0, PMC   <br>
DISPATCH_STALLS_DRAIN, 0xDA, 0x0, PMC   <br>
FPU_EXCEPTIONS_X87_RECLASS, 0xDB, 0x1, PMC   <br>
FPU_EXCEPTIONS_SSE_RETYPE, 0xDB, 0x2, PMC   <br>
FPU_EXCEPTIONS_SSE_RECLASS, 0xDB, 0x4, PMC   <br>
FPU_EXCEPTIONS_MICROTRAPS, 0xDB, 0x8, PMC   <br>
FPU_EXCEPTIONS_ALL, 0xDB, 0xF, PMC   <br>
X87_FLOPS_RETIRED_ADD, 0x1C0, 0x1, PMC   <br>
X87_FLOPS_RETIRED_MULT, 0x1C0, 0x2, PMC   <br>
X87_FLOPS_RETIRED_DIV, 0x1C0, 0x4, PMC   <br>
LFENCE_RETIRED, 0x1D3, 0x0, PMC   <br>
SFENCE_RETIRED, 0x1D4, 0x0, PMC   <br>
MFENCE_RETIRED, 0x1D5, 0x0, PMC   <br>
DRAM_ACCESSES_DCT0_HIT, 0xE0, 0x1, PMC   <br>
DRAM_ACCESSES_DCTO_MISS, 0xE0, 0x2, PMC   <br>
DRAM_ACCESSES_DCTO_CONFLICT, 0xE0, 0x4, PMC   <br>
DRAM_ACCESSES_DCTO_ALL, 0xE0, 0x7, PMC   <br>
DRAM_ACCESSES_DCT1_HIT, 0xE0, 0x8, PMC   <br>
DRAM_ACCESSES_DCT1_MISS, 0xE0, 0x10, PMC   <br>
DRAM_ACCESSES_DCT1_CONFLICT, 0xE0, 0x20, PMC   <br>
DRAM_ACCESSES_DCT1_ALL, 0xE0, 0x38, PMC   <br>
DRAM_PAGE_TABLE_OVERFLOW_ALL, 0xE1, 0x0, PMC   <br>
DRAM_PAGE_TABLE_OVERFLOW_DCT0, 0xE1, 0x1, PMC   <br>
DRAM_PAGE_TABLE_OVERFLOW_DCT1, 0xE1, 0x2, PMC   <br>
DRAM_COMMAND_SLOTS_MISSED_ALL, 0xE2, 0x0, PMC   <br>
DRAM_COMMAND_SLOTS_MISSED_DCT0, 0xE2, 0x1, PMC   <br>
DRAM_COMMAND_SLOTS_MISSED_DCT1, 0xE2, 0x2, PMC   <br>
DRAM_CONTROLLER_TURNAROUNDS_DCT0_CHIP_SELECT, 0xE3, 0x1, PMC   <br>
DRAM_CONTROLLER_TURNAROUNDS_DCT0_READ_TO_WRITE, 0xE3, 0x2, PMC   <br>
DRAM_CONTROLLER_TURNAROUNDS_DCT0_WRITE_TO_READ, 0xE3, 0x4, PMC   <br>
DRAM_CONTROLLER_TURNAROUNDS_DCT1_CHIP_SELECT, 0xE3, 0x8, PMC   <br>
DRAM_CONTROLLER_TURNAROUNDS_DCT1_READ_TO_WRITE, 0xE3, 0x10, PMC   <br>
DRAM_CONTROLLER_TURNAROUNDS_DCT1_WRITE_TO_READ, 0xE3, 0x20, PMC   <br>
DRAM_CONTROLLER_BYPASS_SATURATION_HIGH, 0xE4, 0x1, PMC   <br>
DRAM_CONTROLLER_BYPASS_SATURATION_MEDIUM, 0xE4, 0x2, PMC   <br>
DRAM_CONTROLLER_BYPASS_SATURATION_DCT0, 0xE4, 0x4, PMC   <br>
DRAM_CONTROLLER_BYPASS_SATURATION_DCT1, 0xE4, 0x8, PMC   <br>
CACHE_BLOCK_COMMANDS_VICTIM, 0xEA, 0x1, PMC   <br>
CACHE_BLOCK_COMMANDS_READ, 0xEA, 0x4, PMC   <br>
CACHE_BLOCK_COMMANDS_READ_SHARED, 0xEA, 0x8, PMC   <br>
CACHE_BLOCK_COMMANDS_READ_MODIFIED, 0xEA, 0x10, PMC   <br>
CACHE_BLOCK_COMMANDS_DIRTY, 0xEA, 0x20, PMC   <br>
MEMORY_REQUESTS_WRITE, 0x1F0, 0x1, PMC   <br>
MEMORY_REQUESTS_READ, 0x1F0, 0x2, PMC   <br>
MEMORY_REQUESTS_PREFETCH, 0x1F0, 0x4, PMC   <br>
MEMORY_REQUESTS_WRITE_32, 0x1F0, 0x8, PMC   <br>
MEMORY_REQUESTS_WRITE_64, 0x1F0, 0x10, PMC   <br>
MEMORY_REQUESTS_READ_32, 0x1F0, 0x20, PMC   <br>
MEMORY_REQUESTS_READ_64, 0x1F0, 0x40, PMC   <br>
MEMORY_REQUESTS_READ_WHILE_WRITE, 0x1F0, 0x80, PMC   <br>
L3_READ_REQUEST_D_EXCLUSIVE_CORE_0, 0x4E0, 0x11, PMC   <br>
L3_READ_REQUEST_I_SHARED_CORE_0, 0x4E0, 0x12, PMC   <br>
L3_READ_REQUEST_MODIFY_CORE_0, 0x4E0, 0x14, PMC   <br>
L3_READ_REQUEST_D_EXCLUSIVE_CORE_1, 0x4E0, 0x21, PMC   <br>
L3_READ_REQUEST_I_SHARED_CORE_1, 0x4E0, 0x22, PMC   <br>
L3_READ_REQUEST_MODIFY_CORE_1, 0x4E0, 0x24, PMC   <br>
L3_READ_REQUEST_D_EXCLUSIVE_CORE_2, 0x4E0, 0x41, PMC   <br>
L3_READ_REQUEST_I_SHARED_CORE_2, 0x4E0, 0x42, PMC   <br>
L3_READ_REQUEST_MODIFY_CORE_2, 0x4E0, 0x44, PMC   <br>
L3_READ_REQUEST_D_EXCLUSIVE_CORE_3, 0x4E0, 0x81, PMC   <br>
L3_READ_REQUEST_I_SHARED_CORE_3, 0x4E0, 0x82, PMC   <br>
L3_READ_REQUEST_MODIFY_CORE_3, 0x4E0, 0x84, PMC   <br>
L3_READ_REQUEST_ALL_CORE_0, 0x4E0, 0x17, PMC   <br>
L3_READ_REQUEST_ALL_CORE_1, 0x4E0, 0x27, PMC   <br>
L3_READ_REQUEST_ALL_CORE_2, 0x4E0, 0x47, PMC   <br>
L3_READ_REQUEST_ALL_CORE_3, 0x4E0, 0x87, PMC   <br>
L3_READ_REQUEST_ALL_ALL_CORES, 0x4E0, 0xF7, PMC   <br>
L3_MISSES_D_EXCLUSIVE_CORE_0, 0x4E1, 0x11, PMC   <br>
L3_MISSES_I_SHARED_CORE_0, 0x4E1, 0x12, PMC   <br>
L3_MISSES_MODIFY_CORE_0, 0x4E1, 0x14, PMC   <br>
L3_MISSES_D_EXCLUSIVE_CORE_1, 0x4E1, 0x21, PMC   <br>
L3_MISSES_I_SHARED_CORE_1, 0x4E1, 0x22, PMC   <br>
L3_MISSES_MODIFY_CORE_1, 0x4E1, 0x24, PMC   <br>
L3_MISSES_D_EXCLUSIVE_CORE_2, 0x4E1, 0x41, PMC   <br>
L3_MISSES_I_SHARED_CORE_2, 0x4E1, 0x42, PMC   <br>
L3_MISSES_MODIFY_CORE_2, 0x4E1, 0x44, PMC   <br>
L3_MISSES_D_EXCLUSIVE_CORE_3, 0x4E1, 0x81, PMC   <br>
L3_MISSES_I_SHARED_CORE_3, 0x4E1, 0x82, PMC   <br>
L3_MISSES_MODIFY_CORE_3, 0x4E1, 0x84, PMC   <br>
L3_MISSES_ALL_CORE_0, 0x4E1, 0x17, PMC   <br>
L3_MISSES_ALL_CORE_1, 0x4E1, 0x27, PMC   <br>
L3_MISSES_ALL_CORE_2, 0x4E1, 0x47, PMC   <br>
L3_MISSES_ALL_CORE_3, 0x4E1, 0x87, PMC   <br>
L3_MISSES_ALL_ALL_CORES, 0x4E1, 0xF7, PMC   <br>
L3_FILLS_SHARED_CORE_0, 0x4E2, 0x11, PMC   <br>
L3_FILLS_EXCLUSIVE_CORE_0, 0x4E2, 0x12, PMC   <br>
L3_FILLS_OWNED_CORE_0, 0x4E2, 0x14, PMC   <br>
L3_FILLS_MODIFY_CORE_0, 0x4E2, 0x18, PMC   <br>
L3_FILLS_SHARED_CORE_1, 0x4E2, 0x21, PMC   <br>
L3_FILLS_EXCLUSIVE_CORE_1, 0x4E2, 0x22, PMC   <br>
L3_FILLS_OWNED_CORE_1, 0x4E2, 0x24, PMC   <br>
L3_FILLS_MODIFY_CORE_1, 0x4E2, 0x28, PMC   <br>
L3_FILLS_SHARED_CORE_2, 0x4E2, 0x41, PMC   <br>
L3_FILLS_EXCLUSIVE_CORE_2, 0x4E2, 0x42, PMC   <br>
L3_FILLS_OWNED_CORE_2, 0x4E2, 0x44, PMC   <br>
L3_FILLS_MODIFY_CORE_2, 0x4E2, 0x48, PMC   <br>
L3_FILLS_SHARED_CORE_3, 0x4E2, 0x81, PMC   <br>
L3_FILLS_EXCLUSIVE_CORE_3, 0x4E2, 0x82, PMC   <br>
L3_FILLS_OWNED_CORE_3, 0x4E2, 0x84, PMC   <br>
L3_FILLS_MODIFY_CORE_3, 0x4E2, 0x88, PMC   <br>
L3_FILLS_SHARED_ALL_CORES, 0x4E2, 0xF1, PMC   <br>
L3_FILLS_EXCLUSIVE_ALL_CORES, 0x4E2, 0xF2, PMC   <br>
L3_FILLS_OWNED_ALL_CORES, 0x4E2, 0xF4, PMC   <br>
L3_FILLS_MODIFY_ALL_CORES, 0x4E2, 0xF8, PMC   <br>
L3_FILLS_ALL_ALL_CORES, 0x4E2, 0xFF, PMC   <br>
L3_EVICTS_SHARED, 0x4E3, 0x1, PMC   <br>
L3_EVICTS_EXCLUSIVE, 0x4E3, 0x2, PMC   <br>
L3_EVICTS_OWNED, 0x4E3, 0x4, PMC   <br>
L3_EVICTS_MODIFY, 0x4E3, 0x8, PMC   <br>