VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN test ;
UNITS DISTANCE MICRONS 1000 ;
DIEAREA ( 0 0 ) ( 2520000 1536000 ) ;
ROW ROW_0 CoreSite 48000 48000 N DO 101 BY 1 STEP 24000 0 ;
ROW ROW_1 CoreSite 48000 72000 FS DO 101 BY 1 STEP 24000 0 ;
ROW ROW_2 CoreSite 48000 96000 N DO 101 BY 1 STEP 24000 0 ;
ROW ROW_3 CoreSite 48000 120000 FS DO 101 BY 1 STEP 24000 0 ;
ROW ROW_4 CoreSite 48000 144000 N DO 101 BY 1 STEP 24000 0 ;
ROW ROW_5 CoreSite 48000 168000 FS DO 101 BY 1 STEP 24000 0 ;
ROW ROW_6 CoreSite 48000 192000 N DO 101 BY 1 STEP 24000 0 ;
ROW ROW_7 CoreSite 48000 216000 FS DO 101 BY 1 STEP 24000 0 ;
ROW ROW_8 CoreSite 48000 240000 N DO 101 BY 1 STEP 24000 0 ;
ROW ROW_9 CoreSite 48000 264000 FS DO 101 BY 1 STEP 24000 0 ;
ROW ROW_10 CoreSite 48000 288000 N DO 101 BY 1 STEP 24000 0 ;
ROW ROW_11 CoreSite 48000 312000 FS DO 101 BY 1 STEP 24000 0 ;
ROW ROW_12 CoreSite 48000 336000 N DO 101 BY 1 STEP 24000 0 ;
ROW ROW_13 CoreSite 48000 360000 FS DO 101 BY 1 STEP 24000 0 ;
ROW ROW_14 CoreSite 48000 384000 N DO 101 BY 1 STEP 24000 0 ;
ROW ROW_15 CoreSite 48000 408000 FS DO 101 BY 1 STEP 24000 0 ;
ROW ROW_16 CoreSite 48000 432000 N DO 101 BY 1 STEP 24000 0 ;
ROW ROW_17 CoreSite 48000 456000 FS DO 101 BY 1 STEP 24000 0 ;
ROW ROW_18 CoreSite 48000 480000 N DO 101 BY 1 STEP 24000 0 ;
ROW ROW_19 CoreSite 48000 504000 FS DO 101 BY 1 STEP 24000 0 ;
ROW ROW_20 CoreSite 48000 528000 N DO 101 BY 1 STEP 24000 0 ;
ROW ROW_21 CoreSite 48000 552000 FS DO 101 BY 1 STEP 24000 0 ;
ROW ROW_22 CoreSite 48000 576000 N DO 101 BY 1 STEP 24000 0 ;
ROW ROW_23 CoreSite 48000 600000 FS DO 101 BY 1 STEP 24000 0 ;
ROW ROW_24 CoreSite 48000 624000 N DO 101 BY 1 STEP 24000 0 ;
ROW ROW_25 CoreSite 48000 648000 FS DO 101 BY 1 STEP 24000 0 ;
ROW ROW_26 CoreSite 48000 672000 N DO 101 BY 1 STEP 24000 0 ;
ROW ROW_27 CoreSite 48000 696000 FS DO 101 BY 1 STEP 24000 0 ;
ROW ROW_28 CoreSite 48000 720000 N DO 101 BY 1 STEP 24000 0 ;
ROW ROW_29 CoreSite 48000 744000 FS DO 101 BY 1 STEP 24000 0 ;
ROW ROW_30 CoreSite 48000 768000 N DO 101 BY 1 STEP 24000 0 ;
ROW ROW_31 CoreSite 48000 792000 FS DO 101 BY 1 STEP 24000 0 ;
ROW ROW_32 CoreSite 48000 816000 N DO 101 BY 1 STEP 24000 0 ;
ROW ROW_33 CoreSite 48000 840000 FS DO 101 BY 1 STEP 24000 0 ;
ROW ROW_34 CoreSite 48000 864000 N DO 101 BY 1 STEP 24000 0 ;
ROW ROW_35 CoreSite 48000 888000 FS DO 101 BY 1 STEP 24000 0 ;
ROW ROW_36 CoreSite 48000 912000 N DO 101 BY 1 STEP 24000 0 ;
ROW ROW_37 CoreSite 48000 936000 FS DO 101 BY 1 STEP 24000 0 ;
ROW ROW_38 CoreSite 48000 960000 N DO 101 BY 1 STEP 24000 0 ;
ROW ROW_39 CoreSite 48000 984000 FS DO 101 BY 1 STEP 24000 0 ;
ROW ROW_40 CoreSite 48000 1008000 N DO 101 BY 1 STEP 24000 0 ;
ROW ROW_41 CoreSite 48000 1032000 FS DO 101 BY 1 STEP 24000 0 ;
ROW ROW_42 CoreSite 48000 1056000 N DO 101 BY 1 STEP 24000 0 ;
ROW ROW_43 CoreSite 48000 1080000 FS DO 101 BY 1 STEP 24000 0 ;
ROW ROW_44 CoreSite 48000 1104000 N DO 101 BY 1 STEP 24000 0 ;
ROW ROW_45 CoreSite 48000 1128000 FS DO 101 BY 1 STEP 24000 0 ;
ROW ROW_46 CoreSite 48000 1152000 N DO 101 BY 1 STEP 24000 0 ;
ROW ROW_47 CoreSite 48000 1176000 FS DO 101 BY 1 STEP 24000 0 ;
ROW ROW_48 CoreSite 48000 1200000 N DO 101 BY 1 STEP 24000 0 ;
ROW ROW_49 CoreSite 48000 1224000 FS DO 101 BY 1 STEP 24000 0 ;
ROW ROW_50 CoreSite 48000 1248000 N DO 101 BY 1 STEP 24000 0 ;
ROW ROW_51 CoreSite 48000 1272000 FS DO 101 BY 1 STEP 24000 0 ;
ROW ROW_52 CoreSite 48000 1296000 N DO 101 BY 1 STEP 24000 0 ;
ROW ROW_53 CoreSite 48000 1320000 FS DO 101 BY 1 STEP 24000 0 ;
ROW ROW_54 CoreSite 48000 1344000 N DO 101 BY 1 STEP 24000 0 ;
ROW ROW_55 CoreSite 48000 1368000 FS DO 101 BY 1 STEP 24000 0 ;
ROW ROW_56 CoreSite 48000 1392000 N DO 101 BY 1 STEP 24000 0 ;
ROW ROW_57 CoreSite 48000 1416000 FS DO 101 BY 1 STEP 24000 0 ;
ROW ROW_58 CoreSite 48000 1440000 N DO 101 BY 1 STEP 24000 0 ;
ROW ROW_59 CoreSite 48000 1464000 FS DO 101 BY 1 STEP 24000 0 ;
TRACKS X 0 DO 2521 STEP 1000 LAYER li1 ;
TRACKS Y 1000 DO 1536 STEP 1000 LAYER li1 ;
TRACKS X 0 DO 2521 STEP 1000 LAYER met1 ;
TRACKS Y 1000 DO 1536 STEP 1000 LAYER met1 ;
TRACKS X 0 DO 106 STEP 24000 LAYER met2 ;
TRACKS Y 24000 DO 64 STEP 24000 LAYER met2 ;
TRACKS X 0 DO 106 STEP 24000 LAYER met3 ;
TRACKS Y 24000 DO 64 STEP 24000 LAYER met3 ;
TRACKS X 0 DO 2521 STEP 1000 LAYER met4 ;
TRACKS Y 1000 DO 1536 STEP 1000 LAYER met4 ;
TRACKS X 0 DO 2521 STEP 1000 LAYER met5 ;
TRACKS Y 1000 DO 1536 STEP 1000 LAYER met5 ;
GCELLGRID X 0 DO 7 STEP 360000 ;
GCELLGRID Y 0 DO 5 STEP 360000 ;
COMPONENTS 2 ;
    - route_test0 route_test + PLACED ( 1224000 744000 ) FS ;
    - route_test1 route_test + PLACED ( 1344000 720000 ) N ;
END COMPONENTS
PINS 2 ;
    - in + NET in + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER met2 ( -7000 -7000 ) ( 7000 7000 )
        + PLACED ( 1248000 7000 ) N ;
    - out + NET out + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER met2 ( -7000 -7000 ) ( 7000 7000 )
        + PLACED ( 1248000 1529000 ) N ;
END PINS
NETS 3 ;
    - connect0 ( route_test1 in ) ( route_test0 out ) + USE SIGNAL ;
    - in ( PIN in ) ( route_test0 in ) + USE SIGNAL ;
    - out ( PIN out ) ( route_test1 out ) + USE SIGNAL ;
END NETS
END DESIGN
