{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1542836620105 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1542836620106 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de0_pulse_gen 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"de0_pulse_gen\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1542836620143 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542836620189 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542836620189 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1542836620511 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1542836620763 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1542836626936 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 234 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 234 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1542836627327 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY\[0\]~inputCLKENA0 190 global CLKCTRL_G4 " "KEY\[0\]~inputCLKENA0 with 190 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1542836627327 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1542836627327 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1542836627327 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver KEY\[0\]~inputCLKENA0 CLKCTRL_G4 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver KEY\[0\]~inputCLKENA0, placed at CLKCTRL_G4" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad KEY\[0\] PIN_U7 " "Refclk input I/O pad KEY\[0\] is placed onto PIN_U7" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1542836627327 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1542836627327 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1542836627327 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542836627327 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1542836627337 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542836627338 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542836627342 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1542836627344 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1542836627344 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1542836627345 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sync " "Entity sync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*sync:*\|ff\[0\]\}\] " "set_false_path -to \[get_keepers \{*sync:*\|ff\[0\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1542836629071 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*sync:*\|ff\[0\]\}\] " "set_false_path -to \[get_keepers \{*sync:*\|ff\[0\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1542836629071 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1542836629071 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1542836629071 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "de0_pulse_gen.sdc " "Synopsys Design Constraints File file not found: 'de0_pulse_gen.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1542836629077 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1542836629078 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1542836629085 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1542836629085 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1542836629086 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1542836629142 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1542836629144 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1542836629144 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542836629446 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1542836633890 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1542836634770 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542836638003 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1542836644295 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1542836645607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542836645607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1542836647978 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X33_Y34 X43_Y45 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y34 to location X43_Y45" {  } { { "loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y34 to location X43_Y45"} { { 12 { 0 ""} 33 34 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1542836652581 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1542836652581 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1542836655184 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1542836655184 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542836655185 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.80 " "Total time spent on timing analysis during the Fitter is 1.80 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1542836657836 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542836657857 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542836659015 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542836659016 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542836660297 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542836665213 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "98 " "Following 98 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CLOCK4_50 a permanently disabled " "Pin CLOCK4_50 has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { CLOCK4_50 } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 223 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 52 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 53 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 54 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 55 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 56 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 57 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 58 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 59 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 60 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 61 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 62 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 63 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 64 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 65 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 66 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 67 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[0] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 68 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[1] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 69 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[2] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 70 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[3] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 71 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[4] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 72 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[5] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 73 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[6] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[7] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 75 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[8] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 76 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[9] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 77 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[10] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 78 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[11] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 79 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[12] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 80 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[13] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 81 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[14] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 82 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[15] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 83 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[16] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 84 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[17] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 85 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[18] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 86 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[19] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 87 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[20] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 88 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[21] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 89 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[22] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 90 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[23] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 91 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[24] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 92 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[25] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 93 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[26] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 94 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[27] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 95 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[28] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 96 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[29] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 97 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[30] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 98 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[31] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 99 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[32] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 100 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[33] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[34] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 102 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[35] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 103 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_1[0] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 104 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_1[1] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 105 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_1[2] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 106 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_1[3] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 107 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_1[4] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 108 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_1[5] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 109 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_1[6] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 110 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_1[7] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 111 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_1[8] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 112 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_1[9] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 113 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_1[10] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 114 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_1[11] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 115 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_1[12] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 116 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_1[13] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 117 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_1[14] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 118 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_1[15] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 119 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_1[16] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 120 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_1[17] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 121 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_1[18] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 122 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_1[19] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 123 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_1[20] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 124 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_1[21] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 125 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_1[22] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 126 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_1[23] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 127 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_1[24] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 128 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_1[25] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 129 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_1[26] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 130 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_1[27] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 131 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_1[30] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 133 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_1[31] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 134 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_1[32] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 135 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_1[33] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 136 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_1[34] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 137 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_1[35] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 138 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { PS2_CLK } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 233 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { PS2_CLK2 } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 234 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { PS2_DAT } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 235 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { PS2_DAT2 } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 236 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { SD_CMD } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 239 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[0\] a permanently disabled " "Pin SD_DATA\[0\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { SD_DATA[0] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[0\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 83 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 195 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[1\] a permanently disabled " "Pin SD_DATA\[1\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { SD_DATA[1] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[1\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 83 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 196 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[2\] a permanently disabled " "Pin SD_DATA\[2\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { SD_DATA[2] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[2\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 83 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 197 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[3\] a permanently disabled " "Pin SD_DATA\[3\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { SD_DATA[3] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[3\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 83 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 198 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_1[28] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 132 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently enabled " "Pin GPIO_1\[29\] has a permanently enabled output enable" {  } { { "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tyler/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_1[29] } } } { "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tyler/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "de0_pulse_gen_top.v" "" { Text "/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/tyler/de0_pulse_gen/" { { 0 { 0 ""} 0 36 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542836665478 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1542836665478 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tyler/de0_pulse_gen/output_files/de0_pulse_gen.fit.smsg " "Generated suppressed messages file /home/tyler/de0_pulse_gen/output_files/de0_pulse_gen.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1542836665604 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2130 " "Peak virtual memory: 2130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542836666297 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 21 16:44:26 2018 " "Processing ended: Wed Nov 21 16:44:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542836666297 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542836666297 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542836666297 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1542836666297 ""}
