module top_module (
    input clk,
    input reset,      // Synchronous active-high reset
    output [3:0] q);
    
    always @ (posedge clk) begin
        
        q <= (reset) ? 0 : q + 1'b1;	//since q is 4 bits, it just rolls over from 15 to 0
        
    end
endmodule
