{
  "module_name": "lan78xx.h",
  "hash_id": "cb2bddf415a986e8969a6e0428a2b5c96b5945b3a6b4ad0778720d9e9005fd49",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/usb/lan78xx.h",
  "human_readable_source": " \n \n#ifndef _LAN78XX_H\n#define _LAN78XX_H\n\n \n#define USB_VENDOR_REQUEST_WRITE_REGISTER\t0xA0\n#define USB_VENDOR_REQUEST_READ_REGISTER\t0xA1\n#define USB_VENDOR_REQUEST_GET_STATS\t\t0xA2\n\n \n#define INT_ENP_EEE_START_TX_LPI_INT\t\tBIT(26)\n#define INT_ENP_EEE_STOP_TX_LPI_INT\t\tBIT(25)\n#define INT_ENP_EEE_RX_LPI_INT\t\t\tBIT(24)\n#define INT_ENP_RDFO_INT\t\t\tBIT(22)\n#define INT_ENP_TXE_INT\t\t\t\tBIT(21)\n#define INT_ENP_TX_DIS_INT\t\t\tBIT(19)\n#define INT_ENP_RX_DIS_INT\t\t\tBIT(18)\n#define INT_ENP_PHY_INT\t\t\t\tBIT(17)\n#define INT_ENP_DP_INT\t\t\t\tBIT(16)\n#define INT_ENP_MAC_ERR_INT\t\t\tBIT(15)\n#define INT_ENP_TDFU_INT\t\t\tBIT(14)\n#define INT_ENP_TDFO_INT\t\t\tBIT(13)\n#define INT_ENP_UTX_FP_INT\t\t\tBIT(12)\n\n#define TX_PKT_ALIGNMENT\t\t\t4\n#define RX_PKT_ALIGNMENT\t\t\t4\n\n \n#define TX_CMD_A_IGE_\t\t\t(0x20000000)\n#define TX_CMD_A_ICE_\t\t\t(0x10000000)\n#define TX_CMD_A_LSO_\t\t\t(0x08000000)\n#define TX_CMD_A_IPE_\t\t\t(0x04000000)\n#define TX_CMD_A_TPE_\t\t\t(0x02000000)\n#define TX_CMD_A_IVTG_\t\t\t(0x01000000)\n#define TX_CMD_A_RVTG_\t\t\t(0x00800000)\n#define TX_CMD_A_FCS_\t\t\t(0x00400000)\n#define TX_CMD_A_LEN_MASK_\t\t(0x000FFFFF)\n\n \n#define TX_CMD_B_MSS_SHIFT_\t\t(16)\n#define TX_CMD_B_MSS_MASK_\t\t(0x3FFF0000)\n#define TX_CMD_B_MSS_MIN_\t\t((unsigned short)8)\n#define TX_CMD_B_VTAG_MASK_\t\t(0x0000FFFF)\n#define TX_CMD_B_VTAG_PRI_MASK_\t\t(0x0000E000)\n#define TX_CMD_B_VTAG_CFI_MASK_\t\t(0x00001000)\n#define TX_CMD_B_VTAG_VID_MASK_\t\t(0x00000FFF)\n\n \n#define RX_CMD_A_ICE_\t\t\t(0x80000000)\n#define RX_CMD_A_TCE_\t\t\t(0x40000000)\n#define RX_CMD_A_CSE_MASK_\t\t(0xC0000000)\n#define RX_CMD_A_IPV_\t\t\t(0x20000000)\n#define RX_CMD_A_PID_MASK_\t\t(0x18000000)\n#define RX_CMD_A_PID_NONE_IP_\t\t(0x00000000)\n#define RX_CMD_A_PID_TCP_IP_\t\t(0x08000000)\n#define RX_CMD_A_PID_UDP_IP_\t\t(0x10000000)\n#define RX_CMD_A_PID_IP_\t\t(0x18000000)\n#define RX_CMD_A_PFF_\t\t\t(0x04000000)\n#define RX_CMD_A_BAM_\t\t\t(0x02000000)\n#define RX_CMD_A_MAM_\t\t\t(0x01000000)\n#define RX_CMD_A_FVTG_\t\t\t(0x00800000)\n#define RX_CMD_A_RED_\t\t\t(0x00400000)\n#define RX_CMD_A_RX_ERRS_MASK_\t\t(0xC03F0000)\n#define RX_CMD_A_RWT_\t\t\t(0x00200000)\n#define RX_CMD_A_RUNT_\t\t\t(0x00100000)\n#define RX_CMD_A_LONG_\t\t\t(0x00080000)\n#define RX_CMD_A_RXE_\t\t\t(0x00040000)\n#define RX_CMD_A_DRB_\t\t\t(0x00020000)\n#define RX_CMD_A_FCS_\t\t\t(0x00010000)\n#define RX_CMD_A_UAM_\t\t\t(0x00008000)\n#define RX_CMD_A_ICSM_\t\t\t(0x00004000)\n#define RX_CMD_A_LEN_MASK_\t\t(0x00003FFF)\n\n \n#define RX_CMD_B_CSUM_SHIFT_\t\t(16)\n#define RX_CMD_B_CSUM_MASK_\t\t(0xFFFF0000)\n#define RX_CMD_B_VTAG_MASK_\t\t(0x0000FFFF)\n#define RX_CMD_B_VTAG_PRI_MASK_\t\t(0x0000E000)\n#define RX_CMD_B_VTAG_CFI_MASK_\t\t(0x00001000)\n#define RX_CMD_B_VTAG_VID_MASK_\t\t(0x00000FFF)\n\n \n#define RX_CMD_C_WAKE_SHIFT_\t\t(15)\n#define RX_CMD_C_WAKE_\t\t\t(0x8000)\n#define RX_CMD_C_REF_FAIL_SHIFT_\t(14)\n#define RX_CMD_C_REF_FAIL_\t\t(0x4000)\n\n \n#define NUMBER_OF_REGS\t\t\t(193)\n\n#define ID_REV\t\t\t\t(0x00)\n#define ID_REV_CHIP_ID_MASK_\t\t(0xFFFF0000)\n#define ID_REV_CHIP_REV_MASK_\t\t(0x0000FFFF)\n#define ID_REV_CHIP_ID_7800_\t\t(0x7800)\n#define ID_REV_CHIP_ID_7850_\t\t(0x7850)\n#define ID_REV_CHIP_ID_7801_\t\t(0x7801)\n\n#define FPGA_REV\t\t\t(0x04)\n#define FPGA_REV_MINOR_MASK_\t\t(0x0000FF00)\n#define FPGA_REV_MAJOR_MASK_\t\t(0x000000FF)\n\n#define INT_STS\t\t\t\t(0x0C)\n#define INT_STS_CLEAR_ALL_\t\t(0xFFFFFFFF)\n#define INT_STS_EEE_TX_LPI_STRT_\t(0x04000000)\n#define INT_STS_EEE_TX_LPI_STOP_\t(0x02000000)\n#define INT_STS_EEE_RX_LPI_\t\t(0x01000000)\n#define INT_STS_RDFO_\t\t\t(0x00400000)\n#define INT_STS_TXE_\t\t\t(0x00200000)\n#define INT_STS_TX_DIS_\t\t\t(0x00080000)\n#define INT_STS_RX_DIS_\t\t\t(0x00040000)\n#define INT_STS_PHY_INT_\t\t(0x00020000)\n#define INT_STS_DP_INT_\t\t\t(0x00010000)\n#define INT_STS_MAC_ERR_\t\t(0x00008000)\n#define INT_STS_TDFU_\t\t\t(0x00004000)\n#define INT_STS_TDFO_\t\t\t(0x00002000)\n#define INT_STS_UFX_FP_\t\t\t(0x00001000)\n#define INT_STS_GPIO_MASK_\t\t(0x00000FFF)\n#define INT_STS_GPIO11_\t\t\t(0x00000800)\n#define INT_STS_GPIO10_\t\t\t(0x00000400)\n#define INT_STS_GPIO9_\t\t\t(0x00000200)\n#define INT_STS_GPIO8_\t\t\t(0x00000100)\n#define INT_STS_GPIO7_\t\t\t(0x00000080)\n#define INT_STS_GPIO6_\t\t\t(0x00000040)\n#define INT_STS_GPIO5_\t\t\t(0x00000020)\n#define INT_STS_GPIO4_\t\t\t(0x00000010)\n#define INT_STS_GPIO3_\t\t\t(0x00000008)\n#define INT_STS_GPIO2_\t\t\t(0x00000004)\n#define INT_STS_GPIO1_\t\t\t(0x00000002)\n#define INT_STS_GPIO0_\t\t\t(0x00000001)\n\n#define HW_CFG\t\t\t\t(0x010)\n#define HW_CFG_CLK125_EN_\t\t(0x02000000)\n#define HW_CFG_REFCLK25_EN_\t\t(0x01000000)\n#define HW_CFG_LED3_EN_\t\t\t(0x00800000)\n#define HW_CFG_LED2_EN_\t\t\t(0x00400000)\n#define HW_CFG_LED1_EN_\t\t\t(0x00200000)\n#define HW_CFG_LED0_EN_\t\t\t(0x00100000)\n#define HW_CFG_EEE_PHY_LUSU_\t\t(0x00020000)\n#define HW_CFG_EEE_TSU_\t\t\t(0x00010000)\n#define HW_CFG_NETDET_STS_\t\t(0x00008000)\n#define HW_CFG_NETDET_EN_\t\t(0x00004000)\n#define HW_CFG_EEM_\t\t\t(0x00002000)\n#define HW_CFG_RST_PROTECT_\t\t(0x00001000)\n#define HW_CFG_CONNECT_BUF_\t\t(0x00000400)\n#define HW_CFG_CONNECT_EN_\t\t(0x00000200)\n#define HW_CFG_CONNECT_POL_\t\t(0x00000100)\n#define HW_CFG_SUSPEND_N_SEL_MASK_\t(0x000000C0)\n#define HW_CFG_SUSPEND_N_SEL_2\t\t(0x00000000)\n#define HW_CFG_SUSPEND_N_SEL_12N\t(0x00000040)\n#define HW_CFG_SUSPEND_N_SEL_012N\t(0x00000080)\n#define HW_CFG_SUSPEND_N_SEL_0123N\t(0x000000C0)\n#define HW_CFG_SUSPEND_N_POL_\t\t(0x00000020)\n#define HW_CFG_MEF_\t\t\t(0x00000010)\n#define HW_CFG_ETC_\t\t\t(0x00000008)\n#define HW_CFG_LRST_\t\t\t(0x00000002)\n#define HW_CFG_SRST_\t\t\t(0x00000001)\n\n#define PMT_CTL\t\t\t\t(0x014)\n#define PMT_CTL_EEE_WAKEUP_EN_\t\t(0x00002000)\n#define PMT_CTL_EEE_WUPS_\t\t(0x00001000)\n#define PMT_CTL_MAC_SRST_\t\t(0x00000800)\n#define PMT_CTL_PHY_PWRUP_\t\t(0x00000400)\n#define PMT_CTL_RES_CLR_WKP_MASK_\t(0x00000300)\n#define PMT_CTL_RES_CLR_WKP_STS_\t(0x00000200)\n#define PMT_CTL_RES_CLR_WKP_EN_\t\t(0x00000100)\n#define PMT_CTL_READY_\t\t\t(0x00000080)\n#define PMT_CTL_SUS_MODE_MASK_\t\t(0x00000060)\n#define PMT_CTL_SUS_MODE_0_\t\t(0x00000000)\n#define PMT_CTL_SUS_MODE_1_\t\t(0x00000020)\n#define PMT_CTL_SUS_MODE_2_\t\t(0x00000040)\n#define PMT_CTL_SUS_MODE_3_\t\t(0x00000060)\n#define PMT_CTL_PHY_RST_\t\t(0x00000010)\n#define PMT_CTL_WOL_EN_\t\t\t(0x00000008)\n#define PMT_CTL_PHY_WAKE_EN_\t\t(0x00000004)\n#define PMT_CTL_WUPS_MASK_\t\t(0x00000003)\n#define PMT_CTL_WUPS_MLT_\t\t(0x00000003)\n#define PMT_CTL_WUPS_MAC_\t\t(0x00000002)\n#define PMT_CTL_WUPS_PHY_\t\t(0x00000001)\n\n#define GPIO_CFG0\t\t\t(0x018)\n#define GPIO_CFG0_GPIOEN_MASK_\t\t(0x0000F000)\n#define GPIO_CFG0_GPIOEN3_\t\t(0x00008000)\n#define GPIO_CFG0_GPIOEN2_\t\t(0x00004000)\n#define GPIO_CFG0_GPIOEN1_\t\t(0x00002000)\n#define GPIO_CFG0_GPIOEN0_\t\t(0x00001000)\n#define GPIO_CFG0_GPIOBUF_MASK_\t\t(0x00000F00)\n#define GPIO_CFG0_GPIOBUF3_\t\t(0x00000800)\n#define GPIO_CFG0_GPIOBUF2_\t\t(0x00000400)\n#define GPIO_CFG0_GPIOBUF1_\t\t(0x00000200)\n#define GPIO_CFG0_GPIOBUF0_\t\t(0x00000100)\n#define GPIO_CFG0_GPIODIR_MASK_\t\t(0x000000F0)\n#define GPIO_CFG0_GPIODIR3_\t\t(0x00000080)\n#define GPIO_CFG0_GPIODIR2_\t\t(0x00000040)\n#define GPIO_CFG0_GPIODIR1_\t\t(0x00000020)\n#define GPIO_CFG0_GPIODIR0_\t\t(0x00000010)\n#define GPIO_CFG0_GPIOD_MASK_\t\t(0x0000000F)\n#define GPIO_CFG0_GPIOD3_\t\t(0x00000008)\n#define GPIO_CFG0_GPIOD2_\t\t(0x00000004)\n#define GPIO_CFG0_GPIOD1_\t\t(0x00000002)\n#define GPIO_CFG0_GPIOD0_\t\t(0x00000001)\n\n#define GPIO_CFG1\t\t\t(0x01C)\n#define GPIO_CFG1_GPIOEN_MASK_\t\t(0xFF000000)\n#define GPIO_CFG1_GPIOEN11_\t\t(0x80000000)\n#define GPIO_CFG1_GPIOEN10_\t\t(0x40000000)\n#define GPIO_CFG1_GPIOEN9_\t\t(0x20000000)\n#define GPIO_CFG1_GPIOEN8_\t\t(0x10000000)\n#define GPIO_CFG1_GPIOEN7_\t\t(0x08000000)\n#define GPIO_CFG1_GPIOEN6_\t\t(0x04000000)\n#define GPIO_CFG1_GPIOEN5_\t\t(0x02000000)\n#define GPIO_CFG1_GPIOEN4_\t\t(0x01000000)\n#define GPIO_CFG1_GPIOBUF_MASK_\t\t(0x00FF0000)\n#define GPIO_CFG1_GPIOBUF11_\t\t(0x00800000)\n#define GPIO_CFG1_GPIOBUF10_\t\t(0x00400000)\n#define GPIO_CFG1_GPIOBUF9_\t\t(0x00200000)\n#define GPIO_CFG1_GPIOBUF8_\t\t(0x00100000)\n#define GPIO_CFG1_GPIOBUF7_\t\t(0x00080000)\n#define GPIO_CFG1_GPIOBUF6_\t\t(0x00040000)\n#define GPIO_CFG1_GPIOBUF5_\t\t(0x00020000)\n#define GPIO_CFG1_GPIOBUF4_\t\t(0x00010000)\n#define GPIO_CFG1_GPIODIR_MASK_\t\t(0x0000FF00)\n#define GPIO_CFG1_GPIODIR11_\t\t(0x00008000)\n#define GPIO_CFG1_GPIODIR10_\t\t(0x00004000)\n#define GPIO_CFG1_GPIODIR9_\t\t(0x00002000)\n#define GPIO_CFG1_GPIODIR8_\t\t(0x00001000)\n#define GPIO_CFG1_GPIODIR7_\t\t(0x00000800)\n#define GPIO_CFG1_GPIODIR6_\t\t(0x00000400)\n#define GPIO_CFG1_GPIODIR5_\t\t(0x00000200)\n#define GPIO_CFG1_GPIODIR4_\t\t(0x00000100)\n#define GPIO_CFG1_GPIOD_MASK_\t\t(0x000000FF)\n#define GPIO_CFG1_GPIOD11_\t\t(0x00000080)\n#define GPIO_CFG1_GPIOD10_\t\t(0x00000040)\n#define GPIO_CFG1_GPIOD9_\t\t(0x00000020)\n#define GPIO_CFG1_GPIOD8_\t\t(0x00000010)\n#define GPIO_CFG1_GPIOD7_\t\t(0x00000008)\n#define GPIO_CFG1_GPIOD6_\t\t(0x00000004)\n#define GPIO_CFG1_GPIOD6_\t\t(0x00000004)\n#define GPIO_CFG1_GPIOD5_\t\t(0x00000002)\n#define GPIO_CFG1_GPIOD4_\t\t(0x00000001)\n\n#define GPIO_WAKE\t\t\t(0x020)\n#define GPIO_WAKE_GPIOPOL_MASK_\t\t(0x0FFF0000)\n#define GPIO_WAKE_GPIOPOL11_\t\t(0x08000000)\n#define GPIO_WAKE_GPIOPOL10_\t\t(0x04000000)\n#define GPIO_WAKE_GPIOPOL9_\t\t(0x02000000)\n#define GPIO_WAKE_GPIOPOL8_\t\t(0x01000000)\n#define GPIO_WAKE_GPIOPOL7_\t\t(0x00800000)\n#define GPIO_WAKE_GPIOPOL6_\t\t(0x00400000)\n#define GPIO_WAKE_GPIOPOL5_\t\t(0x00200000)\n#define GPIO_WAKE_GPIOPOL4_\t\t(0x00100000)\n#define GPIO_WAKE_GPIOPOL3_\t\t(0x00080000)\n#define GPIO_WAKE_GPIOPOL2_\t\t(0x00040000)\n#define GPIO_WAKE_GPIOPOL1_\t\t(0x00020000)\n#define GPIO_WAKE_GPIOPOL0_\t\t(0x00010000)\n#define GPIO_WAKE_GPIOWK_MASK_\t\t(0x00000FFF)\n#define GPIO_WAKE_GPIOWK11_\t\t(0x00000800)\n#define GPIO_WAKE_GPIOWK10_\t\t(0x00000400)\n#define GPIO_WAKE_GPIOWK9_\t\t(0x00000200)\n#define GPIO_WAKE_GPIOWK8_\t\t(0x00000100)\n#define GPIO_WAKE_GPIOWK7_\t\t(0x00000080)\n#define GPIO_WAKE_GPIOWK6_\t\t(0x00000040)\n#define GPIO_WAKE_GPIOWK5_\t\t(0x00000020)\n#define GPIO_WAKE_GPIOWK4_\t\t(0x00000010)\n#define GPIO_WAKE_GPIOWK3_\t\t(0x00000008)\n#define GPIO_WAKE_GPIOWK2_\t\t(0x00000004)\n#define GPIO_WAKE_GPIOWK1_\t\t(0x00000002)\n#define GPIO_WAKE_GPIOWK0_\t\t(0x00000001)\n\n#define DP_SEL\t\t\t\t(0x024)\n#define DP_SEL_DPRDY_\t\t\t(0x80000000)\n#define DP_SEL_RSEL_MASK_\t\t(0x0000000F)\n#define DP_SEL_RSEL_USB_PHY_CSRS_\t(0x0000000F)\n#define DP_SEL_RSEL_OTP_64BIT_\t\t(0x00000009)\n#define DP_SEL_RSEL_OTP_8BIT_\t\t(0x00000008)\n#define DP_SEL_RSEL_UTX_BUF_RAM_\t(0x00000007)\n#define DP_SEL_RSEL_DESC_RAM_\t\t(0x00000005)\n#define DP_SEL_RSEL_TXFIFO_\t\t(0x00000004)\n#define DP_SEL_RSEL_RXFIFO_\t\t(0x00000003)\n#define DP_SEL_RSEL_LSO_\t\t(0x00000002)\n#define DP_SEL_RSEL_VLAN_DA_\t\t(0x00000001)\n#define DP_SEL_RSEL_URXBUF_\t\t(0x00000000)\n#define DP_SEL_VHF_HASH_LEN\t\t(16)\n#define DP_SEL_VHF_VLAN_LEN\t\t(128)\n\n#define DP_CMD\t\t\t\t(0x028)\n#define DP_CMD_WRITE_\t\t\t(0x00000001)\n#define DP_CMD_READ_\t\t\t(0x00000000)\n\n#define DP_ADDR\t\t\t\t(0x02C)\n#define DP_ADDR_MASK_\t\t\t(0x00003FFF)\n\n#define DP_DATA\t\t\t\t(0x030)\n\n#define E2P_CMD\t\t\t\t(0x040)\n#define E2P_CMD_EPC_BUSY_\t\t(0x80000000)\n#define E2P_CMD_EPC_CMD_MASK_\t\t(0x70000000)\n#define E2P_CMD_EPC_CMD_RELOAD_\t\t(0x70000000)\n#define E2P_CMD_EPC_CMD_ERAL_\t\t(0x60000000)\n#define E2P_CMD_EPC_CMD_ERASE_\t\t(0x50000000)\n#define E2P_CMD_EPC_CMD_WRAL_\t\t(0x40000000)\n#define E2P_CMD_EPC_CMD_WRITE_\t\t(0x30000000)\n#define E2P_CMD_EPC_CMD_EWEN_\t\t(0x20000000)\n#define E2P_CMD_EPC_CMD_EWDS_\t\t(0x10000000)\n#define E2P_CMD_EPC_CMD_READ_\t\t(0x00000000)\n#define E2P_CMD_EPC_TIMEOUT_\t\t(0x00000400)\n#define E2P_CMD_EPC_DL_\t\t\t(0x00000200)\n#define E2P_CMD_EPC_ADDR_MASK_\t\t(0x000001FF)\n\n#define E2P_DATA\t\t\t(0x044)\n#define E2P_DATA_EEPROM_DATA_MASK_\t(0x000000FF)\n\n#define BOS_ATTR\t\t\t(0x050)\n#define BOS_ATTR_BLOCK_SIZE_MASK_\t(0x000000FF)\n\n#define SS_ATTR\t\t\t\t(0x054)\n#define SS_ATTR_POLL_INT_MASK_\t\t(0x00FF0000)\n#define SS_ATTR_DEV_DESC_SIZE_MASK_\t(0x0000FF00)\n#define SS_ATTR_CFG_BLK_SIZE_MASK_\t(0x000000FF)\n\n#define HS_ATTR\t\t\t\t(0x058)\n#define HS_ATTR_POLL_INT_MASK_\t\t(0x00FF0000)\n#define HS_ATTR_DEV_DESC_SIZE_MASK_\t(0x0000FF00)\n#define HS_ATTR_CFG_BLK_SIZE_MASK_\t(0x000000FF)\n\n#define FS_ATTR\t\t\t\t(0x05C)\n#define FS_ATTR_POLL_INT_MASK_\t\t(0x00FF0000)\n#define FS_ATTR_DEV_DESC_SIZE_MASK_\t(0x0000FF00)\n#define FS_ATTR_CFG_BLK_SIZE_MASK_\t(0x000000FF)\n\n#define STR_ATTR0\t\t\t    (0x060)\n#define STR_ATTR0_CFGSTR_DESC_SIZE_MASK_    (0xFF000000)\n#define STR_ATTR0_SERSTR_DESC_SIZE_MASK_    (0x00FF0000)\n#define STR_ATTR0_PRODSTR_DESC_SIZE_MASK_   (0x0000FF00)\n#define STR_ATTR0_MANUF_DESC_SIZE_MASK_     (0x000000FF)\n\n#define STR_ATTR1\t\t\t    (0x064)\n#define STR_ATTR1_INTSTR_DESC_SIZE_MASK_    (0x000000FF)\n\n#define STR_FLAG_ATTR\t\t\t    (0x068)\n#define STR_FLAG_ATTR_PME_FLAGS_MASK_\t    (0x000000FF)\n\n#define USB_CFG0\t\t\t(0x080)\n#define USB_CFG_LPM_RESPONSE_\t\t(0x80000000)\n#define USB_CFG_LPM_CAPABILITY_\t\t(0x40000000)\n#define USB_CFG_LPM_ENBL_SLPM_\t\t(0x20000000)\n#define USB_CFG_HIRD_THR_MASK_\t\t(0x1F000000)\n#define USB_CFG_HIRD_THR_960_\t\t(0x1C000000)\n#define USB_CFG_HIRD_THR_885_\t\t(0x1B000000)\n#define USB_CFG_HIRD_THR_810_\t\t(0x1A000000)\n#define USB_CFG_HIRD_THR_735_\t\t(0x19000000)\n#define USB_CFG_HIRD_THR_660_\t\t(0x18000000)\n#define USB_CFG_HIRD_THR_585_\t\t(0x17000000)\n#define USB_CFG_HIRD_THR_510_\t\t(0x16000000)\n#define USB_CFG_HIRD_THR_435_\t\t(0x15000000)\n#define USB_CFG_HIRD_THR_360_\t\t(0x14000000)\n#define USB_CFG_HIRD_THR_285_\t\t(0x13000000)\n#define USB_CFG_HIRD_THR_210_\t\t(0x12000000)\n#define USB_CFG_HIRD_THR_135_\t\t(0x11000000)\n#define USB_CFG_HIRD_THR_60_\t\t(0x10000000)\n#define USB_CFG_MAX_BURST_BI_MASK_\t(0x00F00000)\n#define USB_CFG_MAX_BURST_BO_MASK_\t(0x000F0000)\n#define USB_CFG_MAX_DEV_SPEED_MASK_\t(0x0000E000)\n#define USB_CFG_MAX_DEV_SPEED_SS_\t(0x00008000)\n#define USB_CFG_MAX_DEV_SPEED_HS_\t(0x00000000)\n#define USB_CFG_MAX_DEV_SPEED_FS_\t(0x00002000)\n#define USB_CFG_PHY_BOOST_MASK_\t\t(0x00000180)\n#define USB_CFG_PHY_BOOST_PLUS_12_\t(0x00000180)\n#define USB_CFG_PHY_BOOST_PLUS_8_\t(0x00000100)\n#define USB_CFG_PHY_BOOST_PLUS_4_\t(0x00000080)\n#define USB_CFG_PHY_BOOST_NORMAL_\t(0x00000000)\n#define USB_CFG_BIR_\t\t\t(0x00000040)\n#define USB_CFG_BCE_\t\t\t(0x00000020)\n#define USB_CFG_PORT_SWAP_\t\t(0x00000010)\n#define USB_CFG_LPM_EN_\t\t\t(0x00000008)\n#define USB_CFG_RMT_WKP_\t\t(0x00000004)\n#define USB_CFG_PWR_SEL_\t\t(0x00000002)\n#define USB_CFG_STALL_BO_DIS_\t\t(0x00000001)\n\n#define USB_CFG1\t\t\t(0x084)\n#define USB_CFG1_U1_TIMEOUT_MASK_\t(0xFF000000)\n#define USB_CFG1_U2_TIMEOUT_MASK_\t(0x00FF0000)\n#define USB_CFG1_HS_TOUT_CAL_MASK_\t(0x0000E000)\n#define USB_CFG1_DEV_U2_INIT_EN_\t(0x00001000)\n#define USB_CFG1_DEV_U2_EN_\t\t(0x00000800)\n#define USB_CFG1_DEV_U1_INIT_EN_\t(0x00000400)\n#define USB_CFG1_DEV_U1_EN_\t\t(0x00000200)\n#define USB_CFG1_LTM_ENABLE_\t\t(0x00000100)\n#define USB_CFG1_FS_TOUT_CAL_MASK_\t(0x00000070)\n#define USB_CFG1_SCALE_DOWN_MASK_\t(0x00000003)\n#define USB_CFG1_SCALE_DOWN_MODE3_\t(0x00000003)\n#define USB_CFG1_SCALE_DOWN_MODE2_\t(0x00000002)\n#define USB_CFG1_SCALE_DOWN_MODE1_\t(0x00000001)\n#define USB_CFG1_SCALE_DOWN_MODE0_\t(0x00000000)\n\n#define USB_CFG2\t\t\t    (0x088)\n#define USB_CFG2_SS_DETACH_TIME_MASK_\t    (0xFFFF0000)\n#define USB_CFG2_HS_DETACH_TIME_MASK_\t    (0x0000FFFF)\n\n#define BURST_CAP\t\t\t(0x090)\n#define BURST_CAP_SIZE_MASK_\t\t(0x000000FF)\n\n#define BULK_IN_DLY\t\t\t(0x094)\n#define BULK_IN_DLY_MASK_\t\t(0x0000FFFF)\n\n#define INT_EP_CTL\t\t\t(0x098)\n#define INT_EP_INTEP_ON_\t\t(0x80000000)\n#define INT_STS_EEE_TX_LPI_STRT_EN_\t(0x04000000)\n#define INT_STS_EEE_TX_LPI_STOP_EN_\t(0x02000000)\n#define INT_STS_EEE_RX_LPI_EN_\t\t(0x01000000)\n#define INT_EP_RDFO_EN_\t\t\t(0x00400000)\n#define INT_EP_TXE_EN_\t\t\t(0x00200000)\n#define INT_EP_TX_DIS_EN_\t\t(0x00080000)\n#define INT_EP_RX_DIS_EN_\t\t(0x00040000)\n#define INT_EP_PHY_INT_EN_\t\t(0x00020000)\n#define INT_EP_DP_INT_EN_\t\t(0x00010000)\n#define INT_EP_MAC_ERR_EN_\t\t(0x00008000)\n#define INT_EP_TDFU_EN_\t\t\t(0x00004000)\n#define INT_EP_TDFO_EN_\t\t\t(0x00002000)\n#define INT_EP_UTX_FP_EN_\t\t(0x00001000)\n#define INT_EP_GPIO_EN_MASK_\t\t(0x00000FFF)\n\n#define PIPE_CTL\t\t\t(0x09C)\n#define PIPE_CTL_TXSWING_\t\t(0x00000040)\n#define PIPE_CTL_TXMARGIN_MASK_\t\t(0x00000038)\n#define PIPE_CTL_TXDEEMPHASIS_MASK_\t(0x00000006)\n#define PIPE_CTL_ELASTICITYBUFFERMODE_\t(0x00000001)\n\n#define U1_LATENCY\t\t\t(0xA0)\n#define U2_LATENCY\t\t\t(0xA4)\n\n#define USB_STATUS\t\t\t(0x0A8)\n#define USB_STATUS_REMOTE_WK_\t\t(0x00100000)\n#define USB_STATUS_FUNC_REMOTE_WK_\t(0x00080000)\n#define USB_STATUS_LTM_ENABLE_\t\t(0x00040000)\n#define USB_STATUS_U2_ENABLE_\t\t(0x00020000)\n#define USB_STATUS_U1_ENABLE_\t\t(0x00010000)\n#define USB_STATUS_SET_SEL_\t\t(0x00000020)\n#define USB_STATUS_REMOTE_WK_STS_\t(0x00000010)\n#define USB_STATUS_FUNC_REMOTE_WK_STS_\t(0x00000008)\n#define USB_STATUS_LTM_ENABLE_STS_\t(0x00000004)\n#define USB_STATUS_U2_ENABLE_STS_\t(0x00000002)\n#define USB_STATUS_U1_ENABLE_STS_\t(0x00000001)\n\n#define USB_CFG3\t\t\t(0x0AC)\n#define USB_CFG3_EN_U2_LTM_\t\t(0x40000000)\n#define USB_CFG3_BULK_OUT_NUMP_OVR_\t(0x20000000)\n#define USB_CFG3_DIS_FAST_U1_EXIT_\t(0x10000000)\n#define USB_CFG3_LPM_NYET_THR_\t\t(0x0F000000)\n#define USB_CFG3_RX_DET_2_POL_LFPS_\t(0x00800000)\n#define USB_CFG3_LFPS_FILT_\t\t(0x00400000)\n#define USB_CFG3_SKIP_RX_DET_\t\t(0x00200000)\n#define USB_CFG3_DELAY_P1P2P3_\t\t(0x001C0000)\n#define USB_CFG3_DELAY_PHY_PWR_CHG_\t(0x00020000)\n#define USB_CFG3_U1U2_EXIT_FR_\t\t(0x00010000)\n#define USB_CFG3_REQ_P1P2P3\t\t(0x00008000)\n#define USB_CFG3_HST_PRT_CMPL_\t\t(0x00004000)\n#define USB_CFG3_DIS_SCRAMB_\t\t(0x00002000)\n#define USB_CFG3_PWR_DN_SCALE_\t\t(0x00001FFF)\n\n#define RFE_CTL\t\t\t\t(0x0B0)\n#define RFE_CTL_IGMP_COE_\t\t(0x00004000)\n#define RFE_CTL_ICMP_COE_\t\t(0x00002000)\n#define RFE_CTL_TCPUDP_COE_\t\t(0x00001000)\n#define RFE_CTL_IP_COE_\t\t\t(0x00000800)\n#define RFE_CTL_BCAST_EN_\t\t(0x00000400)\n#define RFE_CTL_MCAST_EN_\t\t(0x00000200)\n#define RFE_CTL_UCAST_EN_\t\t(0x00000100)\n#define RFE_CTL_VLAN_STRIP_\t\t(0x00000080)\n#define RFE_CTL_DISCARD_UNTAGGED_\t(0x00000040)\n#define RFE_CTL_VLAN_FILTER_\t\t(0x00000020)\n#define RFE_CTL_SA_FILTER_\t\t(0x00000010)\n#define RFE_CTL_MCAST_HASH_\t\t(0x00000008)\n#define RFE_CTL_DA_HASH_\t\t(0x00000004)\n#define RFE_CTL_DA_PERFECT_\t\t(0x00000002)\n#define RFE_CTL_RST_\t\t\t(0x00000001)\n\n#define VLAN_TYPE\t\t\t(0x0B4)\n#define VLAN_TYPE_MASK_\t\t\t(0x0000FFFF)\n\n#define FCT_RX_CTL\t\t\t(0x0C0)\n#define FCT_RX_CTL_EN_\t\t\t(0x80000000)\n#define FCT_RX_CTL_RST_\t\t\t(0x40000000)\n#define FCT_RX_CTL_SBF_\t\t\t(0x02000000)\n#define FCT_RX_CTL_OVFL_\t\t(0x01000000)\n#define FCT_RX_CTL_DROP_\t\t(0x00800000)\n#define FCT_RX_CTL_NOT_EMPTY_\t\t(0x00400000)\n#define FCT_RX_CTL_EMPTY_\t\t(0x00200000)\n#define FCT_RX_CTL_DIS_\t\t\t(0x00100000)\n#define FCT_RX_CTL_USED_MASK_\t\t(0x0000FFFF)\n\n#define FCT_TX_CTL\t\t\t(0x0C4)\n#define FCT_TX_CTL_EN_\t\t\t(0x80000000)\n#define FCT_TX_CTL_RST_\t\t\t(0x40000000)\n#define FCT_TX_CTL_NOT_EMPTY_\t\t(0x00400000)\n#define FCT_TX_CTL_EMPTY_\t\t(0x00200000)\n#define FCT_TX_CTL_DIS_\t\t\t(0x00100000)\n#define FCT_TX_CTL_USED_MASK_\t\t(0x0000FFFF)\n\n#define FCT_RX_FIFO_END\t\t\t(0x0C8)\n#define FCT_RX_FIFO_END_MASK_\t\t(0x0000007F)\n\n#define FCT_TX_FIFO_END\t\t\t(0x0CC)\n#define FCT_TX_FIFO_END_MASK_\t\t(0x0000003F)\n\n#define FCT_FLOW\t\t\t(0x0D0)\n#define FCT_FLOW_OFF_MASK_\t\t(0x00007F00)\n#define FCT_FLOW_ON_MASK_\t\t(0x0000007F)\n\n#define RX_DP_STOR\t\t\t(0x0D4)\n#define RX_DP_STORE_TOT_RXUSED_MASK_\t(0xFFFF0000)\n#define RX_DP_STORE_UTX_RXUSED_MASK_\t(0x0000FFFF)\n\n#define TX_DP_STOR\t\t\t(0x0D8)\n#define TX_DP_STORE_TOT_TXUSED_MASK_\t(0xFFFF0000)\n#define TX_DP_STORE_URX_TXUSED_MASK_\t(0x0000FFFF)\n\n#define LTM_BELT_IDLE0\t\t\t(0x0E0)\n#define LTM_BELT_IDLE0_IDLE1000_\t(0x0FFF0000)\n#define LTM_BELT_IDLE0_IDLE100_\t\t(0x00000FFF)\n\n#define LTM_BELT_IDLE1\t\t\t(0x0E4)\n#define LTM_BELT_IDLE1_IDLE10_\t\t(0x00000FFF)\n\n#define LTM_BELT_ACT0\t\t\t(0x0E8)\n#define LTM_BELT_ACT0_ACT1000_\t\t(0x0FFF0000)\n#define LTM_BELT_ACT0_ACT100_\t\t(0x00000FFF)\n\n#define LTM_BELT_ACT1\t\t\t(0x0EC)\n#define LTM_BELT_ACT1_ACT10_\t\t(0x00000FFF)\n\n#define LTM_INACTIVE0\t\t\t(0x0F0)\n#define LTM_INACTIVE0_TIMER1000_\t(0xFFFF0000)\n#define LTM_INACTIVE0_TIMER100_\t\t(0x0000FFFF)\n\n#define LTM_INACTIVE1\t\t\t(0x0F4)\n#define LTM_INACTIVE1_TIMER10_\t\t(0x0000FFFF)\n\n#define MAC_CR\t\t\t\t(0x100)\n#define MAC_CR_GMII_EN_\t\t\t(0x00080000)\n#define MAC_CR_EEE_TX_CLK_STOP_EN_\t(0x00040000)\n#define MAC_CR_EEE_EN_\t\t\t(0x00020000)\n#define MAC_CR_EEE_TLAR_EN_\t\t(0x00010000)\n#define MAC_CR_ADP_\t\t\t(0x00002000)\n#define MAC_CR_AUTO_DUPLEX_\t\t(0x00001000)\n#define MAC_CR_AUTO_SPEED_\t\t(0x00000800)\n#define MAC_CR_LOOPBACK_\t\t(0x00000400)\n#define MAC_CR_BOLMT_MASK_\t\t(0x000000C0)\n#define MAC_CR_FULL_DUPLEX_\t\t(0x00000008)\n#define MAC_CR_SPEED_MASK_\t\t(0x00000006)\n#define MAC_CR_SPEED_1000_\t\t(0x00000004)\n#define MAC_CR_SPEED_100_\t\t(0x00000002)\n#define MAC_CR_SPEED_10_\t\t(0x00000000)\n#define MAC_CR_RST_\t\t\t(0x00000001)\n\n#define MAC_RX\t\t\t\t(0x104)\n#define MAC_RX_MAX_SIZE_SHIFT_\t\t(16)\n#define MAC_RX_MAX_SIZE_MASK_\t\t(0x3FFF0000)\n#define MAC_RX_FCS_STRIP_\t\t(0x00000010)\n#define MAC_RX_VLAN_FSE_\t\t(0x00000004)\n#define MAC_RX_RXD_\t\t\t(0x00000002)\n#define MAC_RX_RXEN_\t\t\t(0x00000001)\n\n#define MAC_TX\t\t\t\t(0x108)\n#define MAC_TX_BAD_FCS_\t\t\t(0x00000004)\n#define MAC_TX_TXD_\t\t\t(0x00000002)\n#define MAC_TX_TXEN_\t\t\t(0x00000001)\n\n#define FLOW\t\t\t\t(0x10C)\n#define FLOW_CR_FORCE_FC_\t\t(0x80000000)\n#define FLOW_CR_TX_FCEN_\t\t(0x40000000)\n#define FLOW_CR_RX_FCEN_\t\t(0x20000000)\n#define FLOW_CR_FPF_\t\t\t(0x10000000)\n#define FLOW_CR_FCPT_MASK_\t\t(0x0000FFFF)\n\n#define RAND_SEED\t\t\t(0x110)\n#define RAND_SEED_MASK_\t\t\t(0x0000FFFF)\n\n#define ERR_STS\t\t\t\t(0x114)\n#define ERR_STS_FERR_\t\t\t(0x00000100)\n#define ERR_STS_LERR_\t\t\t(0x00000080)\n#define ERR_STS_RFERR_\t\t\t(0x00000040)\n#define ERR_STS_ECERR_\t\t\t(0x00000010)\n#define ERR_STS_ALERR_\t\t\t(0x00000008)\n#define ERR_STS_URERR_\t\t\t(0x00000004)\n\n#define RX_ADDRH\t\t\t(0x118)\n#define RX_ADDRH_MASK_\t\t\t(0x0000FFFF)\n\n#define RX_ADDRL\t\t\t(0x11C)\n#define RX_ADDRL_MASK_\t\t\t(0xFFFFFFFF)\n\n#define MII_ACC\t\t\t\t(0x120)\n#define MII_ACC_PHY_ADDR_SHIFT_\t\t(11)\n#define MII_ACC_PHY_ADDR_MASK_\t\t(0x0000F800)\n#define MII_ACC_MIIRINDA_SHIFT_\t\t(6)\n#define MII_ACC_MIIRINDA_MASK_\t\t(0x000007C0)\n#define MII_ACC_MII_READ_\t\t(0x00000000)\n#define MII_ACC_MII_WRITE_\t\t(0x00000002)\n#define MII_ACC_MII_BUSY_\t\t(0x00000001)\n\n#define MII_DATA\t\t\t(0x124)\n#define MII_DATA_MASK_\t\t\t(0x0000FFFF)\n\n#define MAC_RGMII_ID\t\t\t(0x128)\n#define MAC_RGMII_ID_TXC_DELAY_EN_\t(0x00000002)\n#define MAC_RGMII_ID_RXC_DELAY_EN_\t(0x00000001)\n\n#define EEE_TX_LPI_REQ_DLY\t\t(0x130)\n#define EEE_TX_LPI_REQ_DLY_CNT_MASK_\t(0xFFFFFFFF)\n\n#define EEE_TW_TX_SYS\t\t\t(0x134)\n#define EEE_TW_TX_SYS_CNT1G_MASK_\t(0xFFFF0000)\n#define EEE_TW_TX_SYS_CNT100M_MASK_\t(0x0000FFFF)\n\n#define EEE_TX_LPI_REM_DLY\t\t(0x138)\n#define EEE_TX_LPI_REM_DLY_CNT_\t\t(0x00FFFFFF)\n\n#define WUCSR\t\t\t\t(0x140)\n#define WUCSR_TESTMODE_\t\t\t(0x80000000)\n#define WUCSR_RFE_WAKE_EN_\t\t(0x00004000)\n#define WUCSR_EEE_TX_WAKE_\t\t(0x00002000)\n#define WUCSR_EEE_TX_WAKE_EN_\t\t(0x00001000)\n#define WUCSR_EEE_RX_WAKE_\t\t(0x00000800)\n#define WUCSR_EEE_RX_WAKE_EN_\t\t(0x00000400)\n#define WUCSR_RFE_WAKE_FR_\t\t(0x00000200)\n#define WUCSR_STORE_WAKE_\t\t(0x00000100)\n#define WUCSR_PFDA_FR_\t\t\t(0x00000080)\n#define WUCSR_WUFR_\t\t\t(0x00000040)\n#define WUCSR_MPR_\t\t\t(0x00000020)\n#define WUCSR_BCST_FR_\t\t\t(0x00000010)\n#define WUCSR_PFDA_EN_\t\t\t(0x00000008)\n#define WUCSR_WAKE_EN_\t\t\t(0x00000004)\n#define WUCSR_MPEN_\t\t\t(0x00000002)\n#define WUCSR_BCST_EN_\t\t\t(0x00000001)\n\n#define WK_SRC\t\t\t\t(0x144)\n#define WK_SRC_GPIOX_INT_WK_SHIFT_\t(20)\n#define WK_SRC_GPIOX_INT_WK_MASK_\t(0xFFF00000)\n#define WK_SRC_IPV6_TCPSYN_RCD_WK_\t(0x00010000)\n#define WK_SRC_IPV4_TCPSYN_RCD_WK_\t(0x00008000)\n#define WK_SRC_EEE_TX_WK_\t\t(0x00004000)\n#define WK_SRC_EEE_RX_WK_\t\t(0x00002000)\n#define WK_SRC_GOOD_FR_WK_\t\t(0x00001000)\n#define WK_SRC_PFDA_FR_WK_\t\t(0x00000800)\n#define WK_SRC_MP_FR_WK_\t\t(0x00000400)\n#define WK_SRC_BCAST_FR_WK_\t\t(0x00000200)\n#define WK_SRC_WU_FR_WK_\t\t(0x00000100)\n#define WK_SRC_WUFF_MATCH_MASK_\t\t(0x0000001F)\n\n#define WUF_CFG0\t\t\t(0x150)\n#define NUM_OF_WUF_CFG\t\t\t(32)\n#define WUF_CFG_BEGIN\t\t\t(WUF_CFG0)\n#define WUF_CFG(index)\t\t\t(WUF_CFG_BEGIN + (4 * (index)))\n#define WUF_CFGX_EN_\t\t\t(0x80000000)\n#define WUF_CFGX_TYPE_MASK_\t\t(0x03000000)\n#define WUF_CFGX_TYPE_MCAST_\t\t(0x02000000)\n#define WUF_CFGX_TYPE_ALL_\t\t(0x01000000)\n#define WUF_CFGX_TYPE_UCAST_\t\t(0x00000000)\n#define WUF_CFGX_OFFSET_SHIFT_\t\t(16)\n#define WUF_CFGX_OFFSET_MASK_\t\t(0x00FF0000)\n#define WUF_CFGX_CRC16_MASK_\t\t(0x0000FFFF)\n\n#define WUF_MASK0_0\t\t\t(0x200)\n#define WUF_MASK0_1\t\t\t(0x204)\n#define WUF_MASK0_2\t\t\t(0x208)\n#define WUF_MASK0_3\t\t\t(0x20C)\n#define NUM_OF_WUF_MASK\t\t\t(32)\n#define WUF_MASK0_BEGIN\t\t\t(WUF_MASK0_0)\n#define WUF_MASK1_BEGIN\t\t\t(WUF_MASK0_1)\n#define WUF_MASK2_BEGIN\t\t\t(WUF_MASK0_2)\n#define WUF_MASK3_BEGIN\t\t\t(WUF_MASK0_3)\n#define WUF_MASK0(index)\t\t(WUF_MASK0_BEGIN + (0x10 * (index)))\n#define WUF_MASK1(index)\t\t(WUF_MASK1_BEGIN + (0x10 * (index)))\n#define WUF_MASK2(index)\t\t(WUF_MASK2_BEGIN + (0x10 * (index)))\n#define WUF_MASK3(index)\t\t(WUF_MASK3_BEGIN + (0x10 * (index)))\n\n#define MAF_BASE\t\t\t(0x400)\n#define MAF_HIX\t\t\t\t(0x00)\n#define MAF_LOX\t\t\t\t(0x04)\n#define NUM_OF_MAF\t\t\t(33)\n#define MAF_HI_BEGIN\t\t\t(MAF_BASE + MAF_HIX)\n#define MAF_LO_BEGIN\t\t\t(MAF_BASE + MAF_LOX)\n#define MAF_HI(index)\t\t\t(MAF_BASE + (8 * (index)) + (MAF_HIX))\n#define MAF_LO(index)\t\t\t(MAF_BASE + (8 * (index)) + (MAF_LOX))\n#define MAF_HI_VALID_\t\t\t(0x80000000)\n#define MAF_HI_TYPE_MASK_\t\t(0x40000000)\n#define MAF_HI_TYPE_SRC_\t\t(0x40000000)\n#define MAF_HI_TYPE_DST_\t\t(0x00000000)\n#define MAF_HI_ADDR_MASK\t\t(0x0000FFFF)\n#define MAF_LO_ADDR_MASK\t\t(0xFFFFFFFF)\n\n#define WUCSR2\t\t\t\t(0x600)\n#define WUCSR2_CSUM_DISABLE_\t\t(0x80000000)\n#define WUCSR2_NA_SA_SEL_\t\t(0x00000100)\n#define WUCSR2_NS_RCD_\t\t\t(0x00000080)\n#define WUCSR2_ARP_RCD_\t\t\t(0x00000040)\n#define WUCSR2_IPV6_TCPSYN_RCD_\t\t(0x00000020)\n#define WUCSR2_IPV4_TCPSYN_RCD_\t\t(0x00000010)\n#define WUCSR2_NS_OFFLOAD_EN_\t\t(0x00000008)\n#define WUCSR2_ARP_OFFLOAD_EN_\t\t(0x00000004)\n#define WUCSR2_IPV6_TCPSYN_WAKE_EN_\t(0x00000002)\n#define WUCSR2_IPV4_TCPSYN_WAKE_EN_\t(0x00000001)\n\n#define NS1_IPV6_ADDR_DEST0\t\t(0x610)\n#define NS1_IPV6_ADDR_DEST1\t\t(0x614)\n#define NS1_IPV6_ADDR_DEST2\t\t(0x618)\n#define NS1_IPV6_ADDR_DEST3\t\t(0x61C)\n\n#define NS1_IPV6_ADDR_SRC0\t\t(0x620)\n#define NS1_IPV6_ADDR_SRC1\t\t(0x624)\n#define NS1_IPV6_ADDR_SRC2\t\t(0x628)\n#define NS1_IPV6_ADDR_SRC3\t\t(0x62C)\n\n#define NS1_ICMPV6_ADDR0_0\t\t(0x630)\n#define NS1_ICMPV6_ADDR0_1\t\t(0x634)\n#define NS1_ICMPV6_ADDR0_2\t\t(0x638)\n#define NS1_ICMPV6_ADDR0_3\t\t(0x63C)\n\n#define NS1_ICMPV6_ADDR1_0\t\t(0x640)\n#define NS1_ICMPV6_ADDR1_1\t\t(0x644)\n#define NS1_ICMPV6_ADDR1_2\t\t(0x648)\n#define NS1_ICMPV6_ADDR1_3\t\t(0x64C)\n\n#define NS2_IPV6_ADDR_DEST0\t\t(0x650)\n#define NS2_IPV6_ADDR_DEST1\t\t(0x654)\n#define NS2_IPV6_ADDR_DEST2\t\t(0x658)\n#define NS2_IPV6_ADDR_DEST3\t\t(0x65C)\n\n#define NS2_IPV6_ADDR_SRC0\t\t(0x660)\n#define NS2_IPV6_ADDR_SRC1\t\t(0x664)\n#define NS2_IPV6_ADDR_SRC2\t\t(0x668)\n#define NS2_IPV6_ADDR_SRC3\t\t(0x66C)\n\n#define NS2_ICMPV6_ADDR0_0\t\t(0x670)\n#define NS2_ICMPV6_ADDR0_1\t\t(0x674)\n#define NS2_ICMPV6_ADDR0_2\t\t(0x678)\n#define NS2_ICMPV6_ADDR0_3\t\t(0x67C)\n\n#define NS2_ICMPV6_ADDR1_0\t\t(0x680)\n#define NS2_ICMPV6_ADDR1_1\t\t(0x684)\n#define NS2_ICMPV6_ADDR1_2\t\t(0x688)\n#define NS2_ICMPV6_ADDR1_3\t\t(0x68C)\n\n#define SYN_IPV4_ADDR_SRC\t\t(0x690)\n#define SYN_IPV4_ADDR_DEST\t\t(0x694)\n#define SYN_IPV4_TCP_PORTS\t\t(0x698)\n#define SYN_IPV4_TCP_PORTS_IPV4_DEST_PORT_SHIFT_    (16)\n#define SYN_IPV4_TCP_PORTS_IPV4_DEST_PORT_MASK_     (0xFFFF0000)\n#define SYN_IPV4_TCP_PORTS_IPV4_SRC_PORT_MASK_\t    (0x0000FFFF)\n\n#define SYN_IPV6_ADDR_SRC0\t\t(0x69C)\n#define SYN_IPV6_ADDR_SRC1\t\t(0x6A0)\n#define SYN_IPV6_ADDR_SRC2\t\t(0x6A4)\n#define SYN_IPV6_ADDR_SRC3\t\t(0x6A8)\n\n#define SYN_IPV6_ADDR_DEST0\t\t(0x6AC)\n#define SYN_IPV6_ADDR_DEST1\t\t(0x6B0)\n#define SYN_IPV6_ADDR_DEST2\t\t(0x6B4)\n#define SYN_IPV6_ADDR_DEST3\t\t(0x6B8)\n\n#define SYN_IPV6_TCP_PORTS\t\t(0x6BC)\n#define SYN_IPV6_TCP_PORTS_IPV6_DEST_PORT_SHIFT_    (16)\n#define SYN_IPV6_TCP_PORTS_IPV6_DEST_PORT_MASK_     (0xFFFF0000)\n#define SYN_IPV6_TCP_PORTS_IPV6_SRC_PORT_MASK_\t    (0x0000FFFF)\n\n#define ARP_SPA\t\t\t\t(0x6C0)\n#define ARP_TPA\t\t\t\t(0x6C4)\n\n#define PHY_DEV_ID\t\t\t(0x700)\n#define PHY_DEV_ID_REV_SHIFT_\t\t(28)\n#define PHY_DEV_ID_REV_SHIFT_\t\t(28)\n#define PHY_DEV_ID_REV_MASK_\t\t(0xF0000000)\n#define PHY_DEV_ID_MODEL_SHIFT_\t\t(22)\n#define PHY_DEV_ID_MODEL_MASK_\t\t(0x0FC00000)\n#define PHY_DEV_ID_OUI_MASK_\t\t(0x003FFFFF)\n\n#define RGMII_TX_BYP_DLL\t\t(0x708)\n#define RGMII_TX_BYP_DLL_TX_TUNE_ADJ_MASK_\t(0x000FC00)\n#define RGMII_TX_BYP_DLL_TX_TUNE_SEL_MASK_\t(0x00003F0)\n#define RGMII_TX_BYP_DLL_TX_DLL_RESET_\t\t(0x0000002)\n#define RGMII_TX_BYP_DLL_TX_DLL_BYPASS_\t\t(0x0000001)\n\n#define RGMII_RX_BYP_DLL\t\t(0x70C)\n#define RGMII_RX_BYP_DLL_RX_TUNE_ADJ_MASK_\t(0x000FC00)\n#define RGMII_RX_BYP_DLL_RX_TUNE_SEL_MASK_\t(0x00003F0)\n#define RGMII_RX_BYP_DLL_RX_DLL_RESET_\t\t(0x0000002)\n#define RGMII_RX_BYP_DLL_RX_DLL_BYPASS_\t\t(0x0000001)\n\n#define OTP_BASE_ADDR\t\t\t(0x00001000)\n#define OTP_ADDR_RANGE_\t\t\t(0x1FF)\n\n#define OTP_PWR_DN\t\t\t(OTP_BASE_ADDR + 4 * 0x00)\n#define OTP_PWR_DN_PWRDN_N_\t\t(0x01)\n\n#define OTP_ADDR1\t\t\t(OTP_BASE_ADDR + 4 * 0x01)\n#define OTP_ADDR1_15_11\t\t\t(0x1F)\n\n#define OTP_ADDR2\t\t\t(OTP_BASE_ADDR + 4 * 0x02)\n#define OTP_ADDR2_10_3\t\t\t(0xFF)\n\n#define OTP_ADDR3\t\t\t(OTP_BASE_ADDR + 4 * 0x03)\n#define OTP_ADDR3_2_0\t\t\t(0x03)\n\n#define OTP_PRGM_DATA\t\t\t(OTP_BASE_ADDR + 4 * 0x04)\n\n#define OTP_PRGM_MODE\t\t\t(OTP_BASE_ADDR + 4 * 0x05)\n#define OTP_PRGM_MODE_BYTE_\t\t(0x01)\n\n#define OTP_RD_DATA\t\t\t(OTP_BASE_ADDR + 4 * 0x06)\n\n#define OTP_FUNC_CMD\t\t\t(OTP_BASE_ADDR + 4 * 0x08)\n#define OTP_FUNC_CMD_RESET_\t\t(0x04)\n#define OTP_FUNC_CMD_PROGRAM_\t\t(0x02)\n#define OTP_FUNC_CMD_READ_\t\t(0x01)\n\n#define OTP_TST_CMD\t\t\t(OTP_BASE_ADDR + 4 * 0x09)\n#define OTP_TST_CMD_TEST_DEC_SEL_\t(0x10)\n#define OTP_TST_CMD_PRGVRFY_\t\t(0x08)\n#define OTP_TST_CMD_WRTEST_\t\t(0x04)\n#define OTP_TST_CMD_TESTDEC_\t\t(0x02)\n#define OTP_TST_CMD_BLANKCHECK_\t\t(0x01)\n\n#define OTP_CMD_GO\t\t\t(OTP_BASE_ADDR + 4 * 0x0A)\n#define OTP_CMD_GO_GO_\t\t\t(0x01)\n\n#define OTP_PASS_FAIL\t\t\t(OTP_BASE_ADDR + 4 * 0x0B)\n#define OTP_PASS_FAIL_PASS_\t\t(0x02)\n#define OTP_PASS_FAIL_FAIL_\t\t(0x01)\n\n#define OTP_STATUS\t\t\t(OTP_BASE_ADDR + 4 * 0x0C)\n#define OTP_STATUS_OTP_LOCK_\t\t(0x10)\n#define OTP_STATUS_WEB_\t\t\t(0x08)\n#define OTP_STATUS_PGMEN\t\t(0x04)\n#define OTP_STATUS_CPUMPEN_\t\t(0x02)\n#define OTP_STATUS_BUSY_\t\t(0x01)\n\n#define OTP_MAX_PRG\t\t\t(OTP_BASE_ADDR + 4 * 0x0D)\n#define OTP_MAX_PRG_MAX_PROG\t\t(0x1F)\n\n#define OTP_INTR_STATUS\t\t\t(OTP_BASE_ADDR + 4 * 0x10)\n#define OTP_INTR_STATUS_READY_\t\t(0x01)\n\n#define OTP_INTR_MASK\t\t\t(OTP_BASE_ADDR + 4 * 0x11)\n#define OTP_INTR_MASK_READY_\t\t(0x01)\n\n#define OTP_RSTB_PW1\t\t\t(OTP_BASE_ADDR + 4 * 0x14)\n#define OTP_RSTB_PW2\t\t\t(OTP_BASE_ADDR + 4 * 0x15)\n#define OTP_PGM_PW1\t\t\t(OTP_BASE_ADDR + 4 * 0x18)\n#define OTP_PGM_PW2\t\t\t(OTP_BASE_ADDR + 4 * 0x19)\n#define OTP_READ_PW1\t\t\t(OTP_BASE_ADDR + 4 * 0x1C)\n#define OTP_READ_PW2\t\t\t(OTP_BASE_ADDR + 4 * 0x1D)\n#define OTP_TCRST\t\t\t(OTP_BASE_ADDR + 4 * 0x20)\n#define OTP_RSRD\t\t\t(OTP_BASE_ADDR + 4 * 0x21)\n#define OTP_TREADEN_VAL\t\t\t(OTP_BASE_ADDR + 4 * 0x22)\n#define OTP_TDLES_VAL\t\t\t(OTP_BASE_ADDR + 4 * 0x23)\n#define OTP_TWWL_VAL\t\t\t(OTP_BASE_ADDR + 4 * 0x24)\n#define OTP_TDLEH_VAL\t\t\t(OTP_BASE_ADDR + 4 * 0x25)\n#define OTP_TWPED_VAL\t\t\t(OTP_BASE_ADDR + 4 * 0x26)\n#define OTP_TPES_VAL\t\t\t(OTP_BASE_ADDR + 4 * 0x27)\n#define OTP_TCPS_VAL\t\t\t(OTP_BASE_ADDR + 4 * 0x28)\n#define OTP_TCPH_VAL\t\t\t(OTP_BASE_ADDR + 4 * 0x29)\n#define OTP_TPGMVFY_VAL\t\t\t(OTP_BASE_ADDR + 4 * 0x2A)\n#define OTP_TPEH_VAL\t\t\t(OTP_BASE_ADDR + 4 * 0x2B)\n#define OTP_TPGRST_VAL\t\t\t(OTP_BASE_ADDR + 4 * 0x2C)\n#define OTP_TCLES_VAL\t\t\t(OTP_BASE_ADDR + 4 * 0x2D)\n#define OTP_TCLEH_VAL\t\t\t(OTP_BASE_ADDR + 4 * 0x2E)\n#define OTP_TRDES_VAL\t\t\t(OTP_BASE_ADDR + 4 * 0x2F)\n#define OTP_TBCACC_VAL\t\t\t(OTP_BASE_ADDR + 4 * 0x30)\n#define OTP_TAAC_VAL\t\t\t(OTP_BASE_ADDR + 4 * 0x31)\n#define OTP_TACCT_VAL\t\t\t(OTP_BASE_ADDR + 4 * 0x32)\n#define OTP_TRDEP_VAL\t\t\t(OTP_BASE_ADDR + 4 * 0x38)\n#define OTP_TPGSV_VAL\t\t\t(OTP_BASE_ADDR + 4 * 0x39)\n#define OTP_TPVSR_VAL\t\t\t(OTP_BASE_ADDR + 4 * 0x3A)\n#define OTP_TPVHR_VAL\t\t\t(OTP_BASE_ADDR + 4 * 0x3B)\n#define OTP_TPVSA_VAL\t\t\t(OTP_BASE_ADDR + 4 * 0x3C)\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}