{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709735025383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709735025383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 06 08:23:45 2024 " "Processing started: Wed Mar 06 08:23:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709735025383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1709735025383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_16bit -c alu_16bit --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_16bit -c alu_16bit --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1709735025383 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1709735025630 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1709735025630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitextractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file digitextractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DigitExtractor " "Found entity 1: DigitExtractor" {  } { { "DigitExtractor.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/DigitExtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709735031425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709735031425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_16bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_16bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_16bit " "Found entity 1: alu_16bit" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709735031426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709735031426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_16bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_16bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_16bit " "Found entity 1: adder_16bit" {  } { { "adder_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/adder_16bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709735031427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709735031427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_16bit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_16bit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_16bit_tb " "Found entity 1: alu_16bit_tb" {  } { { "alu_16bit_tb.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709735031428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709735031428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_16bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_16bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_16bit " "Found entity 1: and_16bit" {  } { { "and_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/and_16bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709735031428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709735031428 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 divider_16bit.sv(17) " "Verilog HDL Expression warning at divider_16bit.sv(17): truncated literal to match 8 bits" {  } { { "divider_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/divider_16bit.sv" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1709735031429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_16bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file divider_16bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divider_16bit " "Found entity 1: divider_16bit" {  } { { "divider_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/divider_16bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709735031429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709735031429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_16bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_16bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_16bit " "Found entity 1: multiplier_16bit" {  } { { "multiplier_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/multiplier_16bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709735031430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709735031430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_16bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_16bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_16bit " "Found entity 1: or_16bit" {  } { { "or_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/or_16bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709735031431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709735031431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentoutput.sv 1 1 " "Found 1 design units, including 1 entities, in source file segmentoutput.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segmentOutput " "Found entity 1: segmentOutput" {  } { { "segmentOutput.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/segmentOutput.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709735031432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709735031432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft_16bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft_16bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft_16bit " "Found entity 1: shiftLeft_16bit" {  } { { "shiftLeft_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/shiftLeft_16bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709735031433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709735031433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftright_16bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftright_16bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRight_16bit " "Found entity 1: shiftRight_16bit" {  } { { "shiftRight_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/shiftRight_16bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709735031433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709735031433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor_16bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file subtractor_16bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor_16bit " "Found entity 1: subtractor_16bit" {  } { { "subtractor_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/subtractor_16bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709735031435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709735031435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_16bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_16bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_16bit " "Found entity 1: xor_16bit" {  } { { "xor_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/xor_16bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709735031436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709735031436 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_16bit " "Elaborating entity \"alu_16bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1709735031458 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op alu_16bit.sv(35) " "Verilog HDL Always Construct warning at alu_16bit.sv(35): variable \"op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709735031461 "|alu_16bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "add_result alu_16bit.sv(37) " "Verilog HDL Always Construct warning at alu_16bit.sv(37): variable \"add_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709735031461 "|alu_16bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "add_ZFlag alu_16bit.sv(39) " "Verilog HDL Always Construct warning at alu_16bit.sv(39): variable \"add_ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709735031461 "|alu_16bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "add_CFlag alu_16bit.sv(40) " "Verilog HDL Always Construct warning at alu_16bit.sv(40): variable \"add_CFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709735031461 "|alu_16bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "add_VFlag alu_16bit.sv(41) " "Verilog HDL Always Construct warning at alu_16bit.sv(41): variable \"add_VFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709735031461 "|alu_16bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sub_result alu_16bit.sv(44) " "Verilog HDL Always Construct warning at alu_16bit.sv(44): variable \"sub_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709735031461 "|alu_16bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sub_NFlag alu_16bit.sv(45) " "Verilog HDL Always Construct warning at alu_16bit.sv(45): variable \"sub_NFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709735031461 "|alu_16bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sub_ZFlag alu_16bit.sv(46) " "Verilog HDL Always Construct warning at alu_16bit.sv(46): variable \"sub_ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709735031461 "|alu_16bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sub_CFlag alu_16bit.sv(47) " "Verilog HDL Always Construct warning at alu_16bit.sv(47): variable \"sub_CFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709735031462 "|alu_16bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sub_VFlag alu_16bit.sv(48) " "Verilog HDL Always Construct warning at alu_16bit.sv(48): variable \"sub_VFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709735031462 "|alu_16bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mul_result alu_16bit.sv(51) " "Verilog HDL Always Construct warning at alu_16bit.sv(51): variable \"mul_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709735031462 "|alu_16bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mul_ZFlag alu_16bit.sv(53) " "Verilog HDL Always Construct warning at alu_16bit.sv(53): variable \"mul_ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709735031462 "|alu_16bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mul_VFlag alu_16bit.sv(55) " "Verilog HDL Always Construct warning at alu_16bit.sv(55): variable \"mul_VFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709735031462 "|alu_16bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "div_result alu_16bit.sv(58) " "Verilog HDL Always Construct warning at alu_16bit.sv(58): variable \"div_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709735031462 "|alu_16bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "div_ZFlag alu_16bit.sv(60) " "Verilog HDL Always Construct warning at alu_16bit.sv(60): variable \"div_ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709735031462 "|alu_16bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "div_VFlag alu_16bit.sv(62) " "Verilog HDL Always Construct warning at alu_16bit.sv(62): variable \"div_VFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709735031462 "|alu_16bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "and_result alu_16bit.sv(65) " "Verilog HDL Always Construct warning at alu_16bit.sv(65): variable \"and_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709735031462 "|alu_16bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "and_ZFlag alu_16bit.sv(67) " "Verilog HDL Always Construct warning at alu_16bit.sv(67): variable \"and_ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709735031462 "|alu_16bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "or_result alu_16bit.sv(72) " "Verilog HDL Always Construct warning at alu_16bit.sv(72): variable \"or_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709735031462 "|alu_16bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "or_ZFlag alu_16bit.sv(74) " "Verilog HDL Always Construct warning at alu_16bit.sv(74): variable \"or_ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709735031462 "|alu_16bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "xor_result alu_16bit.sv(79) " "Verilog HDL Always Construct warning at alu_16bit.sv(79): variable \"xor_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709735031462 "|alu_16bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "xor_ZFlag alu_16bit.sv(81) " "Verilog HDL Always Construct warning at alu_16bit.sv(81): variable \"xor_ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709735031462 "|alu_16bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left_result alu_16bit.sv(86) " "Verilog HDL Always Construct warning at alu_16bit.sv(86): variable \"left_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709735031462 "|alu_16bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left_ZFlag alu_16bit.sv(88) " "Verilog HDL Always Construct warning at alu_16bit.sv(88): variable \"left_ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709735031462 "|alu_16bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left_CFlag alu_16bit.sv(89) " "Verilog HDL Always Construct warning at alu_16bit.sv(89): variable \"left_CFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709735031462 "|alu_16bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right_result alu_16bit.sv(93) " "Verilog HDL Always Construct warning at alu_16bit.sv(93): variable \"right_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709735031462 "|alu_16bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right_ZFlag alu_16bit.sv(95) " "Verilog HDL Always Construct warning at alu_16bit.sv(95): variable \"right_ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709735031462 "|alu_16bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right_CFlag alu_16bit.sv(96) " "Verilog HDL Always Construct warning at alu_16bit.sv(96): variable \"right_CFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709735031462 "|alu_16bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result alu_16bit.sv(109) " "Verilog HDL Always Construct warning at alu_16bit.sv(109): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709735031462 "|alu_16bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NFlag alu_16bit.sv(110) " "Verilog HDL Always Construct warning at alu_16bit.sv(110): variable \"NFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709735031462 "|alu_16bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZFlag alu_16bit.sv(111) " "Verilog HDL Always Construct warning at alu_16bit.sv(111): variable \"ZFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709735031462 "|alu_16bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CFlag alu_16bit.sv(112) " "Verilog HDL Always Construct warning at alu_16bit.sv(112): variable \"CFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709735031462 "|alu_16bit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "VFlag alu_16bit.sv(113) " "Verilog HDL Always Construct warning at alu_16bit.sv(113): variable \"VFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1709735031462 "|alu_16bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result alu_16bit.sv(33) " "Verilog HDL Always Construct warning at alu_16bit.sv(33): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1709735031462 "|alu_16bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NFlag alu_16bit.sv(33) " "Verilog HDL Always Construct warning at alu_16bit.sv(33): inferring latch(es) for variable \"NFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1709735031462 "|alu_16bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZFlag alu_16bit.sv(33) " "Verilog HDL Always Construct warning at alu_16bit.sv(33): inferring latch(es) for variable \"ZFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1709735031462 "|alu_16bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CFlag alu_16bit.sv(33) " "Verilog HDL Always Construct warning at alu_16bit.sv(33): inferring latch(es) for variable \"CFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1709735031462 "|alu_16bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "VFlag alu_16bit.sv(33) " "Verilog HDL Always Construct warning at alu_16bit.sv(33): inferring latch(es) for variable \"VFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1709735031462 "|alu_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VFlag alu_16bit.sv(109) " "Inferred latch for \"VFlag\" at alu_16bit.sv(109)" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709735031462 "|alu_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CFlag alu_16bit.sv(109) " "Inferred latch for \"CFlag\" at alu_16bit.sv(109)" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709735031462 "|alu_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZFlag alu_16bit.sv(109) " "Inferred latch for \"ZFlag\" at alu_16bit.sv(109)" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709735031462 "|alu_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NFlag alu_16bit.sv(109) " "Inferred latch for \"NFlag\" at alu_16bit.sv(109)" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709735031462 "|alu_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] alu_16bit.sv(109) " "Inferred latch for \"result\[0\]\" at alu_16bit.sv(109)" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709735031462 "|alu_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] alu_16bit.sv(109) " "Inferred latch for \"result\[1\]\" at alu_16bit.sv(109)" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709735031463 "|alu_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] alu_16bit.sv(109) " "Inferred latch for \"result\[2\]\" at alu_16bit.sv(109)" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709735031463 "|alu_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] alu_16bit.sv(109) " "Inferred latch for \"result\[3\]\" at alu_16bit.sv(109)" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709735031463 "|alu_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] alu_16bit.sv(109) " "Inferred latch for \"result\[4\]\" at alu_16bit.sv(109)" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709735031463 "|alu_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] alu_16bit.sv(109) " "Inferred latch for \"result\[5\]\" at alu_16bit.sv(109)" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709735031463 "|alu_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] alu_16bit.sv(109) " "Inferred latch for \"result\[6\]\" at alu_16bit.sv(109)" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709735031463 "|alu_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] alu_16bit.sv(109) " "Inferred latch for \"result\[7\]\" at alu_16bit.sv(109)" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709735031463 "|alu_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] alu_16bit.sv(109) " "Inferred latch for \"result\[8\]\" at alu_16bit.sv(109)" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709735031463 "|alu_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] alu_16bit.sv(109) " "Inferred latch for \"result\[9\]\" at alu_16bit.sv(109)" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709735031463 "|alu_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] alu_16bit.sv(109) " "Inferred latch for \"result\[10\]\" at alu_16bit.sv(109)" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709735031463 "|alu_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] alu_16bit.sv(109) " "Inferred latch for \"result\[11\]\" at alu_16bit.sv(109)" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709735031463 "|alu_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] alu_16bit.sv(109) " "Inferred latch for \"result\[12\]\" at alu_16bit.sv(109)" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709735031463 "|alu_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] alu_16bit.sv(109) " "Inferred latch for \"result\[13\]\" at alu_16bit.sv(109)" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709735031463 "|alu_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] alu_16bit.sv(109) " "Inferred latch for \"result\[14\]\" at alu_16bit.sv(109)" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709735031463 "|alu_16bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] alu_16bit.sv(109) " "Inferred latch for \"result\[15\]\" at alu_16bit.sv(109)" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709735031463 "|alu_16bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_16bit adder_16bit:adder " "Elaborating entity \"adder_16bit\" for hierarchy \"adder_16bit:adder\"" {  } { { "alu_16bit.sv" "adder" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709735031463 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sum\[4\] 0 adder_16bit.sv(4) " "Net \"sum\[4\]\" at adder_16bit.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "adder_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/adder_16bit.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1709735031464 "|alu_16bit|adder_16bit:adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor_16bit subtractor_16bit:subtractor " "Elaborating entity \"subtractor_16bit\" for hierarchy \"subtractor_16bit:subtractor\"" {  } { { "alu_16bit.sv" "subtractor" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709735031464 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "diff\[16\] subtractor_16bit.sv(4) " "Output port \"diff\[16\]\" at subtractor_16bit.sv(4) has no driver" {  } { { "subtractor_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/subtractor_16bit.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1709735031465 "|alu_16bit|subtractor_16bit:subtractor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_16bit multiplier_16bit:multiplier " "Elaborating entity \"multiplier_16bit\" for hierarchy \"multiplier_16bit:multiplier\"" {  } { { "alu_16bit.sv" "multiplier" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709735031466 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 multiplier_16bit.sv(17) " "Verilog HDL assignment warning at multiplier_16bit.sv(17): truncated value with size 16 to match size of target (8)" {  } { { "multiplier_16bit.sv" "" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/multiplier_16bit.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1709735031467 "|alu_16bit|multiplier_16bit:multiplier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_16bit divider_16bit:divider " "Elaborating entity \"divider_16bit\" for hierarchy \"divider_16bit:divider\"" {  } { { "alu_16bit.sv" "divider" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709735031467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_16bit and_16bit:andd " "Elaborating entity \"and_16bit\" for hierarchy \"and_16bit:andd\"" {  } { { "alu_16bit.sv" "andd" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709735031468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_16bit or_16bit:orr " "Elaborating entity \"or_16bit\" for hierarchy \"or_16bit:orr\"" {  } { { "alu_16bit.sv" "orr" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709735031468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_16bit xor_16bit:xorr " "Elaborating entity \"xor_16bit\" for hierarchy \"xor_16bit:xorr\"" {  } { { "alu_16bit.sv" "xorr" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709735031469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft_16bit shiftLeft_16bit:left " "Elaborating entity \"shiftLeft_16bit\" for hierarchy \"shiftLeft_16bit:left\"" {  } { { "alu_16bit.sv" "left" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709735031470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRight_16bit shiftRight_16bit:right " "Elaborating entity \"shiftRight_16bit\" for hierarchy \"shiftRight_16bit:right\"" {  } { { "alu_16bit.sv" "right" { Text "C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709735031471 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1709735031509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709735031533 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 06 08:23:51 2024 " "Processing ended: Wed Mar 06 08:23:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709735031533 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709735031533 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709735031533 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1709735031533 ""}
