[{"name": "\u9673\u4ef2\u840d", "email": "cpchen@ntut.edu.tw", "latestUpdate": "2020-12-07 11:58:42", "objective": "\u672c\u8ab2\u7a0b\u5167\u5bb9\u5305\u62ec\u908f\u8f2f\u9598\u7684\u7279\u6027\u8207\u529f\u80fd\u6e2c\u8a66\uff0c\u80fd\u5229\u7528\u7a4d\u9ad4\u96fb\u8def\u5b8c\u6210\u5404\u7a2e\u57fa\u790e\u908f\u8f2f\u96fb\u8def\u7684\u7d44\u88dd\u53ca\u8a2d\u8a08\uff0c\u4e26\u80fd\u5229\u7528\u96fb\u5b50\u5100\u5668\u9032\u884c\u91cf\u6e2c\u3001\u6aa2\u4fee\u3002\u63a2\u8a0e\u6700\u4f73\u5316\u7d44\u5408\u908f\u8f2f\u4e4b\u6f14\u7b97\u6cd5\uff0c\u53ef\u898f\u5283\u908f\u8f2f\u5143\u4ef6\uff0c\u7d44\u5408\u908f\u8f2f\u4e4bVLSI\u8a2d\u8a08\uff0c\u4f7f\u7528MSI\u8207\u6a19\u6e96\u96fb\u8def\u5143\u4ef6\u8a2d\u8a08\u591a\u5c64\u908f\u8f2f\uff0c\u4f7f\u7528\u9598\u9663\u5217\u8a2d\u8a08\uff0c\u5faa\u5e8f\u908f\u8f2f\u4e4b\u5143\u4ef6\uff0c\u5faa\u5e8f\u908f\u8f2f\u4e4b\u5206\u6790\u8207\u5408\u6210\uff0cVLSI\u4e4b\u8a2d\u8a08\u8207\u6e2c\u8a66\u6280\u5de7\uff0c\u5404\u7a2eCAD\u8edf\u9ad4\u5de5\u5177\u4ecb\u7d39\u3002\u57fa\u790e\u908f\u8f2f\u9598\u5be6\u9a57\u3001\u7d44\u5408\u908f\u8f2f\u5be6\u9a57\u3001\u52a0\u6cd5\u5668\u53ca\u6e1b\u6cd5\u5668\u5be6\u9a57\u3001\u7d44\u5408\u908f\u8f2f\u61c9\u7528\u5be6\u9a57\u3001\u6b63\u53cd\u5668\u908f\u8f2f\u5be6\u9a57\u3001\u5faa\u5e8f\u908f\u8f2f\u96fb\u8def\u61c9\u7528\u5be6\u9a57\u3002", "schedule": "Week- 1  Introduction to Digital System Design \r\nWeek- 2  Concurrent Code and Devices Design      \r\nWeek- 3  Simulation with VHDL Testbench\r\nWeek- 4  Testing with Pattern Generator and Digital Analyzer   \r\nWeek- 5  Sequential Code and Devices Design\r\nWeek- 6  Sequential Code and Devices Design\r\nWeek- 7  Signal and Variables \r\nWeek- 8  \u8003\u524d\u8907\u7fd2\r\nWeek- 9  Midterm test \r\nWeek- 10  Package and Component for System design   \r\nWeek- 11  Function and Procedure in System Design \r\nWeek- 12  Design with State Machines \r\nWeek- 13  Introduction to DE2-115 \r\nWeek- 14  Memoy and NIOS soft CPU and FPGA  \r\nWeek- 15  Synthesis with Quartus II  \r\nWeek- 16  Qsys and NIOS-SOC \r\nWeek- 17  Final Test     \r\nWeek- 18  \u88dc\u8003", "scorePolicy": "1. Two Quizes\t    20%\r\n2. Mid term test\t    20%\r\n3. Final test\t    20%\r\n4. Home works\t    40%", "materials": "1. Text Book: Circuit Design and Simulation with VHDL 2nd Edition\r\n       Volnei A.pedroni / The MIT Press \t2010 \r\n2. Reference Book: Finite State Machine in Hardware\r\n       Volnei A.pedroni / The MIT Press \t2013\t\t\r\n3. Reference Book: Digital System Design with VHDL 2nd Edition\r\n       Mark Zwolinski / Pearson\t\t\t2004\r\n4. Lab Book: iLAB-FPGA \u6578\u4f4d\u7cfb\u7d71\u8a2d\u8a08\u6478\u64ec\u6e2c\u8a66\u8207\u786c\u9ad4\u9664\u932f\r\n       \u9673\u96f2\u6f6e / \u6771\u83ef\u66f8\u5c40\t\t\t\t2016", "foreignLanguageTextbooks": true}]