[12/26 19:03:50      0s] 
[12/26 19:03:50      0s] Cadence Innovus(TM) Implementation System.
[12/26 19:03:50      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/26 19:03:50      0s] 
[12/26 19:03:50      0s] Version:	v17.12-s095_1, built Thu Nov 9 12:10:01 PST 2017
[12/26 19:03:50      0s] Options:	
[12/26 19:03:50      0s] Date:		Tue Dec 26 19:03:50 2023
[12/26 19:03:50      0s] Host:		cadence1 (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (6cores*12cpus*Intel(R) Xeon(R) W-1250P CPU @ 4.10GHz 12288KB)
[12/26 19:03:50      0s] OS:		Red Hat Enterprise Linux Server release 7.9 (Maipo)
[12/26 19:03:50      0s] 
[12/26 19:03:50      0s] License:
[12/26 19:03:51      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[12/26 19:03:51      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/26 19:03:57      6s] @(#)CDS: Innovus v17.12-s095_1 (64bit) 11/09/2017 12:10 (Linux 2.6.18-194.el5)
[12/26 19:03:57      6s] @(#)CDS: NanoRoute 17.12-s095_1 NR171102-1913/17_12-UB (database version 2.30, 405.7.1) {superthreading v1.44}
[12/26 19:03:57      6s] @(#)CDS: AAE 17.12-s040 (64bit) 11/09/2017 (Linux 2.6.18-194.el5)
[12/26 19:03:57      6s] @(#)CDS: CTE 17.12-s036_1 () Nov  2 2017 09:33:40 ( )
[12/26 19:03:57      6s] @(#)CDS: SYNTECH 17.12-s012_1 () Oct 31 2017 04:30:11 ( )
[12/26 19:03:57      6s] @(#)CDS: CPE v17.12-s076
[12/26 19:03:57      6s] @(#)CDS: IQRC/TQRC 16.1.1-s220 (64bit) Fri Aug  4 09:53:48 PDT 2017 (Linux 2.6.18-194.el5)
[12/26 19:03:57      6s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[12/26 19:03:57      6s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[12/26 19:03:57      6s] @(#)CDS: RCDB 11.10
[12/26 19:03:57      6s] --- Running on cadence1 (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (6cores*12cpus*Intel(R) Xeon(R) W-1250P CPU @ 4.10GHz 12288KB) ---
[12/26 19:03:57      6s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_28307_cadence1_vlsi1_eyZZoT.

[12/26 19:03:57      6s] Change the soft stacksize limit to 0.2%RAM (127 mbytes). Set global soft_stack_size_limit to change the value.
[12/26 19:03:57      6s] 
[12/26 19:03:57      6s] **INFO:  MMMC transition support version v31-84 
[12/26 19:03:57      6s] 
[12/26 19:03:57      6s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/26 19:03:57      6s] <CMD> suppressMessage ENCEXT-2799
[12/26 19:03:57      6s] <CMD> getVersion
[12/26 19:03:57      6s] <CMD> getVersion
[12/26 19:03:57      6s] [INFO] Loading PVS 16.12-s208 fill procedures
[12/26 19:03:58      6s] <CMD> getDrawView
[12/26 19:03:58      6s] <CMD> loadWorkspace -name Physical
[12/26 19:03:58      6s] <CMD> win
[12/26 19:04:23      9s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[12/26 19:04:23      9s] <CMD> set conf_qxconf_file NULL
[12/26 19:04:23      9s] <CMD> set conf_qxlib_file NULL
[12/26 19:04:23      9s] <CMD> set defHierChar /
[12/26 19:04:23      9s] <CMD> set distributed_client_message_echo 1
[12/26 19:04:23      9s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[12/26 19:04:23      9s] <CMD> set eco_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[12/26 19:04:23      9s] <CMD> set enc_enable_print_mode_command_reset_options 1
[12/26 19:04:23      9s] <CMD> set init_gnd_net {VSS VSSO}
[12/26 19:04:23      9s] <CMD> set init_io_file UART_iopad.io
[12/26 19:04:23      9s] <CMD> set init_lef_file {../../../../Downloads/scl_pdk/stdlib/fs120/tech_data/lef/tsl180l4.lef ../../../../Downloads/scl_pdk/stdlib/fs120/lef/tsl18fs120_scl.lef ../../../../Downloads/scl_pdk/iolib/cio150/cds/lef/tsl18cio150_4lm.lef}
[12/26 19:04:23      9s] <CMD> set init_mmmc_file viewDefinition.tcl
[12/26 19:04:23      9s] <CMD> set init_pwr_net {VDD VDDO}
[12/26 19:04:23      9s] <CMD> set init_verilog ../synthesis/UART_netlist.v
[12/26 19:04:23      9s] <CMD> set latch_time_borrow_mode max_borrow
[12/26 19:04:23      9s] <CMD> set pegDefaultResScaleFactor 1
[12/26 19:04:23      9s] <CMD> set pegDetailResScaleFactor 1
[12/26 19:04:23      9s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[12/26 19:04:23      9s] <CMD> set soft_stack_size_limit 127
[12/26 19:04:23      9s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[12/26 19:04:26      9s] <CMD> init_design
[12/26 19:04:26      9s] #% Begin Load MMMC data ... (date=12/26 19:04:26, mem=476.0M)
[12/26 19:04:26      9s] #% End Load MMMC data ... (date=12/26 19:04:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=476.0M, current mem=472.6M)
[12/26 19:04:26      9s] 
[12/26 19:04:26      9s] Loading LEF file ../../../../Downloads/scl_pdk/stdlib/fs120/tech_data/lef/tsl180l4.lef ...
[12/26 19:04:26      9s] 
[12/26 19:04:26      9s] Loading LEF file ../../../../Downloads/scl_pdk/stdlib/fs120/lef/tsl18fs120_scl.lef ...
[12/26 19:04:26      9s] Set DBUPerIGU to M2 pitch 560.
[12/26 19:04:26      9s] 
[12/26 19:04:26      9s] Loading LEF file ../../../../Downloads/scl_pdk/iolib/cio150/cds/lef/tsl18cio150_4lm.lef ...
[12/26 19:04:26      9s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'apc3d01' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/26 19:04:26      9s] Type 'man IMPLF-200' for more detail.
[12/26 19:04:26      9s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/26 19:04:26      9s] Type 'man IMPLF-200' for more detail.
[12/26 19:04:26      9s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/26 19:04:26      9s] Type 'man IMPLF-200' for more detail.
[12/26 19:04:26      9s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/26 19:04:26      9s] Type 'man IMPLF-200' for more detail.
[12/26 19:04:26      9s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/26 19:04:26      9s] Type 'man IMPLF-200' for more detail.
[12/26 19:04:26      9s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/26 19:04:26      9s] Type 'man IMPLF-200' for more detail.
[12/26 19:04:26      9s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/26 19:04:26      9s] Type 'man IMPLF-200' for more detail.
[12/26 19:04:26      9s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/26 19:04:26      9s] Type 'man IMPLF-200' for more detail.
[12/26 19:04:26      9s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/26 19:04:26      9s] Type 'man IMPLF-200' for more detail.
[12/26 19:04:26      9s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03ed' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/26 19:04:26      9s] Type 'man IMPLF-200' for more detail.
[12/26 19:04:26      9s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/26 19:04:26      9s] Type 'man IMPLF-200' for more detail.
[12/26 19:04:26      9s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/26 19:04:26      9s] Type 'man IMPLF-200' for more detail.
[12/26 19:04:26      9s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/26 19:04:26      9s] Type 'man IMPLF-200' for more detail.
[12/26 19:04:26      9s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/26 19:04:26      9s] Type 'man IMPLF-200' for more detail.
[12/26 19:04:26      9s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/26 19:04:26      9s] Type 'man IMPLF-200' for more detail.
[12/26 19:04:26      9s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/26 19:04:26      9s] Type 'man IMPLF-200' for more detail.
[12/26 19:04:26      9s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/26 19:04:26      9s] Type 'man IMPLF-200' for more detail.
[12/26 19:04:26      9s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b21eu' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/26 19:04:26      9s] Type 'man IMPLF-200' for more detail.
[12/26 19:04:26      9s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b25eu' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/26 19:04:26      9s] Type 'man IMPLF-200' for more detail.
[12/26 19:04:26      9s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3d00' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/26 19:04:26      9s] Type 'man IMPLF-200' for more detail.
[12/26 19:04:26      9s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[12/26 19:04:26      9s] To increase the message display limit, refer to the product command reference manual.
[12/26 19:04:26      9s] 
[12/26 19:04:26      9s] viaInitial starts at Tue Dec 26 19:04:26 2023
viaInitial ends at Tue Dec 26 19:04:26 2023
Loading view definition file from viewDefinition.tcl
[12/26 19:04:26      9s] Reading my_max_library_set timing library '/home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib' ...
[12/26 19:04:26      9s] Both ff/latch and statetable are present in cell 'lanht4'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib)
[12/26 19:04:26      9s] Both ff/latch and statetable are present in cell 'lanht2'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib)
[12/26 19:04:26      9s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'I' of cell 'bh01d1' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib)
[12/26 19:04:26      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'I' of cell 'bh01d1' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib)
[12/26 19:04:26      9s] Both ff/latch and statetable are present in cell 'lanht1'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib)
[12/26 19:04:26      9s] Read 534 cells in library 'tsl18fs120_scl_ss' 
[12/26 19:04:26      9s] Reading my_max_library_set timing library '/home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib' ...
[12/26 19:04:26      9s] **ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1171)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1185)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1408)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1422)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1644)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1658)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1880)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1894)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2117)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2131)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2354)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2368)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2590)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2604)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2827)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2841)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 3071)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 3085)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 3308)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 3322)
Message <TECHLIB-1318> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/26 19:04:26      9s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'XOUT' of cell 'pc3x11' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/26 19:04:26      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'XOUT' of cell 'pc3x11' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/26 19:04:26      9s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'XOUT' of cell 'pc3x12' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/26 19:04:26      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'XOUT' of cell 'pc3x12' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/26 19:04:26      9s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'XOUT' of cell 'pc3x13' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/26 19:04:26      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'XOUT' of cell 'pc3x13' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/26 19:04:26      9s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'PAD' of cell 'pc3d00' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/26 19:04:26      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'PAD' of cell 'pc3d00' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/26 19:04:26      9s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'PADR' of cell 'pc3d00' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/26 19:04:26      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'PADR' of cell 'pc3d00' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/26 19:04:26      9s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AVSSO' of cell 'apv0a' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/26 19:04:26      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AVSSO' of cell 'apv0a' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/26 19:04:26      9s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AVSS' of cell 'apv0i' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/26 19:04:26      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AVSS' of cell 'apv0i' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/26 19:04:26      9s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AVDDO' of cell 'apvda' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/26 19:04:26      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AVDDO' of cell 'apvda' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/26 19:04:26      9s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AVDD' of cell 'apvdi' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/26 19:04:26      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AVDD' of cell 'apvdi' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/26 19:04:26      9s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/26 19:04:26      9s] Read 93 cells in library 'tsl18cio250_max' 
[12/26 19:04:26      9s] Reading my_min_library_set timing library '/home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib' ...
[12/26 19:04:26     10s] Both ff/latch and statetable are present in cell 'lanht4'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib)
[12/26 19:04:26     10s] Both ff/latch and statetable are present in cell 'lanht2'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib)
[12/26 19:04:27     10s] Both ff/latch and statetable are present in cell 'lanht1'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib)
[12/26 19:04:27     10s] Read 534 cells in library 'tsl18fs120_scl_ff' 
[12/26 19:04:27     10s] Reading my_min_library_set timing library '/home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_min.lib' ...
[12/26 19:04:27     10s] Read 93 cells in library 'tsl18cio250_min' 
[12/26 19:04:27     10s] *** End library_loading (cpu=0.01min, real=0.02min, mem=30.3M, fe_cpu=0.17min, fe_real=0.62min, fe_mem=564.4M) ***
[12/26 19:04:27     10s] #% Begin Load netlist data ... (date=12/26 19:04:27, mem=553.9M)
[12/26 19:04:27     10s] *** Begin netlist parsing (mem=564.4M) ***
[12/26 19:04:27     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'aoim22d1' is defined in LEF but not in the timing library.
[12/26 19:04:27     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'aoim22d1' is defined in LEF but not in the timing library.
[12/26 19:04:27     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'or04d2' is defined in LEF but not in the timing library.
[12/26 19:04:27     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'or04d2' is defined in LEF but not in the timing library.
[12/26 19:04:27     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'an02d1' is defined in LEF but not in the timing library.
[12/26 19:04:27     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'an02d1' is defined in LEF but not in the timing library.
[12/26 19:04:27     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'nd02da' is defined in LEF but not in the timing library.
[12/26 19:04:27     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'nd02da' is defined in LEF but not in the timing library.
[12/26 19:04:27     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'dl03d2' is defined in LEF but not in the timing library.
[12/26 19:04:27     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'dl03d2' is defined in LEF but not in the timing library.
[12/26 19:04:27     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'invtd7' is defined in LEF but not in the timing library.
[12/26 19:04:27     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'invtd7' is defined in LEF but not in the timing library.
[12/26 19:04:27     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'slnht2' is defined in LEF but not in the timing library.
[12/26 19:04:27     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'slnht2' is defined in LEF but not in the timing library.
[12/26 19:04:27     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'aoim22d2' is defined in LEF but not in the timing library.
[12/26 19:04:27     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'aoim22d2' is defined in LEF but not in the timing library.
[12/26 19:04:27     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'mffnrb2' is defined in LEF but not in the timing library.
[12/26 19:04:27     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'mffnrb2' is defined in LEF but not in the timing library.
[12/26 19:04:27     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'nr03d7' is defined in LEF but not in the timing library.
[12/26 19:04:27     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'nr03d7' is defined in LEF but not in the timing library.
[12/26 19:04:27     10s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[12/26 19:04:27     10s] To increase the message display limit, refer to the product command reference manual.
[12/26 19:04:27     10s] Pin 'VDD' of cell 'pvdi' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/26 19:04:27     10s] Pin 'VDDC' of cell 'pvdc' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/26 19:04:27     10s] Pin 'VDDO' of cell 'pvda' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/26 19:04:27     10s] Pin 'VSS' of cell 'pv0i' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/26 19:04:27     10s] Pin 'VSS' of cell 'pv0f' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/26 19:04:27     10s] Pin 'VSSC' of cell 'pv0c' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/26 19:04:27     10s] Pin 'VSSO' of cell 'pv0a' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/26 19:04:27     10s] Pin 'AVDD' of cell 'apvdi' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/26 19:04:27     10s] Pin 'AVDDO' of cell 'apvda' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/26 19:04:27     10s] Pin 'AVSS' of cell 'apv0i' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/26 19:04:27     10s] Pin 'AVSSO' of cell 'apv0a' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/26 19:04:27     10s] Created 627 new cells from 4 timing libraries.
[12/26 19:04:27     10s] Reading netlist ...
[12/26 19:04:27     10s] Backslashed names will retain backslash and a trailing blank character.
[12/26 19:04:27     10s] Reading verilog netlist '../synthesis/UART_netlist.v'
[12/26 19:04:27     10s] 
[12/26 19:04:27     10s] *** Memory Usage v#1 (Current mem = 564.426M, initial mem = 179.895M) ***
[12/26 19:04:27     10s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=564.4M) ***
[12/26 19:04:27     10s] #% End Load netlist data ... (date=12/26 19:04:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=553.9M, current mem=504.2M)
[12/26 19:04:27     10s] Top level cell is uart_top.
[12/26 19:04:27     10s] **WARN: (IMPTS-282):	Cell 'pt3t03u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/26 19:04:27     10s] Type 'man IMPTS-282' for more detail.
[12/26 19:04:27     10s] **WARN: (IMPTS-282):	Cell 'pt3t03d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/26 19:04:27     10s] Type 'man IMPTS-282' for more detail.
[12/26 19:04:27     10s] **WARN: (IMPTS-282):	Cell 'pt3t03' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/26 19:04:27     10s] Type 'man IMPTS-282' for more detail.
[12/26 19:04:27     10s] **WARN: (IMPTS-282):	Cell 'pt3t02u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/26 19:04:27     10s] Type 'man IMPTS-282' for more detail.
[12/26 19:04:27     10s] **WARN: (IMPTS-282):	Cell 'pt3t02d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/26 19:04:27     10s] Type 'man IMPTS-282' for more detail.
[12/26 19:04:27     10s] **WARN: (IMPTS-282):	Cell 'pt3t02' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/26 19:04:27     10s] Type 'man IMPTS-282' for more detail.
[12/26 19:04:27     10s] **WARN: (IMPTS-282):	Cell 'pt3t01u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/26 19:04:27     10s] Type 'man IMPTS-282' for more detail.
[12/26 19:04:27     10s] **WARN: (IMPTS-282):	Cell 'pt3t01d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/26 19:04:27     10s] Type 'man IMPTS-282' for more detail.
[12/26 19:04:27     10s] **WARN: (IMPTS-282):	Cell 'pt3t01' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/26 19:04:27     10s] Type 'man IMPTS-282' for more detail.
[12/26 19:04:27     10s] **WARN: (IMPTS-282):	Cell 'pt3o03' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/26 19:04:27     10s] Type 'man IMPTS-282' for more detail.
[12/26 19:04:27     10s] **WARN: (IMPTS-282):	Cell 'pt3o02' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/26 19:04:27     10s] Type 'man IMPTS-282' for more detail.
[12/26 19:04:27     10s] **WARN: (IMPTS-282):	Cell 'pt3o01' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/26 19:04:27     10s] Type 'man IMPTS-282' for more detail.
[12/26 19:04:27     10s] **WARN: (IMPTS-282):	Cell 'pc3t05u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/26 19:04:27     10s] Type 'man IMPTS-282' for more detail.
[12/26 19:04:27     10s] **WARN: (IMPTS-282):	Cell 'pc3t05d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/26 19:04:27     10s] Type 'man IMPTS-282' for more detail.
[12/26 19:04:27     10s] **WARN: (IMPTS-282):	Cell 'pc3t05' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/26 19:04:27     10s] Type 'man IMPTS-282' for more detail.
[12/26 19:04:27     10s] **WARN: (IMPTS-282):	Cell 'pc3t04u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/26 19:04:27     10s] Type 'man IMPTS-282' for more detail.
[12/26 19:04:27     10s] **WARN: (IMPTS-282):	Cell 'pc3t04d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/26 19:04:27     10s] Type 'man IMPTS-282' for more detail.
[12/26 19:04:27     10s] **WARN: (IMPTS-282):	Cell 'pc3t04' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/26 19:04:27     10s] Type 'man IMPTS-282' for more detail.
[12/26 19:04:27     10s] **WARN: (IMPTS-282):	Cell 'pc3t03u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/26 19:04:27     10s] Type 'man IMPTS-282' for more detail.
[12/26 19:04:27     10s] **WARN: (IMPTS-282):	Cell 'pc3t03d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/26 19:04:27     10s] Type 'man IMPTS-282' for more detail.
[12/26 19:04:27     10s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[12/26 19:04:27     10s] To increase the message display limit, refer to the product command reference manual.
[12/26 19:04:27     10s] Hooked 1254 DB cells to tlib cells.
[12/26 19:04:27     10s] Starting recursive module instantiation check.
[12/26 19:04:27     10s] No recursion found.
[12/26 19:04:27     10s] Building hierarchical netlist for Cell uart_top ...
[12/26 19:04:27     10s] *** Netlist is unique.
[12/26 19:04:27     10s] ** info: there are 1287 modules.
[12/26 19:04:27     10s] ** info: there are 489 stdCell insts.
[12/26 19:04:27     10s] ** info: there are 23 Pad insts.
[12/26 19:04:27     10s] 
[12/26 19:04:27     10s] *** Memory Usage v#1 (Current mem = 586.184M, initial mem = 179.895M) ***
[12/26 19:04:27     10s] Reading IO assignment file "UART_iopad.io" ...
[12/26 19:04:27     10s] Adjusting Core to Left to: 0.3200. Core to Bottom to: 0.3200.
[12/26 19:04:27     10s] **WARN: (IMPFP-3961):	The techSite 'CO_MSTR_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/26 19:04:27     10s] Type 'man IMPFP-3961' for more detail.
[12/26 19:04:27     10s] **WARN: (IMPFP-3961):	The techSite 'IOSite_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/26 19:04:27     10s] Type 'man IMPFP-3961' for more detail.
[12/26 19:04:27     10s] Horizontal Layer M1 offset = 0 (derived)
[12/26 19:04:27     10s] Vertical Layer M2 offset = 280 (derived)
[12/26 19:04:27     10s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[12/26 19:04:27     10s] Set Default Net Delay as 1000 ps.
[12/26 19:04:27     10s] Set Default Net Load as 0.5 pF. 
[12/26 19:04:27     10s] Set Default Input Pin Transition as 0.1 ps.
[12/26 19:04:27     10s] Extraction setup Delayed 
[12/26 19:04:27     10s] *Info: initialize multi-corner CTS.
[12/26 19:04:27     10s] Reading timing constraints file '/home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc' ...
[12/26 19:04:27     10s] Current (total cpu=0:00:10.6, real=0:00:37.0, peak res=645.6M, current mem=645.6M)
[12/26 19:04:27     10s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 29).
[12/26 19:04:27     10s] 
[12/26 19:04:27     10s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 30).
[12/26 19:04:27     10s] 
[12/26 19:04:27     10s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 31).
[12/26 19:04:27     10s] 
[12/26 19:04:27     10s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 32).
[12/26 19:04:27     10s] 
[12/26 19:04:27     10s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 33).
[12/26 19:04:27     10s] 
[12/26 19:04:27     10s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 34).
[12/26 19:04:27     10s] 
[12/26 19:04:27     10s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 35).
[12/26 19:04:27     10s] 
[12/26 19:04:27     10s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 36).
[12/26 19:04:27     10s] 
[12/26 19:04:27     10s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 37).
[12/26 19:04:27     10s] 
[12/26 19:04:27     10s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 38).
[12/26 19:04:27     10s] 
[12/26 19:04:27     10s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 39).
[12/26 19:04:27     10s] 
[12/26 19:04:27     10s] INFO (CTE): Reading of timing constraints file /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc completed, with 11 WARNING
[12/26 19:04:27     10s] WARNING (CTE-25): Line: 9, 10 of File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc : Skipped unsupported command: set_units
[12/26 19:04:27     10s] 
[12/26 19:04:27     10s] 
[12/26 19:04:27     10s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=662.6M, current mem=662.6M)
[12/26 19:04:27     10s] Current (total cpu=0:00:10.6, real=0:00:37.0, peak res=662.6M, current mem=662.6M)
[12/26 19:04:27     10s] Creating Cell Server ...(0, 1, 1, 1)
[12/26 19:04:27     10s] Summary for sequential cells identification: 
[12/26 19:04:27     10s]   Identified SBFF number: 114
[12/26 19:04:27     10s]   Identified MBFF number: 0
[12/26 19:04:27     10s]   Identified SB Latch number: 0
[12/26 19:04:27     10s]   Identified MB Latch number: 0
[12/26 19:04:27     10s]   Not identified SBFF number: 6
[12/26 19:04:27     10s]   Not identified MBFF number: 0
[12/26 19:04:27     10s]   Not identified SB Latch number: 0
[12/26 19:04:27     10s]   Not identified MB Latch number: 0
[12/26 19:04:27     10s]   Number of sequential cells which are not FFs: 83
[12/26 19:04:27     10s] Total number of combinational cells: 321
[12/26 19:04:27     10s] Total number of sequential cells: 203
[12/26 19:04:27     10s] Total number of tristate cells: 10
[12/26 19:04:27     10s] Total number of level shifter cells: 0
[12/26 19:04:27     10s] Total number of power gating cells: 0
[12/26 19:04:27     10s] Total number of isolation cells: 0
[12/26 19:04:27     10s] Total number of power switch cells: 0
[12/26 19:04:27     10s] Total number of pulse generator cells: 0
[12/26 19:04:27     10s] Total number of always on buffers: 0
[12/26 19:04:27     10s] Total number of retention cells: 0
[12/26 19:04:27     10s] List of usable buffers: bufbd7 buffd2 bufbdf buffda buffd3 bufbda buffd4 bufbd4 bufbd1 bufbd3 buffd7 buffd1 bufbd2
[12/26 19:04:27     10s] Total number of usable buffers: 13
[12/26 19:04:27     10s] List of unusable buffers:
[12/26 19:04:27     10s] Total number of unusable buffers: 0
[12/26 19:04:27     10s] List of usable inverters: inv0d2 inv0da invbda invbdk inv0d1 inv0d7 invbd4 inv0d0 invbd2 inv0d4 invbd7 invbdf
[12/26 19:04:27     10s] Total number of usable inverters: 12
[12/26 19:04:27     10s] List of unusable inverters:
[12/26 19:04:27     10s] Total number of unusable inverters: 0
[12/26 19:04:27     10s] List of identified usable delay cells: dl04d1 dl03d1 dl02d2 dl03d4 dl04d2 dl02d1 dl01d4 bufbdk dl04d4 dl02d4 dl01d2 dl01d1 dl03d2
[12/26 19:04:27     10s] Total number of identified usable delay cells: 13
[12/26 19:04:27     10s] List of identified unusable delay cells:
[12/26 19:04:27     10s] Total number of identified unusable delay cells: 0
[12/26 19:04:27     10s] Creating Cell Server, finished. 
[12/26 19:04:27     10s] 
[12/26 19:04:27     10s] Deleting Cell Server ...
[12/26 19:04:27     10s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[12/26 19:04:27     10s] Extraction setup Started 
[12/26 19:04:27     10s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[12/26 19:04:27     10s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/26 19:04:27     10s] Type 'man IMPEXT-2773' for more detail.
[12/26 19:04:27     10s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/26 19:04:27     10s] Type 'man IMPEXT-2776' for more detail.
[12/26 19:04:27     10s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/26 19:04:27     10s] Type 'man IMPEXT-2776' for more detail.
[12/26 19:04:27     10s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 2.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/26 19:04:27     10s] Type 'man IMPEXT-2776' for more detail.
[12/26 19:04:27     10s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/26 19:04:27     10s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/26 19:04:27     10s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/26 19:04:27     10s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.04 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/26 19:04:27     10s] Summary of Active RC-Corners : 
[12/26 19:04:27     10s]  
[12/26 19:04:27     10s]  Analysis View: my_analysis_view_setup
[12/26 19:04:27     10s]     RC-Corner Name        : my_rc_corner_worst
[12/26 19:04:27     10s]     RC-Corner Index       : 0
[12/26 19:04:27     10s]     RC-Corner Temperature : 25 Celsius
[12/26 19:04:27     10s]     RC-Corner Cap Table   : ''
[12/26 19:04:27     10s]     RC-Corner PreRoute Res Factor         : 1
[12/26 19:04:27     10s]     RC-Corner PreRoute Cap Factor         : 1
[12/26 19:04:27     10s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/26 19:04:27     10s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/26 19:04:27     10s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/26 19:04:27     10s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/26 19:04:27     10s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/26 19:04:27     10s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/26 19:04:27     10s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/26 19:04:27     10s]  
[12/26 19:04:27     10s]  Analysis View: my_analysis_view_hold
[12/26 19:04:27     10s]     RC-Corner Name        : my_rc_corner_worst
[12/26 19:04:27     10s]     RC-Corner Index       : 0
[12/26 19:04:27     10s]     RC-Corner Temperature : 25 Celsius
[12/26 19:04:27     10s]     RC-Corner Cap Table   : ''
[12/26 19:04:27     10s]     RC-Corner PreRoute Res Factor         : 1
[12/26 19:04:27     10s]     RC-Corner PreRoute Cap Factor         : 1
[12/26 19:04:27     10s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/26 19:04:27     10s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/26 19:04:27     10s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/26 19:04:27     10s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/26 19:04:27     10s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/26 19:04:27     10s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/26 19:04:27     10s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/26 19:04:27     10s] 
[12/26 19:04:27     10s] *** Summary of all messages that are not suppressed in this session:
[12/26 19:04:27     10s] Severity  ID               Count  Summary                                  
[12/26 19:04:27     10s] WARNING   IMPLF-200           49  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/26 19:04:27     10s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[12/26 19:04:27     10s] WARNING   IMPTS-282           92  Cell '%s' is not a level shifter cell bu...
[12/26 19:04:27     10s] WARNING   IMPEXT-2766          4  The sheet resistance for layer %s is not...
[12/26 19:04:27     10s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[12/26 19:04:27     10s] WARNING   IMPEXT-2776          3  The via resistance between layers %s and...
[12/26 19:04:27     10s] WARNING   IMPVL-159         1435  Pin '%s' of cell '%s' is defined in LEF ...
[12/26 19:04:27     10s] WARNING   TCLCMD-1178         11  set_output_delay command specified witho...
[12/26 19:04:27     10s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[12/26 19:04:27     10s] ERROR     TECHLIB-1318        20  All the table values in the '%s' group a...
[12/26 19:04:27     10s] *** Message Summary: 1617 warning(s), 20 error(s)
[12/26 19:04:27     10s] 
[12/26 19:04:32     11s] <CMD> getIoFlowFlag
[12/26 19:04:56     14s] <CMD> setIoFlowFlag 0
[12/26 19:04:56     14s] <CMD> floorPlan -site CoreSite -d 1115.0 1115.0 20 20 20 20
[12/26 19:04:56     14s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 20.160000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[12/26 19:04:56     14s] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 20.160000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[12/26 19:04:56     14s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 20.160000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[12/26 19:04:56     14s] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 20.160000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[12/26 19:04:56     14s] Horizontal Layer M1 offset = 0 (derived)
[12/26 19:04:56     14s] Vertical Layer M2 offset = 280 (derived)
[12/26 19:04:56     14s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[12/26 19:04:56     14s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/26 19:04:56     14s] <CMD> uiSetTool select
[12/26 19:04:56     14s] <CMD> getIoFlowFlag
[12/26 19:04:56     14s] <CMD> fit
[12/26 19:05:09     15s] <CMD> setIoFlowFlag 0
[12/26 19:05:09     15s] <CMD> floorPlan -site CoreSite -d 1114.96 1114.96 20.16 20.16 20.16 20.16
[12/26 19:05:09     15s] Horizontal Layer M1 offset = 0 (derived)
[12/26 19:05:09     15s] Vertical Layer M2 offset = 280 (derived)
[12/26 19:05:09     15s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[12/26 19:05:09     15s] <CMD> uiSetTool select
[12/26 19:05:09     15s] <CMD> getIoFlowFlag
[12/26 19:05:09     15s] <CMD> fit
[12/26 19:05:16     16s] <CMD> fit
[12/26 19:06:26     24s] <CMD> set_wire_load_mode enclosed
[12/26 19:07:35     31s] <CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side n
[12/26 19:07:35     31s] Added 15 of filler cell 'pfeed10000' on top side.
[12/26 19:07:35     31s] <CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side e
[12/26 19:07:35     31s] Added 15 of filler cell 'pfeed10000' on right side.
[12/26 19:07:35     31s] <CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side w
[12/26 19:07:35     31s] Added 15 of filler cell 'pfeed10000' on left side.
[12/26 19:07:36     32s] <CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side s
[12/26 19:07:36     32s] Added 15 of filler cell 'pfeed10000' on bottom side.
[12/26 19:08:19     37s] <CMD> addIoFiller -cell pfeed01000 -prefix FILLER -side s
[12/26 19:08:19     37s] Added 9 of filler cell 'pfeed01000' on bottom side.
[12/26 19:08:31     38s] <CMD> fit
[12/26 19:08:40     39s] <CMD> addIoFiller -cell pfeed01000 -prefix FILLER -side w
[12/26 19:08:40     39s] Added 9 of filler cell 'pfeed01000' on left side.
[12/26 19:08:45     40s] <CMD> addIoFiller -cell pfeed01000 -prefix FILLER -side e
[12/26 19:08:45     40s] Added 9 of filler cell 'pfeed01000' on right side.
[12/26 19:08:49     40s] <CMD> addIoFiller -cell pfeed01000 -prefix FILLER -side n
[12/26 19:08:49     40s] Added 9 of filler cell 'pfeed01000' on top side.
[12/26 19:09:14     43s] <CMD> addIoFiller -cell pfeed00100 -prefix FILLER -side n
[12/26 19:09:14     43s] **ERROR: (IMPFP-3352):	Cell pfeed00100 not found.

[12/26 19:09:14     43s] Usage: addIoFiller [-help] -cell {name list} [-fillAnyGap]
[12/26 19:09:14     43s]                    [-fillerOrient <R0|R90|R180|R270|MX|MX90|MY|MY90>]
[12/26 19:09:14     43s]                    [-from <coord>] [-prefix <string>]
[12/26 19:09:14     43s]                    [-side <top|bottom|left|right>] [-to <coord>]
[12/26 19:09:14     43s]                    [-useSmallIoHeight] [-row <num> ] [-logic [ -deriveConnectivity ]]
[12/26 19:09:14     43s] 
[12/26 19:09:14     43s] -help                             # Prints out the command usage
[12/26 19:09:14     43s] -cell {name list}                 # name list of IO filler cell
[12/26 19:09:14     43s]                                   # (list, required)
[12/26 19:09:14     43s] -deriveConnectivity               # derive connectivity for io Filler
[12/26 19:09:14     43s]                                   # (bool, optional)
[12/26 19:09:14     43s] -fillAnyGap                       # fill smaller gap by overlapping filler cell
[12/26 19:09:14     43s]                                   # (bool, optional)
[12/26 19:09:14     43s] -fillerOrient <R0|R90|R180|R270|MX|MX90|MY|MY90>
[12/26 19:09:14     43s]                                   # orientation of new filler instances (string, optional)
[12/26 19:09:14     43s] -from <coord>                     # staring offset from edge for adding fillers
[12/26 19:09:14     43s]                                   # (float, optional)
[12/26 19:09:14     43s] -logic                            # this option will omit physical only
[12/26 19:09:14     43s]                                   # attribute of IO filler instances which
[12/26 19:09:14     43s]                                   # newly added. (bool, optional)
[12/26 19:09:14     43s] -prefix <string>                  # prefix for new filler instances
[12/26 19:09:14     43s]                                   # (string, optional)
[12/26 19:09:14     43s] -row <num>                        # row number in multiple io row design
[12/26 19:09:14     43s]                                   # (int, optional, min=0, max=1)
[12/26 19:09:14     43s] -side <top|bottom|left|right>     # which side of io (string, optional)
[12/26 19:09:14     43s] -to <coord>                       # ending offset from edge for adding fillers
[12/26 19:09:14     43s]                                   # (float, optional)
[12/26 19:09:14     43s] -useSmallIoHeight                 # match site before adding filler
[12/26 19:09:14     43s]                                   # (bool, optional)
[12/26 19:09:14     43s] 
[12/26 19:09:14     43s] 
[12/26 19:09:14     43s] **ERROR: (IMPSYC-194):	Incorrect usage for command 'addIoFiller'.

[12/26 19:09:23     45s] <CMD> addIoFiller -cell pfeed00100 -prefix FILLER -side n
[12/26 19:09:23     45s] **ERROR: (IMPFP-3352):	Cell pfeed00100 not found.

[12/26 19:09:23     45s] Usage: addIoFiller [-help] -cell {name list} [-fillAnyGap]
[12/26 19:09:23     45s]                    [-fillerOrient <R0|R90|R180|R270|MX|MX90|MY|MY90>]
[12/26 19:09:23     45s]                    [-from <coord>] [-prefix <string>]
[12/26 19:09:23     45s]                    [-side <top|bottom|left|right>] [-to <coord>]
[12/26 19:09:23     45s]                    [-useSmallIoHeight] [-row <num> ] [-logic [ -deriveConnectivity ]]
[12/26 19:09:23     45s] 
[12/26 19:09:23     45s] -help                             # Prints out the command usage
[12/26 19:09:23     45s] -cell {name list}                 # name list of IO filler cell
[12/26 19:09:23     45s]                                   # (list, required)
[12/26 19:09:23     45s] -deriveConnectivity               # derive connectivity for io Filler
[12/26 19:09:23     45s]                                   # (bool, optional)
[12/26 19:09:23     45s] -fillAnyGap                       # fill smaller gap by overlapping filler cell
[12/26 19:09:23     45s]                                   # (bool, optional)
[12/26 19:09:23     45s] -fillerOrient <R0|R90|R180|R270|MX|MX90|MY|MY90>
[12/26 19:09:23     45s]                                   # orientation of new filler instances (string, optional)
[12/26 19:09:23     45s] -from <coord>                     # staring offset from edge for adding fillers
[12/26 19:09:23     45s]                                   # (float, optional)
[12/26 19:09:23     45s] -logic                            # this option will omit physical only
[12/26 19:09:23     45s]                                   # attribute of IO filler instances which
[12/26 19:09:23     45s]                                   # newly added. (bool, optional)
[12/26 19:09:23     45s] -prefix <string>                  # prefix for new filler instances
[12/26 19:09:23     45s]                                   # (string, optional)
[12/26 19:09:23     45s] -row <num>                        # row number in multiple io row design
[12/26 19:09:23     45s]                                   # (int, optional, min=0, max=1)
[12/26 19:09:23     45s] -side <top|bottom|left|right>     # which side of io (string, optional)
[12/26 19:09:23     45s] -to <coord>                       # ending offset from edge for adding fillers
[12/26 19:09:23     45s]                                   # (float, optional)
[12/26 19:09:23     45s] -useSmallIoHeight                 # match site before adding filler
[12/26 19:09:23     45s]                                   # (bool, optional)
[12/26 19:09:23     45s] 
[12/26 19:09:23     45s] 
[12/26 19:09:23     45s] **ERROR: (IMPSYC-194):	Incorrect usage for command 'addIoFiller'.

[12/26 19:13:37     72s] <CMD> fit
[12/26 19:13:47     73s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -override -verbose -netlistOverride
[12/26 19:13:47     73s] 517 new pwr-pin connections were made to global net 'VDD'.
[12/26 19:13:51     74s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -override -verbose -netlistOverride
[12/26 19:13:51     74s] 517 new gnd-pin connections were made to global net 'VSS'.
[12/26 19:14:02     75s] <CMD> globalNetConnect VDDO -type pgpin -pin VDDO -override -verbose -netlistOverride
[12/26 19:14:02     75s] 28 new pwr-pin connections were made to global net 'VDDO'.
[12/26 19:14:04     75s] <CMD> globalNetConnect VSSO -type pgpin -pin VSSO -override -verbose -netlistOverride
[12/26 19:14:04     75s] 28 new gnd-pin connections were made to global net 'VSSO'.
[12/26 19:16:44     92s] <CMD> addRing -skip_via_on_wire_shape Noshape -exclude_selected 1 -skip_via_on_pin Standardcell -center 1 -stacked_via_top_layer TOP_M -type core_rings -jog_distance 0.56 -threshold 0.56 -nets {VDD VSS} -follow core -stacked_via_bottom_layer M1 -layer {bottom M3 top M3 right TOP_M left TOP_M} -width 6 -spacing 2 -offset 2
[12/26 19:16:44     92s] #% Begin addRing (date=12/26 19:16:44, mem=922.3M)
[12/26 19:16:44     92s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_top_layer layerName"..
[12/26 19:16:44     92s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_bottom_layer layerName"..
[12/26 19:16:44     92s] 
[12/26 19:16:44     92s] Ring generation is complete.
[12/26 19:16:44     92s] vias are now being generated.
[12/26 19:16:44     92s] addRing created 8 wires.
[12/26 19:16:44     92s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/26 19:16:44     92s] +--------+----------------+----------------+
[12/26 19:16:44     92s] |  Layer |     Created    |     Deleted    |
[12/26 19:16:44     92s] +--------+----------------+----------------+
[12/26 19:16:44     92s] |   M3   |        4       |       NA       |
[12/26 19:16:44     92s] |  TOP_V |        8       |        0       |
[12/26 19:16:44     92s] |  TOP_M |        4       |       NA       |
[12/26 19:16:44     92s] +--------+----------------+----------------+
[12/26 19:16:44     92s] #% End addRing (date=12/26 19:16:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=923.8M, current mem=923.8M)
[12/26 19:16:44     92s] <CMD> sroute -connect {blockPin corePin padPin padRing floatingStripe secondaryPowerPin} -layerChangeRange {M1 TOP_M} -blockPinTarget nearestTarget -padPinPortConnect {allPort oneGeom} -padPinTarget nearestTarget -corePinTarget firstAfterRowEnd -floatingStripeTarget {blockring ring stripe padring ringpin blockpin followpin} -allowjogging 1 -crossoverViaLayerRange {M1 TOP_M} -nets {VDD VSS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange {M1 TOP_M}
[12/26 19:16:44     92s] #% Begin sroute (date=12/26 19:16:44, mem=923.8M)
[12/26 19:16:44     92s] **WARN: (IMPSR-4064):	sroute -connect { secondaryPowerPin } connects level shifter secondary power pins in the special nets. Specify the net name with option -secondaryPinNet. Ignore connecting level shifter secondary power pins for now.
[12/26 19:16:44     92s] *** Begin SPECIAL ROUTE on Tue Dec 26 19:16:44 2023 ***
[12/26 19:16:44     92s] SPECIAL ROUTE ran on directory: /home/vlsi1/23EC4224/project/UART_protocol/physical_design
[12/26 19:16:44     92s] SPECIAL ROUTE ran on machine: cadence1 (Linux 3.10.0-1160.el7.x86_64 Xeon 4.61Ghz)
[12/26 19:16:44     92s] 
[12/26 19:16:44     92s] Begin option processing ...
[12/26 19:16:44     92s] srouteConnectPowerBump set to false
[12/26 19:16:44     92s] routeSelectNet set to "VDD VSS"
[12/26 19:16:44     92s] routeSpecial set to true
[12/26 19:16:44     92s] srouteBlockPin set to "useLef"
[12/26 19:16:44     92s] srouteBottomLayerLimit set to 1
[12/26 19:16:44     92s] srouteBottomTargetLayerLimit set to 1
[12/26 19:16:44     92s] srouteCrossoverViaBottomLayer set to 1
[12/26 19:16:44     92s] srouteCrossoverViaTopLayer set to 4
[12/26 19:16:44     92s] srouteFloatingStripeTarget set to "blockring ring stripe padring ringpin blockpin followpin"
[12/26 19:16:44     92s] srouteFollowCorePinEnd set to 3
[12/26 19:16:44     92s] srouteJogControl set to "preferWithChanges differentLayer"
[12/26 19:16:44     92s] sroutePadPinAllPorts set to true
[12/26 19:16:44     92s] sroutePreserveExistingRoutes set to true
[12/26 19:16:44     92s] srouteRoutePowerBarPortOnBothDir set to true
[12/26 19:16:44     92s] srouteStopBlockPin set to "nearestTarget"
[12/26 19:16:44     92s] srouteTopLayerLimit set to 4
[12/26 19:16:44     92s] srouteTopTargetLayerLimit set to 4
[12/26 19:16:44     92s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1810.00 megs.
[12/26 19:16:44     92s] 
[12/26 19:16:44     92s] Reading DB technology information...
[12/26 19:16:44     92s] Finished reading DB technology information.
[12/26 19:16:44     92s] Reading floorplan and netlist information...
[12/26 19:16:44     92s] Finished reading floorplan and netlist information.
[12/26 19:16:44     92s] Read in 8 layers, 4 routing layers, 1 overlap layer
[12/26 19:16:44     92s] Read in 1084 macros, 44 used
[12/26 19:16:44     92s] Read in 163 components
[12/26 19:16:44     92s]   35 core components: 35 unplaced, 0 placed, 0 fixed
[12/26 19:16:44     92s]   124 pad components: 0 unplaced, 96 placed, 28 fixed
[12/26 19:16:44     92s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[12/26 19:16:44     92s] Read in 23 logical pins
[12/26 19:16:44     92s] Read in 23 nets
[12/26 19:16:44     92s] Read in 4 special nets, 2 routed
[12/26 19:16:44     92s] Read in 182 terminals
[12/26 19:16:44     92s] 2 nets selected.
[12/26 19:16:44     92s] 
[12/26 19:16:44     92s] Begin power routing ...
[12/26 19:16:44     92s] **WARN: (IMPSR-559):	Cannot route core pins and converter pins at the same time!
[12/26 19:16:44     92s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[12/26 19:16:44     92s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[12/26 19:16:44     92s]   Number of IO ports routed: 2
[12/26 19:16:44     92s]   Number of Block ports routed: 0
[12/26 19:16:44     92s]   Number of Stripe ports routed: 0
[12/26 19:16:44     92s]   Number of Pad ports routed: 0
[12/26 19:16:44     92s]   Number of Power Bump ports routed: 0
[12/26 19:16:44     92s]   Number of Pad Ring connections: 242
[12/26 19:16:44     92s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1810.00 megs.
[12/26 19:16:44     92s] 
[12/26 19:16:44     92s] 
[12/26 19:16:44     92s] 
[12/26 19:16:44     92s]  Begin updating DB with routing results ...
[12/26 19:16:44     92s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[12/26 19:16:44     92s] Pin and blockage extraction finished
[12/26 19:16:44     92s] 
[12/26 19:16:44     92s] sroute created 244 wires.
[12/26 19:16:44     92s] ViaGen created 2 vias, deleted 0 via to avoid violation.
[12/26 19:16:44     92s] +--------+----------------+----------------+
[12/26 19:16:44     92s] |  Layer |     Created    |     Deleted    |
[12/26 19:16:44     92s] +--------+----------------+----------------+
[12/26 19:16:44     92s] |   M2   |       55       |       NA       |
[12/26 19:16:44     92s] |   V3   |        1       |        0       |
[12/26 19:16:44     92s] |   M3   |       133      |       NA       |
[12/26 19:16:44     92s] |  TOP_V |        1       |        0       |
[12/26 19:16:44     92s] |  TOP_M |       56       |       NA       |
[12/26 19:16:44     92s] +--------+----------------+----------------+
[12/26 19:16:44     92s] #% End sroute (date=12/26 19:16:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=923.8M, current mem=923.8M)
[12/26 19:16:44     92s] <CMD> fit
[12/26 19:16:46     92s] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit TOP_M -max_same_layer_jog_length 0.88 -padcore_ring_bottom_layer_limit M3 -set_to_set_distance 40 -skip_via_on_pin Standardcell -stacked_via_top_layer TOP_M -padcore_ring_top_layer_limit TOP_M -spacing 0.46 -xleft_offset 10 -merge_stripes_value 0.56 -layer TOP_M -block_ring_bottom_layer_limit M3 -width 2 -nets {VDD VSS} -stacked_via_bottom_layer M1
[12/26 19:16:46     92s] #% Begin addStripe (date=12/26 19:16:46, mem=921.4M)
[12/26 19:16:46     92s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
[12/26 19:16:46     92s] **WARN: (IMPPP-4022):	Option "-xleft_offset" is obsolete and has been replaced by "-start_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-start_offset"..
[12/26 19:16:46     92s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
[12/26 19:16:46     92s] 
[12/26 19:16:46     92s] Starting stripe generation ...
[12/26 19:16:46     92s] Non-Default Mode Option Settings :
[12/26 19:16:46     92s]   NONE
[12/26 19:16:46     92s] Stripe generation is complete.
[12/26 19:16:46     92s] vias are now being generated.
[12/26 19:16:46     92s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: TOP_M & M2 at (400.16, 846.16) (402.16, 852.16)
[12/26 19:16:46     92s] addStripe created 30 wires.
[12/26 19:16:46     92s] ViaGen created 59 vias, deleted 0 via to avoid violation.
[12/26 19:16:46     92s] +--------+----------------+----------------+
[12/26 19:16:46     92s] |  Layer |     Created    |     Deleted    |
[12/26 19:16:46     92s] +--------+----------------+----------------+
[12/26 19:16:46     92s] |  TOP_V |       59       |        0       |
[12/26 19:16:46     92s] |  TOP_M |       30       |       NA       |
[12/26 19:16:46     92s] +--------+----------------+----------------+
[12/26 19:16:46     92s] #% End addStripe (date=12/26 19:16:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=922.0M, current mem=922.0M)
[12/26 19:17:10     95s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[12/26 19:17:10     95s] <CMD> sroute -connect { corePin } -layerChangeRange { M1(1) TOP_M(4) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { M1(1) TOP_M(4) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { M1(1) TOP_M(4) }
[12/26 19:17:10     95s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[12/26 19:17:10     95s] *** Begin SPECIAL ROUTE on Tue Dec 26 19:17:10 2023 ***
[12/26 19:17:10     95s] SPECIAL ROUTE ran on directory: /home/vlsi1/23EC4224/project/UART_protocol/physical_design
[12/26 19:17:10     95s] SPECIAL ROUTE ran on machine: cadence1 (Linux 3.10.0-1160.el7.x86_64 Xeon 4.51Ghz)
[12/26 19:17:10     95s] 
[12/26 19:17:10     95s] Begin option processing ...
[12/26 19:17:10     95s] srouteConnectPowerBump set to false
[12/26 19:17:10     95s] routeSelectNet set to "VDD VSS"
[12/26 19:17:10     95s] routeSpecial set to true
[12/26 19:17:10     95s] srouteBottomLayerLimit set to 1
[12/26 19:17:10     95s] srouteBottomTargetLayerLimit set to 1
[12/26 19:17:10     95s] srouteConnectBlockPin set to false
[12/26 19:17:10     95s] srouteConnectConverterPin set to false
[12/26 19:17:10     95s] srouteConnectPadPin set to false
[12/26 19:17:10     95s] srouteConnectStripe set to false
[12/26 19:17:10     95s] srouteCrossoverViaBottomLayer set to 1
[12/26 19:17:10     95s] srouteCrossoverViaTopLayer set to 4
[12/26 19:17:10     95s] srouteFollowCorePinEnd set to 3
[12/26 19:17:10     95s] srouteFollowPadPin set to false
[12/26 19:17:10     95s] srouteJogControl set to "preferWithChanges differentLayer"
[12/26 19:17:10     95s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[12/26 19:17:10     95s] sroutePadPinAllPorts set to true
[12/26 19:17:10     95s] sroutePreserveExistingRoutes set to true
[12/26 19:17:10     95s] srouteRoutePowerBarPortOnBothDir set to true
[12/26 19:17:10     95s] srouteStopBlockPin set to "nearestTarget"
[12/26 19:17:10     95s] srouteTopLayerLimit set to 4
[12/26 19:17:10     95s] srouteTopTargetLayerLimit set to 4
[12/26 19:17:10     95s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1810.00 megs.
[12/26 19:17:10     95s] 
[12/26 19:17:10     95s] Reading DB technology information...
[12/26 19:17:10     95s] Finished reading DB technology information.
[12/26 19:17:10     95s] Reading floorplan and netlist information...
[12/26 19:17:10     95s] Finished reading floorplan and netlist information.
[12/26 19:17:10     95s] Read in 8 layers, 4 routing layers, 1 overlap layer
[12/26 19:17:10     95s] Read in 1084 macros, 44 used
[12/26 19:17:10     95s] Read in 163 components
[12/26 19:17:10     95s]   35 core components: 35 unplaced, 0 placed, 0 fixed
[12/26 19:17:10     95s]   124 pad components: 0 unplaced, 96 placed, 28 fixed
[12/26 19:17:10     95s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[12/26 19:17:10     95s] Read in 23 logical pins
[12/26 19:17:10     95s] Read in 23 nets
[12/26 19:17:10     95s] Read in 4 special nets, 2 routed
[12/26 19:17:10     95s] Read in 182 terminals
[12/26 19:17:10     95s] 2 nets selected.
[12/26 19:17:10     95s] 
[12/26 19:17:10     95s] Begin power routing ...
[12/26 19:17:10     95s] CPU time for FollowPin 0 seconds
[12/26 19:17:10     95s] CPU time for FollowPin 0 seconds
[12/26 19:17:10     95s]   Number of Core ports routed: 206
[12/26 19:17:10     95s]   Number of Followpin connections: 103
[12/26 19:17:10     95s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1811.00 megs.
[12/26 19:17:10     95s] 
[12/26 19:17:10     95s] 
[12/26 19:17:10     95s] 
[12/26 19:17:10     95s]  Begin updating DB with routing results ...
[12/26 19:17:10     95s]  Updating DB with 0 via definition ...
[12/26 19:17:10     95s] sroute created 309 wires.
[12/26 19:17:10     95s] ViaGen created 618 vias, deleted 0 via to avoid violation.
[12/26 19:17:10     95s] +--------+----------------+----------------+
[12/26 19:17:10     95s] |  Layer |     Created    |     Deleted    |
[12/26 19:17:10     95s] +--------+----------------+----------------+
[12/26 19:17:10     95s] |   M1   |       309      |       NA       |
[12/26 19:17:10     95s] |   V2   |       206      |        0       |
[12/26 19:17:10     95s] |   V3   |       206      |        0       |
[12/26 19:17:10     95s] |  TOP_V |       206      |        0       |
[12/26 19:17:10     95s] +--------+----------------+----------------+
[12/26 19:17:11     96s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[12/26 19:17:11     96s] <CMD> sroute -connect { corePin } -layerChangeRange { M1(1) TOP_M(4) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { M1(1) TOP_M(4) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { M1(1) TOP_M(4) }
[12/26 19:17:11     96s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[12/26 19:17:11     96s] *** Begin SPECIAL ROUTE on Tue Dec 26 19:17:11 2023 ***
[12/26 19:17:11     96s] SPECIAL ROUTE ran on directory: /home/vlsi1/23EC4224/project/UART_protocol/physical_design
[12/26 19:17:11     96s] SPECIAL ROUTE ran on machine: cadence1 (Linux 3.10.0-1160.el7.x86_64 Xeon 4.62Ghz)
[12/26 19:17:11     96s] 
[12/26 19:17:11     96s] Begin option processing ...
[12/26 19:17:11     96s] srouteConnectPowerBump set to false
[12/26 19:17:11     96s] routeSelectNet set to "VDD VSS"
[12/26 19:17:11     96s] routeSpecial set to true
[12/26 19:17:11     96s] srouteBottomLayerLimit set to 1
[12/26 19:17:11     96s] srouteBottomTargetLayerLimit set to 1
[12/26 19:17:11     96s] srouteConnectBlockPin set to false
[12/26 19:17:11     96s] srouteConnectConverterPin set to false
[12/26 19:17:11     96s] srouteConnectPadPin set to false
[12/26 19:17:11     96s] srouteConnectStripe set to false
[12/26 19:17:11     96s] srouteCrossoverViaBottomLayer set to 1
[12/26 19:17:11     96s] srouteCrossoverViaTopLayer set to 4
[12/26 19:17:11     96s] srouteFollowCorePinEnd set to 3
[12/26 19:17:11     96s] srouteFollowPadPin set to false
[12/26 19:17:11     96s] srouteJogControl set to "preferWithChanges differentLayer"
[12/26 19:17:11     96s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[12/26 19:17:11     96s] sroutePadPinAllPorts set to true
[12/26 19:17:11     96s] sroutePreserveExistingRoutes set to true
[12/26 19:17:11     96s] srouteRoutePowerBarPortOnBothDir set to true
[12/26 19:17:11     96s] srouteStopBlockPin set to "nearestTarget"
[12/26 19:17:11     96s] srouteTopLayerLimit set to 4
[12/26 19:17:11     96s] srouteTopTargetLayerLimit set to 4
[12/26 19:17:11     96s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1811.00 megs.
[12/26 19:17:11     96s] 
[12/26 19:17:11     96s] Reading DB technology information...
[12/26 19:17:11     96s] Finished reading DB technology information.
[12/26 19:17:11     96s] Reading floorplan and netlist information...
[12/26 19:17:11     96s] Finished reading floorplan and netlist information.
[12/26 19:17:11     96s] Read in 8 layers, 4 routing layers, 1 overlap layer
[12/26 19:17:11     96s] Read in 1084 macros, 44 used
[12/26 19:17:11     96s] Read in 163 components
[12/26 19:17:11     96s]   35 core components: 35 unplaced, 0 placed, 0 fixed
[12/26 19:17:11     96s]   124 pad components: 0 unplaced, 96 placed, 28 fixed
[12/26 19:17:11     96s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[12/26 19:17:11     96s] Read in 23 logical pins
[12/26 19:17:11     96s] Read in 23 nets
[12/26 19:17:11     96s] Read in 4 special nets, 2 routed
[12/26 19:17:11     96s] Read in 182 terminals
[12/26 19:17:11     96s] 2 nets selected.
[12/26 19:17:11     96s] 
[12/26 19:17:11     96s] Begin power routing ...
[12/26 19:17:11     96s] CPU time for FollowPin 0 seconds
[12/26 19:17:11     96s] CPU time for FollowPin 0 seconds
[12/26 19:17:11     96s]   Number of Core ports routed: 0
[12/26 19:17:11     96s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1812.00 megs.
[12/26 19:17:11     96s] 
[12/26 19:17:11     96s] 
[12/26 19:17:11     96s] 
[12/26 19:17:11     96s]  Begin updating DB with routing results ...
[12/26 19:17:11     96s]  Updating DB with 0 via definition ...
[12/26 19:17:11     96s] sroute created 0 wire.
[12/26 19:17:11     96s] ViaGen created 0 via, deleted 0 via to avoid violation.
[12/26 19:18:24    104s] <CMD> setPlaceMode -fp true
[12/26 19:18:24    104s] <CMD> report_message -start_cmd
[12/26 19:18:24    104s] <CMD> getPlaceMode -user -maxRouteLayer
[12/26 19:18:24    104s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[12/26 19:18:24    104s] <CMD> getPlaceMode -timingDriven -quiet
[12/26 19:18:24    104s] <CMD> getPlaceMode -adaptive -quiet
[12/26 19:18:24    104s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/26 19:18:24    104s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/26 19:18:24    104s] <CMD> getPlaceMode -ignoreScan -quiet
[12/26 19:18:24    104s] <CMD> getPlaceMode -user -ignoreScan
[12/26 19:18:24    104s] <CMD> getPlaceMode -repairPlace -quiet
[12/26 19:18:24    104s] <CMD> getPlaceMode -user -repairPlace
[12/26 19:18:24    104s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/26 19:18:24    104s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/26 19:18:24    104s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:18:24    104s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/26 19:18:24    104s] <CMD> um::push_snapshot_stack
[12/26 19:18:24    104s] <CMD> getDesignMode -quiet -flowEffort
[12/26 19:18:24    104s] <CMD> getDesignMode -highSpeedCore -quiet
[12/26 19:18:24    104s] <CMD> getPlaceMode -quiet -adaptive
[12/26 19:18:24    104s] <CMD> set spgFlowInInitialPlace 1
[12/26 19:18:24    104s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/26 19:18:24    104s] <CMD> getPlaceMode -softGuide -quiet
[12/26 19:18:24    104s] <CMD> getPlaceMode -useSdpGroup -quiet
[12/26 19:18:24    104s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/26 19:18:24    104s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/26 19:18:24    104s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:18:24    104s] <CMD> getPlaceMode -sdpPlace -quiet
[12/26 19:18:24    104s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:18:24    104s] <CMD> getPlaceMode -sdpPlace -quiet
[12/26 19:18:24    104s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[12/26 19:18:24    104s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[12/26 19:18:24    104s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[12/26 19:18:24    104s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 151, percentage of missing scan cell = 0.00% (0 / 151)
[12/26 19:18:24    104s] <CMD> getPlaceMode -place_check_library -quiet
[12/26 19:18:24    104s] <CMD> getPlaceMode -trimView -quiet
[12/26 19:18:24    104s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[12/26 19:18:24    104s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/26 19:18:24    104s] <CMD> getPlaceMode -congEffort -quiet
[12/26 19:18:24    104s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/26 19:18:24    104s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/26 19:18:24    104s] <CMD> getPlaceMode -ignoreScan -quiet
[12/26 19:18:24    104s] <CMD> getPlaceMode -user -ignoreScan
[12/26 19:18:24    104s] <CMD> getPlaceMode -repairPlace -quiet
[12/26 19:18:24    104s] <CMD> getPlaceMode -user -repairPlace
[12/26 19:18:24    104s] <CMD> getPlaceMode -congEffort -quiet
[12/26 19:18:24    104s] <CMD> getPlaceMode -fp -quiet
[12/26 19:18:24    104s] <CMD> getPlaceMode -timingDriven -quiet
[12/26 19:18:24    104s] <CMD> getPlaceMode -user -timingDriven
[12/26 19:18:24    104s] <CMD> getPlaceMode -fastFp -quiet
[12/26 19:18:24    104s] <CMD> getPlaceMode -clusterMode -quiet
[12/26 19:18:24    104s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/26 19:18:24    104s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/26 19:18:24    104s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/26 19:18:24    104s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[12/26 19:18:24    104s] <CMD> getPlaceMode -forceTiming -quiet
[12/26 19:18:24    104s] <CMD> getPlaceMode -fp -quiet
[12/26 19:18:24    104s] <CMD> getPlaceMode -fp -quiet
[12/26 19:18:24    104s] <CMD> getExtractRCMode -quiet -engine
[12/26 19:18:24    104s] <CMD> getAnalysisMode -quiet -clkSrcPath
[12/26 19:18:24    104s] <CMD> getAnalysisMode -quiet -clockPropagation
[12/26 19:18:24    104s] <CMD> getAnalysisMode -quiet -cppr
[12/26 19:18:24    104s] <CMD> setExtractRCMode -engine preRoute
[12/26 19:18:24    104s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[12/26 19:18:24    104s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:18:24    104s] <CMD_INTERNAL> isAnalysisModeSetup
[12/26 19:18:24    104s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[12/26 19:18:24    104s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/26 19:18:24    104s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:18:24    104s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:18:24    104s] <CMD_INTERNAL> spInternalUse TDGP ignoreTimingSpare
[12/26 19:18:24    104s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/26 19:18:24    104s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:18:24    104s] <CMD> getPlaceMode -quiet -expNewFastMode
[12/26 19:18:24    104s] <CMD> setPlaceMode -expHiddenFastMode 1
[12/26 19:18:24    104s] <CMD> setPlaceMode -reset -ignoreScan
[12/26 19:18:24    104s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[12/26 19:18:24    104s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[12/26 19:18:24    104s] *** Starting placeDesign default flow ***
[12/26 19:18:24    104s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/26 19:18:24    104s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[12/26 19:18:24    104s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[12/26 19:18:24    104s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[12/26 19:18:24    104s] <CMD> deleteBufferTree -decloneInv
[12/26 19:18:24    104s] *** Start deleteBufferTree ***
[12/26 19:18:24    104s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[12/26 19:18:24    104s] Message <TA-112> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/26 19:18:24    104s] Info: Detect buffers to remove automatically.
[12/26 19:18:24    104s] Analyzing netlist ...
[12/26 19:18:24    104s] Updating netlist
[12/26 19:18:24    104s] 
[12/26 19:18:24    104s] *summary: 0 instances (buffers/inverters) removed
[12/26 19:18:24    104s] *** Finish deleteBufferTree (0:00:00.0) ***
[12/26 19:18:24    104s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:18:24    104s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:18:24    104s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/26 19:18:24    104s] Enhanced MH flow has been turned off for floorplan mode.
[12/26 19:18:24    104s] Deleted 0 physical inst  (cell - / prefix -).
[12/26 19:18:24    104s] *** Starting "NanoPlace(TM) placement v#10 (mem=1045.6M)" ...
[12/26 19:18:24    104s] <CMD> setDelayCalMode -engine feDc
[12/26 19:18:24    104s] No user setting net weight.
[12/26 19:18:24    104s] Options: clkGateAware pinGuide congEffort=low gpeffort=fp 
[12/26 19:18:24    104s] #std cell=489 (0 fixed + 489 movable) #block=0 (0 floating + 0 preplaced)
[12/26 19:18:24    104s] #ioInst=128 #net=621 #term=1814 #term/net=2.92, #fixedIo=128, #floatIo=0, #fixedPin=23, #floatPin=0
[12/26 19:18:24    104s] stdCell: 489 single + 0 double + 0 multi
[12/26 19:18:24    104s] Total standard cell length = 3.0856 (mm), area = 0.0173 (mm^2)
[12/26 19:18:24    104s] Core basic site is CoreSite
[12/26 19:18:24    104s] Estimated cell power/ground rail width = 0.700 um
[12/26 19:18:24    104s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/26 19:18:24    104s] Mark StBox On SiteArr starts
[12/26 19:18:24    104s] Mark StBox On SiteArr ends
[12/26 19:18:24    104s] spiAuditVddOnBottomForRows for llg="default" starts
[12/26 19:18:24    104s] spiAuditVddOnBottomForRows ends
[12/26 19:18:24    104s] Average module density = 0.053.
[12/26 19:18:24    104s] Density for the design = 0.053.
[12/26 19:18:24    104s]        = stdcell_area 5510 sites (17279 um^2) / alloc_area 104652 sites (328189 um^2).
[12/26 19:18:24    104s] Pin Density = 0.01733.
[12/26 19:18:24    104s]             = total # of pins 1814 / total area 104652.
[12/26 19:18:24    104s] Initial padding reaches pin density 0.464 for top
[12/26 19:18:24    104s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 10374.000
[12/26 19:18:24    104s] Initial padding increases density from 0.053 to 0.059 for top
[12/26 19:18:24    104s] === lastAutoLevel = 8 
[12/26 19:18:24    104s] [adp] 0:1:0:1
[12/26 19:18:24    104s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[12/26 19:18:25    104s] Iteration  1: Total net bbox = 1.569e+04 (7.55e+03 8.14e+03)
[12/26 19:18:25    104s]               Est.  stn bbox = 1.866e+04 (8.86e+03 9.80e+03)
[12/26 19:18:25    104s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1038.8M
[12/26 19:18:25    104s] Iteration  2: Total net bbox = 1.569e+04 (7.55e+03 8.14e+03)
[12/26 19:18:25    104s]               Est.  stn bbox = 1.866e+04 (8.86e+03 9.80e+03)
[12/26 19:18:25    104s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1038.8M
[12/26 19:18:25    104s] exp_mt_sequential is set from setPlaceMode option to 1
[12/26 19:18:25    104s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[12/26 19:18:25    104s] place_exp_mt_interval set to default 32
[12/26 19:18:25    104s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/26 19:18:25    104s] Iteration  3: Total net bbox = 1.075e+04 (4.12e+03 6.63e+03)
[12/26 19:18:25    104s]               Est.  stn bbox = 1.441e+04 (5.86e+03 8.54e+03)
[12/26 19:18:25    104s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1054.8M
[12/26 19:18:25    104s] Iteration  4: Total net bbox = 1.036e+04 (4.01e+03 6.35e+03)
[12/26 19:18:25    104s]               Est.  stn bbox = 1.391e+04 (5.76e+03 8.15e+03)
[12/26 19:18:25    104s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1054.8M
[12/26 19:18:25    104s] Iteration  5: Total net bbox = 9.624e+03 (3.76e+03 5.87e+03)
[12/26 19:18:25    104s]               Est.  stn bbox = 1.286e+04 (5.46e+03 7.40e+03)
[12/26 19:18:25    104s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1054.8M
[12/26 19:18:25    104s] Iteration  6: Total net bbox = 9.004e+03 (3.46e+03 5.55e+03)
[12/26 19:18:25    104s]               Est.  stn bbox = 1.195e+04 (5.10e+03 6.85e+03)
[12/26 19:18:25    104s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1054.8M
[12/26 19:18:25    104s] Iteration  7: Total net bbox = 1.137e+04 (5.34e+03 6.02e+03)
[12/26 19:18:25    104s]               Est.  stn bbox = 1.433e+04 (7.00e+03 7.32e+03)
[12/26 19:18:25    104s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1054.8M
[12/26 19:18:25    104s] Iteration  8: Total net bbox = 1.137e+04 (5.34e+03 6.02e+03)
[12/26 19:18:25    104s]               Est.  stn bbox = 1.433e+04 (7.00e+03 7.32e+03)
[12/26 19:18:25    104s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1054.8M
[12/26 19:18:25    104s] Iteration  9: Total net bbox = 1.344e+04 (6.23e+03 7.21e+03)
[12/26 19:18:25    104s]               Est.  stn bbox = 1.666e+04 (8.04e+03 8.62e+03)
[12/26 19:18:25    104s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1054.8M
[12/26 19:18:25    104s] Iteration 10: Total net bbox = 1.344e+04 (6.23e+03 7.21e+03)
[12/26 19:18:25    104s]               Est.  stn bbox = 1.666e+04 (8.04e+03 8.62e+03)
[12/26 19:18:25    104s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1054.8M
[12/26 19:18:25    104s] Iteration 11: Total net bbox = 1.344e+04 (6.23e+03 7.21e+03)
[12/26 19:18:25    104s]               Est.  stn bbox = 1.666e+04 (8.04e+03 8.62e+03)
[12/26 19:18:25    104s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1054.8M
[12/26 19:18:25    104s] *** cost = 1.344e+04 (6.23e+03 7.21e+03) (cpu for global=0:00:00.1) real=0:00:01.0***
[12/26 19:18:25    104s] Solver runtime cpu: 0:00:00.1 real: 0:00:00.1
[12/26 19:18:25    104s] Core Placement runtime cpu: 0:00:00.1 real: 0:00:01.0
[12/26 19:18:25    104s] *** End of Placement (cpu=0:00:00.1, real=0:00:01.0, mem=1054.8M) ***
[12/26 19:18:25    104s] <CMD> setDelayCalMode -engine aae
[12/26 19:18:25    104s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/26 19:18:25    104s] <CMD> get_ccopt_clock_trees *
[12/26 19:18:25    104s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[12/26 19:18:25    104s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[12/26 19:18:25    104s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[12/26 19:18:25    104s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/26 19:18:25    104s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:18:25    104s] <CMD> setPlaceMode -reset -improveWithPsp
[12/26 19:18:25    104s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[12/26 19:18:25    104s] <CMD> getPlaceMode -congRepair -quiet
[12/26 19:18:25    104s] <CMD> getPlaceMode -fp -quiet
[12/26 19:18:25    104s] <CMD> getPlaceMode -nrgrAware -quiet
[12/26 19:18:25    104s] <CMD> getPlaceMode -fp -quiet
[12/26 19:18:25    104s] <CMD> getPlaceMode -enableCongRepairV3 -quiet
[12/26 19:18:25    104s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[12/26 19:18:25    104s] <CMD> getPlaceMode -user -congRepairMaxIter
[12/26 19:18:25    104s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/26 19:18:25    104s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[12/26 19:18:25    104s] <CMD> getPlaceMode -quiet -congEffort
[12/26 19:18:25    104s] <CMD> setPlaceMode -congRepairMaxIter 1
[12/26 19:18:25    104s] <CMD> getDesignMode -quiet -congEffort
[12/26 19:18:25    104s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/26 19:18:25    104s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[12/26 19:18:25    104s] <CMD> setPlaceMode -reset -congRepairMaxIter
[12/26 19:18:25    104s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[12/26 19:18:25    104s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:18:25    104s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[12/26 19:18:25    104s] *** Finishing placeDesign default flow ***
[12/26 19:18:25    104s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/26 19:18:25    104s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:18:25    104s] **placeDesign ... cpu = 0: 0: 0, real = 0: 0: 1, mem = 1054.8M **
[12/26 19:18:25    104s] <CMD> getPlaceMode -trimView -quiet
[12/26 19:18:25    104s] <CMD> getOptMode -quiet -viewOptPolishing
[12/26 19:18:25    104s] <CMD> getOptMode -quiet -fastViewOpt
[12/26 19:18:25    104s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[12/26 19:18:25    104s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[12/26 19:18:25    104s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:18:25    104s] <CMD> setExtractRCMode -engine preRoute
[12/26 19:18:25    104s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[12/26 19:18:25    104s] <CMD> setPlaceMode -reset -ignoreScan
[12/26 19:18:25    104s] <CMD> setPlaceMode -reset -repairPlace
[12/26 19:18:25    104s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/26 19:18:25    104s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:18:25    104s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:18:25    104s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/26 19:18:25    104s] <CMD_INTERNAL> spInternalUse TDGP recoverTimingSpare
[12/26 19:18:25    104s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:18:25    104s] <CMD> setPlaceMode -reset -expHiddenFastMode
[12/26 19:18:25    104s] <CMD> getPlaceMode -tcg2Pass -quiet
[12/26 19:18:25    104s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:18:25    104s] <CMD> getPlaceMode -fp -quiet
[12/26 19:18:25    104s] INFO: Finished place_design in floorplan mode - no legalization done.
[12/26 19:18:25    104s] 
[12/26 19:18:25    104s] <CMD> getPlaceMode -quickCTS -quiet
[12/26 19:18:25    104s] <CMD> set spgFlowInInitialPlace 0
[12/26 19:18:25    104s] <CMD> getPlaceMode -user -maxRouteLayer
[12/26 19:18:25    104s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/26 19:18:25    104s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[12/26 19:18:25    104s] <CMD> getDesignMode -quiet -flowEffort
[12/26 19:18:25    104s] <CMD> report_message -end_cmd
[12/26 19:18:25    104s] 
[12/26 19:18:25    104s] *** Summary of all messages that are not suppressed in this session:
[12/26 19:18:25    104s] Severity  ID               Count  Summary                                  
[12/26 19:18:25    104s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[12/26 19:18:25    104s] WARNING   TA-112              20  A timing loop was found in the design. T...
[12/26 19:18:25    104s] WARNING   TA-146               1  A combinational timing loop(s) was found...
[12/26 19:18:25    104s] *** Message Summary: 22 warning(s), 0 error(s)
[12/26 19:18:25    104s] 
[12/26 19:18:25    104s] <CMD> um::create_snapshot -name final -auto min
[12/26 19:18:25    104s] <CMD> um::pop_snapshot_stack
[12/26 19:18:25    104s] <CMD> um::create_snapshot -name place_design
[12/26 19:18:25    104s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:19:16    109s] <CMD> fit
[12/26 19:19:19    110s] <CMD> fit
[12/26 19:19:21    110s] <CMD> setPlaceMode -fp true
[12/26 19:19:21    110s] <CMD> report_message -start_cmd
[12/26 19:19:21    110s] <CMD> getPlaceMode -user -maxRouteLayer
[12/26 19:19:21    110s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[12/26 19:19:21    110s] <CMD> getPlaceMode -timingDriven -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -adaptive -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/26 19:19:21    110s] <CMD> getPlaceMode -ignoreScan -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -user -ignoreScan
[12/26 19:19:21    110s] <CMD> getPlaceMode -repairPlace -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -user -repairPlace
[12/26 19:19:21    110s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/26 19:19:21    110s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/26 19:19:21    110s] <CMD> um::push_snapshot_stack
[12/26 19:19:21    110s] <CMD> getDesignMode -quiet -flowEffort
[12/26 19:19:21    110s] <CMD> getDesignMode -highSpeedCore -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -quiet -adaptive
[12/26 19:19:21    110s] <CMD> set spgFlowInInitialPlace 1
[12/26 19:19:21    110s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -softGuide -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -useSdpGroup -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:19:21    110s] <CMD> getPlaceMode -sdpPlace -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -sdpPlace -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[12/26 19:19:21    110s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[12/26 19:19:21    110s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[12/26 19:19:21    110s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 151, percentage of missing scan cell = 0.00% (0 / 151)
[12/26 19:19:21    110s] <CMD> getPlaceMode -place_check_library -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -trimView -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/26 19:19:21    110s] <CMD> getPlaceMode -congEffort -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/26 19:19:21    110s] <CMD> getPlaceMode -ignoreScan -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -user -ignoreScan
[12/26 19:19:21    110s] <CMD> getPlaceMode -repairPlace -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -user -repairPlace
[12/26 19:19:21    110s] <CMD> getPlaceMode -congEffort -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -fp -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -timingDriven -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -user -timingDriven
[12/26 19:19:21    110s] <CMD> getPlaceMode -fastFp -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -clusterMode -quiet
[12/26 19:19:21    110s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/26 19:19:21    110s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/26 19:19:21    110s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -forceTiming -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -fp -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -fp -quiet
[12/26 19:19:21    110s] <CMD> getExtractRCMode -quiet -engine
[12/26 19:19:21    110s] <CMD> getAnalysisMode -quiet -clkSrcPath
[12/26 19:19:21    110s] <CMD> getAnalysisMode -quiet -clockPropagation
[12/26 19:19:21    110s] <CMD> getAnalysisMode -quiet -cppr
[12/26 19:19:21    110s] <CMD> setExtractRCMode -engine preRoute
[12/26 19:19:21    110s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[12/26 19:19:21    110s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:19:21    110s] <CMD_INTERNAL> isAnalysisModeSetup
[12/26 19:19:21    110s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:19:21    110s] <CMD_INTERNAL> spInternalUse TDGP ignoreTimingSpare
[12/26 19:19:21    110s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/26 19:19:21    110s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -quiet -expNewFastMode
[12/26 19:19:21    110s] <CMD> setPlaceMode -expHiddenFastMode 1
[12/26 19:19:21    110s] <CMD> setPlaceMode -reset -ignoreScan
[12/26 19:19:21    110s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[12/26 19:19:21    110s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[12/26 19:19:21    110s] *** Starting placeDesign default flow ***
[12/26 19:19:21    110s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/26 19:19:21    110s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[12/26 19:19:21    110s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[12/26 19:19:21    110s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[12/26 19:19:21    110s] <CMD> deleteBufferTree -decloneInv
[12/26 19:19:21    110s] *** Start deleteBufferTree ***
[12/26 19:19:21    110s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[12/26 19:19:21    110s] Info: Detect buffers to remove automatically.
[12/26 19:19:21    110s] Analyzing netlist ...
[12/26 19:19:21    110s] Updating netlist
[12/26 19:19:21    110s] 
[12/26 19:19:21    110s] *summary: 0 instances (buffers/inverters) removed
[12/26 19:19:21    110s] *** Finish deleteBufferTree (0:00:00.0) ***
[12/26 19:19:21    110s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:19:21    110s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/26 19:19:21    110s] Enhanced MH flow has been turned off for floorplan mode.
[12/26 19:19:21    110s] Deleted 0 physical inst  (cell - / prefix -).
[12/26 19:19:21    110s] *** Starting "NanoPlace(TM) placement v#10 (mem=1071.1M)" ...
[12/26 19:19:21    110s] <CMD> setDelayCalMode -engine feDc
[12/26 19:19:21    110s] No user setting net weight.
[12/26 19:19:21    110s] Options: clkGateAware pinGuide congEffort=low gpeffort=fp 
[12/26 19:19:21    110s] #std cell=489 (0 fixed + 489 movable) #block=0 (0 floating + 0 preplaced)
[12/26 19:19:21    110s] #ioInst=128 #net=621 #term=1814 #term/net=2.92, #fixedIo=128, #floatIo=0, #fixedPin=23, #floatPin=0
[12/26 19:19:21    110s] stdCell: 489 single + 0 double + 0 multi
[12/26 19:19:21    110s] Total standard cell length = 3.0856 (mm), area = 0.0173 (mm^2)
[12/26 19:19:21    110s] Core basic site is CoreSite
[12/26 19:19:21    110s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/26 19:19:21    110s] Mark StBox On SiteArr starts
[12/26 19:19:21    110s] Mark StBox On SiteArr ends
[12/26 19:19:21    110s] Average module density = 0.053.
[12/26 19:19:21    110s] Density for the design = 0.053.
[12/26 19:19:21    110s]        = stdcell_area 5510 sites (17279 um^2) / alloc_area 104652 sites (328189 um^2).
[12/26 19:19:21    110s] Pin Density = 0.01733.
[12/26 19:19:21    110s]             = total # of pins 1814 / total area 104652.
[12/26 19:19:21    110s] Initial padding reaches pin density 0.464 for top
[12/26 19:19:21    110s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 10374.000
[12/26 19:19:21    110s] Initial padding increases density from 0.053 to 0.059 for top
[12/26 19:19:21    110s] === lastAutoLevel = 8 
[12/26 19:19:21    110s] [adp] 0:1:0:1
[12/26 19:19:21    110s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[12/26 19:19:21    110s] Iteration  1: Total net bbox = 1.569e+04 (7.55e+03 8.14e+03)
[12/26 19:19:21    110s]               Est.  stn bbox = 1.866e+04 (8.86e+03 9.80e+03)
[12/26 19:19:21    110s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1058.3M
[12/26 19:19:21    110s] Iteration  2: Total net bbox = 1.569e+04 (7.55e+03 8.14e+03)
[12/26 19:19:21    110s]               Est.  stn bbox = 1.866e+04 (8.86e+03 9.80e+03)
[12/26 19:19:21    110s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1058.3M
[12/26 19:19:21    110s] Iteration  3: Total net bbox = 1.075e+04 (4.12e+03 6.63e+03)
[12/26 19:19:21    110s]               Est.  stn bbox = 1.441e+04 (5.86e+03 8.54e+03)
[12/26 19:19:21    110s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1058.3M
[12/26 19:19:21    110s] Iteration  4: Total net bbox = 1.036e+04 (4.01e+03 6.35e+03)
[12/26 19:19:21    110s]               Est.  stn bbox = 1.391e+04 (5.76e+03 8.15e+03)
[12/26 19:19:21    110s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1058.3M
[12/26 19:19:21    110s] Iteration  5: Total net bbox = 9.624e+03 (3.76e+03 5.87e+03)
[12/26 19:19:21    110s]               Est.  stn bbox = 1.286e+04 (5.46e+03 7.40e+03)
[12/26 19:19:21    110s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1058.3M
[12/26 19:19:21    110s] Iteration  6: Total net bbox = 9.004e+03 (3.46e+03 5.55e+03)
[12/26 19:19:21    110s]               Est.  stn bbox = 1.195e+04 (5.10e+03 6.85e+03)
[12/26 19:19:21    110s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1058.3M
[12/26 19:19:21    110s] Iteration  7: Total net bbox = 1.137e+04 (5.34e+03 6.02e+03)
[12/26 19:19:21    110s]               Est.  stn bbox = 1.433e+04 (7.00e+03 7.32e+03)
[12/26 19:19:21    110s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1058.3M
[12/26 19:19:21    110s] Iteration  8: Total net bbox = 1.137e+04 (5.34e+03 6.02e+03)
[12/26 19:19:21    110s]               Est.  stn bbox = 1.433e+04 (7.00e+03 7.32e+03)
[12/26 19:19:21    110s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1058.3M
[12/26 19:19:21    110s] Iteration  9: Total net bbox = 1.344e+04 (6.23e+03 7.21e+03)
[12/26 19:19:21    110s]               Est.  stn bbox = 1.666e+04 (8.04e+03 8.62e+03)
[12/26 19:19:21    110s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1058.3M
[12/26 19:19:21    110s] Iteration 10: Total net bbox = 1.344e+04 (6.23e+03 7.21e+03)
[12/26 19:19:21    110s]               Est.  stn bbox = 1.666e+04 (8.04e+03 8.62e+03)
[12/26 19:19:21    110s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1058.3M
[12/26 19:19:21    110s] Iteration 11: Total net bbox = 1.344e+04 (6.23e+03 7.21e+03)
[12/26 19:19:21    110s]               Est.  stn bbox = 1.666e+04 (8.04e+03 8.62e+03)
[12/26 19:19:21    110s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1058.3M
[12/26 19:19:21    110s] *** cost = 1.344e+04 (6.23e+03 7.21e+03) (cpu for global=0:00:00.1) real=0:00:00.0***
[12/26 19:19:21    110s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.1
[12/26 19:19:21    110s] Core Placement runtime cpu: 0:00:00.1 real: 0:00:00.0
[12/26 19:19:21    110s] *** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1058.3M) ***
[12/26 19:19:21    110s] <CMD> setDelayCalMode -engine aae
[12/26 19:19:21    110s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/26 19:19:21    110s] <CMD> get_ccopt_clock_trees *
[12/26 19:19:21    110s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[12/26 19:19:21    110s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:19:21    110s] <CMD> setPlaceMode -reset -improveWithPsp
[12/26 19:19:21    110s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[12/26 19:19:21    110s] <CMD> getPlaceMode -congRepair -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -fp -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -nrgrAware -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -fp -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -enableCongRepairV3 -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[12/26 19:19:21    110s] <CMD> getPlaceMode -user -congRepairMaxIter
[12/26 19:19:21    110s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/26 19:19:21    110s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[12/26 19:19:21    110s] <CMD> getPlaceMode -quiet -congEffort
[12/26 19:19:21    110s] <CMD> setPlaceMode -congRepairMaxIter 1
[12/26 19:19:21    110s] <CMD> getDesignMode -quiet -congEffort
[12/26 19:19:21    110s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/26 19:19:21    110s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[12/26 19:19:21    110s] <CMD> setPlaceMode -reset -congRepairMaxIter
[12/26 19:19:21    110s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:19:21    110s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[12/26 19:19:21    110s] *** Finishing placeDesign default flow ***
[12/26 19:19:21    110s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/26 19:19:21    110s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:19:21    110s] **placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1058.3M **
[12/26 19:19:21    110s] <CMD> getPlaceMode -trimView -quiet
[12/26 19:19:21    110s] <CMD> getOptMode -quiet -viewOptPolishing
[12/26 19:19:21    110s] <CMD> getOptMode -quiet -fastViewOpt
[12/26 19:19:21    110s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[12/26 19:19:21    110s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[12/26 19:19:21    110s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:19:21    110s] <CMD> setExtractRCMode -engine preRoute
[12/26 19:19:21    110s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[12/26 19:19:21    110s] <CMD> setPlaceMode -reset -ignoreScan
[12/26 19:19:21    110s] <CMD> setPlaceMode -reset -repairPlace
[12/26 19:19:21    110s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:19:21    110s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/26 19:19:21    110s] <CMD_INTERNAL> spInternalUse TDGP recoverTimingSpare
[12/26 19:19:21    110s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/26 19:19:21    110s] <CMD> setPlaceMode -reset -expHiddenFastMode
[12/26 19:19:21    110s] <CMD> getPlaceMode -tcg2Pass -quiet
[12/26 19:19:21    110s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/26 19:19:21    110s] <CMD> getPlaceMode -fp -quiet
[12/26 19:19:21    110s] INFO: Finished place_design in floorplan mode - no legalization done.
[12/26 19:19:21    110s] 
[12/26 19:19:21    110s] <CMD> remove_rf_constraint
[12/26 19:19:21    110s] <CMD> getPlaceMode -quickCTS -quiet
[12/26 19:19:21    110s] <CMD> set spgFlowInInitialPlace 0
[12/26 19:19:21    110s] <CMD> getPlaceMode -user -maxRouteLayer
[12/26 19:19:21    110s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/26 19:19:21    110s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[12/26 19:19:21    110s] <CMD> getDesignMode -quiet -flowEffort
[12/26 19:19:21    110s] <CMD> report_message -end_cmd
[12/26 19:19:21    110s] 
[12/26 19:19:21    110s] *** Summary of all messages that are not suppressed in this session:
[12/26 19:19:21    110s] Severity  ID               Count  Summary                                  
[12/26 19:19:21    110s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[12/26 19:19:21    110s] WARNING   TA-146               1  A combinational timing loop(s) was found...
[12/26 19:19:21    110s] *** Message Summary: 2 warning(s), 0 error(s)
[12/26 19:19:21    110s] 
[12/26 19:19:21    110s] <CMD> um::create_snapshot -name final -auto min
[12/26 19:19:21    110s] <CMD> um::pop_snapshot_stack
[12/26 19:19:21    110s] <CMD> um::create_snapshot -name place_design
[12/26 19:19:21    110s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/26 19:19:37    112s] ambiguous command name "re": read readBumpLocation readDieAbstract readFlipChipProperty readIoUpdate readPackage readSdpFile readTSVConfig readTransitionFile read_activity_file read_codesign_die_abstract read_parallel_edit_files read_parasitics read_partition read_power_intent read_power_rail_results read_sai read_sdf read_spdf read_stream read_twf rechainPowerSwitch reclaimArea recreatePtnCellBlockage redirect redo redraw refineMacro refinePlace refine_macro_place regexp registerTrigger register_selection_callback regsub remove_assigns remove_from_collection remove_gui_marker remove_litho_blocks remove_nulls remove_pattern_fixing_blockages rename reorganizeFanout replaceLefMacro replacePowerSwitch replace_proto_model reportAlwaysOnBuffer reportBudget reportBusSinkGroup reportCapViolation reportCellPad reportCongestArea reportCongestion reportCritInstance reportCritNet reportCritTerm reportDanglingPort reportDeCap reportDeCapCellCandidates reportDelayCalculation reportDensityMap reportFanoutViolation reportFootPrint reportFreqViolation reportGateCount reportIgnoredNets reportIlmStatus reportInstPad reportIsolation reportJtagInst reportLegalWireWidthForBump reportLengthViolation reportMultiBitFFs reportNetGroup reportNetStat reportPathGroupOptions reportPinAssignStatistics reportPinDensityMap reportPipeline reportPowerDomain reportPowerRoute reportPowerSwitch reportProbePins reportRC reportRoute reportRouteTypeConstraints reportScanCell reportScanChainPartition reportSeedConnection reportSelect reportShield reportShifter reportSpecialRoute reportTimingLib reportTranViolation reportUnalignedNets reportUnsnapBlocks reportVoltage reportVtInstCount reportWire report_analysis_coverage report_analysis_summary report_analysis_views report_annotated_assertions report_annotated_check report_annotated_delay report_annotated_parasitics report_annotations report_aocv_derate report_area report_case_analysis report_ccopt_cell_halo_violations report_ccopt_clock_tree_convergence report_ccopt_clock_tree_structure report_ccopt_clock_trees report_ccopt_pin_insertion_delays report_ccopt_preserved_clock_tree_ports report_ccopt_skew_groups report_ccopt_worst_chain report_cell_edge_spacing report_cell_edge_type report_cell_instance_timing report_cell_stack_area report_cell_stack_group report_clock_gating_check report_clock_propagation report_clock_timing report_clocks report_command_mode report_constraint report_cppr report_dataflow_bus report_design report_double_clocking report_etm_arcs report_fanin report_fanout report_inactive_arcs report_inst_space_group report_instance_cdb report_instance_library report_instance_power report_lde_analysis report_lib_cells report_message report_metal_fill report_min_pulse_width report_mode report_narrow_channel report_net report_net_parasitics report_noise report_oa_lib report_obj_connectivity report_path_exceptions report_path_groups report_pg_keepout report_ports report_power report_power_rail_results report_preserves report_property report_proto_model report_rcdb report_resource report_route report_sai_constraint report_socv_library report_statistical_timing_derate_factors report_timing report_timing_derate report_tracks report_unit_parasitics report_vector_profile report_voltage_scaling report_wire_load resetBusGuideMultiColors resetModifiedBudget resetMultiColorsHier resetPathGroupOptions reset_all_ccopt_preserved_clock_tree_ports reset_annotated_check reset_annotated_delay reset_annotated_transition reset_aocv_stage_weight reset_case_analysis reset_ccopt_config reset_ccopt_preserved_clock_tree_port reset_ccopt_routing_state reset_clock reset_clock_gating_check reset_clock_groups reset_clock_latency reset_clock_sense reset_clock_transition reset_clock_tree_latency reset_clock_uncertainty reset_data_check reset_db reset_disable_clock_gating_check reset_disable_timing reset_drive reset_driving_cell reset_generated_clock reset_ideal_latency reset_ideal_net reset_ideal_network reset_ideal_transition reset_input_delay reset_load reset_macro_place_constraint reset_max_capacitance reset_max_fanout reset_max_time_borrow reset_max_transition reset_min_capacitance reset_min_fanout reset_min_pulse_width reset_min_transition reset_mode reset_net_is_edit_flag reset_output_delay reset_parasitics reset_path_adjust_group reset_path_exception reset_path_group reset_power_activity reset_propagated_clock reset_property reset_pulse_clock_max_transition reset_pulse_clock_max_width reset_pulse_clock_min_transition reset_pulse_clock_min_width reset_resistance reset_sdf_assertions reset_spare_insts reset_timing_derate reset_wire_load_mode reset_wire_load_model reset_wire_load_selection_group resizeBlackBox resizeFloorplan restoreDesign restoreRC restore_ccopt_config restore_power_database resume retrieveLCVFromEcoOaDesign return
[12/26 19:20:19    117s] <CMD> REPORTSPECIALROUTE
[12/26 19:20:19    117s] **ERROR: (IMPTCM-30):	Command "REPORTSPECIALROUTE" is not registered in command manager.
ambiguous command name "re": read readBumpLocation readDieAbstract readFlipChipProperty readIoUpdate readPackage readSdpFile readTSVConfig readTransitionFile read_activity_file read_codesign_die_abstract read_parallel_edit_files read_parasitics read_partition read_power_intent read_power_rail_results read_sai read_sdf read_spdf read_stream read_twf rechainPowerSwitch reclaimArea recreatePtnCellBlockage redirect redo redraw refineMacro refinePlace refine_macro_place regexp registerTrigger register_selection_callback regsub remove_assigns remove_from_collection remove_gui_marker remove_litho_blocks remove_nulls remove_pattern_fixing_blockages rename reorganizeFanout replaceLefMacro replacePowerSwitch replace_proto_model reportAlwaysOnBuffer reportBudget reportBusSinkGroup reportCapViolation reportCellPad reportCongestArea reportCongestion reportCritInstance reportCritNet reportCritTerm reportDanglingPort reportDeCap reportDeCapCellCandidates reportDelayCalculation reportDensityMap reportFanoutViolation reportFootPrint reportFreqViolation reportGateCount reportIgnoredNets reportIlmStatus reportInstPad reportIsolation reportJtagInst reportLegalWireWidthForBump reportLengthViolation reportMultiBitFFs reportNetGroup reportNetStat reportPathGroupOptions reportPinAssignStatistics reportPinDensityMap reportPipeline reportPowerDomain reportPowerRoute reportPowerSwitch reportProbePins reportRC reportRoute reportRouteTypeConstraints reportScanCell reportScanChainPartition reportSeedConnection reportSelect reportShield reportShifter reportSpecialRoute reportTimingLib reportTranViolation reportUnalignedNets reportUnsnapBlocks reportVoltage reportVtInstCount reportWire report_analysis_coverage report_analysis_summary report_analysis_views report_annotated_assertions report_annotated_check report_annotated_delay report_annotated_parasitics report_annotations report_aocv_derate report_area report_case_analysis report_ccopt_cell_halo_violations report_ccopt_clock_tree_convergence report_ccopt_clock_tree_structure report_ccopt_clock_trees report_ccopt_pin_insertion_delays report_ccopt_preserved_clock_tree_ports report_ccopt_skew_groups report_ccopt_worst_chain report_cell_edge_spacing report_cell_edge_type report_cell_instance_timing report_cell_stack_area report_cell_stack_group report_clock_gating_check report_clock_propagation report_clock_timing report_clocks report_command_mode report_constraint report_cppr report_dataflow_bus report_design report_double_clocking report_etm_arcs report_fanin report_fanout report_inactive_arcs report_inst_space_group report_instance_cdb report_instance_library report_instance_power report_lde_analysis report_lib_cells report_message report_metal_fill report_min_pulse_width report_mode report_narrow_channel report_net report_net_parasitics report_noise report_oa_lib report_obj_connectivity report_path_exceptions report_path_groups report_pg_keepout report_ports report_power report_power_rail_results report_preserves report_property report_proto_model report_rcdb report_resource report_route report_sai_constraint report_socv_library report_statistical_timing_derate_factors report_timing report_timing_derate report_tracks report_unit_parasitics report_vector_profile report_voltage_scaling report_wire_load resetBusGuideMultiColors resetModifiedBudget resetMultiColorsHier resetPathGroupOptions reset_all_ccopt_preserved_clock_tree_ports reset_annotated_check reset_annotated_delay reset_annotated_transition reset_aocv_stage_weight reset_case_analysis reset_ccopt_config reset_ccopt_preserved_clock_tree_port reset_ccopt_routing_state reset_clock reset_clock_gating_check reset_clock_groups reset_clock_latency reset_clock_sense reset_clock_transition reset_clock_tree_latency reset_clock_uncertainty reset_data_check reset_db reset_disable_clock_gating_check reset_disable_timing reset_drive reset_driving_cell reset_generated_clock reset_ideal_latency reset_ideal_net reset_ideal_network reset_ideal_transition reset_input_delay reset_load reset_macro_place_constraint reset_max_capacitance reset_max_fanout reset_max_time_borrow reset_max_transition reset_min_capacitance reset_min_fanout reset_min_pulse_width reset_min_transition reset_mode reset_net_is_edit_flag reset_output_delay reset_parasitics reset_path_adjust_group reset_path_exception reset_path_group reset_power_activity reset_propagated_clock reset_property reset_pulse_clock_max_transition reset_pulse_clock_max_width reset_pulse_clock_min_transition reset_pulse_clock_min_width reset_resistance reset_sdf_assertions reset_spare_insts reset_timing_derate reset_wire_load_mode reset_wire_load_model reset_wire_load_selection_group resizeBlackBox resizeFloorplan restoreDesign restoreRC restore_ccopt_config restore_power_database resume retrieveLCVFromEcoOaDesign return
[12/26 19:20:59    121s] child process exited abnormally
[12/26 19:21:42    126s] <CMD> reportCongestion
[12/26 19:22:08    129s] <CMD> fit
[12/26 19:22:24    131s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/26 19:23:14    137s] ambiguous command name "f": fblocked fconfigure fcopy fcroute file fileevent fillNotch filter_collection findLefEquivalentCells findPinPortNumber find_global finishFloorplan fit fixACLimitViolation fixAllIos fixBondPad fixOpenFill fixVia fix_boundary_overlaps fix_multi_drivers flattenCoverCell flattenIlm flattenPartition flipModule flipOrRotateObject flipSdpObject floorPlan flush focus font for forall foreach foreach_in_collection fork format fp_save_fp frame freeDesign free_power_intent
[12/26 19:23:47    141s] ambiguous command name "rou": routeAndBufferBusSinkGroup routeDesign routePGPinUseSignalRoute routePointToPoint route_ccopt_clock_tree_nets route_fix_signoff_drc route_opt_design
[12/26 19:24:36    146s] <CMD> routeDesign
[12/26 19:24:36    146s] #% Begin routeDesign (date=12/26 19:24:36, mem=932.0M)
[12/26 19:24:36    146s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 932.06 (MB), peak = 944.83 (MB)
[12/26 19:24:36    146s] #my_rc_corner_worst has no qx tech file defined
[12/26 19:24:36    146s] #No active RC corner or QRC tech file is missing.
[12/26 19:24:36    146s] #**INFO: setDesignMode -flowEffort standard
[12/26 19:24:36    146s] #**INFO: multi-cut via swapping will be performed after routing.
[12/26 19:24:36    146s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/26 19:24:36    146s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[12/26 19:24:36    146s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[12/26 19:24:36    146s] Core basic site is CoreSite
[12/26 19:24:36    146s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/26 19:24:36    146s] Mark StBox On SiteArr starts
[12/26 19:24:36    146s] Mark StBox On SiteArr ends
[12/26 19:24:36    146s] Begin checking placement ... (start mem=1066.3M, init mem=1066.3M)
[12/26 19:24:36    146s] Not Placed on Placement Grid:	489
[12/26 19:24:36    146s] Overlapping with other instance:	486
[12/26 19:24:36    146s] Orientation Violation:	1
[12/26 19:24:36    146s] *info: Placed = 489           
[12/26 19:24:36    146s] *info: Unplaced = 0           
[12/26 19:24:36    146s] Placement Density:5.27%(17279/328189)
[12/26 19:24:36    146s] Placement Density (including fixed std cells):5.27%(17279/328189)
[12/26 19:24:36    146s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1066.3M)
[12/26 19:24:36    146s] #WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
[12/26 19:24:36    146s] #Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
[12/26 19:24:36    146s] #**INFO: auto set of routeWithTimingDriven to true
[12/26 19:24:36    146s] #**INFO: auto set of routeWithSiDriven to true
[12/26 19:24:36    146s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[12/26 19:24:36    146s] 
[12/26 19:24:36    146s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/26 19:24:36    146s] *** Changed status on (0) nets in Clock.
[12/26 19:24:36    146s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1066.3M) ***
[12/26 19:24:36    146s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[12/26 19:24:36    146s] % Begin globalDetailRoute (date=12/26 19:24:36, mem=933.6M)
[12/26 19:24:36    146s] 
[12/26 19:24:36    146s] globalDetailRoute
[12/26 19:24:36    146s] 
[12/26 19:24:36    146s] #setNanoRouteMode -droutePostRouteSwapVia "multiCut"
[12/26 19:24:36    146s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[12/26 19:24:36    146s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[12/26 19:24:36    146s] #setNanoRouteMode -routeWithSiDriven true
[12/26 19:24:36    146s] #setNanoRouteMode -routeWithTimingDriven true
[12/26 19:24:36    146s] #Start globalDetailRoute on Tue Dec 26 19:24:36 2023
[12/26 19:24:36    146s] #
[12/26 19:24:36    146s] #Generating timing data, please wait...
[12/26 19:24:36    146s] #621 total nets, 0 already routed, 0 will ignore in trialRoute
[12/26 19:24:36    146s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/26 19:24:36    146s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/26 19:24:36    146s] #Dump tif for version 2.1
[12/26 19:24:36    146s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[12/26 19:24:36    146s] AAE DB initialization (MEM=1135.41 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/26 19:24:36    147s] Start AAE Lib Loading. (MEM=1135.41)
[12/26 19:24:36    147s] End AAE Lib Loading. (MEM=1335.7 CPU=0:00:00.0 Real=0:00:00.0)
[12/26 19:24:36    147s] End AAE Lib Interpolated Model. (MEM=1335.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 19:24:36    147s] First Iteration Infinite Tw... 
[12/26 19:24:36    147s] Total number of fetched objects 781
[12/26 19:24:36    147s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/26 19:24:36    147s] End delay calculation. (MEM=1384.88 CPU=0:00:00.1 REAL=0:00:00.0)
[12/26 19:24:36    147s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[12/26 19:24:36    147s] #Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 976.84 (MB), peak = 1003.05 (MB)
[12/26 19:24:36    147s] #Done generating timing data.
[12/26 19:24:36    147s] #ERROR (NRIG-92) INSTANCE utx/uclk_reg is not placed on the manufacturing grid. All instances must be legally placed. Correct the placement before continuing.
[12/26 19:24:37    147s] #Cpu time = 00:00:01
[12/26 19:24:37    147s] #Elapsed time = 00:00:01
[12/26 19:24:37    147s] #Increased memory = 25.41 (MB)
[12/26 19:24:37    147s] #Total memory = 958.98 (MB)
[12/26 19:24:37    147s] #Peak memory = 1003.05 (MB)
[12/26 19:24:37    147s] #WARNING (NRIF-19) Failed to complete globalDetailRoute on Tue Dec 26 19:24:37 2023
[12/26 19:24:37    147s] #
[12/26 19:24:37    147s] % End globalDetailRoute (date=12/26 19:24:37, total cpu=0:00:00.7, real=0:00:01.0, peak res=1003.1M, current mem=1003.1M)
[12/26 19:24:37    147s] #routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 959.23 (MB), peak = 1003.05 (MB)
[12/26 19:24:37    147s] 
[12/26 19:24:37    147s] *** Summary of all messages that are not suppressed in this session:
[12/26 19:24:37    147s] Severity  ID               Count  Summary                                  
[12/26 19:24:37    147s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[12/26 19:24:37    147s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[12/26 19:24:37    147s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[12/26 19:24:37    147s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[12/26 19:24:37    147s] WARNING   TA-146               1  A combinational timing loop(s) was found...
[12/26 19:24:37    147s] *** Message Summary: 5 warning(s), 0 error(s)
[12/26 19:24:37    147s] 
[12/26 19:24:37    147s] ### 
[12/26 19:24:37    147s] ###   Scalability Statistics
[12/26 19:24:37    147s] ### 
[12/26 19:24:37    147s] ### --------------------------------+----------------+----------------+----------------+
[12/26 19:24:37    147s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/26 19:24:37    147s] ### --------------------------------+----------------+----------------+----------------+
[12/26 19:24:37    147s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/26 19:24:37    147s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/26 19:24:37    147s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/26 19:24:37    147s] ###   Entire Command                |        00:00:01|        00:00:01|             1.0|
[12/26 19:24:37    147s] ### --------------------------------+----------------+----------------+----------------+
[12/26 19:24:37    147s] ### 
[12/26 19:24:37    147s] #% End routeDesign (date=12/26 19:24:37, total cpu=0:00:00.7, real=0:00:01.0, peak res=1003.1M, current mem=959.2M)
[12/26 19:24:37    147s] 0
[12/26 19:25:41    154s] <CMD> reportCongestion -trialRoute
[12/26 19:25:41    154s] Usage: (1.2%H 1.5%V) = (7.319e+03um 1.354e+04um) = (1307 2417)
[12/26 19:25:41    154s] Overflow: 43 = 13 (0.11% H) + 30 (0.24% V)
[12/26 19:25:41    154s] 
[12/26 19:25:41    154s] Congestion distribution:
[12/26 19:25:41    154s] 
[12/26 19:25:41    154s] Remain	cntH		cntV
[12/26 19:25:41    154s] --------------------------------------
[12/26 19:25:41    154s]  -5:	4	 0.03%	3	 0.02%
[12/26 19:25:41    154s]  -4:	0	 0.00%	2	 0.02%
[12/26 19:25:41    154s]  -3:	0	 0.00%	3	 0.02%
[12/26 19:25:41    154s]  -2:	0	 0.00%	3	 0.02%
[12/26 19:25:41    154s]  -1:	4	 0.03%	2	 0.02%
[12/26 19:25:41    154s] --------------------------------------
[12/26 19:25:41    154s]   0:	2	 0.02%	6	 0.05%
[12/26 19:25:41    154s]   1:	286	 2.31%	165	 1.34%
[12/26 19:25:41    154s]   2:	344	 2.78%	134	 1.09%
[12/26 19:25:41    154s]   3:	189	 1.53%	67	 0.54%
[12/26 19:25:41    154s]   4:	195	 1.58%	8	 0.06%
[12/26 19:25:41    154s]   5:	11341	91.72%	11943	96.81%
[12/26 19:26:06    157s] <CMD> selectWire 270.1600 622.2200 844.7200 623.7000 1 VSS
[12/26 19:26:07    157s] <CMD> fit
[12/26 19:26:10    158s] <CMD> deselectAll
[12/26 19:26:10    158s] <CMD> selectMarker 338.2020 586.1700 348.8420 591.7700 -1 12 85
[12/26 19:26:11    158s] <CMD> deselectAll
[12/26 19:26:11    158s] <CMD> selectMarker 385.1350 580.3590 390.7350 583.1590 -1 12 88
[12/26 19:26:12    158s] <CMD> gui_select -rect {390.594 582.478 396.690 578.059}
[12/26 19:26:13    158s] <CMD> deselectAll
[12/26 19:26:13    158s] <CMD> selectMarker 385.1350 580.3590 390.7350 583.1590 -1 12 88
[12/26 19:26:14    158s] <CMD> deselectAll
[12/26 19:26:14    158s] <CMD> selectMarker 385.1350 580.3590 390.7350 583.1590 -1 12 88
[12/26 19:26:15    159s] <CMD> deselectAll
[12/26 19:26:15    159s] <CMD> selectMarker 385.1350 580.3590 390.7350 583.1590 -1 12 88
[12/26 19:26:16    159s] <CMD> deselectAll
[12/26 19:26:16    159s] <CMD> selectMarker 385.1350 580.3590 390.7350 583.1590 -1 12 88
[12/26 19:26:18    159s] <CMD> deselectAll
[12/26 19:26:18    159s] <CMD> selectMarker 385.1350 580.3590 390.7350 583.1590 -1 12 88
[12/26 19:26:19    159s] <CMD> gui_select -rect {366.514 608.844 400.348 559.923}
[12/26 19:26:19    159s] Set RLRP Inst: utx/donetx_reg
[12/26 19:26:20    159s] <CMD> deselectAll
[12/26 19:26:21    160s] <CMD> gui_select -rect {355.846 607.929 412.844 551.541}
[12/26 19:26:21    160s] Set RLRP Inst: utx/donetx_reg
[12/26 19:26:23    160s] <CMD> gui_select -rect {373.373 589.184 392.423 581.716}
[12/26 19:26:23    160s] Set RLRP Inst: utx/tx_reg
[12/26 19:26:23    160s] <CMD> deselectAll
[12/26 19:26:23    160s] <CMD> selectMarker 382.3350 578.9590 393.5350 584.5590 -1 12 85
[12/26 19:26:24    160s] <CMD> deselectAll
[12/26 19:26:24    160s] <CMD> selectMarker 385.1350 580.3590 390.7350 583.1590 -1 12 88
[12/26 19:26:31    161s] <CMD> deselectAll
[12/26 19:26:31    161s] <CMD> fit
[12/26 19:30:11    186s] 
[12/26 19:30:11    186s] *** Memory Usage v#1 (Current mem = 1200.246M, initial mem = 179.895M) ***
[12/26 19:30:11    186s] 
[12/26 19:30:11    186s] *** Summary of all messages that are not suppressed in this session:
[12/26 19:30:11    186s] Severity  ID               Count  Summary                                  
[12/26 19:30:11    186s] WARNING   IMPLF-200           49  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/26 19:30:11    186s] ERROR     IMPFP-3352           2  Cell %s not found.                       
[12/26 19:30:11    186s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[12/26 19:30:11    186s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[12/26 19:30:11    186s] WARNING   IMPFP-4026           4  Adjusting core to '%s' to %f due to trac...
[12/26 19:30:11    186s] WARNING   IMPTS-282           92  Cell '%s' is not a level shifter cell bu...
[12/26 19:30:11    186s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[12/26 19:30:11    186s] WARNING   IMPEXT-2766          4  The sheet resistance for layer %s is not...
[12/26 19:30:11    186s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[12/26 19:30:11    186s] WARNING   IMPEXT-2776          3  The via resistance between layers %s and...
[12/26 19:30:11    186s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[12/26 19:30:11    186s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[12/26 19:30:11    186s] ERROR     IMPSYC-194           2  Incorrect usage for command '%s'.        
[12/26 19:30:11    186s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[12/26 19:30:11    186s] WARNING   IMPVL-159         1435  Pin '%s' of cell '%s' is defined in LEF ...
[12/26 19:30:11    186s] WARNING   IMPPP-532            1  ViaGen Warning: top layer and bottom lay...
[12/26 19:30:11    186s] WARNING   IMPPP-4022           5  Option "-%s" is obsolete and has been re...
[12/26 19:30:11    186s] WARNING   IMPSR-559            1  Cannot route core pins and converter pin...
[12/26 19:30:11    186s] WARNING   IMPSR-4058           2  Sroute option: %s should be used in conj...
[12/26 19:30:11    186s] WARNING   IMPSR-4064           1  sroute -connect { secondaryPowerPin } co...
[12/26 19:30:11    186s] WARNING   IMPSR-1254           2  Cannot find any block pin of net %s. Che...
[12/26 19:30:11    186s] WARNING   IMPSP-9531           2  Turning off clkGateAware when timingDriv...
[12/26 19:30:11    186s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[12/26 19:30:11    186s] ERROR     IMPTCM-30            1  Command "%s" is not registered in comman...
[12/26 19:30:11    186s] WARNING   TA-112              20  A timing loop was found in the design. T...
[12/26 19:30:11    186s] WARNING   TA-146               3  A combinational timing loop(s) was found...
[12/26 19:30:11    186s] WARNING   TCLCMD-1178         11  set_output_delay command specified witho...
[12/26 19:30:11    186s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[12/26 19:30:11    186s] ERROR     TECHLIB-1318        20  All the table values in the '%s' group a...
[12/26 19:30:11    186s] *** Message Summary: 1664 warning(s), 25 error(s)
[12/26 19:30:11    186s] 
[12/26 19:30:11    186s] --- Ending "Innovus" (totcpu=0:03:06, real=0:26:21, mem=1200.2M) ---
