# Two-Stage CMOS Operational Amplifier

This repository contains the schematic, simulation files, and design report of a two-stage CMOS operational amplifier, designed using a 130nm technology node.

## ğŸ“Œ Specifications
- **Architecture:** Miller-compensated 2-stage opamp
- **Process:** 130nm CMOS
- **VDD Range:** 1.8V â€“ 3.6V
- **Load Capacitance:** 4.7ÂµF
- **Application:** Analog buffer, general-purpose amplification

## ğŸ“‚ Folder Structure
- `schematic/`: Circuit diagram image
- `simulation/`: SPICE netlist and result plots
- `layout/`: GDS layout file (optional)
- `report/`: PDF design documentation

## ğŸ“ˆ Simulation Results
- Open-loop gain
- Phase margin
- Transient response

## ğŸ§‘â€ğŸ’» Author
Designed by [Tam](https://github.com/YOUR_USERNAME) â€“ Analog Design Engineer from Vietnam ğŸ‡»ğŸ‡³

## ğŸ› ï¸ Tools Used
- Cadence Virtuoso / LTspice / Spectre
