// ----------------------------------------------------------------------
//  HLS HDL:        Verilog Netlister
//  HLS Version:    2011a.126 Production Release
//  HLS Date:       Wed Aug  8 00:52:07 PDT 2012
// 
//  Generated by:   rbw14@EEWS104A-005
//  Generated date: Fri May 01 17:52:20 2015
// ----------------------------------------------------------------------

// 
// ------------------------------------------------------------------
//  Design Unit:    edge_detect_core
// ------------------------------------------------------------------


module edge_detect_core (
  clk, en, arst_n, vin_rsc_mgc_in_wire_d, vout_rsc_mgc_out_stdreg_d
);
  input clk;
  input en;
  input arst_n;
  input [89:0] vin_rsc_mgc_in_wire_d;
  output [29:0] vout_rsc_mgc_out_stdreg_d;
  reg [29:0] vout_rsc_mgc_out_stdreg_d;



  // Interconnect Declarations for Component Instantiations 
  always @(*)
  begin : core
    // Interconnect Declarations
    reg [15:0] redx_lpi_1;
    reg [15:0] redy_lpi_1;
    reg [15:0] greenx_lpi_1;
    reg [15:0] greeny_lpi_1;
    reg [15:0] bluex_lpi_1;
    reg [15:0] bluey_lpi_1;
    reg [15:0] blue_y_1_lpi_1;
    reg [15:0] blue_y_0_lpi_1;
    reg [15:0] blue_y_2_lpi_1;
    reg [15:0] green_y_1_lpi_1;
    reg [15:0] green_y_0_lpi_1;
    reg [15:0] green_y_2_lpi_1;
    reg [15:0] red_y_1_lpi_1;
    reg [15:0] red_y_0_lpi_1;
    reg [15:0] red_y_2_lpi_1;
    reg [15:0] blue_x_1_lpi_1;
    reg [15:0] blue_x_0_lpi_1;
    reg [15:0] blue_x_2_lpi_1;
    reg [15:0] green_x_1_lpi_1;
    reg [15:0] green_x_0_lpi_1;
    reg [15:0] green_x_2_lpi_1;
    reg [15:0] red_x_1_lpi_1;
    reg [15:0] red_x_0_lpi_1;
    reg [15:0] red_x_2_lpi_1;
    reg exit_ACC_GX_1_lpi_1;
    reg exit_SHIFT_lpi_1;
    reg [1:0] FRAME_a_4_lpi_1;
    reg [1:0] FRAME_a_5_lpi_1;
    reg [1:0] FRAME_a_6_lpi_1;
    reg [1:0] FRAME_i_3_lpi_1;
    reg [1:0] FRAME_i_2_lpi_1;
    reg [89:0] regs_regs_1_sva;
    reg [89:0] regs_regs_0_sva;
    reg [89:0] regs_regs_2_sva;
    reg exit_FRAME_1_sva;
    reg [1:0] FRAME_p_1_lpi_1_dfm;
    reg exit_ACC3_lpi_1_dfm;
    reg [89:0] regs_operator_din_sva;
    reg [15:0] redx_lpi_1_dfm;
    reg [15:0] greenx_lpi_1_dfm;
    reg [15:0] bluex_lpi_1_dfm;
    reg [15:0] redy_lpi_1_dfm;
    reg [15:0] greeny_lpi_1_dfm;
    reg [15:0] bluey_lpi_1_dfm;
    reg [15:0] red_x_0_lpi_1_dfm;
    reg [15:0] red_x_1_lpi_1_dfm;
    reg [15:0] red_x_2_lpi_1_dfm;
    reg [15:0] green_x_0_lpi_1_dfm;
    reg [15:0] green_x_1_lpi_1_dfm;
    reg [15:0] green_x_2_lpi_1_dfm;
    reg [15:0] blue_x_0_lpi_1_dfm;
    reg [15:0] blue_x_1_lpi_1_dfm;
    reg [15:0] blue_x_2_lpi_1_dfm;
    reg [15:0] red_y_0_lpi_1_dfm;
    reg [15:0] red_y_1_lpi_1_dfm;
    reg [15:0] red_y_2_lpi_1_dfm;
    reg [15:0] green_y_0_lpi_1_dfm;
    reg [15:0] green_y_1_lpi_1_dfm;
    reg [15:0] green_y_2_lpi_1_dfm;
    reg [15:0] blue_y_0_lpi_1_dfm;
    reg [15:0] blue_y_1_lpi_1_dfm;
    reg [15:0] blue_y_2_lpi_1_dfm;
    reg [89:0] regs_operator_din_lpi_1_dfm;
    reg exit_FRAME_lpi_1_dfm;
    reg exit_ACC_GX_1_lpi_1_dfm;
    reg exit_SHIFT_lpi_1_dfm;
    reg [15:0] redx_sva_1;
    reg [15:0] redy_sva_1;
    reg [15:0] bluex_sva_1;
    reg [15:0] bluey_sva_1;
    reg [15:0] greenx_sva_1;
    reg [15:0] greeny_sva_1;
    reg [1:0] FRAME_a_4_sva;
    reg exit_ACC3_sva_2;
    reg AbsAndMax_slc_svs;
    reg [15:0] AbsAndMax_AbsAndMax_return_sva_1;
    reg AbsAndMax_1_slc_svs;
    reg [15:0] AbsAndMax_AbsAndMax_return_1_sva_1;
    reg AbsAndMax_2_slc_svs;
    reg [15:0] AbsAndMax_AbsAndMax_return_2_sva_1;
    reg AbsAndMax_3_slc_svs;
    reg [15:0] AbsAndMax_AbsAndMax_return_3_sva_1;
    reg AbsAndMax_4_slc_svs;
    reg [15:0] AbsAndMax_AbsAndMax_return_4_sva_1;
    reg AbsAndMax_5_slc_svs;
    reg [15:0] AbsAndMax_AbsAndMax_return_5_sva_1;
    reg [15:0] FRAME_ac_int_cctor_12_sva;
    reg AbsAndMax_6_slc_svs;
    reg [9:0] AbsAndMax_AbsAndMax_return_9_sva_1;
    reg [15:0] FRAME_ac_int_cctor_13_sva;
    reg AbsAndMax_7_slc_svs;
    reg [15:0] AbsAndMax_AbsAndMax_return_7_sva_1;
    reg [15:0] AbsAndMax_AbsAndMax_return_7_lpi_1_dfm_1;
    reg [15:0] FRAME_ac_int_cctor_14_sva;
    reg AbsAndMax_8_slc_svs;
    reg [15:0] AbsAndMax_AbsAndMax_return_8_sva_1;
    reg [15:0] AbsAndMax_AbsAndMax_return_8_lpi_1_dfm_1;
    reg [1:0] FRAME_p_1_sva_1;
    reg [4:0] ACC_GX_for_acc_13_psp_sva;
    reg [2:0] ACC_GX_for_acc_14_psp_sva;
    reg [89:0] regs_operator_slc_regs_regs_cse_sva;
    reg [15:0] ACC_GX_for_acc_1_ctmp_sva;
    reg ACC_GX_for_slc_gx_1_cse_sva;
    reg [15:0] ACC_GX_for_acc_4_ctmp_sva;
    reg [15:0] ACC_GX_for_acc_7_ctmp_sva;
    reg [1:0] FRAME_a_5_sva;
    reg [4:0] ACC_GY_for_acc_13_psp_sva;
    reg ACC_GY_for_slc_gy_cse_sva;
    reg [89:0] regs_operator_3_slc_regs_regs_cse_sva;
    reg [15:0] ACC_GY_for_acc_1_ctmp_sva;
    reg [15:0] ACC_GY_for_acc_4_ctmp_sva;
    reg [15:0] ACC_GY_for_acc_7_ctmp_sva;
    reg [1:0] FRAME_a_6_sva;
    reg exit_ACC_GX_for_sva;
    reg [1:0] FRAME_i_3_sva;
    reg [1:0] FRAME_i_2_sva;
    reg exit_ACC_GX_sva;
    reg [1:0] FRAME_a_5_lpi_1_dfm;
    reg [1:0] FRAME_a_6_lpi_1_dfm;
    reg exit_ACC_GX_1_sva_1;
    reg [1:0] FRAME_a_4_lpi_1_dfm;
    reg unequal_tmp;
    reg [89:0] SHIFT_if_else_else_else_slc_regs_regs_ctmp_sva;
    reg [1:0] FRAME_i_2_lpi_1_dfm_2;
    reg [1:0] FRAME_a_5_lpi_1_dfm_3;
    reg [1:0] FRAME_a_6_lpi_1_dfm_3;
    reg [1:0] FRAME_i_3_lpi_1_dfm_2;
    reg [1:0] FRAME_p_1_lpi_1_dfm_3;
    reg exit_FRAME_lpi_1_dfm_3;
    reg exit_ACC3_lpi_1_dfm_5;
    reg [1:0] SHIFT_acc_1_psp;
    reg ACC_GX_and_25_tmp;
    reg [1:0] SHIFT_i_1_lpi_3;
    reg [1:0] SHIFT_i_1_lpi_1_dfm_2;
    reg [2:0] ACC_GY_for_acc_15_sdt;
    reg SHIFT_and_64_cse;
    reg SHIFT_nand_cse;
    reg SHIFT_and_42_cse;
    reg SHIFT_and_43_cse;
    reg SHIFT_and_44_cse;
    reg SHIFT_and_51_cse;
    reg SHIFT_and_52_cse;
    reg SHIFT_and_53_cse;
    reg SHIFT_and_39_cse;
    reg ACC_GX_and_21_cse;
    reg SHIFT_and_61_cse;
    reg SHIFT_and_68_cse;
    reg SHIFT_and_69_cse;

    reg[15:0] ACC3_mux_nl;
    reg[15:0] ACC3_mux_14_nl;
    reg[15:0] ACC3_mux_15_nl;
    reg[15:0] ACC3_mux_16_nl;
    reg[15:0] ACC3_mux_17_nl;
    reg[15:0] ACC3_mux_18_nl;
    reg[15:0] AbsAndMax_mux1h_nl;
    reg[15:0] AbsAndMax_1_mux1h_nl;
    reg[15:0] AbsAndMax_4_mux1h_nl;
    reg[15:0] AbsAndMax_5_mux1h_nl;
    reg[15:0] AbsAndMax_2_mux1h_nl;
    reg[15:0] AbsAndMax_3_mux1h_nl;
    reg[9:0] AbsAndMax_6_else_mux_nl;
    reg[15:0] ACC_GX_for_mux_nl;
    reg[0:0] ACC_GX_for_mux_15_nl;
    reg[15:0] ACC_GX_for_mux_17_nl;
    reg[9:0] ACC_GX_for_mux_18_nl;
    reg[15:0] ACC_GX_for_mux_19_nl;
    reg[9:0] ACC_GX_for_mux_20_nl;
    reg[15:0] ACC_GY_for_mux_9_nl;
    reg[15:0] ACC_GY_for_mux_10_nl;
    reg[9:0] ACC_GY_for_mux_11_nl;
    reg[15:0] ACC_GY_for_mux_12_nl;
    reg[9:0] ACC_GY_for_mux_13_nl;
    reg[0:0] ACC_GX_mux_61_nl;
    reg[0:0] ACC3_mux_13_nl;
    reg[0:0] ACC_GX_mux_65_nl;
    begin : core_rlpExit
      forever begin : core_rlp
        // C-Step 0 of Loop 'core_rlp'
        FRAME_i_2_lpi_1 = 2'b0;
        FRAME_i_3_lpi_1 = 2'b0;
        FRAME_a_6_lpi_1 = 2'b0;
        FRAME_a_5_lpi_1 = 2'b0;
        FRAME_a_4_lpi_1 = 2'b0;
        exit_SHIFT_lpi_1 = 1'b0;
        exit_ACC_GX_1_lpi_1 = 1'b0;
        SHIFT_i_1_lpi_3 = 2'b0;
        red_x_2_lpi_1 = 16'b0;
        red_x_0_lpi_1 = 16'b0;
        red_x_1_lpi_1 = 16'b0;
        green_x_2_lpi_1 = 16'b0;
        green_x_0_lpi_1 = 16'b0;
        green_x_1_lpi_1 = 16'b0;
        blue_x_2_lpi_1 = 16'b0;
        blue_x_0_lpi_1 = 16'b0;
        blue_x_1_lpi_1 = 16'b0;
        red_y_2_lpi_1 = 16'b0;
        red_y_0_lpi_1 = 16'b0;
        red_y_1_lpi_1 = 16'b0;
        green_y_2_lpi_1 = 16'b0;
        green_y_0_lpi_1 = 16'b0;
        green_y_1_lpi_1 = 16'b0;
        blue_y_2_lpi_1 = 16'b0;
        blue_y_0_lpi_1 = 16'b0;
        blue_y_1_lpi_1 = 16'b0;
        bluey_lpi_1 = 16'b0;
        bluex_lpi_1 = 16'b0;
        greeny_lpi_1 = 16'b0;
        greenx_lpi_1 = 16'b0;
        redy_lpi_1 = 16'b0;
        redx_lpi_1 = 16'b0;
        regs_regs_1_sva = 90'b0;
        regs_regs_0_sva = 90'b0;
        regs_regs_2_sva = 90'b0;
        exit_FRAME_1_sva = 1'b1;
        begin : mainExit
          forever begin : main
            // C-Step 0 of Loop 'main'
            begin : waitLoop0Exit
              forever begin : waitLoop0
                @(posedge clk or negedge ( arst_n ));
                if ( ~ arst_n )
                  disable core_rlpExit;
                if ( en )
                  disable waitLoop0Exit;
              end
            end
            // C-Step 1 of Loop 'main'
            exit_ACC_GX_sva = 1'b0;
            unequal_tmp = 1'b0;
            SHIFT_if_else_else_else_slc_regs_regs_ctmp_sva = 90'b0;
            SHIFT_acc_1_psp = 2'b0;
            FRAME_i_3_lpi_1_dfm_2 = 2'b0;
            FRAME_a_6_lpi_1_dfm_3 = 2'b0;
            FRAME_a_5_lpi_1_dfm_3 = 2'b0;
            FRAME_i_2_lpi_1_dfm_2 = 2'b0;
            FRAME_a_4_lpi_1_dfm = 2'b0;
            exit_ACC_GX_1_sva_1 = 1'b0;
            FRAME_a_6_lpi_1_dfm = 2'b0;
            FRAME_a_5_lpi_1_dfm = 2'b0;
            FRAME_i_2_sva = 2'b0;
            FRAME_i_3_sva = 2'b0;
            FRAME_a_6_sva = 2'b0;
            ACC_GY_for_acc_7_ctmp_sva = 16'b0;
            ACC_GY_for_acc_4_ctmp_sva = 16'b0;
            ACC_GY_for_acc_1_ctmp_sva = 16'b0;
            FRAME_a_5_sva = 2'b0;
            ACC_GX_for_acc_7_ctmp_sva = 16'b0;
            ACC_GX_for_acc_4_ctmp_sva = 16'b0;
            ACC_GX_for_acc_1_ctmp_sva = 16'b0;
            FRAME_p_1_sva_1 = 2'b0;
            AbsAndMax_AbsAndMax_return_8_sva_1 = 16'b0;
            AbsAndMax_AbsAndMax_return_7_sva_1 = 16'b0;
            AbsAndMax_AbsAndMax_return_9_sva_1 = 10'b0;
            AbsAndMax_AbsAndMax_return_5_sva_1 = 16'b0;
            AbsAndMax_AbsAndMax_return_4_sva_1 = 16'b0;
            AbsAndMax_AbsAndMax_return_3_sva_1 = 16'b0;
            AbsAndMax_AbsAndMax_return_2_sva_1 = 16'b0;
            AbsAndMax_AbsAndMax_return_1_sva_1 = 16'b0;
            AbsAndMax_AbsAndMax_return_sva_1 = 16'b0;
            exit_ACC3_sva_2 = 1'b0;
            FRAME_a_4_sva = 2'b0;
            greeny_sva_1 = 16'b0;
            greenx_sva_1 = 16'b0;
            bluey_sva_1 = 16'b0;
            bluex_sva_1 = 16'b0;
            redy_sva_1 = 16'b0;
            redx_sva_1 = 16'b0;
            regs_operator_din_sva = 90'b0;
            FRAME_p_1_lpi_1_dfm = FRAME_p_1_lpi_1_dfm_3 & (signext_2_1(~ exit_FRAME_1_sva));
            exit_ACC3_lpi_1_dfm = exit_ACC3_lpi_1_dfm_5 | exit_FRAME_1_sva;
            if ( exit_ACC3_lpi_1_dfm ) begin
              regs_operator_din_sva = vin_rsc_mgc_in_wire_d;
            end
            redx_lpi_1_dfm = redx_lpi_1 & (signext_16_1(~ exit_ACC3_lpi_1_dfm));
            greenx_lpi_1_dfm = greenx_lpi_1 & (signext_16_1(~ exit_ACC3_lpi_1_dfm));
            bluex_lpi_1_dfm = bluex_lpi_1 & (signext_16_1(~ exit_ACC3_lpi_1_dfm));
            redy_lpi_1_dfm = redy_lpi_1 & (signext_16_1(~ exit_ACC3_lpi_1_dfm));
            greeny_lpi_1_dfm = greeny_lpi_1 & (signext_16_1(~ exit_ACC3_lpi_1_dfm));
            bluey_lpi_1_dfm = bluey_lpi_1 & (signext_16_1(~ exit_ACC3_lpi_1_dfm));
            red_x_0_lpi_1_dfm = red_x_0_lpi_1 & (signext_16_1(~ exit_ACC3_lpi_1_dfm));
            red_x_1_lpi_1_dfm = red_x_1_lpi_1 & (signext_16_1(~ exit_ACC3_lpi_1_dfm));
            red_x_2_lpi_1_dfm = red_x_2_lpi_1 & (signext_16_1(~ exit_ACC3_lpi_1_dfm));
            green_x_0_lpi_1_dfm = green_x_0_lpi_1 & (signext_16_1(~ exit_ACC3_lpi_1_dfm));
            green_x_1_lpi_1_dfm = green_x_1_lpi_1 & (signext_16_1(~ exit_ACC3_lpi_1_dfm));
            green_x_2_lpi_1_dfm = green_x_2_lpi_1 & (signext_16_1(~ exit_ACC3_lpi_1_dfm));
            blue_x_0_lpi_1_dfm = blue_x_0_lpi_1 & (signext_16_1(~ exit_ACC3_lpi_1_dfm));
            blue_x_1_lpi_1_dfm = blue_x_1_lpi_1 & (signext_16_1(~ exit_ACC3_lpi_1_dfm));
            blue_x_2_lpi_1_dfm = blue_x_2_lpi_1 & (signext_16_1(~ exit_ACC3_lpi_1_dfm));
            red_y_0_lpi_1_dfm = red_y_0_lpi_1 & (signext_16_1(~ exit_ACC3_lpi_1_dfm));
            red_y_1_lpi_1_dfm = red_y_1_lpi_1 & (signext_16_1(~ exit_ACC3_lpi_1_dfm));
            red_y_2_lpi_1_dfm = red_y_2_lpi_1 & (signext_16_1(~ exit_ACC3_lpi_1_dfm));
            green_y_0_lpi_1_dfm = green_y_0_lpi_1 & (signext_16_1(~ exit_ACC3_lpi_1_dfm));
            green_y_1_lpi_1_dfm = green_y_1_lpi_1 & (signext_16_1(~ exit_ACC3_lpi_1_dfm));
            green_y_2_lpi_1_dfm = green_y_2_lpi_1 & (signext_16_1(~ exit_ACC3_lpi_1_dfm));
            blue_y_0_lpi_1_dfm = blue_y_0_lpi_1 & (signext_16_1(~ exit_ACC3_lpi_1_dfm));
            blue_y_1_lpi_1_dfm = blue_y_1_lpi_1 & (signext_16_1(~ exit_ACC3_lpi_1_dfm));
            blue_y_2_lpi_1_dfm = blue_y_2_lpi_1 & (signext_16_1(~ exit_ACC3_lpi_1_dfm));
            regs_operator_din_lpi_1_dfm = MUX_v_90_2_2({regs_operator_din_lpi_1_dfm
                , regs_operator_din_sva}, exit_ACC3_lpi_1_dfm);
            SHIFT_i_1_lpi_1_dfm_2 = MUX_v_2_2_2({SHIFT_i_1_lpi_3 , 2'b10}, exit_ACC3_lpi_1_dfm);
            exit_FRAME_lpi_1_dfm = exit_FRAME_lpi_1_dfm_3 & (~ exit_ACC3_lpi_1_dfm);
            exit_ACC_GX_1_lpi_1_dfm = exit_ACC_GX_1_lpi_1 & (~ exit_ACC3_lpi_1_dfm);
            exit_SHIFT_lpi_1_dfm = exit_SHIFT_lpi_1 & (~ exit_ACC3_lpi_1_dfm);
            if ( exit_SHIFT_lpi_1_dfm ) begin
              if ( exit_ACC_GX_1_lpi_1_dfm ) begin
                ACC3_mux_nl = MUX_v_16_4_2({red_x_0_lpi_1_dfm , red_x_1_lpi_1_dfm
                    , red_x_2_lpi_1_dfm , 16'b0}, FRAME_a_4_lpi_1);
                redx_sva_1 = redx_lpi_1_dfm + (ACC3_mux_nl);
                ACC3_mux_14_nl = MUX_v_16_4_2({red_y_0_lpi_1_dfm , red_y_1_lpi_1_dfm
                    , red_y_2_lpi_1_dfm , 16'b0}, FRAME_a_4_lpi_1);
                redy_sva_1 = redy_lpi_1_dfm + (ACC3_mux_14_nl);
                ACC3_mux_15_nl = MUX_v_16_4_2({blue_x_0_lpi_1_dfm , blue_x_1_lpi_1_dfm
                    , blue_x_2_lpi_1_dfm , 16'b0}, FRAME_a_4_lpi_1);
                bluex_sva_1 = bluex_lpi_1_dfm + (ACC3_mux_15_nl);
                ACC3_mux_16_nl = MUX_v_16_4_2({blue_y_0_lpi_1_dfm , blue_y_1_lpi_1_dfm
                    , blue_y_2_lpi_1_dfm , 16'b0}, FRAME_a_4_lpi_1);
                bluey_sva_1 = bluey_lpi_1_dfm + (ACC3_mux_16_nl);
                ACC3_mux_17_nl = MUX_v_16_4_2({green_x_0_lpi_1_dfm , green_x_1_lpi_1_dfm
                    , green_x_2_lpi_1_dfm , 16'b0}, FRAME_a_4_lpi_1);
                greenx_sva_1 = greenx_lpi_1_dfm + (ACC3_mux_17_nl);
                ACC3_mux_18_nl = MUX_v_16_4_2({green_y_0_lpi_1_dfm , green_y_1_lpi_1_dfm
                    , green_y_2_lpi_1_dfm , 16'b0}, FRAME_a_4_lpi_1);
                greeny_sva_1 = greeny_lpi_1_dfm + (ACC3_mux_18_nl);
                FRAME_a_4_sva = FRAME_a_4_lpi_1 + 2'b1;
                exit_ACC3_sva_2 = ~ (readslicef_3_1_2((({1'b1 , FRAME_a_4_sva}) +
                    3'b1)));
                if ( exit_ACC3_sva_2 ) begin
                  AbsAndMax_slc_svs = readslicef_7_1_6((conv_s2u_6_7(~ (redx_sva_1[15:10]))
                      + 7'b1));
                  if ( AbsAndMax_slc_svs ) begin
                  end
                  else if ( redx_sva_1[15] ) begin
                    AbsAndMax_AbsAndMax_return_sva_1 = conv_u2u_15_16(~ (redx_sva_1[14:0]))
                        + 16'b1;
                  end
                  AbsAndMax_1_slc_svs = readslicef_7_1_6((conv_s2u_6_7(~ (redy_sva_1[15:10]))
                      + 7'b1));
                  if ( AbsAndMax_1_slc_svs ) begin
                  end
                  else if ( redy_sva_1[15] ) begin
                    AbsAndMax_AbsAndMax_return_1_sva_1 = conv_u2u_15_16(~ (redy_sva_1[14:0]))
                        + 16'b1;
                  end
                  AbsAndMax_2_slc_svs = readslicef_7_1_6((conv_s2u_6_7(~ (greenx_sva_1[15:10]))
                      + 7'b1));
                  if ( AbsAndMax_2_slc_svs ) begin
                  end
                  else if ( greenx_sva_1[15] ) begin
                    AbsAndMax_AbsAndMax_return_2_sva_1 = conv_u2u_15_16(~ (greenx_sva_1[14:0]))
                        + 16'b1;
                  end
                  AbsAndMax_3_slc_svs = readslicef_7_1_6((conv_s2u_6_7(~ (greeny_sva_1[15:10]))
                      + 7'b1));
                  if ( AbsAndMax_3_slc_svs ) begin
                  end
                  else if ( greeny_sva_1[15] ) begin
                    AbsAndMax_AbsAndMax_return_3_sva_1 = conv_u2u_15_16(~ (greeny_sva_1[14:0]))
                        + 16'b1;
                  end
                  AbsAndMax_4_slc_svs = readslicef_7_1_6((conv_s2u_6_7(~ (bluex_sva_1[15:10]))
                      + 7'b1));
                  if ( AbsAndMax_4_slc_svs ) begin
                  end
                  else if ( bluex_sva_1[15] ) begin
                    AbsAndMax_AbsAndMax_return_4_sva_1 = conv_u2u_15_16(~ (bluex_sva_1[14:0]))
                        + 16'b1;
                  end
                  AbsAndMax_5_slc_svs = readslicef_7_1_6((conv_s2u_6_7(~ (bluey_sva_1[15:10]))
                      + 7'b1));
                  if ( AbsAndMax_5_slc_svs ) begin
                  end
                  else if ( bluey_sva_1[15] ) begin
                    AbsAndMax_AbsAndMax_return_5_sva_1 = conv_u2u_15_16(~ (bluey_sva_1[14:0]))
                        + 16'b1;
                  end
                  AbsAndMax_mux1h_nl = MUX1HOT_v_16_3_2({({6'b0, redx_sva_1[9:0]})
                      , AbsAndMax_AbsAndMax_return_sva_1 , 16'b1111111111}, {(~((redx_sva_1[15])
                      | AbsAndMax_slc_svs)) , ((redx_sva_1[15]) & (~ AbsAndMax_slc_svs))
                      , AbsAndMax_slc_svs});
                  AbsAndMax_1_mux1h_nl = MUX1HOT_v_16_3_2({({6'b0, redy_sva_1[9:0]})
                      , AbsAndMax_AbsAndMax_return_1_sva_1 , 16'b1111111111}, {(~((redy_sva_1[15])
                      | AbsAndMax_1_slc_svs)) , ((redy_sva_1[15]) & (~ AbsAndMax_1_slc_svs))
                      , AbsAndMax_1_slc_svs});
                  FRAME_ac_int_cctor_12_sva = (AbsAndMax_mux1h_nl) + (AbsAndMax_1_mux1h_nl);
                  AbsAndMax_6_slc_svs = readslicef_7_1_6((conv_s2u_6_7(~ (FRAME_ac_int_cctor_12_sva[15:10]))
                      + 7'b1));
                  if ( AbsAndMax_6_slc_svs ) begin
                  end
                  else if ( FRAME_ac_int_cctor_12_sva[15] ) begin
                    AbsAndMax_AbsAndMax_return_9_sva_1 = (~ (FRAME_ac_int_cctor_12_sva[9:0]))
                        + 10'b1;
                  end
                  AbsAndMax_4_mux1h_nl = MUX1HOT_v_16_3_2({({6'b0, bluex_sva_1[9:0]})
                      , AbsAndMax_AbsAndMax_return_4_sva_1 , 16'b1111111111}, {(~((bluex_sva_1[15])
                      | AbsAndMax_4_slc_svs)) , ((bluex_sva_1[15]) & (~ AbsAndMax_4_slc_svs))
                      , AbsAndMax_4_slc_svs});
                  AbsAndMax_5_mux1h_nl = MUX1HOT_v_16_3_2({({6'b0, bluey_sva_1[9:0]})
                      , AbsAndMax_AbsAndMax_return_5_sva_1 , 16'b1111111111}, {(~((bluey_sva_1[15])
                      | AbsAndMax_5_slc_svs)) , ((bluey_sva_1[15]) & (~ AbsAndMax_5_slc_svs))
                      , AbsAndMax_5_slc_svs});
                  FRAME_ac_int_cctor_13_sva = (AbsAndMax_4_mux1h_nl) + (AbsAndMax_5_mux1h_nl);
                  AbsAndMax_7_slc_svs = readslicef_7_1_6((conv_s2u_6_7(~ (FRAME_ac_int_cctor_13_sva[15:10]))
                      + 7'b1));
                  if ( AbsAndMax_7_slc_svs ) begin
                  end
                  else if ( FRAME_ac_int_cctor_13_sva[15] ) begin
                    AbsAndMax_AbsAndMax_return_7_sva_1 = conv_u2u_15_16(~ (FRAME_ac_int_cctor_13_sva[14:0]))
                        + 16'b1;
                  end
                  AbsAndMax_AbsAndMax_return_7_lpi_1_dfm_1 = MUX1HOT_v_16_3_2({AbsAndMax_AbsAndMax_return_7_sva_1
                      , ({6'b0, FRAME_ac_int_cctor_13_sva[9:0]}) , 16'b1111111111},
                      {((FRAME_ac_int_cctor_13_sva[15]) & (~ AbsAndMax_7_slc_svs))
                      , (~((FRAME_ac_int_cctor_13_sva[15]) | AbsAndMax_7_slc_svs))
                      , AbsAndMax_7_slc_svs});
                  AbsAndMax_2_mux1h_nl = MUX1HOT_v_16_3_2({({6'b0, greenx_sva_1[9:0]})
                      , AbsAndMax_AbsAndMax_return_2_sva_1 , 16'b1111111111}, {(~((greenx_sva_1[15])
                      | AbsAndMax_2_slc_svs)) , ((greenx_sva_1[15]) & (~ AbsAndMax_2_slc_svs))
                      , AbsAndMax_2_slc_svs});
                  AbsAndMax_3_mux1h_nl = MUX1HOT_v_16_3_2({({6'b0, greeny_sva_1[9:0]})
                      , AbsAndMax_AbsAndMax_return_3_sva_1 , 16'b1111111111}, {(~((greeny_sva_1[15])
                      | AbsAndMax_3_slc_svs)) , ((greeny_sva_1[15]) & (~ AbsAndMax_3_slc_svs))
                      , AbsAndMax_3_slc_svs});
                  FRAME_ac_int_cctor_14_sva = (AbsAndMax_2_mux1h_nl) + (AbsAndMax_3_mux1h_nl);
                  AbsAndMax_8_slc_svs = readslicef_7_1_6((conv_s2u_6_7(~ (FRAME_ac_int_cctor_14_sva[15:10]))
                      + 7'b1));
                  if ( AbsAndMax_8_slc_svs ) begin
                  end
                  else if ( FRAME_ac_int_cctor_14_sva[15] ) begin
                    AbsAndMax_AbsAndMax_return_8_sva_1 = conv_u2u_15_16(~ (FRAME_ac_int_cctor_14_sva[14:0]))
                        + 16'b1;
                  end
                  AbsAndMax_AbsAndMax_return_8_lpi_1_dfm_1 = MUX1HOT_v_16_3_2({AbsAndMax_AbsAndMax_return_8_sva_1
                      , ({6'b0, FRAME_ac_int_cctor_14_sva[9:0]}) , 16'b1111111111},
                      {((FRAME_ac_int_cctor_14_sva[15]) & (~ AbsAndMax_8_slc_svs))
                      , (~((FRAME_ac_int_cctor_14_sva[15]) | AbsAndMax_8_slc_svs))
                      , AbsAndMax_8_slc_svs});
                  AbsAndMax_6_else_mux_nl = MUX_v_10_2_2({(FRAME_ac_int_cctor_12_sva[9:0])
                      , AbsAndMax_AbsAndMax_return_9_sva_1}, FRAME_ac_int_cctor_12_sva[15]);
                  vout_rsc_mgc_out_stdreg_d <= {((AbsAndMax_6_else_mux_nl) | ({{9{AbsAndMax_6_slc_svs}},
                      AbsAndMax_6_slc_svs}) | ({4'b0, AbsAndMax_AbsAndMax_return_8_lpi_1_dfm_1[15:10]}))
                      , (AbsAndMax_AbsAndMax_return_8_lpi_1_dfm_1[9:6]) , ((AbsAndMax_AbsAndMax_return_8_lpi_1_dfm_1[5:0])
                      | (AbsAndMax_AbsAndMax_return_7_lpi_1_dfm_1[15:10])) , (AbsAndMax_AbsAndMax_return_7_lpi_1_dfm_1[9:0])};
                  FRAME_p_1_sva_1 = conv_u2u_1_2(FRAME_p_1_lpi_1_dfm[0]) + 2'b1;
                end
              end
              else begin
                ACC_GX_for_acc_13_psp_sva = conv_s2u_3_5({1'b1 , (~ FRAME_a_5_lpi_1)})
                    + ({(FRAME_a_5_lpi_1[0]) , 4'b1});
                ACC_GX_for_acc_14_psp_sva = conv_u2u_1_3(FRAME_i_3_lpi_1[1]) + conv_u2u_2_3(FRAME_i_3_lpi_1);
                regs_operator_slc_regs_regs_cse_sva = MUX_v_90_4_2({regs_regs_0_sva
                    , regs_regs_1_sva , regs_regs_2_sva , 90'b0}, FRAME_i_3_lpi_1);
                ACC_GX_for_mux_nl = MUX_v_16_4_2({red_x_0_lpi_1_dfm , red_x_1_lpi_1_dfm
                    , red_x_2_lpi_1_dfm , 16'b0}, FRAME_a_5_lpi_1);
                ACC_GX_for_mux_15_nl = MUX_s_1_16_2({1'b1 , 1'b0 , 1'b1 , 1'b0 ,
                    1'b0 , 1'b0 , 1'b1 , 1'b0 , 1'b1 , 1'b0 , 1'b0 , 1'b0 , 1'b0
                    , 1'b0 , 1'b0 , 1'b0}, conv_u2u_2_4(FRAME_a_5_lpi_1) + ({ACC_GX_for_acc_14_psp_sva
                    , (FRAME_i_3_lpi_1[0])}));
                ACC_GX_for_acc_1_ctmp_sva = (ACC_GX_for_mux_nl) + conv_u2u_10_16((fslr_10_90_7(regs_operator_slc_regs_regs_cse_sva,
                    ({(conv_u2u_4_5(ACC_GX_for_acc_13_psp_sva[4:1]) + 5'b101) , (ACC_GX_for_acc_13_psp_sva[0])
                    , 1'b0}))) & (signext_10_1(ACC_GX_for_mux_15_nl)));
                ACC_GX_for_slc_gx_1_cse_sva = MUX_s_1_16_2({1'b1 , 1'b0 , 1'b1 ,
                    1'b0 , 1'b0 , 1'b0 , 1'b1 , 1'b0 , 1'b1 , 1'b0 , 1'b0 , 1'b0
                    , 1'b0 , 1'b0 , 1'b0 , 1'b0}, ({ACC_GX_for_acc_14_psp_sva , (FRAME_i_3_lpi_1[0])})
                    + conv_u2u_2_4(FRAME_a_5_lpi_1));
                ACC_GX_for_mux_17_nl = MUX_v_16_4_2({green_x_0_lpi_1_dfm , green_x_1_lpi_1_dfm
                    , green_x_2_lpi_1_dfm , 16'b0}, FRAME_a_5_lpi_1);
                ACC_GX_for_mux_18_nl = MUX_v_10_32_2({(regs_operator_slc_regs_regs_cse_sva[73:64])
                    , (regs_operator_slc_regs_regs_cse_sva[75:66]) , (regs_operator_slc_regs_regs_cse_sva[77:68])
                    , (regs_operator_slc_regs_regs_cse_sva[79:70]) , 10'b0 , (regs_operator_slc_regs_regs_cse_sva[19:10])
                    , (regs_operator_slc_regs_regs_cse_sva[21:12]) , (regs_operator_slc_regs_regs_cse_sva[23:14])
                    , (regs_operator_slc_regs_regs_cse_sva[25:16]) , (regs_operator_slc_regs_regs_cse_sva[27:18])
                    , (regs_operator_slc_regs_regs_cse_sva[29:20]) , (regs_operator_slc_regs_regs_cse_sva[31:22])
                    , (regs_operator_slc_regs_regs_cse_sva[33:24]) , (regs_operator_slc_regs_regs_cse_sva[35:26])
                    , (regs_operator_slc_regs_regs_cse_sva[37:28]) , (regs_operator_slc_regs_regs_cse_sva[39:30])
                    , (regs_operator_slc_regs_regs_cse_sva[41:32]) , (regs_operator_slc_regs_regs_cse_sva[43:34])
                    , (regs_operator_slc_regs_regs_cse_sva[45:36]) , (regs_operator_slc_regs_regs_cse_sva[47:38])
                    , (regs_operator_slc_regs_regs_cse_sva[49:40]) , (regs_operator_slc_regs_regs_cse_sva[51:42])
                    , (regs_operator_slc_regs_regs_cse_sva[53:44]) , (regs_operator_slc_regs_regs_cse_sva[55:46])
                    , (regs_operator_slc_regs_regs_cse_sva[57:48]) , (regs_operator_slc_regs_regs_cse_sva[59:50])
                    , (regs_operator_slc_regs_regs_cse_sva[61:52]) , (regs_operator_slc_regs_regs_cse_sva[63:54])
                    , (regs_operator_slc_regs_regs_cse_sva[65:56]) , (regs_operator_slc_regs_regs_cse_sva[67:58])
                    , (regs_operator_slc_regs_regs_cse_sva[69:60]) , (regs_operator_slc_regs_regs_cse_sva[71:62])},
                    ACC_GX_for_acc_13_psp_sva + 5'b101);
                ACC_GX_for_acc_4_ctmp_sva = (ACC_GX_for_mux_17_nl) + conv_u2u_10_16((ACC_GX_for_mux_18_nl)
                    & ({{9{ACC_GX_for_slc_gx_1_cse_sva}}, ACC_GX_for_slc_gx_1_cse_sva}));
                ACC_GX_for_mux_19_nl = MUX_v_16_4_2({blue_x_0_lpi_1_dfm , blue_x_1_lpi_1_dfm
                    , blue_x_2_lpi_1_dfm , 16'b0}, FRAME_a_5_lpi_1);
                ACC_GX_for_mux_20_nl = MUX_v_10_32_2({(regs_operator_slc_regs_regs_cse_sva[9:0])
                    , (regs_operator_slc_regs_regs_cse_sva[11:2]) , (regs_operator_slc_regs_regs_cse_sva[13:4])
                    , (regs_operator_slc_regs_regs_cse_sva[15:6]) , (regs_operator_slc_regs_regs_cse_sva[17:8])
                    , (regs_operator_slc_regs_regs_cse_sva[19:10]) , (regs_operator_slc_regs_regs_cse_sva[21:12])
                    , (regs_operator_slc_regs_regs_cse_sva[23:14]) , (regs_operator_slc_regs_regs_cse_sva[25:16])
                    , (regs_operator_slc_regs_regs_cse_sva[27:18]) , (regs_operator_slc_regs_regs_cse_sva[29:20])
                    , (regs_operator_slc_regs_regs_cse_sva[31:22]) , (regs_operator_slc_regs_regs_cse_sva[33:24])
                    , (regs_operator_slc_regs_regs_cse_sva[35:26]) , (regs_operator_slc_regs_regs_cse_sva[37:28])
                    , (regs_operator_slc_regs_regs_cse_sva[39:30]) , (regs_operator_slc_regs_regs_cse_sva[41:32])
                    , (regs_operator_slc_regs_regs_cse_sva[43:34]) , (regs_operator_slc_regs_regs_cse_sva[45:36])
                    , (regs_operator_slc_regs_regs_cse_sva[47:38]) , (regs_operator_slc_regs_regs_cse_sva[49:40])
                    , (regs_operator_slc_regs_regs_cse_sva[51:42]) , (regs_operator_slc_regs_regs_cse_sva[53:44])
                    , (regs_operator_slc_regs_regs_cse_sva[55:46]) , (regs_operator_slc_regs_regs_cse_sva[57:48])
                    , (regs_operator_slc_regs_regs_cse_sva[59:50]) , (regs_operator_slc_regs_regs_cse_sva[61:52])
                    , (regs_operator_slc_regs_regs_cse_sva[63:54]) , (regs_operator_slc_regs_regs_cse_sva[65:56])
                    , (regs_operator_slc_regs_regs_cse_sva[67:58]) , (regs_operator_slc_regs_regs_cse_sva[69:60])
                    , 10'b0}, ACC_GX_for_acc_13_psp_sva);
                ACC_GX_for_acc_7_ctmp_sva = (ACC_GX_for_mux_19_nl) + conv_u2u_10_16((ACC_GX_for_mux_20_nl)
                    & ({{9{ACC_GX_for_slc_gx_1_cse_sva}}, ACC_GX_for_slc_gx_1_cse_sva}));
                FRAME_a_5_sva = FRAME_a_5_lpi_1 + 2'b1;
                ACC_GY_for_acc_13_psp_sva = conv_s2u_3_5({1'b1 , (~ FRAME_a_6_lpi_1)})
                    + ({(FRAME_a_6_lpi_1[0]) , 4'b1});
                ACC_GY_for_acc_15_sdt = conv_u2u_2_3(FRAME_i_2_lpi_1) + conv_u2u_2_3(FRAME_a_6_lpi_1);
                ACC_GY_for_slc_gy_cse_sva = MUX_s_1_16_2({1'b1 , 1'b0 , 1'b1 , 1'b0
                    , 1'b0 , 1'b0 , 1'b1 , 1'b0 , 1'b1 , 1'b0 , 1'b0 , 1'b0 , 1'b0
                    , 1'b0 , 1'b0 , 1'b0}, {(conv_u2u_2_3(ACC_GY_for_acc_15_sdt[2:1])
                    + conv_u2u_2_3(FRAME_i_2_lpi_1)) , (ACC_GY_for_acc_15_sdt[0])});
                regs_operator_3_slc_regs_regs_cse_sva = MUX_v_90_4_2({regs_regs_0_sva
                    , regs_regs_1_sva , regs_regs_2_sva , 90'b0}, FRAME_i_2_lpi_1);
                ACC_GY_for_mux_9_nl = MUX_v_16_4_2({red_y_0_lpi_1_dfm , red_y_1_lpi_1_dfm
                    , red_y_2_lpi_1_dfm , 16'b0}, FRAME_a_6_lpi_1);
                ACC_GY_for_acc_1_ctmp_sva = (ACC_GY_for_mux_9_nl) + conv_u2u_10_16((fslr_10_90_7(regs_operator_3_slc_regs_regs_cse_sva,
                    ({(conv_u2u_4_5(ACC_GY_for_acc_13_psp_sva[4:1]) + 5'b101) , (ACC_GY_for_acc_13_psp_sva[0])
                    , 1'b0}))) & ({{9{ACC_GY_for_slc_gy_cse_sva}}, ACC_GY_for_slc_gy_cse_sva}));
                ACC_GY_for_mux_10_nl = MUX_v_16_4_2({green_y_0_lpi_1_dfm , green_y_1_lpi_1_dfm
                    , green_y_2_lpi_1_dfm , 16'b0}, FRAME_a_6_lpi_1);
                ACC_GY_for_mux_11_nl = MUX_v_10_32_2({(regs_operator_3_slc_regs_regs_cse_sva[73:64])
                    , (regs_operator_3_slc_regs_regs_cse_sva[75:66]) , (regs_operator_3_slc_regs_regs_cse_sva[77:68])
                    , (regs_operator_3_slc_regs_regs_cse_sva[79:70]) , 10'b0 , (regs_operator_3_slc_regs_regs_cse_sva[19:10])
                    , (regs_operator_3_slc_regs_regs_cse_sva[21:12]) , (regs_operator_3_slc_regs_regs_cse_sva[23:14])
                    , (regs_operator_3_slc_regs_regs_cse_sva[25:16]) , (regs_operator_3_slc_regs_regs_cse_sva[27:18])
                    , (regs_operator_3_slc_regs_regs_cse_sva[29:20]) , (regs_operator_3_slc_regs_regs_cse_sva[31:22])
                    , (regs_operator_3_slc_regs_regs_cse_sva[33:24]) , (regs_operator_3_slc_regs_regs_cse_sva[35:26])
                    , (regs_operator_3_slc_regs_regs_cse_sva[37:28]) , (regs_operator_3_slc_regs_regs_cse_sva[39:30])
                    , (regs_operator_3_slc_regs_regs_cse_sva[41:32]) , (regs_operator_3_slc_regs_regs_cse_sva[43:34])
                    , (regs_operator_3_slc_regs_regs_cse_sva[45:36]) , (regs_operator_3_slc_regs_regs_cse_sva[47:38])
                    , (regs_operator_3_slc_regs_regs_cse_sva[49:40]) , (regs_operator_3_slc_regs_regs_cse_sva[51:42])
                    , (regs_operator_3_slc_regs_regs_cse_sva[53:44]) , (regs_operator_3_slc_regs_regs_cse_sva[55:46])
                    , (regs_operator_3_slc_regs_regs_cse_sva[57:48]) , (regs_operator_3_slc_regs_regs_cse_sva[59:50])
                    , (regs_operator_3_slc_regs_regs_cse_sva[61:52]) , (regs_operator_3_slc_regs_regs_cse_sva[63:54])
                    , (regs_operator_3_slc_regs_regs_cse_sva[65:56]) , (regs_operator_3_slc_regs_regs_cse_sva[67:58])
                    , (regs_operator_3_slc_regs_regs_cse_sva[69:60]) , (regs_operator_3_slc_regs_regs_cse_sva[71:62])},
                    ACC_GY_for_acc_13_psp_sva + 5'b101);
                ACC_GY_for_acc_4_ctmp_sva = (ACC_GY_for_mux_10_nl) + conv_u2u_10_16((ACC_GY_for_mux_11_nl)
                    & ({{9{ACC_GY_for_slc_gy_cse_sva}}, ACC_GY_for_slc_gy_cse_sva}));
                ACC_GY_for_mux_12_nl = MUX_v_16_4_2({blue_y_0_lpi_1_dfm , blue_y_1_lpi_1_dfm
                    , blue_y_2_lpi_1_dfm , 16'b0}, FRAME_a_6_lpi_1);
                ACC_GY_for_mux_13_nl = MUX_v_10_32_2({(regs_operator_3_slc_regs_regs_cse_sva[9:0])
                    , (regs_operator_3_slc_regs_regs_cse_sva[11:2]) , (regs_operator_3_slc_regs_regs_cse_sva[13:4])
                    , (regs_operator_3_slc_regs_regs_cse_sva[15:6]) , (regs_operator_3_slc_regs_regs_cse_sva[17:8])
                    , (regs_operator_3_slc_regs_regs_cse_sva[19:10]) , (regs_operator_3_slc_regs_regs_cse_sva[21:12])
                    , (regs_operator_3_slc_regs_regs_cse_sva[23:14]) , (regs_operator_3_slc_regs_regs_cse_sva[25:16])
                    , (regs_operator_3_slc_regs_regs_cse_sva[27:18]) , (regs_operator_3_slc_regs_regs_cse_sva[29:20])
                    , (regs_operator_3_slc_regs_regs_cse_sva[31:22]) , (regs_operator_3_slc_regs_regs_cse_sva[33:24])
                    , (regs_operator_3_slc_regs_regs_cse_sva[35:26]) , (regs_operator_3_slc_regs_regs_cse_sva[37:28])
                    , (regs_operator_3_slc_regs_regs_cse_sva[39:30]) , (regs_operator_3_slc_regs_regs_cse_sva[41:32])
                    , (regs_operator_3_slc_regs_regs_cse_sva[43:34]) , (regs_operator_3_slc_regs_regs_cse_sva[45:36])
                    , (regs_operator_3_slc_regs_regs_cse_sva[47:38]) , (regs_operator_3_slc_regs_regs_cse_sva[49:40])
                    , (regs_operator_3_slc_regs_regs_cse_sva[51:42]) , (regs_operator_3_slc_regs_regs_cse_sva[53:44])
                    , (regs_operator_3_slc_regs_regs_cse_sva[55:46]) , (regs_operator_3_slc_regs_regs_cse_sva[57:48])
                    , (regs_operator_3_slc_regs_regs_cse_sva[59:50]) , (regs_operator_3_slc_regs_regs_cse_sva[61:52])
                    , (regs_operator_3_slc_regs_regs_cse_sva[63:54]) , (regs_operator_3_slc_regs_regs_cse_sva[65:56])
                    , (regs_operator_3_slc_regs_regs_cse_sva[67:58]) , (regs_operator_3_slc_regs_regs_cse_sva[69:60])
                    , 10'b0}, ACC_GY_for_acc_13_psp_sva);
                ACC_GY_for_acc_7_ctmp_sva = (ACC_GY_for_mux_12_nl) + conv_u2u_10_16((ACC_GY_for_mux_13_nl)
                    & ({{9{ACC_GY_for_slc_gy_cse_sva}}, ACC_GY_for_slc_gy_cse_sva}));
                FRAME_a_6_sva = FRAME_a_6_lpi_1 + 2'b1;
                exit_ACC_GX_for_sva = ~((readslicef_3_1_2((({1'b1 , FRAME_a_5_sva})
                    + 3'b1))) | (readslicef_3_1_2((({1'b1 , FRAME_a_6_sva}) + 3'b1))));
                if ( exit_ACC_GX_for_sva ) begin
                  FRAME_i_3_sva = FRAME_i_3_lpi_1 + 2'b1;
                  FRAME_i_2_sva = FRAME_i_2_lpi_1 + 2'b1;
                  exit_ACC_GX_sva = ~((readslicef_3_1_2((({1'b1 , FRAME_i_3_sva})
                      + 3'b1))) | (readslicef_3_1_2((({1'b1 , FRAME_i_2_sva}) + 3'b1))));
                  FRAME_a_5_lpi_1_dfm = FRAME_a_5_sva & ({{1{exit_ACC_GX_sva}}, exit_ACC_GX_sva});
                  FRAME_a_6_lpi_1_dfm = FRAME_a_6_sva & ({{1{exit_ACC_GX_sva}}, exit_ACC_GX_sva});
                end
                exit_ACC_GX_1_sva_1 = exit_ACC_GX_for_sva & exit_ACC_GX_sva;
                FRAME_a_4_lpi_1_dfm = FRAME_a_4_lpi_1 & (signext_2_1(~ exit_ACC_GX_1_sva_1));
              end
            end
            else begin
              unequal_tmp = (SHIFT_i_1_lpi_1_dfm_2[1]) | (SHIFT_i_1_lpi_1_dfm_2[0]);
              case (SHIFT_i_1_lpi_1_dfm_2)
                2'b0 : begin
                  // NOP
                end
                default : begin
                  SHIFT_if_else_else_else_slc_regs_regs_ctmp_sva = MUX_v_90_2_2({regs_regs_1_sva
                      , regs_regs_0_sva}, SHIFT_i_1_lpi_1_dfm_2[0]);
                end
              endcase
              SHIFT_acc_1_psp = SHIFT_i_1_lpi_1_dfm_2 + 2'b11;
              FRAME_i_2_lpi_1_dfm_2 = FRAME_i_2_lpi_1 & (signext_2_1(~ (SHIFT_acc_1_psp[1])));
              FRAME_a_5_lpi_1_dfm_3 = FRAME_a_5_lpi_1 & (signext_2_1(~ (SHIFT_acc_1_psp[1])));
              FRAME_a_6_lpi_1_dfm_3 = FRAME_a_6_lpi_1 & (signext_2_1(~ (SHIFT_acc_1_psp[1])));
              FRAME_i_3_lpi_1_dfm_2 = FRAME_i_3_lpi_1 & (signext_2_1(~ (SHIFT_acc_1_psp[1])));
            end
            SHIFT_and_64_cse = exit_ACC3_sva_2 & exit_ACC_GX_1_lpi_1_dfm & exit_SHIFT_lpi_1_dfm;
            FRAME_p_1_lpi_1_dfm_3 = MUX_v_2_2_2({FRAME_p_1_lpi_1_dfm , FRAME_p_1_sva_1},
                SHIFT_and_64_cse);
            ACC3_mux_13_nl = MUX_s_1_2_2({exit_FRAME_lpi_1_dfm , (FRAME_p_1_sva_1[1])},
                exit_ACC3_sva_2);
            ACC_GX_mux_61_nl = MUX_s_1_2_2({exit_FRAME_lpi_1_dfm , (ACC3_mux_13_nl)},
                exit_ACC_GX_1_lpi_1_dfm);
            exit_FRAME_lpi_1_dfm_3 = MUX_s_1_2_2({exit_FRAME_lpi_1_dfm , (ACC_GX_mux_61_nl)},
                exit_SHIFT_lpi_1_dfm);
            exit_ACC3_lpi_1_dfm_5 = MUX_s_1_2_2({SHIFT_and_64_cse , (SHIFT_and_64_cse
                | (~ (FRAME_p_1_lpi_1_dfm_3[1])))}, SHIFT_and_64_cse);
            regs_regs_0_sva = MUX_v_90_2_2({regs_operator_din_lpi_1_dfm , regs_regs_0_sva},
                unequal_tmp | exit_SHIFT_lpi_1_dfm);
            regs_regs_1_sva = MUX_v_90_2_2({regs_regs_1_sva , SHIFT_if_else_else_else_slc_regs_regs_ctmp_sva},
                (SHIFT_i_1_lpi_1_dfm_2[0]) & unequal_tmp & (~ exit_SHIFT_lpi_1_dfm));
            regs_regs_2_sva = MUX_v_90_2_2({regs_regs_2_sva , SHIFT_if_else_else_else_slc_regs_regs_ctmp_sva},
                (~ (SHIFT_i_1_lpi_1_dfm_2[0])) & unequal_tmp & (~ exit_SHIFT_lpi_1_dfm));
            SHIFT_nand_cse = ~(exit_ACC_GX_1_lpi_1_dfm & exit_SHIFT_lpi_1_dfm);
            redx_lpi_1 = MUX_v_16_2_2({redx_sva_1 , redx_lpi_1_dfm}, SHIFT_nand_cse);
            greenx_lpi_1 = MUX_v_16_2_2({greenx_sva_1 , greenx_lpi_1_dfm}, SHIFT_nand_cse);
            bluex_lpi_1 = MUX_v_16_2_2({bluex_sva_1 , bluex_lpi_1_dfm}, SHIFT_nand_cse);
            redy_lpi_1 = MUX_v_16_2_2({redy_sva_1 , redy_lpi_1_dfm}, SHIFT_nand_cse);
            greeny_lpi_1 = MUX_v_16_2_2({greeny_sva_1 , greeny_lpi_1_dfm}, SHIFT_nand_cse);
            bluey_lpi_1 = MUX_v_16_2_2({bluey_sva_1 , bluey_lpi_1_dfm}, SHIFT_nand_cse);
            SHIFT_and_42_cse = (~((FRAME_a_5_lpi_1[1]) | (FRAME_a_5_lpi_1[0]))) &
                (~ exit_ACC_GX_1_lpi_1_dfm) & exit_SHIFT_lpi_1_dfm;
            red_x_0_lpi_1 = MUX_v_16_2_2({red_x_0_lpi_1_dfm , ACC_GX_for_acc_1_ctmp_sva},
                SHIFT_and_42_cse);
            SHIFT_and_43_cse = (~ (FRAME_a_5_lpi_1[1])) & (FRAME_a_5_lpi_1[0]) &
                (~ exit_ACC_GX_1_lpi_1_dfm) & exit_SHIFT_lpi_1_dfm;
            red_x_1_lpi_1 = MUX_v_16_2_2({red_x_1_lpi_1_dfm , ACC_GX_for_acc_1_ctmp_sva},
                SHIFT_and_43_cse);
            SHIFT_and_44_cse = (FRAME_a_5_lpi_1[1]) & (~ (FRAME_a_5_lpi_1[0])) &
                (~ exit_ACC_GX_1_lpi_1_dfm) & exit_SHIFT_lpi_1_dfm;
            red_x_2_lpi_1 = MUX_v_16_2_2({red_x_2_lpi_1_dfm , ACC_GX_for_acc_1_ctmp_sva},
                SHIFT_and_44_cse);
            green_x_0_lpi_1 = MUX_v_16_2_2({green_x_0_lpi_1_dfm , ACC_GX_for_acc_4_ctmp_sva},
                SHIFT_and_42_cse);
            green_x_1_lpi_1 = MUX_v_16_2_2({green_x_1_lpi_1_dfm , ACC_GX_for_acc_4_ctmp_sva},
                SHIFT_and_43_cse);
            green_x_2_lpi_1 = MUX_v_16_2_2({green_x_2_lpi_1_dfm , ACC_GX_for_acc_4_ctmp_sva},
                SHIFT_and_44_cse);
            blue_x_0_lpi_1 = MUX_v_16_2_2({blue_x_0_lpi_1_dfm , ACC_GX_for_acc_7_ctmp_sva},
                SHIFT_and_42_cse);
            blue_x_1_lpi_1 = MUX_v_16_2_2({blue_x_1_lpi_1_dfm , ACC_GX_for_acc_7_ctmp_sva},
                SHIFT_and_43_cse);
            blue_x_2_lpi_1 = MUX_v_16_2_2({blue_x_2_lpi_1_dfm , ACC_GX_for_acc_7_ctmp_sva},
                SHIFT_and_44_cse);
            SHIFT_and_51_cse = (~((FRAME_a_6_lpi_1[1]) | (FRAME_a_6_lpi_1[0]))) &
                (~ exit_ACC_GX_1_lpi_1_dfm) & exit_SHIFT_lpi_1_dfm;
            red_y_0_lpi_1 = MUX_v_16_2_2({red_y_0_lpi_1_dfm , ACC_GY_for_acc_1_ctmp_sva},
                SHIFT_and_51_cse);
            SHIFT_and_52_cse = (~ (FRAME_a_6_lpi_1[1])) & (FRAME_a_6_lpi_1[0]) &
                (~ exit_ACC_GX_1_lpi_1_dfm) & exit_SHIFT_lpi_1_dfm;
            red_y_1_lpi_1 = MUX_v_16_2_2({red_y_1_lpi_1_dfm , ACC_GY_for_acc_1_ctmp_sva},
                SHIFT_and_52_cse);
            SHIFT_and_53_cse = (FRAME_a_6_lpi_1[1]) & (~ (FRAME_a_6_lpi_1[0])) &
                (~ exit_ACC_GX_1_lpi_1_dfm) & exit_SHIFT_lpi_1_dfm;
            red_y_2_lpi_1 = MUX_v_16_2_2({red_y_2_lpi_1_dfm , ACC_GY_for_acc_1_ctmp_sva},
                SHIFT_and_53_cse);
            green_y_0_lpi_1 = MUX_v_16_2_2({green_y_0_lpi_1_dfm , ACC_GY_for_acc_4_ctmp_sva},
                SHIFT_and_51_cse);
            green_y_1_lpi_1 = MUX_v_16_2_2({green_y_1_lpi_1_dfm , ACC_GY_for_acc_4_ctmp_sva},
                SHIFT_and_52_cse);
            green_y_2_lpi_1 = MUX_v_16_2_2({green_y_2_lpi_1_dfm , ACC_GY_for_acc_4_ctmp_sva},
                SHIFT_and_53_cse);
            blue_y_0_lpi_1 = MUX_v_16_2_2({blue_y_0_lpi_1_dfm , ACC_GY_for_acc_7_ctmp_sva},
                SHIFT_and_51_cse);
            blue_y_1_lpi_1 = MUX_v_16_2_2({blue_y_1_lpi_1_dfm , ACC_GY_for_acc_7_ctmp_sva},
                SHIFT_and_52_cse);
            blue_y_2_lpi_1 = MUX_v_16_2_2({blue_y_2_lpi_1_dfm , ACC_GY_for_acc_7_ctmp_sva},
                SHIFT_and_53_cse);
            SHIFT_and_39_cse = exit_ACC_GX_1_lpi_1_dfm & exit_SHIFT_lpi_1_dfm;
            FRAME_a_4_lpi_1 = MUX1HOT_v_2_3_2({FRAME_a_4_sva , FRAME_a_4_lpi_1_dfm
                , FRAME_a_4_lpi_1}, {SHIFT_and_39_cse , ((~ exit_ACC_GX_1_lpi_1_dfm)
                & exit_SHIFT_lpi_1_dfm) , (~ exit_SHIFT_lpi_1_dfm)});
            ACC_GX_and_25_tmp = exit_ACC_GX_for_sva & (~ exit_ACC_GX_1_lpi_1_dfm);
            SHIFT_and_68_cse = (~ ACC_GX_and_25_tmp) & exit_SHIFT_lpi_1_dfm;
            SHIFT_and_69_cse = ACC_GX_and_25_tmp & exit_SHIFT_lpi_1_dfm;
            FRAME_i_2_lpi_1 = MUX1HOT_v_2_3_2({FRAME_i_2_lpi_1_dfm_2 , FRAME_i_2_lpi_1
                , FRAME_i_2_sva}, {(~ exit_SHIFT_lpi_1_dfm) , SHIFT_and_68_cse ,
                SHIFT_and_69_cse});
            SHIFT_i_1_lpi_3 = MUX_v_2_2_2({SHIFT_acc_1_psp , SHIFT_i_1_lpi_1_dfm_2},
                exit_SHIFT_lpi_1_dfm);
            ACC_GX_and_21_cse = exit_ACC_GX_for_sva & (~ exit_ACC_GX_1_lpi_1_dfm)
                & exit_SHIFT_lpi_1_dfm;
            SHIFT_and_61_cse = (~(exit_ACC_GX_for_sva | exit_ACC_GX_1_lpi_1_dfm))
                & exit_SHIFT_lpi_1_dfm;
            FRAME_a_5_lpi_1 = MUX1HOT_v_2_4_2({FRAME_a_5_lpi_1_dfm_3 , FRAME_a_5_lpi_1
                , FRAME_a_5_lpi_1_dfm , FRAME_a_5_sva}, {(~ exit_SHIFT_lpi_1_dfm)
                , SHIFT_and_39_cse , ACC_GX_and_21_cse , SHIFT_and_61_cse});
            FRAME_a_6_lpi_1 = MUX1HOT_v_2_4_2({FRAME_a_6_lpi_1_dfm_3 , FRAME_a_6_lpi_1
                , FRAME_a_6_lpi_1_dfm , FRAME_a_6_sva}, {(~ exit_SHIFT_lpi_1_dfm)
                , SHIFT_and_39_cse , ACC_GX_and_21_cse , SHIFT_and_61_cse});
            FRAME_i_3_lpi_1 = MUX1HOT_v_2_3_2({FRAME_i_3_lpi_1_dfm_2 , FRAME_i_3_lpi_1
                , FRAME_i_3_sva}, {(~ exit_SHIFT_lpi_1_dfm) , SHIFT_and_68_cse ,
                SHIFT_and_69_cse});
            ACC_GX_mux_65_nl = MUX_s_1_2_2({exit_ACC_GX_1_sva_1 , exit_ACC_GX_1_lpi_1_dfm},
                exit_ACC_GX_1_lpi_1_dfm);
            exit_ACC_GX_1_lpi_1 = MUX_s_1_2_2({exit_ACC_GX_1_lpi_1_dfm , (ACC_GX_mux_65_nl)},
                exit_SHIFT_lpi_1_dfm);
            exit_SHIFT_lpi_1 = MUX_s_1_2_2({(SHIFT_acc_1_psp[1]) , exit_SHIFT_lpi_1_dfm},
                exit_SHIFT_lpi_1_dfm);
            exit_FRAME_1_sva = exit_ACC3_lpi_1_dfm_5 & exit_FRAME_lpi_1_dfm_3;
          end
        end
      end
    end
    SHIFT_and_69_cse = 1'b0;
    SHIFT_and_68_cse = 1'b0;
    SHIFT_and_61_cse = 1'b0;
    ACC_GX_and_21_cse = 1'b0;
    SHIFT_and_39_cse = 1'b0;
    SHIFT_and_53_cse = 1'b0;
    SHIFT_and_52_cse = 1'b0;
    SHIFT_and_51_cse = 1'b0;
    SHIFT_and_44_cse = 1'b0;
    SHIFT_and_43_cse = 1'b0;
    SHIFT_and_42_cse = 1'b0;
    SHIFT_nand_cse = 1'b0;
    SHIFT_and_64_cse = 1'b0;
    ACC_GY_for_acc_15_sdt = 3'b0;
    SHIFT_i_1_lpi_1_dfm_2 = 2'b0;
    SHIFT_i_1_lpi_3 = 2'b0;
    ACC_GX_and_25_tmp = 1'b0;
    SHIFT_acc_1_psp = 2'b0;
    exit_ACC3_lpi_1_dfm_5 = 1'b0;
    exit_FRAME_lpi_1_dfm_3 = 1'b0;
    FRAME_p_1_lpi_1_dfm_3 = 2'b0;
    FRAME_i_3_lpi_1_dfm_2 = 2'b0;
    FRAME_a_6_lpi_1_dfm_3 = 2'b0;
    FRAME_a_5_lpi_1_dfm_3 = 2'b0;
    FRAME_i_2_lpi_1_dfm_2 = 2'b0;
    SHIFT_if_else_else_else_slc_regs_regs_ctmp_sva = 90'b0;
    unequal_tmp = 1'b0;
    FRAME_a_4_lpi_1_dfm = 2'b0;
    exit_ACC_GX_1_sva_1 = 1'b0;
    FRAME_a_6_lpi_1_dfm = 2'b0;
    FRAME_a_5_lpi_1_dfm = 2'b0;
    exit_ACC_GX_sva = 1'b0;
    FRAME_i_2_sva = 2'b0;
    FRAME_i_3_sva = 2'b0;
    exit_ACC_GX_for_sva = 1'b0;
    FRAME_a_6_sva = 2'b0;
    ACC_GY_for_acc_7_ctmp_sva = 16'b0;
    ACC_GY_for_acc_4_ctmp_sva = 16'b0;
    ACC_GY_for_acc_1_ctmp_sva = 16'b0;
    regs_operator_3_slc_regs_regs_cse_sva = 90'b0;
    ACC_GY_for_slc_gy_cse_sva = 1'b0;
    ACC_GY_for_acc_13_psp_sva = 5'b0;
    FRAME_a_5_sva = 2'b0;
    ACC_GX_for_acc_7_ctmp_sva = 16'b0;
    ACC_GX_for_acc_4_ctmp_sva = 16'b0;
    ACC_GX_for_slc_gx_1_cse_sva = 1'b0;
    ACC_GX_for_acc_1_ctmp_sva = 16'b0;
    regs_operator_slc_regs_regs_cse_sva = 90'b0;
    ACC_GX_for_acc_14_psp_sva = 3'b0;
    ACC_GX_for_acc_13_psp_sva = 5'b0;
    FRAME_p_1_sva_1 = 2'b0;
    AbsAndMax_AbsAndMax_return_8_lpi_1_dfm_1 = 16'b0;
    AbsAndMax_AbsAndMax_return_8_sva_1 = 16'b0;
    AbsAndMax_8_slc_svs = 1'b0;
    FRAME_ac_int_cctor_14_sva = 16'b0;
    AbsAndMax_AbsAndMax_return_7_lpi_1_dfm_1 = 16'b0;
    AbsAndMax_AbsAndMax_return_7_sva_1 = 16'b0;
    AbsAndMax_7_slc_svs = 1'b0;
    FRAME_ac_int_cctor_13_sva = 16'b0;
    AbsAndMax_AbsAndMax_return_9_sva_1 = 10'b0;
    AbsAndMax_6_slc_svs = 1'b0;
    FRAME_ac_int_cctor_12_sva = 16'b0;
    AbsAndMax_AbsAndMax_return_5_sva_1 = 16'b0;
    AbsAndMax_5_slc_svs = 1'b0;
    AbsAndMax_AbsAndMax_return_4_sva_1 = 16'b0;
    AbsAndMax_4_slc_svs = 1'b0;
    AbsAndMax_AbsAndMax_return_3_sva_1 = 16'b0;
    AbsAndMax_3_slc_svs = 1'b0;
    AbsAndMax_AbsAndMax_return_2_sva_1 = 16'b0;
    AbsAndMax_2_slc_svs = 1'b0;
    AbsAndMax_AbsAndMax_return_1_sva_1 = 16'b0;
    AbsAndMax_1_slc_svs = 1'b0;
    AbsAndMax_AbsAndMax_return_sva_1 = 16'b0;
    AbsAndMax_slc_svs = 1'b0;
    exit_ACC3_sva_2 = 1'b0;
    FRAME_a_4_sva = 2'b0;
    greeny_sva_1 = 16'b0;
    greenx_sva_1 = 16'b0;
    bluey_sva_1 = 16'b0;
    bluex_sva_1 = 16'b0;
    redy_sva_1 = 16'b0;
    redx_sva_1 = 16'b0;
    exit_SHIFT_lpi_1_dfm = 1'b0;
    exit_ACC_GX_1_lpi_1_dfm = 1'b0;
    exit_FRAME_lpi_1_dfm = 1'b0;
    regs_operator_din_lpi_1_dfm = 90'b0;
    blue_y_2_lpi_1_dfm = 16'b0;
    blue_y_1_lpi_1_dfm = 16'b0;
    blue_y_0_lpi_1_dfm = 16'b0;
    green_y_2_lpi_1_dfm = 16'b0;
    green_y_1_lpi_1_dfm = 16'b0;
    green_y_0_lpi_1_dfm = 16'b0;
    red_y_2_lpi_1_dfm = 16'b0;
    red_y_1_lpi_1_dfm = 16'b0;
    red_y_0_lpi_1_dfm = 16'b0;
    blue_x_2_lpi_1_dfm = 16'b0;
    blue_x_1_lpi_1_dfm = 16'b0;
    blue_x_0_lpi_1_dfm = 16'b0;
    green_x_2_lpi_1_dfm = 16'b0;
    green_x_1_lpi_1_dfm = 16'b0;
    green_x_0_lpi_1_dfm = 16'b0;
    red_x_2_lpi_1_dfm = 16'b0;
    red_x_1_lpi_1_dfm = 16'b0;
    red_x_0_lpi_1_dfm = 16'b0;
    bluey_lpi_1_dfm = 16'b0;
    greeny_lpi_1_dfm = 16'b0;
    redy_lpi_1_dfm = 16'b0;
    bluex_lpi_1_dfm = 16'b0;
    greenx_lpi_1_dfm = 16'b0;
    redx_lpi_1_dfm = 16'b0;
    regs_operator_din_sva = 90'b0;
    exit_ACC3_lpi_1_dfm = 1'b0;
    FRAME_p_1_lpi_1_dfm = 2'b0;
    exit_FRAME_1_sva = 1'b0;
    regs_regs_2_sva = 90'b0;
    regs_regs_0_sva = 90'b0;
    regs_regs_1_sva = 90'b0;
    FRAME_i_2_lpi_1 = 2'b0;
    FRAME_i_3_lpi_1 = 2'b0;
    FRAME_a_6_lpi_1 = 2'b0;
    FRAME_a_5_lpi_1 = 2'b0;
    FRAME_a_4_lpi_1 = 2'b0;
    exit_SHIFT_lpi_1 = 1'b0;
    exit_ACC_GX_1_lpi_1 = 1'b0;
    red_x_2_lpi_1 = 16'b0;
    red_x_0_lpi_1 = 16'b0;
    red_x_1_lpi_1 = 16'b0;
    green_x_2_lpi_1 = 16'b0;
    green_x_0_lpi_1 = 16'b0;
    green_x_1_lpi_1 = 16'b0;
    blue_x_2_lpi_1 = 16'b0;
    blue_x_0_lpi_1 = 16'b0;
    blue_x_1_lpi_1 = 16'b0;
    red_y_2_lpi_1 = 16'b0;
    red_y_0_lpi_1 = 16'b0;
    red_y_1_lpi_1 = 16'b0;
    green_y_2_lpi_1 = 16'b0;
    green_y_0_lpi_1 = 16'b0;
    green_y_1_lpi_1 = 16'b0;
    blue_y_2_lpi_1 = 16'b0;
    blue_y_0_lpi_1 = 16'b0;
    blue_y_1_lpi_1 = 16'b0;
    bluey_lpi_1 = 16'b0;
    bluex_lpi_1 = 16'b0;
    greeny_lpi_1 = 16'b0;
    greenx_lpi_1 = 16'b0;
    redy_lpi_1 = 16'b0;
    redx_lpi_1 = 16'b0;
    vout_rsc_mgc_out_stdreg_d <= 30'b0;
  end


  function [1:0] signext_2_1;
    input [0:0] vector;
  begin
    signext_2_1= {{1{vector[0]}}, vector};
  end
  endfunction


  function [15:0] signext_16_1;
    input [0:0] vector;
  begin
    signext_16_1= {{15{vector[0]}}, vector};
  end
  endfunction


  function [89:0] MUX_v_90_2_2;
    input [179:0] inputs;
    input [0:0] sel;
    reg [89:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = inputs[179:90];
      end
      1'b1 : begin
        result = inputs[89:0];
      end
      default : begin
        result = inputs[179:90];
      end
    endcase
    MUX_v_90_2_2 = result;
  end
  endfunction


  function [1:0] MUX_v_2_2_2;
    input [3:0] inputs;
    input [0:0] sel;
    reg [1:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = inputs[3:2];
      end
      1'b1 : begin
        result = inputs[1:0];
      end
      default : begin
        result = inputs[3:2];
      end
    endcase
    MUX_v_2_2_2 = result;
  end
  endfunction


  function [15:0] MUX_v_16_4_2;
    input [63:0] inputs;
    input [1:0] sel;
    reg [15:0] result;
  begin
    case (sel)
      2'b00 : begin
        result = inputs[63:48];
      end
      2'b01 : begin
        result = inputs[47:32];
      end
      2'b10 : begin
        result = inputs[31:16];
      end
      2'b11 : begin
        result = inputs[15:0];
      end
      default : begin
        result = inputs[63:48];
      end
    endcase
    MUX_v_16_4_2 = result;
  end
  endfunction


  function [0:0] readslicef_3_1_2;
    input [2:0] vector;
    reg [2:0] tmp;
  begin
    tmp = vector >> 2;
    readslicef_3_1_2 = tmp[0:0];
  end
  endfunction


  function [0:0] readslicef_7_1_6;
    input [6:0] vector;
    reg [6:0] tmp;
  begin
    tmp = vector >> 6;
    readslicef_7_1_6 = tmp[0:0];
  end
  endfunction


  function [15:0] MUX1HOT_v_16_3_2;
    input [47:0] inputs;
    input [2:0] sel;
    reg [15:0] result;
    integer i;
  begin
    result = inputs[0+:16] & {16{sel[0]}};
    for( i = 1; i < 3; i = i + 1 )
      result = result | (inputs[i*16+:16] & {16{sel[i]}});
    MUX1HOT_v_16_3_2 = result;
  end
  endfunction


  function [9:0] MUX_v_10_2_2;
    input [19:0] inputs;
    input [0:0] sel;
    reg [9:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = inputs[19:10];
      end
      1'b1 : begin
        result = inputs[9:0];
      end
      default : begin
        result = inputs[19:10];
      end
    endcase
    MUX_v_10_2_2 = result;
  end
  endfunction


  function [89:0] MUX_v_90_4_2;
    input [359:0] inputs;
    input [1:0] sel;
    reg [89:0] result;
  begin
    case (sel)
      2'b00 : begin
        result = inputs[359:270];
      end
      2'b01 : begin
        result = inputs[269:180];
      end
      2'b10 : begin
        result = inputs[179:90];
      end
      2'b11 : begin
        result = inputs[89:0];
      end
      default : begin
        result = inputs[359:270];
      end
    endcase
    MUX_v_90_4_2 = result;
  end
  endfunction


  function [0:0] MUX_s_1_16_2;
    input [15:0] inputs;
    input [3:0] sel;
    reg [0:0] result;
  begin
    case (sel)
      4'b0000 : begin
        result = inputs[15:15];
      end
      4'b0001 : begin
        result = inputs[14:14];
      end
      4'b0010 : begin
        result = inputs[13:13];
      end
      4'b0011 : begin
        result = inputs[12:12];
      end
      4'b0100 : begin
        result = inputs[11:11];
      end
      4'b0101 : begin
        result = inputs[10:10];
      end
      4'b0110 : begin
        result = inputs[9:9];
      end
      4'b0111 : begin
        result = inputs[8:8];
      end
      4'b1000 : begin
        result = inputs[7:7];
      end
      4'b1001 : begin
        result = inputs[6:6];
      end
      4'b1010 : begin
        result = inputs[5:5];
      end
      4'b1011 : begin
        result = inputs[4:4];
      end
      4'b1100 : begin
        result = inputs[3:3];
      end
      4'b1101 : begin
        result = inputs[2:2];
      end
      4'b1110 : begin
        result = inputs[1:1];
      end
      4'b1111 : begin
        result = inputs[0:0];
      end
      default : begin
        result = inputs[15:15];
      end
    endcase
    MUX_s_1_16_2 = result;
  end
  endfunction


  function [9:0] fslr_10_90_7;
    input [89:0] data;
    input [6:0] shft;
  begin
    fslr_10_90_7 = data >> shft;
  end
  endfunction


  function [9:0] signext_10_1;
    input [0:0] vector;
  begin
    signext_10_1= {{9{vector[0]}}, vector};
  end
  endfunction


  function [9:0] MUX_v_10_32_2;
    input [319:0] inputs;
    input [4:0] sel;
    reg [9:0] result;
  begin
    case (sel)
      5'b00000 : begin
        result = inputs[319:310];
      end
      5'b00001 : begin
        result = inputs[309:300];
      end
      5'b00010 : begin
        result = inputs[299:290];
      end
      5'b00011 : begin
        result = inputs[289:280];
      end
      5'b00100 : begin
        result = inputs[279:270];
      end
      5'b00101 : begin
        result = inputs[269:260];
      end
      5'b00110 : begin
        result = inputs[259:250];
      end
      5'b00111 : begin
        result = inputs[249:240];
      end
      5'b01000 : begin
        result = inputs[239:230];
      end
      5'b01001 : begin
        result = inputs[229:220];
      end
      5'b01010 : begin
        result = inputs[219:210];
      end
      5'b01011 : begin
        result = inputs[209:200];
      end
      5'b01100 : begin
        result = inputs[199:190];
      end
      5'b01101 : begin
        result = inputs[189:180];
      end
      5'b01110 : begin
        result = inputs[179:170];
      end
      5'b01111 : begin
        result = inputs[169:160];
      end
      5'b10000 : begin
        result = inputs[159:150];
      end
      5'b10001 : begin
        result = inputs[149:140];
      end
      5'b10010 : begin
        result = inputs[139:130];
      end
      5'b10011 : begin
        result = inputs[129:120];
      end
      5'b10100 : begin
        result = inputs[119:110];
      end
      5'b10101 : begin
        result = inputs[109:100];
      end
      5'b10110 : begin
        result = inputs[99:90];
      end
      5'b10111 : begin
        result = inputs[89:80];
      end
      5'b11000 : begin
        result = inputs[79:70];
      end
      5'b11001 : begin
        result = inputs[69:60];
      end
      5'b11010 : begin
        result = inputs[59:50];
      end
      5'b11011 : begin
        result = inputs[49:40];
      end
      5'b11100 : begin
        result = inputs[39:30];
      end
      5'b11101 : begin
        result = inputs[29:20];
      end
      5'b11110 : begin
        result = inputs[19:10];
      end
      5'b11111 : begin
        result = inputs[9:0];
      end
      default : begin
        result = inputs[319:310];
      end
    endcase
    MUX_v_10_32_2 = result;
  end
  endfunction


  function [0:0] MUX_s_1_2_2;
    input [1:0] inputs;
    input [0:0] sel;
    reg [0:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = inputs[1:1];
      end
      1'b1 : begin
        result = inputs[0:0];
      end
      default : begin
        result = inputs[1:1];
      end
    endcase
    MUX_s_1_2_2 = result;
  end
  endfunction


  function [15:0] MUX_v_16_2_2;
    input [31:0] inputs;
    input [0:0] sel;
    reg [15:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = inputs[31:16];
      end
      1'b1 : begin
        result = inputs[15:0];
      end
      default : begin
        result = inputs[31:16];
      end
    endcase
    MUX_v_16_2_2 = result;
  end
  endfunction


  function [1:0] MUX1HOT_v_2_3_2;
    input [5:0] inputs;
    input [2:0] sel;
    reg [1:0] result;
    integer i;
  begin
    result = inputs[0+:2] & {2{sel[0]}};
    for( i = 1; i < 3; i = i + 1 )
      result = result | (inputs[i*2+:2] & {2{sel[i]}});
    MUX1HOT_v_2_3_2 = result;
  end
  endfunction


  function [1:0] MUX1HOT_v_2_4_2;
    input [7:0] inputs;
    input [3:0] sel;
    reg [1:0] result;
    integer i;
  begin
    result = inputs[0+:2] & {2{sel[0]}};
    for( i = 1; i < 4; i = i + 1 )
      result = result | (inputs[i*2+:2] & {2{sel[i]}});
    MUX1HOT_v_2_4_2 = result;
  end
  endfunction


  function  [6:0] conv_s2u_6_7 ;
    input signed [5:0]  vector ;
  begin
    conv_s2u_6_7 = {vector[5], vector};
  end
  endfunction


  function  [15:0] conv_u2u_15_16 ;
    input [14:0]  vector ;
  begin
    conv_u2u_15_16 = {1'b0, vector};
  end
  endfunction


  function  [1:0] conv_u2u_1_2 ;
    input [0:0]  vector ;
  begin
    conv_u2u_1_2 = {1'b0, vector};
  end
  endfunction


  function  [4:0] conv_s2u_3_5 ;
    input signed [2:0]  vector ;
  begin
    conv_s2u_3_5 = {{2{vector[2]}}, vector};
  end
  endfunction


  function  [2:0] conv_u2u_1_3 ;
    input [0:0]  vector ;
  begin
    conv_u2u_1_3 = {{2{1'b0}}, vector};
  end
  endfunction


  function  [2:0] conv_u2u_2_3 ;
    input [1:0]  vector ;
  begin
    conv_u2u_2_3 = {1'b0, vector};
  end
  endfunction


  function  [3:0] conv_u2u_2_4 ;
    input [1:0]  vector ;
  begin
    conv_u2u_2_4 = {{2{1'b0}}, vector};
  end
  endfunction


  function  [15:0] conv_u2u_10_16 ;
    input [9:0]  vector ;
  begin
    conv_u2u_10_16 = {{6{1'b0}}, vector};
  end
  endfunction


  function  [4:0] conv_u2u_4_5 ;
    input [3:0]  vector ;
  begin
    conv_u2u_4_5 = {1'b0, vector};
  end
  endfunction

endmodule

// ------------------------------------------------------------------
//  Design Unit:    edge_detect
//  Generated from file(s):
//    2) $PROJECT_HOME/edge3.c
// ------------------------------------------------------------------


module edge_detect (
  vin_rsc_z, vout_rsc_z, clk, en, arst_n
);
  input [89:0] vin_rsc_z;
  output [29:0] vout_rsc_z;
  input clk;
  input en;
  input arst_n;


  // Interconnect Declarations
  wire [89:0] vin_rsc_mgc_in_wire_d;
  wire [29:0] vout_rsc_mgc_out_stdreg_d;


  // Interconnect Declarations for Component Instantiations 
  mgc_in_wire #(.rscid(1),
  .width(90)) vin_rsc_mgc_in_wire (
      .d(vin_rsc_mgc_in_wire_d),
      .z(vin_rsc_z)
    );
  mgc_out_stdreg #(.rscid(2),
  .width(30)) vout_rsc_mgc_out_stdreg (
      .d(vout_rsc_mgc_out_stdreg_d),
      .z(vout_rsc_z)
    );
  edge_detect_core edge_detect_core_inst (
      .clk(clk),
      .en(en),
      .arst_n(arst_n),
      .vin_rsc_mgc_in_wire_d(vin_rsc_mgc_in_wire_d),
      .vout_rsc_mgc_out_stdreg_d(vout_rsc_mgc_out_stdreg_d)
    );
endmodule



