
---------- Begin Simulation Statistics ----------
final_tick                               2542136678500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 222907                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   222905                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.84                       # Real time elapsed on the host
host_tick_rate                              643527164                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4200489                       # Number of instructions simulated
sim_ops                                       4200489                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012127                       # Number of seconds simulated
sim_ticks                                 12126833500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             52.029061                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  364949                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               701433                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2633                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            109460                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            960814                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              29916                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          182200                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           152284                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1162984                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71022                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        28566                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4200489                       # Number of instructions committed
system.cpu.committedOps                       4200489                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.770708                       # CPI: cycles per instruction
system.cpu.discardedOps                        305051                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   618895                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1478387                       # DTB hits
system.cpu.dtb.data_misses                       8293                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   416596                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       873903                       # DTB read hits
system.cpu.dtb.read_misses                       7400                       # DTB read misses
system.cpu.dtb.write_accesses                  202299                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      604484                       # DTB write hits
system.cpu.dtb.write_misses                       893                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18269                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3670012                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1152306                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           683818                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17053163                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.173289                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  976230                       # ITB accesses
system.cpu.itb.fetch_acv                          471                       # ITB acv
system.cpu.itb.fetch_hits                      970977                       # ITB hits
system.cpu.itb.fetch_misses                      5253                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4237     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6103                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14447                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.32%     47.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2696     52.33%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5152                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11171471000     92.09%     92.09% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9048000      0.07%     92.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19757000      0.16%     92.33% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               930951000      7.67%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12131227000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899481                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944876                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592114                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743809                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8192558000     67.53%     67.53% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3938669000     32.47%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24239795                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85465      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2544030     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 840424     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593287     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104944      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4200489                       # Class of committed instruction
system.cpu.quiesceCycles                        13872                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7186632                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          438                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158152                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        317917                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542136678500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542136678500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22874456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22874456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22874456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22874456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117304.902564                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117304.902564                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117304.902564                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117304.902564                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13111490                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13111490                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13111490                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13111490                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67238.410256                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67238.410256                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67238.410256                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67238.410256                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22524959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22524959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117317.494792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117317.494792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12911993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12911993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67249.963542                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67249.963542                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542136678500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.308273                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539628171000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.308273                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.206767                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.206767                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542136678500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130695                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34924                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88673                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34538                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28986                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28986                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89263                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41326                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209912                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 477838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11383616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11383616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6723520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6723961                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18118841                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               70                       # Total snoops (count)
system.membus.snoopTraffic                       4480                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            159990                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002744                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052311                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159551     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     439      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              159990                       # Request fanout histogram
system.membus.reqLayer0.occupancy              355000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           835697537                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378274250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542136678500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          473330250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542136678500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542136678500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542136678500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542136678500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542136678500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542136678500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542136678500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542136678500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542136678500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542136678500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542136678500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542136678500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542136678500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542136678500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542136678500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542136678500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542136678500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542136678500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542136678500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542136678500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542136678500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542136678500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542136678500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542136678500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542136678500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542136678500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542136678500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542136678500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5708544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4499648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10208192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5708544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5708544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2235136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2235136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159503                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34924                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34924                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470736569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         371048881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             841785450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470736569                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470736569                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      184313242                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            184313242                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      184313242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470736569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        371048881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1026098693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121350.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79218.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69814.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000209533750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7467                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7467                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              413568                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             113938                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159503                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123376                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159503                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123376                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10471                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2026                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5798                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2035363000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  745160000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4829713000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13657.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32407.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105499                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81854                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.45                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159503                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123376                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82990                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.465405                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.281870                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.635079                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35127     42.33%     42.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24737     29.81%     72.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10126     12.20%     84.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4717      5.68%     90.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2467      2.97%     92.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1474      1.78%     94.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          909      1.10%     95.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          618      0.74%     96.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2815      3.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82990                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7467                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.957145                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.367616                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.590196                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1380     18.48%     18.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5609     75.12%     93.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           292      3.91%     97.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            85      1.14%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            30      0.40%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            27      0.36%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           18      0.24%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           11      0.15%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            7      0.09%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7467                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7467                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.247623                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.230854                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.775594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6670     89.33%     89.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              105      1.41%     90.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              435      5.83%     96.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              174      2.33%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               73      0.98%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7467                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9538048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  670144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7764544                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10208192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7896064                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       786.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       640.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    841.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    651.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12126828500                       # Total gap between requests
system.mem_ctrls.avgGap                      42869.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5069952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4468096                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7764544                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418077150.972675621510                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 368447047.615521430969                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 640277942.300436496735                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89196                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70307                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123376                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2560705750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2269007250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 297887393500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28708.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32272.85                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2414467.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319072320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169571985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568244040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314061300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     956994480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5303739420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        190397280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7822080825                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.022530                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    442242000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    404820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11279771500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            273547680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145375065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           495844440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319234320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     956994480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5245225500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        239672160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7675893645                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.967678                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    570387750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    404820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11151625750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542136678500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1001456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12119633500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542136678500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1691940                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1691940                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1691940                       # number of overall hits
system.cpu.icache.overall_hits::total         1691940                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89264                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89264                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89264                       # number of overall misses
system.cpu.icache.overall_misses::total         89264                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5480329500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5480329500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5480329500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5480329500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1781204                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1781204                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1781204                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1781204                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050114                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050114                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050114                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050114                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61394.621572                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61394.621572                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61394.621572                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61394.621572                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88673                       # number of writebacks
system.cpu.icache.writebacks::total             88673                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89264                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89264                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89264                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89264                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5391066500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5391066500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5391066500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5391066500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050114                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050114                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050114                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050114                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60394.632775                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60394.632775                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60394.632775                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60394.632775                       # average overall mshr miss latency
system.cpu.icache.replacements                  88673                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1691940                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1691940                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89264                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89264                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5480329500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5480329500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1781204                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1781204                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050114                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050114                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61394.621572                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61394.621572                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89264                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89264                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5391066500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5391066500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050114                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050114                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60394.632775                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60394.632775                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542136678500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.831387                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1748566                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88751                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.701930                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.831387                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995764                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995764                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          348                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3651671                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3651671                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542136678500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1335547                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1335547                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1335547                       # number of overall hits
system.cpu.dcache.overall_hits::total         1335547                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106041                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106041                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106041                       # number of overall misses
system.cpu.dcache.overall_misses::total        106041                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6813157000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6813157000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6813157000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6813157000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1441588                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1441588                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1441588                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1441588                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073558                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073558                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073558                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073558                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64250.214540                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64250.214540                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64250.214540                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64250.214540                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34748                       # number of writebacks
system.cpu.dcache.writebacks::total             34748                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36605                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36605                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36605                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36605                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69436                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69436                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69436                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69436                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4433294000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4433294000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4433294000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4433294000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048166                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048166                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048166                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048166                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63847.197419                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63847.197419                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63847.197419                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63847.197419                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103882.211538                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103882.211538                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69283                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       803960                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          803960                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49579                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49579                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3324262500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3324262500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       853539                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       853539                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058086                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058086                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67049.809395                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67049.809395                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9142                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9142                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40437                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40437                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2704720000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2704720000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047376                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047376                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66887.256720                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66887.256720                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531587                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531587                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56462                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56462                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3488894500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3488894500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       588049                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       588049                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096016                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096016                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61791.904290                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61791.904290                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27463                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27463                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28999                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28999                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1728574000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1728574000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049314                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049314                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59608.055450                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59608.055450                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10300                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10300                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          888                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          888                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     61465500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     61465500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079371                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079371                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 69217.905405                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 69217.905405                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          888                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          888                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     60577500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     60577500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079371                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079371                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 68217.905405                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68217.905405                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542136678500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.476945                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1398247                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69283                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.181675                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.476945                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978981                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978981                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          745                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2998103                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2998103                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2628199347500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 321748                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741760                       # Number of bytes of host memory used
host_op_rate                                   321748                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   183.35                       # Real time elapsed on the host
host_tick_rate                              456856825                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    58992821                       # Number of instructions simulated
sim_ops                                      58992821                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083765                       # Number of seconds simulated
sim_ticks                                 83765202000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             67.282824                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 6019077                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8945934                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1144                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            790438                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           8353036                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             179935                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          503747                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           323812                       # Number of indirect misses.
system.cpu.branchPred.lookups                10610863                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  413867                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        38271                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    54053063                       # Number of instructions committed
system.cpu.committedOps                      54053063                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.097272                       # CPI: cycles per instruction
system.cpu.discardedOps                       1196478                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 15162416                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     15698319                       # DTB hits
system.cpu.dtb.data_misses                       4296                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 10688510                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     11011998                       # DTB read hits
system.cpu.dtb.read_misses                       4028                       # DTB read misses
system.cpu.dtb.write_accesses                 4473906                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                     4686321                       # DTB write hits
system.cpu.dtb.write_misses                       268                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              123640                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           39006159                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          11887999                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4981093                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        92108296                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.322865                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                18883101                       # ITB accesses
system.cpu.itb.fetch_acv                          130                       # ITB acv
system.cpu.itb.fetch_hits                    18882010                       # ITB hits
system.cpu.itb.fetch_misses                      1091                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   131      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.02%      0.27% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4984      9.76%     10.04% # number of callpals executed
system.cpu.kern.callpal::rdps                     305      0.60%     10.63% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     10.64% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     10.64% # number of callpals executed
system.cpu.kern.callpal::rti                      395      0.77%     11.41% # number of callpals executed
system.cpu.kern.callpal::callsys                  113      0.22%     11.63% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.01%     11.64% # number of callpals executed
system.cpu.kern.callpal::rdunique               45101     88.36%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  51043                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      52690                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1922     34.93%     34.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      37      0.67%     35.61% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      86      1.56%     37.17% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3457     62.83%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5502                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1920     48.45%     48.45% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       37      0.93%     49.38% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       86      2.17%     51.55% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1920     48.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3963                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              80960141000     96.65%     96.65% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                64194500      0.08%     96.73% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                94638500      0.11%     96.84% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2648597500      3.16%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          83767571500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998959                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.555395                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.720284                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 351                      
system.cpu.kern.mode_good::user                   351                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               526                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 351                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.667300                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.800456                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6670860000      7.96%      7.96% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          77096711500     92.04%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      131                       # number of times the context was actually changed
system.cpu.numCycles                        167417032                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              897392      1.66%      1.66% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37605006     69.57%     71.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                  28396      0.05%     71.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 65990      0.12%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 57311      0.11%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::MemRead               10606906     19.62%     91.13% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4550110      8.42%     99.55% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             53844      0.10%     99.65% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           103092      0.19%     99.84% # Class of committed instruction
system.cpu.op_class_0::IprAccess                85006      0.16%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 54053063                       # Class of committed instruction
system.cpu.quiesceCycles                       113372                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        75308736                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   995328                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 119                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        124                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          115                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1320254                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2640368                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  86062669000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  86062669000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        15594                       # number of demand (read+write) misses
system.iocache.demand_misses::total             15594                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        15594                       # number of overall misses
system.iocache.overall_misses::total            15594                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1839810611                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1839810611                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1839810611                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1839810611                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        15594                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           15594                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        15594                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          15594                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117981.955303                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117981.955303                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117981.955303                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117981.955303                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           115                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    4                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    28.750000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          15552                       # number of writebacks
system.iocache.writebacks::total                15552                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        15594                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        15594                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        15594                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        15594                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1059215818                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1059215818                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1059215818                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1059215818                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67924.574708                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67924.574708                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67924.574708                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67924.574708                       # average overall mshr miss latency
system.iocache.replacements                     15594                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           42                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               42                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4857475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4857475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115654.166667                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115654.166667                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2757475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2757475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65654.166667                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65654.166667                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1834953136                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1834953136                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117988.241770                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117988.241770                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1056458343                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1056458343                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67930.706211                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67930.706211                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  86062669000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  15594                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                15594                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               140346                       # Number of tag accesses
system.iocache.tags.data_accesses              140346                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  86062669000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 761                       # Transaction distribution
system.membus.trans_dist::ReadResp            1293221                       # Transaction distribution
system.membus.trans_dist::WriteReq                738                       # Transaction distribution
system.membus.trans_dist::WriteResp               738                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31603                       # Transaction distribution
system.membus.trans_dist::WritebackClean      1273229                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15280                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                9                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12134                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12134                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1273230                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19230                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         15552                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           33                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      3819689                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      3819689                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2998                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        93942                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        96940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3947817                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    162973376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    162973376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3051                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3031872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3034923                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               167003627                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               75                       # Total snoops (count)
system.membus.snoopTraffic                       2688                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1321654                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000110                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010474                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1321509     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     145      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1321654                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2565500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          8023324730                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy             269973                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          170863000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  86062669000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         6509824000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  86062669000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  86062669000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  86062669000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  86062669000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  86062669000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  86062669000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  86062669000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  86062669000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  86062669000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  86062669000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  86062669000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  86062669000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  86062669000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  86062669000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  86062669000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  86062669000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  86062669000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  86062669000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  86062669000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  86062669000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  86062669000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  86062669000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  86062669000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  86062669000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  86062669000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  86062669000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  86062669000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  86062669000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       81486720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2004608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           83491328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     81486720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      81486720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2022592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2022592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         1273230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           31322                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1304552                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        31603                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31603                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         972799182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          23931274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             996730456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    972799182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        972799182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       24145969                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24145969                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       24145969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        972799182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         23931274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1020876426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1007690.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    482043.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     30649.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000093154750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        57926                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        57926                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2264529                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             953255                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1304552                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1304799                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1304552                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1304799                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 791860                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                297109                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            140849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            162437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             41528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             69054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            283024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             45191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            407843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             50351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            148056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4710                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.24                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6382750500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2563460000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15995725500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12449.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31199.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       101                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   405690                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  901962                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1304552                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1304799                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  503553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  26224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  29287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  54778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  60877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  58904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  59131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  58352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  69947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  57634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  57792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  58180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  58062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  57946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  57910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  57955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  58002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  58139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  58068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    405                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       212721                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    457.432073                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   317.104516                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   335.414286                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34294     16.12%     16.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        39433     18.54%     34.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        26336     12.38%     47.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        22256     10.46%     57.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20329      9.56%     67.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        19165      9.01%     76.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12592      5.92%     81.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6164      2.90%     84.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        32152     15.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       212721                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        57926                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       8.850551                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.307916                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          52075     89.90%     89.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5679      9.80%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           121      0.21%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            29      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             6      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         57926                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        57926                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.396005                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.326169                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.589320                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            29391     50.74%     50.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1433      2.47%     53.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10102     17.44%     70.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            10287     17.76%     88.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             5969     10.30%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              443      0.76%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              119      0.21%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               58      0.10%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               51      0.09%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               31      0.05%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               19      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                5      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               11      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         57926                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               32812288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                50679040                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                64491584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                83491328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             83507136                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       391.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       769.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    996.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    996.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   83765202000                       # Total gap between requests
system.mem_ctrls.avgGap                      32101.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     30850752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1961536                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     64491584                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 368300335.502085924149                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 23417074.789600580931                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 769909013.052938222885                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      1273230                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        31322                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1304799                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  14957919000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1037806500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2043842468750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     11748.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33133.47                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1566404.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            252620340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            134240535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           401503620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          282976200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6612297120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       8013522270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      25419101760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        41116261845                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        490.851342                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  66005080500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2797080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  14966931000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1266436080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            673107765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3259531380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4977379620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6612297120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      37452300300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        628552320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        54869604585                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        655.040557                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1327175250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2797080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  79644838250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  86062669000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  803                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 803                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16290                       # Transaction distribution
system.iobus.trans_dist::WriteResp              16290                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          346                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2998                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34186                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1384                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          652                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3051                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   998715                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               366500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                45500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            15636000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2260000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            81250611                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1144500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              918000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               91000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     86002669000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  86062669000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     18175673                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18175673                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     18175673                       # number of overall hits
system.cpu.icache.overall_hits::total        18175673                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1273230                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1273230                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1273230                       # number of overall misses
system.cpu.icache.overall_misses::total       1273230                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  49704179000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  49704179000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  49704179000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  49704179000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     19448903                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     19448903                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     19448903                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     19448903                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.065465                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.065465                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.065465                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.065465                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39037.863544                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39037.863544                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39037.863544                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39037.863544                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1273229                       # number of writebacks
system.cpu.icache.writebacks::total           1273229                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1273230                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1273230                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1273230                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1273230                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  48430949000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  48430949000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  48430949000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  48430949000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.065465                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.065465                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.065465                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.065465                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 38037.863544                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 38037.863544                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 38037.863544                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38037.863544                       # average overall mshr miss latency
system.cpu.icache.replacements                1273229                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     18175673                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18175673                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1273230                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1273230                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  49704179000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  49704179000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     19448903                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     19448903                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.065465                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.065465                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39037.863544                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39037.863544                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1273230                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1273230                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  48430949000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  48430949000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.065465                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.065465                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 38037.863544                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 38037.863544                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  86062669000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999857                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            19481433                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1273229                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             15.300808                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999857                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          275                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          40171036                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         40171036                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  86062669000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     15544643                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15544643                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     15544643                       # number of overall hits
system.cpu.dcache.overall_hits::total        15544643                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        42155                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          42155                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        42155                       # number of overall misses
system.cpu.dcache.overall_misses::total         42155                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2728351000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2728351000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2728351000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2728351000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     15586798                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15586798                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     15586798                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15586798                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002705                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002705                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002705                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002705                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64721.883525                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64721.883525                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64721.883525                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64721.883525                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        16051                       # number of writebacks
system.cpu.dcache.writebacks::total             16051                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11208                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11208                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11208                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11208                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        30947                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30947                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        30947                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        30947                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1499                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1499                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1997343000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1997343000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1997343000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1997343000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    149819000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    149819000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001985                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001985                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001985                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001985                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64540.763240                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64540.763240                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64540.763240                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64540.763240                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 99945.963976                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 99945.963976                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  31289                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     10929359                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10929359                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20549                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20549                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1416284000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1416284000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     10949908                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10949908                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001877                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001877                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68922.283323                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68922.283323                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1742                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1742                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18807                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18807                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1282319000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1282319000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    149819000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    149819000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001718                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001718                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68183.070133                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68183.070133                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196871.222076                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196871.222076                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4615284                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4615284                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21606                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21606                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1312067000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1312067000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4636890                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4636890                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004660                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004660                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60726.973989                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60726.973989                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9466                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9466                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        12140                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12140                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          738                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          738                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    715024000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    715024000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002618                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002618                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58898.187809                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58898.187809                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        13880                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        13880                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          387                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          387                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     30083000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     30083000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        14267                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        14267                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.027126                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.027126                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77733.850129                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77733.850129                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          384                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          384                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     29518000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     29518000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026915                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026915                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76869.791667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76869.791667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        14116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        14116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        14116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        14116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  86062669000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.939479                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15594268                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31322                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            497.869485                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.939479                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999941                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999941                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          958                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31261684                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31261684                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3032466798500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 277556                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741760                       # Number of bytes of host memory used
host_op_rate                                   277555                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1592.41                       # Real time elapsed on the host
host_tick_rate                              253872014                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   441981174                       # Number of instructions simulated
sim_ops                                     441981174                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.404267                       # Number of seconds simulated
sim_ticks                                404267451000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             23.225471                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                19664726                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             84668793                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect            3153643                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           7743650                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          95657559                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            8182243                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        46384973                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         38202730                       # Number of indirect misses.
system.cpu.branchPred.lookups               118644567                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 8348882                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        70671                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   382988353                       # Number of instructions committed
system.cpu.committedOps                     382988353                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.111121                       # CPI: cycles per instruction
system.cpu.discardedOps                      35966123                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 38709881                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                    126343783                       # DTB hits
system.cpu.dtb.data_misses                     178067                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 27766303                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     75999635                       # DTB read hits
system.cpu.dtb.read_misses                     178056                       # DTB read misses
system.cpu.dtb.write_accesses                10943578                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    50344148                       # DTB write hits
system.cpu.dtb.write_misses                        11                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            61934091                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          336420508                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          92541181                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         74814294                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        64105236                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.473682                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               133505311                       # ITB accesses
system.cpu.itb.fetch_acv                       806598                       # ITB acv
system.cpu.itb.fetch_hits                   133505158                       # ITB hits
system.cpu.itb.fetch_misses                       153                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                     8      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl               1078180     32.49%     32.49% # number of callpals executed
system.cpu.kern.callpal::rdps                     832      0.03%     32.52% # number of callpals executed
system.cpu.kern.callpal::rti                  1072043     32.31%     64.82% # number of callpals executed
system.cpu.kern.callpal::callsys              1071623     32.29%     97.12% # number of callpals executed
system.cpu.kern.callpal::rdunique               95703      2.88%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                3318389                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    3318895                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                  1073308     49.91%     49.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     414      0.02%     49.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                 1076915     50.07%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total              2150637                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                   1073308     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      414      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                  1073308     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total               2147030                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             316459299500     78.28%     78.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               292982500      0.07%     78.35% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             87515071500     21.65%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         404267353500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.996651                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.998323                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel             1071918                      
system.cpu.kern.mode_good::user               1071918                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel           1072051                       # number of protection mode switches
system.cpu.kern.mode_switch::user             1071918                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.999876                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.999938                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       197781075500     48.92%     48.92% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         206486278000     51.08%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                        8                       # number of times the context was actually changed
system.cpu.numCycles                        808534902                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            17271282      4.51%      4.51% # Class of committed instruction
system.cpu.op_class_0::IntAlu               167954515     43.85%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3787      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              32250336      8.42%     56.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               4131431      1.08%     57.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               4609024      1.20%     59.07% # Class of committed instruction
system.cpu.op_class_0::FloatMult             12390334      3.24%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                843575      0.22%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               180716      0.05%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::MemRead               52972160     13.83%     76.40% # Class of committed instruction
system.cpu.op_class_0::MemWrite              43128551     11.26%     87.66% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          19544431      5.10%     92.77% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          7216301      1.88%     94.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess             20491910      5.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                382988353                       # Class of committed instruction
system.cpu.tickCycles                       744429666                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       711880                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1423762                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 404267451000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 404267451000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 404267451000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 404267451000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             695098                       # Transaction distribution
system.membus.trans_dist::WriteReq                414                       # Transaction distribution
system.membus.trans_dist::WriteResp               414                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        19146                       # Transaction distribution
system.membus.trans_dist::WritebackClean       587391                       # Transaction distribution
system.membus.trans_dist::CleanEvict           105344                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16783                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16783                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         587391                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        107707                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1762173                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1762173                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       373470                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       374298                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2136471                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     75186048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     75186048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      9192704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      9196016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                84382064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            712295                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000003                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001676                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  712293    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              712295                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1035000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3993295000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          673414000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 404267451000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2948787250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 404267451000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 404267451000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 404267451000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 404267451000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 404267451000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 404267451000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 404267451000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 404267451000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 404267451000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 404267451000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 404267451000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 404267451000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 404267451000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 404267451000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 404267451000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 404267451000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 404267451000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 404267451000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 404267451000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 404267451000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 404267451000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 404267451000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 404267451000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 404267451000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 404267451000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 404267451000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 404267451000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 404267451000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       37593024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        7967360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           45560384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     37593024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      37593024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1225344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1225344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          587391                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          124490                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              711881                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        19146                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              19146                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          92990479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          19708141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             112698620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     92990479                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         92990479                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3031023                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3031023                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3031023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         92990479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         19708141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            115729644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     59996.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     32676.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    119893.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001959338250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3595                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3595                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1010789                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              56449                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      711881                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     606536                       # Number of write requests accepted
system.mem_ctrls.readBursts                    711881                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   606536                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 559312                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                546540                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             20112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1716                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2464676000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  762845000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5325344750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16154.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34904.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    47460                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   42793                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 31.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.33                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                711881                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               606536                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  120988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   31475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       122332                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    111.222051                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    88.414771                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   107.503753                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        89444     73.12%     73.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        20930     17.11%     90.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7552      6.17%     96.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2246      1.84%     98.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1080      0.88%     99.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          485      0.40%     99.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          266      0.22%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          115      0.09%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          214      0.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       122332                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3595                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.440612                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.903852                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     45.660289                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1001     27.84%     27.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          1363     37.91%     65.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           194      5.40%     71.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           214      5.95%     77.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           205      5.70%     82.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           168      4.67%     87.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           85      2.36%     89.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          109      3.03%     92.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           73      2.03%     94.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           49      1.36%     96.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           48      1.34%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           33      0.92%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           15      0.42%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           18      0.50%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           12      0.33%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            2      0.06%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            3      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            2      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3595                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3595                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.690682                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.658311                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.063645                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2449     68.12%     68.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               62      1.72%     69.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              886     24.65%     94.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              146      4.06%     98.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               50      1.39%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3595                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9764416                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                35795968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3840192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                45560384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             38818304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        24.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    112.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     96.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  404267326000                       # Total gap between requests
system.mem_ctrls.avgGap                     306630.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      2091264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      7673152                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3840192                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 5172971.494061737321                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 18980385.339011624455                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9499137.243181124330                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       587391                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       124490                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       606536                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1076286750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   4249058000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 10064600280250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      1832.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34131.72                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16593574.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    42.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            545338920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            289884870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           618966600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          196741800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31912723440.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      59523750810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     105113437440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       198200843880                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        490.271585                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 272615296000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13499460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 118152695000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            328018740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            174365070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           470376060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          116473860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31912723440.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      43472688750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     118630121280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       195104767200                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        482.613099                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 307969323000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13499460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  82798668000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 404267451000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 414                       # Transaction distribution
system.iobus.trans_dist::WriteResp                414                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          828                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          828                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     828                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     3312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1035000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              414000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    404267451000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 404267451000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    178073925                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        178073925                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    178073925                       # number of overall hits
system.cpu.icache.overall_hits::total       178073925                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       587390                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         587390                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       587390                       # number of overall misses
system.cpu.icache.overall_misses::total        587390                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  14525418500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  14525418500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  14525418500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  14525418500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    178661315                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    178661315                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    178661315                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    178661315                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003288                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003288                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003288                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003288                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24728.746659                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24728.746659                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24728.746659                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24728.746659                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       587391                       # number of writebacks
system.cpu.icache.writebacks::total            587391                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       587390                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       587390                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       587390                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       587390                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  13938027500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  13938027500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  13938027500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  13938027500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003288                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003288                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003288                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003288                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23728.744957                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23728.744957                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23728.744957                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23728.744957                       # average overall mshr miss latency
system.cpu.icache.replacements                 587391                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    178073925                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       178073925                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       587390                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        587390                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  14525418500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  14525418500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    178661315                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    178661315                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003288                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003288                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24728.746659                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24728.746659                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       587390                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       587390                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  13938027500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  13938027500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003288                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003288                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23728.744957                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23728.744957                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 404267451000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           178682173                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            587903                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            303.931385                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          439                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         357910021                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        357910021                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 404267451000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    123797332                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        123797332                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    123797332                       # number of overall hits
system.cpu.dcache.overall_hits::total       123797332                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       128854                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         128854                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       128854                       # number of overall misses
system.cpu.dcache.overall_misses::total        128854                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8437811500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8437811500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8437811500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8437811500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    123926186                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    123926186                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    123926186                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    123926186                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001040                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001040                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001040                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001040                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65483.504587                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65483.504587                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65483.504587                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65483.504587                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19146                       # number of writebacks
system.cpu.dcache.writebacks::total             19146                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4600                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4600                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4600                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4600                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       124254                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       124254                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       124254                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       124254                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          414                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          414                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   8171188000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8171188000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   8171188000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8171188000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001003                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001003                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001003                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001003                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65761.971446                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65761.971446                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65761.971446                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65761.971446                       # average overall mshr miss latency
system.cpu.dcache.replacements                 124490                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     74549760                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        74549760                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       107512                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        107512                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7349084500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7349084500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     74657272                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     74657272                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001440                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001440                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68355.946313                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68355.946313                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           41                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           41                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       107471                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       107471                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7238513000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7238513000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001440                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001440                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67353.174345                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67353.174345                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     49247572                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       49247572                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21342                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21342                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1088727000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1088727000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     49268914                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     49268914                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000433                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000433                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51013.353950                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51013.353950                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4559                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4559                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        16783                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16783                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          414                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          414                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    932675000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    932675000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000341                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000341                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55572.603229                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55572.603229                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         2400                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2400                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          236                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          236                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     18753500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     18753500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         2636                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2636                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.089530                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.089530                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 79463.983051                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 79463.983051                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          236                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          236                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     18517500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     18517500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.089530                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.089530                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 78463.983051                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78463.983051                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         2636                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2636                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         2636                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2636                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 404267451000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           123968065                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            125514                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            987.683167                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          159                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          651                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          196                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         247987406                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        247987406                       # Number of data accesses

---------- End Simulation Statistics   ----------
