set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {cpu_07_11.vho cpu_07_11_vhd.sdo}}
	{{"Fast Model"} {cpu_07_11_fast.vho cpu_07_11_vhd_fast.sdo}}
}
