;redcode
;assert 1
	SPL 0, <-27
	CMP -207, <-122
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @117, 107
	SUB @127, 106
	SUB @127, 106
	SUB #0, 9
	MOV -107, <-920
	SLT #0, @42
	SUB @117, 107
	SUB -7, <-420
	ADD 270, 1
	ADD 270, 1
	SUB @127, 100
	MOV -1, <-20
	MOV -1, <-20
	JMN 800, <0
	SUB @127, 100
	CMP -7, @-20
	MOV -7, <-20
	CMP -7, @-20
	SUB -3, 0
	SUB -3, 0
	SUB 3, 100
	SUB 740, 10
	SUB 740, 10
	SUB 740, 10
	SUB 740, 10
	SUB 740, 10
	SUB #0, 9
	DAT #130, #9
	DAT #130, #9
	SUB @121, 106
	MOV -1, <-20
	SUB -7, <-420
	MOV -1, <-20
	SPL 20, <30
	SUB @127, 100
	MOV -7, <-20
	SUB <70, <6
	DJN @90, -0
	SUB @121, 106
	SPL 0, 10
	ADD 210, 60
	JMN 800, <0
	SPL 0, <-27
	MOV -1, <-20
	JMN 800, <0
	SPL 0, <-27
