@manual{xilinxug994,
	author={{Xilinx, Inc}},
	title={Designing IP Subsystems Using IP Integrator},
	series={Vivado Design Suite User Guides},
	date={2021-10-27},
	version={v2021.2},
	organization={{Xilinx, Inc}},
	pagetotal={280},
	url={https://www.xilinx.com/support/documentation/sw_manuals/xilinx2021_2/ug994-vivado-ip-subsystems.pdf},
	urldate={2022-03-16},
	note={User Guide 994}
}

@manual{xilinxug474,
	author={{Xilinx, Inc}},
	title={7 Series FPGAs Configurable Logic Block},
	date={2016-09-27},
	version={v1.8},
	organization={{Xilinx, Inc}},
	pagetotal={74},
	url={https://www.xilinx.com/support/documentation/user_guides/ug474_7Series_CLB.pdf},
	urldate={2022-03-22},
	note={User Guide 474}
}

