Cristinel Ababei , Hamed Sajjadi Kia , Om Prakash Yadav , Jingcao Hu, Energy and reliability oriented mapping for regular Networks-on-Chip, Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip, May 01-04, 2011, Pittsburgh, Pennsylvania[doi>10.1145/1999946.1999966]
Ra'ed Al-Dujaily , Terrence Mak , Fei Xia , Alex Yakovlev , Maurizio Palesi, Embedded Transitive Closure Network for Runtime Deadlock Detection in Networks-on-Chip, IEEE Transactions on Parallel and Distributed Systems, v.23 n.7, p.1205-1215, July 2012[doi>10.1109/TPDS.2011.275]
Luca Benini , Giovanni De Micheli, Networks on Chips: A New SoC Paradigm, Computer, v.35 n.1, p.70-78, January 2002[doi>10.1109/2.976921]
Shekhar Borkar, Thousand core chips: a technology perspective, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278667]
David Brooks , Robert P. Dick , Russ Joseph , Li Shang, Power, Thermal, and Reliability Modeling in Nanometer-Scale Microprocessors, IEEE Micro, v.27 n.3, p.49-62, May 2007[doi>10.1109/MM.2007.58]
Chih-Hao Chao , Kai-Yuan Jheng , Hao-Yu Wang , Jia-Cheng Wu , An-Yeu Wu, Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems, Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip, p.223-230, May 03-06, 2010[doi>10.1109/NOCS.2010.32]
Ge-Ming Chiu, The Odd-Even Turn Model for Adaptive Routing, IEEE Transactions on Parallel and Distributed Systems, v.11 n.7, p.729-738, July 2000[doi>10.1109/71.877831]
Thomas H. Cormen , Charles E. Leiserson , Ronald L. Rivest , Clifford Stein, Introduction to algorithms, MIT Press, Cambridge, MA, 2001
Ayse Kivilcim Coskun , Tajana Simunic Rosing , Keith Whisnant, Temperature aware task scheduling in MPSoCs, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
N. Dahir, T. Mak, R. Al-Dujaily, and A. Yakovlev. 2013. Highly adaptive and deadlock-free routing for three-dimensional networks-on-chip. IET Comput. Digital Techniques 7, 255--263.
Nizar Dahir , Terrence Mak , Fei Xia , Alex Yakovlev, Minimizing power supply noise through harmonic mappings in networks-on-chip, Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 07-12, 2012, Tampere, Finland[doi>10.1145/2380445.2380468]
W. J. Dally , C. L. Seitz, Deadlock-Free Message Routing in Multiprocessor Interconnection Networks, IEEE Transactions on Computers, v.36 n.5, p.547-553, May 1987[doi>10.1109/TC.1987.1676939]
James Donald , Margaret Martonosi, Techniques for Multicore Thermal Management: Classification and New Exploration, Proceedings of the 33rd annual international symposium on Computer Architecture, p.78-88, June 17-21, 2006[doi>10.1109/ISCA.2006.39]
F. Fazzino, M. Palesi, and D. Patti. 2008. Noxim: Network-on-chip simulator. http://sourceforge.net/projects/noxim.
Yang Ge , Parth Malani , Qinru Qiu, Distributed task migration for thermal management in many-core systems, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837417]
Jingcao Hu , Radu Marculescu, Energy-aware mapping for tile-based NoC architectures under performance constraints, Proceedings of the 2003 Asia and South Pacific Design Automation Conference, January 21-24, 2003, Kitakyushu, Japan[doi>10.1145/1119772.1119818]
Jingcao Hu , Radu Marculescu, Energy-Aware Communication and Task Scheduling for Network-on-Chip Architectures under Real-Time Constraints, Proceedings of the conference on Design, automation and test in Europe, p.10234, February 16-20, 2004
Wei Huang , Shougata Ghosh , Siva Velusamy , Karthik Sankaranarayanan , Kevin Skadron , Mircea R. Stan, Hotspot: acompact thermal modeling methodology for early-stage VLSI design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.5, p.501-513, May 2006[doi>10.1109/TVLSI.2006.876103]
Wei Huang , Karthik Sankaranarayanan , Kevin Skadron , Robert J. Ribando , Mircea R. Stan, Accurate, Pre-RTL Temperature-Aware Design Using a Parameterized, Geometric Thermal Model, IEEE Transactions on Computers, v.57 n.9, p.1277-1288, September 2008[doi>10.1109/TC.2008.64]
W. Huang, K. Skadron, S. Gurumurthi, R. Ribando, and M. Stan. 2009. Differentiating the roles of ir measurement and simulation for power and temperature-aware design. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS'09). 1--10.
ITRS. 2011. The international technology roadmap for semiconductors (itrs), interconnects. http://www.itrs.net/.
JEDEC. 2002. Failure mechanisms and models for semiconductor devices. JEDEC Publication JEP122-A. http://www.jedec.org/standards-documents.
Andrew B. Kahng , Bin Li , Li-Shiuan Peh , Kambiz Samadi, ORION 2.0: A Power-Area Simulator for Interconnection Networks, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.1, p.191-196, January 2012[doi>10.1109/TVLSI.2010.2091686]
S.-Y. Lin, T.-C. Yin, H.-Y. Wang, and A.-Y. Wu. 2011. Traffic-and thermal-aware routing for throttled three-dimensional network-on-chip systems. In Proceedings of the International Symposium on VLSI Design, Automation and Test (VLSI-DAT'11). 1--4.
C.-L. Lung, Y.-L. Ho, D.-M. Kwai, and S.-C. Chang. 2011. Thermal-aware on-line task allocation for 3d multi-core processor throughput optimization. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE'11). 1--6.
T. Mak, R. Al-Dujaily, K. Zhou, K.-P. Lam, Y. Meng, A. Yakovlev, and C.-S. Poon. 2011a. Dynamic programming networks for large-scale 3d chip integration. IEEE Circ. Syst. Mag. 11, 3, 51--62.
Terrence Mak , Peter Y.K. Cheung , Wayne Luk , Kai Pui Lam, A DP-network for optimal dynamic routing in network-on-chip, Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis, October 11-16, 2009, Grenoble, France[doi>10.1145/1629435.1629452]
T. Mak, P. Y. K. Cheung, K.-P. Lam, and W. Luk. 2011b. Adaptive routing in network-on-chips using a dynamic-programming network. IEEE Trans. Industr. Electron. 58, 8, 3701--3716.
Terrence Mak , Kai-Pui Lam , H. S. Ng , Guy Rachmuth , Chi-Sang Poon, A CMOS current-mode dynamic programming circuit, IEEE Transactions on Circuits and Systems Part I: Regular Papers, v.57 n.12, p.3112-3123, December 2010[doi>10.1109/TCSI.2010.2052661]
Radu Marculescu , Umit Y. Ogras , Li-Shiuan Peh , Natalie Enright Jerger , Yatin Hoskote, Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.1, p.3-21, January 2009[doi>10.1109/TCAD.2008.2010691]
Srinivasan Murali , Giovanni De Micheli, Bandwidth-Constrained Mapping of Cores onto NoC Architectures, Proceedings of the conference on Design, automation and test in Europe, p.20896, February 16-20, 2004
P. Pande, C. Grecu, A. Ivanov, and R. Saleh. 2003. High-throughput switch-based interconnect for future socs. In Proceedings of the 3<sup>rd</sup> IEEE International Workshop on System-on-Chip for Real-Time Applications. 304--310.
M. Rahaman and M. Chowdhury. 2009. Crosstalk avoidance and error-correction coding for coupled rlc interconnects. In Proceedings of the International Symposium on Circuits and Systems (ISCAS'09). IEEE. 141--144.
M. Sadri, A. Bartolini, and L. Benini. 2011. Single-chip cloud computer thermal model. In Proceedings of the 17<sup>th</sup> International Workshop on Thermal Investigations of ICs and Systems (THERMINIC'11). 1--6.
O. Semenov, A. Vassighi, and M. Sachdev. 2006. Impact of self-heating effect on long-term reliability and performance degradation in cmos circuits. IEEE Trans. Device Mater. Reliab. 6, 1, 17--27.
Li Shang , Li-Shiuan Peh , Amit Kumar , Niraj K. Jha, Thermal Modeling, Characterization and Management of On-Chip Networks, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.67-78, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.35]
Kevin Skadron , Mircea R. Stan , Wei Huang , Sivakumar Velusamy , Karthik Sankaranarayanan , David Tarjan, Temperature-aware microarchitecture, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859620]
Jayanth Srinivasan , Sarita V. Adve , Pradip Bose , Jude A. Rivers, The Case for Lifetime Reliability-Aware Microprocessors, Proceedings of the 31st annual international symposium on Computer architecture, p.276, June 19-23, 2004, MÃ¼nchen, Germany
Jayanth Srinivasan , Sarita V. Adve , Pradip Bose , Jude A. Rivers, The Impact of Technology Scaling on Lifetime Reliability, Proceedings of the 2004 International Conference on Dependable Systems and Networks, p.177, June 28-July 01, 2004
Michael Bedford Taylor , Jason Kim , Jason Miller , David Wentzlaff , Fae Ghodrat , Ben Greenwald , Henry Hoffman , Paul Johnson , Jae-Wook Lee , Walter Lee , Albert Ma , Arvind Saraf , Mark Seneski , Nathan Shnidman , Volker Strumpen , Matt Frank , Saman Amarasinghe , Anant Agarwal, The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs, IEEE Micro, v.22 n.2, p.25-35, March 2002[doi>10.1109/MM.2002.997877]
S. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, P. Iyer, A. Singh, and T. Jacob. 2007. An 80-tile 1.28 tflops network-on-chip in 65nm cmos. In Proceedings of the IEEE International Solid-State Circuits Digest of Technical Papers Conference (ISSCC'07). 98--589.
S. R. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, A. Singh, T. Jacob, S. Jain, V. Erraguntla, C. Roberts, Y. Hoskote, N. Borkar, and S. Borkar. 2008. An 80-tile sub-100-w teraflops processor in 65-nm cmos. IEEE J. Solid-State Circ. 43, 1, 29--41.
Y. Xie , W. Wolf, Allocation and scheduling of conditional task graph in hardware/software co-synthesis, Proceedings of the conference on Design, automation and test in Europe, p.620-625, March 2001, Munich, Germany
