Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Apr 15 17:51:37 2022
| Host         : ALEX-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 52 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.585     -983.397                    535                 2638        0.100        0.000                      0                 2638        4.500        0.000                       0                  1093  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -2.585     -983.397                    535                 2638        0.100        0.000                      0                 2638        4.500        0.000                       0                  1093  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          535  Failing Endpoints,  Worst Slack       -2.585ns,  Total Violation     -983.397ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.585ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[400]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.460ns  (logic 3.742ns (30.031%)  route 8.718ns (69.969%))
  Logic Levels:           15  (CARRY4=2 LUT3=3 LUT4=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.571     5.155    sigma/pc/clk_IBUF_BUFG
    SLICE_X51Y43         FDRE                                         r  sigma/pc/M_pc_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  sigma/pc/M_pc_q_reg[6]/Q
                         net (fo=212, routed)         1.415     7.027    sigma/pc/M_pc_ia[6]
    SLICE_X53Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.151 f  sigma/pc/M_r_q[356]_i_60/O
                         net (fo=1, routed)           0.000     7.151    sigma/pc/M_r_q[356]_i_60_n_0
    SLICE_X53Y42         MUXF7 (Prop_muxf7_I0_O)      0.238     7.389 f  sigma/pc/M_r_q_reg[356]_i_37/O
                         net (fo=2, routed)           0.558     7.946    sigma/pc/M_r_q_reg[356]_i_37_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I5_O)        0.298     8.244 f  sigma/pc/M_r_q[356]_i_11/O
                         net (fo=63, routed)          0.910     9.154    sigma/pc/M_instructions_id__0__0[31]
    SLICE_X50Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.278 r  sigma/pc/ram_reg_i_68/O
                         net (fo=4, routed)           0.447     9.725    sigma/pc/ram_reg_i_68_n_0
    SLICE_X49Y40         LUT3 (Prop_lut3_I1_O)        0.124     9.849 r  sigma/pc/ram_reg_i_145/O
                         net (fo=64, routed)          0.954    10.802    sigma/rf/M_rf_ra2[2]
    SLICE_X50Y45         MUXF7 (Prop_muxf7_S_O)       0.292    11.094 r  sigma/rf/ram_reg_i_125/O
                         net (fo=1, routed)           1.027    12.121    sigma/rf/ram_reg_i_125_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I5_O)        0.297    12.418 r  sigma/rf/ram_reg_i_56/O
                         net (fo=2, routed)           0.292    12.709    sigma/pc/M_rf_rd2[0]
    SLICE_X44Y43         LUT3 (Prop_lut3_I0_O)        0.124    12.833 r  sigma/pc/M_r_q[356]_i_32/O
                         net (fo=2, routed)           0.726    13.560    sigma/pc/M_r_q[356]_i_32_n_0
    SLICE_X43Y41         LUT3 (Prop_lut3_I0_O)        0.124    13.684 r  sigma/pc/M_r_q[487]_i_15/O
                         net (fo=1, routed)           0.000    13.684    sigma/pc/M_r_q[487]_i_15_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.216 r  sigma/pc/M_r_q_reg[487]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.216    sigma/pc/M_r_q_reg[487]_i_6_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.550 r  sigma/pc/M_r_q_reg[491]_i_7/O[1]
                         net (fo=2, routed)           0.587    15.136    sigma/rf/M_r_q[352]_i_8_0[1]
    SLICE_X41Y42         LUT4 (Prop_lut4_I3_O)        0.303    15.439 r  sigma/rf/M_r_q[352]_i_21/O
                         net (fo=1, routed)           0.312    15.751    sigma/rf/M_r_q[352]_i_21_n_0
    SLICE_X42Y43         LUT5 (Prop_lut5_I4_O)        0.124    15.875 r  sigma/rf/M_r_q[352]_i_8/O
                         net (fo=1, routed)           0.426    16.301    sigma/pc/M_r_q_reg[480]_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I2_O)        0.124    16.425 f  sigma/pc/M_r_q[352]_i_2/O
                         net (fo=2, routed)           0.172    16.597    sigma/pc/M_r_q[352]_i_2_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.124    16.721 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.895    17.616    sigma/rf/M_rf_wd[0]
    SLICE_X42Y43         FDRE                                         r  sigma/rf/M_r_q_reg[400]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.447    14.852    sigma/rf/clk_IBUF_BUFG
    SLICE_X42Y43         FDRE                                         r  sigma/rf/M_r_q_reg[400]_lopt_replica/C
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X42Y43         FDRE (Setup_fdre_C_D)       -0.045    15.031    sigma/rf/M_r_q_reg[400]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -17.616    
  -------------------------------------------------------------------
                         slack                                 -2.585    

Slack (VIOLATED) :        -2.482ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[410]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.404ns  (logic 2.986ns (24.072%)  route 9.418ns (75.928%))
  Logic Levels:           12  (LUT3=2 LUT5=2 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.571     5.155    sigma/pc/clk_IBUF_BUFG
    SLICE_X51Y43         FDRE                                         r  sigma/pc/M_pc_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  sigma/pc/M_pc_q_reg[6]/Q
                         net (fo=212, routed)         1.415     7.027    sigma/pc/M_pc_ia[6]
    SLICE_X53Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.151 f  sigma/pc/M_r_q[356]_i_60/O
                         net (fo=1, routed)           0.000     7.151    sigma/pc/M_r_q[356]_i_60_n_0
    SLICE_X53Y42         MUXF7 (Prop_muxf7_I0_O)      0.238     7.389 f  sigma/pc/M_r_q_reg[356]_i_37/O
                         net (fo=2, routed)           0.558     7.946    sigma/pc/M_r_q_reg[356]_i_37_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I5_O)        0.298     8.244 f  sigma/pc/M_r_q[356]_i_11/O
                         net (fo=63, routed)          0.910     9.154    sigma/pc/M_instructions_id__0__0[31]
    SLICE_X50Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.278 r  sigma/pc/ram_reg_i_68/O
                         net (fo=4, routed)           0.447     9.725    sigma/pc/ram_reg_i_68_n_0
    SLICE_X49Y40         LUT3 (Prop_lut3_I1_O)        0.124     9.849 r  sigma/pc/ram_reg_i_145/O
                         net (fo=64, routed)          1.194    11.043    sigma/rf/M_rf_ra2[2]
    SLICE_X50Y39         MUXF7 (Prop_muxf7_S_O)       0.292    11.335 f  sigma/rf/ram_reg_i_128/O
                         net (fo=2, routed)           0.000    11.335    sigma/rf/ram_reg_i_128_n_0
    SLICE_X50Y39         MUXF8 (Prop_muxf8_I1_O)      0.088    11.423 f  sigma/rf/M_r_q_reg[355]_i_12/O
                         net (fo=3, routed)           0.678    12.101    sigma/pc/M_r_q[491]_i_17
    SLICE_X48Y40         LUT5 (Prop_lut5_I2_O)        0.345    12.446 f  sigma/pc/M_r_q[495]_i_65/O
                         net (fo=38, routed)          1.132    13.578    sigma/pc/M_pc_q_reg[2]_3
    SLICE_X44Y41         LUT3 (Prop_lut3_I1_O)        0.322    13.900 f  sigma/pc/M_r_q[495]_i_60/O
                         net (fo=4, routed)           1.100    14.999    sigma/pc/M_r_q[495]_i_60_n_0
    SLICE_X52Y39         LUT6 (Prop_lut6_I0_O)        0.327    15.326 f  sigma/pc/M_r_q[490]_i_9/O
                         net (fo=1, routed)           0.590    15.916    sigma/pc/M_r_q[490]_i_9_n_0
    SLICE_X55Y39         LUT6 (Prop_lut6_I5_O)        0.124    16.040 f  sigma/pc/M_r_q[490]_i_3/O
                         net (fo=1, routed)           0.433    16.474    sigma/pc/M_r_q[490]_i_3_n_0
    SLICE_X55Y39         LUT5 (Prop_lut5_I1_O)        0.124    16.598 r  sigma/pc/M_r_q[490]_i_1/O
                         net (fo=32, routed)          0.962    17.560    sigma/rf/M_rf_wd[10]
    SLICE_X58Y39         FDRE                                         r  sigma/rf/M_r_q_reg[410]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.516    14.921    sigma/rf/clk_IBUF_BUFG
    SLICE_X58Y39         FDRE                                         r  sigma/rf/M_r_q_reg[410]_lopt_replica/C
                         clock pessimism              0.259    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X58Y39         FDRE (Setup_fdre_C_D)       -0.067    15.078    sigma/rf/M_r_q_reg[410]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -17.560    
  -------------------------------------------------------------------
                         slack                                 -2.482    

Slack (VIOLATED) :        -2.466ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.306ns  (logic 3.742ns (30.408%)  route 8.564ns (69.592%))
  Logic Levels:           15  (CARRY4=2 LUT3=3 LUT4=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.571     5.155    sigma/pc/clk_IBUF_BUFG
    SLICE_X51Y43         FDRE                                         r  sigma/pc/M_pc_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  sigma/pc/M_pc_q_reg[6]/Q
                         net (fo=212, routed)         1.415     7.027    sigma/pc/M_pc_ia[6]
    SLICE_X53Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.151 f  sigma/pc/M_r_q[356]_i_60/O
                         net (fo=1, routed)           0.000     7.151    sigma/pc/M_r_q[356]_i_60_n_0
    SLICE_X53Y42         MUXF7 (Prop_muxf7_I0_O)      0.238     7.389 f  sigma/pc/M_r_q_reg[356]_i_37/O
                         net (fo=2, routed)           0.558     7.946    sigma/pc/M_r_q_reg[356]_i_37_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I5_O)        0.298     8.244 f  sigma/pc/M_r_q[356]_i_11/O
                         net (fo=63, routed)          0.910     9.154    sigma/pc/M_instructions_id__0__0[31]
    SLICE_X50Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.278 r  sigma/pc/ram_reg_i_68/O
                         net (fo=4, routed)           0.447     9.725    sigma/pc/ram_reg_i_68_n_0
    SLICE_X49Y40         LUT3 (Prop_lut3_I1_O)        0.124     9.849 r  sigma/pc/ram_reg_i_145/O
                         net (fo=64, routed)          0.954    10.802    sigma/rf/M_rf_ra2[2]
    SLICE_X50Y45         MUXF7 (Prop_muxf7_S_O)       0.292    11.094 r  sigma/rf/ram_reg_i_125/O
                         net (fo=1, routed)           1.027    12.121    sigma/rf/ram_reg_i_125_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I5_O)        0.297    12.418 r  sigma/rf/ram_reg_i_56/O
                         net (fo=2, routed)           0.292    12.709    sigma/pc/M_rf_rd2[0]
    SLICE_X44Y43         LUT3 (Prop_lut3_I0_O)        0.124    12.833 r  sigma/pc/M_r_q[356]_i_32/O
                         net (fo=2, routed)           0.726    13.560    sigma/pc/M_r_q[356]_i_32_n_0
    SLICE_X43Y41         LUT3 (Prop_lut3_I0_O)        0.124    13.684 r  sigma/pc/M_r_q[487]_i_15/O
                         net (fo=1, routed)           0.000    13.684    sigma/pc/M_r_q[487]_i_15_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.216 r  sigma/pc/M_r_q_reg[487]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.216    sigma/pc/M_r_q_reg[487]_i_6_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.550 r  sigma/pc/M_r_q_reg[491]_i_7/O[1]
                         net (fo=2, routed)           0.587    15.136    sigma/rf/M_r_q[352]_i_8_0[1]
    SLICE_X41Y42         LUT4 (Prop_lut4_I3_O)        0.303    15.439 r  sigma/rf/M_r_q[352]_i_21/O
                         net (fo=1, routed)           0.312    15.751    sigma/rf/M_r_q[352]_i_21_n_0
    SLICE_X42Y43         LUT5 (Prop_lut5_I4_O)        0.124    15.875 r  sigma/rf/M_r_q[352]_i_8/O
                         net (fo=1, routed)           0.426    16.301    sigma/pc/M_r_q_reg[480]_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I2_O)        0.124    16.425 f  sigma/pc/M_r_q[352]_i_2/O
                         net (fo=2, routed)           0.172    16.597    sigma/pc/M_r_q[352]_i_2_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.124    16.721 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.740    17.461    sigma/rf/M_rf_wd[0]
    SLICE_X43Y44         FDRE                                         r  sigma/rf/M_r_q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.447    14.852    sigma/rf/clk_IBUF_BUFG
    SLICE_X43Y44         FDRE                                         r  sigma/rf/M_r_q_reg[32]/C
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X43Y44         FDRE (Setup_fdre_C_D)       -0.081    14.995    sigma/rf/M_r_q_reg[32]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                         -17.461    
  -------------------------------------------------------------------
                         slack                                 -2.466    

Slack (VIOLATED) :        -2.458ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.276ns  (logic 3.742ns (30.482%)  route 8.534ns (69.518%))
  Logic Levels:           15  (CARRY4=2 LUT3=3 LUT4=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.571     5.155    sigma/pc/clk_IBUF_BUFG
    SLICE_X51Y43         FDRE                                         r  sigma/pc/M_pc_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  sigma/pc/M_pc_q_reg[6]/Q
                         net (fo=212, routed)         1.415     7.027    sigma/pc/M_pc_ia[6]
    SLICE_X53Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.151 f  sigma/pc/M_r_q[356]_i_60/O
                         net (fo=1, routed)           0.000     7.151    sigma/pc/M_r_q[356]_i_60_n_0
    SLICE_X53Y42         MUXF7 (Prop_muxf7_I0_O)      0.238     7.389 f  sigma/pc/M_r_q_reg[356]_i_37/O
                         net (fo=2, routed)           0.558     7.946    sigma/pc/M_r_q_reg[356]_i_37_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I5_O)        0.298     8.244 f  sigma/pc/M_r_q[356]_i_11/O
                         net (fo=63, routed)          0.910     9.154    sigma/pc/M_instructions_id__0__0[31]
    SLICE_X50Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.278 r  sigma/pc/ram_reg_i_68/O
                         net (fo=4, routed)           0.447     9.725    sigma/pc/ram_reg_i_68_n_0
    SLICE_X49Y40         LUT3 (Prop_lut3_I1_O)        0.124     9.849 r  sigma/pc/ram_reg_i_145/O
                         net (fo=64, routed)          0.954    10.802    sigma/rf/M_rf_ra2[2]
    SLICE_X50Y45         MUXF7 (Prop_muxf7_S_O)       0.292    11.094 r  sigma/rf/ram_reg_i_125/O
                         net (fo=1, routed)           1.027    12.121    sigma/rf/ram_reg_i_125_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I5_O)        0.297    12.418 r  sigma/rf/ram_reg_i_56/O
                         net (fo=2, routed)           0.292    12.709    sigma/pc/M_rf_rd2[0]
    SLICE_X44Y43         LUT3 (Prop_lut3_I0_O)        0.124    12.833 r  sigma/pc/M_r_q[356]_i_32/O
                         net (fo=2, routed)           0.726    13.560    sigma/pc/M_r_q[356]_i_32_n_0
    SLICE_X43Y41         LUT3 (Prop_lut3_I0_O)        0.124    13.684 r  sigma/pc/M_r_q[487]_i_15/O
                         net (fo=1, routed)           0.000    13.684    sigma/pc/M_r_q[487]_i_15_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.216 r  sigma/pc/M_r_q_reg[487]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.216    sigma/pc/M_r_q_reg[487]_i_6_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.550 r  sigma/pc/M_r_q_reg[491]_i_7/O[1]
                         net (fo=2, routed)           0.587    15.136    sigma/rf/M_r_q[352]_i_8_0[1]
    SLICE_X41Y42         LUT4 (Prop_lut4_I3_O)        0.303    15.439 r  sigma/rf/M_r_q[352]_i_21/O
                         net (fo=1, routed)           0.312    15.751    sigma/rf/M_r_q[352]_i_21_n_0
    SLICE_X42Y43         LUT5 (Prop_lut5_I4_O)        0.124    15.875 r  sigma/rf/M_r_q[352]_i_8/O
                         net (fo=1, routed)           0.426    16.301    sigma/pc/M_r_q_reg[480]_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I2_O)        0.124    16.425 f  sigma/pc/M_r_q[352]_i_2/O
                         net (fo=2, routed)           0.172    16.597    sigma/pc/M_r_q[352]_i_2_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.124    16.721 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.711    17.432    sigma/rf/M_rf_wd[0]
    SLICE_X43Y42         FDRE                                         r  sigma/rf/M_r_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.446    14.851    sigma/rf/clk_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  sigma/rf/M_r_q_reg[0]/C
                         clock pessimism              0.259    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X43Y42         FDRE (Setup_fdre_C_D)       -0.101    14.974    sigma/rf/M_r_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -17.432    
  -------------------------------------------------------------------
                         slack                                 -2.458    

Slack (VIOLATED) :        -2.456ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.270ns  (logic 2.986ns (24.336%)  route 9.284ns (75.664%))
  Logic Levels:           12  (LUT3=2 LUT5=2 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.571     5.155    sigma/pc/clk_IBUF_BUFG
    SLICE_X51Y43         FDRE                                         r  sigma/pc/M_pc_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  sigma/pc/M_pc_q_reg[6]/Q
                         net (fo=212, routed)         1.415     7.027    sigma/pc/M_pc_ia[6]
    SLICE_X53Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.151 f  sigma/pc/M_r_q[356]_i_60/O
                         net (fo=1, routed)           0.000     7.151    sigma/pc/M_r_q[356]_i_60_n_0
    SLICE_X53Y42         MUXF7 (Prop_muxf7_I0_O)      0.238     7.389 f  sigma/pc/M_r_q_reg[356]_i_37/O
                         net (fo=2, routed)           0.558     7.946    sigma/pc/M_r_q_reg[356]_i_37_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I5_O)        0.298     8.244 f  sigma/pc/M_r_q[356]_i_11/O
                         net (fo=63, routed)          0.910     9.154    sigma/pc/M_instructions_id__0__0[31]
    SLICE_X50Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.278 r  sigma/pc/ram_reg_i_68/O
                         net (fo=4, routed)           0.447     9.725    sigma/pc/ram_reg_i_68_n_0
    SLICE_X49Y40         LUT3 (Prop_lut3_I1_O)        0.124     9.849 r  sigma/pc/ram_reg_i_145/O
                         net (fo=64, routed)          1.194    11.043    sigma/rf/M_rf_ra2[2]
    SLICE_X50Y39         MUXF7 (Prop_muxf7_S_O)       0.292    11.335 f  sigma/rf/ram_reg_i_128/O
                         net (fo=2, routed)           0.000    11.335    sigma/rf/ram_reg_i_128_n_0
    SLICE_X50Y39         MUXF8 (Prop_muxf8_I1_O)      0.088    11.423 f  sigma/rf/M_r_q_reg[355]_i_12/O
                         net (fo=3, routed)           0.678    12.101    sigma/pc/M_r_q[491]_i_17
    SLICE_X48Y40         LUT5 (Prop_lut5_I2_O)        0.345    12.446 f  sigma/pc/M_r_q[495]_i_65/O
                         net (fo=38, routed)          1.132    13.578    sigma/pc/M_pc_q_reg[2]_3
    SLICE_X44Y41         LUT3 (Prop_lut3_I1_O)        0.322    13.900 f  sigma/pc/M_r_q[495]_i_60/O
                         net (fo=4, routed)           0.791    14.691    sigma/pc/M_r_q[495]_i_60_n_0
    SLICE_X39Y41         LUT5 (Prop_lut5_I2_O)        0.327    15.018 f  sigma/pc/M_r_q[491]_i_9/O
                         net (fo=2, routed)           0.720    15.738    sigma/pc/M_r_q[491]_i_9_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I0_O)        0.124    15.862 r  sigma/pc/M_r_q[491]_i_4/O
                         net (fo=1, routed)           0.656    16.518    sigma/pc/M_r_q[491]_i_4_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I2_O)        0.124    16.642 r  sigma/pc/M_r_q[491]_i_1/O
                         net (fo=32, routed)          0.783    17.426    sigma/rf/M_rf_wd[11]
    SLICE_X36Y40         FDRE                                         r  sigma/rf/M_r_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.443    14.848    sigma/rf/clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  sigma/rf/M_r_q_reg[11]/C
                         clock pessimism              0.259    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X36Y40         FDRE (Setup_fdre_C_D)       -0.103    14.969    sigma/rf/M_r_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.969    
                         arrival time                         -17.426    
  -------------------------------------------------------------------
                         slack                                 -2.456    

Slack (VIOLATED) :        -2.445ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[171]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.319ns  (logic 2.986ns (24.239%)  route 9.333ns (75.761%))
  Logic Levels:           12  (LUT3=2 LUT5=2 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.571     5.155    sigma/pc/clk_IBUF_BUFG
    SLICE_X51Y43         FDRE                                         r  sigma/pc/M_pc_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  sigma/pc/M_pc_q_reg[6]/Q
                         net (fo=212, routed)         1.415     7.027    sigma/pc/M_pc_ia[6]
    SLICE_X53Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.151 f  sigma/pc/M_r_q[356]_i_60/O
                         net (fo=1, routed)           0.000     7.151    sigma/pc/M_r_q[356]_i_60_n_0
    SLICE_X53Y42         MUXF7 (Prop_muxf7_I0_O)      0.238     7.389 f  sigma/pc/M_r_q_reg[356]_i_37/O
                         net (fo=2, routed)           0.558     7.946    sigma/pc/M_r_q_reg[356]_i_37_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I5_O)        0.298     8.244 f  sigma/pc/M_r_q[356]_i_11/O
                         net (fo=63, routed)          0.910     9.154    sigma/pc/M_instructions_id__0__0[31]
    SLICE_X50Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.278 r  sigma/pc/ram_reg_i_68/O
                         net (fo=4, routed)           0.447     9.725    sigma/pc/ram_reg_i_68_n_0
    SLICE_X49Y40         LUT3 (Prop_lut3_I1_O)        0.124     9.849 r  sigma/pc/ram_reg_i_145/O
                         net (fo=64, routed)          1.194    11.043    sigma/rf/M_rf_ra2[2]
    SLICE_X50Y39         MUXF7 (Prop_muxf7_S_O)       0.292    11.335 f  sigma/rf/ram_reg_i_128/O
                         net (fo=2, routed)           0.000    11.335    sigma/rf/ram_reg_i_128_n_0
    SLICE_X50Y39         MUXF8 (Prop_muxf8_I1_O)      0.088    11.423 f  sigma/rf/M_r_q_reg[355]_i_12/O
                         net (fo=3, routed)           0.678    12.101    sigma/pc/M_r_q[491]_i_17
    SLICE_X48Y40         LUT5 (Prop_lut5_I2_O)        0.345    12.446 f  sigma/pc/M_r_q[495]_i_65/O
                         net (fo=38, routed)          1.132    13.578    sigma/pc/M_pc_q_reg[2]_3
    SLICE_X44Y41         LUT3 (Prop_lut3_I1_O)        0.322    13.900 f  sigma/pc/M_r_q[495]_i_60/O
                         net (fo=4, routed)           0.791    14.691    sigma/pc/M_r_q[495]_i_60_n_0
    SLICE_X39Y41         LUT5 (Prop_lut5_I2_O)        0.327    15.018 f  sigma/pc/M_r_q[491]_i_9/O
                         net (fo=2, routed)           0.720    15.738    sigma/pc/M_r_q[491]_i_9_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I0_O)        0.124    15.862 r  sigma/pc/M_r_q[491]_i_4/O
                         net (fo=1, routed)           0.656    16.518    sigma/pc/M_r_q[491]_i_4_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I2_O)        0.124    16.642 r  sigma/pc/M_r_q[491]_i_1/O
                         net (fo=32, routed)          0.832    17.474    sigma/rf/M_rf_wd[11]
    SLICE_X38Y44         FDRE                                         r  sigma/rf/M_r_q_reg[171]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.445    14.850    sigma/rf/clk_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  sigma/rf/M_r_q_reg[171]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X38Y44         FDRE (Setup_fdre_C_D)       -0.045    15.029    sigma/rf/M_r_q_reg[171]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -17.474    
  -------------------------------------------------------------------
                         slack                                 -2.445    

Slack (VIOLATED) :        -2.437ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[128]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.257ns  (logic 3.742ns (30.530%)  route 8.515ns (69.470%))
  Logic Levels:           15  (CARRY4=2 LUT3=3 LUT4=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.571     5.155    sigma/pc/clk_IBUF_BUFG
    SLICE_X51Y43         FDRE                                         r  sigma/pc/M_pc_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  sigma/pc/M_pc_q_reg[6]/Q
                         net (fo=212, routed)         1.415     7.027    sigma/pc/M_pc_ia[6]
    SLICE_X53Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.151 f  sigma/pc/M_r_q[356]_i_60/O
                         net (fo=1, routed)           0.000     7.151    sigma/pc/M_r_q[356]_i_60_n_0
    SLICE_X53Y42         MUXF7 (Prop_muxf7_I0_O)      0.238     7.389 f  sigma/pc/M_r_q_reg[356]_i_37/O
                         net (fo=2, routed)           0.558     7.946    sigma/pc/M_r_q_reg[356]_i_37_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I5_O)        0.298     8.244 f  sigma/pc/M_r_q[356]_i_11/O
                         net (fo=63, routed)          0.910     9.154    sigma/pc/M_instructions_id__0__0[31]
    SLICE_X50Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.278 r  sigma/pc/ram_reg_i_68/O
                         net (fo=4, routed)           0.447     9.725    sigma/pc/ram_reg_i_68_n_0
    SLICE_X49Y40         LUT3 (Prop_lut3_I1_O)        0.124     9.849 r  sigma/pc/ram_reg_i_145/O
                         net (fo=64, routed)          0.954    10.802    sigma/rf/M_rf_ra2[2]
    SLICE_X50Y45         MUXF7 (Prop_muxf7_S_O)       0.292    11.094 r  sigma/rf/ram_reg_i_125/O
                         net (fo=1, routed)           1.027    12.121    sigma/rf/ram_reg_i_125_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I5_O)        0.297    12.418 r  sigma/rf/ram_reg_i_56/O
                         net (fo=2, routed)           0.292    12.709    sigma/pc/M_rf_rd2[0]
    SLICE_X44Y43         LUT3 (Prop_lut3_I0_O)        0.124    12.833 r  sigma/pc/M_r_q[356]_i_32/O
                         net (fo=2, routed)           0.726    13.560    sigma/pc/M_r_q[356]_i_32_n_0
    SLICE_X43Y41         LUT3 (Prop_lut3_I0_O)        0.124    13.684 r  sigma/pc/M_r_q[487]_i_15/O
                         net (fo=1, routed)           0.000    13.684    sigma/pc/M_r_q[487]_i_15_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.216 r  sigma/pc/M_r_q_reg[487]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.216    sigma/pc/M_r_q_reg[487]_i_6_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.550 r  sigma/pc/M_r_q_reg[491]_i_7/O[1]
                         net (fo=2, routed)           0.587    15.136    sigma/rf/M_r_q[352]_i_8_0[1]
    SLICE_X41Y42         LUT4 (Prop_lut4_I3_O)        0.303    15.439 r  sigma/rf/M_r_q[352]_i_21/O
                         net (fo=1, routed)           0.312    15.751    sigma/rf/M_r_q[352]_i_21_n_0
    SLICE_X42Y43         LUT5 (Prop_lut5_I4_O)        0.124    15.875 r  sigma/rf/M_r_q[352]_i_8/O
                         net (fo=1, routed)           0.426    16.301    sigma/pc/M_r_q_reg[480]_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I2_O)        0.124    16.425 f  sigma/pc/M_r_q[352]_i_2/O
                         net (fo=2, routed)           0.172    16.597    sigma/pc/M_r_q[352]_i_2_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.124    16.721 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.691    17.412    sigma/rf/M_rf_wd[0]
    SLICE_X43Y43         FDRE                                         r  sigma/rf/M_r_q_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.447    14.852    sigma/rf/clk_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  sigma/rf/M_r_q_reg[128]/C
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X43Y43         FDRE (Setup_fdre_C_D)       -0.101    14.975    sigma/rf/M_r_q_reg[128]
  -------------------------------------------------------------------
                         required time                         14.975    
                         arrival time                         -17.412    
  -------------------------------------------------------------------
                         slack                                 -2.437    

Slack (VIOLATED) :        -2.419ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[384]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.272ns  (logic 3.742ns (30.492%)  route 8.530ns (69.508%))
  Logic Levels:           15  (CARRY4=2 LUT3=3 LUT4=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.571     5.155    sigma/pc/clk_IBUF_BUFG
    SLICE_X51Y43         FDRE                                         r  sigma/pc/M_pc_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  sigma/pc/M_pc_q_reg[6]/Q
                         net (fo=212, routed)         1.415     7.027    sigma/pc/M_pc_ia[6]
    SLICE_X53Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.151 f  sigma/pc/M_r_q[356]_i_60/O
                         net (fo=1, routed)           0.000     7.151    sigma/pc/M_r_q[356]_i_60_n_0
    SLICE_X53Y42         MUXF7 (Prop_muxf7_I0_O)      0.238     7.389 f  sigma/pc/M_r_q_reg[356]_i_37/O
                         net (fo=2, routed)           0.558     7.946    sigma/pc/M_r_q_reg[356]_i_37_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I5_O)        0.298     8.244 f  sigma/pc/M_r_q[356]_i_11/O
                         net (fo=63, routed)          0.910     9.154    sigma/pc/M_instructions_id__0__0[31]
    SLICE_X50Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.278 r  sigma/pc/ram_reg_i_68/O
                         net (fo=4, routed)           0.447     9.725    sigma/pc/ram_reg_i_68_n_0
    SLICE_X49Y40         LUT3 (Prop_lut3_I1_O)        0.124     9.849 r  sigma/pc/ram_reg_i_145/O
                         net (fo=64, routed)          0.954    10.802    sigma/rf/M_rf_ra2[2]
    SLICE_X50Y45         MUXF7 (Prop_muxf7_S_O)       0.292    11.094 r  sigma/rf/ram_reg_i_125/O
                         net (fo=1, routed)           1.027    12.121    sigma/rf/ram_reg_i_125_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I5_O)        0.297    12.418 r  sigma/rf/ram_reg_i_56/O
                         net (fo=2, routed)           0.292    12.709    sigma/pc/M_rf_rd2[0]
    SLICE_X44Y43         LUT3 (Prop_lut3_I0_O)        0.124    12.833 r  sigma/pc/M_r_q[356]_i_32/O
                         net (fo=2, routed)           0.726    13.560    sigma/pc/M_r_q[356]_i_32_n_0
    SLICE_X43Y41         LUT3 (Prop_lut3_I0_O)        0.124    13.684 r  sigma/pc/M_r_q[487]_i_15/O
                         net (fo=1, routed)           0.000    13.684    sigma/pc/M_r_q[487]_i_15_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.216 r  sigma/pc/M_r_q_reg[487]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.216    sigma/pc/M_r_q_reg[487]_i_6_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.550 r  sigma/pc/M_r_q_reg[491]_i_7/O[1]
                         net (fo=2, routed)           0.587    15.136    sigma/rf/M_r_q[352]_i_8_0[1]
    SLICE_X41Y42         LUT4 (Prop_lut4_I3_O)        0.303    15.439 r  sigma/rf/M_r_q[352]_i_21/O
                         net (fo=1, routed)           0.312    15.751    sigma/rf/M_r_q[352]_i_21_n_0
    SLICE_X42Y43         LUT5 (Prop_lut5_I4_O)        0.124    15.875 r  sigma/rf/M_r_q[352]_i_8/O
                         net (fo=1, routed)           0.426    16.301    sigma/pc/M_r_q_reg[480]_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I2_O)        0.124    16.425 f  sigma/pc/M_r_q[352]_i_2/O
                         net (fo=2, routed)           0.172    16.597    sigma/pc/M_r_q[352]_i_2_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.124    16.721 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.707    17.428    sigma/rf/M_rf_wd[0]
    SLICE_X43Y46         FDRE                                         r  sigma/rf/M_r_q_reg[384]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.447    14.852    sigma/rf/clk_IBUF_BUFG
    SLICE_X43Y46         FDRE                                         r  sigma/rf/M_r_q_reg[384]/C
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X43Y46         FDRE (Setup_fdre_C_D)       -0.067    15.009    sigma/rf/M_r_q_reg[384]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -17.428    
  -------------------------------------------------------------------
                         slack                                 -2.419    

Slack (VIOLATED) :        -2.419ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[208]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.298ns  (logic 3.742ns (30.427%)  route 8.556ns (69.573%))
  Logic Levels:           15  (CARRY4=2 LUT3=3 LUT4=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.571     5.155    sigma/pc/clk_IBUF_BUFG
    SLICE_X51Y43         FDRE                                         r  sigma/pc/M_pc_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  sigma/pc/M_pc_q_reg[6]/Q
                         net (fo=212, routed)         1.415     7.027    sigma/pc/M_pc_ia[6]
    SLICE_X53Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.151 f  sigma/pc/M_r_q[356]_i_60/O
                         net (fo=1, routed)           0.000     7.151    sigma/pc/M_r_q[356]_i_60_n_0
    SLICE_X53Y42         MUXF7 (Prop_muxf7_I0_O)      0.238     7.389 f  sigma/pc/M_r_q_reg[356]_i_37/O
                         net (fo=2, routed)           0.558     7.946    sigma/pc/M_r_q_reg[356]_i_37_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I5_O)        0.298     8.244 f  sigma/pc/M_r_q[356]_i_11/O
                         net (fo=63, routed)          0.910     9.154    sigma/pc/M_instructions_id__0__0[31]
    SLICE_X50Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.278 r  sigma/pc/ram_reg_i_68/O
                         net (fo=4, routed)           0.447     9.725    sigma/pc/ram_reg_i_68_n_0
    SLICE_X49Y40         LUT3 (Prop_lut3_I1_O)        0.124     9.849 r  sigma/pc/ram_reg_i_145/O
                         net (fo=64, routed)          0.954    10.802    sigma/rf/M_rf_ra2[2]
    SLICE_X50Y45         MUXF7 (Prop_muxf7_S_O)       0.292    11.094 r  sigma/rf/ram_reg_i_125/O
                         net (fo=1, routed)           1.027    12.121    sigma/rf/ram_reg_i_125_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I5_O)        0.297    12.418 r  sigma/rf/ram_reg_i_56/O
                         net (fo=2, routed)           0.292    12.709    sigma/pc/M_rf_rd2[0]
    SLICE_X44Y43         LUT3 (Prop_lut3_I0_O)        0.124    12.833 r  sigma/pc/M_r_q[356]_i_32/O
                         net (fo=2, routed)           0.726    13.560    sigma/pc/M_r_q[356]_i_32_n_0
    SLICE_X43Y41         LUT3 (Prop_lut3_I0_O)        0.124    13.684 r  sigma/pc/M_r_q[487]_i_15/O
                         net (fo=1, routed)           0.000    13.684    sigma/pc/M_r_q[487]_i_15_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.216 r  sigma/pc/M_r_q_reg[487]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.216    sigma/pc/M_r_q_reg[487]_i_6_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.550 r  sigma/pc/M_r_q_reg[491]_i_7/O[1]
                         net (fo=2, routed)           0.587    15.136    sigma/rf/M_r_q[352]_i_8_0[1]
    SLICE_X41Y42         LUT4 (Prop_lut4_I3_O)        0.303    15.439 r  sigma/rf/M_r_q[352]_i_21/O
                         net (fo=1, routed)           0.312    15.751    sigma/rf/M_r_q[352]_i_21_n_0
    SLICE_X42Y43         LUT5 (Prop_lut5_I4_O)        0.124    15.875 r  sigma/rf/M_r_q[352]_i_8/O
                         net (fo=1, routed)           0.426    16.301    sigma/pc/M_r_q_reg[480]_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I2_O)        0.124    16.425 f  sigma/pc/M_r_q[352]_i_2/O
                         net (fo=2, routed)           0.172    16.597    sigma/pc/M_r_q[352]_i_2_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.124    16.721 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.733    17.454    sigma/rf/M_rf_wd[0]
    SLICE_X40Y42         FDRE                                         r  sigma/rf/M_r_q_reg[208]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.446    14.851    sigma/rf/clk_IBUF_BUFG
    SLICE_X40Y42         FDRE                                         r  sigma/rf/M_r_q_reg[208]/C
                         clock pessimism              0.259    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X40Y42         FDRE (Setup_fdre_C_D)       -0.040    15.035    sigma/rf/M_r_q_reg[208]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -17.454    
  -------------------------------------------------------------------
                         slack                                 -2.419    

Slack (VIOLATED) :        -2.417ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[410]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.339ns  (logic 2.986ns (24.200%)  route 9.353ns (75.800%))
  Logic Levels:           12  (LUT3=2 LUT5=2 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.571     5.155    sigma/pc/clk_IBUF_BUFG
    SLICE_X51Y43         FDRE                                         r  sigma/pc/M_pc_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  sigma/pc/M_pc_q_reg[6]/Q
                         net (fo=212, routed)         1.415     7.027    sigma/pc/M_pc_ia[6]
    SLICE_X53Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.151 f  sigma/pc/M_r_q[356]_i_60/O
                         net (fo=1, routed)           0.000     7.151    sigma/pc/M_r_q[356]_i_60_n_0
    SLICE_X53Y42         MUXF7 (Prop_muxf7_I0_O)      0.238     7.389 f  sigma/pc/M_r_q_reg[356]_i_37/O
                         net (fo=2, routed)           0.558     7.946    sigma/pc/M_r_q_reg[356]_i_37_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I5_O)        0.298     8.244 f  sigma/pc/M_r_q[356]_i_11/O
                         net (fo=63, routed)          0.910     9.154    sigma/pc/M_instructions_id__0__0[31]
    SLICE_X50Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.278 r  sigma/pc/ram_reg_i_68/O
                         net (fo=4, routed)           0.447     9.725    sigma/pc/ram_reg_i_68_n_0
    SLICE_X49Y40         LUT3 (Prop_lut3_I1_O)        0.124     9.849 r  sigma/pc/ram_reg_i_145/O
                         net (fo=64, routed)          1.194    11.043    sigma/rf/M_rf_ra2[2]
    SLICE_X50Y39         MUXF7 (Prop_muxf7_S_O)       0.292    11.335 f  sigma/rf/ram_reg_i_128/O
                         net (fo=2, routed)           0.000    11.335    sigma/rf/ram_reg_i_128_n_0
    SLICE_X50Y39         MUXF8 (Prop_muxf8_I1_O)      0.088    11.423 f  sigma/rf/M_r_q_reg[355]_i_12/O
                         net (fo=3, routed)           0.678    12.101    sigma/pc/M_r_q[491]_i_17
    SLICE_X48Y40         LUT5 (Prop_lut5_I2_O)        0.345    12.446 f  sigma/pc/M_r_q[495]_i_65/O
                         net (fo=38, routed)          1.132    13.578    sigma/pc/M_pc_q_reg[2]_3
    SLICE_X44Y41         LUT3 (Prop_lut3_I1_O)        0.322    13.900 f  sigma/pc/M_r_q[495]_i_60/O
                         net (fo=4, routed)           1.100    14.999    sigma/pc/M_r_q[495]_i_60_n_0
    SLICE_X52Y39         LUT6 (Prop_lut6_I0_O)        0.327    15.326 f  sigma/pc/M_r_q[490]_i_9/O
                         net (fo=1, routed)           0.590    15.916    sigma/pc/M_r_q[490]_i_9_n_0
    SLICE_X55Y39         LUT6 (Prop_lut6_I5_O)        0.124    16.040 f  sigma/pc/M_r_q[490]_i_3/O
                         net (fo=1, routed)           0.433    16.474    sigma/pc/M_r_q[490]_i_3_n_0
    SLICE_X55Y39         LUT5 (Prop_lut5_I1_O)        0.124    16.598 r  sigma/pc/M_r_q[490]_i_1/O
                         net (fo=32, routed)          0.897    17.494    sigma/rf/M_rf_wd[10]
    SLICE_X52Y39         FDRE                                         r  sigma/rf/M_r_q_reg[410]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.450    14.855    sigma/rf/clk_IBUF_BUFG
    SLICE_X52Y39         FDRE                                         r  sigma/rf/M_r_q_reg[410]/C
                         clock pessimism              0.273    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X52Y39         FDRE (Setup_fdre_C_D)       -0.016    15.077    sigma/rf/M_r_q_reg[410]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -17.494    
  -------------------------------------------------------------------
                         slack                                 -2.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.595     1.539    sigma/button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.117     1.797    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.957 r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.958    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]_i_1__0_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.012 r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.012    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[16]_i_1__0_n_7
    SLICE_X59Y50         FDRE                                         r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.863     2.052    sigma/button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.595     1.539    sigma/button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.117     1.797    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.957 r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.958    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]_i_1__0_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.023 r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.023    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[16]_i_1__0_n_5
    SLICE_X59Y50         FDRE                                         r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.863     2.052    sigma/button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[18]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.595     1.539    sigma/button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.117     1.797    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.957 r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.958    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]_i_1__0_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.048 r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.048    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[16]_i_1__0_n_6
    SLICE_X59Y50         FDRE                                         r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.863     2.052    sigma/button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[17]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.595     1.539    sigma/button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.117     1.797    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.957 r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.958    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]_i_1__0_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.048 r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.048    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[16]_i_1__0_n_4
    SLICE_X59Y50         FDRE                                         r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.863     2.052    sigma/button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[19]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.394ns (76.968%)  route 0.118ns (23.032%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.595     1.539    sigma/button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.117     1.797    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.957 r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.958    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]_i_1__0_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.997 r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.997    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[16]_i_1__0_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.051 r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.051    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[20]_i_1_n_7
    SLICE_X59Y51         FDRE                                         r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.863     2.052    sigma/button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[20]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y51         FDRE (Hold_fdre_C_D)         0.105     1.912    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 sigma/arith/rand/M_x_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/arith/rand/M_w_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.186ns (72.200%)  route 0.072ns (27.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.556     1.500    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X49Y27         FDRE                                         r  sigma/arith/rand/M_x_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  sigma/arith/rand/M_x_q_reg[24]/Q
                         net (fo=2, routed)           0.072     1.712    sigma/arith/rand/M_x_q[24]
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.045     1.757 r  sigma/arith/rand/M_w_q[24]_i_1/O
                         net (fo=1, routed)           0.000     1.757    sigma/arith/rand/M_w_q[24]_i_1_n_0
    SLICE_X48Y27         FDRE                                         r  sigma/arith/rand/M_w_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.823     2.013    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X48Y27         FDRE                                         r  sigma/arith/rand/M_w_q_reg[24]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X48Y27         FDRE (Hold_fdre_C_D)         0.092     1.605    sigma/arith/rand/M_w_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.572%)  route 0.134ns (25.428%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.596     1.540    sigma/button_cond_gen_0[4].button_cond/clk_IBUF_BUFG
    SLICE_X62Y48         FDRE                                         r  sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y48         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.134     1.814    sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[6]
    SLICE_X62Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.974 r  sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     1.974    sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[4]_i_1__4_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.013 r  sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     2.014    sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[8]_i_1__4_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.068 r  sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[12]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     2.068    sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[12]_i_1__4_n_7
    SLICE_X62Y50         FDRE                                         r  sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.864     2.054    sigma/button_cond_gen_0[4].button_cond/clk_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 sigma/arith/rand/M_x_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/arith/rand/M_w_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.006%)  route 0.109ns (36.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.554     1.498    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X45Y28         FDRE                                         r  sigma/arith/rand/M_x_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sigma/arith/rand/M_x_q_reg[27]/Q
                         net (fo=2, routed)           0.109     1.748    sigma/arith/rand/M_x_q[27]
    SLICE_X46Y28         LUT3 (Prop_lut3_I1_O)        0.045     1.793 r  sigma/arith/rand/M_w_q[27]_i_1/O
                         net (fo=1, routed)           0.000     1.793    sigma/arith/rand/M_w_q[27]_i_1_n_0
    SLICE_X46Y28         FDRE                                         r  sigma/arith/rand/M_w_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.822     2.012    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X46Y28         FDRE                                         r  sigma/arith/rand/M_w_q_reg[27]/C
                         clock pessimism             -0.500     1.512    
    SLICE_X46Y28         FDRE (Hold_fdre_C_D)         0.121     1.633    sigma/arith/rand/M_w_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 sigma/arith/rand/M_x_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/arith/rand/M_w_q_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.582%)  route 0.111ns (37.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.554     1.498    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X45Y28         FDRE                                         r  sigma/arith/rand/M_x_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sigma/arith/rand/M_x_q_reg[27]/Q
                         net (fo=2, routed)           0.111     1.750    sigma/arith/rand/M_x_q[27]
    SLICE_X46Y28         LUT5 (Prop_lut5_I3_O)        0.045     1.795 r  sigma/arith/rand/M_w_q[19]_i_1/O
                         net (fo=1, routed)           0.000     1.795    sigma/arith/rand/M_w_q[19]_i_1_n_0
    SLICE_X46Y28         FDSE                                         r  sigma/arith/rand/M_w_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.822     2.012    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X46Y28         FDSE                                         r  sigma/arith/rand/M_w_q_reg[19]/C
                         clock pessimism             -0.500     1.512    
    SLICE_X46Y28         FDSE (Hold_fdse_C_D)         0.120     1.632    sigma/arith/rand/M_w_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.091%)  route 0.134ns (24.909%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.596     1.540    sigma/button_cond_gen_0[4].button_cond/clk_IBUF_BUFG
    SLICE_X62Y48         FDRE                                         r  sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y48         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.134     1.814    sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[6]
    SLICE_X62Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.974 r  sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     1.974    sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[4]_i_1__4_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.013 r  sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     2.014    sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[8]_i_1__4_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.079 r  sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[12]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     2.079    sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[12]_i_1__4_n_5
    SLICE_X62Y50         FDRE                                         r  sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.864     2.054    sigma/button_cond_gen_0[4].button_cond/clk_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y14   sigma/data/ram/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X45Y28   sigma/arith/rand/M_z_q_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y26   sigma/arith/rand/M_z_q_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y46   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y48   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y48   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y49   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y49   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y49   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X45Y28   sigma/arith/rand/M_z_q_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y47   sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y47   sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y46   sigma/rf/M_r_q_reg[255]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y44   sigma/rf/M_r_q_reg[40]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y47   sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y48   sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y48   sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y48   sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y48   sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y26   sigma/arith/rand/M_z_q_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y46   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y48   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y48   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y49   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y49   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y49   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y49   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y34   sigma/button_cond_gen_0[11].button_cond/M_ctr_q_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y33   sigma/button_cond_gen_0[14].button_cond/M_ctr_q_reg[13]/C



