# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../CLK_WIZ_SIMU.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/e69044ca/hdl/processing_system7_bfm_v2_0_arb_wr.v" --include "../../../CLK_WIZ_SIMU.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/e69044ca/hdl"
verilog xil_defaultlib  "../../../CLK_WIZ_SIMU.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/e69044ca/hdl/processing_system7_bfm_v2_0_arb_rd.v" --include "../../../CLK_WIZ_SIMU.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/e69044ca/hdl"
verilog xil_defaultlib  "../../../CLK_WIZ_SIMU.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/e69044ca/hdl/processing_system7_bfm_v2_0_arb_wr_4.v" --include "../../../CLK_WIZ_SIMU.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/e69044ca/hdl"
verilog xil_defaultlib  "../../../CLK_WIZ_SIMU.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/e69044ca/hdl/processing_system7_bfm_v2_0_arb_rd_4.v" --include "../../../CLK_WIZ_SIMU.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/e69044ca/hdl"
verilog xil_defaultlib  "../../../CLK_WIZ_SIMU.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/e69044ca/hdl/processing_system7_bfm_v2_0_arb_hp2_3.v" --include "../../../CLK_WIZ_SIMU.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/e69044ca/hdl"
verilog xil_defaultlib  "../../../CLK_WIZ_SIMU.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/e69044ca/hdl/processing_system7_bfm_v2_0_arb_hp0_1.v" --include "../../../CLK_WIZ_SIMU.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/e69044ca/hdl"
verilog xil_defaultlib  "../../../CLK_WIZ_SIMU.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/e69044ca/hdl/processing_system7_bfm_v2_0_ssw_hp.v" --include "../../../CLK_WIZ_SIMU.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/e69044ca/hdl"
verilog xil_defaultlib  "../../../CLK_WIZ_SIMU.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/e69044ca/hdl/processing_system7_bfm_v2_0_sparse_mem.v" --include "../../../CLK_WIZ_SIMU.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/e69044ca/hdl"
verilog xil_defaultlib  "../../../CLK_WIZ_SIMU.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/e69044ca/hdl/processing_system7_bfm_v2_0_reg_map.v" --include "../../../CLK_WIZ_SIMU.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/e69044ca/hdl"
verilog xil_defaultlib  "../../../CLK_WIZ_SIMU.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/e69044ca/hdl/processing_system7_bfm_v2_0_ocm_mem.v" --include "../../../CLK_WIZ_SIMU.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/e69044ca/hdl"
verilog xil_defaultlib  "../../../CLK_WIZ_SIMU.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/e69044ca/hdl/processing_system7_bfm_v2_0_intr_wr_mem.v" --include "../../../CLK_WIZ_SIMU.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/e69044ca/hdl"
verilog xil_defaultlib  "../../../CLK_WIZ_SIMU.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/e69044ca/hdl/processing_system7_bfm_v2_0_intr_rd_mem.v" --include "../../../CLK_WIZ_SIMU.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/e69044ca/hdl"
verilog xil_defaultlib  "../../../CLK_WIZ_SIMU.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/e69044ca/hdl/processing_system7_bfm_v2_0_fmsw_gp.v" --include "../../../CLK_WIZ_SIMU.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/e69044ca/hdl"
verilog xil_defaultlib  "../../../CLK_WIZ_SIMU.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/e69044ca/hdl/processing_system7_bfm_v2_0_regc.v" --include "../../../CLK_WIZ_SIMU.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/e69044ca/hdl"
verilog xil_defaultlib  "../../../CLK_WIZ_SIMU.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/e69044ca/hdl/processing_system7_bfm_v2_0_ocmc.v" --include "../../../CLK_WIZ_SIMU.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/e69044ca/hdl"
verilog xil_defaultlib  "../../../CLK_WIZ_SIMU.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/e69044ca/hdl/processing_system7_bfm_v2_0_interconnect_model.v" --include "../../../CLK_WIZ_SIMU.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/e69044ca/hdl"
verilog xil_defaultlib  "../../../CLK_WIZ_SIMU.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/e69044ca/hdl/processing_system7_bfm_v2_0_gen_reset.v" --include "../../../CLK_WIZ_SIMU.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/e69044ca/hdl"
verilog xil_defaultlib  "../../../CLK_WIZ_SIMU.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/e69044ca/hdl/processing_system7_bfm_v2_0_gen_clock.v" --include "../../../CLK_WIZ_SIMU.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/e69044ca/hdl"
verilog xil_defaultlib  "../../../CLK_WIZ_SIMU.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/e69044ca/hdl/processing_system7_bfm_v2_0_ddrc.v" --include "../../../CLK_WIZ_SIMU.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/e69044ca/hdl"
verilog xil_defaultlib  "../../../CLK_WIZ_SIMU.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/e69044ca/hdl/processing_system7_bfm_v2_0_axi_slave.v" --include "../../../CLK_WIZ_SIMU.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/e69044ca/hdl"
verilog xil_defaultlib  "../../../CLK_WIZ_SIMU.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/e69044ca/hdl/processing_system7_bfm_v2_0_axi_master.v" --include "../../../CLK_WIZ_SIMU.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/e69044ca/hdl"
verilog xil_defaultlib  "../../../CLK_WIZ_SIMU.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/e69044ca/hdl/processing_system7_bfm_v2_0_afi_slave.v" --include "../../../CLK_WIZ_SIMU.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/e69044ca/hdl"
verilog xil_defaultlib  "../../../CLK_WIZ_SIMU.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/e69044ca/hdl/processing_system7_bfm_v2_0_processing_system7_bfm.v" --include "../../../CLK_WIZ_SIMU.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/e69044ca/hdl"
verilog xil_defaultlib  "../../../CLK_WIZ_SIMU.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_bfm_0_0/sim/design_1_processing_system7_bfm_0_0.v" --include "../../../CLK_WIZ_SIMU.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/e69044ca/hdl"

# compile glbl module
verilog xil_defaultlib "glbl.v"
