<?xml version="1.0" encoding="UTF-8"?>
<Module name="vgaminikbd" T_Register="283(0)" T_Alu="56(0)" T_Lut="485(0)" T_Bsram="4(0)" T_Ssram="2(0)">
 <SubModule name="uclockGen"/>
 <SubModule name="ukdA" Register="2" T_Register="2(2)"/>
 <SubModule name="ukdB" Register="2" T_Register="2(2)"/>
 <SubModule name="ukbd" Register="13" Lut="50" T_Register="59(13)" T_Lut="91(50)" T_Bsram="1(0)" T_Ssram="2(0)">
  <SubModule name="ukbdrom" Bsram="1" T_Bsram="1(1)"/>
  <SubModule name="kbdfifo" Register="19" Lut="25" Ssram="2" T_Register="19(19)" T_Lut="25(25)" T_Ssram="2(2)"/>
  <SubModule name="ps2kbd" Register="27" Lut="16" T_Register="27(27)" T_Lut="16(16)"/>
 </SubModule>
 <SubModule name="uarb" Register="4" Lut="10" T_Register="22(4)" T_Lut="45(10)">
  <SubModule name="dfifo0" Register="6" Lut="12" T_Register="6(6)" T_Lut="12(12)"/>
  <SubModule name="dfifo1" Register="6" Lut="12" T_Register="6(6)" T_Lut="12(12)"/>
  <SubModule name="ArbFifo" Register="6" Lut="11" T_Register="6(6)" T_Lut="11(11)"/>
 </SubModule>
 <SubModule name="uuart0" Register="69" Lut="113" T_Register="69(69)" T_Lut="113(113)"/>
 <SubModule name="uvga" Register="78" Alu="27" Lut="191" T_Register="129(78)" T_Alu="56(27)" T_Lut="236(191)" T_Bsram="3(0)">
  <SubModule name="uheartbeat" Register="8" Alu="5" Lut="4" T_Register="8(8)" T_Alu="5(5)" T_Lut="4(4)"/>
  <SubModule name="ucharbufinit" Register="23" Alu="6" Lut="30" T_Register="23(23)" T_Alu="6(6)" T_Lut="30(30)"/>
  <SubModule name="ucharROM" Bsram="1" T_Bsram="1(1)"/>
  <SubModule name="ucharBuffer" Bsram="2" T_Bsram="2(2)"/>
  <SubModule name="uhvsync" Register="20" Alu="18" Lut="11" T_Register="20(20)" T_Alu="18(18)" T_Lut="11(11)"/>
 </SubModule>
</Module>
