//  Precision RTL Synthesis 64-bit 2018.1.0.19 (Production Release) Fri Aug 10 05:55:53 PDT 2018
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2018, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Windows 10 W@DESKTOP-86TQKQ1  10.0.19041 x64
//  
//  Start time Sun Apr 04 21:17:08 2021

***************************************************************
Device Utilization for 3S50tq144
***************************************************************
Resource                          Used    Avail   Utilization
---------------------------------------------------------------
IOs                               82      97       84.54%
Global Buffers                    1       8        12.50%
LUTs                              42      1536      2.73%
CLB Slices                        22      768       2.86%
Dffs or Latches                   43      1827      2.35%
Block RAMs                        0       4         0.00%
Block Multipliers                 0       4         0.00%
Block Multiplier Dffs             0       144       0.00%
---------------------------------------------------------------

*******************************************************

Library: cad_lib    Cell: lab8_writeback    View: mixed

*******************************************************

  Cell    Library  References     Total Area

 BUFGP    xis3     1 x
 FD       xis3    43 x      1     43 Dffs or Latches
 IBUF     xis3    43 x
 LUT2     xis3     1 x      1      1 LUTs
 LUT4     xis3    41 x      1     41 LUTs
 OBUF     xis3    38 x

 Number of ports :                           82
 Number of nets :                           211
 Number of instances :                      167
 Number of references to this view :          0

Total accumulated area : 
 Number of Dffs or Latches :                 43
 Number of LUTs :                            42
 Number of accumulated instances :          167


*****************************
 IO Register Mapping Report
*****************************
Design: cad_lib.lab8_writeback.mixed

+-----------------+-----------+----------+----------+----------+
| Port            | Direction |   INFF   |  OUTFF   |  TRIFF   |
+-----------------+-----------+----------+----------+----------+
| Data(31)        | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data(30)        | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data(29)        | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data(28)        | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data(27)        | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data(26)        | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data(25)        | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data(24)        | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data(23)        | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data(22)        | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data(21)        | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data(20)        | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data(19)        | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data(18)        | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data(17)        | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data(16)        | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data(15)        | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data(14)        | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data(13)        | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data(12)        | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data(11)        | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data(10)        | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data(9)         | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data(8)         | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data(7)         | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data(6)         | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data(5)         | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data(4)         | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data(3)         | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data(2)         | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data(1)         | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data(0)         | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Rd_in(4)        | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Rd_in(3)        | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Rd_in(2)        | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Rd_in(1)        | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Rd_in(0)        | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| FunC(5)         | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| FunC(4)         | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| FunC(3)         | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| FunC(2)         | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| FunC(1)         | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| FunC(0)         | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| clk             | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Rd_out(4)       | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Rd_out(3)       | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Rd_out(2)       | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Rd_out(1)       | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Rd_out(0)       | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data_out(31)    | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data_out(30)    | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data_out(29)    | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data_out(28)    | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data_out(27)    | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data_out(26)    | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data_out(25)    | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data_out(24)    | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data_out(23)    | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data_out(22)    | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data_out(21)    | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data_out(20)    | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data_out(19)    | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data_out(18)    | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data_out(17)    | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data_out(16)    | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data_out(15)    | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data_out(14)    | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data_out(13)    | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data_out(12)    | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data_out(11)    | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data_out(10)    | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data_out(9)     | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data_out(8)     | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data_out(7)     | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data_out(6)     | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data_out(5)     | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data_out(4)     | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data_out(3)     | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data_out(2)     | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data_out(1)     | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Data_out(0)     | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| w               | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
Total registers mapped: 0
