\hypertarget{struct_u_s_b___o_t_g___device_type_def}{}\section{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def Struct Reference}
\label{struct_u_s_b___o_t_g___device_type_def}\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}


U\+S\+B\+\_\+\+O\+T\+G\+\_\+device\+\_\+\+Registers.  




{\ttfamily \#include $<$stm32f446xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___device_type_def_a9a9dac417f09f6a2d9a4b3110aa99b53}{D\+C\+FG}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___device_type_def_a091e9adaacbe0860ac18eb3792e2e3bb}{D\+C\+TL}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___device_type_def_a203b4c02e7f98d9be696b84f2f118263}{D\+S\+TS}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___device_type_def_a954d7e94f74e00af915feadd074eb98e}{Reserved0C}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___device_type_def_a98f214f983aa10b4a7adbddcfe086bf6}{D\+I\+E\+P\+M\+SK}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___device_type_def_ae446389c3fb6d62537abe36a0d7e564f}{D\+O\+E\+P\+M\+SK}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___device_type_def_a5d28aaa3ea2e4e2246f9ba7025c6a8e7}{D\+A\+I\+NT}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___device_type_def_a26dc7ee19b8bd8c82378575cfddface4}{D\+A\+I\+N\+T\+M\+SK}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___device_type_def_a3f2fce7767f4fcea1912046f26ebcc72}{Reserved20}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___device_type_def_a7d7b3f7c72c92856e77d149c43200709}{Reserved9}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___device_type_def_a033ac90bbc8ed2442100b2836344ef4e}{D\+V\+B\+U\+S\+D\+IS}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___device_type_def_a81acf064ede336d1e0e1e9a6264f3f2b}{D\+V\+B\+U\+S\+P\+U\+L\+SE}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___device_type_def_af0a7a07413a095432031eddc900031cd}{D\+T\+H\+R\+C\+TL}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___device_type_def_a6dca86482073d69a44c8e0e3a5efe068}{D\+I\+E\+P\+E\+M\+P\+M\+SK}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___device_type_def_a881208a5819f6a8bfb1f16a2d7cd05a1}{D\+E\+A\+C\+H\+I\+NT}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___device_type_def_ab10e5be5517065dccac3d098cc1b9894}{D\+E\+A\+C\+H\+M\+SK}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___device_type_def_a4356045c881b1f037c3016473e580679}{Reserved40}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___device_type_def_a6dccbd3d18fe0e4e552aefc9f6f469fa}{D\+I\+N\+E\+P1\+M\+SK}
\item 
uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___device_type_def_a6bb6a88a8d92f9cb65d104f40934844b}{Reserved44} \mbox{[}15\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_u_s_b___o_t_g___device_type_def_aabe0c08efd8c18aa1f85e4a38a3d2469}{D\+O\+U\+T\+E\+P1\+M\+SK}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
U\+S\+B\+\_\+\+O\+T\+G\+\_\+device\+\_\+\+Registers. 

\subsection{Member Data Documentation}
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!D\+A\+I\+NT@{D\+A\+I\+NT}}
\index{D\+A\+I\+NT@{D\+A\+I\+NT}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+A\+I\+NT}{DAINT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def\+::\+D\+A\+I\+NT}\hypertarget{struct_u_s_b___o_t_g___device_type_def_a5d28aaa3ea2e4e2246f9ba7025c6a8e7}{}\label{struct_u_s_b___o_t_g___device_type_def_a5d28aaa3ea2e4e2246f9ba7025c6a8e7}
dev All Endpoints Itr Reg 818h \index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!D\+A\+I\+N\+T\+M\+SK@{D\+A\+I\+N\+T\+M\+SK}}
\index{D\+A\+I\+N\+T\+M\+SK@{D\+A\+I\+N\+T\+M\+SK}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+A\+I\+N\+T\+M\+SK}{DAINTMSK}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def\+::\+D\+A\+I\+N\+T\+M\+SK}\hypertarget{struct_u_s_b___o_t_g___device_type_def_a26dc7ee19b8bd8c82378575cfddface4}{}\label{struct_u_s_b___o_t_g___device_type_def_a26dc7ee19b8bd8c82378575cfddface4}
dev All Endpoints Itr Mask 81\+Ch \index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!D\+C\+FG@{D\+C\+FG}}
\index{D\+C\+FG@{D\+C\+FG}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+C\+FG}{DCFG}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def\+::\+D\+C\+FG}\hypertarget{struct_u_s_b___o_t_g___device_type_def_a9a9dac417f09f6a2d9a4b3110aa99b53}{}\label{struct_u_s_b___o_t_g___device_type_def_a9a9dac417f09f6a2d9a4b3110aa99b53}
dev Configuration Register 800h \index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!D\+C\+TL@{D\+C\+TL}}
\index{D\+C\+TL@{D\+C\+TL}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+C\+TL}{DCTL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def\+::\+D\+C\+TL}\hypertarget{struct_u_s_b___o_t_g___device_type_def_a091e9adaacbe0860ac18eb3792e2e3bb}{}\label{struct_u_s_b___o_t_g___device_type_def_a091e9adaacbe0860ac18eb3792e2e3bb}
dev Control Register 804h \index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!D\+E\+A\+C\+H\+I\+NT@{D\+E\+A\+C\+H\+I\+NT}}
\index{D\+E\+A\+C\+H\+I\+NT@{D\+E\+A\+C\+H\+I\+NT}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+E\+A\+C\+H\+I\+NT}{DEACHINT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def\+::\+D\+E\+A\+C\+H\+I\+NT}\hypertarget{struct_u_s_b___o_t_g___device_type_def_a881208a5819f6a8bfb1f16a2d7cd05a1}{}\label{struct_u_s_b___o_t_g___device_type_def_a881208a5819f6a8bfb1f16a2d7cd05a1}
dedicated EP interrupt 838h \index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!D\+E\+A\+C\+H\+M\+SK@{D\+E\+A\+C\+H\+M\+SK}}
\index{D\+E\+A\+C\+H\+M\+SK@{D\+E\+A\+C\+H\+M\+SK}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+E\+A\+C\+H\+M\+SK}{DEACHMSK}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def\+::\+D\+E\+A\+C\+H\+M\+SK}\hypertarget{struct_u_s_b___o_t_g___device_type_def_ab10e5be5517065dccac3d098cc1b9894}{}\label{struct_u_s_b___o_t_g___device_type_def_ab10e5be5517065dccac3d098cc1b9894}
dedicated EP msk 83\+Ch \index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!D\+I\+E\+P\+E\+M\+P\+M\+SK@{D\+I\+E\+P\+E\+M\+P\+M\+SK}}
\index{D\+I\+E\+P\+E\+M\+P\+M\+SK@{D\+I\+E\+P\+E\+M\+P\+M\+SK}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+I\+E\+P\+E\+M\+P\+M\+SK}{DIEPEMPMSK}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def\+::\+D\+I\+E\+P\+E\+M\+P\+M\+SK}\hypertarget{struct_u_s_b___o_t_g___device_type_def_a6dca86482073d69a44c8e0e3a5efe068}{}\label{struct_u_s_b___o_t_g___device_type_def_a6dca86482073d69a44c8e0e3a5efe068}
dev empty msk 834h \index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!D\+I\+E\+P\+M\+SK@{D\+I\+E\+P\+M\+SK}}
\index{D\+I\+E\+P\+M\+SK@{D\+I\+E\+P\+M\+SK}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+I\+E\+P\+M\+SK}{DIEPMSK}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def\+::\+D\+I\+E\+P\+M\+SK}\hypertarget{struct_u_s_b___o_t_g___device_type_def_a98f214f983aa10b4a7adbddcfe086bf6}{}\label{struct_u_s_b___o_t_g___device_type_def_a98f214f983aa10b4a7adbddcfe086bf6}
dev IN Endpoint Mask 810h \index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!D\+I\+N\+E\+P1\+M\+SK@{D\+I\+N\+E\+P1\+M\+SK}}
\index{D\+I\+N\+E\+P1\+M\+SK@{D\+I\+N\+E\+P1\+M\+SK}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+I\+N\+E\+P1\+M\+SK}{DINEP1MSK}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def\+::\+D\+I\+N\+E\+P1\+M\+SK}\hypertarget{struct_u_s_b___o_t_g___device_type_def_a6dccbd3d18fe0e4e552aefc9f6f469fa}{}\label{struct_u_s_b___o_t_g___device_type_def_a6dccbd3d18fe0e4e552aefc9f6f469fa}
dedicated EP mask 844h \index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!D\+O\+E\+P\+M\+SK@{D\+O\+E\+P\+M\+SK}}
\index{D\+O\+E\+P\+M\+SK@{D\+O\+E\+P\+M\+SK}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+O\+E\+P\+M\+SK}{DOEPMSK}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def\+::\+D\+O\+E\+P\+M\+SK}\hypertarget{struct_u_s_b___o_t_g___device_type_def_ae446389c3fb6d62537abe36a0d7e564f}{}\label{struct_u_s_b___o_t_g___device_type_def_ae446389c3fb6d62537abe36a0d7e564f}
dev O\+UT Endpoint Mask 814h \index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!D\+O\+U\+T\+E\+P1\+M\+SK@{D\+O\+U\+T\+E\+P1\+M\+SK}}
\index{D\+O\+U\+T\+E\+P1\+M\+SK@{D\+O\+U\+T\+E\+P1\+M\+SK}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+O\+U\+T\+E\+P1\+M\+SK}{DOUTEP1MSK}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def\+::\+D\+O\+U\+T\+E\+P1\+M\+SK}\hypertarget{struct_u_s_b___o_t_g___device_type_def_aabe0c08efd8c18aa1f85e4a38a3d2469}{}\label{struct_u_s_b___o_t_g___device_type_def_aabe0c08efd8c18aa1f85e4a38a3d2469}
dedicated EP msk 884h \index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!D\+S\+TS@{D\+S\+TS}}
\index{D\+S\+TS@{D\+S\+TS}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+S\+TS}{DSTS}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def\+::\+D\+S\+TS}\hypertarget{struct_u_s_b___o_t_g___device_type_def_a203b4c02e7f98d9be696b84f2f118263}{}\label{struct_u_s_b___o_t_g___device_type_def_a203b4c02e7f98d9be696b84f2f118263}
dev Status Register (RO) 808h \index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!D\+T\+H\+R\+C\+TL@{D\+T\+H\+R\+C\+TL}}
\index{D\+T\+H\+R\+C\+TL@{D\+T\+H\+R\+C\+TL}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+T\+H\+R\+C\+TL}{DTHRCTL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def\+::\+D\+T\+H\+R\+C\+TL}\hypertarget{struct_u_s_b___o_t_g___device_type_def_af0a7a07413a095432031eddc900031cd}{}\label{struct_u_s_b___o_t_g___device_type_def_af0a7a07413a095432031eddc900031cd}
dev threshold 830h \index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!D\+V\+B\+U\+S\+D\+IS@{D\+V\+B\+U\+S\+D\+IS}}
\index{D\+V\+B\+U\+S\+D\+IS@{D\+V\+B\+U\+S\+D\+IS}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+V\+B\+U\+S\+D\+IS}{DVBUSDIS}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def\+::\+D\+V\+B\+U\+S\+D\+IS}\hypertarget{struct_u_s_b___o_t_g___device_type_def_a033ac90bbc8ed2442100b2836344ef4e}{}\label{struct_u_s_b___o_t_g___device_type_def_a033ac90bbc8ed2442100b2836344ef4e}
dev V\+B\+US discharge Register 828h \index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!D\+V\+B\+U\+S\+P\+U\+L\+SE@{D\+V\+B\+U\+S\+P\+U\+L\+SE}}
\index{D\+V\+B\+U\+S\+P\+U\+L\+SE@{D\+V\+B\+U\+S\+P\+U\+L\+SE}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+V\+B\+U\+S\+P\+U\+L\+SE}{DVBUSPULSE}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def\+::\+D\+V\+B\+U\+S\+P\+U\+L\+SE}\hypertarget{struct_u_s_b___o_t_g___device_type_def_a81acf064ede336d1e0e1e9a6264f3f2b}{}\label{struct_u_s_b___o_t_g___device_type_def_a81acf064ede336d1e0e1e9a6264f3f2b}
dev V\+B\+US Pulse Register 82\+Ch \index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!Reserved0C@{Reserved0C}}
\index{Reserved0C@{Reserved0C}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection[{\texorpdfstring{Reserved0C}{Reserved0C}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def\+::\+Reserved0C}\hypertarget{struct_u_s_b___o_t_g___device_type_def_a954d7e94f74e00af915feadd074eb98e}{}\label{struct_u_s_b___o_t_g___device_type_def_a954d7e94f74e00af915feadd074eb98e}
Reserved 80\+Ch \index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!Reserved20@{Reserved20}}
\index{Reserved20@{Reserved20}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection[{\texorpdfstring{Reserved20}{Reserved20}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def\+::\+Reserved20}\hypertarget{struct_u_s_b___o_t_g___device_type_def_a3f2fce7767f4fcea1912046f26ebcc72}{}\label{struct_u_s_b___o_t_g___device_type_def_a3f2fce7767f4fcea1912046f26ebcc72}
Reserved 820h \index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!Reserved40@{Reserved40}}
\index{Reserved40@{Reserved40}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection[{\texorpdfstring{Reserved40}{Reserved40}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def\+::\+Reserved40}\hypertarget{struct_u_s_b___o_t_g___device_type_def_a4356045c881b1f037c3016473e580679}{}\label{struct_u_s_b___o_t_g___device_type_def_a4356045c881b1f037c3016473e580679}
dedicated EP mask 840h \index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!Reserved44@{Reserved44}}
\index{Reserved44@{Reserved44}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection[{\texorpdfstring{Reserved44}{Reserved44}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def\+::\+Reserved44\mbox{[}15\mbox{]}}\hypertarget{struct_u_s_b___o_t_g___device_type_def_a6bb6a88a8d92f9cb65d104f40934844b}{}\label{struct_u_s_b___o_t_g___device_type_def_a6bb6a88a8d92f9cb65d104f40934844b}
Reserved 844-\/87\+Ch \index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!Reserved9@{Reserved9}}
\index{Reserved9@{Reserved9}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection[{\texorpdfstring{Reserved9}{Reserved9}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def\+::\+Reserved9}\hypertarget{struct_u_s_b___o_t_g___device_type_def_a7d7b3f7c72c92856e77d149c43200709}{}\label{struct_u_s_b___o_t_g___device_type_def_a7d7b3f7c72c92856e77d149c43200709}
Reserved 824h 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}\end{DoxyCompactItemize}
