<html>
<title>Vita</title>
<body bgcolor="white" text="black" link="blue" vlink="purple">

<table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>ContextPreRF: Enhancing the Performance and Energy of GPUs with Non-Uniform Register Access (NURA)</u></font><br/><b>Accepted for publication in IEEE Transaction on VLSI.</b><br/><i>M. Moeng, H. Xu, R. Melhem and A. Jones</i></td><td align="right"><a href="http://www.google.com/search?as_q=ContextPreRF: Enhancing the Performance and Energy of GPUs with Non-Uniform Register Access (NURA) melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Energy-efficient thread assignment optimization in heterogeneous multi-core systems</u></font><br/><b>ACM Transaction on Embedded Computing, vol. 14, no. 1, pp. 15.1–15.26 (2015).</b><br/><i>V. Petrucci, O. Loques, D. Mosse, R. Melhem, N. AbouGazala and S. Gobriel</i></td><td align="right"><a href="http://www.google.com/search?as_q=Energy-efficient thread assignment optimization in heterogeneous multi-core systems melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>A Practical Data Classification Framework for Scalable and High Performance Chip-Multiprocessors</u></font><br/><b>IEEE Transactions on Computers, vol. 63, no. 12, pp. 2905-2918(2014). </b><br/><i>Y. Li, R. Melhem and A.K. Jones</i></td><td align="right"><a href="http://www.google.com/search?as_q=A Practical Data Classification Framework for Scalable and High Performance Chip-Multiprocessors melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Shadow Replication: An Energy-Aware, Fault-Tolerant Computational Model for Green Cloud Computing</u></font><br/><b>Energies, vol. 7, no. 8,  pp. 5151-5176 (2014).</b><br/><i>X. Cui, B. Mills, T. Znati and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=Shadow Replication: An Energy-Aware, Fault-Tolerant Computational Model for Green Cloud Computing melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>PS-TLB: Leveraging Page Classification Information for Fast, Scalable and Efficient Translation for Future CMPs</u></font><br/><b>ACM's Transactions on Architecture and Code Optimization (TACO), vol. 9, no. 4, pp. 28:1-28:21 (2013).</b><br/><i>Y. Li, R. Melhem and A. Jones</i></td><td align="right"><a href="http://www.google.com/search?as_q=PS-TLB: Leveraging Page Classification Information for Fast, Scalable and Efficient Translation for Future CMPs melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Delta-compressed Caching for Overcoming the Write Bandwidth Limitation of Hybrid Main Memory</u></font><br/><b>ACM's Transactions on Architecture and Code Optimization (TACO), vol. 9, no. 4, pp. 55:1-55:20 (2013).</b><br/><i>Y. Du, M. Zhou, B. Childers, R. Melhem and D. Mosse</i></td><td align="right"><a href="http://www.google.com/search?as_q=Delta-compressed Caching for Overcoming the Write Bandwidth Limitation of Hybrid Main Memory melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Ordering Circuit Establishment in Multiplane NoCs</u></font><br/><b>ACM Transactions on Design Automation of Electronic Systems, vol. 18, no. 4, pp. 49:1-39 (2013).</b><br/><i>A. Abousamra, A.K. Jones and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=Ordering Circuit Establishment in Multiplane NoCs melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Data Dependent Sparing to Manage Better-Than-Bad Blocks</u></font><br/><b>IEEE Computer Architecture Letters, vol. 12, no. 2, pp. 43-46 (2013).</b><br/><i>R. Maddah, S. Cho and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=Data Dependent Sparing to Manage Better-Than-Bad Blocks melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Assessing the performance of energy-aware mappings</u></font><br/><b>Parallel Processing Letters, vol. 23, no. 2 (2013).</b><br/><i>A. Benoit, R. Melhem, P. Renaud-Goud and Y. Robert</i></td><td align="right"><a href="http://www.google.com/search?as_q=Assessing the performance of energy-aware mappings melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Co-Design of NoC and Cache Organization for Reducing Access Latency in Chip Multiprocessors</u></font><br/><b>The IEEE Transactions on Parallel and Distributed Systems. vol. 23 no. 6, pp. 1038-1046 (2012).</b><br/><i>A. Abousamra, A. Jones and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=Co-Design of NoC and Cache Organization for Reducing Access Latency in Chip Multiprocessors melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Compiler-assisted Data Distribution and Network Configuration for Chip Multiprocessors</u></font><br/><b>The IEEE Transactions on Parallel and Distributed Systems, vol. 23 no. 11, pp. 2058-2066 (2012).</b><br/><i>Y. Li, A. Abousamra, R. Melhem and A. Jones</i></td><td align="right"><a href="http://www.google.com/search?as_q=Compiler-assisted Data Distribution and Network Configuration for Chip Multiprocessors melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Writeback-aware Partitioning and Replacement in Last-Level Cache of Phase Change Main Memory System</u></font><br/><b>The ACM's Transactions on Architecture and Code Optimization (TACO), vol 8, issue 4, article 53 (2012).</b><br/><i>M. Zhou, Y. Du, B. Childers, R. Melhem and D. Mosse</i></td><td align="right"><a href="http://www.google.com/search?as_q=Writeback-aware Partitioning and Replacement in Last-Level Cache of Phase Change Main Memory System melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Leveraging Sharing in Second Level Translation-Lookaside Buffers for Chip Multiprocessors</u></font><br/><b>IEEE Computer Architecture Letters, vol. 11, no. 2, pp. 49-52 (2012).</b><br/><i>Y. Li, R. Melhem and A. Jones</i></td><td align="right"><a href="http://www.google.com/search?as_q=Leveraging Sharing in Second Level Translation-Lookaside Buffers for Chip Multiprocessors melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>C-AMTE: A Location Mechanism for Flexible Cache Management in Chip Multiprocessors</u></font><br/><b>The Journal of Parallel and Distributed Computing, vol. 71, no. 6, pp. 889-896 (2011)</b><br/><i>M. Hammoud, S. Cho and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=C-AMTE: A Location Mechanism for Flexible Cache Management in Chip Multiprocessors melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>An Optimal Boundary-Fair Scheduling Algorithm for Multiprocessor Real-Time Systems</u></font><br/><b>The Journal of Parallel and Distributed Computing, vol. 71, no. 10, pp. 1411-1425 (2011)</b><br/><i>D. Zhu, X. Qi, D. Mosse and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=An Optimal Boundary-Fair Scheduling Algorithm for Multiprocessor Real-Time Systems melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>On the Interplay of Parallelization, Program Performance, and Energy Consumption</u></font><br/><b>IEEE Transactions on Parallel and Distributed Systems, vol 21, no 3, pp. 342-353 (2010)</b><br/><i>S. Cho and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=On the Interplay of Parallelization, Program Performance, and Energy Consumption melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>A Dynamic Pressure-Aware Associative Placement Strategy for Large Scale Chip Multiprocessors</u></font><br/><b>IEEE Computer Architecture Letters, vol 9, no 1, pp. 29-32 (2010)</b><br/><i>M. Hammoud,  S. Cho and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=A Dynamic Pressure-Aware Associative Placement Strategy for Large Scale Chip Multiprocessors melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Energy Efficient Redundant Configurations for Real-Time Parallel Reliable Servers</u></font><br/><b>Real-Time Systems, vol 41, no 3, pp. 195-221 (2009)</b><br/><i>D. Zhu, R. Melhem and D. Mosse</i></td><td align="right"><a href="http://www.google.com/search?as_q=Energy Efficient Redundant Configurations for Real-Time Parallel Reliable Servers melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Compiler Techniques for Efficient Communications in Circuit Switched Networks for Multiprocessor Systems</u></font><br/><b>IEEE Transactions on Parallel and Distributed Systems, vol 20, no 3, pp. 331-345 (2009)</b><br/><i>S. Shao, A. K. Jones and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=Compiler Techniques for Efficient Communications in Circuit Switched Networks for Multiprocessor Systems melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Oblivious Routing in Fat-Tree Based System Area Networks with Uncertain Traffic Demands</u></font><br/><b>IEEE Transactions on Networking, vol 17, no 5,  pp. 1439-1452 (2009)</b><br/><i>X. Yuan, W. Nienaber,  Z. Duan and R. Melhem </i></td><td align="right"><a href="http://www.google.com/search?as_q=Oblivious Routing in Fat-Tree Based System Area Networks with Uncertain Traffic Demands melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Corollaries to Amdahl's Law for Energy</u></font><br/><b>IEEE Computer Architecture Letters,  vol 7, no 1, pp. 25-28 (2008)</b><br/><i>S. Cho and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=Corollaries to Amdahl's Law for Energy melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Symbolic Expression Analysis for Compiled Communication</u></font><br/><b>Parallel Processing Letters, vol 18, no 4, pp.567-587 (2008)</b><br/><i>S. Shao, Y. Zhang, A. K. Jones and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=Symbolic Expression Analysis for Compiled Communication melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Low Diameter Interconnects for Routing in High Performance Parallel Systems</u></font><br/><b>IEEE Transactions on Computers, vol 56, no 4, pp. 502-510 (2007)</b><br/><i>R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=Low Diameter Interconnects for Routing in High Performance Parallel Systems melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>A Framework for the Design, Synthesis and Cycle-Accurate Simulation of Multiprocessor Networks</u></font><br/><b>The Journal of Parallel and Distributed Computing, vol 65, no 10, pp. 1237-1252 (2005)</b><br/><i>R. Hoare, Z. Ding, S. Tung and R. Melhem</i></td><td align="right"><a href="doc/jpdc_65.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Power Aware Scheduling for AND/OR Graphs in Real-Time Systems</u></font><br/><b>IEEE Transactions on Parallel and Distributed Systems, vol. 15, no. 9, pp. 849-864 (2004)</b><br/><i>D. Zhu, D. Mosse and R. Melhem</i></td><td align="right"><a href="doc/01333655.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Scheduling with dynamic voltage/speed adjustment using slack reclamation in multiprocessor real-time systems</u></font><br/><b>IEEE Transactions on Parallel and Distributed Systems, vol. 14, no. 7, pp.686-700 (2003)</b><br/><i>D. Zhu, R. Melhem and B. Childers</i></td><td align="right"><a href="doc/01214320.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Algorithms for Supporting Compiled Communication</u></font><br/><b>IEEE Transactions on Parallel and Distributed Systems, vol. 14, no. 2, pp. 107-118 (2003)</b><br/><i>X. Yuan, R. Melhem and R. Gupta</i></td><td align="right"><a href="doc/ieeetpds_03.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>A High Speed Scheduler/Controller for Unbuffered Banyan Networks</u></font><br/><b>Computer Communications Journal, vol. 24, no. 9, pp. 1158-1169 (2001)</b><br/><i>C. Salisbury and R. Melhem</i></td><td align="right"><a href="doc/comcom01.ps">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Modeling Communication Locality in Multiprocessors</u></font><br/><b>The Journal of Parallel and Distributed Computing, vol. 56, no. 2, pp. 71-98 (1999)</b><br/><i>S. Salisbury, Z. Chen, and R. Melhem</i></td><td align="right"><a href="doc/jpdc99.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Arbitrary Size Benes Networks</u></font><br/><b>Parallel Processing Letters, vol. 7, no. 3, pp. 279-284 (1997)</b><br/><i>C. Chang and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=Arbitrary Size Benes Networks melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Implementing an Efficient Collisionless N- body Code on the Cray T3D</u></font><br/><b>Computers in Physics, vol. 11, no. 4, pp. 378-385 (1997)</b><br/><i>S. Sigurdsson, B. He, R. Melhem and L. Hernquist</i></td><td align="right"><a href="http://www.google.com/search?as_q=Implementing an Efficient Collisionless N- body Code on the Cray T3D melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Fault-Tolerance through Scheduling of Aperiodic Tasks in Hard Real-Time Multiprocessor Systems</u></font><br/><b>IEEE Trans. On Parallel and Distributed Systems, vol. 8, no. 3, pp. 272-284 (1997)</b><br/><i>S. Ghosh, R. Melhem and D. Mosse</i></td><td align="right"><a href="doc/00584093.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>On-Line Error Detection through Data Duplication in Distributed-Memory Systems</u></font><br/><b>Microprocessor and Microsystems - a special issue on Fault Tolerance, vol. 21, no. 7, pp. 197-209 (1997)</b><br/><i>C. Gong, R. Melhem and R. Gupta</i></td><td align="right"><a href="http://www.google.com/search?as_q=On-Line Error Detection through Data Duplication in Distributed-Memory Systems melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>A Load Balancing Package on Distributed Memory Systems and its Application to Particle-Particle Particle-Mesh (P3M) Methods</u></font><br/><b>Parallel Computing, vol. 23, pp. 1525-1544 (1997)</b><br/><i>X. Yuan, C. Salisbury, D. Balsara and R. Melhem</i></td><td align="right"><a href="doc/parcomp.ps">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Demand-Driven Data Flow Analysis For Communication Optimization</u></font><br/><b>Parallel Processing Letters, vol. 7, no. 4, pp. 359-370 (1997)</b><br/><i>X. Yuan, R. Gupta and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=Demand-Driven Data Flow Analysis For Communication Optimization melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Loop Transformations for Fault Detection in Regular Loops on Massively Parallel Systems</u></font><br/><b>IEEE Trans. on Parallel and Distributed Systems, vol. 7, no. 12, pp. 1238-1249 (1996)</b><br/><i>C. Gong, R. Melhem and R. Gupta</i></td><td align="right"><a href="doc/00553273.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Routing in Modular Fault-Tolerant Multiprocessor Systems</u></font><br/><b>IEEE Trans. on Parallel and Distributed Systems, vol. 6, no. 11, pp. 1206-1220 (1995)</b><br/><i>M. Alam and R. Melhem</i></td><td align="right"><a href="doc/00476192.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Dynamic Reconfiguration of Optically Interconnected Networks with Time-Division Multiplexing</u></font><br/><b>The Journal of Parallel and Distributed Computing, vol. 22, no. 2, pp. 268-278 (1994)</b><br/><i>C. Qiao, R. Melhem, D. Chiarulli and S. Levitan</i></td><td align="right"><a href="doc/jpdc2_94.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Computational Arrays with Flexible Redundancy</u></font><br/><b>IEEE Trans. on Computers, vol. 43, no. 4, pp. 413-430 (1994)</b><br/><i>J. Ramirez and R. Melhem</i></td><td align="right"><a href="doc/00278480.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>A Uniform Framework for Dynamic Load Balancing Strategies in Distributed Processing Systems</u></font><br/><b>The Journal of Parallel and Distributed Computing, vol. 23, no. 2, pp. 246-255, (1994)</b><br/><i>T. Znati and R. Melhem</i></td><td align="right"><a href="doc/jpdc_94.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Short Circuits in Buffered Multi-stage Interconnection Networks</u></font><br/><b>The Computer Journal, vol. 33, no. 4, pp. 323-329 (1990)</b><br/><i>Y. Pan and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=Short Circuits in Buffered Multi-stage Interconnection Networks melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Embedding Rectangular Grids into Square Grids with Dilation Two</u></font><br/><b>IEEE Transactions on Computers, vol. 39, no. 12, pp. 1446-1455, (1990)</b><br/><i>R. Melhem and G. Hwang</i></td><td align="right"><a href="doc/00061064.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>A Systolic Accelerator for the Iterative Solution of Sparse Linear Systems</u></font><br/><b>IEEE Trans. on Computers, vol. 38, no. 11, pp.1591-1595 (1989)</b><br/><i>R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=A Systolic Accelerator for the Iterative Solution of Sparse Linear Systems melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>The Application of a Sequence Notation to the Design of Systolic Computations</u></font><br/><b>BIT, vol. 29, no. 3, pp. 409-427 (1989)</b><br/><i>R. Melhem and C. Guerra</i></td><td align="right"><a href="http://www.google.com/search?as_q=The Application of a Sequence Notation to the Design of Systolic Computations melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Synthesis of Systolic Algorithm Designs</u></font><br/><b>Parallel Computing, vol. 12, no. 2, pp. 195-207 (1989)</b><br/><i>C. Guerra and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=Synthesis of Systolic Algorithm Designs melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Parallel Solution of Linear Systems with Striped, Sparse Matrices</u></font><br/><b>Parallel Computing, vol. 6, no. 2, pp. 165-184, (1988)</b><br/><i>R. G. Melhem</i></td><td align="right"><a href="doc/ParComp_1988.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Message Complexity of the Set Intersection Problem</u></font><br/><b>Information Processing Letters, vol. 27, no. 4, pp.169-174 (1988)</b><br/><i>K. Ramarao, R. Daley and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=Message Complexity of the Set Intersection Problem melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>A Modified Frontal Technique Suitable for Parallel Systems</u></font><br/><b>SIAM J. on Scientific and Statistical Computing, vol. 9, no. 2, pp. 289-303 (1988)</b><br/><i>R. G. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=A Modified Frontal Technique Suitable for Parallel Systems melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Multicolor Ordering of Sparse Matrices Resulting from Irregular Grids</u></font><br/><b>ACM Tran. on Mathematical Software, vol. 14, no. 2, pp. 117-138 (1988)</b><br/><i>R. Melhem and K. Ramarao</i></td><td align="right"><a href="http://www.google.com/search?as_q=Multicolor Ordering of Sparse Matrices Resulting from Irregular Grids melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>A Study of Data Interlock in Computational Networks for Sparse Matrix Multiplication</u></font><br/><b>IEEE Transactions on Computers, vol. 36, no. 9, pp.1101-1107, (1987)</b><br/><i>R. G. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=A Study of Data Interlock in Computational Networks for Sparse Matrix Multiplication melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Toward Efficient Implementations of PCCG Methods on Vector Supercomputers</u></font><br/><b>The International Journal on Supercomputer Applications, vol. 1, no. 1, pp.71-98, (1987)</b><br/><i>R. G. Melhem</i></td><td align="right"><a href="doc/JSCA_87.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Parallel Gauss/Jordan Elimination for the Solution of Dense Linear Systems</u></font><br/><b>Parallel Computing, vol. 4, no. 3, pp.339-343, (1987)</b><br/><i>R. G. Melhem</i></td><td align="right"><a href="doc/ParComp_1987.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Verification of a Class of Self-timed Computational Networks</u></font><br/><b>BIT, vol. 27, no. 4, pp.480-500 (1987)</b><br/><i>R. G. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=Verification of a Class of Self-timed Computational Networks melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Determination of Stripe Structures for Finite Element Matrices</u></font><br/><b>SIAM Journal on Numerical Analysis, vol. 24, no. 6, pp.1419-1433, (1987)</b><br/><i>R. G. Melhem</i></td><td align="right"><a href="doc/siam_1987.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>On the Design of a Pipelined/Systolic Finite Element System</u></font><br/><b>Computers and Structures, vol. 20, pp.67-75, (1985)</b><br/><i>R. G. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=On the Design of a Pipelined/Systolic Finite Element System melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Formal Analysis of a Systolic System for Finite Element Stiffness Matrices</u></font><br/><b>Journal of Computer and System Sciences, vol. 31, no. 1, pp. 1-27, (1985)</b><br/><i>R. G. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=Formal Analysis of a Systolic System for Finite Element Stiffness Matrices melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>A Mathematical Model for the Verification of Systolic Networks</u></font><br/><b>Journal on Computing, vol. 13, no. 3, pp. 541-565, (1984)</b><br/><i>R. G. Melhem and W. C. Rheinboldt</i></td><td align="right"><a href="http://www.google.com/search?as_q=A Mathematical Model for the Verification of Systolic Networks melhem">[google]</a></td></tr></table><br/><br/>
</body>
</html>
