vhdtdtfi -lib work {E:/GIK Institute '21/4th Semester/CS222 - Organization & Assembly/SAP 1/ALU.v} -lang verilog -prj sapfinalESLAB -o ALU.spl -module ALU -template C:/Xilinx/14.5/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family artix7 ALU.spl {E:/GIK Institute '21/4th Semester/CS222 - Organization & Assembly/SAP 1/ALU.sym} 
