<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.18"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>PROJECT_NAME: Dave/Model/APPS/FREERTOS/v4_1_2/Templates/portable/IAR/ARM_CM4F/port_mpu.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PROJECT_NAME
   &#160;<span id="projectnumber">PROJECT_NUMBER</span>
   </div>
   <div id="projectbrief">PROJECT_BRIEF</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.18 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_9ae8d336e4569e0680d3e2193cd995f2.html">Dave</a></li><li class="navelem"><a class="el" href="dir_490bed8d9998c4a99839e21f8ea581e9.html">Model</a></li><li class="navelem"><a class="el" href="dir_33846ca2b359b82220662b9710bd22e5.html">APPS</a></li><li class="navelem"><a class="el" href="dir_248eba3674ae8bcb079875a3cd0e3dd0.html">FREERTOS</a></li><li class="navelem"><a class="el" href="dir_79d0790edffd36fa09e12a820aaca3fd.html">v4_1_2</a></li><li class="navelem"><a class="el" href="dir_76eb16d7d451661575af6a6ac154b6cc.html">Templates</a></li><li class="navelem"><a class="el" href="dir_e63ee3f6a044beec70b44fe174abeade.html">portable</a></li><li class="navelem"><a class="el" href="dir_d7382bd17e674b025fd6080b6b251069.html">IAR</a></li><li class="navelem"><a class="el" href="dir_5c4794511badffe264ded47bb29a895c.html">ARM_CM4F</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">port_mpu.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;intrinsics.h&gt;</code><br />
<code>#include &quot;<a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2_free_r_t_o_s_8h_source.html">FREERTOS/FreeRTOS.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2task_8h_source.html">FREERTOS/task.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for port_mpu.h:</div>
<div class="dyncontent">
<div class="center"><img src="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h__incl.png" border="0" usemap="#_dave_2_model_2_a_p_p_s_2_f_r_e_e_r_t_o_s_2v4__1__2_2_templates_2portable_2_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h" alt=""/></div>
<map name="_dave_2_model_2_a_p_p_s_2_f_r_e_e_r_t_o_s_2v4__1__2_2_templates_2portable_2_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h" id="_dave_2_model_2_a_p_p_s_2_f_r_e_e_r_t_o_s_2v4__1__2_2_templates_2portable_2_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h">
<area shape="rect" title=" " alt="" coords="624,5,827,61"/>
<area shape="rect" title=" " alt="" coords="532,109,617,136"/>
<area shape="rect" href="_generated_2_f_r_e_e_r_t_o_s_2_free_r_t_o_s_8h.html" title=" " alt="" coords="641,109,809,136"/>
<area shape="rect" href="_generated_2_f_r_e_e_r_t_o_s_2task_8h.html" title=" " alt="" coords="899,259,957,285"/>
<area shape="rect" title=" " alt="" coords="801,184,869,211"/>
<area shape="rect" title=" " alt="" coords="987,184,1053,211"/>
<area shape="rect" href="_free_r_t_o_s_config_8h.html" title=" " alt="" coords="5,184,136,211"/>
<area shape="rect" href="_generated_2_f_r_e_e_r_t_o_s_2projdefs_8h.html" title=" " alt="" coords="161,184,239,211"/>
<area shape="rect" href="_generated_2_f_r_e_e_r_t_o_s_2portable_8h.html" title=" " alt="" coords="263,184,342,211"/>
<area shape="rect" href="_d_a_v_e__common_8h.html" title="This file contains all app related public data structures,enums and function prototypes." alt="" coords="366,184,493,211"/>
<area shape="rect" href="freertos__conf_8h.html" title=" " alt="" coords="517,184,624,211"/>
<area shape="rect" href="_generated_2_f_r_e_e_r_t_o_s_2semphr_8h.html" title=" " alt="" coords="649,184,725,211"/>
<area shape="rect" href="_generated_2_f_r_e_e_r_t_o_s_2message__buffer_8h.html" title=" " alt="" coords="1077,184,1201,211"/>
<area shape="rect" href="_generated_2_f_r_e_e_r_t_o_s_2timers_8h.html" title=" " alt="" coords="893,184,963,211"/>
<area shape="rect" href="xmc__device_8h.html" title=" " alt="" coords="20,259,121,285"/>
<area shape="rect" href="_generated_2_f_r_e_e_r_t_o_s_2deprecated__definitions_8h.html" title=" " alt="" coords="183,259,345,285"/>
<area shape="rect" href="_generated_2_f_r_e_e_r_t_o_s_2mpu__wrappers_8h.html" title=" " alt="" coords="369,259,487,285"/>
<area shape="rect" href="_generated_2_f_r_e_e_r_t_o_s_2list_8h.html" title=" " alt="" coords="903,333,953,360"/>
<area shape="rect" href="_generated_2_f_r_e_e_r_t_o_s_2queue_8h.html" title=" " alt="" coords="653,259,721,285"/>
<area shape="rect" href="_generated_2_f_r_e_e_r_t_o_s_2stream__buffer_8h.html" title=" " alt="" coords="1083,259,1194,285"/>
</map>
</div>
</div>
<p><a href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ab622d8c674f2a417a666a7ed89109e79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#ab622d8c674f2a417a666a7ed89109e79">MPU_WRAPPERS_INCLUDED_FROM_API_FILE</a></td></tr>
<tr class="separator:ab622d8c674f2a417a666a7ed89109e79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6c52b1b434ca2a708c56fdee02e7946"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#aa6c52b1b434ca2a708c56fdee02e7946">configSYSTICK_CLOCK_HZ</a>&#160;&#160;&#160;<a class="el" href="_free_r_t_o_s_config_8h.html#aa68082df879e6fc96bcb9b26513639e7">configCPU_CLOCK_HZ</a></td></tr>
<tr class="separator:aa6c52b1b434ca2a708c56fdee02e7946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94a387a85f1ebbd3d23feceb63d995c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#a94a387a85f1ebbd3d23feceb63d995c5">portNVIC_SYSTICK_CLK_BIT</a>&#160;&#160;&#160;( 1UL &lt;&lt; 2UL )</td></tr>
<tr class="separator:a94a387a85f1ebbd3d23feceb63d995c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adad03b75dbce86018cd8f77724f5f89a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#adad03b75dbce86018cd8f77724f5f89a">portNVIC_SYSTICK_CTRL_REG</a>&#160;&#160;&#160;( * ( ( volatile uint32_t * ) 0xe000e010 ) )</td></tr>
<tr class="separator:adad03b75dbce86018cd8f77724f5f89a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fb185b6f87a37fcb11be7f5f7f74c3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#a6fb185b6f87a37fcb11be7f5f7f74c3c">portNVIC_SYSTICK_LOAD_REG</a>&#160;&#160;&#160;( * ( ( volatile uint32_t * ) 0xe000e014 ) )</td></tr>
<tr class="separator:a6fb185b6f87a37fcb11be7f5f7f74c3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a840264c4ada33651c41921488329f127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#a840264c4ada33651c41921488329f127">portNVIC_SYSTICK_CURRENT_VALUE_REG</a>&#160;&#160;&#160;( * ( ( volatile uint32_t * ) 0xe000e018 ) )</td></tr>
<tr class="separator:a840264c4ada33651c41921488329f127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d076b8b45d4ab187668bb7b0c1f8d31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#a9d076b8b45d4ab187668bb7b0c1f8d31">portNVIC_SYSPRI2_REG</a>&#160;&#160;&#160;( * ( ( volatile uint32_t * ) 0xe000ed20 ) )</td></tr>
<tr class="separator:a9d076b8b45d4ab187668bb7b0c1f8d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4cbf096bd80014415c454f9141279ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#ac4cbf096bd80014415c454f9141279ca">portNVIC_SYSPRI1_REG</a>&#160;&#160;&#160;( * ( ( volatile uint32_t * ) 0xe000ed1c ) )</td></tr>
<tr class="separator:ac4cbf096bd80014415c454f9141279ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d3d0b2d6b418d965a0fe19a1ffb83f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#a0d3d0b2d6b418d965a0fe19a1ffb83f1">portNVIC_SYS_CTRL_STATE_REG</a>&#160;&#160;&#160;( * ( ( volatile uint32_t * ) 0xe000ed24 ) )</td></tr>
<tr class="separator:a0d3d0b2d6b418d965a0fe19a1ffb83f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdef952eb903280dc93852a6533a77ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#acdef952eb903280dc93852a6533a77ac">portNVIC_MEM_FAULT_ENABLE</a>&#160;&#160;&#160;( 1UL &lt;&lt; 16UL )</td></tr>
<tr class="separator:acdef952eb903280dc93852a6533a77ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb3b919525b5dbfd78bd5f470a1092f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#aeb3b919525b5dbfd78bd5f470a1092f1">portMPU_TYPE_REG</a>&#160;&#160;&#160;( * ( ( volatile uint32_t * ) 0xe000ed90 ) )</td></tr>
<tr class="separator:aeb3b919525b5dbfd78bd5f470a1092f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac6cdf78e51154baa7431f253cf33bb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#aac6cdf78e51154baa7431f253cf33bb6">portMPU_REGION_BASE_ADDRESS_REG</a>&#160;&#160;&#160;( * ( ( volatile uint32_t * ) 0xe000ed9C ) )</td></tr>
<tr class="separator:aac6cdf78e51154baa7431f253cf33bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a100489cacc1a4c0ddf3f75e285091f38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#a100489cacc1a4c0ddf3f75e285091f38">portMPU_REGION_ATTRIBUTE_REG</a>&#160;&#160;&#160;( * ( ( volatile uint32_t * ) 0xe000edA0 ) )</td></tr>
<tr class="separator:a100489cacc1a4c0ddf3f75e285091f38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9479ccbf12b6a6fac418f477b0a8d8a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#a9479ccbf12b6a6fac418f477b0a8d8a3">portMPU_CTRL_REG</a>&#160;&#160;&#160;( * ( ( volatile uint32_t * ) 0xe000ed94 ) )</td></tr>
<tr class="separator:a9479ccbf12b6a6fac418f477b0a8d8a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b72d249500608fc2029c6de80ac5863"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#a7b72d249500608fc2029c6de80ac5863">portEXPECTED_MPU_TYPE_VALUE</a>&#160;&#160;&#160;( 8UL &lt;&lt; 8UL ) /* 8 regions, unified. */</td></tr>
<tr class="separator:a7b72d249500608fc2029c6de80ac5863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f406b36c513d575edab59ff2752ed9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#a3f406b36c513d575edab59ff2752ed9e">portMPU_ENABLE</a>&#160;&#160;&#160;( 0x01UL )</td></tr>
<tr class="separator:a3f406b36c513d575edab59ff2752ed9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40db474ecba1086d93db1b4733584da9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#a40db474ecba1086d93db1b4733584da9">portMPU_BACKGROUND_ENABLE</a>&#160;&#160;&#160;( 1UL &lt;&lt; 2UL )</td></tr>
<tr class="separator:a40db474ecba1086d93db1b4733584da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac367710b7ceb5b51f1490bb7b33be31f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#ac367710b7ceb5b51f1490bb7b33be31f">portPRIVILEGED_EXECUTION_START_ADDRESS</a>&#160;&#160;&#160;( 0UL )</td></tr>
<tr class="separator:ac367710b7ceb5b51f1490bb7b33be31f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a108ee0d861562b61efb679612f01638b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#a108ee0d861562b61efb679612f01638b">portMPU_REGION_VALID</a>&#160;&#160;&#160;( 0x10UL )</td></tr>
<tr class="separator:a108ee0d861562b61efb679612f01638b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6323908daa39345ab5a7ed0b72619c5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#a6323908daa39345ab5a7ed0b72619c5c">portMPU_REGION_ENABLE</a>&#160;&#160;&#160;( 0x01UL )</td></tr>
<tr class="separator:a6323908daa39345ab5a7ed0b72619c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af10b52e6c8c44893154ca83c86687756"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#af10b52e6c8c44893154ca83c86687756">portPERIPHERALS_START_ADDRESS</a>&#160;&#160;&#160;0x40000000UL</td></tr>
<tr class="separator:af10b52e6c8c44893154ca83c86687756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b32ee18154a22e980f1c4251fc40088"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#a6b32ee18154a22e980f1c4251fc40088">portPERIPHERALS_END_ADDRESS</a>&#160;&#160;&#160;0x5FFFFFFFUL</td></tr>
<tr class="separator:a6b32ee18154a22e980f1c4251fc40088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb00c00ae5a1b5c39ef0d008cdc2aabe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#aeb00c00ae5a1b5c39ef0d008cdc2aabe">portNVIC_SYSTICK_INT_BIT</a>&#160;&#160;&#160;( 1UL &lt;&lt; 1UL )</td></tr>
<tr class="separator:aeb00c00ae5a1b5c39ef0d008cdc2aabe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c9342fc3940bcd756f344e3489a030e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#a4c9342fc3940bcd756f344e3489a030e">portNVIC_SYSTICK_ENABLE_BIT</a>&#160;&#160;&#160;( 1UL &lt;&lt; 0UL )</td></tr>
<tr class="separator:a4c9342fc3940bcd756f344e3489a030e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1774a206db4e93668b7508965338893f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#a1774a206db4e93668b7508965338893f">portNVIC_SYSTICK_COUNT_FLAG_BIT</a>&#160;&#160;&#160;( 1UL &lt;&lt; 16UL )</td></tr>
<tr class="separator:a1774a206db4e93668b7508965338893f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a786050ea368d9645ca097b3b8a51af2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#a786050ea368d9645ca097b3b8a51af2e">portNVIC_PENDSVCLEAR_BIT</a>&#160;&#160;&#160;( 1UL &lt;&lt; 27UL )</td></tr>
<tr class="separator:a786050ea368d9645ca097b3b8a51af2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c6cabffb5fdea8c959c2025f1e0488f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#a8c6cabffb5fdea8c959c2025f1e0488f">portNVIC_PEND_SYSTICK_CLEAR_BIT</a>&#160;&#160;&#160;( 1UL &lt;&lt; 25UL )</td></tr>
<tr class="separator:a8c6cabffb5fdea8c959c2025f1e0488f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c5290885b276bfcff1a8b11fdbc7922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#a6c5290885b276bfcff1a8b11fdbc7922">portCPUID</a>&#160;&#160;&#160;( * ( ( volatile uint32_t * ) 0xE000ed00 ) )</td></tr>
<tr class="separator:a6c5290885b276bfcff1a8b11fdbc7922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a886265a9e68a1d7f89a6e8175ea5afbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#a886265a9e68a1d7f89a6e8175ea5afbe">portCORTEX_M7_r0p1_ID</a>&#160;&#160;&#160;( 0x410FC271UL )</td></tr>
<tr class="separator:a886265a9e68a1d7f89a6e8175ea5afbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5ff711f46f557286695d23f48ccd8c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#ac5ff711f46f557286695d23f48ccd8c1">portCORTEX_M7_r0p0_ID</a>&#160;&#160;&#160;( 0x410FC270UL )</td></tr>
<tr class="separator:ac5ff711f46f557286695d23f48ccd8c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71a0b2492ed73217b5864c1e3ba8c9be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#a71a0b2492ed73217b5864c1e3ba8c9be">portNVIC_PENDSV_PRI</a>&#160;&#160;&#160;( ( ( uint32_t ) <a class="el" href="_free_r_t_o_s_config_8h.html#ac42cff506ad61d4174fa23e952e3225e">configKERNEL_INTERRUPT_PRIORITY</a> ) &lt;&lt; 16UL )</td></tr>
<tr class="separator:a71a0b2492ed73217b5864c1e3ba8c9be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4ddaa528bc05260d1a5a607c8a00d9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#ae4ddaa528bc05260d1a5a607c8a00d9f">portNVIC_SYSTICK_PRI</a>&#160;&#160;&#160;( ( ( uint32_t ) <a class="el" href="_free_r_t_o_s_config_8h.html#ac42cff506ad61d4174fa23e952e3225e">configKERNEL_INTERRUPT_PRIORITY</a> ) &lt;&lt; 24UL )</td></tr>
<tr class="separator:ae4ddaa528bc05260d1a5a607c8a00d9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf64c884e2c61ba605619242efbd6656"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#aaf64c884e2c61ba605619242efbd6656">portNVIC_SVC_PRI</a>&#160;&#160;&#160;( ( ( uint32_t ) <a class="el" href="_free_r_t_o_s_config_8h.html#a54bfc31c410ee452577a25a4552c3704">configMAX_SYSCALL_INTERRUPT_PRIORITY</a> - 1UL ) &lt;&lt; 24UL )</td></tr>
<tr class="separator:aaf64c884e2c61ba605619242efbd6656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bf7ad0c574222fbbf0ad6ac5a387a11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#a9bf7ad0c574222fbbf0ad6ac5a387a11">portFIRST_USER_INTERRUPT_NUMBER</a>&#160;&#160;&#160;( 16 )</td></tr>
<tr class="separator:a9bf7ad0c574222fbbf0ad6ac5a387a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72b5f375744da7a3ec890dd573dddc77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#a72b5f375744da7a3ec890dd573dddc77">portNVIC_IP_REGISTERS_OFFSET_16</a>&#160;&#160;&#160;( 0xE000E3F0 )</td></tr>
<tr class="separator:a72b5f375744da7a3ec890dd573dddc77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4e191d3886fa6ba91bb7cd11cdc665e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#ad4e191d3886fa6ba91bb7cd11cdc665e">portAIRCR_REG</a>&#160;&#160;&#160;( * ( ( volatile uint32_t * ) 0xE000ED0C ) )</td></tr>
<tr class="separator:ad4e191d3886fa6ba91bb7cd11cdc665e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a8cc3be38f6a681ffcf3a895970853f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#a6a8cc3be38f6a681ffcf3a895970853f">portMAX_8_BIT_VALUE</a>&#160;&#160;&#160;( ( uint8_t ) 0xff )</td></tr>
<tr class="separator:a6a8cc3be38f6a681ffcf3a895970853f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a046cc13f73dad0c8a9cdd0504bc35a88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#a046cc13f73dad0c8a9cdd0504bc35a88">portTOP_BIT_OF_BYTE</a>&#160;&#160;&#160;( ( uint8_t ) 0x80 )</td></tr>
<tr class="separator:a046cc13f73dad0c8a9cdd0504bc35a88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbfa60faa2116dee71c1923a4ec3aa4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#abbfa60faa2116dee71c1923a4ec3aa4a">portMAX_PRIGROUP_BITS</a>&#160;&#160;&#160;( ( uint8_t ) 7 )</td></tr>
<tr class="separator:abbfa60faa2116dee71c1923a4ec3aa4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3de9530f5de675c37a0195cda9e272d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#a3de9530f5de675c37a0195cda9e272d0">portPRIORITY_GROUP_MASK</a>&#160;&#160;&#160;( 0x07UL &lt;&lt; 8UL )</td></tr>
<tr class="separator:a3de9530f5de675c37a0195cda9e272d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31e85c2138ccee8dc7a8397f0c5cf44c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#a31e85c2138ccee8dc7a8397f0c5cf44c">portPRIGROUP_SHIFT</a>&#160;&#160;&#160;( 8UL )</td></tr>
<tr class="separator:a31e85c2138ccee8dc7a8397f0c5cf44c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a481ef8434703c3834dd1e701805853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#a9a481ef8434703c3834dd1e701805853">portVECTACTIVE_MASK</a>&#160;&#160;&#160;( 0xFFUL )</td></tr>
<tr class="separator:a9a481ef8434703c3834dd1e701805853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45273dc9a093bf983ce3797ca3a3b58e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#a45273dc9a093bf983ce3797ca3a3b58e">portFPCCR</a>&#160;&#160;&#160;( ( volatile uint32_t * ) 0xe000ef34 ) /* Floating point context <a class="el" href="portasm__mpu_8h.html#a74c2020176ad9adfbe1f144348dc39e4">control</a> register. */</td></tr>
<tr class="separator:a45273dc9a093bf983ce3797ca3a3b58e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba967c75b3173a502d99d274da0f6757"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#aba967c75b3173a502d99d274da0f6757">portASPEN_AND_LSPEN_BITS</a>&#160;&#160;&#160;( 0x3UL &lt;&lt; 30UL )</td></tr>
<tr class="separator:aba967c75b3173a502d99d274da0f6757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a062d03aca8ae932b4552a2aa19853b44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#a062d03aca8ae932b4552a2aa19853b44">portINITIAL_XPSR</a>&#160;&#160;&#160;( 0x01000000 )</td></tr>
<tr class="separator:a062d03aca8ae932b4552a2aa19853b44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a372d1affad9d6424b60dac6c513e97f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#a372d1affad9d6424b60dac6c513e97f0">portINITIAL_EXC_RETURN</a>&#160;&#160;&#160;( 0xfffffffd )</td></tr>
<tr class="separator:a372d1affad9d6424b60dac6c513e97f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a841afcdc52ed68a2d5cc0884ff9a67b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#a841afcdc52ed68a2d5cc0884ff9a67b0">portINITIAL_CONTROL_IF_UNPRIVILEGED</a>&#160;&#160;&#160;( 0x03 )</td></tr>
<tr class="separator:a841afcdc52ed68a2d5cc0884ff9a67b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cc91f3151d1a38897a23ccacefe3388"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#a6cc91f3151d1a38897a23ccacefe3388">portINITIAL_CONTROL_IF_PRIVILEGED</a>&#160;&#160;&#160;( 0x02 )</td></tr>
<tr class="separator:a6cc91f3151d1a38897a23ccacefe3388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a999f8ac4db72ceef6f6922f385fadbcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#a999f8ac4db72ceef6f6922f385fadbcd">portOFFSET_TO_PC</a>&#160;&#160;&#160;( 6 )</td></tr>
<tr class="separator:a999f8ac4db72ceef6f6922f385fadbcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14e81b7d3d94bf8d192c05c06f82c8d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#a14e81b7d3d94bf8d192c05c06f82c8d8">portMAX_24_BIT_NUMBER</a>&#160;&#160;&#160;( 0xffffffUL )</td></tr>
<tr class="separator:a14e81b7d3d94bf8d192c05c06f82c8d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ee932503b5ba9d5a6125df7e7fc459b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#a5ee932503b5ba9d5a6125df7e7fc459b">portMISSED_COUNTS_FACTOR</a>&#160;&#160;&#160;( 45UL )</td></tr>
<tr class="separator:a5ee932503b5ba9d5a6125df7e7fc459b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4d0dccf5f3a96cf955bd2cf5ff987a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#ac4d0dccf5f3a96cf955bd2cf5ff987a2">portSTART_ADDRESS_MASK</a>&#160;&#160;&#160;( ( <a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#a84e9a8ba132feed0b2401c1f4e2ac63c">StackType_t</a> ) 0xfffffffeUL )</td></tr>
<tr class="separator:ac4d0dccf5f3a96cf955bd2cf5ff987a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ac2f4514b384239d075fe4fe8d0daa891"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#ac2f4514b384239d075fe4fe8d0daa891">prvSetupMPU</a> (void) <a class="el" href="_model_2_a_p_p_s_2_f_r_e_e_r_t_o_s_2v4__1__2_2_templates_2mpu__wrappers_8h.html#a4785c4f4a8c04b835139dcc2a6682078">PRIVILEGED_FUNCTION</a></td></tr>
<tr class="separator:ac2f4514b384239d075fe4fe8d0daa891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb4b5cabdd1cf4e24cc69850144ea727"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#abb4b5cabdd1cf4e24cc69850144ea727">prvGetMPURegionSizeSetting</a> (uint32_t ulActualSizeInBytes) <a class="el" href="_model_2_a_p_p_s_2_f_r_e_e_r_t_o_s_2v4__1__2_2_templates_2mpu__wrappers_8h.html#a4785c4f4a8c04b835139dcc2a6682078">PRIVILEGED_FUNCTION</a></td></tr>
<tr class="separator:abb4b5cabdd1cf4e24cc69850144ea727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac42aa31652a6e8158f8ea8a88aad8275"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#a46fb21e00ae0729d7515c0fbf2269796">BaseType_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#ac42aa31652a6e8158f8ea8a88aad8275">xPortRaisePrivilege</a> (void)</td></tr>
<tr class="separator:ac42aa31652a6e8158f8ea8a88aad8275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4649001ea4d29b80759e6eca4bba58eb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#a4649001ea4d29b80759e6eca4bba58eb">vPortSetupTimerInterrupt</a> (void)</td></tr>
<tr class="separator:a4649001ea4d29b80759e6eca4bba58eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab643439f618ca253f9483429dc6d0ded"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#ab643439f618ca253f9483429dc6d0ded">xPortSysTickHandler</a> (void) <a class="el" href="_model_2_a_p_p_s_2_f_r_e_e_r_t_o_s_2v4__1__2_2_templates_2mpu__wrappers_8h.html#a4785c4f4a8c04b835139dcc2a6682078">PRIVILEGED_FUNCTION</a></td></tr>
<tr class="separator:ab643439f618ca253f9483429dc6d0ded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af64e1d94c315eeda3ccf941ec0bcb579"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#af64e1d94c315eeda3ccf941ec0bcb579">vPortStartFirstTask</a> (void) <a class="el" href="_model_2_a_p_p_s_2_f_r_e_e_r_t_o_s_2v4__1__2_2_templates_2mpu__wrappers_8h.html#a4785c4f4a8c04b835139dcc2a6682078">PRIVILEGED_FUNCTION</a></td></tr>
<tr class="separator:af64e1d94c315eeda3ccf941ec0bcb579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ff246b1dcf8d5478bfb6f0b88258513"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#a9ff246b1dcf8d5478bfb6f0b88258513">vPortEnableVFP</a> (void)</td></tr>
<tr class="separator:a9ff246b1dcf8d5478bfb6f0b88258513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab620761336a86016a92fe379d409ac4b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#ab620761336a86016a92fe379d409ac4b">vPortSVCHandler_C</a> (uint32_t *pulParam)</td></tr>
<tr class="separator:ab620761336a86016a92fe379d409ac4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b9ca89bea1639d6dad074cee491b60b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#a3b9ca89bea1639d6dad074cee491b60b">vPortRestoreContextOfFirstTask</a> (void) <a class="el" href="_model_2_a_p_p_s_2_f_r_e_e_r_t_o_s_2v4__1__2_2_templates_2mpu__wrappers_8h.html#a4785c4f4a8c04b835139dcc2a6682078">PRIVILEGED_FUNCTION</a></td></tr>
<tr class="separator:a3b9ca89bea1639d6dad074cee491b60b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a07b687c67d8d2aac2808bb1d8c1c01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#a84e9a8ba132feed0b2401c1f4e2ac63c">StackType_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#a8a07b687c67d8d2aac2808bb1d8c1c01">pxPortInitialiseStack</a> (<a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#a84e9a8ba132feed0b2401c1f4e2ac63c">StackType_t</a> *pxTopOfStack, <a class="el" href="_model_2_a_p_p_s_2_f_r_e_e_r_t_o_s_2v4__1__2_2_templates_2projdefs_8h.html#a9b32502ff92c255c686dacde53c1cba0">TaskFunction_t</a> pxCode, void *pvParameters, <a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#a46fb21e00ae0729d7515c0fbf2269796">BaseType_t</a> xRunPrivileged)</td></tr>
<tr class="separator:a8a07b687c67d8d2aac2808bb1d8c1c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade5a8c6666e7413a0355cc252029c5c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#a46fb21e00ae0729d7515c0fbf2269796">BaseType_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#ade5a8c6666e7413a0355cc252029c5c6">xPortStartScheduler</a> (void)</td></tr>
<tr class="separator:ade5a8c6666e7413a0355cc252029c5c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af76f3c0b44c5b5c06fc046a4ee1a6423"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#af76f3c0b44c5b5c06fc046a4ee1a6423">vPortEndScheduler</a> (void)</td></tr>
<tr class="separator:af76f3c0b44c5b5c06fc046a4ee1a6423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ed3554a3de09a3bd09d396ee081ab69"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#a2ed3554a3de09a3bd09d396ee081ab69">vPortEnterCritical</a> (void)</td></tr>
<tr class="separator:a2ed3554a3de09a3bd09d396ee081ab69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed20ada05b957181a0de042802a82a5b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#aed20ada05b957181a0de042802a82a5b">vPortExitCritical</a> (void)</td></tr>
<tr class="separator:aed20ada05b957181a0de042802a82a5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd9e35db61806f0202f515454ce9d0df"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#acd9e35db61806f0202f515454ce9d0df">vPortResetPrivilege</a> (<a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#a46fb21e00ae0729d7515c0fbf2269796">BaseType_t</a> xRunningPrivileged)</td></tr>
<tr class="separator:acd9e35db61806f0202f515454ce9d0df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67ff6f07b6f326aaef810791955a7b64"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#a67ff6f07b6f326aaef810791955a7b64">vPortStoreTaskMPUSettings</a> (<a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a0f8f90148a90e1be9815fda669fc0e28">xMPU_SETTINGS</a> *xMPUSettings, const struct <a class="el" href="structx_m_e_m_o_r_y___r_e_g_i_o_n.html">xMEMORY_REGION</a> *const xRegions, <a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#a84e9a8ba132feed0b2401c1f4e2ac63c">StackType_t</a> *pxBottomOfStack, uint32_t ulStackDepth)</td></tr>
<tr class="separator:a67ff6f07b6f326aaef810791955a7b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:af1ef0b7e839d2e30cc6ef9cdc93b8801"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#a646f89d4298e4f5afd522202b11cb2e6">UBaseType_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#af1ef0b7e839d2e30cc6ef9cdc93b8801">uxCriticalNesting</a> = 0xaaaaaaaa</td></tr>
<tr class="separator:af1ef0b7e839d2e30cc6ef9cdc93b8801"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="aa6c52b1b434ca2a708c56fdee02e7946"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6c52b1b434ca2a708c56fdee02e7946">&#9670;&nbsp;</a></span>configSYSTICK_CLOCK_HZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define configSYSTICK_CLOCK_HZ&#160;&#160;&#160;<a class="el" href="_free_r_t_o_s_config_8h.html#aa68082df879e6fc96bcb9b26513639e7">configCPU_CLOCK_HZ</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00058">58</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="ab622d8c674f2a417a666a7ed89109e79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab622d8c674f2a417a666a7ed89109e79">&#9670;&nbsp;</a></span>MPU_WRAPPERS_INCLUDED_FROM_API_FILE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPU_WRAPPERS_INCLUDED_FROM_API_FILE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00039">39</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="ad4e191d3886fa6ba91bb7cd11cdc665e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4e191d3886fa6ba91bb7cd11cdc665e">&#9670;&nbsp;</a></span>portAIRCR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portAIRCR_REG&#160;&#160;&#160;( * ( ( volatile uint32_t * ) 0xE000ED0C ) )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00110">110</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="aba967c75b3173a502d99d274da0f6757"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba967c75b3173a502d99d274da0f6757">&#9670;&nbsp;</a></span>portASPEN_AND_LSPEN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portASPEN_AND_LSPEN_BITS&#160;&#160;&#160;( 0x3UL &lt;&lt; 30UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00122">122</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="ac5ff711f46f557286695d23f48ccd8c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5ff711f46f557286695d23f48ccd8c1">&#9670;&nbsp;</a></span>portCORTEX_M7_r0p0_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portCORTEX_M7_r0p0_ID&#160;&#160;&#160;( 0x410FC270UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00101">101</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="a886265a9e68a1d7f89a6e8175ea5afbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a886265a9e68a1d7f89a6e8175ea5afbe">&#9670;&nbsp;</a></span>portCORTEX_M7_r0p1_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portCORTEX_M7_r0p1_ID&#160;&#160;&#160;( 0x410FC271UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00100">100</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="a6c5290885b276bfcff1a8b11fdbc7922"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c5290885b276bfcff1a8b11fdbc7922">&#9670;&nbsp;</a></span>portCPUID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portCPUID&#160;&#160;&#160;( * ( ( volatile uint32_t * ) 0xE000ed00 ) )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00099">99</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="a7b72d249500608fc2029c6de80ac5863"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b72d249500608fc2029c6de80ac5863">&#9670;&nbsp;</a></span>portEXPECTED_MPU_TYPE_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portEXPECTED_MPU_TYPE_VALUE&#160;&#160;&#160;( 8UL &lt;&lt; 8UL ) /* 8 regions, unified. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00081">81</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="a9bf7ad0c574222fbbf0ad6ac5a387a11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bf7ad0c574222fbbf0ad6ac5a387a11">&#9670;&nbsp;</a></span>portFIRST_USER_INTERRUPT_NUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portFIRST_USER_INTERRUPT_NUMBER&#160;&#160;&#160;( 16 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00108">108</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="a45273dc9a093bf983ce3797ca3a3b58e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45273dc9a093bf983ce3797ca3a3b58e">&#9670;&nbsp;</a></span>portFPCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portFPCCR&#160;&#160;&#160;( ( volatile uint32_t * ) 0xe000ef34 ) /* Floating point context <a class="el" href="portasm__mpu_8h.html#a74c2020176ad9adfbe1f144348dc39e4">control</a> register. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00121">121</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="a6cc91f3151d1a38897a23ccacefe3388"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cc91f3151d1a38897a23ccacefe3388">&#9670;&nbsp;</a></span>portINITIAL_CONTROL_IF_PRIVILEGED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portINITIAL_CONTROL_IF_PRIVILEGED&#160;&#160;&#160;( 0x02 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00128">128</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="a841afcdc52ed68a2d5cc0884ff9a67b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a841afcdc52ed68a2d5cc0884ff9a67b0">&#9670;&nbsp;</a></span>portINITIAL_CONTROL_IF_UNPRIVILEGED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portINITIAL_CONTROL_IF_UNPRIVILEGED&#160;&#160;&#160;( 0x03 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00127">127</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="a372d1affad9d6424b60dac6c513e97f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a372d1affad9d6424b60dac6c513e97f0">&#9670;&nbsp;</a></span>portINITIAL_EXC_RETURN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portINITIAL_EXC_RETURN&#160;&#160;&#160;( 0xfffffffd )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00126">126</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="a062d03aca8ae932b4552a2aa19853b44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a062d03aca8ae932b4552a2aa19853b44">&#9670;&nbsp;</a></span>portINITIAL_XPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portINITIAL_XPSR&#160;&#160;&#160;( 0x01000000 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00125">125</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="a14e81b7d3d94bf8d192c05c06f82c8d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14e81b7d3d94bf8d192c05c06f82c8d8">&#9670;&nbsp;</a></span>portMAX_24_BIT_NUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portMAX_24_BIT_NUMBER&#160;&#160;&#160;( 0xffffffUL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00134">134</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="a6a8cc3be38f6a681ffcf3a895970853f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a8cc3be38f6a681ffcf3a895970853f">&#9670;&nbsp;</a></span>portMAX_8_BIT_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portMAX_8_BIT_VALUE&#160;&#160;&#160;( ( uint8_t ) 0xff )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00111">111</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="abbfa60faa2116dee71c1923a4ec3aa4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbfa60faa2116dee71c1923a4ec3aa4a">&#9670;&nbsp;</a></span>portMAX_PRIGROUP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portMAX_PRIGROUP_BITS&#160;&#160;&#160;( ( uint8_t ) 7 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00113">113</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="a5ee932503b5ba9d5a6125df7e7fc459b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ee932503b5ba9d5a6125df7e7fc459b">&#9670;&nbsp;</a></span>portMISSED_COUNTS_FACTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portMISSED_COUNTS_FACTOR&#160;&#160;&#160;( 45UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00139">139</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="a40db474ecba1086d93db1b4733584da9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40db474ecba1086d93db1b4733584da9">&#9670;&nbsp;</a></span>portMPU_BACKGROUND_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portMPU_BACKGROUND_ENABLE&#160;&#160;&#160;( 1UL &lt;&lt; 2UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00083">83</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="a9479ccbf12b6a6fac418f477b0a8d8a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9479ccbf12b6a6fac418f477b0a8d8a3">&#9670;&nbsp;</a></span>portMPU_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portMPU_CTRL_REG&#160;&#160;&#160;( * ( ( volatile uint32_t * ) 0xe000ed94 ) )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00080">80</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="a3f406b36c513d575edab59ff2752ed9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f406b36c513d575edab59ff2752ed9e">&#9670;&nbsp;</a></span>portMPU_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portMPU_ENABLE&#160;&#160;&#160;( 0x01UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00082">82</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="a100489cacc1a4c0ddf3f75e285091f38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a100489cacc1a4c0ddf3f75e285091f38">&#9670;&nbsp;</a></span>portMPU_REGION_ATTRIBUTE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portMPU_REGION_ATTRIBUTE_REG&#160;&#160;&#160;( * ( ( volatile uint32_t * ) 0xe000edA0 ) )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00079">79</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="aac6cdf78e51154baa7431f253cf33bb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac6cdf78e51154baa7431f253cf33bb6">&#9670;&nbsp;</a></span>portMPU_REGION_BASE_ADDRESS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portMPU_REGION_BASE_ADDRESS_REG&#160;&#160;&#160;( * ( ( volatile uint32_t * ) 0xe000ed9C ) )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00078">78</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="a6323908daa39345ab5a7ed0b72619c5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6323908daa39345ab5a7ed0b72619c5c">&#9670;&nbsp;</a></span>portMPU_REGION_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portMPU_REGION_ENABLE&#160;&#160;&#160;( 0x01UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00086">86</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="a108ee0d861562b61efb679612f01638b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a108ee0d861562b61efb679612f01638b">&#9670;&nbsp;</a></span>portMPU_REGION_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portMPU_REGION_VALID&#160;&#160;&#160;( 0x10UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00085">85</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="aeb3b919525b5dbfd78bd5f470a1092f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb3b919525b5dbfd78bd5f470a1092f1">&#9670;&nbsp;</a></span>portMPU_TYPE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portMPU_TYPE_REG&#160;&#160;&#160;( * ( ( volatile uint32_t * ) 0xe000ed90 ) )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00077">77</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="a72b5f375744da7a3ec890dd573dddc77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72b5f375744da7a3ec890dd573dddc77">&#9670;&nbsp;</a></span>portNVIC_IP_REGISTERS_OFFSET_16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portNVIC_IP_REGISTERS_OFFSET_16&#160;&#160;&#160;( 0xE000E3F0 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00109">109</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="acdef952eb903280dc93852a6533a77ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdef952eb903280dc93852a6533a77ac">&#9670;&nbsp;</a></span>portNVIC_MEM_FAULT_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portNVIC_MEM_FAULT_ENABLE&#160;&#160;&#160;( 1UL &lt;&lt; 16UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00074">74</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="a8c6cabffb5fdea8c959c2025f1e0488f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c6cabffb5fdea8c959c2025f1e0488f">&#9670;&nbsp;</a></span>portNVIC_PEND_SYSTICK_CLEAR_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portNVIC_PEND_SYSTICK_CLEAR_BIT&#160;&#160;&#160;( 1UL &lt;&lt; 25UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00095">95</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="a71a0b2492ed73217b5864c1e3ba8c9be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71a0b2492ed73217b5864c1e3ba8c9be">&#9670;&nbsp;</a></span>portNVIC_PENDSV_PRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portNVIC_PENDSV_PRI&#160;&#160;&#160;( ( ( uint32_t ) <a class="el" href="_free_r_t_o_s_config_8h.html#ac42cff506ad61d4174fa23e952e3225e">configKERNEL_INTERRUPT_PRIORITY</a> ) &lt;&lt; 16UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00103">103</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="a786050ea368d9645ca097b3b8a51af2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a786050ea368d9645ca097b3b8a51af2e">&#9670;&nbsp;</a></span>portNVIC_PENDSVCLEAR_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portNVIC_PENDSVCLEAR_BIT&#160;&#160;&#160;( 1UL &lt;&lt; 27UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00094">94</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="aaf64c884e2c61ba605619242efbd6656"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf64c884e2c61ba605619242efbd6656">&#9670;&nbsp;</a></span>portNVIC_SVC_PRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portNVIC_SVC_PRI&#160;&#160;&#160;( ( ( uint32_t ) <a class="el" href="_free_r_t_o_s_config_8h.html#a54bfc31c410ee452577a25a4552c3704">configMAX_SYSCALL_INTERRUPT_PRIORITY</a> - 1UL ) &lt;&lt; 24UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00105">105</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="a0d3d0b2d6b418d965a0fe19a1ffb83f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d3d0b2d6b418d965a0fe19a1ffb83f1">&#9670;&nbsp;</a></span>portNVIC_SYS_CTRL_STATE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portNVIC_SYS_CTRL_STATE_REG&#160;&#160;&#160;( * ( ( volatile uint32_t * ) 0xe000ed24 ) )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00073">73</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="ac4cbf096bd80014415c454f9141279ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4cbf096bd80014415c454f9141279ca">&#9670;&nbsp;</a></span>portNVIC_SYSPRI1_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portNVIC_SYSPRI1_REG&#160;&#160;&#160;( * ( ( volatile uint32_t * ) 0xe000ed1c ) )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00072">72</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="a9d076b8b45d4ab187668bb7b0c1f8d31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d076b8b45d4ab187668bb7b0c1f8d31">&#9670;&nbsp;</a></span>portNVIC_SYSPRI2_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portNVIC_SYSPRI2_REG&#160;&#160;&#160;( * ( ( volatile uint32_t * ) 0xe000ed20 ) )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00071">71</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="a94a387a85f1ebbd3d23feceb63d995c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94a387a85f1ebbd3d23feceb63d995c5">&#9670;&nbsp;</a></span>portNVIC_SYSTICK_CLK_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portNVIC_SYSTICK_CLK_BIT&#160;&#160;&#160;( 1UL &lt;&lt; 2UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00060">60</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="a1774a206db4e93668b7508965338893f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1774a206db4e93668b7508965338893f">&#9670;&nbsp;</a></span>portNVIC_SYSTICK_COUNT_FLAG_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portNVIC_SYSTICK_COUNT_FLAG_BIT&#160;&#160;&#160;( 1UL &lt;&lt; 16UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00093">93</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="adad03b75dbce86018cd8f77724f5f89a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adad03b75dbce86018cd8f77724f5f89a">&#9670;&nbsp;</a></span>portNVIC_SYSTICK_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portNVIC_SYSTICK_CTRL_REG&#160;&#160;&#160;( * ( ( volatile uint32_t * ) 0xe000e010 ) )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00068">68</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="a840264c4ada33651c41921488329f127"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a840264c4ada33651c41921488329f127">&#9670;&nbsp;</a></span>portNVIC_SYSTICK_CURRENT_VALUE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portNVIC_SYSTICK_CURRENT_VALUE_REG&#160;&#160;&#160;( * ( ( volatile uint32_t * ) 0xe000e018 ) )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00070">70</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="a4c9342fc3940bcd756f344e3489a030e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c9342fc3940bcd756f344e3489a030e">&#9670;&nbsp;</a></span>portNVIC_SYSTICK_ENABLE_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portNVIC_SYSTICK_ENABLE_BIT&#160;&#160;&#160;( 1UL &lt;&lt; 0UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00092">92</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="aeb00c00ae5a1b5c39ef0d008cdc2aabe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb00c00ae5a1b5c39ef0d008cdc2aabe">&#9670;&nbsp;</a></span>portNVIC_SYSTICK_INT_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portNVIC_SYSTICK_INT_BIT&#160;&#160;&#160;( 1UL &lt;&lt; 1UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00091">91</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="a6fb185b6f87a37fcb11be7f5f7f74c3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fb185b6f87a37fcb11be7f5f7f74c3c">&#9670;&nbsp;</a></span>portNVIC_SYSTICK_LOAD_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portNVIC_SYSTICK_LOAD_REG&#160;&#160;&#160;( * ( ( volatile uint32_t * ) 0xe000e014 ) )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00069">69</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="ae4ddaa528bc05260d1a5a607c8a00d9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4ddaa528bc05260d1a5a607c8a00d9f">&#9670;&nbsp;</a></span>portNVIC_SYSTICK_PRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portNVIC_SYSTICK_PRI&#160;&#160;&#160;( ( ( uint32_t ) <a class="el" href="_free_r_t_o_s_config_8h.html#ac42cff506ad61d4174fa23e952e3225e">configKERNEL_INTERRUPT_PRIORITY</a> ) &lt;&lt; 24UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00104">104</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="a999f8ac4db72ceef6f6922f385fadbcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a999f8ac4db72ceef6f6922f385fadbcd">&#9670;&nbsp;</a></span>portOFFSET_TO_PC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portOFFSET_TO_PC&#160;&#160;&#160;( 6 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00131">131</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="a6b32ee18154a22e980f1c4251fc40088"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b32ee18154a22e980f1c4251fc40088">&#9670;&nbsp;</a></span>portPERIPHERALS_END_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portPERIPHERALS_END_ADDRESS&#160;&#160;&#160;0x5FFFFFFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00088">88</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="af10b52e6c8c44893154ca83c86687756"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af10b52e6c8c44893154ca83c86687756">&#9670;&nbsp;</a></span>portPERIPHERALS_START_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portPERIPHERALS_START_ADDRESS&#160;&#160;&#160;0x40000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00087">87</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="a31e85c2138ccee8dc7a8397f0c5cf44c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31e85c2138ccee8dc7a8397f0c5cf44c">&#9670;&nbsp;</a></span>portPRIGROUP_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portPRIGROUP_SHIFT&#160;&#160;&#160;( 8UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00115">115</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="a3de9530f5de675c37a0195cda9e272d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3de9530f5de675c37a0195cda9e272d0">&#9670;&nbsp;</a></span>portPRIORITY_GROUP_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portPRIORITY_GROUP_MASK&#160;&#160;&#160;( 0x07UL &lt;&lt; 8UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00114">114</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="ac367710b7ceb5b51f1490bb7b33be31f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac367710b7ceb5b51f1490bb7b33be31f">&#9670;&nbsp;</a></span>portPRIVILEGED_EXECUTION_START_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portPRIVILEGED_EXECUTION_START_ADDRESS&#160;&#160;&#160;( 0UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00084">84</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="ac4d0dccf5f3a96cf955bd2cf5ff987a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4d0dccf5f3a96cf955bd2cf5ff987a2">&#9670;&nbsp;</a></span>portSTART_ADDRESS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portSTART_ADDRESS_MASK&#160;&#160;&#160;( ( <a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#a84e9a8ba132feed0b2401c1f4e2ac63c">StackType_t</a> ) 0xfffffffeUL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00143">143</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="a046cc13f73dad0c8a9cdd0504bc35a88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a046cc13f73dad0c8a9cdd0504bc35a88">&#9670;&nbsp;</a></span>portTOP_BIT_OF_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portTOP_BIT_OF_BYTE&#160;&#160;&#160;( ( uint8_t ) 0x80 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00112">112</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="a9a481ef8434703c3834dd1e701805853"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a481ef8434703c3834dd1e701805853">&#9670;&nbsp;</a></span>portVECTACTIVE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portVECTACTIVE_MASK&#160;&#160;&#160;( 0xFFUL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00118">118</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="abb4b5cabdd1cf4e24cc69850144ea727"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb4b5cabdd1cf4e24cc69850144ea727">&#9670;&nbsp;</a></span>prvGetMPURegionSizeSetting()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t prvGetMPURegionSizeSetting </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ulActualSizeInBytes</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00543">543</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00480">prvSetupMPU()</a>, and <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00579">vPortStoreTaskMPUSettings()</a>.</p>

</div>
</div>
<a id="ac2f4514b384239d075fe4fe8d0daa891"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2f4514b384239d075fe4fe8d0daa891">&#9670;&nbsp;</a></span>prvSetupMPU()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void prvSetupMPU </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00480">480</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

<p class="reference">References <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00080">portEXPECTED_MPU_TYPE_VALUE</a>, <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00087">portGENERAL_PERIPHERALS_REGION</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00082">portMPU_BACKGROUND_ENABLE</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00079">portMPU_CTRL_REG</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00081">portMPU_ENABLE</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00078">portMPU_REGION_ATTRIBUTE_REG</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00077">portMPU_REGION_BASE_ADDRESS_REG</a>, <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00081">portMPU_REGION_CACHEABLE_BUFFERABLE</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00085">portMPU_REGION_ENABLE</a>, <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00082">portMPU_REGION_EXECUTE_NEVER</a>, <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00078">portMPU_REGION_PRIVILEGED_READ_ONLY</a>, <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00080">portMPU_REGION_PRIVILEGED_READ_WRITE</a>, <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00079">portMPU_REGION_READ_ONLY</a>, <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00077">portMPU_REGION_READ_WRITE</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00084">portMPU_REGION_VALID</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00076">portMPU_TYPE_REG</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00073">portNVIC_MEM_FAULT_ENABLE</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00072">portNVIC_SYS_CTRL_STATE_REG</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00087">portPERIPHERALS_END_ADDRESS</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00086">portPERIPHERALS_START_ADDRESS</a>, <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00085">portPRIVILEGED_FLASH_REGION</a>, <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00086">portPRIVILEGED_RAM_REGION</a>, <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00084">portUNPRIVILEGED_FLASH_REGION</a>, and <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00543">prvGetMPURegionSizeSetting()</a>.</p>

<p class="reference">Referenced by <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00297">xPortStartScheduler()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ac2f4514b384239d075fe4fe8d0daa891_cgraph.png" border="0" usemap="#_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ac2f4514b384239d075fe4fe8d0daa891_cgraph" alt=""/></div>
<map name="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ac2f4514b384239d075fe4fe8d0daa891_cgraph" id="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ac2f4514b384239d075fe4fe8d0daa891_cgraph">
<area shape="rect" title=" " alt="" coords="5,5,107,32"/>
<area shape="rect" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#abb4b5cabdd1cf4e24cc69850144ea727" title=" " alt="" coords="155,5,349,32"/>
</map>
</div>

</div>
</div>
<a id="a8a07b687c67d8d2aac2808bb1d8c1c01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a07b687c67d8d2aac2808bb1d8c1c01">&#9670;&nbsp;</a></span>pxPortInitialiseStack()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#a84e9a8ba132feed0b2401c1f4e2ac63c">StackType_t</a>* pxPortInitialiseStack </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#a84e9a8ba132feed0b2401c1f4e2ac63c">StackType_t</a> *&#160;</td>
          <td class="paramname"><em>pxTopOfStack</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_model_2_a_p_p_s_2_f_r_e_e_r_t_o_s_2v4__1__2_2_templates_2projdefs_8h.html#a9b32502ff92c255c686dacde53c1cba0">TaskFunction_t</a>&#160;</td>
          <td class="paramname"><em>pxCode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>pvParameters</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#a46fb21e00ae0729d7515c0fbf2269796">BaseType_t</a>&#160;</td>
          <td class="paramname"><em>xRunPrivileged</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00217">217</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

<p class="reference">References <a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2projdefs_8h_source.html#l00045">pdTRUE</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00127">portINITIAL_CONTROL_IF_PRIVILEGED</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00126">portINITIAL_CONTROL_IF_UNPRIVILEGED</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00125">portINITIAL_EXC_RETURN</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00124">portINITIAL_XPSR</a>, and <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00142">portSTART_ADDRESS_MASK</a>.</p>

</div>
</div>
<a id="a9ff246b1dcf8d5478bfb6f0b88258513"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ff246b1dcf8d5478bfb6f0b88258513">&#9670;&nbsp;</a></span>vPortEnableVFP()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__asm void vPortEnableVFP </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_keil_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00552">552</a> of file <a class="el" href="_keil_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00297">xPortStartScheduler()</a>.</p>

</div>
</div>
<a id="af76f3c0b44c5b5c06fc046a4ee1a6423"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af76f3c0b44c5b5c06fc046a4ee1a6423">&#9670;&nbsp;</a></span>vPortEndScheduler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void vPortEndScheduler </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00399">399</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

<p class="reference">References <a class="el" href="_free_r_t_o_s_config_8h_source.html#l00109">configASSERT</a>, and <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00199">uxCriticalNesting</a>.</p>

</div>
</div>
<a id="a2ed3554a3de09a3bd09d396ee081ab69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ed3554a3de09a3bd09d396ee081ab69">&#9670;&nbsp;</a></span>vPortEnterCritical()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void vPortEnterCritical </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00407">407</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

<p class="reference">References <a class="el" href="_free_r_t_o_s_config_8h_source.html#l00109">configASSERT</a>, <a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_source.html#l00097">portDISABLE_INTERRUPTS</a>, <a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_source.html#l00081">portNVIC_INT_CTRL_REG</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00117">portVECTACTIVE_MASK</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00199">uxCriticalNesting</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00567">vPortResetPrivilege()</a>, and <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00642">xPortRaisePrivilege()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a2ed3554a3de09a3bd09d396ee081ab69_cgraph.png" border="0" usemap="#_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a2ed3554a3de09a3bd09d396ee081ab69_cgraph" alt=""/></div>
<map name="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a2ed3554a3de09a3bd09d396ee081ab69_cgraph" id="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a2ed3554a3de09a3bd09d396ee081ab69_cgraph">
<area shape="rect" title=" " alt="" coords="5,31,128,57"/>
<area shape="rect" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#acd9e35db61806f0202f515454ce9d0df" title=" " alt="" coords="177,5,310,32"/>
<area shape="rect" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a9186126cddff3ed07fdebd474fb26bd5" title=" " alt="" coords="176,56,311,83"/>
</map>
</div>

</div>
</div>
<a id="aed20ada05b957181a0de042802a82a5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed20ada05b957181a0de042802a82a5b">&#9670;&nbsp;</a></span>vPortExitCritical()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void vPortExitCritical </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00428">428</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

<p class="reference">References <a class="el" href="_free_r_t_o_s_config_8h_source.html#l00109">configASSERT</a>, <a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_source.html#l00098">portENABLE_INTERRUPTS</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00199">uxCriticalNesting</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00567">vPortResetPrivilege()</a>, and <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00642">xPortRaisePrivilege()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_aed20ada05b957181a0de042802a82a5b_cgraph.png" border="0" usemap="#_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_aed20ada05b957181a0de042802a82a5b_cgraph" alt=""/></div>
<map name="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_aed20ada05b957181a0de042802a82a5b_cgraph" id="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_aed20ada05b957181a0de042802a82a5b_cgraph">
<area shape="rect" title=" " alt="" coords="5,31,120,57"/>
<area shape="rect" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#acd9e35db61806f0202f515454ce9d0df" title=" " alt="" coords="169,5,302,32"/>
<area shape="rect" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a9186126cddff3ed07fdebd474fb26bd5" title=" " alt="" coords="168,56,303,83"/>
</map>
</div>

</div>
</div>
<a id="acd9e35db61806f0202f515454ce9d0df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd9e35db61806f0202f515454ce9d0df">&#9670;&nbsp;</a></span>vPortResetPrivilege()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void vPortResetPrivilege </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#a46fb21e00ae0729d7515c0fbf2269796">BaseType_t</a>&#160;</td>
          <td class="paramname"><em>xRunningPrivileged</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00567">567</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

<p class="reference">References <a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2projdefs_8h_source.html#l00045">pdTRUE</a>.</p>

<p class="reference">Referenced by <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00429">vPortEnterCritical()</a>, and <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00440">vPortExitCritical()</a>.</p>

</div>
</div>
<a id="a3b9ca89bea1639d6dad074cee491b60b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b9ca89bea1639d6dad074cee491b60b">&#9670;&nbsp;</a></span>vPortRestoreContextOfFirstTask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void vPortRestoreContextOfFirstTask </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00256">vPortSVCHandler_C()</a>.</p>

</div>
</div>
<a id="a4649001ea4d29b80759e6eca4bba58eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4649001ea4d29b80759e6eca4bba58eb">&#9670;&nbsp;</a></span>vPortSetupTimerInterrupt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void vPortSetupTimerInterrupt </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00468">468</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

<p class="reference">References <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00057">configSYSTICK_CLOCK_HZ</a>, <a class="el" href="_free_r_t_o_s_config_8h_source.html#l00058">configTICK_RATE_HZ</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00059">portNVIC_SYSTICK_CLK_BIT</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00067">portNVIC_SYSTICK_CTRL_REG</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00069">portNVIC_SYSTICK_CURRENT_VALUE_REG</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00091">portNVIC_SYSTICK_ENABLE_BIT</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00090">portNVIC_SYSTICK_INT_BIT</a>, and <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00068">portNVIC_SYSTICK_LOAD_REG</a>.</p>

<p class="reference">Referenced by <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00307">xPortStartScheduler()</a>.</p>

</div>
</div>
<a id="af64e1d94c315eeda3ccf941ec0bcb579"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af64e1d94c315eeda3ccf941ec0bcb579">&#9670;&nbsp;</a></span>vPortStartFirstTask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void vPortStartFirstTask </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00297">xPortStartScheduler()</a>.</p>

</div>
</div>
<a id="a67ff6f07b6f326aaef810791955a7b64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67ff6f07b6f326aaef810791955a7b64">&#9670;&nbsp;</a></span>vPortStoreTaskMPUSettings()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void vPortStoreTaskMPUSettings </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a0f8f90148a90e1be9815fda669fc0e28">xMPU_SETTINGS</a> *&#160;</td>
          <td class="paramname"><em>xMPUSettings</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const struct <a class="el" href="structx_m_e_m_o_r_y___r_e_g_i_o_n.html">xMEMORY_REGION</a> *const&#160;</td>
          <td class="paramname"><em>xRegions</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#a84e9a8ba132feed0b2401c1f4e2ac63c">StackType_t</a> *&#160;</td>
          <td class="paramname"><em>pxBottomOfStack</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ulStackDepth</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00579">579</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

<p class="reference">References <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00081">portMPU_REGION_CACHEABLE_BUFFERABLE</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00085">portMPU_REGION_ENABLE</a>, <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00080">portMPU_REGION_PRIVILEGED_READ_WRITE</a>, <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00077">portMPU_REGION_READ_WRITE</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00084">portMPU_REGION_VALID</a>, <a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2portable_8h_source.html#l00092">portNUM_CONFIGURABLE_REGIONS</a>, <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00088">portSTACK_REGION</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00543">prvGetMPURegionSizeSetting()</a>, <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00099">MPU_REGION_REGISTERS::ulRegionAttribute</a>, <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00098">MPU_REGION_REGISTERS::ulRegionBaseAddress</a>, and <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00105">MPU_SETTINGS::xRegion</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a67ff6f07b6f326aaef810791955a7b64_cgraph.png" border="0" usemap="#_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a67ff6f07b6f326aaef810791955a7b64_cgraph" alt=""/></div>
<map name="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a67ff6f07b6f326aaef810791955a7b64_cgraph" id="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_a67ff6f07b6f326aaef810791955a7b64_cgraph">
<area shape="rect" title=" " alt="" coords="5,5,192,32"/>
<area shape="rect" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#abb4b5cabdd1cf4e24cc69850144ea727" title=" " alt="" coords="240,5,435,32"/>
</map>
</div>

</div>
</div>
<a id="ab620761336a86016a92fe379d409ac4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab620761336a86016a92fe379d409ac4b">&#9670;&nbsp;</a></span>vPortSVCHandler_C()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void vPortSVCHandler_C </td>
          <td>(</td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>pulParam</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00256">256</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

<p class="reference">References <a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_source.html#l00081">portNVIC_INT_CTRL_REG</a>, <a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_source.html#l00082">portNVIC_PENDSVSET_BIT</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00104">portNVIC_SVC_PRI</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00071">portNVIC_SYSPRI1_REG</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00130">portOFFSET_TO_PC</a>, <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00117">portSVC_RAISE_PRIVILEGE</a>, <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00115">portSVC_START_SCHEDULER</a>, <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00116">portSVC_YIELD</a>, and <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#a3b9ca89bea1639d6dad074cee491b60b">vPortRestoreContextOfFirstTask()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ab620761336a86016a92fe379d409ac4b_cgraph.png" border="0" usemap="#_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ab620761336a86016a92fe379d409ac4b_cgraph" alt=""/></div>
<map name="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ab620761336a86016a92fe379d409ac4b_cgraph" id="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ab620761336a86016a92fe379d409ac4b_cgraph">
<area shape="rect" title=" " alt="" coords="5,5,144,32"/>
<area shape="rect" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#a3b9ca89bea1639d6dad074cee491b60b" title=" " alt="" coords="192,5,400,32"/>
</map>
</div>

</div>
</div>
<a id="ac42aa31652a6e8158f8ea8a88aad8275"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac42aa31652a6e8158f8ea8a88aad8275">&#9670;&nbsp;</a></span>xPortRaisePrivilege()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#a46fb21e00ae0729d7515c0fbf2269796">BaseType_t</a> xPortRaisePrivilege </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00642">642</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

<p class="reference">References <a class="el" href="portasm__mpu_8h_source.html#l00129">control</a>, <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00117">portSVC_RAISE_PRIVILEGE</a>, and <a class="el" href="portasm__mpu_8h_source.html#l00056">r0</a>.</p>

<p class="reference">Referenced by <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00429">vPortEnterCritical()</a>, and <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00440">vPortExitCritical()</a>.</p>

</div>
</div>
<a id="ade5a8c6666e7413a0355cc252029c5c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade5a8c6666e7413a0355cc252029c5c6">&#9670;&nbsp;</a></span>xPortStartScheduler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#a46fb21e00ae0729d7515c0fbf2269796">BaseType_t</a> xPortStartScheduler </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00297">297</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

<p class="reference">References <a class="el" href="_x_m_c1100_8h_source.html#l00111">__NVIC_PRIO_BITS</a>, <a class="el" href="_free_r_t_o_s_config_8h_source.html#l00109">configASSERT</a>, <a class="el" href="_free_r_t_o_s_config_8h_source.html#l00106">configMAX_SYSCALL_INTERRUPT_PRIORITY</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00121">portASPEN_AND_LSPEN_BITS</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00100">portCORTEX_M7_r0p0_ID</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00099">portCORTEX_M7_r0p1_ID</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00098">portCPUID</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00107">portFIRST_USER_INTERRUPT_NUMBER</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00120">portFPCCR</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00110">portMAX_8_BIT_VALUE</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00112">portMAX_PRIGROUP_BITS</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00108">portNVIC_IP_REGISTERS_OFFSET_16</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00102">portNVIC_PENDSV_PRI</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00070">portNVIC_SYSPRI2_REG</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00103">portNVIC_SYSTICK_PRI</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00114">portPRIGROUP_SHIFT</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00113">portPRIORITY_GROUP_MASK</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00111">portTOP_BIT_OF_BYTE</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00480">prvSetupMPU()</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00199">uxCriticalNesting</a>, <a class="el" href="_keil_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00552">vPortEnableVFP()</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00468">vPortSetupTimerInterrupt()</a>, and <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#af64e1d94c315eeda3ccf941ec0bcb579">vPortStartFirstTask()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ade5a8c6666e7413a0355cc252029c5c6_cgraph.png" border="0" usemap="#_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ade5a8c6666e7413a0355cc252029c5c6_cgraph" alt=""/></div>
<map name="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ade5a8c6666e7413a0355cc252029c5c6_cgraph" id="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ade5a8c6666e7413a0355cc252029c5c6_cgraph">
<area shape="rect" title=" " alt="" coords="5,81,144,108"/>
<area shape="rect" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#ac2f4514b384239d075fe4fe8d0daa891" title=" " alt="" coords="223,5,325,32"/>
<area shape="rect" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#a9ff246b1dcf8d5478bfb6f0b88258513" title=" " alt="" coords="215,56,333,83"/>
<area shape="rect" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#aafab9576d5e0da94b7720592d681eebd" title=" " alt="" coords="192,107,356,133"/>
<area shape="rect" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#af64e1d94c315eeda3ccf941ec0bcb579" title=" " alt="" coords="207,157,341,184"/>
<area shape="rect" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#abb4b5cabdd1cf4e24cc69850144ea727" title=" " alt="" coords="404,5,599,32"/>
</map>
</div>

</div>
</div>
<a id="ab643439f618ca253f9483429dc6d0ded"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab643439f618ca253f9483429dc6d0ded">&#9670;&nbsp;</a></span>xPortSysTickHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void xPortSysTickHandler </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00444">444</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

<p class="reference">References <a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2projdefs_8h_source.html#l00044">pdFALSE</a>, <a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_source.html#l00097">portDISABLE_INTERRUPTS</a>, <a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_source.html#l00098">portENABLE_INTERRUPTS</a>, <a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_source.html#l00081">portNVIC_INT_CTRL_REG</a>, <a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_source.html#l00082">portNVIC_PENDSVSET_BIT</a>, and <a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2tasks_8c_source.html#l02588">xTaskIncrementTick()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ab643439f618ca253f9483429dc6d0ded_cgraph.png" border="0" usemap="#_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ab643439f618ca253f9483429dc6d0ded_cgraph" alt=""/></div>
<map name="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ab643439f618ca253f9483429dc6d0ded_cgraph" id="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_ab643439f618ca253f9483429dc6d0ded_cgraph">
<area shape="rect" title=" " alt="" coords="5,5,149,32"/>
<area shape="rect" href="_generated_2_f_r_e_e_r_t_o_s_2task_8h.html#a978e25460ac35706f9ad30b46d9403d8" title=" " alt="" coords="197,5,336,32"/>
</map>
</div>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="af1ef0b7e839d2e30cc6ef9cdc93b8801"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1ef0b7e839d2e30cc6ef9cdc93b8801">&#9670;&nbsp;</a></span>uxCriticalNesting</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#a646f89d4298e4f5afd522202b11cb2e6">UBaseType_t</a> uxCriticalNesting = 0xaaaaaaaa</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00199">199</a> of file <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00399">vPortEndScheduler()</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00407">vPortEnterCritical()</a>, <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00428">vPortExitCritical()</a>, and <a class="el" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00297">xPortStartScheduler()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.18
</small></address>
</body>
</html>
