
lab7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bf90  080001c0  080001c0  000101c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001347c  0800c150  0800c150  0001c150  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801f5cc  0801f5cc  0003005c  2**0
                  CONTENTS
  4 .ARM          00000008  0801f5cc  0801f5cc  0002f5cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801f5d4  0801f5d4  0003005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801f5d4  0801f5d4  0002f5d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801f5d8  0801f5d8  0002f5d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  0801f5dc  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000460  2000005c  0801f638  0003005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004bc  0801f638  000304bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0003005c  2**0
                  CONTENTS, READONLY
 12 .comment      000000b8  00000000  00000000  0003008c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00024974  00000000  00000000  00030144  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004261  00000000  00000000  00054ab8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001860  00000000  00000000  00058d20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001202  00000000  00000000  0005a580  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000189a4  00000000  00000000  0005b782  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00008467  00000000  00000000  00074126  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_frame  00006c9c  00000000  00000000  0007c590  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 00000076  00000000  00000000  0008322c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    000035ee  00000000  00000000  000832a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_ranges 000000e8  00000000  00000000  00086890  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	2000005c 	.word	0x2000005c
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800c138 	.word	0x0800c138

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000060 	.word	0x20000060
 80001fc:	0800c138 	.word	0x0800c138

08000200 <__aeabi_drsub>:
 8000200:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000204:	e002      	b.n	800020c <__adddf3>
 8000206:	bf00      	nop

08000208 <__aeabi_dsub>:
 8000208:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800020c <__adddf3>:
 800020c:	b530      	push	{r4, r5, lr}
 800020e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000212:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000216:	ea94 0f05 	teq	r4, r5
 800021a:	bf08      	it	eq
 800021c:	ea90 0f02 	teqeq	r0, r2
 8000220:	bf1f      	itttt	ne
 8000222:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000226:	ea55 0c02 	orrsne.w	ip, r5, r2
 800022a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800022e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000232:	f000 80e2 	beq.w	80003fa <__adddf3+0x1ee>
 8000236:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800023a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800023e:	bfb8      	it	lt
 8000240:	426d      	neglt	r5, r5
 8000242:	dd0c      	ble.n	800025e <__adddf3+0x52>
 8000244:	442c      	add	r4, r5
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	ea82 0000 	eor.w	r0, r2, r0
 8000252:	ea83 0101 	eor.w	r1, r3, r1
 8000256:	ea80 0202 	eor.w	r2, r0, r2
 800025a:	ea81 0303 	eor.w	r3, r1, r3
 800025e:	2d36      	cmp	r5, #54	; 0x36
 8000260:	bf88      	it	hi
 8000262:	bd30      	pophi	{r4, r5, pc}
 8000264:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000268:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800026c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000270:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000274:	d002      	beq.n	800027c <__adddf3+0x70>
 8000276:	4240      	negs	r0, r0
 8000278:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800027c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000280:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000284:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000288:	d002      	beq.n	8000290 <__adddf3+0x84>
 800028a:	4252      	negs	r2, r2
 800028c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000290:	ea94 0f05 	teq	r4, r5
 8000294:	f000 80a7 	beq.w	80003e6 <__adddf3+0x1da>
 8000298:	f1a4 0401 	sub.w	r4, r4, #1
 800029c:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a0:	db0d      	blt.n	80002be <__adddf3+0xb2>
 80002a2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002a6:	fa22 f205 	lsr.w	r2, r2, r5
 80002aa:	1880      	adds	r0, r0, r2
 80002ac:	f141 0100 	adc.w	r1, r1, #0
 80002b0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002b4:	1880      	adds	r0, r0, r2
 80002b6:	fa43 f305 	asr.w	r3, r3, r5
 80002ba:	4159      	adcs	r1, r3
 80002bc:	e00e      	b.n	80002dc <__adddf3+0xd0>
 80002be:	f1a5 0520 	sub.w	r5, r5, #32
 80002c2:	f10e 0e20 	add.w	lr, lr, #32
 80002c6:	2a01      	cmp	r2, #1
 80002c8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002cc:	bf28      	it	cs
 80002ce:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002d2:	fa43 f305 	asr.w	r3, r3, r5
 80002d6:	18c0      	adds	r0, r0, r3
 80002d8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002e0:	d507      	bpl.n	80002f2 <__adddf3+0xe6>
 80002e2:	f04f 0e00 	mov.w	lr, #0
 80002e6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ea:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ee:	eb6e 0101 	sbc.w	r1, lr, r1
 80002f2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002f6:	d31b      	bcc.n	8000330 <__adddf3+0x124>
 80002f8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002fc:	d30c      	bcc.n	8000318 <__adddf3+0x10c>
 80002fe:	0849      	lsrs	r1, r1, #1
 8000300:	ea5f 0030 	movs.w	r0, r0, rrx
 8000304:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000308:	f104 0401 	add.w	r4, r4, #1
 800030c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000310:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000314:	f080 809a 	bcs.w	800044c <__adddf3+0x240>
 8000318:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800031c:	bf08      	it	eq
 800031e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000322:	f150 0000 	adcs.w	r0, r0, #0
 8000326:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800032a:	ea41 0105 	orr.w	r1, r1, r5
 800032e:	bd30      	pop	{r4, r5, pc}
 8000330:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000334:	4140      	adcs	r0, r0
 8000336:	eb41 0101 	adc.w	r1, r1, r1
 800033a:	3c01      	subs	r4, #1
 800033c:	bf28      	it	cs
 800033e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000342:	d2e9      	bcs.n	8000318 <__adddf3+0x10c>
 8000344:	f091 0f00 	teq	r1, #0
 8000348:	bf04      	itt	eq
 800034a:	4601      	moveq	r1, r0
 800034c:	2000      	moveq	r0, #0
 800034e:	fab1 f381 	clz	r3, r1
 8000352:	bf08      	it	eq
 8000354:	3320      	addeq	r3, #32
 8000356:	f1a3 030b 	sub.w	r3, r3, #11
 800035a:	f1b3 0220 	subs.w	r2, r3, #32
 800035e:	da0c      	bge.n	800037a <__adddf3+0x16e>
 8000360:	320c      	adds	r2, #12
 8000362:	dd08      	ble.n	8000376 <__adddf3+0x16a>
 8000364:	f102 0c14 	add.w	ip, r2, #20
 8000368:	f1c2 020c 	rsb	r2, r2, #12
 800036c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000370:	fa21 f102 	lsr.w	r1, r1, r2
 8000374:	e00c      	b.n	8000390 <__adddf3+0x184>
 8000376:	f102 0214 	add.w	r2, r2, #20
 800037a:	bfd8      	it	le
 800037c:	f1c2 0c20 	rsble	ip, r2, #32
 8000380:	fa01 f102 	lsl.w	r1, r1, r2
 8000384:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000388:	bfdc      	itt	le
 800038a:	ea41 010c 	orrle.w	r1, r1, ip
 800038e:	4090      	lslle	r0, r2
 8000390:	1ae4      	subs	r4, r4, r3
 8000392:	bfa2      	ittt	ge
 8000394:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000398:	4329      	orrge	r1, r5
 800039a:	bd30      	popge	{r4, r5, pc}
 800039c:	ea6f 0404 	mvn.w	r4, r4
 80003a0:	3c1f      	subs	r4, #31
 80003a2:	da1c      	bge.n	80003de <__adddf3+0x1d2>
 80003a4:	340c      	adds	r4, #12
 80003a6:	dc0e      	bgt.n	80003c6 <__adddf3+0x1ba>
 80003a8:	f104 0414 	add.w	r4, r4, #20
 80003ac:	f1c4 0220 	rsb	r2, r4, #32
 80003b0:	fa20 f004 	lsr.w	r0, r0, r4
 80003b4:	fa01 f302 	lsl.w	r3, r1, r2
 80003b8:	ea40 0003 	orr.w	r0, r0, r3
 80003bc:	fa21 f304 	lsr.w	r3, r1, r4
 80003c0:	ea45 0103 	orr.w	r1, r5, r3
 80003c4:	bd30      	pop	{r4, r5, pc}
 80003c6:	f1c4 040c 	rsb	r4, r4, #12
 80003ca:	f1c4 0220 	rsb	r2, r4, #32
 80003ce:	fa20 f002 	lsr.w	r0, r0, r2
 80003d2:	fa01 f304 	lsl.w	r3, r1, r4
 80003d6:	ea40 0003 	orr.w	r0, r0, r3
 80003da:	4629      	mov	r1, r5
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	fa21 f004 	lsr.w	r0, r1, r4
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	f094 0f00 	teq	r4, #0
 80003ea:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003ee:	bf06      	itte	eq
 80003f0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003f4:	3401      	addeq	r4, #1
 80003f6:	3d01      	subne	r5, #1
 80003f8:	e74e      	b.n	8000298 <__adddf3+0x8c>
 80003fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003fe:	bf18      	it	ne
 8000400:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000404:	d029      	beq.n	800045a <__adddf3+0x24e>
 8000406:	ea94 0f05 	teq	r4, r5
 800040a:	bf08      	it	eq
 800040c:	ea90 0f02 	teqeq	r0, r2
 8000410:	d005      	beq.n	800041e <__adddf3+0x212>
 8000412:	ea54 0c00 	orrs.w	ip, r4, r0
 8000416:	bf04      	itt	eq
 8000418:	4619      	moveq	r1, r3
 800041a:	4610      	moveq	r0, r2
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	ea91 0f03 	teq	r1, r3
 8000422:	bf1e      	ittt	ne
 8000424:	2100      	movne	r1, #0
 8000426:	2000      	movne	r0, #0
 8000428:	bd30      	popne	{r4, r5, pc}
 800042a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800042e:	d105      	bne.n	800043c <__adddf3+0x230>
 8000430:	0040      	lsls	r0, r0, #1
 8000432:	4149      	adcs	r1, r1
 8000434:	bf28      	it	cs
 8000436:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800043a:	bd30      	pop	{r4, r5, pc}
 800043c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000440:	bf3c      	itt	cc
 8000442:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000446:	bd30      	popcc	{r4, r5, pc}
 8000448:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800044c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000450:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000454:	f04f 0000 	mov.w	r0, #0
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800045e:	bf1a      	itte	ne
 8000460:	4619      	movne	r1, r3
 8000462:	4610      	movne	r0, r2
 8000464:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000468:	bf1c      	itt	ne
 800046a:	460b      	movne	r3, r1
 800046c:	4602      	movne	r2, r0
 800046e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000472:	bf06      	itte	eq
 8000474:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000478:	ea91 0f03 	teqeq	r1, r3
 800047c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000480:	bd30      	pop	{r4, r5, pc}
 8000482:	bf00      	nop

08000484 <__aeabi_ui2d>:
 8000484:	f090 0f00 	teq	r0, #0
 8000488:	bf04      	itt	eq
 800048a:	2100      	moveq	r1, #0
 800048c:	4770      	bxeq	lr
 800048e:	b530      	push	{r4, r5, lr}
 8000490:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000494:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000498:	f04f 0500 	mov.w	r5, #0
 800049c:	f04f 0100 	mov.w	r1, #0
 80004a0:	e750      	b.n	8000344 <__adddf3+0x138>
 80004a2:	bf00      	nop

080004a4 <__aeabi_i2d>:
 80004a4:	f090 0f00 	teq	r0, #0
 80004a8:	bf04      	itt	eq
 80004aa:	2100      	moveq	r1, #0
 80004ac:	4770      	bxeq	lr
 80004ae:	b530      	push	{r4, r5, lr}
 80004b0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004b4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004bc:	bf48      	it	mi
 80004be:	4240      	negmi	r0, r0
 80004c0:	f04f 0100 	mov.w	r1, #0
 80004c4:	e73e      	b.n	8000344 <__adddf3+0x138>
 80004c6:	bf00      	nop

080004c8 <__aeabi_f2d>:
 80004c8:	0042      	lsls	r2, r0, #1
 80004ca:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ce:	ea4f 0131 	mov.w	r1, r1, rrx
 80004d2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004d6:	bf1f      	itttt	ne
 80004d8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004dc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004e0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004e4:	4770      	bxne	lr
 80004e6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ea:	bf08      	it	eq
 80004ec:	4770      	bxeq	lr
 80004ee:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004f2:	bf04      	itt	eq
 80004f4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004f8:	4770      	bxeq	lr
 80004fa:	b530      	push	{r4, r5, lr}
 80004fc:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000500:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000504:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000508:	e71c      	b.n	8000344 <__adddf3+0x138>
 800050a:	bf00      	nop

0800050c <__aeabi_ul2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f04f 0500 	mov.w	r5, #0
 800051a:	e00a      	b.n	8000532 <__aeabi_l2d+0x16>

0800051c <__aeabi_l2d>:
 800051c:	ea50 0201 	orrs.w	r2, r0, r1
 8000520:	bf08      	it	eq
 8000522:	4770      	bxeq	lr
 8000524:	b530      	push	{r4, r5, lr}
 8000526:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800052a:	d502      	bpl.n	8000532 <__aeabi_l2d+0x16>
 800052c:	4240      	negs	r0, r0
 800052e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000532:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000536:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800053a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800053e:	f43f aed8 	beq.w	80002f2 <__adddf3+0xe6>
 8000542:	f04f 0203 	mov.w	r2, #3
 8000546:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800054a:	bf18      	it	ne
 800054c:	3203      	addne	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800055a:	f1c2 0320 	rsb	r3, r2, #32
 800055e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000562:	fa20 f002 	lsr.w	r0, r0, r2
 8000566:	fa01 fe03 	lsl.w	lr, r1, r3
 800056a:	ea40 000e 	orr.w	r0, r0, lr
 800056e:	fa21 f102 	lsr.w	r1, r1, r2
 8000572:	4414      	add	r4, r2
 8000574:	e6bd      	b.n	80002f2 <__adddf3+0xe6>
 8000576:	bf00      	nop

08000578 <__aeabi_dmul>:
 8000578:	b570      	push	{r4, r5, r6, lr}
 800057a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800057e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000582:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000586:	bf1d      	ittte	ne
 8000588:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800058c:	ea94 0f0c 	teqne	r4, ip
 8000590:	ea95 0f0c 	teqne	r5, ip
 8000594:	f000 f8de 	bleq	8000754 <__aeabi_dmul+0x1dc>
 8000598:	442c      	add	r4, r5
 800059a:	ea81 0603 	eor.w	r6, r1, r3
 800059e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005a2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005a6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005aa:	bf18      	it	ne
 80005ac:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005b8:	d038      	beq.n	800062c <__aeabi_dmul+0xb4>
 80005ba:	fba0 ce02 	umull	ip, lr, r0, r2
 80005be:	f04f 0500 	mov.w	r5, #0
 80005c2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005c6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ca:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ce:	f04f 0600 	mov.w	r6, #0
 80005d2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005d6:	f09c 0f00 	teq	ip, #0
 80005da:	bf18      	it	ne
 80005dc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005e4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005e8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005ec:	d204      	bcs.n	80005f8 <__aeabi_dmul+0x80>
 80005ee:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005f2:	416d      	adcs	r5, r5
 80005f4:	eb46 0606 	adc.w	r6, r6, r6
 80005f8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005fc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000600:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000604:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000608:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800060c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000610:	bf88      	it	hi
 8000612:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000616:	d81e      	bhi.n	8000656 <__aeabi_dmul+0xde>
 8000618:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800061c:	bf08      	it	eq
 800061e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000622:	f150 0000 	adcs.w	r0, r0, #0
 8000626:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000630:	ea46 0101 	orr.w	r1, r6, r1
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	ea81 0103 	eor.w	r1, r1, r3
 800063c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000640:	bfc2      	ittt	gt
 8000642:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000646:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800064a:	bd70      	popgt	{r4, r5, r6, pc}
 800064c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000650:	f04f 0e00 	mov.w	lr, #0
 8000654:	3c01      	subs	r4, #1
 8000656:	f300 80ab 	bgt.w	80007b0 <__aeabi_dmul+0x238>
 800065a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800065e:	bfde      	ittt	le
 8000660:	2000      	movle	r0, #0
 8000662:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000666:	bd70      	pople	{r4, r5, r6, pc}
 8000668:	f1c4 0400 	rsb	r4, r4, #0
 800066c:	3c20      	subs	r4, #32
 800066e:	da35      	bge.n	80006dc <__aeabi_dmul+0x164>
 8000670:	340c      	adds	r4, #12
 8000672:	dc1b      	bgt.n	80006ac <__aeabi_dmul+0x134>
 8000674:	f104 0414 	add.w	r4, r4, #20
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f305 	lsl.w	r3, r0, r5
 8000680:	fa20 f004 	lsr.w	r0, r0, r4
 8000684:	fa01 f205 	lsl.w	r2, r1, r5
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000690:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000694:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000698:	fa21 f604 	lsr.w	r6, r1, r4
 800069c:	eb42 0106 	adc.w	r1, r2, r6
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 040c 	rsb	r4, r4, #12
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f304 	lsl.w	r3, r0, r4
 80006b8:	fa20 f005 	lsr.w	r0, r0, r5
 80006bc:	fa01 f204 	lsl.w	r2, r1, r4
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006cc:	f141 0100 	adc.w	r1, r1, #0
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 0520 	rsb	r5, r4, #32
 80006e0:	fa00 f205 	lsl.w	r2, r0, r5
 80006e4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006e8:	fa20 f304 	lsr.w	r3, r0, r4
 80006ec:	fa01 f205 	lsl.w	r2, r1, r5
 80006f0:	ea43 0302 	orr.w	r3, r3, r2
 80006f4:	fa21 f004 	lsr.w	r0, r1, r4
 80006f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006fc:	fa21 f204 	lsr.w	r2, r1, r4
 8000700:	ea20 0002 	bic.w	r0, r0, r2
 8000704:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f094 0f00 	teq	r4, #0
 8000718:	d10f      	bne.n	800073a <__aeabi_dmul+0x1c2>
 800071a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800071e:	0040      	lsls	r0, r0, #1
 8000720:	eb41 0101 	adc.w	r1, r1, r1
 8000724:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000728:	bf08      	it	eq
 800072a:	3c01      	subeq	r4, #1
 800072c:	d0f7      	beq.n	800071e <__aeabi_dmul+0x1a6>
 800072e:	ea41 0106 	orr.w	r1, r1, r6
 8000732:	f095 0f00 	teq	r5, #0
 8000736:	bf18      	it	ne
 8000738:	4770      	bxne	lr
 800073a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800073e:	0052      	lsls	r2, r2, #1
 8000740:	eb43 0303 	adc.w	r3, r3, r3
 8000744:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000748:	bf08      	it	eq
 800074a:	3d01      	subeq	r5, #1
 800074c:	d0f7      	beq.n	800073e <__aeabi_dmul+0x1c6>
 800074e:	ea43 0306 	orr.w	r3, r3, r6
 8000752:	4770      	bx	lr
 8000754:	ea94 0f0c 	teq	r4, ip
 8000758:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800075c:	bf18      	it	ne
 800075e:	ea95 0f0c 	teqne	r5, ip
 8000762:	d00c      	beq.n	800077e <__aeabi_dmul+0x206>
 8000764:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000768:	bf18      	it	ne
 800076a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800076e:	d1d1      	bne.n	8000714 <__aeabi_dmul+0x19c>
 8000770:	ea81 0103 	eor.w	r1, r1, r3
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	f04f 0000 	mov.w	r0, #0
 800077c:	bd70      	pop	{r4, r5, r6, pc}
 800077e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000782:	bf06      	itte	eq
 8000784:	4610      	moveq	r0, r2
 8000786:	4619      	moveq	r1, r3
 8000788:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800078c:	d019      	beq.n	80007c2 <__aeabi_dmul+0x24a>
 800078e:	ea94 0f0c 	teq	r4, ip
 8000792:	d102      	bne.n	800079a <__aeabi_dmul+0x222>
 8000794:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000798:	d113      	bne.n	80007c2 <__aeabi_dmul+0x24a>
 800079a:	ea95 0f0c 	teq	r5, ip
 800079e:	d105      	bne.n	80007ac <__aeabi_dmul+0x234>
 80007a0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007a4:	bf1c      	itt	ne
 80007a6:	4610      	movne	r0, r2
 80007a8:	4619      	movne	r1, r3
 80007aa:	d10a      	bne.n	80007c2 <__aeabi_dmul+0x24a>
 80007ac:	ea81 0103 	eor.w	r1, r1, r3
 80007b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007b8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007bc:	f04f 0000 	mov.w	r0, #0
 80007c0:	bd70      	pop	{r4, r5, r6, pc}
 80007c2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007c6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ca:	bd70      	pop	{r4, r5, r6, pc}

080007cc <__aeabi_ddiv>:
 80007cc:	b570      	push	{r4, r5, r6, lr}
 80007ce:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007d2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007d6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007da:	bf1d      	ittte	ne
 80007dc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e0:	ea94 0f0c 	teqne	r4, ip
 80007e4:	ea95 0f0c 	teqne	r5, ip
 80007e8:	f000 f8a7 	bleq	800093a <__aeabi_ddiv+0x16e>
 80007ec:	eba4 0405 	sub.w	r4, r4, r5
 80007f0:	ea81 0e03 	eor.w	lr, r1, r3
 80007f4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007fc:	f000 8088 	beq.w	8000910 <__aeabi_ddiv+0x144>
 8000800:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000804:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000808:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800080c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000810:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000814:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000818:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800081c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000820:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000824:	429d      	cmp	r5, r3
 8000826:	bf08      	it	eq
 8000828:	4296      	cmpeq	r6, r2
 800082a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800082e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000832:	d202      	bcs.n	800083a <__aeabi_ddiv+0x6e>
 8000834:	085b      	lsrs	r3, r3, #1
 8000836:	ea4f 0232 	mov.w	r2, r2, rrx
 800083a:	1ab6      	subs	r6, r6, r2
 800083c:	eb65 0503 	sbc.w	r5, r5, r3
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800084a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008a8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008ac:	d018      	beq.n	80008e0 <__aeabi_ddiv+0x114>
 80008ae:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008b2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008b6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ba:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008be:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008c2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008c6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ca:	d1c0      	bne.n	800084e <__aeabi_ddiv+0x82>
 80008cc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d0:	d10b      	bne.n	80008ea <__aeabi_ddiv+0x11e>
 80008d2:	ea41 0100 	orr.w	r1, r1, r0
 80008d6:	f04f 0000 	mov.w	r0, #0
 80008da:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008de:	e7b6      	b.n	800084e <__aeabi_ddiv+0x82>
 80008e0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e4:	bf04      	itt	eq
 80008e6:	4301      	orreq	r1, r0
 80008e8:	2000      	moveq	r0, #0
 80008ea:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ee:	bf88      	it	hi
 80008f0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008f4:	f63f aeaf 	bhi.w	8000656 <__aeabi_dmul+0xde>
 80008f8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008fc:	bf04      	itt	eq
 80008fe:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000902:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000906:	f150 0000 	adcs.w	r0, r0, #0
 800090a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800090e:	bd70      	pop	{r4, r5, r6, pc}
 8000910:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000914:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000918:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800091c:	bfc2      	ittt	gt
 800091e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000922:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000926:	bd70      	popgt	{r4, r5, r6, pc}
 8000928:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800092c:	f04f 0e00 	mov.w	lr, #0
 8000930:	3c01      	subs	r4, #1
 8000932:	e690      	b.n	8000656 <__aeabi_dmul+0xde>
 8000934:	ea45 0e06 	orr.w	lr, r5, r6
 8000938:	e68d      	b.n	8000656 <__aeabi_dmul+0xde>
 800093a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800093e:	ea94 0f0c 	teq	r4, ip
 8000942:	bf08      	it	eq
 8000944:	ea95 0f0c 	teqeq	r5, ip
 8000948:	f43f af3b 	beq.w	80007c2 <__aeabi_dmul+0x24a>
 800094c:	ea94 0f0c 	teq	r4, ip
 8000950:	d10a      	bne.n	8000968 <__aeabi_ddiv+0x19c>
 8000952:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000956:	f47f af34 	bne.w	80007c2 <__aeabi_dmul+0x24a>
 800095a:	ea95 0f0c 	teq	r5, ip
 800095e:	f47f af25 	bne.w	80007ac <__aeabi_dmul+0x234>
 8000962:	4610      	mov	r0, r2
 8000964:	4619      	mov	r1, r3
 8000966:	e72c      	b.n	80007c2 <__aeabi_dmul+0x24a>
 8000968:	ea95 0f0c 	teq	r5, ip
 800096c:	d106      	bne.n	800097c <__aeabi_ddiv+0x1b0>
 800096e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000972:	f43f aefd 	beq.w	8000770 <__aeabi_dmul+0x1f8>
 8000976:	4610      	mov	r0, r2
 8000978:	4619      	mov	r1, r3
 800097a:	e722      	b.n	80007c2 <__aeabi_dmul+0x24a>
 800097c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000980:	bf18      	it	ne
 8000982:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000986:	f47f aec5 	bne.w	8000714 <__aeabi_dmul+0x19c>
 800098a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800098e:	f47f af0d 	bne.w	80007ac <__aeabi_dmul+0x234>
 8000992:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000996:	f47f aeeb 	bne.w	8000770 <__aeabi_dmul+0x1f8>
 800099a:	e712      	b.n	80007c2 <__aeabi_dmul+0x24a>

0800099c <__gedf2>:
 800099c:	f04f 3cff 	mov.w	ip, #4294967295
 80009a0:	e006      	b.n	80009b0 <__cmpdf2+0x4>
 80009a2:	bf00      	nop

080009a4 <__ledf2>:
 80009a4:	f04f 0c01 	mov.w	ip, #1
 80009a8:	e002      	b.n	80009b0 <__cmpdf2+0x4>
 80009aa:	bf00      	nop

080009ac <__cmpdf2>:
 80009ac:	f04f 0c01 	mov.w	ip, #1
 80009b0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009b4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009bc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009c0:	bf18      	it	ne
 80009c2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009c6:	d01b      	beq.n	8000a00 <__cmpdf2+0x54>
 80009c8:	b001      	add	sp, #4
 80009ca:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009ce:	bf0c      	ite	eq
 80009d0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009d4:	ea91 0f03 	teqne	r1, r3
 80009d8:	bf02      	ittt	eq
 80009da:	ea90 0f02 	teqeq	r0, r2
 80009de:	2000      	moveq	r0, #0
 80009e0:	4770      	bxeq	lr
 80009e2:	f110 0f00 	cmn.w	r0, #0
 80009e6:	ea91 0f03 	teq	r1, r3
 80009ea:	bf58      	it	pl
 80009ec:	4299      	cmppl	r1, r3
 80009ee:	bf08      	it	eq
 80009f0:	4290      	cmpeq	r0, r2
 80009f2:	bf2c      	ite	cs
 80009f4:	17d8      	asrcs	r0, r3, #31
 80009f6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009fa:	f040 0001 	orr.w	r0, r0, #1
 80009fe:	4770      	bx	lr
 8000a00:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a08:	d102      	bne.n	8000a10 <__cmpdf2+0x64>
 8000a0a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0e:	d107      	bne.n	8000a20 <__cmpdf2+0x74>
 8000a10:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a14:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a18:	d1d6      	bne.n	80009c8 <__cmpdf2+0x1c>
 8000a1a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1e:	d0d3      	beq.n	80009c8 <__cmpdf2+0x1c>
 8000a20:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a24:	4770      	bx	lr
 8000a26:	bf00      	nop

08000a28 <__aeabi_cdrcmple>:
 8000a28:	4684      	mov	ip, r0
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4662      	mov	r2, ip
 8000a2e:	468c      	mov	ip, r1
 8000a30:	4619      	mov	r1, r3
 8000a32:	4663      	mov	r3, ip
 8000a34:	e000      	b.n	8000a38 <__aeabi_cdcmpeq>
 8000a36:	bf00      	nop

08000a38 <__aeabi_cdcmpeq>:
 8000a38:	b501      	push	{r0, lr}
 8000a3a:	f7ff ffb7 	bl	80009ac <__cmpdf2>
 8000a3e:	2800      	cmp	r0, #0
 8000a40:	bf48      	it	mi
 8000a42:	f110 0f00 	cmnmi.w	r0, #0
 8000a46:	bd01      	pop	{r0, pc}

08000a48 <__aeabi_dcmpeq>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff fff4 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a50:	bf0c      	ite	eq
 8000a52:	2001      	moveq	r0, #1
 8000a54:	2000      	movne	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmplt>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffea 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a64:	bf34      	ite	cc
 8000a66:	2001      	movcc	r0, #1
 8000a68:	2000      	movcs	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmple>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffe0 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a78:	bf94      	ite	ls
 8000a7a:	2001      	movls	r0, #1
 8000a7c:	2000      	movhi	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpge>:
 8000a84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a88:	f7ff ffce 	bl	8000a28 <__aeabi_cdrcmple>
 8000a8c:	bf94      	ite	ls
 8000a8e:	2001      	movls	r0, #1
 8000a90:	2000      	movhi	r0, #0
 8000a92:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a96:	bf00      	nop

08000a98 <__aeabi_dcmpgt>:
 8000a98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a9c:	f7ff ffc4 	bl	8000a28 <__aeabi_cdrcmple>
 8000aa0:	bf34      	ite	cc
 8000aa2:	2001      	movcc	r0, #1
 8000aa4:	2000      	movcs	r0, #0
 8000aa6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aaa:	bf00      	nop

08000aac <__aeabi_d2iz>:
 8000aac:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab4:	d215      	bcs.n	8000ae2 <__aeabi_d2iz+0x36>
 8000ab6:	d511      	bpl.n	8000adc <__aeabi_d2iz+0x30>
 8000ab8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000abc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac0:	d912      	bls.n	8000ae8 <__aeabi_d2iz+0x3c>
 8000ac2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aca:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ace:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad2:	fa23 f002 	lsr.w	r0, r3, r2
 8000ad6:	bf18      	it	ne
 8000ad8:	4240      	negne	r0, r0
 8000ada:	4770      	bx	lr
 8000adc:	f04f 0000 	mov.w	r0, #0
 8000ae0:	4770      	bx	lr
 8000ae2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ae6:	d105      	bne.n	8000af4 <__aeabi_d2iz+0x48>
 8000ae8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000aec:	bf08      	it	eq
 8000aee:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af2:	4770      	bx	lr
 8000af4:	f04f 0000 	mov.w	r0, #0
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop

08000afc <__aeabi_d2uiz>:
 8000afc:	004a      	lsls	r2, r1, #1
 8000afe:	d211      	bcs.n	8000b24 <__aeabi_d2uiz+0x28>
 8000b00:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b04:	d211      	bcs.n	8000b2a <__aeabi_d2uiz+0x2e>
 8000b06:	d50d      	bpl.n	8000b24 <__aeabi_d2uiz+0x28>
 8000b08:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b0c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b10:	d40e      	bmi.n	8000b30 <__aeabi_d2uiz+0x34>
 8000b12:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b16:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b1a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b1e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b22:	4770      	bx	lr
 8000b24:	f04f 0000 	mov.w	r0, #0
 8000b28:	4770      	bx	lr
 8000b2a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b2e:	d102      	bne.n	8000b36 <__aeabi_d2uiz+0x3a>
 8000b30:	f04f 30ff 	mov.w	r0, #4294967295
 8000b34:	4770      	bx	lr
 8000b36:	f04f 0000 	mov.w	r0, #0
 8000b3a:	4770      	bx	lr

08000b3c <__aeabi_d2f>:
 8000b3c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b40:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b44:	bf24      	itt	cs
 8000b46:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b4a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b4e:	d90d      	bls.n	8000b6c <__aeabi_d2f+0x30>
 8000b50:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b54:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b58:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b5c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b60:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b64:	bf08      	it	eq
 8000b66:	f020 0001 	biceq.w	r0, r0, #1
 8000b6a:	4770      	bx	lr
 8000b6c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b70:	d121      	bne.n	8000bb6 <__aeabi_d2f+0x7a>
 8000b72:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b76:	bfbc      	itt	lt
 8000b78:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b7c:	4770      	bxlt	lr
 8000b7e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b82:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b86:	f1c2 0218 	rsb	r2, r2, #24
 8000b8a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b8e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b92:	fa20 f002 	lsr.w	r0, r0, r2
 8000b96:	bf18      	it	ne
 8000b98:	f040 0001 	orrne.w	r0, r0, #1
 8000b9c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ba4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ba8:	ea40 000c 	orr.w	r0, r0, ip
 8000bac:	fa23 f302 	lsr.w	r3, r3, r2
 8000bb0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bb4:	e7cc      	b.n	8000b50 <__aeabi_d2f+0x14>
 8000bb6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bba:	d107      	bne.n	8000bcc <__aeabi_d2f+0x90>
 8000bbc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bc0:	bf1e      	ittt	ne
 8000bc2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bc6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bca:	4770      	bxne	lr
 8000bcc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bd0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bd4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bd8:	4770      	bx	lr
 8000bda:	bf00      	nop

08000bdc <__aeabi_uldivmod>:
 8000bdc:	b953      	cbnz	r3, 8000bf4 <__aeabi_uldivmod+0x18>
 8000bde:	b94a      	cbnz	r2, 8000bf4 <__aeabi_uldivmod+0x18>
 8000be0:	2900      	cmp	r1, #0
 8000be2:	bf08      	it	eq
 8000be4:	2800      	cmpeq	r0, #0
 8000be6:	bf1c      	itt	ne
 8000be8:	f04f 31ff 	movne.w	r1, #4294967295
 8000bec:	f04f 30ff 	movne.w	r0, #4294967295
 8000bf0:	f000 b970 	b.w	8000ed4 <__aeabi_idiv0>
 8000bf4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bfc:	f000 f806 	bl	8000c0c <__udivmoddi4>
 8000c00:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c04:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c08:	b004      	add	sp, #16
 8000c0a:	4770      	bx	lr

08000c0c <__udivmoddi4>:
 8000c0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c10:	9e08      	ldr	r6, [sp, #32]
 8000c12:	460d      	mov	r5, r1
 8000c14:	4604      	mov	r4, r0
 8000c16:	460f      	mov	r7, r1
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d14a      	bne.n	8000cb2 <__udivmoddi4+0xa6>
 8000c1c:	428a      	cmp	r2, r1
 8000c1e:	4694      	mov	ip, r2
 8000c20:	d965      	bls.n	8000cee <__udivmoddi4+0xe2>
 8000c22:	fab2 f382 	clz	r3, r2
 8000c26:	b143      	cbz	r3, 8000c3a <__udivmoddi4+0x2e>
 8000c28:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c2c:	f1c3 0220 	rsb	r2, r3, #32
 8000c30:	409f      	lsls	r7, r3
 8000c32:	fa20 f202 	lsr.w	r2, r0, r2
 8000c36:	4317      	orrs	r7, r2
 8000c38:	409c      	lsls	r4, r3
 8000c3a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c3e:	fa1f f58c 	uxth.w	r5, ip
 8000c42:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c46:	0c22      	lsrs	r2, r4, #16
 8000c48:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c4c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c50:	fb01 f005 	mul.w	r0, r1, r5
 8000c54:	4290      	cmp	r0, r2
 8000c56:	d90a      	bls.n	8000c6e <__udivmoddi4+0x62>
 8000c58:	eb1c 0202 	adds.w	r2, ip, r2
 8000c5c:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c60:	f080 811c 	bcs.w	8000e9c <__udivmoddi4+0x290>
 8000c64:	4290      	cmp	r0, r2
 8000c66:	f240 8119 	bls.w	8000e9c <__udivmoddi4+0x290>
 8000c6a:	3902      	subs	r1, #2
 8000c6c:	4462      	add	r2, ip
 8000c6e:	1a12      	subs	r2, r2, r0
 8000c70:	b2a4      	uxth	r4, r4
 8000c72:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c76:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c7a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c7e:	fb00 f505 	mul.w	r5, r0, r5
 8000c82:	42a5      	cmp	r5, r4
 8000c84:	d90a      	bls.n	8000c9c <__udivmoddi4+0x90>
 8000c86:	eb1c 0404 	adds.w	r4, ip, r4
 8000c8a:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c8e:	f080 8107 	bcs.w	8000ea0 <__udivmoddi4+0x294>
 8000c92:	42a5      	cmp	r5, r4
 8000c94:	f240 8104 	bls.w	8000ea0 <__udivmoddi4+0x294>
 8000c98:	4464      	add	r4, ip
 8000c9a:	3802      	subs	r0, #2
 8000c9c:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000ca0:	1b64      	subs	r4, r4, r5
 8000ca2:	2100      	movs	r1, #0
 8000ca4:	b11e      	cbz	r6, 8000cae <__udivmoddi4+0xa2>
 8000ca6:	40dc      	lsrs	r4, r3
 8000ca8:	2300      	movs	r3, #0
 8000caa:	e9c6 4300 	strd	r4, r3, [r6]
 8000cae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d908      	bls.n	8000cc8 <__udivmoddi4+0xbc>
 8000cb6:	2e00      	cmp	r6, #0
 8000cb8:	f000 80ed 	beq.w	8000e96 <__udivmoddi4+0x28a>
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	e9c6 0500 	strd	r0, r5, [r6]
 8000cc2:	4608      	mov	r0, r1
 8000cc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc8:	fab3 f183 	clz	r1, r3
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	d149      	bne.n	8000d64 <__udivmoddi4+0x158>
 8000cd0:	42ab      	cmp	r3, r5
 8000cd2:	d302      	bcc.n	8000cda <__udivmoddi4+0xce>
 8000cd4:	4282      	cmp	r2, r0
 8000cd6:	f200 80f8 	bhi.w	8000eca <__udivmoddi4+0x2be>
 8000cda:	1a84      	subs	r4, r0, r2
 8000cdc:	eb65 0203 	sbc.w	r2, r5, r3
 8000ce0:	2001      	movs	r0, #1
 8000ce2:	4617      	mov	r7, r2
 8000ce4:	2e00      	cmp	r6, #0
 8000ce6:	d0e2      	beq.n	8000cae <__udivmoddi4+0xa2>
 8000ce8:	e9c6 4700 	strd	r4, r7, [r6]
 8000cec:	e7df      	b.n	8000cae <__udivmoddi4+0xa2>
 8000cee:	b902      	cbnz	r2, 8000cf2 <__udivmoddi4+0xe6>
 8000cf0:	deff      	udf	#255	; 0xff
 8000cf2:	fab2 f382 	clz	r3, r2
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	f040 8090 	bne.w	8000e1c <__udivmoddi4+0x210>
 8000cfc:	1a8a      	subs	r2, r1, r2
 8000cfe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d02:	fa1f fe8c 	uxth.w	lr, ip
 8000d06:	2101      	movs	r1, #1
 8000d08:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d0c:	fb07 2015 	mls	r0, r7, r5, r2
 8000d10:	0c22      	lsrs	r2, r4, #16
 8000d12:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d16:	fb0e f005 	mul.w	r0, lr, r5
 8000d1a:	4290      	cmp	r0, r2
 8000d1c:	d908      	bls.n	8000d30 <__udivmoddi4+0x124>
 8000d1e:	eb1c 0202 	adds.w	r2, ip, r2
 8000d22:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d26:	d202      	bcs.n	8000d2e <__udivmoddi4+0x122>
 8000d28:	4290      	cmp	r0, r2
 8000d2a:	f200 80cb 	bhi.w	8000ec4 <__udivmoddi4+0x2b8>
 8000d2e:	4645      	mov	r5, r8
 8000d30:	1a12      	subs	r2, r2, r0
 8000d32:	b2a4      	uxth	r4, r4
 8000d34:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d38:	fb07 2210 	mls	r2, r7, r0, r2
 8000d3c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d40:	fb0e fe00 	mul.w	lr, lr, r0
 8000d44:	45a6      	cmp	lr, r4
 8000d46:	d908      	bls.n	8000d5a <__udivmoddi4+0x14e>
 8000d48:	eb1c 0404 	adds.w	r4, ip, r4
 8000d4c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d50:	d202      	bcs.n	8000d58 <__udivmoddi4+0x14c>
 8000d52:	45a6      	cmp	lr, r4
 8000d54:	f200 80bb 	bhi.w	8000ece <__udivmoddi4+0x2c2>
 8000d58:	4610      	mov	r0, r2
 8000d5a:	eba4 040e 	sub.w	r4, r4, lr
 8000d5e:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d62:	e79f      	b.n	8000ca4 <__udivmoddi4+0x98>
 8000d64:	f1c1 0720 	rsb	r7, r1, #32
 8000d68:	408b      	lsls	r3, r1
 8000d6a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d6e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d72:	fa05 f401 	lsl.w	r4, r5, r1
 8000d76:	fa20 f307 	lsr.w	r3, r0, r7
 8000d7a:	40fd      	lsrs	r5, r7
 8000d7c:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d80:	4323      	orrs	r3, r4
 8000d82:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d86:	fa1f fe8c 	uxth.w	lr, ip
 8000d8a:	fb09 5518 	mls	r5, r9, r8, r5
 8000d8e:	0c1c      	lsrs	r4, r3, #16
 8000d90:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d94:	fb08 f50e 	mul.w	r5, r8, lr
 8000d98:	42a5      	cmp	r5, r4
 8000d9a:	fa02 f201 	lsl.w	r2, r2, r1
 8000d9e:	fa00 f001 	lsl.w	r0, r0, r1
 8000da2:	d90b      	bls.n	8000dbc <__udivmoddi4+0x1b0>
 8000da4:	eb1c 0404 	adds.w	r4, ip, r4
 8000da8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dac:	f080 8088 	bcs.w	8000ec0 <__udivmoddi4+0x2b4>
 8000db0:	42a5      	cmp	r5, r4
 8000db2:	f240 8085 	bls.w	8000ec0 <__udivmoddi4+0x2b4>
 8000db6:	f1a8 0802 	sub.w	r8, r8, #2
 8000dba:	4464      	add	r4, ip
 8000dbc:	1b64      	subs	r4, r4, r5
 8000dbe:	b29d      	uxth	r5, r3
 8000dc0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc8:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000dcc:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dd0:	45a6      	cmp	lr, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x1da>
 8000dd4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd8:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ddc:	d26c      	bcs.n	8000eb8 <__udivmoddi4+0x2ac>
 8000dde:	45a6      	cmp	lr, r4
 8000de0:	d96a      	bls.n	8000eb8 <__udivmoddi4+0x2ac>
 8000de2:	3b02      	subs	r3, #2
 8000de4:	4464      	add	r4, ip
 8000de6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dea:	fba3 9502 	umull	r9, r5, r3, r2
 8000dee:	eba4 040e 	sub.w	r4, r4, lr
 8000df2:	42ac      	cmp	r4, r5
 8000df4:	46c8      	mov	r8, r9
 8000df6:	46ae      	mov	lr, r5
 8000df8:	d356      	bcc.n	8000ea8 <__udivmoddi4+0x29c>
 8000dfa:	d053      	beq.n	8000ea4 <__udivmoddi4+0x298>
 8000dfc:	b156      	cbz	r6, 8000e14 <__udivmoddi4+0x208>
 8000dfe:	ebb0 0208 	subs.w	r2, r0, r8
 8000e02:	eb64 040e 	sbc.w	r4, r4, lr
 8000e06:	fa04 f707 	lsl.w	r7, r4, r7
 8000e0a:	40ca      	lsrs	r2, r1
 8000e0c:	40cc      	lsrs	r4, r1
 8000e0e:	4317      	orrs	r7, r2
 8000e10:	e9c6 7400 	strd	r7, r4, [r6]
 8000e14:	4618      	mov	r0, r3
 8000e16:	2100      	movs	r1, #0
 8000e18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1c:	f1c3 0120 	rsb	r1, r3, #32
 8000e20:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e24:	fa20 f201 	lsr.w	r2, r0, r1
 8000e28:	fa25 f101 	lsr.w	r1, r5, r1
 8000e2c:	409d      	lsls	r5, r3
 8000e2e:	432a      	orrs	r2, r5
 8000e30:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e34:	fa1f fe8c 	uxth.w	lr, ip
 8000e38:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e3c:	fb07 1510 	mls	r5, r7, r0, r1
 8000e40:	0c11      	lsrs	r1, r2, #16
 8000e42:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e46:	fb00 f50e 	mul.w	r5, r0, lr
 8000e4a:	428d      	cmp	r5, r1
 8000e4c:	fa04 f403 	lsl.w	r4, r4, r3
 8000e50:	d908      	bls.n	8000e64 <__udivmoddi4+0x258>
 8000e52:	eb1c 0101 	adds.w	r1, ip, r1
 8000e56:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e5a:	d22f      	bcs.n	8000ebc <__udivmoddi4+0x2b0>
 8000e5c:	428d      	cmp	r5, r1
 8000e5e:	d92d      	bls.n	8000ebc <__udivmoddi4+0x2b0>
 8000e60:	3802      	subs	r0, #2
 8000e62:	4461      	add	r1, ip
 8000e64:	1b49      	subs	r1, r1, r5
 8000e66:	b292      	uxth	r2, r2
 8000e68:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e6c:	fb07 1115 	mls	r1, r7, r5, r1
 8000e70:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e74:	fb05 f10e 	mul.w	r1, r5, lr
 8000e78:	4291      	cmp	r1, r2
 8000e7a:	d908      	bls.n	8000e8e <__udivmoddi4+0x282>
 8000e7c:	eb1c 0202 	adds.w	r2, ip, r2
 8000e80:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e84:	d216      	bcs.n	8000eb4 <__udivmoddi4+0x2a8>
 8000e86:	4291      	cmp	r1, r2
 8000e88:	d914      	bls.n	8000eb4 <__udivmoddi4+0x2a8>
 8000e8a:	3d02      	subs	r5, #2
 8000e8c:	4462      	add	r2, ip
 8000e8e:	1a52      	subs	r2, r2, r1
 8000e90:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e94:	e738      	b.n	8000d08 <__udivmoddi4+0xfc>
 8000e96:	4631      	mov	r1, r6
 8000e98:	4630      	mov	r0, r6
 8000e9a:	e708      	b.n	8000cae <__udivmoddi4+0xa2>
 8000e9c:	4639      	mov	r1, r7
 8000e9e:	e6e6      	b.n	8000c6e <__udivmoddi4+0x62>
 8000ea0:	4610      	mov	r0, r2
 8000ea2:	e6fb      	b.n	8000c9c <__udivmoddi4+0x90>
 8000ea4:	4548      	cmp	r0, r9
 8000ea6:	d2a9      	bcs.n	8000dfc <__udivmoddi4+0x1f0>
 8000ea8:	ebb9 0802 	subs.w	r8, r9, r2
 8000eac:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000eb0:	3b01      	subs	r3, #1
 8000eb2:	e7a3      	b.n	8000dfc <__udivmoddi4+0x1f0>
 8000eb4:	4645      	mov	r5, r8
 8000eb6:	e7ea      	b.n	8000e8e <__udivmoddi4+0x282>
 8000eb8:	462b      	mov	r3, r5
 8000eba:	e794      	b.n	8000de6 <__udivmoddi4+0x1da>
 8000ebc:	4640      	mov	r0, r8
 8000ebe:	e7d1      	b.n	8000e64 <__udivmoddi4+0x258>
 8000ec0:	46d0      	mov	r8, sl
 8000ec2:	e77b      	b.n	8000dbc <__udivmoddi4+0x1b0>
 8000ec4:	3d02      	subs	r5, #2
 8000ec6:	4462      	add	r2, ip
 8000ec8:	e732      	b.n	8000d30 <__udivmoddi4+0x124>
 8000eca:	4608      	mov	r0, r1
 8000ecc:	e70a      	b.n	8000ce4 <__udivmoddi4+0xd8>
 8000ece:	4464      	add	r4, ip
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	e742      	b.n	8000d5a <__udivmoddi4+0x14e>

08000ed4 <__aeabi_idiv0>:
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop

08000ed8 <HAL_ADC_ConvCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8000ed8:	b480      	push	{r7}
 8000eda:	b083      	sub	sp, #12
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]

	convFlag = 1;
 8000ee0:	4b04      	ldr	r3, [pc, #16]	; (8000ef4 <HAL_ADC_ConvCpltCallback+0x1c>)
 8000ee2:	2201      	movs	r2, #1
 8000ee4:	601a      	str	r2, [r3, #0]

}
 8000ee6:	bf00      	nop
 8000ee8:	370c      	adds	r7, #12
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop
 8000ef4:	20000378 	.word	0x20000378

08000ef8 <apply_hanning_window>:


void apply_hanning_window(float32_t * signal, uint32_t length){
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b084      	sub	sp, #16
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
 8000f00:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < length; ++i){
 8000f02:	2300      	movs	r3, #0
 8000f04:	60fb      	str	r3, [r7, #12]
 8000f06:	e033      	b.n	8000f70 <apply_hanning_window+0x78>
		float32_t han_value = 0.5f * (1.0f - cosf(2 * PI * i / (length - 1)));
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	ee07 3a90 	vmov	s15, r3
 8000f0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f12:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8000f84 <apply_hanning_window+0x8c>
 8000f16:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000f1a:	683b      	ldr	r3, [r7, #0]
 8000f1c:	3b01      	subs	r3, #1
 8000f1e:	ee07 3a90 	vmov	s15, r3
 8000f22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f26:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8000f2a:	eeb0 0a66 	vmov.f32	s0, s13
 8000f2e:	f00a fb47 	bl	800b5c0 <cosf>
 8000f32:	eef0 7a40 	vmov.f32	s15, s0
 8000f36:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000f3a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f3e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8000f42:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f46:	edc7 7a02 	vstr	s15, [r7, #8]
		signal[i] *= han_value;
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	009b      	lsls	r3, r3, #2
 8000f4e:	687a      	ldr	r2, [r7, #4]
 8000f50:	4413      	add	r3, r2
 8000f52:	ed93 7a00 	vldr	s14, [r3]
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	009b      	lsls	r3, r3, #2
 8000f5a:	687a      	ldr	r2, [r7, #4]
 8000f5c:	4413      	add	r3, r2
 8000f5e:	edd7 7a02 	vldr	s15, [r7, #8]
 8000f62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f66:	edc3 7a00 	vstr	s15, [r3]
	for (int i = 0; i < length; ++i){
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	3301      	adds	r3, #1
 8000f6e:	60fb      	str	r3, [r7, #12]
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	683a      	ldr	r2, [r7, #0]
 8000f74:	429a      	cmp	r2, r3
 8000f76:	d8c7      	bhi.n	8000f08 <apply_hanning_window+0x10>
	}
}
 8000f78:	bf00      	nop
 8000f7a:	bf00      	nop
 8000f7c:	3710      	adds	r7, #16
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	40c90fdb 	.word	0x40c90fdb

08000f88 <set_motor_speed>:

    arm_abs_f32(autocorrelation, autocorrelation, BUFFER_LENGTH);
}


void set_motor_speed(int motor_speed) {
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b086      	sub	sp, #24
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
  // 0 = Full Clockwise Rotation
  // 50 = No Rotation
  // 100 = Full Counterclockwise Rotation

  // converting motor speed to pulse width (in ms)
  double pulse_width = (1.28) + (0.44 * ((double)motor_speed/100));
 8000f90:	6878      	ldr	r0, [r7, #4]
 8000f92:	f7ff fa87 	bl	80004a4 <__aeabi_i2d>
 8000f96:	f04f 0200 	mov.w	r2, #0
 8000f9a:	4b23      	ldr	r3, [pc, #140]	; (8001028 <set_motor_speed+0xa0>)
 8000f9c:	f7ff fc16 	bl	80007cc <__aeabi_ddiv>
 8000fa0:	4602      	mov	r2, r0
 8000fa2:	460b      	mov	r3, r1
 8000fa4:	4610      	mov	r0, r2
 8000fa6:	4619      	mov	r1, r3
 8000fa8:	a319      	add	r3, pc, #100	; (adr r3, 8001010 <set_motor_speed+0x88>)
 8000faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fae:	f7ff fae3 	bl	8000578 <__aeabi_dmul>
 8000fb2:	4602      	mov	r2, r0
 8000fb4:	460b      	mov	r3, r1
 8000fb6:	4610      	mov	r0, r2
 8000fb8:	4619      	mov	r1, r3
 8000fba:	a317      	add	r3, pc, #92	; (adr r3, 8001018 <set_motor_speed+0x90>)
 8000fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fc0:	f7ff f924 	bl	800020c <__adddf3>
 8000fc4:	4602      	mov	r2, r0
 8000fc6:	460b      	mov	r3, r1
 8000fc8:	e9c7 2304 	strd	r2, r3, [r7, #16]

  int temp_ccr2 = (pulse_width / 1000) * (PROCESSOR_CLOCK / PRESCALER);
 8000fcc:	f04f 0200 	mov.w	r2, #0
 8000fd0:	4b16      	ldr	r3, [pc, #88]	; (800102c <set_motor_speed+0xa4>)
 8000fd2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000fd6:	f7ff fbf9 	bl	80007cc <__aeabi_ddiv>
 8000fda:	4602      	mov	r2, r0
 8000fdc:	460b      	mov	r3, r1
 8000fde:	4610      	mov	r0, r2
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	a30f      	add	r3, pc, #60	; (adr r3, 8001020 <set_motor_speed+0x98>)
 8000fe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fe8:	f7ff fac6 	bl	8000578 <__aeabi_dmul>
 8000fec:	4602      	mov	r2, r0
 8000fee:	460b      	mov	r3, r1
 8000ff0:	4610      	mov	r0, r2
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	f7ff fd5a 	bl	8000aac <__aeabi_d2iz>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	60fb      	str	r3, [r7, #12]

  TIM4->CCR2 = temp_ccr2;
 8000ffc:	4a0c      	ldr	r2, [pc, #48]	; (8001030 <set_motor_speed+0xa8>)
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001002:	bf00      	nop
 8001004:	3718      	adds	r7, #24
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	f3af 8000 	nop.w
 8001010:	c28f5c29 	.word	0xc28f5c29
 8001014:	3fdc28f5 	.word	0x3fdc28f5
 8001018:	47ae147b 	.word	0x47ae147b
 800101c:	3ff47ae1 	.word	0x3ff47ae1
 8001020:	00000000 	.word	0x00000000
 8001024:	412e8480 	.word	0x412e8480
 8001028:	40590000 	.word	0x40590000
 800102c:	408f4000 	.word	0x408f4000
 8001030:	40000800 	.word	0x40000800
 8001034:	00000000 	.word	0x00000000

08001038 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001038:	b5b0      	push	{r4, r5, r7, lr}
 800103a:	f5ad 3d80 	sub.w	sp, sp, #65536	; 0x10000
 800103e:	b0b6      	sub	sp, #216	; 0xd8
 8001040:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

	convFlag = 0;
 8001042:	4ba3      	ldr	r3, [pc, #652]	; (80012d0 <main+0x298>)
 8001044:	2200      	movs	r2, #0
 8001046:	601a      	str	r2, [r3, #0]
	//E (low), A, D, G, B, E (high)
	float32_t string_freqs[6] = {82.41, 110.0, 146.83, 196.0, 246.94, 329.63};
 8001048:	4ba2      	ldr	r3, [pc, #648]	; (80012d4 <main+0x29c>)
 800104a:	f507 3480 	add.w	r4, r7, #65536	; 0x10000
 800104e:	f104 0458 	add.w	r4, r4, #88	; 0x58
 8001052:	461d      	mov	r5, r3
 8001054:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001056:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001058:	e895 0003 	ldmia.w	r5, {r0, r1}
 800105c:	e884 0003 	stmia.w	r4, {r0, r1}
	float32_t measured_freq;
	char *strings[] = {"E (low)", "A", "D", "G", "B", "E (high)" };
 8001060:	4b9d      	ldr	r3, [pc, #628]	; (80012d8 <main+0x2a0>)
 8001062:	f507 3480 	add.w	r4, r7, #65536	; 0x10000
 8001066:	f104 0440 	add.w	r4, r4, #64	; 0x40
 800106a:	461d      	mov	r5, r3
 800106c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800106e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001070:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001074:	e884 0003 	stmia.w	r4, {r0, r1}
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001078:	f001 ff83 	bl	8002f82 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800107c:	f000 ff74 	bl	8001f68 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001080:	f000 ffb8 	bl	8001ff4 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001084:	f001 fa72 	bl	800256c <MX_GPIO_Init>
  MX_DMA_Init();
 8001088:	f001 fa46 	bl	8002518 <MX_DMA_Init>
  MX_ADC1_Init();
 800108c:	f000 ffe2 	bl	8002054 <MX_ADC1_Init>
  MX_DAC1_Init();
 8001090:	f001 f846 	bl	8002120 <MX_DAC1_Init>
  MX_LPUART1_UART_Init();
 8001094:	f001 f878 	bl	8002188 <MX_LPUART1_UART_Init>
  MX_SAI1_Init();
 8001098:	f001 f8c2 	bl	8002220 <MX_SAI1_Init>
  MX_TIM1_Init();
 800109c:	f001 f934 	bl	8002308 <MX_TIM1_Init>
  MX_TIM4_Init();
 80010a0:	f001 f9de 	bl	8002460 <MX_TIM4_Init>
  MX_SPI1_Init();
 80010a4:	f001 f8f2 	bl	800228c <MX_SPI1_Init>
  //arm_rfft_fast_init_f32(&fftHandler, BUFFER_LENGTH);

  float32_t signal[BUFFER_LENGTH];
  float32_t autocorrelation[BUFFER_LENGTH];

  uint32_t LOWEST_PERIOD = SAMPLING_RATE / 440; //440hz max
 80010a8:	2304      	movs	r3, #4
 80010aa:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 80010ae:	f102 0280 	add.w	r2, r2, #128	; 0x80
 80010b2:	6013      	str	r3, [r2, #0]
  uint32_t HIGHEST_PERIOD = SAMPLING_RATE / 50; //60 Hz min (change to 50)
 80010b4:	2329      	movs	r3, #41	; 0x29
 80010b6:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 80010ba:	f102 027c 	add.w	r2, r2, #124	; 0x7c
 80010be:	6013      	str	r3, [r2, #0]

   volatile uint16_t ADC_BUFFER[BUFFER_LENGTH];

//  float32_t freq_resolution = (float32_t)SAMPLING_RATE / (float32_t)BUFFER_LENGTH;

  HAL_TIM_Base_Start_IT(&htim1);
 80010c0:	4886      	ldr	r0, [pc, #536]	; (80012dc <main+0x2a4>)
 80010c2:	f007 f8d1 	bl	8008268 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 80010c6:	2104      	movs	r1, #4
 80010c8:	4885      	ldr	r0, [pc, #532]	; (80012e0 <main+0x2a8>)
 80010ca:	f007 f9f5 	bl	80084b8 <HAL_TIM_PWM_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	 HAL_ADC_Start_DMA(&hadc1, ADC_BUFFER, BUFFER_LENGTH);
 80010ce:	f507 43c1 	add.w	r3, r7, #24704	; 0x6080
 80010d2:	f103 0358 	add.w	r3, r3, #88	; 0x58
 80010d6:	3b98      	subs	r3, #152	; 0x98
 80010d8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80010dc:	4619      	mov	r1, r3
 80010de:	4881      	ldr	r0, [pc, #516]	; (80012e4 <main+0x2ac>)
 80010e0:	f002 fb08 	bl	80036f4 <HAL_ADC_Start_DMA>
//	  }

	 //Calculate average of ADC values over a range, do this for both noise (to get a threshold) and for when the individual strings
	 //are strummed

	  while(convFlag == 0) {;}
 80010e4:	bf00      	nop
 80010e6:	4b7a      	ldr	r3, [pc, #488]	; (80012d0 <main+0x298>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d0fb      	beq.n	80010e6 <main+0xae>

	  for(int i = 0; i < BUFFER_LENGTH; i++) {
 80010ee:	2300      	movs	r3, #0
 80010f0:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 80010f4:	f102 02d4 	add.w	r2, r2, #212	; 0xd4
 80010f8:	6013      	str	r3, [r2, #0]
 80010fa:	e031      	b.n	8001160 <main+0x128>
		  signal[i] = (double)(ADC_BUFFER[i]);
 80010fc:	f507 43c1 	add.w	r3, r7, #24704	; 0x6080
 8001100:	f103 0358 	add.w	r3, r3, #88	; 0x58
 8001104:	461a      	mov	r2, r3
 8001106:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 800110a:	f103 03d4 	add.w	r3, r3, #212	; 0xd4
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	005b      	lsls	r3, r3, #1
 8001112:	4413      	add	r3, r2
 8001114:	f833 3c98 	ldrh.w	r3, [r3, #-152]
 8001118:	b29b      	uxth	r3, r3
 800111a:	4618      	mov	r0, r3
 800111c:	f7ff f9b2 	bl	8000484 <__aeabi_ui2d>
 8001120:	4602      	mov	r2, r0
 8001122:	460b      	mov	r3, r1
 8001124:	4610      	mov	r0, r2
 8001126:	4619      	mov	r1, r3
 8001128:	f7ff fd08 	bl	8000b3c <__aeabi_d2f>
 800112c:	4602      	mov	r2, r0
 800112e:	f507 4340 	add.w	r3, r7, #49152	; 0xc000
 8001132:	f103 03d8 	add.w	r3, r3, #216	; 0xd8
 8001136:	4619      	mov	r1, r3
 8001138:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 800113c:	f103 03d4 	add.w	r3, r3, #212	; 0xd4
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	009b      	lsls	r3, r3, #2
 8001144:	440b      	add	r3, r1
 8001146:	3b98      	subs	r3, #152	; 0x98
 8001148:	601a      	str	r2, [r3, #0]
	  for(int i = 0; i < BUFFER_LENGTH; i++) {
 800114a:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 800114e:	f103 03d4 	add.w	r3, r3, #212	; 0xd4
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	3301      	adds	r3, #1
 8001156:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 800115a:	f102 02d4 	add.w	r2, r2, #212	; 0xd4
 800115e:	6013      	str	r3, [r2, #0]
 8001160:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001164:	f103 03d4 	add.w	r3, r3, #212	; 0xd4
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800116e:	dbc5      	blt.n	80010fc <main+0xc4>
	  }


	apply_hanning_window(&signal, BUFFER_LENGTH);
 8001170:	f507 4340 	add.w	r3, r7, #49152	; 0xc000
 8001174:	f103 0358 	add.w	r3, r3, #88	; 0x58
 8001178:	3b18      	subs	r3, #24
 800117a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800117e:	4618      	mov	r0, r3
 8001180:	f7ff feba 	bl	8000ef8 <apply_hanning_window>

    arm_rfft_fast_instance_f32 fftInstance;


    // Initialize the FFT instance
    arm_rfft_fast_init_f32(&fftInstance, BUFFER_LENGTH);
 8001184:	f507 43c1 	add.w	r3, r7, #24704	; 0x6080
 8001188:	f103 0358 	add.w	r3, r3, #88	; 0x58
 800118c:	3bb0      	subs	r3, #176	; 0xb0
 800118e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001192:	4618      	mov	r0, r3
 8001194:	f009 f9fe 	bl	800a594 <arm_rfft_fast_init_f32>

    float32_t output[BUFFER_LENGTH];
    arm_rfft_fast_f32(&fftInstance, signal, output, 0);
 8001198:	f507 5203 	add.w	r2, r7, #8384	; 0x20c0
 800119c:	f102 0218 	add.w	r2, r2, #24
 80011a0:	3ad4      	subs	r2, #212	; 0xd4
 80011a2:	f507 4140 	add.w	r1, r7, #49152	; 0xc000
 80011a6:	f101 0158 	add.w	r1, r1, #88	; 0x58
 80011aa:	3918      	subs	r1, #24
 80011ac:	f507 40c1 	add.w	r0, r7, #24704	; 0x6080
 80011b0:	f100 0058 	add.w	r0, r0, #88	; 0x58
 80011b4:	38b0      	subs	r0, #176	; 0xb0
 80011b6:	2300      	movs	r3, #0
 80011b8:	f009 fad0 	bl	800a75c <arm_rfft_fast_f32>

    output[0] = 0;
 80011bc:	f507 5303 	add.w	r3, r7, #8384	; 0x20c0
 80011c0:	f103 0318 	add.w	r3, r3, #24
 80011c4:	461a      	mov	r2, r3
 80011c6:	f04f 0300 	mov.w	r3, #0
 80011ca:	f842 3cd4 	str.w	r3, [r2, #-212]
    output[1] = 0;
 80011ce:	f507 5303 	add.w	r3, r7, #8384	; 0x20c0
 80011d2:	f103 0318 	add.w	r3, r3, #24
 80011d6:	461a      	mov	r2, r3
 80011d8:	f04f 0300 	mov.w	r3, #0
 80011dc:	f842 3cd0 	str.w	r3, [r2, #-208]


    // Rest of the frequency bins (upto N/2)
    float32_t HPS[BUFFER_LENGTH / 2];
    for (uint32_t i = 0; i < BUFFER_LENGTH / 2; ++i) {
 80011e0:	2300      	movs	r3, #0
 80011e2:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 80011e6:	f102 02d0 	add.w	r2, r2, #208	; 0xd0
 80011ea:	6013      	str	r3, [r2, #0]
 80011ec:	e061      	b.n	80012b2 <main+0x27a>
        HPS[i] = sqrtf(output[2 * i] * output[2 * i] + output[2 * i + 1] * output[2 * i + 1]); // Real part
 80011ee:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 80011f2:	f103 03d0 	add.w	r3, r3, #208	; 0xd0
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	005b      	lsls	r3, r3, #1
 80011fa:	f507 5203 	add.w	r2, r7, #8384	; 0x20c0
 80011fe:	f102 0218 	add.w	r2, r2, #24
 8001202:	009b      	lsls	r3, r3, #2
 8001204:	4413      	add	r3, r2
 8001206:	3bd4      	subs	r3, #212	; 0xd4
 8001208:	ed93 7a00 	vldr	s14, [r3]
 800120c:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001210:	f103 03d0 	add.w	r3, r3, #208	; 0xd0
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	005b      	lsls	r3, r3, #1
 8001218:	f507 5203 	add.w	r2, r7, #8384	; 0x20c0
 800121c:	f102 0218 	add.w	r2, r2, #24
 8001220:	009b      	lsls	r3, r3, #2
 8001222:	4413      	add	r3, r2
 8001224:	3bd4      	subs	r3, #212	; 0xd4
 8001226:	edd3 7a00 	vldr	s15, [r3]
 800122a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800122e:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001232:	f103 03d0 	add.w	r3, r3, #208	; 0xd0
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	005b      	lsls	r3, r3, #1
 800123a:	3301      	adds	r3, #1
 800123c:	f507 5203 	add.w	r2, r7, #8384	; 0x20c0
 8001240:	f102 0218 	add.w	r2, r2, #24
 8001244:	009b      	lsls	r3, r3, #2
 8001246:	4413      	add	r3, r2
 8001248:	3bd4      	subs	r3, #212	; 0xd4
 800124a:	edd3 6a00 	vldr	s13, [r3]
 800124e:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001252:	f103 03d0 	add.w	r3, r3, #208	; 0xd0
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	005b      	lsls	r3, r3, #1
 800125a:	3301      	adds	r3, #1
 800125c:	f507 5203 	add.w	r2, r7, #8384	; 0x20c0
 8001260:	f102 0218 	add.w	r2, r2, #24
 8001264:	009b      	lsls	r3, r3, #2
 8001266:	4413      	add	r3, r2
 8001268:	3bd4      	subs	r3, #212	; 0xd4
 800126a:	edd3 7a00 	vldr	s15, [r3]
 800126e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001272:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001276:	eeb0 0a67 	vmov.f32	s0, s15
 800127a:	f00a f983 	bl	800b584 <sqrtf>
 800127e:	eef0 7a40 	vmov.f32	s15, s0
 8001282:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001286:	461a      	mov	r2, r3
 8001288:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 800128c:	f103 03d0 	add.w	r3, r3, #208	; 0xd0
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	009b      	lsls	r3, r3, #2
 8001294:	4413      	add	r3, r2
 8001296:	3bd4      	subs	r3, #212	; 0xd4
 8001298:	edc3 7a00 	vstr	s15, [r3]
    for (uint32_t i = 0; i < BUFFER_LENGTH / 2; ++i) {
 800129c:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 80012a0:	f103 03d0 	add.w	r3, r3, #208	; 0xd0
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	3301      	adds	r3, #1
 80012a8:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 80012ac:	f102 02d0 	add.w	r2, r2, #208	; 0xd0
 80012b0:	6013      	str	r3, [r2, #0]
 80012b2:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 80012b6:	f103 03d0 	add.w	r3, r3, #208	; 0xd0
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80012c0:	d395      	bcc.n	80011ee <main+0x1b6>
    }
//
    for(int i = 0; i < BUFFER_LENGTH / 4; i++) {
 80012c2:	2300      	movs	r3, #0
 80012c4:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 80012c8:	f102 02cc 	add.w	r2, r2, #204	; 0xcc
 80012cc:	6013      	str	r3, [r2, #0]
 80012ce:	e0f4      	b.n	80014ba <main+0x482>
 80012d0:	20000378 	.word	0x20000378
 80012d4:	0800c150 	.word	0x0800c150
 80012d8:	0800c18c 	.word	0x0800c18c
 80012dc:	200002e0 	.word	0x200002e0
 80012e0:	2000032c 	.word	0x2000032c
 80012e4:	20000078 	.word	0x20000078
 80012e8:	442a8000 	.word	0x442a8000
 80012ec:	44000000 	.word	0x44000000
 80012f0:	43cc8000 	.word	0x43cc8000

      HPS[i] = HPS[i] * HPS[2*i];
 80012f4:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80012f8:	461a      	mov	r2, r3
 80012fa:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 80012fe:	f103 03cc 	add.w	r3, r3, #204	; 0xcc
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	009b      	lsls	r3, r3, #2
 8001306:	4413      	add	r3, r2
 8001308:	3bd4      	subs	r3, #212	; 0xd4
 800130a:	ed93 7a00 	vldr	s14, [r3]
 800130e:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001312:	f103 03cc 	add.w	r3, r3, #204	; 0xcc
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	005b      	lsls	r3, r3, #1
 800131a:	f107 02d8 	add.w	r2, r7, #216	; 0xd8
 800131e:	009b      	lsls	r3, r3, #2
 8001320:	4413      	add	r3, r2
 8001322:	3bd4      	subs	r3, #212	; 0xd4
 8001324:	edd3 7a00 	vldr	s15, [r3]
 8001328:	ee67 7a27 	vmul.f32	s15, s14, s15
 800132c:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001330:	461a      	mov	r2, r3
 8001332:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001336:	f103 03cc 	add.w	r3, r3, #204	; 0xcc
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	009b      	lsls	r3, r3, #2
 800133e:	4413      	add	r3, r2
 8001340:	3bd4      	subs	r3, #212	; 0xd4
 8001342:	edc3 7a00 	vstr	s15, [r3]

      if(i < floorf(BUFFER_LENGTH / 6)) {
 8001346:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 800134a:	f103 03cc 	add.w	r3, r3, #204	; 0xcc
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	ee07 3a90 	vmov	s15, r3
 8001354:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001358:	ed1f 7a1d 	vldr	s14, [pc, #-116]	; 80012e8 <main+0x2b0>
 800135c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001360:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001364:	d52a      	bpl.n	80013bc <main+0x384>
        HPS[i] = HPS[i] * HPS[3*i];
 8001366:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800136a:	461a      	mov	r2, r3
 800136c:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001370:	f103 03cc 	add.w	r3, r3, #204	; 0xcc
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	009b      	lsls	r3, r3, #2
 8001378:	4413      	add	r3, r2
 800137a:	3bd4      	subs	r3, #212	; 0xd4
 800137c:	ed93 7a00 	vldr	s14, [r3]
 8001380:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001384:	f103 03cc 	add.w	r3, r3, #204	; 0xcc
 8001388:	681a      	ldr	r2, [r3, #0]
 800138a:	4613      	mov	r3, r2
 800138c:	005b      	lsls	r3, r3, #1
 800138e:	4413      	add	r3, r2
 8001390:	f107 02d8 	add.w	r2, r7, #216	; 0xd8
 8001394:	009b      	lsls	r3, r3, #2
 8001396:	4413      	add	r3, r2
 8001398:	3bd4      	subs	r3, #212	; 0xd4
 800139a:	edd3 7a00 	vldr	s15, [r3]
 800139e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013a2:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80013a6:	461a      	mov	r2, r3
 80013a8:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 80013ac:	f103 03cc 	add.w	r3, r3, #204	; 0xcc
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	009b      	lsls	r3, r3, #2
 80013b4:	4413      	add	r3, r2
 80013b6:	3bd4      	subs	r3, #212	; 0xd4
 80013b8:	edc3 7a00 	vstr	s15, [r3]
      }

      if(i < floorf(BUFFER_LENGTH / 8)) {
 80013bc:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 80013c0:	f103 03cc 	add.w	r3, r3, #204	; 0xcc
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	ee07 3a90 	vmov	s15, r3
 80013ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013ce:	ed1f 7a39 	vldr	s14, [pc, #-228]	; 80012ec <main+0x2b4>
 80013d2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013da:	d528      	bpl.n	800142e <main+0x3f6>
        HPS[i] = HPS[i] * HPS[4*i];
 80013dc:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80013e0:	461a      	mov	r2, r3
 80013e2:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 80013e6:	f103 03cc 	add.w	r3, r3, #204	; 0xcc
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	009b      	lsls	r3, r3, #2
 80013ee:	4413      	add	r3, r2
 80013f0:	3bd4      	subs	r3, #212	; 0xd4
 80013f2:	ed93 7a00 	vldr	s14, [r3]
 80013f6:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 80013fa:	f103 03cc 	add.w	r3, r3, #204	; 0xcc
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	009b      	lsls	r3, r3, #2
 8001402:	f107 02d8 	add.w	r2, r7, #216	; 0xd8
 8001406:	009b      	lsls	r3, r3, #2
 8001408:	4413      	add	r3, r2
 800140a:	3bd4      	subs	r3, #212	; 0xd4
 800140c:	edd3 7a00 	vldr	s15, [r3]
 8001410:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001414:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001418:	461a      	mov	r2, r3
 800141a:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 800141e:	f103 03cc 	add.w	r3, r3, #204	; 0xcc
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	009b      	lsls	r3, r3, #2
 8001426:	4413      	add	r3, r2
 8001428:	3bd4      	subs	r3, #212	; 0xd4
 800142a:	edc3 7a00 	vstr	s15, [r3]
      }

      if(i < floorf(BUFFER_LENGTH / 10)) {
 800142e:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001432:	f103 03cc 	add.w	r3, r3, #204	; 0xcc
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	ee07 3a90 	vmov	s15, r3
 800143c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001440:	ed1f 7a55 	vldr	s14, [pc, #-340]	; 80012f0 <main+0x2b8>
 8001444:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001448:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800144c:	d52a      	bpl.n	80014a4 <main+0x46c>
    	  HPS[i] = HPS[i] * HPS[5*i];
 800144e:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001452:	461a      	mov	r2, r3
 8001454:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001458:	f103 03cc 	add.w	r3, r3, #204	; 0xcc
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	009b      	lsls	r3, r3, #2
 8001460:	4413      	add	r3, r2
 8001462:	3bd4      	subs	r3, #212	; 0xd4
 8001464:	ed93 7a00 	vldr	s14, [r3]
 8001468:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 800146c:	f103 03cc 	add.w	r3, r3, #204	; 0xcc
 8001470:	681a      	ldr	r2, [r3, #0]
 8001472:	4613      	mov	r3, r2
 8001474:	009b      	lsls	r3, r3, #2
 8001476:	4413      	add	r3, r2
 8001478:	f107 02d8 	add.w	r2, r7, #216	; 0xd8
 800147c:	009b      	lsls	r3, r3, #2
 800147e:	4413      	add	r3, r2
 8001480:	3bd4      	subs	r3, #212	; 0xd4
 8001482:	edd3 7a00 	vldr	s15, [r3]
 8001486:	ee67 7a27 	vmul.f32	s15, s14, s15
 800148a:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800148e:	461a      	mov	r2, r3
 8001490:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001494:	f103 03cc 	add.w	r3, r3, #204	; 0xcc
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	009b      	lsls	r3, r3, #2
 800149c:	4413      	add	r3, r2
 800149e:	3bd4      	subs	r3, #212	; 0xd4
 80014a0:	edc3 7a00 	vstr	s15, [r3]
    for(int i = 0; i < BUFFER_LENGTH / 4; i++) {
 80014a4:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 80014a8:	f103 03cc 	add.w	r3, r3, #204	; 0xcc
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	3301      	adds	r3, #1
 80014b0:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 80014b4:	f102 02cc 	add.w	r2, r2, #204	; 0xcc
 80014b8:	6013      	str	r3, [r2, #0]
 80014ba:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 80014be:	f103 03cc 	add.w	r3, r3, #204	; 0xcc
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80014c8:	f6ff af14 	blt.w	80012f4 <main+0x2bc>
      }


    }
    //Filter lower and higher frequencies, 30Hz and 450 Hz
    for(int i = 0; i < 50; ++i){
 80014cc:	2300      	movs	r3, #0
 80014ce:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 80014d2:	f102 02c8 	add.w	r2, r2, #200	; 0xc8
 80014d6:	6013      	str	r3, [r2, #0]
 80014d8:	e018      	b.n	800150c <main+0x4d4>
    	HPS[i] = 0;
 80014da:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80014de:	461a      	mov	r2, r3
 80014e0:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 80014e4:	f103 03c8 	add.w	r3, r3, #200	; 0xc8
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	009b      	lsls	r3, r3, #2
 80014ec:	4413      	add	r3, r2
 80014ee:	3bd4      	subs	r3, #212	; 0xd4
 80014f0:	f04f 0200 	mov.w	r2, #0
 80014f4:	601a      	str	r2, [r3, #0]
    for(int i = 0; i < 50; ++i){
 80014f6:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 80014fa:	f103 03c8 	add.w	r3, r3, #200	; 0xc8
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	3301      	adds	r3, #1
 8001502:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001506:	f102 02c8 	add.w	r2, r2, #200	; 0xc8
 800150a:	6013      	str	r3, [r2, #0]
 800150c:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001510:	f103 03c8 	add.w	r3, r3, #200	; 0xc8
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	2b31      	cmp	r3, #49	; 0x31
 8001518:	dddf      	ble.n	80014da <main+0x4a2>
    }
    for(int i = 370; i < BUFFER_LENGTH / 2; ++i){ //370 since likely will never be higher and issues with 3rd string harmonics
 800151a:	f44f 73b9 	mov.w	r3, #370	; 0x172
 800151e:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001522:	f102 02c4 	add.w	r2, r2, #196	; 0xc4
 8001526:	6013      	str	r3, [r2, #0]
 8001528:	e018      	b.n	800155c <main+0x524>
    	HPS[i] = 0;
 800152a:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800152e:	461a      	mov	r2, r3
 8001530:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001534:	f103 03c4 	add.w	r3, r3, #196	; 0xc4
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	009b      	lsls	r3, r3, #2
 800153c:	4413      	add	r3, r2
 800153e:	3bd4      	subs	r3, #212	; 0xd4
 8001540:	f04f 0200 	mov.w	r2, #0
 8001544:	601a      	str	r2, [r3, #0]
    for(int i = 370; i < BUFFER_LENGTH / 2; ++i){ //370 since likely will never be higher and issues with 3rd string harmonics
 8001546:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 800154a:	f103 03c4 	add.w	r3, r3, #196	; 0xc4
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	3301      	adds	r3, #1
 8001552:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001556:	f102 02c4 	add.w	r2, r2, #196	; 0xc4
 800155a:	6013      	str	r3, [r2, #0]
 800155c:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001560:	f103 03c4 	add.w	r3, r3, #196	; 0xc4
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800156a:	dbde      	blt.n	800152a <main+0x4f2>
    }

    float32_t average;
	arm_mean_f32(HPS, BUFFER_LENGTH/2, &average);
 800156c:	f507 42c1 	add.w	r2, r7, #24704	; 0x6080
 8001570:	f102 0258 	add.w	r2, r2, #88	; 0x58
 8001574:	3ab4      	subs	r2, #180	; 0xb4
 8001576:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800157a:	3bd4      	subs	r3, #212	; 0xd4
 800157c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001580:	4618      	mov	r0, r3
 8001582:	f008 fe95 	bl	800a2b0 <arm_mean_f32>
	if(average < (1E20)){ //Based on sampled data,see spreadsheet
 8001586:	f507 43c1 	add.w	r3, r7, #24704	; 0x6080
 800158a:	f103 0358 	add.w	r3, r3, #88	; 0x58
 800158e:	f853 3cb4 	ldr.w	r3, [r3, #-180]
 8001592:	4618      	mov	r0, r3
 8001594:	f7fe ff98 	bl	80004c8 <__aeabi_f2d>
 8001598:	f20f 53f4 	addw	r3, pc, #1524	; 0x5f4
 800159c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015a0:	f7ff fa5c 	bl	8000a5c <__aeabi_dcmplt>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	f040 84d9 	bne.w	8001f5e <main+0xf26>
		continue;
	}


    int max_peak = 0;
 80015ac:	f507 43c1 	add.w	r3, r7, #24704	; 0x6080
 80015b0:	f103 0358 	add.w	r3, r3, #88	; 0x58
 80015b4:	461a      	mov	r2, r3
 80015b6:	2300      	movs	r3, #0
 80015b8:	f842 3cb8 	str.w	r3, [r2, #-184]
    int max_mag = 0;
 80015bc:	f507 43c1 	add.w	r3, r7, #24704	; 0x6080
 80015c0:	f103 0358 	add.w	r3, r3, #88	; 0x58
 80015c4:	461a      	mov	r2, r3
 80015c6:	2300      	movs	r3, #0
 80015c8:	f842 3cbc 	str.w	r3, [r2, #-188]
    arm_max_f32(HPS, BUFFER_LENGTH / 2, &max_mag, &max_peak);
 80015cc:	f507 43c1 	add.w	r3, r7, #24704	; 0x6080
 80015d0:	f103 0358 	add.w	r3, r3, #88	; 0x58
 80015d4:	3bb8      	subs	r3, #184	; 0xb8
 80015d6:	f507 42c1 	add.w	r2, r7, #24704	; 0x6080
 80015da:	f102 0258 	add.w	r2, r2, #88	; 0x58
 80015de:	3abc      	subs	r2, #188	; 0xbc
 80015e0:	f107 00d8 	add.w	r0, r7, #216	; 0xd8
 80015e4:	38d4      	subs	r0, #212	; 0xd4
 80015e6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80015ea:	f008 fe9f 	bl	800a32c <arm_max_f32>

    float32_t measured_freq = max_peak * (2* SAMPLING_RATE/(BUFFER_LENGTH));
 80015ee:	f507 43c1 	add.w	r3, r7, #24704	; 0x6080
 80015f2:	f103 0358 	add.w	r3, r3, #88	; 0x58
 80015f6:	f853 3cb8 	ldr.w	r3, [r3, #-184]
 80015fa:	4618      	mov	r0, r3
 80015fc:	f7fe ff52 	bl	80004a4 <__aeabi_i2d>
 8001600:	f20f 5394 	addw	r3, pc, #1428	; 0x594
 8001604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001608:	f7fe ffb6 	bl	8000578 <__aeabi_dmul>
 800160c:	4602      	mov	r2, r0
 800160e:	460b      	mov	r3, r1
 8001610:	4610      	mov	r0, r2
 8001612:	4619      	mov	r1, r3
 8001614:	f7ff fa92 	bl	8000b3c <__aeabi_d2f>
 8001618:	4603      	mov	r3, r0
 800161a:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 800161e:	f102 0278 	add.w	r2, r2, #120	; 0x78
 8001622:	6013      	str	r3, [r2, #0]

	     //Match frequency to string

	     //find smallest magnitude of distance
	     float32_t min_freqs[6];
	     for(int i = 0; i < 6; ++i){
 8001624:	2300      	movs	r3, #0
 8001626:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 800162a:	f102 02c0 	add.w	r2, r2, #192	; 0xc0
 800162e:	6013      	str	r3, [r2, #0]
 8001630:	e02f      	b.n	8001692 <main+0x65a>
	    	 min_freqs[i] = string_freqs[i] - measured_freq;
 8001632:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001636:	f103 03c0 	add.w	r3, r3, #192	; 0xc0
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	009b      	lsls	r3, r3, #2
 800163e:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8001642:	f103 03d8 	add.w	r3, r3, #216	; 0xd8
 8001646:	443b      	add	r3, r7
 8001648:	3b80      	subs	r3, #128	; 0x80
 800164a:	ed93 7a00 	vldr	s14, [r3]
 800164e:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001652:	f103 0378 	add.w	r3, r3, #120	; 0x78
 8001656:	edd3 7a00 	vldr	s15, [r3]
 800165a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800165e:	f507 43c1 	add.w	r3, r7, #24704	; 0x6080
 8001662:	f103 0358 	add.w	r3, r3, #88	; 0x58
 8001666:	461a      	mov	r2, r3
 8001668:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 800166c:	f103 03c0 	add.w	r3, r3, #192	; 0xc0
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	009b      	lsls	r3, r3, #2
 8001674:	4413      	add	r3, r2
 8001676:	3bd4      	subs	r3, #212	; 0xd4
 8001678:	edc3 7a00 	vstr	s15, [r3]
	     for(int i = 0; i < 6; ++i){
 800167c:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001680:	f103 03c0 	add.w	r3, r3, #192	; 0xc0
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	3301      	adds	r3, #1
 8001688:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 800168c:	f102 02c0 	add.w	r2, r2, #192	; 0xc0
 8001690:	6013      	str	r3, [r2, #0]
 8001692:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001696:	f103 03c0 	add.w	r3, r3, #192	; 0xc0
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	2b05      	cmp	r3, #5
 800169e:	ddc8      	ble.n	8001632 <main+0x5fa>
	     }

	     arm_abs_f32(min_freqs, min_freqs, 6);
 80016a0:	f507 41c1 	add.w	r1, r7, #24704	; 0x6080
 80016a4:	f101 0158 	add.w	r1, r1, #88	; 0x58
 80016a8:	39d4      	subs	r1, #212	; 0xd4
 80016aa:	f507 43c1 	add.w	r3, r7, #24704	; 0x6080
 80016ae:	f103 0358 	add.w	r3, r3, #88	; 0x58
 80016b2:	3bd4      	subs	r3, #212	; 0xd4
 80016b4:	2206      	movs	r2, #6
 80016b6:	4618      	mov	r0, r3
 80016b8:	f009 fc2e 	bl	800af18 <arm_abs_f32>

	     //find the argmin
	     float32_t current_min = min_freqs[0];
 80016bc:	f507 43c1 	add.w	r3, r7, #24704	; 0x6080
 80016c0:	f103 0358 	add.w	r3, r3, #88	; 0x58
 80016c4:	f853 3cd4 	ldr.w	r3, [r3, #-212]
 80016c8:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 80016cc:	f102 02bc 	add.w	r2, r2, #188	; 0xbc
 80016d0:	6013      	str	r3, [r2, #0]
	     uint8_t index = 0;;
 80016d2:	2300      	movs	r3, #0
 80016d4:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 80016d8:	f102 02bb 	add.w	r2, r2, #187	; 0xbb
 80016dc:	7013      	strb	r3, [r2, #0]
	     for(int i = 0; i < 6; ++i){
 80016de:	2300      	movs	r3, #0
 80016e0:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 80016e4:	f102 02b4 	add.w	r2, r2, #180	; 0xb4
 80016e8:	6013      	str	r3, [r2, #0]
 80016ea:	e041      	b.n	8001770 <main+0x738>
	    	 if (min_freqs[i] < current_min){
 80016ec:	f507 43c1 	add.w	r3, r7, #24704	; 0x6080
 80016f0:	f103 0358 	add.w	r3, r3, #88	; 0x58
 80016f4:	461a      	mov	r2, r3
 80016f6:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 80016fa:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	009b      	lsls	r3, r3, #2
 8001702:	4413      	add	r3, r2
 8001704:	3bd4      	subs	r3, #212	; 0xd4
 8001706:	edd3 7a00 	vldr	s15, [r3]
 800170a:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 800170e:	f103 03bc 	add.w	r3, r3, #188	; 0xbc
 8001712:	ed93 7a00 	vldr	s14, [r3]
 8001716:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800171a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800171e:	dd1c      	ble.n	800175a <main+0x722>
	    		 current_min = min_freqs[i];
 8001720:	f507 43c1 	add.w	r3, r7, #24704	; 0x6080
 8001724:	f103 0358 	add.w	r3, r3, #88	; 0x58
 8001728:	461a      	mov	r2, r3
 800172a:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 800172e:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	009b      	lsls	r3, r3, #2
 8001736:	4413      	add	r3, r2
 8001738:	3bd4      	subs	r3, #212	; 0xd4
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001740:	f102 02bc 	add.w	r2, r2, #188	; 0xbc
 8001744:	6013      	str	r3, [r2, #0]
	    		 index = i;
 8001746:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 800174a:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001754:	f102 02bb 	add.w	r2, r2, #187	; 0xbb
 8001758:	7013      	strb	r3, [r2, #0]
	     for(int i = 0; i < 6; ++i){
 800175a:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 800175e:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	3301      	adds	r3, #1
 8001766:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 800176a:	f102 02b4 	add.w	r2, r2, #180	; 0xb4
 800176e:	6013      	str	r3, [r2, #0]
 8001770:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001774:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	2b05      	cmp	r3, #5
 800177c:	ddb6      	ble.n	80016ec <main+0x6b4>
	    	 }
	     }

	     //assign detected string
	     detected_string = strings[index];
 800177e:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001782:	f103 03bb 	add.w	r3, r3, #187	; 0xbb
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	009b      	lsls	r3, r3, #2
 800178a:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800178e:	f103 03d8 	add.w	r3, r3, #216	; 0xd8
 8001792:	443b      	add	r3, r7
 8001794:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8001798:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 800179c:	f102 0274 	add.w	r2, r2, #116	; 0x74
 80017a0:	6013      	str	r3, [r2, #0]

	     string_offset = measured_freq - string_freqs[index];
 80017a2:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 80017a6:	f103 03bb 	add.w	r3, r3, #187	; 0xbb
 80017aa:	781b      	ldrb	r3, [r3, #0]
 80017ac:	009b      	lsls	r3, r3, #2
 80017ae:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80017b2:	f103 03d8 	add.w	r3, r3, #216	; 0xd8
 80017b6:	443b      	add	r3, r7
 80017b8:	3b80      	subs	r3, #128	; 0x80
 80017ba:	edd3 7a00 	vldr	s15, [r3]
 80017be:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 80017c2:	f103 0378 	add.w	r3, r3, #120	; 0x78
 80017c6:	ed93 7a00 	vldr	s14, [r3]
 80017ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017ce:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 80017d2:	f103 0370 	add.w	r3, r3, #112	; 0x70
 80017d6:	edc3 7a00 	vstr	s15, [r3]
//	     ILI9341_WriteString(100, 90, charFreq, Font_16x26, ILI9341_WHITE, ILI9341_BLACK);
//	     ILI9341_WriteString(10, 120, "Desired Frequency:", Font_11x18, ILI9341_WHITE, ILI9341_BLACK);
//	     ILI9341_WriteString(100, 150, desiredFreq, Font_16x26, ILI9341_WHITE, ILI9341_BLACK);

	     //Tune strings (yeah yeah)
	     switch (index){
 80017da:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 80017de:	f103 03bb 	add.w	r3, r3, #187	; 0xbb
 80017e2:	781b      	ldrb	r3, [r3, #0]
 80017e4:	2b05      	cmp	r3, #5
 80017e6:	f200 83b1 	bhi.w	8001f4c <main+0xf14>
 80017ea:	a201      	add	r2, pc, #4	; (adr r2, 80017f0 <main+0x7b8>)
 80017ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017f0:	08001809 	.word	0x08001809
 80017f4:	08001931 	.word	0x08001931
 80017f8:	08001a59 	.word	0x08001a59
 80017fc:	08001bb9 	.word	0x08001bb9
 8001800:	08001cfd 	.word	0x08001cfd
 8001804:	08001e25 	.word	0x08001e25
	     	 case 0: //E low
	     		if(string_offset > 0){
 8001808:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 800180c:	f103 0370 	add.w	r3, r3, #112	; 0x70
 8001810:	edd3 7a00 	vldr	s15, [r3]
 8001814:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001818:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800181c:	dd3c      	ble.n	8001898 <main+0x860>
				 uint32_t delay = floor(70 * string_offset);
 800181e:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001822:	f103 0370 	add.w	r3, r3, #112	; 0x70
 8001826:	edd3 7a00 	vldr	s15, [r3]
 800182a:	ed9f 7ad5 	vldr	s14, [pc, #852]	; 8001b80 <main+0xb48>
 800182e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001832:	ee17 0a90 	vmov	r0, s15
 8001836:	f7fe fe47 	bl	80004c8 <__aeabi_f2d>
 800183a:	4602      	mov	r2, r0
 800183c:	460b      	mov	r3, r1
 800183e:	ec43 2b10 	vmov	d0, r2, r3
 8001842:	f009 ff05 	bl	800b650 <floor>
 8001846:	ec53 2b10 	vmov	r2, r3, d0
 800184a:	4610      	mov	r0, r2
 800184c:	4619      	mov	r1, r3
 800184e:	f7ff f955 	bl	8000afc <__aeabi_d2uiz>
 8001852:	4603      	mov	r3, r0
 8001854:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001858:	f102 02b0 	add.w	r2, r2, #176	; 0xb0
 800185c:	6013      	str	r3, [r2, #0]
				 if(delay > MAX_DELAY){
 800185e:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001862:	f103 03b0 	add.w	r3, r3, #176	; 0xb0
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800186c:	d906      	bls.n	800187c <main+0x844>
					delay = MAX_DELAY;
 800186e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001872:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001876:	f102 02b0 	add.w	r2, r2, #176	; 0xb0
 800187a:	6013      	str	r3, [r2, #0]
				 }
				  set_motor_speed(70);
 800187c:	2046      	movs	r0, #70	; 0x46
 800187e:	f7ff fb83 	bl	8000f88 <set_motor_speed>
				  HAL_Delay(delay);
 8001882:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001886:	f103 03b0 	add.w	r3, r3, #176	; 0xb0
 800188a:	6818      	ldr	r0, [r3, #0]
 800188c:	f001 fbee 	bl	800306c <HAL_Delay>
				  set_motor_speed(50);
 8001890:	2032      	movs	r0, #50	; 0x32
 8001892:	f7ff fb79 	bl	8000f88 <set_motor_speed>
				 }
				 set_motor_speed(18);
				 HAL_Delay(delay);
				 set_motor_speed(50);
				}
	     		 break;
 8001896:	e359      	b.n	8001f4c <main+0xf14>
				else if(string_offset < 0){
 8001898:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 800189c:	f103 0370 	add.w	r3, r3, #112	; 0x70
 80018a0:	edd3 7a00 	vldr	s15, [r3]
 80018a4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80018a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018ac:	d400      	bmi.n	80018b0 <main+0x878>
	     		 break;
 80018ae:	e34d      	b.n	8001f4c <main+0xf14>
				 uint32_t delay = floor(-1* (50 * string_offset));
 80018b0:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 80018b4:	f103 0370 	add.w	r3, r3, #112	; 0x70
 80018b8:	edd3 7a00 	vldr	s15, [r3]
 80018bc:	ed9f 7ab1 	vldr	s14, [pc, #708]	; 8001b84 <main+0xb4c>
 80018c0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018c4:	eef1 7a67 	vneg.f32	s15, s15
 80018c8:	ee17 3a90 	vmov	r3, s15
 80018cc:	4618      	mov	r0, r3
 80018ce:	f7fe fdfb 	bl	80004c8 <__aeabi_f2d>
 80018d2:	4602      	mov	r2, r0
 80018d4:	460b      	mov	r3, r1
 80018d6:	ec43 2b10 	vmov	d0, r2, r3
 80018da:	f009 feb9 	bl	800b650 <floor>
 80018de:	ec53 2b10 	vmov	r2, r3, d0
 80018e2:	4610      	mov	r0, r2
 80018e4:	4619      	mov	r1, r3
 80018e6:	f7ff f909 	bl	8000afc <__aeabi_d2uiz>
 80018ea:	4603      	mov	r3, r0
 80018ec:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 80018f0:	f102 02ac 	add.w	r2, r2, #172	; 0xac
 80018f4:	6013      	str	r3, [r2, #0]
				 if(delay > MAX_DELAY){
 80018f6:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 80018fa:	f103 03ac 	add.w	r3, r3, #172	; 0xac
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001904:	d906      	bls.n	8001914 <main+0x8dc>
					delay = MAX_DELAY;
 8001906:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800190a:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 800190e:	f102 02ac 	add.w	r2, r2, #172	; 0xac
 8001912:	6013      	str	r3, [r2, #0]
				 set_motor_speed(18);
 8001914:	2012      	movs	r0, #18
 8001916:	f7ff fb37 	bl	8000f88 <set_motor_speed>
				 HAL_Delay(delay);
 800191a:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 800191e:	f103 03ac 	add.w	r3, r3, #172	; 0xac
 8001922:	6818      	ldr	r0, [r3, #0]
 8001924:	f001 fba2 	bl	800306c <HAL_Delay>
				 set_motor_speed(50);
 8001928:	2032      	movs	r0, #50	; 0x32
 800192a:	f7ff fb2d 	bl	8000f88 <set_motor_speed>
	     		 break;
 800192e:	e30d      	b.n	8001f4c <main+0xf14>

	     	 case 1: //A
	     		if(string_offset > 0){
 8001930:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001934:	f103 0370 	add.w	r3, r3, #112	; 0x70
 8001938:	edd3 7a00 	vldr	s15, [r3]
 800193c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001940:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001944:	dd3c      	ble.n	80019c0 <main+0x988>
				 uint32_t delay = floor(90 * string_offset);
 8001946:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 800194a:	f103 0370 	add.w	r3, r3, #112	; 0x70
 800194e:	edd3 7a00 	vldr	s15, [r3]
 8001952:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 8001b88 <main+0xb50>
 8001956:	ee67 7a87 	vmul.f32	s15, s15, s14
 800195a:	ee17 0a90 	vmov	r0, s15
 800195e:	f7fe fdb3 	bl	80004c8 <__aeabi_f2d>
 8001962:	4602      	mov	r2, r0
 8001964:	460b      	mov	r3, r1
 8001966:	ec43 2b10 	vmov	d0, r2, r3
 800196a:	f009 fe71 	bl	800b650 <floor>
 800196e:	ec53 2b10 	vmov	r2, r3, d0
 8001972:	4610      	mov	r0, r2
 8001974:	4619      	mov	r1, r3
 8001976:	f7ff f8c1 	bl	8000afc <__aeabi_d2uiz>
 800197a:	4603      	mov	r3, r0
 800197c:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001980:	f102 02a8 	add.w	r2, r2, #168	; 0xa8
 8001984:	6013      	str	r3, [r2, #0]
				 if(delay > MAX_DELAY){
 8001986:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 800198a:	f103 03a8 	add.w	r3, r3, #168	; 0xa8
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001994:	d906      	bls.n	80019a4 <main+0x96c>
					delay = MAX_DELAY;
 8001996:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800199a:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 800199e:	f102 02a8 	add.w	r2, r2, #168	; 0xa8
 80019a2:	6013      	str	r3, [r2, #0]
				 }
				  set_motor_speed(70);
 80019a4:	2046      	movs	r0, #70	; 0x46
 80019a6:	f7ff faef 	bl	8000f88 <set_motor_speed>
				  HAL_Delay(delay);
 80019aa:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 80019ae:	f103 03a8 	add.w	r3, r3, #168	; 0xa8
 80019b2:	6818      	ldr	r0, [r3, #0]
 80019b4:	f001 fb5a 	bl	800306c <HAL_Delay>
				  set_motor_speed(50);
 80019b8:	2032      	movs	r0, #50	; 0x32
 80019ba:	f7ff fae5 	bl	8000f88 <set_motor_speed>
				 }
				 set_motor_speed(18);
				 HAL_Delay(delay);
				 set_motor_speed(50);
				}
	     		 break;
 80019be:	e2c5      	b.n	8001f4c <main+0xf14>
				else if(string_offset < 0){
 80019c0:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 80019c4:	f103 0370 	add.w	r3, r3, #112	; 0x70
 80019c8:	edd3 7a00 	vldr	s15, [r3]
 80019cc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019d4:	d400      	bmi.n	80019d8 <main+0x9a0>
	     		 break;
 80019d6:	e2b9      	b.n	8001f4c <main+0xf14>
				 uint32_t delay = floor(-1* (100 * string_offset));
 80019d8:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 80019dc:	f103 0370 	add.w	r3, r3, #112	; 0x70
 80019e0:	edd3 7a00 	vldr	s15, [r3]
 80019e4:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8001bb4 <main+0xb7c>
 80019e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019ec:	eef1 7a67 	vneg.f32	s15, s15
 80019f0:	ee17 3a90 	vmov	r3, s15
 80019f4:	4618      	mov	r0, r3
 80019f6:	f7fe fd67 	bl	80004c8 <__aeabi_f2d>
 80019fa:	4602      	mov	r2, r0
 80019fc:	460b      	mov	r3, r1
 80019fe:	ec43 2b10 	vmov	d0, r2, r3
 8001a02:	f009 fe25 	bl	800b650 <floor>
 8001a06:	ec53 2b10 	vmov	r2, r3, d0
 8001a0a:	4610      	mov	r0, r2
 8001a0c:	4619      	mov	r1, r3
 8001a0e:	f7ff f875 	bl	8000afc <__aeabi_d2uiz>
 8001a12:	4603      	mov	r3, r0
 8001a14:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001a18:	f102 02a4 	add.w	r2, r2, #164	; 0xa4
 8001a1c:	6013      	str	r3, [r2, #0]
				 if(delay > MAX_DELAY){
 8001a1e:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001a22:	f103 03a4 	add.w	r3, r3, #164	; 0xa4
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001a2c:	d906      	bls.n	8001a3c <main+0xa04>
					delay = MAX_DELAY;
 8001a2e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001a32:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001a36:	f102 02a4 	add.w	r2, r2, #164	; 0xa4
 8001a3a:	6013      	str	r3, [r2, #0]
				 set_motor_speed(18);
 8001a3c:	2012      	movs	r0, #18
 8001a3e:	f7ff faa3 	bl	8000f88 <set_motor_speed>
				 HAL_Delay(delay);
 8001a42:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001a46:	f103 03a4 	add.w	r3, r3, #164	; 0xa4
 8001a4a:	6818      	ldr	r0, [r3, #0]
 8001a4c:	f001 fb0e 	bl	800306c <HAL_Delay>
				 set_motor_speed(50);
 8001a50:	2032      	movs	r0, #50	; 0x32
 8001a52:	f7ff fa99 	bl	8000f88 <set_motor_speed>
	     		 break;
 8001a56:	e279      	b.n	8001f4c <main+0xf14>

	     	 case 2: //D
	     		if(string_offset > 0){
 8001a58:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001a5c:	f103 0370 	add.w	r3, r3, #112	; 0x70
 8001a60:	edd3 7a00 	vldr	s15, [r3]
 8001a64:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a6c:	dd3c      	ble.n	8001ae8 <main+0xab0>
				 uint32_t delay = floor(130 * string_offset); // (500/3 )
 8001a6e:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001a72:	f103 0370 	add.w	r3, r3, #112	; 0x70
 8001a76:	edd3 7a00 	vldr	s15, [r3]
 8001a7a:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8001b8c <main+0xb54>
 8001a7e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a82:	ee17 0a90 	vmov	r0, s15
 8001a86:	f7fe fd1f 	bl	80004c8 <__aeabi_f2d>
 8001a8a:	4602      	mov	r2, r0
 8001a8c:	460b      	mov	r3, r1
 8001a8e:	ec43 2b10 	vmov	d0, r2, r3
 8001a92:	f009 fddd 	bl	800b650 <floor>
 8001a96:	ec53 2b10 	vmov	r2, r3, d0
 8001a9a:	4610      	mov	r0, r2
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	f7ff f82d 	bl	8000afc <__aeabi_d2uiz>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001aa8:	f102 02a0 	add.w	r2, r2, #160	; 0xa0
 8001aac:	6013      	str	r3, [r2, #0]
				 if(delay > MAX_DELAY){
 8001aae:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001ab2:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001abc:	d906      	bls.n	8001acc <main+0xa94>
					delay = MAX_DELAY;
 8001abe:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001ac2:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001ac6:	f102 02a0 	add.w	r2, r2, #160	; 0xa0
 8001aca:	6013      	str	r3, [r2, #0]
				 }
				  set_motor_speed(70);
 8001acc:	2046      	movs	r0, #70	; 0x46
 8001ace:	f7ff fa5b 	bl	8000f88 <set_motor_speed>
				  HAL_Delay(delay);
 8001ad2:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001ad6:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
 8001ada:	6818      	ldr	r0, [r3, #0]
 8001adc:	f001 fac6 	bl	800306c <HAL_Delay>
				  set_motor_speed(50);
 8001ae0:	2032      	movs	r0, #50	; 0x32
 8001ae2:	f7ff fa51 	bl	8000f88 <set_motor_speed>
				 }
				 set_motor_speed(18);
				 HAL_Delay(delay);
				 set_motor_speed(50);
	     		}
	     		 break;
 8001ae6:	e231      	b.n	8001f4c <main+0xf14>
				else if(string_offset < 0){
 8001ae8:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001aec:	f103 0370 	add.w	r3, r3, #112	; 0x70
 8001af0:	edd3 7a00 	vldr	s15, [r3]
 8001af4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001af8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001afc:	d400      	bmi.n	8001b00 <main+0xac8>
	     		 break;
 8001afe:	e225      	b.n	8001f4c <main+0xf14>
				 uint32_t delay = floor(-1* (130 * string_offset)); // (500/3 )
 8001b00:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001b04:	f103 0370 	add.w	r3, r3, #112	; 0x70
 8001b08:	edd3 7a00 	vldr	s15, [r3]
 8001b0c:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8001b8c <main+0xb54>
 8001b10:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b14:	eef1 7a67 	vneg.f32	s15, s15
 8001b18:	ee17 3a90 	vmov	r3, s15
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f7fe fcd3 	bl	80004c8 <__aeabi_f2d>
 8001b22:	4602      	mov	r2, r0
 8001b24:	460b      	mov	r3, r1
 8001b26:	ec43 2b10 	vmov	d0, r2, r3
 8001b2a:	f009 fd91 	bl	800b650 <floor>
 8001b2e:	ec53 2b10 	vmov	r2, r3, d0
 8001b32:	4610      	mov	r0, r2
 8001b34:	4619      	mov	r1, r3
 8001b36:	f7fe ffe1 	bl	8000afc <__aeabi_d2uiz>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001b40:	f102 029c 	add.w	r2, r2, #156	; 0x9c
 8001b44:	6013      	str	r3, [r2, #0]
				 if(delay > MAX_DELAY){
 8001b46:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001b4a:	f103 039c 	add.w	r3, r3, #156	; 0x9c
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001b54:	d906      	bls.n	8001b64 <main+0xb2c>
					delay = MAX_DELAY;
 8001b56:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001b5a:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001b5e:	f102 029c 	add.w	r2, r2, #156	; 0x9c
 8001b62:	6013      	str	r3, [r2, #0]
				 set_motor_speed(18);
 8001b64:	2012      	movs	r0, #18
 8001b66:	f7ff fa0f 	bl	8000f88 <set_motor_speed>
				 HAL_Delay(delay);
 8001b6a:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001b6e:	f103 039c 	add.w	r3, r3, #156	; 0x9c
 8001b72:	6818      	ldr	r0, [r3, #0]
 8001b74:	f001 fa7a 	bl	800306c <HAL_Delay>
				 set_motor_speed(50);
 8001b78:	2032      	movs	r0, #50	; 0x32
 8001b7a:	f7ff fa05 	bl	8000f88 <set_motor_speed>
	     		 break;
 8001b7e:	e1e5      	b.n	8001f4c <main+0xf14>
 8001b80:	428c0000 	.word	0x428c0000
 8001b84:	42480000 	.word	0x42480000
 8001b88:	42b40000 	.word	0x42b40000
 8001b8c:	43020000 	.word	0x43020000
 8001b90:	78b58c40 	.word	0x78b58c40
 8001b94:	4415af1d 	.word	0x4415af1d
 8001b98:	624dd2f2 	.word	0x624dd2f2
 8001b9c:	3ff00690 	.word	0x3ff00690
 8001ba0:	42e60000 	.word	0x42e60000
 8001ba4:	43200000 	.word	0x43200000
 8001ba8:	42a00000 	.word	0x42a00000
 8001bac:	42700000 	.word	0x42700000
 8001bb0:	43160000 	.word	0x43160000
 8001bb4:	42c80000 	.word	0x42c80000

	     	 case 3: //G
	     		if(string_offset > 0){
 8001bb8:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001bbc:	f103 0370 	add.w	r3, r3, #112	; 0x70
 8001bc0:	edd3 7a00 	vldr	s15, [r3]
 8001bc4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001bc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bcc:	dd3c      	ble.n	8001c48 <main+0xc10>
				 uint32_t delay = floor(115 * string_offset);
 8001bce:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001bd2:	f103 0370 	add.w	r3, r3, #112	; 0x70
 8001bd6:	edd3 7a00 	vldr	s15, [r3]
 8001bda:	ed1f 7a0f 	vldr	s14, [pc, #-60]	; 8001ba0 <main+0xb68>
 8001bde:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001be2:	ee17 0a90 	vmov	r0, s15
 8001be6:	f7fe fc6f 	bl	80004c8 <__aeabi_f2d>
 8001bea:	4602      	mov	r2, r0
 8001bec:	460b      	mov	r3, r1
 8001bee:	ec43 2b10 	vmov	d0, r2, r3
 8001bf2:	f009 fd2d 	bl	800b650 <floor>
 8001bf6:	ec53 2b10 	vmov	r2, r3, d0
 8001bfa:	4610      	mov	r0, r2
 8001bfc:	4619      	mov	r1, r3
 8001bfe:	f7fe ff7d 	bl	8000afc <__aeabi_d2uiz>
 8001c02:	4603      	mov	r3, r0
 8001c04:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001c08:	f102 0298 	add.w	r2, r2, #152	; 0x98
 8001c0c:	6013      	str	r3, [r2, #0]
				 if(delay > MAX_DELAY){
 8001c0e:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001c12:	f103 0398 	add.w	r3, r3, #152	; 0x98
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001c1c:	d906      	bls.n	8001c2c <main+0xbf4>
				 	delay = MAX_DELAY;
 8001c1e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001c22:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001c26:	f102 0298 	add.w	r2, r2, #152	; 0x98
 8001c2a:	6013      	str	r3, [r2, #0]
				 }
				  set_motor_speed(72);
 8001c2c:	2048      	movs	r0, #72	; 0x48
 8001c2e:	f7ff f9ab 	bl	8000f88 <set_motor_speed>
				  HAL_Delay(delay);
 8001c32:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001c36:	f103 0398 	add.w	r3, r3, #152	; 0x98
 8001c3a:	6818      	ldr	r0, [r3, #0]
 8001c3c:	f001 fa16 	bl	800306c <HAL_Delay>
				  set_motor_speed(50);
 8001c40:	2032      	movs	r0, #50	; 0x32
 8001c42:	f7ff f9a1 	bl	8000f88 <set_motor_speed>
				 }
				 set_motor_speed(20);
				 HAL_Delay(delay);
				 set_motor_speed(50);
				}
	     		 break;
 8001c46:	e181      	b.n	8001f4c <main+0xf14>
				else if(string_offset < 0 && string_offset < -1){
 8001c48:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001c4c:	f103 0370 	add.w	r3, r3, #112	; 0x70
 8001c50:	edd3 7a00 	vldr	s15, [r3]
 8001c54:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c5c:	d400      	bmi.n	8001c60 <main+0xc28>
	     		 break;
 8001c5e:	e175      	b.n	8001f4c <main+0xf14>
				else if(string_offset < 0 && string_offset < -1){
 8001c60:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001c64:	f103 0370 	add.w	r3, r3, #112	; 0x70
 8001c68:	edd3 7a00 	vldr	s15, [r3]
 8001c6c:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8001c70:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c78:	d400      	bmi.n	8001c7c <main+0xc44>
	     		 break;
 8001c7a:	e167      	b.n	8001f4c <main+0xf14>
				 uint32_t delay = floor(-1* (160 * string_offset));
 8001c7c:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001c80:	f103 0370 	add.w	r3, r3, #112	; 0x70
 8001c84:	edd3 7a00 	vldr	s15, [r3]
 8001c88:	ed1f 7a3a 	vldr	s14, [pc, #-232]	; 8001ba4 <main+0xb6c>
 8001c8c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c90:	eef1 7a67 	vneg.f32	s15, s15
 8001c94:	ee17 3a90 	vmov	r3, s15
 8001c98:	4618      	mov	r0, r3
 8001c9a:	f7fe fc15 	bl	80004c8 <__aeabi_f2d>
 8001c9e:	4602      	mov	r2, r0
 8001ca0:	460b      	mov	r3, r1
 8001ca2:	ec43 2b10 	vmov	d0, r2, r3
 8001ca6:	f009 fcd3 	bl	800b650 <floor>
 8001caa:	ec53 2b10 	vmov	r2, r3, d0
 8001cae:	4610      	mov	r0, r2
 8001cb0:	4619      	mov	r1, r3
 8001cb2:	f7fe ff23 	bl	8000afc <__aeabi_d2uiz>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001cbc:	f102 0294 	add.w	r2, r2, #148	; 0x94
 8001cc0:	6013      	str	r3, [r2, #0]
				 if(delay > MAX_DELAY){
 8001cc2:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001cc6:	f103 0394 	add.w	r3, r3, #148	; 0x94
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001cd0:	d906      	bls.n	8001ce0 <main+0xca8>
				 	delay = MAX_DELAY;
 8001cd2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001cd6:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001cda:	f102 0294 	add.w	r2, r2, #148	; 0x94
 8001cde:	6013      	str	r3, [r2, #0]
				 set_motor_speed(20);
 8001ce0:	2014      	movs	r0, #20
 8001ce2:	f7ff f951 	bl	8000f88 <set_motor_speed>
				 HAL_Delay(delay);
 8001ce6:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001cea:	f103 0394 	add.w	r3, r3, #148	; 0x94
 8001cee:	6818      	ldr	r0, [r3, #0]
 8001cf0:	f001 f9bc 	bl	800306c <HAL_Delay>
				 set_motor_speed(50);
 8001cf4:	2032      	movs	r0, #50	; 0x32
 8001cf6:	f7ff f947 	bl	8000f88 <set_motor_speed>
	     		 break;
 8001cfa:	e127      	b.n	8001f4c <main+0xf14>

	     	 case 4: //B
	     		if(string_offset > 0){ // COULD TEST FOR EXPECTED VALUE (BASED ON 1H range) when in tune
 8001cfc:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001d00:	f103 0370 	add.w	r3, r3, #112	; 0x70
 8001d04:	edd3 7a00 	vldr	s15, [r3]
 8001d08:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001d0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d10:	dd3c      	ble.n	8001d8c <main+0xd54>
	     		 uint32_t delay = floor(80 * string_offset);	//OR could just do > 1 and let user decide when good, display in tune or sum
 8001d12:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001d16:	f103 0370 	add.w	r3, r3, #112	; 0x70
 8001d1a:	edd3 7a00 	vldr	s15, [r3]
 8001d1e:	ed1f 7a5e 	vldr	s14, [pc, #-376]	; 8001ba8 <main+0xb70>
 8001d22:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d26:	ee17 0a90 	vmov	r0, s15
 8001d2a:	f7fe fbcd 	bl	80004c8 <__aeabi_f2d>
 8001d2e:	4602      	mov	r2, r0
 8001d30:	460b      	mov	r3, r1
 8001d32:	ec43 2b10 	vmov	d0, r2, r3
 8001d36:	f009 fc8b 	bl	800b650 <floor>
 8001d3a:	ec53 2b10 	vmov	r2, r3, d0
 8001d3e:	4610      	mov	r0, r2
 8001d40:	4619      	mov	r1, r3
 8001d42:	f7fe fedb 	bl	8000afc <__aeabi_d2uiz>
 8001d46:	4603      	mov	r3, r0
 8001d48:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001d4c:	f102 0290 	add.w	r2, r2, #144	; 0x90
 8001d50:	6013      	str	r3, [r2, #0]
				 if(delay > MAX_DELAY){								//Since it has 1 Hz accuracy might be nice to have it turn small amounts
 8001d52:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001d56:	f103 0390 	add.w	r3, r3, #144	; 0x90
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001d60:	d906      	bls.n	8001d70 <main+0xd38>
				 	delay = MAX_DELAY;
 8001d62:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001d66:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001d6a:	f102 0290 	add.w	r2, r2, #144	; 0x90
 8001d6e:	6013      	str	r3, [r2, #0]
				 }
				  set_motor_speed(65);
 8001d70:	2041      	movs	r0, #65	; 0x41
 8001d72:	f7ff f909 	bl	8000f88 <set_motor_speed>
				  HAL_Delay(delay);
 8001d76:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001d7a:	f103 0390 	add.w	r3, r3, #144	; 0x90
 8001d7e:	6818      	ldr	r0, [r3, #0]
 8001d80:	f001 f974 	bl	800306c <HAL_Delay>
				  set_motor_speed(50);
 8001d84:	2032      	movs	r0, #50	; 0x32
 8001d86:	f7ff f8ff 	bl	8000f88 <set_motor_speed>
				 }
				 set_motor_speed(20);
				 HAL_Delay(delay);
				 set_motor_speed(50);
	     		}
	     		 break;
 8001d8a:	e0df      	b.n	8001f4c <main+0xf14>
	     		else if(string_offset < 0){
 8001d8c:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001d90:	f103 0370 	add.w	r3, r3, #112	; 0x70
 8001d94:	edd3 7a00 	vldr	s15, [r3]
 8001d98:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001d9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001da0:	d400      	bmi.n	8001da4 <main+0xd6c>
	     		 break;
 8001da2:	e0d3      	b.n	8001f4c <main+0xf14>
				 uint32_t delay = floor(-1* (60 * string_offset));
 8001da4:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001da8:	f103 0370 	add.w	r3, r3, #112	; 0x70
 8001dac:	edd3 7a00 	vldr	s15, [r3]
 8001db0:	ed1f 7a82 	vldr	s14, [pc, #-520]	; 8001bac <main+0xb74>
 8001db4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001db8:	eef1 7a67 	vneg.f32	s15, s15
 8001dbc:	ee17 3a90 	vmov	r3, s15
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f7fe fb81 	bl	80004c8 <__aeabi_f2d>
 8001dc6:	4602      	mov	r2, r0
 8001dc8:	460b      	mov	r3, r1
 8001dca:	ec43 2b10 	vmov	d0, r2, r3
 8001dce:	f009 fc3f 	bl	800b650 <floor>
 8001dd2:	ec53 2b10 	vmov	r2, r3, d0
 8001dd6:	4610      	mov	r0, r2
 8001dd8:	4619      	mov	r1, r3
 8001dda:	f7fe fe8f 	bl	8000afc <__aeabi_d2uiz>
 8001dde:	4603      	mov	r3, r0
 8001de0:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001de4:	f102 028c 	add.w	r2, r2, #140	; 0x8c
 8001de8:	6013      	str	r3, [r2, #0]
				 if(delay > MAX_DELAY){
 8001dea:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001dee:	f103 038c 	add.w	r3, r3, #140	; 0x8c
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001df8:	d906      	bls.n	8001e08 <main+0xdd0>
				 	delay = MAX_DELAY;
 8001dfa:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001dfe:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001e02:	f102 028c 	add.w	r2, r2, #140	; 0x8c
 8001e06:	6013      	str	r3, [r2, #0]
				 set_motor_speed(20);
 8001e08:	2014      	movs	r0, #20
 8001e0a:	f7ff f8bd 	bl	8000f88 <set_motor_speed>
				 HAL_Delay(delay);
 8001e0e:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001e12:	f103 038c 	add.w	r3, r3, #140	; 0x8c
 8001e16:	6818      	ldr	r0, [r3, #0]
 8001e18:	f001 f928 	bl	800306c <HAL_Delay>
				 set_motor_speed(50);
 8001e1c:	2032      	movs	r0, #50	; 0x32
 8001e1e:	f7ff f8b3 	bl	8000f88 <set_motor_speed>
	     		 break;
 8001e22:	e093      	b.n	8001f4c <main+0xf14>

	     	 case 5: //Low E
	     		if(string_offset > 0){
 8001e24:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001e28:	f103 0370 	add.w	r3, r3, #112	; 0x70
 8001e2c:	edd3 7a00 	vldr	s15, [r3]
 8001e30:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001e34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e38:	dd3c      	ble.n	8001eb4 <main+0xe7c>
					 uint32_t delay = floor(150 * string_offset);
 8001e3a:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001e3e:	f103 0370 	add.w	r3, r3, #112	; 0x70
 8001e42:	edd3 7a00 	vldr	s15, [r3]
 8001e46:	ed1f 7aa6 	vldr	s14, [pc, #-664]	; 8001bb0 <main+0xb78>
 8001e4a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e4e:	ee17 0a90 	vmov	r0, s15
 8001e52:	f7fe fb39 	bl	80004c8 <__aeabi_f2d>
 8001e56:	4602      	mov	r2, r0
 8001e58:	460b      	mov	r3, r1
 8001e5a:	ec43 2b10 	vmov	d0, r2, r3
 8001e5e:	f009 fbf7 	bl	800b650 <floor>
 8001e62:	ec53 2b10 	vmov	r2, r3, d0
 8001e66:	4610      	mov	r0, r2
 8001e68:	4619      	mov	r1, r3
 8001e6a:	f7fe fe47 	bl	8000afc <__aeabi_d2uiz>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001e74:	f102 0288 	add.w	r2, r2, #136	; 0x88
 8001e78:	6013      	str	r3, [r2, #0]
					 if(delay > MAX_DELAY){
 8001e7a:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001e7e:	f103 0388 	add.w	r3, r3, #136	; 0x88
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001e88:	d906      	bls.n	8001e98 <main+0xe60>
					 	delay = MAX_DELAY;
 8001e8a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001e8e:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001e92:	f102 0288 	add.w	r2, r2, #136	; 0x88
 8001e96:	6013      	str	r3, [r2, #0]
					 }
					  set_motor_speed(65);
 8001e98:	2041      	movs	r0, #65	; 0x41
 8001e9a:	f7ff f875 	bl	8000f88 <set_motor_speed>
					  HAL_Delay(delay);
 8001e9e:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001ea2:	f103 0388 	add.w	r3, r3, #136	; 0x88
 8001ea6:	6818      	ldr	r0, [r3, #0]
 8001ea8:	f001 f8e0 	bl	800306c <HAL_Delay>
					  set_motor_speed(50);
 8001eac:	2032      	movs	r0, #50	; 0x32
 8001eae:	f7ff f86b 	bl	8000f88 <set_motor_speed>
					 }
					 set_motor_speed(25);
					 HAL_Delay(delay);
					 set_motor_speed(50);
				 }
	     		 break;
 8001eb2:	e04a      	b.n	8001f4a <main+0xf12>
	     		else if(string_offset < 0){
 8001eb4:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001eb8:	f103 0370 	add.w	r3, r3, #112	; 0x70
 8001ebc:	edd3 7a00 	vldr	s15, [r3]
 8001ec0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ec4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ec8:	d400      	bmi.n	8001ecc <main+0xe94>
	     		 break;
 8001eca:	e03e      	b.n	8001f4a <main+0xf12>
					 uint32_t delay = floor(-1* (100 * string_offset));
 8001ecc:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001ed0:	f103 0370 	add.w	r3, r3, #112	; 0x70
 8001ed4:	edd3 7a00 	vldr	s15, [r3]
 8001ed8:	ed1f 7aca 	vldr	s14, [pc, #-808]	; 8001bb4 <main+0xb7c>
 8001edc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ee0:	eef1 7a67 	vneg.f32	s15, s15
 8001ee4:	ee17 3a90 	vmov	r3, s15
 8001ee8:	4618      	mov	r0, r3
 8001eea:	f7fe faed 	bl	80004c8 <__aeabi_f2d>
 8001eee:	4602      	mov	r2, r0
 8001ef0:	460b      	mov	r3, r1
 8001ef2:	ec43 2b10 	vmov	d0, r2, r3
 8001ef6:	f009 fbab 	bl	800b650 <floor>
 8001efa:	ec53 2b10 	vmov	r2, r3, d0
 8001efe:	4610      	mov	r0, r2
 8001f00:	4619      	mov	r1, r3
 8001f02:	f7fe fdfb 	bl	8000afc <__aeabi_d2uiz>
 8001f06:	4603      	mov	r3, r0
 8001f08:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001f0c:	f102 0284 	add.w	r2, r2, #132	; 0x84
 8001f10:	6013      	str	r3, [r2, #0]
					 if(delay > MAX_DELAY){
 8001f12:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001f16:	f103 0384 	add.w	r3, r3, #132	; 0x84
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001f20:	d906      	bls.n	8001f30 <main+0xef8>
					 	delay = MAX_DELAY;
 8001f22:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001f26:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001f2a:	f102 0284 	add.w	r2, r2, #132	; 0x84
 8001f2e:	6013      	str	r3, [r2, #0]
					 set_motor_speed(25);
 8001f30:	2019      	movs	r0, #25
 8001f32:	f7ff f829 	bl	8000f88 <set_motor_speed>
					 HAL_Delay(delay);
 8001f36:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001f3a:	f103 0384 	add.w	r3, r3, #132	; 0x84
 8001f3e:	6818      	ldr	r0, [r3, #0]
 8001f40:	f001 f894 	bl	800306c <HAL_Delay>
					 set_motor_speed(50);
 8001f44:	2032      	movs	r0, #50	; 0x32
 8001f46:	f7ff f81f 	bl	8000f88 <set_motor_speed>
	     		 break;
 8001f4a:	bf00      	nop

	     }

	  //To prevent strum from previous affecting next
	  HAL_Delay(1000);
 8001f4c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001f50:	f001 f88c 	bl	800306c <HAL_Delay>
	  convFlag = 0;
 8001f54:	4b03      	ldr	r3, [pc, #12]	; (8001f64 <main+0xf2c>)
 8001f56:	2200      	movs	r2, #0
 8001f58:	601a      	str	r2, [r3, #0]
 8001f5a:	f7ff b8b8 	b.w	80010ce <main+0x96>
		continue;
 8001f5e:	bf00      	nop
  {
 8001f60:	f7ff b8b5 	b.w	80010ce <main+0x96>
 8001f64:	20000378 	.word	0x20000378

08001f68 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b096      	sub	sp, #88	; 0x58
 8001f6c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f6e:	f107 0314 	add.w	r3, r7, #20
 8001f72:	2244      	movs	r2, #68	; 0x44
 8001f74:	2100      	movs	r1, #0
 8001f76:	4618      	mov	r0, r3
 8001f78:	f009 fad2 	bl	800b520 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f7c:	463b      	mov	r3, r7
 8001f7e:	2200      	movs	r2, #0
 8001f80:	601a      	str	r2, [r3, #0]
 8001f82:	605a      	str	r2, [r3, #4]
 8001f84:	609a      	str	r2, [r3, #8]
 8001f86:	60da      	str	r2, [r3, #12]
 8001f88:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001f8a:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001f8e:	f003 f81b 	bl	8004fc8 <HAL_PWREx_ControlVoltageScaling>
 8001f92:	4603      	mov	r3, r0
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d001      	beq.n	8001f9c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001f98:	f000 fc8e 	bl	80028b8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001f9c:	2310      	movs	r3, #16
 8001f9e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001fa0:	2301      	movs	r3, #1
 8001fa2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_7;
 8001fa8:	2370      	movs	r3, #112	; 0x70
 8001faa:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001fac:	2300      	movs	r3, #0
 8001fae:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001fb0:	f107 0314 	add.w	r3, r7, #20
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f003 f8bb 	bl	8005130 <HAL_RCC_OscConfig>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d001      	beq.n	8001fc4 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8001fc0:	f000 fc7a 	bl	80028b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001fc4:	230f      	movs	r3, #15
 8001fc6:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001fd8:	463b      	mov	r3, r7
 8001fda:	2100      	movs	r1, #0
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f003 fcc1 	bl	8005964 <HAL_RCC_ClockConfig>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d001      	beq.n	8001fec <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001fe8:	f000 fc66 	bl	80028b8 <Error_Handler>
  }
}
 8001fec:	bf00      	nop
 8001fee:	3758      	adds	r7, #88	; 0x58
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}

08001ff4 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b0a6      	sub	sp, #152	; 0x98
 8001ff8:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ffa:	1d3b      	adds	r3, r7, #4
 8001ffc:	2294      	movs	r2, #148	; 0x94
 8001ffe:	2100      	movs	r1, #0
 8002000:	4618      	mov	r0, r3
 8002002:	f009 fa8d 	bl	800b520 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_ADC;
 8002006:	f44f 4390 	mov.w	r3, #18432	; 0x4800
 800200a:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 800200c:	2300      	movs	r3, #0
 800200e:	673b      	str	r3, [r7, #112]	; 0x70
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8002010:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8002014:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8002018:	2301      	movs	r3, #1
 800201a:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800201c:	2301      	movs	r3, #1
 800201e:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8002020:	2308      	movs	r3, #8
 8002022:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8002024:	2302      	movs	r3, #2
 8002026:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8002028:	2302      	movs	r3, #2
 800202a:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800202c:	2302      	movs	r3, #2
 800202e:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK|RCC_PLLSAI1_ADC1CLK;
 8002030:	4b07      	ldr	r3, [pc, #28]	; (8002050 <PeriphCommonClock_Config+0x5c>)
 8002032:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002034:	1d3b      	adds	r3, r7, #4
 8002036:	4618      	mov	r0, r3
 8002038:	f003 ff52 	bl	8005ee0 <HAL_RCCEx_PeriphCLKConfig>
 800203c:	4603      	mov	r3, r0
 800203e:	2b00      	cmp	r3, #0
 8002040:	d001      	beq.n	8002046 <PeriphCommonClock_Config+0x52>
  {
    Error_Handler();
 8002042:	f000 fc39 	bl	80028b8 <Error_Handler>
  }
}
 8002046:	bf00      	nop
 8002048:	3798      	adds	r7, #152	; 0x98
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	01010000 	.word	0x01010000

08002054 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b086      	sub	sp, #24
 8002058:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800205a:	463b      	mov	r3, r7
 800205c:	2200      	movs	r2, #0
 800205e:	601a      	str	r2, [r3, #0]
 8002060:	605a      	str	r2, [r3, #4]
 8002062:	609a      	str	r2, [r3, #8]
 8002064:	60da      	str	r2, [r3, #12]
 8002066:	611a      	str	r2, [r3, #16]
 8002068:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800206a:	4b2a      	ldr	r3, [pc, #168]	; (8002114 <MX_ADC1_Init+0xc0>)
 800206c:	4a2a      	ldr	r2, [pc, #168]	; (8002118 <MX_ADC1_Init+0xc4>)
 800206e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8002070:	4b28      	ldr	r3, [pc, #160]	; (8002114 <MX_ADC1_Init+0xc0>)
 8002072:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8002076:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002078:	4b26      	ldr	r3, [pc, #152]	; (8002114 <MX_ADC1_Init+0xc0>)
 800207a:	2200      	movs	r2, #0
 800207c:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800207e:	4b25      	ldr	r3, [pc, #148]	; (8002114 <MX_ADC1_Init+0xc0>)
 8002080:	2200      	movs	r2, #0
 8002082:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002084:	4b23      	ldr	r3, [pc, #140]	; (8002114 <MX_ADC1_Init+0xc0>)
 8002086:	2200      	movs	r2, #0
 8002088:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800208a:	4b22      	ldr	r3, [pc, #136]	; (8002114 <MX_ADC1_Init+0xc0>)
 800208c:	2204      	movs	r2, #4
 800208e:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002090:	4b20      	ldr	r3, [pc, #128]	; (8002114 <MX_ADC1_Init+0xc0>)
 8002092:	2200      	movs	r2, #0
 8002094:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002096:	4b1f      	ldr	r3, [pc, #124]	; (8002114 <MX_ADC1_Init+0xc0>)
 8002098:	2200      	movs	r2, #0
 800209a:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 800209c:	4b1d      	ldr	r3, [pc, #116]	; (8002114 <MX_ADC1_Init+0xc0>)
 800209e:	2201      	movs	r2, #1
 80020a0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80020a2:	4b1c      	ldr	r3, [pc, #112]	; (8002114 <MX_ADC1_Init+0xc0>)
 80020a4:	2200      	movs	r2, #0
 80020a6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_TRGO;
 80020aa:	4b1a      	ldr	r3, [pc, #104]	; (8002114 <MX_ADC1_Init+0xc0>)
 80020ac:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 80020b0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80020b2:	4b18      	ldr	r3, [pc, #96]	; (8002114 <MX_ADC1_Init+0xc0>)
 80020b4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80020b8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80020ba:	4b16      	ldr	r3, [pc, #88]	; (8002114 <MX_ADC1_Init+0xc0>)
 80020bc:	2200      	movs	r2, #0
 80020be:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80020c2:	4b14      	ldr	r3, [pc, #80]	; (8002114 <MX_ADC1_Init+0xc0>)
 80020c4:	2200      	movs	r2, #0
 80020c6:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80020c8:	4b12      	ldr	r3, [pc, #72]	; (8002114 <MX_ADC1_Init+0xc0>)
 80020ca:	2200      	movs	r2, #0
 80020cc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80020d0:	4810      	ldr	r0, [pc, #64]	; (8002114 <MX_ADC1_Init+0xc0>)
 80020d2:	f001 f9c9 	bl	8003468 <HAL_ADC_Init>
 80020d6:	4603      	mov	r3, r0
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d001      	beq.n	80020e0 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 80020dc:	f000 fbec 	bl	80028b8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80020e0:	4b0e      	ldr	r3, [pc, #56]	; (800211c <MX_ADC1_Init+0xc8>)
 80020e2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80020e4:	2306      	movs	r3, #6
 80020e6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 80020e8:	2307      	movs	r3, #7
 80020ea:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80020ec:	237f      	movs	r3, #127	; 0x7f
 80020ee:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80020f0:	2304      	movs	r3, #4
 80020f2:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80020f4:	2300      	movs	r3, #0
 80020f6:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80020f8:	463b      	mov	r3, r7
 80020fa:	4619      	mov	r1, r3
 80020fc:	4805      	ldr	r0, [pc, #20]	; (8002114 <MX_ADC1_Init+0xc0>)
 80020fe:	f001 fb91 	bl	8003824 <HAL_ADC_ConfigChannel>
 8002102:	4603      	mov	r3, r0
 8002104:	2b00      	cmp	r3, #0
 8002106:	d001      	beq.n	800210c <MX_ADC1_Init+0xb8>
  {
    Error_Handler();
 8002108:	f000 fbd6 	bl	80028b8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800210c:	bf00      	nop
 800210e:	3718      	adds	r7, #24
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}
 8002114:	20000078 	.word	0x20000078
 8002118:	50040000 	.word	0x50040000
 800211c:	04300002 	.word	0x04300002

08002120 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b08a      	sub	sp, #40	; 0x28
 8002124:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8002126:	463b      	mov	r3, r7
 8002128:	2228      	movs	r2, #40	; 0x28
 800212a:	2100      	movs	r1, #0
 800212c:	4618      	mov	r0, r3
 800212e:	f009 f9f7 	bl	800b520 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8002132:	4b13      	ldr	r3, [pc, #76]	; (8002180 <MX_DAC1_Init+0x60>)
 8002134:	4a13      	ldr	r2, [pc, #76]	; (8002184 <MX_DAC1_Init+0x64>)
 8002136:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8002138:	4811      	ldr	r0, [pc, #68]	; (8002180 <MX_DAC1_Init+0x60>)
 800213a:	f002 f99a 	bl	8004472 <HAL_DAC_Init>
 800213e:	4603      	mov	r3, r0
 8002140:	2b00      	cmp	r3, #0
 8002142:	d001      	beq.n	8002148 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8002144:	f000 fbb8 	bl	80028b8 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8002148:	2300      	movs	r3, #0
 800214a:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800214c:	2300      	movs	r3, #0
 800214e:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8002150:	2300      	movs	r3, #0
 8002152:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8002154:	2300      	movs	r3, #0
 8002156:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8002158:	2300      	movs	r3, #0
 800215a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800215c:	2300      	movs	r3, #0
 800215e:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002160:	463b      	mov	r3, r7
 8002162:	2200      	movs	r2, #0
 8002164:	4619      	mov	r1, r3
 8002166:	4806      	ldr	r0, [pc, #24]	; (8002180 <MX_DAC1_Init+0x60>)
 8002168:	f002 f9a6 	bl	80044b8 <HAL_DAC_ConfigChannel>
 800216c:	4603      	mov	r3, r0
 800216e:	2b00      	cmp	r3, #0
 8002170:	d001      	beq.n	8002176 <MX_DAC1_Init+0x56>
  {
    Error_Handler();
 8002172:	f000 fba1 	bl	80028b8 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8002176:	bf00      	nop
 8002178:	3728      	adds	r7, #40	; 0x28
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	20000140 	.word	0x20000140
 8002184:	40007400 	.word	0x40007400

08002188 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800218c:	4b22      	ldr	r3, [pc, #136]	; (8002218 <MX_LPUART1_UART_Init+0x90>)
 800218e:	4a23      	ldr	r2, [pc, #140]	; (800221c <MX_LPUART1_UART_Init+0x94>)
 8002190:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8002192:	4b21      	ldr	r3, [pc, #132]	; (8002218 <MX_LPUART1_UART_Init+0x90>)
 8002194:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002198:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800219a:	4b1f      	ldr	r3, [pc, #124]	; (8002218 <MX_LPUART1_UART_Init+0x90>)
 800219c:	2200      	movs	r2, #0
 800219e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80021a0:	4b1d      	ldr	r3, [pc, #116]	; (8002218 <MX_LPUART1_UART_Init+0x90>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80021a6:	4b1c      	ldr	r3, [pc, #112]	; (8002218 <MX_LPUART1_UART_Init+0x90>)
 80021a8:	2200      	movs	r2, #0
 80021aa:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80021ac:	4b1a      	ldr	r3, [pc, #104]	; (8002218 <MX_LPUART1_UART_Init+0x90>)
 80021ae:	220c      	movs	r2, #12
 80021b0:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021b2:	4b19      	ldr	r3, [pc, #100]	; (8002218 <MX_LPUART1_UART_Init+0x90>)
 80021b4:	2200      	movs	r2, #0
 80021b6:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80021b8:	4b17      	ldr	r3, [pc, #92]	; (8002218 <MX_LPUART1_UART_Init+0x90>)
 80021ba:	2200      	movs	r2, #0
 80021bc:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80021be:	4b16      	ldr	r3, [pc, #88]	; (8002218 <MX_LPUART1_UART_Init+0x90>)
 80021c0:	2200      	movs	r2, #0
 80021c2:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80021c4:	4b14      	ldr	r3, [pc, #80]	; (8002218 <MX_LPUART1_UART_Init+0x90>)
 80021c6:	2200      	movs	r2, #0
 80021c8:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 80021ca:	4b13      	ldr	r3, [pc, #76]	; (8002218 <MX_LPUART1_UART_Init+0x90>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80021d0:	4811      	ldr	r0, [pc, #68]	; (8002218 <MX_LPUART1_UART_Init+0x90>)
 80021d2:	f007 fa05 	bl	80095e0 <HAL_UART_Init>
 80021d6:	4603      	mov	r3, r0
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d001      	beq.n	80021e0 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 80021dc:	f000 fb6c 	bl	80028b8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80021e0:	2100      	movs	r1, #0
 80021e2:	480d      	ldr	r0, [pc, #52]	; (8002218 <MX_LPUART1_UART_Init+0x90>)
 80021e4:	f007 ff9a 	bl	800a11c <HAL_UARTEx_SetTxFifoThreshold>
 80021e8:	4603      	mov	r3, r0
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d001      	beq.n	80021f2 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 80021ee:	f000 fb63 	bl	80028b8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80021f2:	2100      	movs	r1, #0
 80021f4:	4808      	ldr	r0, [pc, #32]	; (8002218 <MX_LPUART1_UART_Init+0x90>)
 80021f6:	f007 ffcf 	bl	800a198 <HAL_UARTEx_SetRxFifoThreshold>
 80021fa:	4603      	mov	r3, r0
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d001      	beq.n	8002204 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002200:	f000 fb5a 	bl	80028b8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8002204:	4804      	ldr	r0, [pc, #16]	; (8002218 <MX_LPUART1_UART_Init+0x90>)
 8002206:	f007 ff50 	bl	800a0aa <HAL_UARTEx_DisableFifoMode>
 800220a:	4603      	mov	r3, r0
 800220c:	2b00      	cmp	r3, #0
 800220e:	d001      	beq.n	8002214 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002210:	f000 fb52 	bl	80028b8 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8002214:	bf00      	nop
 8002216:	bd80      	pop	{r7, pc}
 8002218:	20000154 	.word	0x20000154
 800221c:	40008000 	.word	0x40008000

08002220 <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 8002224:	4b16      	ldr	r3, [pc, #88]	; (8002280 <MX_SAI1_Init+0x60>)
 8002226:	4a17      	ldr	r2, [pc, #92]	; (8002284 <MX_SAI1_Init+0x64>)
 8002228:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 800222a:	4b15      	ldr	r3, [pc, #84]	; (8002280 <MX_SAI1_Init+0x60>)
 800222c:	2200      	movs	r2, #0
 800222e:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8002230:	4b13      	ldr	r3, [pc, #76]	; (8002280 <MX_SAI1_Init+0x60>)
 8002232:	2200      	movs	r2, #0
 8002234:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8002236:	4b12      	ldr	r3, [pc, #72]	; (8002280 <MX_SAI1_Init+0x60>)
 8002238:	2200      	movs	r2, #0
 800223a:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 800223c:	4b10      	ldr	r3, [pc, #64]	; (8002280 <MX_SAI1_Init+0x60>)
 800223e:	2200      	movs	r2, #0
 8002240:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8002242:	4b0f      	ldr	r3, [pc, #60]	; (8002280 <MX_SAI1_Init+0x60>)
 8002244:	2200      	movs	r2, #0
 8002246:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8002248:	4b0d      	ldr	r3, [pc, #52]	; (8002280 <MX_SAI1_Init+0x60>)
 800224a:	4a0f      	ldr	r2, [pc, #60]	; (8002288 <MX_SAI1_Init+0x68>)
 800224c:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 800224e:	4b0c      	ldr	r3, [pc, #48]	; (8002280 <MX_SAI1_Init+0x60>)
 8002250:	2200      	movs	r2, #0
 8002252:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8002254:	4b0a      	ldr	r3, [pc, #40]	; (8002280 <MX_SAI1_Init+0x60>)
 8002256:	2200      	movs	r2, #0
 8002258:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 800225a:	4b09      	ldr	r3, [pc, #36]	; (8002280 <MX_SAI1_Init+0x60>)
 800225c:	2200      	movs	r2, #0
 800225e:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8002260:	4b07      	ldr	r3, [pc, #28]	; (8002280 <MX_SAI1_Init+0x60>)
 8002262:	2200      	movs	r2, #0
 8002264:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_SAI_InitProtocol(&hsai_BlockA1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8002266:	2302      	movs	r3, #2
 8002268:	2200      	movs	r2, #0
 800226a:	2100      	movs	r1, #0
 800226c:	4804      	ldr	r0, [pc, #16]	; (8002280 <MX_SAI1_Init+0x60>)
 800226e:	f005 fb83 	bl	8007978 <HAL_SAI_InitProtocol>
 8002272:	4603      	mov	r3, r0
 8002274:	2b00      	cmp	r3, #0
 8002276:	d001      	beq.n	800227c <MX_SAI1_Init+0x5c>
  {
    Error_Handler();
 8002278:	f000 fb1e 	bl	80028b8 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 800227c:	bf00      	nop
 800227e:	bd80      	pop	{r7, pc}
 8002280:	200001e8 	.word	0x200001e8
 8002284:	40015404 	.word	0x40015404
 8002288:	0002ee00 	.word	0x0002ee00

0800228c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002290:	4b1b      	ldr	r3, [pc, #108]	; (8002300 <MX_SPI1_Init+0x74>)
 8002292:	4a1c      	ldr	r2, [pc, #112]	; (8002304 <MX_SPI1_Init+0x78>)
 8002294:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002296:	4b1a      	ldr	r3, [pc, #104]	; (8002300 <MX_SPI1_Init+0x74>)
 8002298:	f44f 7282 	mov.w	r2, #260	; 0x104
 800229c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800229e:	4b18      	ldr	r3, [pc, #96]	; (8002300 <MX_SPI1_Init+0x74>)
 80022a0:	2200      	movs	r2, #0
 80022a2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80022a4:	4b16      	ldr	r3, [pc, #88]	; (8002300 <MX_SPI1_Init+0x74>)
 80022a6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80022aa:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80022ac:	4b14      	ldr	r3, [pc, #80]	; (8002300 <MX_SPI1_Init+0x74>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80022b2:	4b13      	ldr	r3, [pc, #76]	; (8002300 <MX_SPI1_Init+0x74>)
 80022b4:	2200      	movs	r2, #0
 80022b6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80022b8:	4b11      	ldr	r3, [pc, #68]	; (8002300 <MX_SPI1_Init+0x74>)
 80022ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80022be:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80022c0:	4b0f      	ldr	r3, [pc, #60]	; (8002300 <MX_SPI1_Init+0x74>)
 80022c2:	2228      	movs	r2, #40	; 0x28
 80022c4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80022c6:	4b0e      	ldr	r3, [pc, #56]	; (8002300 <MX_SPI1_Init+0x74>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80022cc:	4b0c      	ldr	r3, [pc, #48]	; (8002300 <MX_SPI1_Init+0x74>)
 80022ce:	2200      	movs	r2, #0
 80022d0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022d2:	4b0b      	ldr	r3, [pc, #44]	; (8002300 <MX_SPI1_Init+0x74>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80022d8:	4b09      	ldr	r3, [pc, #36]	; (8002300 <MX_SPI1_Init+0x74>)
 80022da:	2207      	movs	r2, #7
 80022dc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80022de:	4b08      	ldr	r3, [pc, #32]	; (8002300 <MX_SPI1_Init+0x74>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80022e4:	4b06      	ldr	r3, [pc, #24]	; (8002300 <MX_SPI1_Init+0x74>)
 80022e6:	2208      	movs	r2, #8
 80022e8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80022ea:	4805      	ldr	r0, [pc, #20]	; (8002300 <MX_SPI1_Init+0x74>)
 80022ec:	f005 fec2 	bl	8008074 <HAL_SPI_Init>
 80022f0:	4603      	mov	r3, r0
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d001      	beq.n	80022fa <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80022f6:	f000 fadf 	bl	80028b8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80022fa:	bf00      	nop
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	2000027c 	.word	0x2000027c
 8002304:	40013000 	.word	0x40013000

08002308 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b09a      	sub	sp, #104	; 0x68
 800230c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800230e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002312:	2200      	movs	r2, #0
 8002314:	601a      	str	r2, [r3, #0]
 8002316:	605a      	str	r2, [r3, #4]
 8002318:	609a      	str	r2, [r3, #8]
 800231a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800231c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002320:	2200      	movs	r2, #0
 8002322:	601a      	str	r2, [r3, #0]
 8002324:	605a      	str	r2, [r3, #4]
 8002326:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002328:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800232c:	2200      	movs	r2, #0
 800232e:	601a      	str	r2, [r3, #0]
 8002330:	605a      	str	r2, [r3, #4]
 8002332:	609a      	str	r2, [r3, #8]
 8002334:	60da      	str	r2, [r3, #12]
 8002336:	611a      	str	r2, [r3, #16]
 8002338:	615a      	str	r2, [r3, #20]
 800233a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800233c:	1d3b      	adds	r3, r7, #4
 800233e:	222c      	movs	r2, #44	; 0x2c
 8002340:	2100      	movs	r1, #0
 8002342:	4618      	mov	r0, r3
 8002344:	f009 f8ec 	bl	800b520 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002348:	4b43      	ldr	r3, [pc, #268]	; (8002458 <MX_TIM1_Init+0x150>)
 800234a:	4a44      	ldr	r2, [pc, #272]	; (800245c <MX_TIM1_Init+0x154>)
 800234c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 194;
 800234e:	4b42      	ldr	r3, [pc, #264]	; (8002458 <MX_TIM1_Init+0x150>)
 8002350:	22c2      	movs	r2, #194	; 0xc2
 8002352:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002354:	4b40      	ldr	r3, [pc, #256]	; (8002458 <MX_TIM1_Init+0x150>)
 8002356:	2200      	movs	r2, #0
 8002358:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9;
 800235a:	4b3f      	ldr	r3, [pc, #252]	; (8002458 <MX_TIM1_Init+0x150>)
 800235c:	2209      	movs	r2, #9
 800235e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002360:	4b3d      	ldr	r3, [pc, #244]	; (8002458 <MX_TIM1_Init+0x150>)
 8002362:	2200      	movs	r2, #0
 8002364:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002366:	4b3c      	ldr	r3, [pc, #240]	; (8002458 <MX_TIM1_Init+0x150>)
 8002368:	2200      	movs	r2, #0
 800236a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800236c:	4b3a      	ldr	r3, [pc, #232]	; (8002458 <MX_TIM1_Init+0x150>)
 800236e:	2200      	movs	r2, #0
 8002370:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002372:	4839      	ldr	r0, [pc, #228]	; (8002458 <MX_TIM1_Init+0x150>)
 8002374:	f005 ff21 	bl	80081ba <HAL_TIM_Base_Init>
 8002378:	4603      	mov	r3, r0
 800237a:	2b00      	cmp	r3, #0
 800237c:	d001      	beq.n	8002382 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800237e:	f000 fa9b 	bl	80028b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002382:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002386:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002388:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800238c:	4619      	mov	r1, r3
 800238e:	4832      	ldr	r0, [pc, #200]	; (8002458 <MX_TIM1_Init+0x150>)
 8002390:	f006 fb26 	bl	80089e0 <HAL_TIM_ConfigClockSource>
 8002394:	4603      	mov	r3, r0
 8002396:	2b00      	cmp	r3, #0
 8002398:	d001      	beq.n	800239e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800239a:	f000 fa8d 	bl	80028b8 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 800239e:	482e      	ldr	r0, [pc, #184]	; (8002458 <MX_TIM1_Init+0x150>)
 80023a0:	f005 ffd2 	bl	8008348 <HAL_TIM_OC_Init>
 80023a4:	4603      	mov	r3, r0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d001      	beq.n	80023ae <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80023aa:	f000 fa85 	bl	80028b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80023ae:	2320      	movs	r3, #32
 80023b0:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80023b2:	2300      	movs	r3, #0
 80023b4:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023b6:	2300      	movs	r3, #0
 80023b8:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80023ba:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80023be:	4619      	mov	r1, r3
 80023c0:	4825      	ldr	r0, [pc, #148]	; (8002458 <MX_TIM1_Init+0x150>)
 80023c2:	f007 f807 	bl	80093d4 <HAL_TIMEx_MasterConfigSynchronization>
 80023c6:	4603      	mov	r3, r0
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d001      	beq.n	80023d0 <MX_TIM1_Init+0xc8>
  {
    Error_Handler();
 80023cc:	f000 fa74 	bl	80028b8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80023d0:	2300      	movs	r3, #0
 80023d2:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 5;
 80023d4:	2305      	movs	r3, #5
 80023d6:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80023d8:	2300      	movs	r3, #0
 80023da:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80023dc:	2300      	movs	r3, #0
 80023de:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80023e0:	2300      	movs	r3, #0
 80023e2:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80023e4:	2300      	movs	r3, #0
 80023e6:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80023e8:	2300      	movs	r3, #0
 80023ea:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80023ec:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80023f0:	2200      	movs	r2, #0
 80023f2:	4619      	mov	r1, r3
 80023f4:	4818      	ldr	r0, [pc, #96]	; (8002458 <MX_TIM1_Init+0x150>)
 80023f6:	f006 f965 	bl	80086c4 <HAL_TIM_OC_ConfigChannel>
 80023fa:	4603      	mov	r3, r0
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d001      	beq.n	8002404 <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 8002400:	f000 fa5a 	bl	80028b8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002404:	2300      	movs	r3, #0
 8002406:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002408:	2300      	movs	r3, #0
 800240a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800240c:	2300      	movs	r3, #0
 800240e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002410:	2300      	movs	r3, #0
 8002412:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002414:	2300      	movs	r3, #0
 8002416:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002418:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800241c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800241e:	2300      	movs	r3, #0
 8002420:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002422:	2300      	movs	r3, #0
 8002424:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002426:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800242a:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800242c:	2300      	movs	r3, #0
 800242e:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002430:	2300      	movs	r3, #0
 8002432:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002434:	1d3b      	adds	r3, r7, #4
 8002436:	4619      	mov	r1, r3
 8002438:	4807      	ldr	r0, [pc, #28]	; (8002458 <MX_TIM1_Init+0x150>)
 800243a:	f007 f853 	bl	80094e4 <HAL_TIMEx_ConfigBreakDeadTime>
 800243e:	4603      	mov	r3, r0
 8002440:	2b00      	cmp	r3, #0
 8002442:	d001      	beq.n	8002448 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8002444:	f000 fa38 	bl	80028b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002448:	4803      	ldr	r0, [pc, #12]	; (8002458 <MX_TIM1_Init+0x150>)
 800244a:	f000 fc7f 	bl	8002d4c <HAL_TIM_MspPostInit>

}
 800244e:	bf00      	nop
 8002450:	3768      	adds	r7, #104	; 0x68
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	200002e0 	.word	0x200002e0
 800245c:	40012c00 	.word	0x40012c00

08002460 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b08a      	sub	sp, #40	; 0x28
 8002464:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002466:	f107 031c 	add.w	r3, r7, #28
 800246a:	2200      	movs	r2, #0
 800246c:	601a      	str	r2, [r3, #0]
 800246e:	605a      	str	r2, [r3, #4]
 8002470:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002472:	463b      	mov	r3, r7
 8002474:	2200      	movs	r2, #0
 8002476:	601a      	str	r2, [r3, #0]
 8002478:	605a      	str	r2, [r3, #4]
 800247a:	609a      	str	r2, [r3, #8]
 800247c:	60da      	str	r2, [r3, #12]
 800247e:	611a      	str	r2, [r3, #16]
 8002480:	615a      	str	r2, [r3, #20]
 8002482:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002484:	4b22      	ldr	r3, [pc, #136]	; (8002510 <MX_TIM4_Init+0xb0>)
 8002486:	4a23      	ldr	r2, [pc, #140]	; (8002514 <MX_TIM4_Init+0xb4>)
 8002488:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 7;
 800248a:	4b21      	ldr	r3, [pc, #132]	; (8002510 <MX_TIM4_Init+0xb0>)
 800248c:	2207      	movs	r2, #7
 800248e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002490:	4b1f      	ldr	r3, [pc, #124]	; (8002510 <MX_TIM4_Init+0xb0>)
 8002492:	2200      	movs	r2, #0
 8002494:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 20000;
 8002496:	4b1e      	ldr	r3, [pc, #120]	; (8002510 <MX_TIM4_Init+0xb0>)
 8002498:	f644 6220 	movw	r2, #20000	; 0x4e20
 800249c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800249e:	4b1c      	ldr	r3, [pc, #112]	; (8002510 <MX_TIM4_Init+0xb0>)
 80024a0:	2200      	movs	r2, #0
 80024a2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024a4:	4b1a      	ldr	r3, [pc, #104]	; (8002510 <MX_TIM4_Init+0xb0>)
 80024a6:	2200      	movs	r2, #0
 80024a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80024aa:	4819      	ldr	r0, [pc, #100]	; (8002510 <MX_TIM4_Init+0xb0>)
 80024ac:	f005 ffad 	bl	800840a <HAL_TIM_PWM_Init>
 80024b0:	4603      	mov	r3, r0
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d001      	beq.n	80024ba <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 80024b6:	f000 f9ff 	bl	80028b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024ba:	2300      	movs	r3, #0
 80024bc:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024be:	2300      	movs	r3, #0
 80024c0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80024c2:	f107 031c 	add.w	r3, r7, #28
 80024c6:	4619      	mov	r1, r3
 80024c8:	4811      	ldr	r0, [pc, #68]	; (8002510 <MX_TIM4_Init+0xb0>)
 80024ca:	f006 ff83 	bl	80093d4 <HAL_TIMEx_MasterConfigSynchronization>
 80024ce:	4603      	mov	r3, r0
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d001      	beq.n	80024d8 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 80024d4:	f000 f9f0 	bl	80028b8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80024d8:	2360      	movs	r3, #96	; 0x60
 80024da:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1500;
 80024dc:	f240 53dc 	movw	r3, #1500	; 0x5dc
 80024e0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80024e2:	2300      	movs	r3, #0
 80024e4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80024e6:	2300      	movs	r3, #0
 80024e8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80024ea:	463b      	mov	r3, r7
 80024ec:	2204      	movs	r2, #4
 80024ee:	4619      	mov	r1, r3
 80024f0:	4807      	ldr	r0, [pc, #28]	; (8002510 <MX_TIM4_Init+0xb0>)
 80024f2:	f006 f961 	bl	80087b8 <HAL_TIM_PWM_ConfigChannel>
 80024f6:	4603      	mov	r3, r0
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d001      	beq.n	8002500 <MX_TIM4_Init+0xa0>
  {
    Error_Handler();
 80024fc:	f000 f9dc 	bl	80028b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002500:	4803      	ldr	r0, [pc, #12]	; (8002510 <MX_TIM4_Init+0xb0>)
 8002502:	f000 fc23 	bl	8002d4c <HAL_TIM_MspPostInit>

}
 8002506:	bf00      	nop
 8002508:	3728      	adds	r7, #40	; 0x28
 800250a:	46bd      	mov	sp, r7
 800250c:	bd80      	pop	{r7, pc}
 800250e:	bf00      	nop
 8002510:	2000032c 	.word	0x2000032c
 8002514:	40000800 	.word	0x40000800

08002518 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b082      	sub	sp, #8
 800251c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800251e:	4b12      	ldr	r3, [pc, #72]	; (8002568 <MX_DMA_Init+0x50>)
 8002520:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002522:	4a11      	ldr	r2, [pc, #68]	; (8002568 <MX_DMA_Init+0x50>)
 8002524:	f043 0304 	orr.w	r3, r3, #4
 8002528:	6493      	str	r3, [r2, #72]	; 0x48
 800252a:	4b0f      	ldr	r3, [pc, #60]	; (8002568 <MX_DMA_Init+0x50>)
 800252c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800252e:	f003 0304 	and.w	r3, r3, #4
 8002532:	607b      	str	r3, [r7, #4]
 8002534:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002536:	4b0c      	ldr	r3, [pc, #48]	; (8002568 <MX_DMA_Init+0x50>)
 8002538:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800253a:	4a0b      	ldr	r2, [pc, #44]	; (8002568 <MX_DMA_Init+0x50>)
 800253c:	f043 0301 	orr.w	r3, r3, #1
 8002540:	6493      	str	r3, [r2, #72]	; 0x48
 8002542:	4b09      	ldr	r3, [pc, #36]	; (8002568 <MX_DMA_Init+0x50>)
 8002544:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002546:	f003 0301 	and.w	r3, r3, #1
 800254a:	603b      	str	r3, [r7, #0]
 800254c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800254e:	2200      	movs	r2, #0
 8002550:	2100      	movs	r1, #0
 8002552:	200b      	movs	r0, #11
 8002554:	f001 ff57 	bl	8004406 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002558:	200b      	movs	r0, #11
 800255a:	f001 ff70 	bl	800443e <HAL_NVIC_EnableIRQ>

}
 800255e:	bf00      	nop
 8002560:	3708      	adds	r7, #8
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}
 8002566:	bf00      	nop
 8002568:	40021000 	.word	0x40021000

0800256c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b08e      	sub	sp, #56	; 0x38
 8002570:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002572:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002576:	2200      	movs	r2, #0
 8002578:	601a      	str	r2, [r3, #0]
 800257a:	605a      	str	r2, [r3, #4]
 800257c:	609a      	str	r2, [r3, #8]
 800257e:	60da      	str	r2, [r3, #12]
 8002580:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002582:	4bb2      	ldr	r3, [pc, #712]	; (800284c <MX_GPIO_Init+0x2e0>)
 8002584:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002586:	4ab1      	ldr	r2, [pc, #708]	; (800284c <MX_GPIO_Init+0x2e0>)
 8002588:	f043 0310 	orr.w	r3, r3, #16
 800258c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800258e:	4baf      	ldr	r3, [pc, #700]	; (800284c <MX_GPIO_Init+0x2e0>)
 8002590:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002592:	f003 0310 	and.w	r3, r3, #16
 8002596:	623b      	str	r3, [r7, #32]
 8002598:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800259a:	4bac      	ldr	r3, [pc, #688]	; (800284c <MX_GPIO_Init+0x2e0>)
 800259c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800259e:	4aab      	ldr	r2, [pc, #684]	; (800284c <MX_GPIO_Init+0x2e0>)
 80025a0:	f043 0304 	orr.w	r3, r3, #4
 80025a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80025a6:	4ba9      	ldr	r3, [pc, #676]	; (800284c <MX_GPIO_Init+0x2e0>)
 80025a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025aa:	f003 0304 	and.w	r3, r3, #4
 80025ae:	61fb      	str	r3, [r7, #28]
 80025b0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80025b2:	4ba6      	ldr	r3, [pc, #664]	; (800284c <MX_GPIO_Init+0x2e0>)
 80025b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025b6:	4aa5      	ldr	r2, [pc, #660]	; (800284c <MX_GPIO_Init+0x2e0>)
 80025b8:	f043 0320 	orr.w	r3, r3, #32
 80025bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80025be:	4ba3      	ldr	r3, [pc, #652]	; (800284c <MX_GPIO_Init+0x2e0>)
 80025c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025c2:	f003 0320 	and.w	r3, r3, #32
 80025c6:	61bb      	str	r3, [r7, #24]
 80025c8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80025ca:	4ba0      	ldr	r3, [pc, #640]	; (800284c <MX_GPIO_Init+0x2e0>)
 80025cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025ce:	4a9f      	ldr	r2, [pc, #636]	; (800284c <MX_GPIO_Init+0x2e0>)
 80025d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80025d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80025d6:	4b9d      	ldr	r3, [pc, #628]	; (800284c <MX_GPIO_Init+0x2e0>)
 80025d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025de:	617b      	str	r3, [r7, #20]
 80025e0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80025e2:	4b9a      	ldr	r3, [pc, #616]	; (800284c <MX_GPIO_Init+0x2e0>)
 80025e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025e6:	4a99      	ldr	r2, [pc, #612]	; (800284c <MX_GPIO_Init+0x2e0>)
 80025e8:	f043 0301 	orr.w	r3, r3, #1
 80025ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80025ee:	4b97      	ldr	r3, [pc, #604]	; (800284c <MX_GPIO_Init+0x2e0>)
 80025f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025f2:	f003 0301 	and.w	r3, r3, #1
 80025f6:	613b      	str	r3, [r7, #16]
 80025f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80025fa:	4b94      	ldr	r3, [pc, #592]	; (800284c <MX_GPIO_Init+0x2e0>)
 80025fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025fe:	4a93      	ldr	r2, [pc, #588]	; (800284c <MX_GPIO_Init+0x2e0>)
 8002600:	f043 0302 	orr.w	r3, r3, #2
 8002604:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002606:	4b91      	ldr	r3, [pc, #580]	; (800284c <MX_GPIO_Init+0x2e0>)
 8002608:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800260a:	f003 0302 	and.w	r3, r3, #2
 800260e:	60fb      	str	r3, [r7, #12]
 8002610:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002612:	4b8e      	ldr	r3, [pc, #568]	; (800284c <MX_GPIO_Init+0x2e0>)
 8002614:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002616:	4a8d      	ldr	r2, [pc, #564]	; (800284c <MX_GPIO_Init+0x2e0>)
 8002618:	f043 0308 	orr.w	r3, r3, #8
 800261c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800261e:	4b8b      	ldr	r3, [pc, #556]	; (800284c <MX_GPIO_Init+0x2e0>)
 8002620:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002622:	f003 0308 	and.w	r3, r3, #8
 8002626:	60bb      	str	r3, [r7, #8]
 8002628:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800262a:	4b88      	ldr	r3, [pc, #544]	; (800284c <MX_GPIO_Init+0x2e0>)
 800262c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800262e:	4a87      	ldr	r2, [pc, #540]	; (800284c <MX_GPIO_Init+0x2e0>)
 8002630:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002634:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002636:	4b85      	ldr	r3, [pc, #532]	; (800284c <MX_GPIO_Init+0x2e0>)
 8002638:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800263a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800263e:	607b      	str	r3, [r7, #4]
 8002640:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8002642:	f002 fd65 	bl	8005110 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 8002646:	2200      	movs	r2, #0
 8002648:	2107      	movs	r1, #7
 800264a:	4881      	ldr	r0, [pc, #516]	; (8002850 <MX_GPIO_Init+0x2e4>)
 800264c:	f002 fc84 	bl	8004f58 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PF0 PF1 PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8002650:	2307      	movs	r3, #7
 8002652:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002654:	2312      	movs	r3, #18
 8002656:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002658:	2300      	movs	r3, #0
 800265a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800265c:	2303      	movs	r3, #3
 800265e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002660:	2304      	movs	r3, #4
 8002662:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002664:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002668:	4619      	mov	r1, r3
 800266a:	487a      	ldr	r0, [pc, #488]	; (8002854 <MX_GPIO_Init+0x2e8>)
 800266c:	f002 fae2 	bl	8004c34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002670:	2301      	movs	r3, #1
 8002672:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002674:	2302      	movs	r3, #2
 8002676:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002678:	2300      	movs	r3, #0
 800267a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800267c:	2300      	movs	r3, #0
 800267e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002680:	2301      	movs	r3, #1
 8002682:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002684:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002688:	4619      	mov	r1, r3
 800268a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800268e:	f002 fad1 	bl	8004c34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8002692:	2307      	movs	r3, #7
 8002694:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002696:	2301      	movs	r3, #1
 8002698:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800269a:	2300      	movs	r3, #0
 800269c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800269e:	2300      	movs	r3, #0
 80026a0:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80026a6:	4619      	mov	r1, r3
 80026a8:	4869      	ldr	r0, [pc, #420]	; (8002850 <MX_GPIO_Init+0x2e4>)
 80026aa:	f002 fac3 	bl	8004c34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80026ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80026b2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026b4:	2302      	movs	r3, #2
 80026b6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026b8:	2300      	movs	r3, #0
 80026ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026bc:	2300      	movs	r3, #0
 80026be:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80026c0:	2301      	movs	r3, #1
 80026c2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80026c8:	4619      	mov	r1, r3
 80026ca:	4861      	ldr	r0, [pc, #388]	; (8002850 <MX_GPIO_Init+0x2e4>)
 80026cc:	f002 fab2 	bl	8004c34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 80026d0:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 80026d4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026d6:	2302      	movs	r3, #2
 80026d8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026da:	2300      	movs	r3, #0
 80026dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026de:	2300      	movs	r3, #0
 80026e0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 80026e2:	230d      	movs	r3, #13
 80026e4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80026ea:	4619      	mov	r1, r3
 80026ec:	4858      	ldr	r0, [pc, #352]	; (8002850 <MX_GPIO_Init+0x2e4>)
 80026ee:	f002 faa1 	bl	8004c34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80026f2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80026f6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026f8:	2302      	movs	r3, #2
 80026fa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026fc:	2300      	movs	r3, #0
 80026fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002700:	2300      	movs	r3, #0
 8002702:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8002704:	230e      	movs	r3, #14
 8002706:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002708:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800270c:	4619      	mov	r1, r3
 800270e:	4850      	ldr	r0, [pc, #320]	; (8002850 <MX_GPIO_Init+0x2e4>)
 8002710:	f002 fa90 	bl	8004c34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002714:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002718:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800271a:	2302      	movs	r3, #2
 800271c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800271e:	2300      	movs	r3, #0
 8002720:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002722:	2303      	movs	r3, #3
 8002724:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002726:	2307      	movs	r3, #7
 8002728:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800272a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800272e:	4619      	mov	r1, r3
 8002730:	4849      	ldr	r0, [pc, #292]	; (8002858 <MX_GPIO_Init+0x2ec>)
 8002732:	f002 fa7f 	bl	8004c34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002736:	2340      	movs	r3, #64	; 0x40
 8002738:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800273a:	2302      	movs	r3, #2
 800273c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800273e:	2300      	movs	r3, #0
 8002740:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002742:	2300      	movs	r3, #0
 8002744:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8002746:	230d      	movs	r3, #13
 8002748:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800274a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800274e:	4619      	mov	r1, r3
 8002750:	4842      	ldr	r0, [pc, #264]	; (800285c <MX_GPIO_Init+0x2f0>)
 8002752:	f002 fa6f 	bl	8004c34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002756:	2380      	movs	r3, #128	; 0x80
 8002758:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800275a:	2302      	movs	r3, #2
 800275c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800275e:	2300      	movs	r3, #0
 8002760:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002762:	2300      	movs	r3, #0
 8002764:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002766:	2302      	movs	r3, #2
 8002768:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800276a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800276e:	4619      	mov	r1, r3
 8002770:	483a      	ldr	r0, [pc, #232]	; (800285c <MX_GPIO_Init+0x2f0>)
 8002772:	f002 fa5f 	bl	8004c34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8002776:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 800277a:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800277c:	2302      	movs	r3, #2
 800277e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002780:	2300      	movs	r3, #0
 8002782:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002784:	2303      	movs	r3, #3
 8002786:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8002788:	230c      	movs	r3, #12
 800278a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800278c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002790:	4619      	mov	r1, r3
 8002792:	4832      	ldr	r0, [pc, #200]	; (800285c <MX_GPIO_Init+0x2f0>)
 8002794:	f002 fa4e 	bl	8004c34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 8002798:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 800279c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800279e:	2302      	movs	r3, #2
 80027a0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027a2:	2300      	movs	r3, #0
 80027a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027a6:	2303      	movs	r3, #3
 80027a8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80027aa:	230a      	movs	r3, #10
 80027ac:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80027b2:	4619      	mov	r1, r3
 80027b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027b8:	f002 fa3c 	bl	8004c34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80027bc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80027c0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027c2:	2300      	movs	r3, #0
 80027c4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027c6:	2300      	movs	r3, #0
 80027c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80027ce:	4619      	mov	r1, r3
 80027d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027d4:	f002 fa2e 	bl	8004c34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80027d8:	2301      	movs	r3, #1
 80027da:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027dc:	2302      	movs	r3, #2
 80027de:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027e0:	2300      	movs	r3, #0
 80027e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027e4:	2303      	movs	r3, #3
 80027e6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80027e8:	2309      	movs	r3, #9
 80027ea:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80027ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80027f0:	4619      	mov	r1, r3
 80027f2:	4819      	ldr	r0, [pc, #100]	; (8002858 <MX_GPIO_Init+0x2ec>)
 80027f4:	f002 fa1e 	bl	8004c34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80027f8:	2304      	movs	r3, #4
 80027fa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027fc:	2302      	movs	r3, #2
 80027fe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002800:	2300      	movs	r3, #0
 8002802:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002804:	2303      	movs	r3, #3
 8002806:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8002808:	230c      	movs	r3, #12
 800280a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800280c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002810:	4619      	mov	r1, r3
 8002812:	4811      	ldr	r0, [pc, #68]	; (8002858 <MX_GPIO_Init+0x2ec>)
 8002814:	f002 fa0e 	bl	8004c34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD4 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8002818:	2378      	movs	r3, #120	; 0x78
 800281a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800281c:	2302      	movs	r3, #2
 800281e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002820:	2300      	movs	r3, #0
 8002822:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002824:	2303      	movs	r3, #3
 8002826:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002828:	2307      	movs	r3, #7
 800282a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800282c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002830:	4619      	mov	r1, r3
 8002832:	4809      	ldr	r0, [pc, #36]	; (8002858 <MX_GPIO_Init+0x2ec>)
 8002834:	f002 f9fe 	bl	8004c34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002838:	2338      	movs	r3, #56	; 0x38
 800283a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800283c:	2302      	movs	r3, #2
 800283e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002840:	2300      	movs	r3, #0
 8002842:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002844:	2303      	movs	r3, #3
 8002846:	633b      	str	r3, [r7, #48]	; 0x30
 8002848:	e00a      	b.n	8002860 <MX_GPIO_Init+0x2f4>
 800284a:	bf00      	nop
 800284c:	40021000 	.word	0x40021000
 8002850:	48000400 	.word	0x48000400
 8002854:	48001400 	.word	0x48001400
 8002858:	48000c00 	.word	0x48000c00
 800285c:	48000800 	.word	0x48000800
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002860:	2306      	movs	r3, #6
 8002862:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002864:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002868:	4619      	mov	r1, r3
 800286a:	4812      	ldr	r0, [pc, #72]	; (80028b4 <MX_GPIO_Init+0x348>)
 800286c:	f002 f9e2 	bl	8004c34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002870:	2340      	movs	r3, #64	; 0x40
 8002872:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002874:	2303      	movs	r3, #3
 8002876:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002878:	2300      	movs	r3, #0
 800287a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800287c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002880:	4619      	mov	r1, r3
 8002882:	480c      	ldr	r0, [pc, #48]	; (80028b4 <MX_GPIO_Init+0x348>)
 8002884:	f002 f9d6 	bl	8004c34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002888:	f44f 7340 	mov.w	r3, #768	; 0x300
 800288c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800288e:	2312      	movs	r3, #18
 8002890:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002892:	2300      	movs	r3, #0
 8002894:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002896:	2303      	movs	r3, #3
 8002898:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800289a:	2304      	movs	r3, #4
 800289c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800289e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80028a2:	4619      	mov	r1, r3
 80028a4:	4803      	ldr	r0, [pc, #12]	; (80028b4 <MX_GPIO_Init+0x348>)
 80028a6:	f002 f9c5 	bl	8004c34 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80028aa:	bf00      	nop
 80028ac:	3738      	adds	r7, #56	; 0x38
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}
 80028b2:	bf00      	nop
 80028b4:	48000400 	.word	0x48000400

080028b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80028b8:	b480      	push	{r7}
 80028ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80028bc:	b672      	cpsid	i
}
 80028be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80028c0:	e7fe      	b.n	80028c0 <Error_Handler+0x8>
	...

080028c4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80028c4:	b480      	push	{r7}
 80028c6:	b083      	sub	sp, #12
 80028c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028ca:	4b0f      	ldr	r3, [pc, #60]	; (8002908 <HAL_MspInit+0x44>)
 80028cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028ce:	4a0e      	ldr	r2, [pc, #56]	; (8002908 <HAL_MspInit+0x44>)
 80028d0:	f043 0301 	orr.w	r3, r3, #1
 80028d4:	6613      	str	r3, [r2, #96]	; 0x60
 80028d6:	4b0c      	ldr	r3, [pc, #48]	; (8002908 <HAL_MspInit+0x44>)
 80028d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028da:	f003 0301 	and.w	r3, r3, #1
 80028de:	607b      	str	r3, [r7, #4]
 80028e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80028e2:	4b09      	ldr	r3, [pc, #36]	; (8002908 <HAL_MspInit+0x44>)
 80028e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028e6:	4a08      	ldr	r2, [pc, #32]	; (8002908 <HAL_MspInit+0x44>)
 80028e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028ec:	6593      	str	r3, [r2, #88]	; 0x58
 80028ee:	4b06      	ldr	r3, [pc, #24]	; (8002908 <HAL_MspInit+0x44>)
 80028f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028f6:	603b      	str	r3, [r7, #0]
 80028f8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80028fa:	bf00      	nop
 80028fc:	370c      	adds	r7, #12
 80028fe:	46bd      	mov	sp, r7
 8002900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002904:	4770      	bx	lr
 8002906:	bf00      	nop
 8002908:	40021000 	.word	0x40021000

0800290c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b08a      	sub	sp, #40	; 0x28
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002914:	f107 0314 	add.w	r3, r7, #20
 8002918:	2200      	movs	r2, #0
 800291a:	601a      	str	r2, [r3, #0]
 800291c:	605a      	str	r2, [r3, #4]
 800291e:	609a      	str	r2, [r3, #8]
 8002920:	60da      	str	r2, [r3, #12]
 8002922:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a37      	ldr	r2, [pc, #220]	; (8002a08 <HAL_ADC_MspInit+0xfc>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d168      	bne.n	8002a00 <HAL_ADC_MspInit+0xf4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800292e:	4b37      	ldr	r3, [pc, #220]	; (8002a0c <HAL_ADC_MspInit+0x100>)
 8002930:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002932:	4a36      	ldr	r2, [pc, #216]	; (8002a0c <HAL_ADC_MspInit+0x100>)
 8002934:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002938:	64d3      	str	r3, [r2, #76]	; 0x4c
 800293a:	4b34      	ldr	r3, [pc, #208]	; (8002a0c <HAL_ADC_MspInit+0x100>)
 800293c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800293e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002942:	613b      	str	r3, [r7, #16]
 8002944:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002946:	4b31      	ldr	r3, [pc, #196]	; (8002a0c <HAL_ADC_MspInit+0x100>)
 8002948:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800294a:	4a30      	ldr	r2, [pc, #192]	; (8002a0c <HAL_ADC_MspInit+0x100>)
 800294c:	f043 0304 	orr.w	r3, r3, #4
 8002950:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002952:	4b2e      	ldr	r3, [pc, #184]	; (8002a0c <HAL_ADC_MspInit+0x100>)
 8002954:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002956:	f003 0304 	and.w	r3, r3, #4
 800295a:	60fb      	str	r3, [r7, #12]
 800295c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800295e:	4b2b      	ldr	r3, [pc, #172]	; (8002a0c <HAL_ADC_MspInit+0x100>)
 8002960:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002962:	4a2a      	ldr	r2, [pc, #168]	; (8002a0c <HAL_ADC_MspInit+0x100>)
 8002964:	f043 0301 	orr.w	r3, r3, #1
 8002968:	64d3      	str	r3, [r2, #76]	; 0x4c
 800296a:	4b28      	ldr	r3, [pc, #160]	; (8002a0c <HAL_ADC_MspInit+0x100>)
 800296c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800296e:	f003 0301 	and.w	r3, r3, #1
 8002972:	60bb      	str	r3, [r7, #8]
 8002974:	68bb      	ldr	r3, [r7, #8]
    PA1     ------> ADC1_IN6
    PA3     ------> ADC1_IN8
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002976:	233f      	movs	r3, #63	; 0x3f
 8002978:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800297a:	230b      	movs	r3, #11
 800297c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800297e:	2300      	movs	r3, #0
 8002980:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002982:	f107 0314 	add.w	r3, r7, #20
 8002986:	4619      	mov	r1, r3
 8002988:	4821      	ldr	r0, [pc, #132]	; (8002a10 <HAL_ADC_MspInit+0x104>)
 800298a:	f002 f953 	bl	8004c34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 800298e:	230a      	movs	r3, #10
 8002990:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002992:	230b      	movs	r3, #11
 8002994:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002996:	2300      	movs	r3, #0
 8002998:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800299a:	f107 0314 	add.w	r3, r7, #20
 800299e:	4619      	mov	r1, r3
 80029a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029a4:	f002 f946 	bl	8004c34 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80029a8:	4b1a      	ldr	r3, [pc, #104]	; (8002a14 <HAL_ADC_MspInit+0x108>)
 80029aa:	4a1b      	ldr	r2, [pc, #108]	; (8002a18 <HAL_ADC_MspInit+0x10c>)
 80029ac:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80029ae:	4b19      	ldr	r3, [pc, #100]	; (8002a14 <HAL_ADC_MspInit+0x108>)
 80029b0:	2205      	movs	r2, #5
 80029b2:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80029b4:	4b17      	ldr	r3, [pc, #92]	; (8002a14 <HAL_ADC_MspInit+0x108>)
 80029b6:	2200      	movs	r2, #0
 80029b8:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80029ba:	4b16      	ldr	r3, [pc, #88]	; (8002a14 <HAL_ADC_MspInit+0x108>)
 80029bc:	2200      	movs	r2, #0
 80029be:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80029c0:	4b14      	ldr	r3, [pc, #80]	; (8002a14 <HAL_ADC_MspInit+0x108>)
 80029c2:	2280      	movs	r2, #128	; 0x80
 80029c4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80029c6:	4b13      	ldr	r3, [pc, #76]	; (8002a14 <HAL_ADC_MspInit+0x108>)
 80029c8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80029cc:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80029ce:	4b11      	ldr	r3, [pc, #68]	; (8002a14 <HAL_ADC_MspInit+0x108>)
 80029d0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80029d4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80029d6:	4b0f      	ldr	r3, [pc, #60]	; (8002a14 <HAL_ADC_MspInit+0x108>)
 80029d8:	2220      	movs	r2, #32
 80029da:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80029dc:	4b0d      	ldr	r3, [pc, #52]	; (8002a14 <HAL_ADC_MspInit+0x108>)
 80029de:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80029e2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80029e4:	480b      	ldr	r0, [pc, #44]	; (8002a14 <HAL_ADC_MspInit+0x108>)
 80029e6:	f001 feb3 	bl	8004750 <HAL_DMA_Init>
 80029ea:	4603      	mov	r3, r0
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d001      	beq.n	80029f4 <HAL_ADC_MspInit+0xe8>
    {
      Error_Handler();
 80029f0:	f7ff ff62 	bl	80028b8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	4a07      	ldr	r2, [pc, #28]	; (8002a14 <HAL_ADC_MspInit+0x108>)
 80029f8:	651a      	str	r2, [r3, #80]	; 0x50
 80029fa:	4a06      	ldr	r2, [pc, #24]	; (8002a14 <HAL_ADC_MspInit+0x108>)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002a00:	bf00      	nop
 8002a02:	3728      	adds	r7, #40	; 0x28
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd80      	pop	{r7, pc}
 8002a08:	50040000 	.word	0x50040000
 8002a0c:	40021000 	.word	0x40021000
 8002a10:	48000800 	.word	0x48000800
 8002a14:	200000e0 	.word	0x200000e0
 8002a18:	40020008 	.word	0x40020008

08002a1c <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b08a      	sub	sp, #40	; 0x28
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a24:	f107 0314 	add.w	r3, r7, #20
 8002a28:	2200      	movs	r2, #0
 8002a2a:	601a      	str	r2, [r3, #0]
 8002a2c:	605a      	str	r2, [r3, #4]
 8002a2e:	609a      	str	r2, [r3, #8]
 8002a30:	60da      	str	r2, [r3, #12]
 8002a32:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4a15      	ldr	r2, [pc, #84]	; (8002a90 <HAL_DAC_MspInit+0x74>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d124      	bne.n	8002a88 <HAL_DAC_MspInit+0x6c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8002a3e:	4b15      	ldr	r3, [pc, #84]	; (8002a94 <HAL_DAC_MspInit+0x78>)
 8002a40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a42:	4a14      	ldr	r2, [pc, #80]	; (8002a94 <HAL_DAC_MspInit+0x78>)
 8002a44:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002a48:	6593      	str	r3, [r2, #88]	; 0x58
 8002a4a:	4b12      	ldr	r3, [pc, #72]	; (8002a94 <HAL_DAC_MspInit+0x78>)
 8002a4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a4e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002a52:	613b      	str	r3, [r7, #16]
 8002a54:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a56:	4b0f      	ldr	r3, [pc, #60]	; (8002a94 <HAL_DAC_MspInit+0x78>)
 8002a58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a5a:	4a0e      	ldr	r2, [pc, #56]	; (8002a94 <HAL_DAC_MspInit+0x78>)
 8002a5c:	f043 0301 	orr.w	r3, r3, #1
 8002a60:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a62:	4b0c      	ldr	r3, [pc, #48]	; (8002a94 <HAL_DAC_MspInit+0x78>)
 8002a64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a66:	f003 0301 	and.w	r3, r3, #1
 8002a6a:	60fb      	str	r3, [r7, #12]
 8002a6c:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002a6e:	2310      	movs	r3, #16
 8002a70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002a72:	2303      	movs	r3, #3
 8002a74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a76:	2300      	movs	r3, #0
 8002a78:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a7a:	f107 0314 	add.w	r3, r7, #20
 8002a7e:	4619      	mov	r1, r3
 8002a80:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a84:	f002 f8d6 	bl	8004c34 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8002a88:	bf00      	nop
 8002a8a:	3728      	adds	r7, #40	; 0x28
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bd80      	pop	{r7, pc}
 8002a90:	40007400 	.word	0x40007400
 8002a94:	40021000 	.word	0x40021000

08002a98 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b0ae      	sub	sp, #184	; 0xb8
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002aa0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	601a      	str	r2, [r3, #0]
 8002aa8:	605a      	str	r2, [r3, #4]
 8002aaa:	609a      	str	r2, [r3, #8]
 8002aac:	60da      	str	r2, [r3, #12]
 8002aae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002ab0:	f107 0310 	add.w	r3, r7, #16
 8002ab4:	2294      	movs	r2, #148	; 0x94
 8002ab6:	2100      	movs	r1, #0
 8002ab8:	4618      	mov	r0, r3
 8002aba:	f008 fd31 	bl	800b520 <memset>
  if(huart->Instance==LPUART1)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4a22      	ldr	r2, [pc, #136]	; (8002b4c <HAL_UART_MspInit+0xb4>)
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d13d      	bne.n	8002b44 <HAL_UART_MspInit+0xac>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002ac8:	2320      	movs	r3, #32
 8002aca:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002acc:	2300      	movs	r3, #0
 8002ace:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002ad0:	f107 0310 	add.w	r3, r7, #16
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	f003 fa03 	bl	8005ee0 <HAL_RCCEx_PeriphCLKConfig>
 8002ada:	4603      	mov	r3, r0
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d001      	beq.n	8002ae4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002ae0:	f7ff feea 	bl	80028b8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002ae4:	4b1a      	ldr	r3, [pc, #104]	; (8002b50 <HAL_UART_MspInit+0xb8>)
 8002ae6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ae8:	4a19      	ldr	r2, [pc, #100]	; (8002b50 <HAL_UART_MspInit+0xb8>)
 8002aea:	f043 0301 	orr.w	r3, r3, #1
 8002aee:	65d3      	str	r3, [r2, #92]	; 0x5c
 8002af0:	4b17      	ldr	r3, [pc, #92]	; (8002b50 <HAL_UART_MspInit+0xb8>)
 8002af2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002af4:	f003 0301 	and.w	r3, r3, #1
 8002af8:	60fb      	str	r3, [r7, #12]
 8002afa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002afc:	4b14      	ldr	r3, [pc, #80]	; (8002b50 <HAL_UART_MspInit+0xb8>)
 8002afe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b00:	4a13      	ldr	r2, [pc, #76]	; (8002b50 <HAL_UART_MspInit+0xb8>)
 8002b02:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002b06:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b08:	4b11      	ldr	r3, [pc, #68]	; (8002b50 <HAL_UART_MspInit+0xb8>)
 8002b0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b10:	60bb      	str	r3, [r7, #8]
 8002b12:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8002b14:	f002 fafc 	bl	8005110 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8002b18:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002b1c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b20:	2302      	movs	r3, #2
 8002b22:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b26:	2300      	movs	r3, #0
 8002b28:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b2c:	2303      	movs	r3, #3
 8002b2e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002b32:	2308      	movs	r3, #8
 8002b34:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002b38:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002b3c:	4619      	mov	r1, r3
 8002b3e:	4805      	ldr	r0, [pc, #20]	; (8002b54 <HAL_UART_MspInit+0xbc>)
 8002b40:	f002 f878 	bl	8004c34 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8002b44:	bf00      	nop
 8002b46:	37b8      	adds	r7, #184	; 0xb8
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	bd80      	pop	{r7, pc}
 8002b4c:	40008000 	.word	0x40008000
 8002b50:	40021000 	.word	0x40021000
 8002b54:	48001800 	.word	0x48001800

08002b58 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b08a      	sub	sp, #40	; 0x28
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b60:	f107 0314 	add.w	r3, r7, #20
 8002b64:	2200      	movs	r2, #0
 8002b66:	601a      	str	r2, [r3, #0]
 8002b68:	605a      	str	r2, [r3, #4]
 8002b6a:	609a      	str	r2, [r3, #8]
 8002b6c:	60da      	str	r2, [r3, #12]
 8002b6e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4a17      	ldr	r2, [pc, #92]	; (8002bd4 <HAL_SPI_MspInit+0x7c>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d128      	bne.n	8002bcc <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002b7a:	4b17      	ldr	r3, [pc, #92]	; (8002bd8 <HAL_SPI_MspInit+0x80>)
 8002b7c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b7e:	4a16      	ldr	r2, [pc, #88]	; (8002bd8 <HAL_SPI_MspInit+0x80>)
 8002b80:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002b84:	6613      	str	r3, [r2, #96]	; 0x60
 8002b86:	4b14      	ldr	r3, [pc, #80]	; (8002bd8 <HAL_SPI_MspInit+0x80>)
 8002b88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b8a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b8e:	613b      	str	r3, [r7, #16]
 8002b90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b92:	4b11      	ldr	r3, [pc, #68]	; (8002bd8 <HAL_SPI_MspInit+0x80>)
 8002b94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b96:	4a10      	ldr	r2, [pc, #64]	; (8002bd8 <HAL_SPI_MspInit+0x80>)
 8002b98:	f043 0301 	orr.w	r3, r3, #1
 8002b9c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b9e:	4b0e      	ldr	r3, [pc, #56]	; (8002bd8 <HAL_SPI_MspInit+0x80>)
 8002ba0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ba2:	f003 0301 	and.w	r3, r3, #1
 8002ba6:	60fb      	str	r3, [r7, #12]
 8002ba8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002baa:	23e0      	movs	r3, #224	; 0xe0
 8002bac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bae:	2302      	movs	r3, #2
 8002bb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bb6:	2303      	movs	r3, #3
 8002bb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002bba:	2305      	movs	r3, #5
 8002bbc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bbe:	f107 0314 	add.w	r3, r7, #20
 8002bc2:	4619      	mov	r1, r3
 8002bc4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002bc8:	f002 f834 	bl	8004c34 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002bcc:	bf00      	nop
 8002bce:	3728      	adds	r7, #40	; 0x28
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bd80      	pop	{r7, pc}
 8002bd4:	40013000 	.word	0x40013000
 8002bd8:	40021000 	.word	0x40021000

08002bdc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b08a      	sub	sp, #40	; 0x28
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002be4:	f107 0314 	add.w	r3, r7, #20
 8002be8:	2200      	movs	r2, #0
 8002bea:	601a      	str	r2, [r3, #0]
 8002bec:	605a      	str	r2, [r3, #4]
 8002bee:	609a      	str	r2, [r3, #8]
 8002bf0:	60da      	str	r2, [r3, #12]
 8002bf2:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4a20      	ldr	r2, [pc, #128]	; (8002c7c <HAL_TIM_Base_MspInit+0xa0>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d139      	bne.n	8002c72 <HAL_TIM_Base_MspInit+0x96>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002bfe:	4b20      	ldr	r3, [pc, #128]	; (8002c80 <HAL_TIM_Base_MspInit+0xa4>)
 8002c00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c02:	4a1f      	ldr	r2, [pc, #124]	; (8002c80 <HAL_TIM_Base_MspInit+0xa4>)
 8002c04:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002c08:	6613      	str	r3, [r2, #96]	; 0x60
 8002c0a:	4b1d      	ldr	r3, [pc, #116]	; (8002c80 <HAL_TIM_Base_MspInit+0xa4>)
 8002c0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c0e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002c12:	613b      	str	r3, [r7, #16]
 8002c14:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002c16:	4b1a      	ldr	r3, [pc, #104]	; (8002c80 <HAL_TIM_Base_MspInit+0xa4>)
 8002c18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c1a:	4a19      	ldr	r2, [pc, #100]	; (8002c80 <HAL_TIM_Base_MspInit+0xa4>)
 8002c1c:	f043 0310 	orr.w	r3, r3, #16
 8002c20:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002c22:	4b17      	ldr	r3, [pc, #92]	; (8002c80 <HAL_TIM_Base_MspInit+0xa4>)
 8002c24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c26:	f003 0310 	and.w	r3, r3, #16
 8002c2a:	60fb      	str	r3, [r7, #12]
 8002c2c:	68fb      	ldr	r3, [r7, #12]
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_BKIN2
    PE15     ------> TIM1_BKIN
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13;
 8002c2e:	f44f 532a 	mov.w	r3, #10880	; 0x2a80
 8002c32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c34:	2302      	movs	r3, #2
 8002c36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002c40:	2301      	movs	r3, #1
 8002c42:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002c44:	f107 0314 	add.w	r3, r7, #20
 8002c48:	4619      	mov	r1, r3
 8002c4a:	480e      	ldr	r0, [pc, #56]	; (8002c84 <HAL_TIM_Base_MspInit+0xa8>)
 8002c4c:	f001 fff2 	bl	8004c34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002c50:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002c54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c56:	2302      	movs	r3, #2
 8002c58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c5e:	2300      	movs	r3, #0
 8002c60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 8002c62:	2303      	movs	r3, #3
 8002c64:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002c66:	f107 0314 	add.w	r3, r7, #20
 8002c6a:	4619      	mov	r1, r3
 8002c6c:	4805      	ldr	r0, [pc, #20]	; (8002c84 <HAL_TIM_Base_MspInit+0xa8>)
 8002c6e:	f001 ffe1 	bl	8004c34 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002c72:	bf00      	nop
 8002c74:	3728      	adds	r7, #40	; 0x28
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	40012c00 	.word	0x40012c00
 8002c80:	40021000 	.word	0x40021000
 8002c84:	48001000 	.word	0x48001000

08002c88 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b08a      	sub	sp, #40	; 0x28
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c90:	f107 0314 	add.w	r3, r7, #20
 8002c94:	2200      	movs	r2, #0
 8002c96:	601a      	str	r2, [r3, #0]
 8002c98:	605a      	str	r2, [r3, #4]
 8002c9a:	609a      	str	r2, [r3, #8]
 8002c9c:	60da      	str	r2, [r3, #12]
 8002c9e:	611a      	str	r2, [r3, #16]
  if(htim_pwm->Instance==TIM4)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4a25      	ldr	r2, [pc, #148]	; (8002d3c <HAL_TIM_PWM_MspInit+0xb4>)
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d144      	bne.n	8002d34 <HAL_TIM_PWM_MspInit+0xac>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002caa:	4b25      	ldr	r3, [pc, #148]	; (8002d40 <HAL_TIM_PWM_MspInit+0xb8>)
 8002cac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cae:	4a24      	ldr	r2, [pc, #144]	; (8002d40 <HAL_TIM_PWM_MspInit+0xb8>)
 8002cb0:	f043 0304 	orr.w	r3, r3, #4
 8002cb4:	6593      	str	r3, [r2, #88]	; 0x58
 8002cb6:	4b22      	ldr	r3, [pc, #136]	; (8002d40 <HAL_TIM_PWM_MspInit+0xb8>)
 8002cb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cba:	f003 0304 	and.w	r3, r3, #4
 8002cbe:	613b      	str	r3, [r7, #16]
 8002cc0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002cc2:	4b1f      	ldr	r3, [pc, #124]	; (8002d40 <HAL_TIM_PWM_MspInit+0xb8>)
 8002cc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cc6:	4a1e      	ldr	r2, [pc, #120]	; (8002d40 <HAL_TIM_PWM_MspInit+0xb8>)
 8002cc8:	f043 0308 	orr.w	r3, r3, #8
 8002ccc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002cce:	4b1c      	ldr	r3, [pc, #112]	; (8002d40 <HAL_TIM_PWM_MspInit+0xb8>)
 8002cd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cd2:	f003 0308 	and.w	r3, r3, #8
 8002cd6:	60fb      	str	r3, [r7, #12]
 8002cd8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002cda:	4b19      	ldr	r3, [pc, #100]	; (8002d40 <HAL_TIM_PWM_MspInit+0xb8>)
 8002cdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cde:	4a18      	ldr	r2, [pc, #96]	; (8002d40 <HAL_TIM_PWM_MspInit+0xb8>)
 8002ce0:	f043 0310 	orr.w	r3, r3, #16
 8002ce4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002ce6:	4b16      	ldr	r3, [pc, #88]	; (8002d40 <HAL_TIM_PWM_MspInit+0xb8>)
 8002ce8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cea:	f003 0310 	and.w	r3, r3, #16
 8002cee:	60bb      	str	r3, [r7, #8]
 8002cf0:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PD14     ------> TIM4_CH3
    PD15     ------> TIM4_CH4
    PE0     ------> TIM4_ETR
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002cf2:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002cf6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cf8:	2302      	movs	r3, #2
 8002cfa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d00:	2300      	movs	r3, #0
 8002d02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002d04:	2302      	movs	r3, #2
 8002d06:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002d08:	f107 0314 	add.w	r3, r7, #20
 8002d0c:	4619      	mov	r1, r3
 8002d0e:	480d      	ldr	r0, [pc, #52]	; (8002d44 <HAL_TIM_PWM_MspInit+0xbc>)
 8002d10:	f001 ff90 	bl	8004c34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002d14:	2301      	movs	r3, #1
 8002d16:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d18:	2302      	movs	r3, #2
 8002d1a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d20:	2300      	movs	r3, #0
 8002d22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002d24:	2302      	movs	r3, #2
 8002d26:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002d28:	f107 0314 	add.w	r3, r7, #20
 8002d2c:	4619      	mov	r1, r3
 8002d2e:	4806      	ldr	r0, [pc, #24]	; (8002d48 <HAL_TIM_PWM_MspInit+0xc0>)
 8002d30:	f001 ff80 	bl	8004c34 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002d34:	bf00      	nop
 8002d36:	3728      	adds	r7, #40	; 0x28
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	bd80      	pop	{r7, pc}
 8002d3c:	40000800 	.word	0x40000800
 8002d40:	40021000 	.word	0x40021000
 8002d44:	48000c00 	.word	0x48000c00
 8002d48:	48001000 	.word	0x48001000

08002d4c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b08a      	sub	sp, #40	; 0x28
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d54:	f107 0314 	add.w	r3, r7, #20
 8002d58:	2200      	movs	r2, #0
 8002d5a:	601a      	str	r2, [r3, #0]
 8002d5c:	605a      	str	r2, [r3, #4]
 8002d5e:	609a      	str	r2, [r3, #8]
 8002d60:	60da      	str	r2, [r3, #12]
 8002d62:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a23      	ldr	r2, [pc, #140]	; (8002df8 <HAL_TIM_MspPostInit+0xac>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d11d      	bne.n	8002daa <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002d6e:	4b23      	ldr	r3, [pc, #140]	; (8002dfc <HAL_TIM_MspPostInit+0xb0>)
 8002d70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d72:	4a22      	ldr	r2, [pc, #136]	; (8002dfc <HAL_TIM_MspPostInit+0xb0>)
 8002d74:	f043 0310 	orr.w	r3, r3, #16
 8002d78:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002d7a:	4b20      	ldr	r3, [pc, #128]	; (8002dfc <HAL_TIM_MspPostInit+0xb0>)
 8002d7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d7e:	f003 0310 	and.w	r3, r3, #16
 8002d82:	613b      	str	r3, [r7, #16]
 8002d84:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE8     ------> TIM1_CH1N
    PE10     ------> TIM1_CH2N
    PE12     ------> TIM1_CH3N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_12;
 8002d86:	f44f 53a8 	mov.w	r3, #5376	; 0x1500
 8002d8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d8c:	2302      	movs	r3, #2
 8002d8e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d90:	2300      	movs	r3, #0
 8002d92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d94:	2300      	movs	r3, #0
 8002d96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002d98:	2301      	movs	r3, #1
 8002d9a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002d9c:	f107 0314 	add.w	r3, r7, #20
 8002da0:	4619      	mov	r1, r3
 8002da2:	4817      	ldr	r0, [pc, #92]	; (8002e00 <HAL_TIM_MspPostInit+0xb4>)
 8002da4:	f001 ff46 	bl	8004c34 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002da8:	e021      	b.n	8002dee <HAL_TIM_MspPostInit+0xa2>
  else if(htim->Instance==TIM4)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4a15      	ldr	r2, [pc, #84]	; (8002e04 <HAL_TIM_MspPostInit+0xb8>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d11c      	bne.n	8002dee <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002db4:	4b11      	ldr	r3, [pc, #68]	; (8002dfc <HAL_TIM_MspPostInit+0xb0>)
 8002db6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002db8:	4a10      	ldr	r2, [pc, #64]	; (8002dfc <HAL_TIM_MspPostInit+0xb0>)
 8002dba:	f043 0308 	orr.w	r3, r3, #8
 8002dbe:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002dc0:	4b0e      	ldr	r3, [pc, #56]	; (8002dfc <HAL_TIM_MspPostInit+0xb0>)
 8002dc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002dc4:	f003 0308 	and.w	r3, r3, #8
 8002dc8:	60fb      	str	r3, [r7, #12]
 8002dca:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002dcc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002dd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dd2:	2302      	movs	r3, #2
 8002dd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002dde:	2302      	movs	r3, #2
 8002de0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002de2:	f107 0314 	add.w	r3, r7, #20
 8002de6:	4619      	mov	r1, r3
 8002de8:	4807      	ldr	r0, [pc, #28]	; (8002e08 <HAL_TIM_MspPostInit+0xbc>)
 8002dea:	f001 ff23 	bl	8004c34 <HAL_GPIO_Init>
}
 8002dee:	bf00      	nop
 8002df0:	3728      	adds	r7, #40	; 0x28
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bd80      	pop	{r7, pc}
 8002df6:	bf00      	nop
 8002df8:	40012c00 	.word	0x40012c00
 8002dfc:	40021000 	.word	0x40021000
 8002e00:	48001000 	.word	0x48001000
 8002e04:	40000800 	.word	0x40000800
 8002e08:	48000c00 	.word	0x48000c00

08002e0c <HAL_SAI_MspInit>:
}

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b088      	sub	sp, #32
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4a1d      	ldr	r2, [pc, #116]	; (8002e90 <HAL_SAI_MspInit+0x84>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d134      	bne.n	8002e88 <HAL_SAI_MspInit+0x7c>
    {
    /* Peripheral clock enable */
    if (SAI1_client == 0)
 8002e1e:	4b1d      	ldr	r3, [pc, #116]	; (8002e94 <HAL_SAI_MspInit+0x88>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d10b      	bne.n	8002e3e <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8002e26:	4b1c      	ldr	r3, [pc, #112]	; (8002e98 <HAL_SAI_MspInit+0x8c>)
 8002e28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e2a:	4a1b      	ldr	r2, [pc, #108]	; (8002e98 <HAL_SAI_MspInit+0x8c>)
 8002e2c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002e30:	6613      	str	r3, [r2, #96]	; 0x60
 8002e32:	4b19      	ldr	r3, [pc, #100]	; (8002e98 <HAL_SAI_MspInit+0x8c>)
 8002e34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e36:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e3a:	60bb      	str	r3, [r7, #8]
 8002e3c:	68bb      	ldr	r3, [r7, #8]
    }
    SAI1_client ++;
 8002e3e:	4b15      	ldr	r3, [pc, #84]	; (8002e94 <HAL_SAI_MspInit+0x88>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	3301      	adds	r3, #1
 8002e44:	4a13      	ldr	r2, [pc, #76]	; (8002e94 <HAL_SAI_MspInit+0x88>)
 8002e46:	6013      	str	r3, [r2, #0]
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    PF7     ------> SAI1_MCLK_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8002e48:	237c      	movs	r3, #124	; 0x7c
 8002e4a:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e4c:	2302      	movs	r3, #2
 8002e4e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e50:	2300      	movs	r3, #0
 8002e52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e54:	2300      	movs	r3, #0
 8002e56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8002e58:	230d      	movs	r3, #13
 8002e5a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002e5c:	f107 030c 	add.w	r3, r7, #12
 8002e60:	4619      	mov	r1, r3
 8002e62:	480e      	ldr	r0, [pc, #56]	; (8002e9c <HAL_SAI_MspInit+0x90>)
 8002e64:	f001 fee6 	bl	8004c34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002e68:	2380      	movs	r3, #128	; 0x80
 8002e6a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e6c:	2302      	movs	r3, #2
 8002e6e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e70:	2300      	movs	r3, #0
 8002e72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e74:	2300      	movs	r3, #0
 8002e76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8002e78:	230d      	movs	r3, #13
 8002e7a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002e7c:	f107 030c 	add.w	r3, r7, #12
 8002e80:	4619      	mov	r1, r3
 8002e82:	4807      	ldr	r0, [pc, #28]	; (8002ea0 <HAL_SAI_MspInit+0x94>)
 8002e84:	f001 fed6 	bl	8004c34 <HAL_GPIO_Init>

    }
}
 8002e88:	bf00      	nop
 8002e8a:	3720      	adds	r7, #32
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}
 8002e90:	40015404 	.word	0x40015404
 8002e94:	2000037c 	.word	0x2000037c
 8002e98:	40021000 	.word	0x40021000
 8002e9c:	48001000 	.word	0x48001000
 8002ea0:	48001400 	.word	0x48001400

08002ea4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002ea8:	e7fe      	b.n	8002ea8 <NMI_Handler+0x4>

08002eaa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002eaa:	b480      	push	{r7}
 8002eac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002eae:	e7fe      	b.n	8002eae <HardFault_Handler+0x4>

08002eb0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002eb4:	e7fe      	b.n	8002eb4 <MemManage_Handler+0x4>

08002eb6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002eb6:	b480      	push	{r7}
 8002eb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002eba:	e7fe      	b.n	8002eba <BusFault_Handler+0x4>

08002ebc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ec0:	e7fe      	b.n	8002ec0 <UsageFault_Handler+0x4>

08002ec2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002ec2:	b480      	push	{r7}
 8002ec4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002ec6:	bf00      	nop
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ece:	4770      	bx	lr

08002ed0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ed4:	bf00      	nop
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002edc:	4770      	bx	lr

08002ede <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002ede:	b480      	push	{r7}
 8002ee0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002ee2:	bf00      	nop
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eea:	4770      	bx	lr

08002eec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ef0:	f000 f89c 	bl	800302c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ef4:	bf00      	nop
 8002ef6:	bd80      	pop	{r7, pc}

08002ef8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002efc:	4802      	ldr	r0, [pc, #8]	; (8002f08 <DMA1_Channel1_IRQHandler+0x10>)
 8002efe:	f001 fd4a 	bl	8004996 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002f02:	bf00      	nop
 8002f04:	bd80      	pop	{r7, pc}
 8002f06:	bf00      	nop
 8002f08:	200000e0 	.word	0x200000e0

08002f0c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002f10:	4b06      	ldr	r3, [pc, #24]	; (8002f2c <SystemInit+0x20>)
 8002f12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f16:	4a05      	ldr	r2, [pc, #20]	; (8002f2c <SystemInit+0x20>)
 8002f18:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002f1c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8002f20:	bf00      	nop
 8002f22:	46bd      	mov	sp, r7
 8002f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f28:	4770      	bx	lr
 8002f2a:	bf00      	nop
 8002f2c:	e000ed00 	.word	0xe000ed00

08002f30 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002f30:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002f68 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002f34:	f7ff ffea 	bl	8002f0c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002f38:	480c      	ldr	r0, [pc, #48]	; (8002f6c <LoopForever+0x6>)
  ldr r1, =_edata
 8002f3a:	490d      	ldr	r1, [pc, #52]	; (8002f70 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002f3c:	4a0d      	ldr	r2, [pc, #52]	; (8002f74 <LoopForever+0xe>)
  movs r3, #0
 8002f3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002f40:	e002      	b.n	8002f48 <LoopCopyDataInit>

08002f42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002f42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002f44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002f46:	3304      	adds	r3, #4

08002f48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002f48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002f4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002f4c:	d3f9      	bcc.n	8002f42 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002f4e:	4a0a      	ldr	r2, [pc, #40]	; (8002f78 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002f50:	4c0a      	ldr	r4, [pc, #40]	; (8002f7c <LoopForever+0x16>)
  movs r3, #0
 8002f52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002f54:	e001      	b.n	8002f5a <LoopFillZerobss>

08002f56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002f56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002f58:	3204      	adds	r2, #4

08002f5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002f5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002f5c:	d3fb      	bcc.n	8002f56 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002f5e:	f008 faed 	bl	800b53c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002f62:	f7fe f869 	bl	8001038 <main>

08002f66 <LoopForever>:

LoopForever:
    b LoopForever
 8002f66:	e7fe      	b.n	8002f66 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002f68:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8002f6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002f70:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8002f74:	0801f5dc 	.word	0x0801f5dc
  ldr r2, =_sbss
 8002f78:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8002f7c:	200004bc 	.word	0x200004bc

08002f80 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002f80:	e7fe      	b.n	8002f80 <ADC1_IRQHandler>

08002f82 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f82:	b580      	push	{r7, lr}
 8002f84:	b082      	sub	sp, #8
 8002f86:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002f88:	2300      	movs	r3, #0
 8002f8a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f8c:	2003      	movs	r0, #3
 8002f8e:	f001 fa2f 	bl	80043f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002f92:	2000      	movs	r0, #0
 8002f94:	f000 f80e 	bl	8002fb4 <HAL_InitTick>
 8002f98:	4603      	mov	r3, r0
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d002      	beq.n	8002fa4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	71fb      	strb	r3, [r7, #7]
 8002fa2:	e001      	b.n	8002fa8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002fa4:	f7ff fc8e 	bl	80028c4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002fa8:	79fb      	ldrb	r3, [r7, #7]
}
 8002faa:	4618      	mov	r0, r3
 8002fac:	3708      	adds	r7, #8
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}
	...

08002fb4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b084      	sub	sp, #16
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002fc0:	4b17      	ldr	r3, [pc, #92]	; (8003020 <HAL_InitTick+0x6c>)
 8002fc2:	781b      	ldrb	r3, [r3, #0]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d023      	beq.n	8003010 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002fc8:	4b16      	ldr	r3, [pc, #88]	; (8003024 <HAL_InitTick+0x70>)
 8002fca:	681a      	ldr	r2, [r3, #0]
 8002fcc:	4b14      	ldr	r3, [pc, #80]	; (8003020 <HAL_InitTick+0x6c>)
 8002fce:	781b      	ldrb	r3, [r3, #0]
 8002fd0:	4619      	mov	r1, r3
 8002fd2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002fd6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002fda:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fde:	4618      	mov	r0, r3
 8002fe0:	f001 fa3b 	bl	800445a <HAL_SYSTICK_Config>
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d10f      	bne.n	800300a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2b0f      	cmp	r3, #15
 8002fee:	d809      	bhi.n	8003004 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	6879      	ldr	r1, [r7, #4]
 8002ff4:	f04f 30ff 	mov.w	r0, #4294967295
 8002ff8:	f001 fa05 	bl	8004406 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002ffc:	4a0a      	ldr	r2, [pc, #40]	; (8003028 <HAL_InitTick+0x74>)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6013      	str	r3, [r2, #0]
 8003002:	e007      	b.n	8003014 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003004:	2301      	movs	r3, #1
 8003006:	73fb      	strb	r3, [r7, #15]
 8003008:	e004      	b.n	8003014 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800300a:	2301      	movs	r3, #1
 800300c:	73fb      	strb	r3, [r7, #15]
 800300e:	e001      	b.n	8003014 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003010:	2301      	movs	r3, #1
 8003012:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003014:	7bfb      	ldrb	r3, [r7, #15]
}
 8003016:	4618      	mov	r0, r3
 8003018:	3710      	adds	r7, #16
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}
 800301e:	bf00      	nop
 8003020:	20000008 	.word	0x20000008
 8003024:	20000000 	.word	0x20000000
 8003028:	20000004 	.word	0x20000004

0800302c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800302c:	b480      	push	{r7}
 800302e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003030:	4b06      	ldr	r3, [pc, #24]	; (800304c <HAL_IncTick+0x20>)
 8003032:	781b      	ldrb	r3, [r3, #0]
 8003034:	461a      	mov	r2, r3
 8003036:	4b06      	ldr	r3, [pc, #24]	; (8003050 <HAL_IncTick+0x24>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	4413      	add	r3, r2
 800303c:	4a04      	ldr	r2, [pc, #16]	; (8003050 <HAL_IncTick+0x24>)
 800303e:	6013      	str	r3, [r2, #0]
}
 8003040:	bf00      	nop
 8003042:	46bd      	mov	sp, r7
 8003044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003048:	4770      	bx	lr
 800304a:	bf00      	nop
 800304c:	20000008 	.word	0x20000008
 8003050:	20000380 	.word	0x20000380

08003054 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003054:	b480      	push	{r7}
 8003056:	af00      	add	r7, sp, #0
  return uwTick;
 8003058:	4b03      	ldr	r3, [pc, #12]	; (8003068 <HAL_GetTick+0x14>)
 800305a:	681b      	ldr	r3, [r3, #0]
}
 800305c:	4618      	mov	r0, r3
 800305e:	46bd      	mov	sp, r7
 8003060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003064:	4770      	bx	lr
 8003066:	bf00      	nop
 8003068:	20000380 	.word	0x20000380

0800306c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b084      	sub	sp, #16
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003074:	f7ff ffee 	bl	8003054 <HAL_GetTick>
 8003078:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003084:	d005      	beq.n	8003092 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8003086:	4b0a      	ldr	r3, [pc, #40]	; (80030b0 <HAL_Delay+0x44>)
 8003088:	781b      	ldrb	r3, [r3, #0]
 800308a:	461a      	mov	r2, r3
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	4413      	add	r3, r2
 8003090:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003092:	bf00      	nop
 8003094:	f7ff ffde 	bl	8003054 <HAL_GetTick>
 8003098:	4602      	mov	r2, r0
 800309a:	68bb      	ldr	r3, [r7, #8]
 800309c:	1ad3      	subs	r3, r2, r3
 800309e:	68fa      	ldr	r2, [r7, #12]
 80030a0:	429a      	cmp	r2, r3
 80030a2:	d8f7      	bhi.n	8003094 <HAL_Delay+0x28>
  {
  }
}
 80030a4:	bf00      	nop
 80030a6:	bf00      	nop
 80030a8:	3710      	adds	r7, #16
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bd80      	pop	{r7, pc}
 80030ae:	bf00      	nop
 80030b0:	20000008 	.word	0x20000008

080030b4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80030b4:	b480      	push	{r7}
 80030b6:	b083      	sub	sp, #12
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
 80030bc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	689b      	ldr	r3, [r3, #8]
 80030c2:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	431a      	orrs	r2, r3
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	609a      	str	r2, [r3, #8]
}
 80030ce:	bf00      	nop
 80030d0:	370c      	adds	r7, #12
 80030d2:	46bd      	mov	sp, r7
 80030d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d8:	4770      	bx	lr

080030da <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80030da:	b480      	push	{r7}
 80030dc:	b083      	sub	sp, #12
 80030de:	af00      	add	r7, sp, #0
 80030e0:	6078      	str	r0, [r7, #4]
 80030e2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	689b      	ldr	r3, [r3, #8]
 80030e8:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	431a      	orrs	r2, r3
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	609a      	str	r2, [r3, #8]
}
 80030f4:	bf00      	nop
 80030f6:	370c      	adds	r7, #12
 80030f8:	46bd      	mov	sp, r7
 80030fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fe:	4770      	bx	lr

08003100 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003100:	b480      	push	{r7}
 8003102:	b083      	sub	sp, #12
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	689b      	ldr	r3, [r3, #8]
 800310c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8003110:	4618      	mov	r0, r3
 8003112:	370c      	adds	r7, #12
 8003114:	46bd      	mov	sp, r7
 8003116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311a:	4770      	bx	lr

0800311c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800311c:	b480      	push	{r7}
 800311e:	b087      	sub	sp, #28
 8003120:	af00      	add	r7, sp, #0
 8003122:	60f8      	str	r0, [r7, #12]
 8003124:	60b9      	str	r1, [r7, #8]
 8003126:	607a      	str	r2, [r7, #4]
 8003128:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	3360      	adds	r3, #96	; 0x60
 800312e:	461a      	mov	r2, r3
 8003130:	68bb      	ldr	r3, [r7, #8]
 8003132:	009b      	lsls	r3, r3, #2
 8003134:	4413      	add	r3, r2
 8003136:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003138:	697b      	ldr	r3, [r7, #20]
 800313a:	681a      	ldr	r2, [r3, #0]
 800313c:	4b08      	ldr	r3, [pc, #32]	; (8003160 <LL_ADC_SetOffset+0x44>)
 800313e:	4013      	ands	r3, r2
 8003140:	687a      	ldr	r2, [r7, #4]
 8003142:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8003146:	683a      	ldr	r2, [r7, #0]
 8003148:	430a      	orrs	r2, r1
 800314a:	4313      	orrs	r3, r2
 800314c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003150:	697b      	ldr	r3, [r7, #20]
 8003152:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003154:	bf00      	nop
 8003156:	371c      	adds	r7, #28
 8003158:	46bd      	mov	sp, r7
 800315a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315e:	4770      	bx	lr
 8003160:	03fff000 	.word	0x03fff000

08003164 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003164:	b480      	push	{r7}
 8003166:	b085      	sub	sp, #20
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
 800316c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	3360      	adds	r3, #96	; 0x60
 8003172:	461a      	mov	r2, r3
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	009b      	lsls	r3, r3, #2
 8003178:	4413      	add	r3, r2
 800317a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8003184:	4618      	mov	r0, r3
 8003186:	3714      	adds	r7, #20
 8003188:	46bd      	mov	sp, r7
 800318a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318e:	4770      	bx	lr

08003190 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003190:	b480      	push	{r7}
 8003192:	b087      	sub	sp, #28
 8003194:	af00      	add	r7, sp, #0
 8003196:	60f8      	str	r0, [r7, #12]
 8003198:	60b9      	str	r1, [r7, #8]
 800319a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	3360      	adds	r3, #96	; 0x60
 80031a0:	461a      	mov	r2, r3
 80031a2:	68bb      	ldr	r3, [r7, #8]
 80031a4:	009b      	lsls	r3, r3, #2
 80031a6:	4413      	add	r3, r2
 80031a8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	431a      	orrs	r2, r3
 80031b6:	697b      	ldr	r3, [r7, #20]
 80031b8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80031ba:	bf00      	nop
 80031bc:	371c      	adds	r7, #28
 80031be:	46bd      	mov	sp, r7
 80031c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c4:	4770      	bx	lr

080031c6 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80031c6:	b480      	push	{r7}
 80031c8:	b083      	sub	sp, #12
 80031ca:	af00      	add	r7, sp, #0
 80031cc:	6078      	str	r0, [r7, #4]
 80031ce:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	695b      	ldr	r3, [r3, #20]
 80031d4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	431a      	orrs	r2, r3
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	615a      	str	r2, [r3, #20]
}
 80031e0:	bf00      	nop
 80031e2:	370c      	adds	r7, #12
 80031e4:	46bd      	mov	sp, r7
 80031e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ea:	4770      	bx	lr

080031ec <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b083      	sub	sp, #12
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	68db      	ldr	r3, [r3, #12]
 80031f8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d101      	bne.n	8003204 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003200:	2301      	movs	r3, #1
 8003202:	e000      	b.n	8003206 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003204:	2300      	movs	r3, #0
}
 8003206:	4618      	mov	r0, r3
 8003208:	370c      	adds	r7, #12
 800320a:	46bd      	mov	sp, r7
 800320c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003210:	4770      	bx	lr

08003212 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003212:	b480      	push	{r7}
 8003214:	b087      	sub	sp, #28
 8003216:	af00      	add	r7, sp, #0
 8003218:	60f8      	str	r0, [r7, #12]
 800321a:	60b9      	str	r1, [r7, #8]
 800321c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	3330      	adds	r3, #48	; 0x30
 8003222:	461a      	mov	r2, r3
 8003224:	68bb      	ldr	r3, [r7, #8]
 8003226:	0a1b      	lsrs	r3, r3, #8
 8003228:	009b      	lsls	r3, r3, #2
 800322a:	f003 030c 	and.w	r3, r3, #12
 800322e:	4413      	add	r3, r2
 8003230:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003232:	697b      	ldr	r3, [r7, #20]
 8003234:	681a      	ldr	r2, [r3, #0]
 8003236:	68bb      	ldr	r3, [r7, #8]
 8003238:	f003 031f 	and.w	r3, r3, #31
 800323c:	211f      	movs	r1, #31
 800323e:	fa01 f303 	lsl.w	r3, r1, r3
 8003242:	43db      	mvns	r3, r3
 8003244:	401a      	ands	r2, r3
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	0e9b      	lsrs	r3, r3, #26
 800324a:	f003 011f 	and.w	r1, r3, #31
 800324e:	68bb      	ldr	r3, [r7, #8]
 8003250:	f003 031f 	and.w	r3, r3, #31
 8003254:	fa01 f303 	lsl.w	r3, r1, r3
 8003258:	431a      	orrs	r2, r3
 800325a:	697b      	ldr	r3, [r7, #20]
 800325c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800325e:	bf00      	nop
 8003260:	371c      	adds	r7, #28
 8003262:	46bd      	mov	sp, r7
 8003264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003268:	4770      	bx	lr

0800326a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800326a:	b480      	push	{r7}
 800326c:	b087      	sub	sp, #28
 800326e:	af00      	add	r7, sp, #0
 8003270:	60f8      	str	r0, [r7, #12]
 8003272:	60b9      	str	r1, [r7, #8]
 8003274:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	3314      	adds	r3, #20
 800327a:	461a      	mov	r2, r3
 800327c:	68bb      	ldr	r3, [r7, #8]
 800327e:	0e5b      	lsrs	r3, r3, #25
 8003280:	009b      	lsls	r3, r3, #2
 8003282:	f003 0304 	and.w	r3, r3, #4
 8003286:	4413      	add	r3, r2
 8003288:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800328a:	697b      	ldr	r3, [r7, #20]
 800328c:	681a      	ldr	r2, [r3, #0]
 800328e:	68bb      	ldr	r3, [r7, #8]
 8003290:	0d1b      	lsrs	r3, r3, #20
 8003292:	f003 031f 	and.w	r3, r3, #31
 8003296:	2107      	movs	r1, #7
 8003298:	fa01 f303 	lsl.w	r3, r1, r3
 800329c:	43db      	mvns	r3, r3
 800329e:	401a      	ands	r2, r3
 80032a0:	68bb      	ldr	r3, [r7, #8]
 80032a2:	0d1b      	lsrs	r3, r3, #20
 80032a4:	f003 031f 	and.w	r3, r3, #31
 80032a8:	6879      	ldr	r1, [r7, #4]
 80032aa:	fa01 f303 	lsl.w	r3, r1, r3
 80032ae:	431a      	orrs	r2, r3
 80032b0:	697b      	ldr	r3, [r7, #20]
 80032b2:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80032b4:	bf00      	nop
 80032b6:	371c      	adds	r7, #28
 80032b8:	46bd      	mov	sp, r7
 80032ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032be:	4770      	bx	lr

080032c0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80032c0:	b480      	push	{r7}
 80032c2:	b085      	sub	sp, #20
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	60f8      	str	r0, [r7, #12]
 80032c8:	60b9      	str	r1, [r7, #8]
 80032ca:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80032d2:	68bb      	ldr	r3, [r7, #8]
 80032d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032d8:	43db      	mvns	r3, r3
 80032da:	401a      	ands	r2, r3
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	f003 0318 	and.w	r3, r3, #24
 80032e2:	4908      	ldr	r1, [pc, #32]	; (8003304 <LL_ADC_SetChannelSingleDiff+0x44>)
 80032e4:	40d9      	lsrs	r1, r3
 80032e6:	68bb      	ldr	r3, [r7, #8]
 80032e8:	400b      	ands	r3, r1
 80032ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032ee:	431a      	orrs	r2, r3
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80032f6:	bf00      	nop
 80032f8:	3714      	adds	r7, #20
 80032fa:	46bd      	mov	sp, r7
 80032fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003300:	4770      	bx	lr
 8003302:	bf00      	nop
 8003304:	0007ffff 	.word	0x0007ffff

08003308 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003308:	b480      	push	{r7}
 800330a:	b083      	sub	sp, #12
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	689b      	ldr	r3, [r3, #8]
 8003314:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8003318:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800331c:	687a      	ldr	r2, [r7, #4]
 800331e:	6093      	str	r3, [r2, #8]
}
 8003320:	bf00      	nop
 8003322:	370c      	adds	r7, #12
 8003324:	46bd      	mov	sp, r7
 8003326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332a:	4770      	bx	lr

0800332c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800332c:	b480      	push	{r7}
 800332e:	b083      	sub	sp, #12
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	689b      	ldr	r3, [r3, #8]
 8003338:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800333c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003340:	d101      	bne.n	8003346 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003342:	2301      	movs	r3, #1
 8003344:	e000      	b.n	8003348 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003346:	2300      	movs	r3, #0
}
 8003348:	4618      	mov	r0, r3
 800334a:	370c      	adds	r7, #12
 800334c:	46bd      	mov	sp, r7
 800334e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003352:	4770      	bx	lr

08003354 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003354:	b480      	push	{r7}
 8003356:	b083      	sub	sp, #12
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	689b      	ldr	r3, [r3, #8]
 8003360:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8003364:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003368:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003370:	bf00      	nop
 8003372:	370c      	adds	r7, #12
 8003374:	46bd      	mov	sp, r7
 8003376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337a:	4770      	bx	lr

0800337c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800337c:	b480      	push	{r7}
 800337e:	b083      	sub	sp, #12
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	689b      	ldr	r3, [r3, #8]
 8003388:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800338c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003390:	d101      	bne.n	8003396 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003392:	2301      	movs	r3, #1
 8003394:	e000      	b.n	8003398 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003396:	2300      	movs	r3, #0
}
 8003398:	4618      	mov	r0, r3
 800339a:	370c      	adds	r7, #12
 800339c:	46bd      	mov	sp, r7
 800339e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a2:	4770      	bx	lr

080033a4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80033a4:	b480      	push	{r7}
 80033a6:	b083      	sub	sp, #12
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	689b      	ldr	r3, [r3, #8]
 80033b0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80033b4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80033b8:	f043 0201 	orr.w	r2, r3, #1
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80033c0:	bf00      	nop
 80033c2:	370c      	adds	r7, #12
 80033c4:	46bd      	mov	sp, r7
 80033c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ca:	4770      	bx	lr

080033cc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80033cc:	b480      	push	{r7}
 80033ce:	b083      	sub	sp, #12
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	689b      	ldr	r3, [r3, #8]
 80033d8:	f003 0301 	and.w	r3, r3, #1
 80033dc:	2b01      	cmp	r3, #1
 80033de:	d101      	bne.n	80033e4 <LL_ADC_IsEnabled+0x18>
 80033e0:	2301      	movs	r3, #1
 80033e2:	e000      	b.n	80033e6 <LL_ADC_IsEnabled+0x1a>
 80033e4:	2300      	movs	r3, #0
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	370c      	adds	r7, #12
 80033ea:	46bd      	mov	sp, r7
 80033ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f0:	4770      	bx	lr

080033f2 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80033f2:	b480      	push	{r7}
 80033f4:	b083      	sub	sp, #12
 80033f6:	af00      	add	r7, sp, #0
 80033f8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	689b      	ldr	r3, [r3, #8]
 80033fe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003402:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003406:	f043 0204 	orr.w	r2, r3, #4
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800340e:	bf00      	nop
 8003410:	370c      	adds	r7, #12
 8003412:	46bd      	mov	sp, r7
 8003414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003418:	4770      	bx	lr

0800341a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800341a:	b480      	push	{r7}
 800341c:	b083      	sub	sp, #12
 800341e:	af00      	add	r7, sp, #0
 8003420:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	f003 0304 	and.w	r3, r3, #4
 800342a:	2b04      	cmp	r3, #4
 800342c:	d101      	bne.n	8003432 <LL_ADC_REG_IsConversionOngoing+0x18>
 800342e:	2301      	movs	r3, #1
 8003430:	e000      	b.n	8003434 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003432:	2300      	movs	r3, #0
}
 8003434:	4618      	mov	r0, r3
 8003436:	370c      	adds	r7, #12
 8003438:	46bd      	mov	sp, r7
 800343a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343e:	4770      	bx	lr

08003440 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003440:	b480      	push	{r7}
 8003442:	b083      	sub	sp, #12
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	689b      	ldr	r3, [r3, #8]
 800344c:	f003 0308 	and.w	r3, r3, #8
 8003450:	2b08      	cmp	r3, #8
 8003452:	d101      	bne.n	8003458 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003454:	2301      	movs	r3, #1
 8003456:	e000      	b.n	800345a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003458:	2300      	movs	r3, #0
}
 800345a:	4618      	mov	r0, r3
 800345c:	370c      	adds	r7, #12
 800345e:	46bd      	mov	sp, r7
 8003460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003464:	4770      	bx	lr
	...

08003468 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b088      	sub	sp, #32
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003470:	2300      	movs	r3, #0
 8003472:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8003474:	2300      	movs	r3, #0
 8003476:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d101      	bne.n	8003482 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800347e:	2301      	movs	r3, #1
 8003480:	e129      	b.n	80036d6 <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	691b      	ldr	r3, [r3, #16]
 8003486:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800348c:	2b00      	cmp	r3, #0
 800348e:	d109      	bne.n	80034a4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003490:	6878      	ldr	r0, [r7, #4]
 8003492:	f7ff fa3b 	bl	800290c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2200      	movs	r2, #0
 800349a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2200      	movs	r2, #0
 80034a0:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4618      	mov	r0, r3
 80034aa:	f7ff ff3f 	bl	800332c <LL_ADC_IsDeepPowerDownEnabled>
 80034ae:	4603      	mov	r3, r0
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d004      	beq.n	80034be <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4618      	mov	r0, r3
 80034ba:	f7ff ff25 	bl	8003308 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4618      	mov	r0, r3
 80034c4:	f7ff ff5a 	bl	800337c <LL_ADC_IsInternalRegulatorEnabled>
 80034c8:	4603      	mov	r3, r0
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d115      	bne.n	80034fa <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4618      	mov	r0, r3
 80034d4:	f7ff ff3e 	bl	8003354 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80034d8:	4b81      	ldr	r3, [pc, #516]	; (80036e0 <HAL_ADC_Init+0x278>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	099b      	lsrs	r3, r3, #6
 80034de:	4a81      	ldr	r2, [pc, #516]	; (80036e4 <HAL_ADC_Init+0x27c>)
 80034e0:	fba2 2303 	umull	r2, r3, r2, r3
 80034e4:	099b      	lsrs	r3, r3, #6
 80034e6:	3301      	adds	r3, #1
 80034e8:	005b      	lsls	r3, r3, #1
 80034ea:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80034ec:	e002      	b.n	80034f4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	3b01      	subs	r3, #1
 80034f2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d1f9      	bne.n	80034ee <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	4618      	mov	r0, r3
 8003500:	f7ff ff3c 	bl	800337c <LL_ADC_IsInternalRegulatorEnabled>
 8003504:	4603      	mov	r3, r0
 8003506:	2b00      	cmp	r3, #0
 8003508:	d10d      	bne.n	8003526 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800350e:	f043 0210 	orr.w	r2, r3, #16
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800351a:	f043 0201 	orr.w	r2, r3, #1
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003522:	2301      	movs	r3, #1
 8003524:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4618      	mov	r0, r3
 800352c:	f7ff ff75 	bl	800341a <LL_ADC_REG_IsConversionOngoing>
 8003530:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003536:	f003 0310 	and.w	r3, r3, #16
 800353a:	2b00      	cmp	r3, #0
 800353c:	f040 80c2 	bne.w	80036c4 <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8003540:	697b      	ldr	r3, [r7, #20]
 8003542:	2b00      	cmp	r3, #0
 8003544:	f040 80be 	bne.w	80036c4 <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800354c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003550:	f043 0202 	orr.w	r2, r3, #2
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4618      	mov	r0, r3
 800355e:	f7ff ff35 	bl	80033cc <LL_ADC_IsEnabled>
 8003562:	4603      	mov	r3, r0
 8003564:	2b00      	cmp	r3, #0
 8003566:	d10b      	bne.n	8003580 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003568:	485f      	ldr	r0, [pc, #380]	; (80036e8 <HAL_ADC_Init+0x280>)
 800356a:	f7ff ff2f 	bl	80033cc <LL_ADC_IsEnabled>
 800356e:	4603      	mov	r3, r0
 8003570:	2b00      	cmp	r3, #0
 8003572:	d105      	bne.n	8003580 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	4619      	mov	r1, r3
 800357a:	485c      	ldr	r0, [pc, #368]	; (80036ec <HAL_ADC_Init+0x284>)
 800357c:	f7ff fd9a 	bl	80030b4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	7e5b      	ldrb	r3, [r3, #25]
 8003584:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800358a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003590:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8003596:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800359e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80035a0:	4313      	orrs	r3, r2
 80035a2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80035aa:	2b01      	cmp	r3, #1
 80035ac:	d106      	bne.n	80035bc <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035b2:	3b01      	subs	r3, #1
 80035b4:	045b      	lsls	r3, r3, #17
 80035b6:	69ba      	ldr	r2, [r7, #24]
 80035b8:	4313      	orrs	r3, r2
 80035ba:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d009      	beq.n	80035d8 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035c8:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035d0:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80035d2:	69ba      	ldr	r2, [r7, #24]
 80035d4:	4313      	orrs	r3, r2
 80035d6:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	68da      	ldr	r2, [r3, #12]
 80035de:	4b44      	ldr	r3, [pc, #272]	; (80036f0 <HAL_ADC_Init+0x288>)
 80035e0:	4013      	ands	r3, r2
 80035e2:	687a      	ldr	r2, [r7, #4]
 80035e4:	6812      	ldr	r2, [r2, #0]
 80035e6:	69b9      	ldr	r1, [r7, #24]
 80035e8:	430b      	orrs	r3, r1
 80035ea:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4618      	mov	r0, r3
 80035f2:	f7ff ff25 	bl	8003440 <LL_ADC_INJ_IsConversionOngoing>
 80035f6:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80035f8:	697b      	ldr	r3, [r7, #20]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d140      	bne.n	8003680 <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80035fe:	693b      	ldr	r3, [r7, #16]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d13d      	bne.n	8003680 <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	7e1b      	ldrb	r3, [r3, #24]
 800360c:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800360e:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003616:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003618:	4313      	orrs	r3, r2
 800361a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	68db      	ldr	r3, [r3, #12]
 8003622:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003626:	f023 0306 	bic.w	r3, r3, #6
 800362a:	687a      	ldr	r2, [r7, #4]
 800362c:	6812      	ldr	r2, [r2, #0]
 800362e:	69b9      	ldr	r1, [r7, #24]
 8003630:	430b      	orrs	r3, r1
 8003632:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800363a:	2b01      	cmp	r3, #1
 800363c:	d118      	bne.n	8003670 <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	691b      	ldr	r3, [r3, #16]
 8003644:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8003648:	f023 0304 	bic.w	r3, r3, #4
 800364c:	687a      	ldr	r2, [r7, #4]
 800364e:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8003650:	687a      	ldr	r2, [r7, #4]
 8003652:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003654:	4311      	orrs	r1, r2
 8003656:	687a      	ldr	r2, [r7, #4]
 8003658:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800365a:	4311      	orrs	r1, r2
 800365c:	687a      	ldr	r2, [r7, #4]
 800365e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003660:	430a      	orrs	r2, r1
 8003662:	431a      	orrs	r2, r3
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f042 0201 	orr.w	r2, r2, #1
 800366c:	611a      	str	r2, [r3, #16]
 800366e:	e007      	b.n	8003680 <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	691a      	ldr	r2, [r3, #16]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f022 0201 	bic.w	r2, r2, #1
 800367e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	691b      	ldr	r3, [r3, #16]
 8003684:	2b01      	cmp	r3, #1
 8003686:	d10c      	bne.n	80036a2 <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800368e:	f023 010f 	bic.w	r1, r3, #15
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	69db      	ldr	r3, [r3, #28]
 8003696:	1e5a      	subs	r2, r3, #1
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	430a      	orrs	r2, r1
 800369e:	631a      	str	r2, [r3, #48]	; 0x30
 80036a0:	e007      	b.n	80036b2 <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f022 020f 	bic.w	r2, r2, #15
 80036b0:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036b6:	f023 0303 	bic.w	r3, r3, #3
 80036ba:	f043 0201 	orr.w	r2, r3, #1
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	659a      	str	r2, [r3, #88]	; 0x58
 80036c2:	e007      	b.n	80036d4 <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036c8:	f043 0210 	orr.w	r2, r3, #16
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80036d0:	2301      	movs	r3, #1
 80036d2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80036d4:	7ffb      	ldrb	r3, [r7, #31]
}
 80036d6:	4618      	mov	r0, r3
 80036d8:	3720      	adds	r7, #32
 80036da:	46bd      	mov	sp, r7
 80036dc:	bd80      	pop	{r7, pc}
 80036de:	bf00      	nop
 80036e0:	20000000 	.word	0x20000000
 80036e4:	053e2d63 	.word	0x053e2d63
 80036e8:	50040000 	.word	0x50040000
 80036ec:	50040300 	.word	0x50040300
 80036f0:	fff0c007 	.word	0xfff0c007

080036f4 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b086      	sub	sp, #24
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	60f8      	str	r0, [r7, #12]
 80036fc:	60b9      	str	r1, [r7, #8]
 80036fe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4618      	mov	r0, r3
 8003706:	f7ff fe88 	bl	800341a <LL_ADC_REG_IsConversionOngoing>
 800370a:	4603      	mov	r3, r0
 800370c:	2b00      	cmp	r3, #0
 800370e:	d167      	bne.n	80037e0 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8003716:	2b01      	cmp	r3, #1
 8003718:	d101      	bne.n	800371e <HAL_ADC_Start_DMA+0x2a>
 800371a:	2302      	movs	r3, #2
 800371c:	e063      	b.n	80037e6 <HAL_ADC_Start_DMA+0xf2>
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	2201      	movs	r2, #1
 8003722:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8003726:	68f8      	ldr	r0, [r7, #12]
 8003728:	f000 fc78 	bl	800401c <ADC_Enable>
 800372c:	4603      	mov	r3, r0
 800372e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003730:	7dfb      	ldrb	r3, [r7, #23]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d14f      	bne.n	80037d6 <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800373a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800373e:	f023 0301 	bic.w	r3, r3, #1
 8003742:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	659a      	str	r2, [r3, #88]	; 0x58
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800374e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003752:	2b00      	cmp	r3, #0
 8003754:	d006      	beq.n	8003764 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800375a:	f023 0206 	bic.w	r2, r3, #6
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	65da      	str	r2, [r3, #92]	; 0x5c
 8003762:	e002      	b.n	800376a <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	2200      	movs	r2, #0
 8003768:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800376e:	4a20      	ldr	r2, [pc, #128]	; (80037f0 <HAL_ADC_Start_DMA+0xfc>)
 8003770:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003776:	4a1f      	ldr	r2, [pc, #124]	; (80037f4 <HAL_ADC_Start_DMA+0x100>)
 8003778:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800377e:	4a1e      	ldr	r2, [pc, #120]	; (80037f8 <HAL_ADC_Start_DMA+0x104>)
 8003780:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	221c      	movs	r2, #28
 8003788:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	2200      	movs	r2, #0
 800378e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	685a      	ldr	r2, [r3, #4]
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f042 0210 	orr.w	r2, r2, #16
 80037a0:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	68da      	ldr	r2, [r3, #12]
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f042 0201 	orr.w	r2, r2, #1
 80037b0:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	6d18      	ldr	r0, [r3, #80]	; 0x50
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	3340      	adds	r3, #64	; 0x40
 80037bc:	4619      	mov	r1, r3
 80037be:	68ba      	ldr	r2, [r7, #8]
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	f001 f86d 	bl	80048a0 <HAL_DMA_Start_IT>
 80037c6:	4603      	mov	r3, r0
 80037c8:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	4618      	mov	r0, r3
 80037d0:	f7ff fe0f 	bl	80033f2 <LL_ADC_REG_StartConversion>
 80037d4:	e006      	b.n	80037e4 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	2200      	movs	r2, #0
 80037da:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 80037de:	e001      	b.n	80037e4 <HAL_ADC_Start_DMA+0xf0>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80037e0:	2302      	movs	r3, #2
 80037e2:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80037e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80037e6:	4618      	mov	r0, r3
 80037e8:	3718      	adds	r7, #24
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}
 80037ee:	bf00      	nop
 80037f0:	08004129 	.word	0x08004129
 80037f4:	08004201 	.word	0x08004201
 80037f8:	0800421d 	.word	0x0800421d

080037fc <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80037fc:	b480      	push	{r7}
 80037fe:	b083      	sub	sp, #12
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003804:	bf00      	nop
 8003806:	370c      	adds	r7, #12
 8003808:	46bd      	mov	sp, r7
 800380a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380e:	4770      	bx	lr

08003810 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003810:	b480      	push	{r7}
 8003812:	b083      	sub	sp, #12
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003818:	bf00      	nop
 800381a:	370c      	adds	r7, #12
 800381c:	46bd      	mov	sp, r7
 800381e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003822:	4770      	bx	lr

08003824 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b0b6      	sub	sp, #216	; 0xd8
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
 800382c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800382e:	2300      	movs	r3, #0
 8003830:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003834:	2300      	movs	r3, #0
 8003836:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800383e:	2b01      	cmp	r3, #1
 8003840:	d101      	bne.n	8003846 <HAL_ADC_ConfigChannel+0x22>
 8003842:	2302      	movs	r3, #2
 8003844:	e3d5      	b.n	8003ff2 <HAL_ADC_ConfigChannel+0x7ce>
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2201      	movs	r2, #1
 800384a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	4618      	mov	r0, r3
 8003854:	f7ff fde1 	bl	800341a <LL_ADC_REG_IsConversionOngoing>
 8003858:	4603      	mov	r3, r0
 800385a:	2b00      	cmp	r3, #0
 800385c:	f040 83ba 	bne.w	8003fd4 <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	2b05      	cmp	r3, #5
 800386e:	d824      	bhi.n	80038ba <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	3b02      	subs	r3, #2
 8003876:	2b03      	cmp	r3, #3
 8003878:	d81b      	bhi.n	80038b2 <HAL_ADC_ConfigChannel+0x8e>
 800387a:	a201      	add	r2, pc, #4	; (adr r2, 8003880 <HAL_ADC_ConfigChannel+0x5c>)
 800387c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003880:	08003891 	.word	0x08003891
 8003884:	08003899 	.word	0x08003899
 8003888:	080038a1 	.word	0x080038a1
 800388c:	080038a9 	.word	0x080038a9
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8003890:	230c      	movs	r3, #12
 8003892:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8003896:	e010      	b.n	80038ba <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8003898:	2312      	movs	r3, #18
 800389a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 800389e:	e00c      	b.n	80038ba <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 80038a0:	2318      	movs	r3, #24
 80038a2:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 80038a6:	e008      	b.n	80038ba <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 80038a8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80038ac:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 80038b0:	e003      	b.n	80038ba <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 80038b2:	2306      	movs	r3, #6
 80038b4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 80038b8:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6818      	ldr	r0, [r3, #0]
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	461a      	mov	r2, r3
 80038c4:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 80038c8:	f7ff fca3 	bl	8003212 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4618      	mov	r0, r3
 80038d2:	f7ff fda2 	bl	800341a <LL_ADC_REG_IsConversionOngoing>
 80038d6:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4618      	mov	r0, r3
 80038e0:	f7ff fdae 	bl	8003440 <LL_ADC_INJ_IsConversionOngoing>
 80038e4:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80038e8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	f040 81bf 	bne.w	8003c70 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80038f2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	f040 81ba 	bne.w	8003c70 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	689b      	ldr	r3, [r3, #8]
 8003900:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003904:	d10f      	bne.n	8003926 <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6818      	ldr	r0, [r3, #0]
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	2200      	movs	r2, #0
 8003910:	4619      	mov	r1, r3
 8003912:	f7ff fcaa 	bl	800326a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800391e:	4618      	mov	r0, r3
 8003920:	f7ff fc51 	bl	80031c6 <LL_ADC_SetSamplingTimeCommonConfig>
 8003924:	e00e      	b.n	8003944 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6818      	ldr	r0, [r3, #0]
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	6819      	ldr	r1, [r3, #0]
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	689b      	ldr	r3, [r3, #8]
 8003932:	461a      	mov	r2, r3
 8003934:	f7ff fc99 	bl	800326a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	2100      	movs	r1, #0
 800393e:	4618      	mov	r0, r3
 8003940:	f7ff fc41 	bl	80031c6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	695a      	ldr	r2, [r3, #20]
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	68db      	ldr	r3, [r3, #12]
 800394e:	08db      	lsrs	r3, r3, #3
 8003950:	f003 0303 	and.w	r3, r3, #3
 8003954:	005b      	lsls	r3, r3, #1
 8003956:	fa02 f303 	lsl.w	r3, r2, r3
 800395a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	691b      	ldr	r3, [r3, #16]
 8003962:	2b04      	cmp	r3, #4
 8003964:	d00a      	beq.n	800397c <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6818      	ldr	r0, [r3, #0]
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	6919      	ldr	r1, [r3, #16]
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	681a      	ldr	r2, [r3, #0]
 8003972:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003976:	f7ff fbd1 	bl	800311c <LL_ADC_SetOffset>
 800397a:	e179      	b.n	8003c70 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	2100      	movs	r1, #0
 8003982:	4618      	mov	r0, r3
 8003984:	f7ff fbee 	bl	8003164 <LL_ADC_GetOffsetChannel>
 8003988:	4603      	mov	r3, r0
 800398a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800398e:	2b00      	cmp	r3, #0
 8003990:	d10a      	bne.n	80039a8 <HAL_ADC_ConfigChannel+0x184>
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	2100      	movs	r1, #0
 8003998:	4618      	mov	r0, r3
 800399a:	f7ff fbe3 	bl	8003164 <LL_ADC_GetOffsetChannel>
 800399e:	4603      	mov	r3, r0
 80039a0:	0e9b      	lsrs	r3, r3, #26
 80039a2:	f003 021f 	and.w	r2, r3, #31
 80039a6:	e01e      	b.n	80039e6 <HAL_ADC_ConfigChannel+0x1c2>
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	2100      	movs	r1, #0
 80039ae:	4618      	mov	r0, r3
 80039b0:	f7ff fbd8 	bl	8003164 <LL_ADC_GetOffsetChannel>
 80039b4:	4603      	mov	r3, r0
 80039b6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039ba:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80039be:	fa93 f3a3 	rbit	r3, r3
 80039c2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80039c6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80039ca:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80039ce:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d101      	bne.n	80039da <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 80039d6:	2320      	movs	r3, #32
 80039d8:	e004      	b.n	80039e4 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 80039da:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80039de:	fab3 f383 	clz	r3, r3
 80039e2:	b2db      	uxtb	r3, r3
 80039e4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d105      	bne.n	80039fe <HAL_ADC_ConfigChannel+0x1da>
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	0e9b      	lsrs	r3, r3, #26
 80039f8:	f003 031f 	and.w	r3, r3, #31
 80039fc:	e018      	b.n	8003a30 <HAL_ADC_ConfigChannel+0x20c>
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a06:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003a0a:	fa93 f3a3 	rbit	r3, r3
 8003a0e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 8003a12:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003a16:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 8003a1a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d101      	bne.n	8003a26 <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 8003a22:	2320      	movs	r3, #32
 8003a24:	e004      	b.n	8003a30 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 8003a26:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003a2a:	fab3 f383 	clz	r3, r3
 8003a2e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003a30:	429a      	cmp	r2, r3
 8003a32:	d106      	bne.n	8003a42 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	2100      	movs	r1, #0
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	f7ff fba7 	bl	8003190 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	2101      	movs	r1, #1
 8003a48:	4618      	mov	r0, r3
 8003a4a:	f7ff fb8b 	bl	8003164 <LL_ADC_GetOffsetChannel>
 8003a4e:	4603      	mov	r3, r0
 8003a50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d10a      	bne.n	8003a6e <HAL_ADC_ConfigChannel+0x24a>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	2101      	movs	r1, #1
 8003a5e:	4618      	mov	r0, r3
 8003a60:	f7ff fb80 	bl	8003164 <LL_ADC_GetOffsetChannel>
 8003a64:	4603      	mov	r3, r0
 8003a66:	0e9b      	lsrs	r3, r3, #26
 8003a68:	f003 021f 	and.w	r2, r3, #31
 8003a6c:	e01e      	b.n	8003aac <HAL_ADC_ConfigChannel+0x288>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	2101      	movs	r1, #1
 8003a74:	4618      	mov	r0, r3
 8003a76:	f7ff fb75 	bl	8003164 <LL_ADC_GetOffsetChannel>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a80:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003a84:	fa93 f3a3 	rbit	r3, r3
 8003a88:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 8003a8c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003a90:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 8003a94:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d101      	bne.n	8003aa0 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8003a9c:	2320      	movs	r3, #32
 8003a9e:	e004      	b.n	8003aaa <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8003aa0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003aa4:	fab3 f383 	clz	r3, r3
 8003aa8:	b2db      	uxtb	r3, r3
 8003aaa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d105      	bne.n	8003ac4 <HAL_ADC_ConfigChannel+0x2a0>
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	0e9b      	lsrs	r3, r3, #26
 8003abe:	f003 031f 	and.w	r3, r3, #31
 8003ac2:	e018      	b.n	8003af6 <HAL_ADC_ConfigChannel+0x2d2>
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003acc:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003ad0:	fa93 f3a3 	rbit	r3, r3
 8003ad4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 8003ad8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003adc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 8003ae0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d101      	bne.n	8003aec <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8003ae8:	2320      	movs	r3, #32
 8003aea:	e004      	b.n	8003af6 <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8003aec:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003af0:	fab3 f383 	clz	r3, r3
 8003af4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003af6:	429a      	cmp	r2, r3
 8003af8:	d106      	bne.n	8003b08 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	2200      	movs	r2, #0
 8003b00:	2101      	movs	r1, #1
 8003b02:	4618      	mov	r0, r3
 8003b04:	f7ff fb44 	bl	8003190 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	2102      	movs	r1, #2
 8003b0e:	4618      	mov	r0, r3
 8003b10:	f7ff fb28 	bl	8003164 <LL_ADC_GetOffsetChannel>
 8003b14:	4603      	mov	r3, r0
 8003b16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d10a      	bne.n	8003b34 <HAL_ADC_ConfigChannel+0x310>
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	2102      	movs	r1, #2
 8003b24:	4618      	mov	r0, r3
 8003b26:	f7ff fb1d 	bl	8003164 <LL_ADC_GetOffsetChannel>
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	0e9b      	lsrs	r3, r3, #26
 8003b2e:	f003 021f 	and.w	r2, r3, #31
 8003b32:	e01e      	b.n	8003b72 <HAL_ADC_ConfigChannel+0x34e>
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	2102      	movs	r1, #2
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	f7ff fb12 	bl	8003164 <LL_ADC_GetOffsetChannel>
 8003b40:	4603      	mov	r3, r0
 8003b42:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b46:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003b4a:	fa93 f3a3 	rbit	r3, r3
 8003b4e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 8003b52:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003b56:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 8003b5a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d101      	bne.n	8003b66 <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 8003b62:	2320      	movs	r3, #32
 8003b64:	e004      	b.n	8003b70 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 8003b66:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003b6a:	fab3 f383 	clz	r3, r3
 8003b6e:	b2db      	uxtb	r3, r3
 8003b70:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d105      	bne.n	8003b8a <HAL_ADC_ConfigChannel+0x366>
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	0e9b      	lsrs	r3, r3, #26
 8003b84:	f003 031f 	and.w	r3, r3, #31
 8003b88:	e014      	b.n	8003bb4 <HAL_ADC_ConfigChannel+0x390>
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b90:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003b92:	fa93 f3a3 	rbit	r3, r3
 8003b96:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 8003b98:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003b9a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 8003b9e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d101      	bne.n	8003baa <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8003ba6:	2320      	movs	r3, #32
 8003ba8:	e004      	b.n	8003bb4 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 8003baa:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003bae:	fab3 f383 	clz	r3, r3
 8003bb2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003bb4:	429a      	cmp	r2, r3
 8003bb6:	d106      	bne.n	8003bc6 <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	2102      	movs	r1, #2
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	f7ff fae5 	bl	8003190 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	2103      	movs	r1, #3
 8003bcc:	4618      	mov	r0, r3
 8003bce:	f7ff fac9 	bl	8003164 <LL_ADC_GetOffsetChannel>
 8003bd2:	4603      	mov	r3, r0
 8003bd4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d10a      	bne.n	8003bf2 <HAL_ADC_ConfigChannel+0x3ce>
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	2103      	movs	r1, #3
 8003be2:	4618      	mov	r0, r3
 8003be4:	f7ff fabe 	bl	8003164 <LL_ADC_GetOffsetChannel>
 8003be8:	4603      	mov	r3, r0
 8003bea:	0e9b      	lsrs	r3, r3, #26
 8003bec:	f003 021f 	and.w	r2, r3, #31
 8003bf0:	e017      	b.n	8003c22 <HAL_ADC_ConfigChannel+0x3fe>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	2103      	movs	r1, #3
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	f7ff fab3 	bl	8003164 <LL_ADC_GetOffsetChannel>
 8003bfe:	4603      	mov	r3, r0
 8003c00:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c02:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003c04:	fa93 f3a3 	rbit	r3, r3
 8003c08:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8003c0a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c0c:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 8003c0e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d101      	bne.n	8003c18 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8003c14:	2320      	movs	r3, #32
 8003c16:	e003      	b.n	8003c20 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8003c18:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003c1a:	fab3 f383 	clz	r3, r3
 8003c1e:	b2db      	uxtb	r3, r3
 8003c20:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d105      	bne.n	8003c3a <HAL_ADC_ConfigChannel+0x416>
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	0e9b      	lsrs	r3, r3, #26
 8003c34:	f003 031f 	and.w	r3, r3, #31
 8003c38:	e011      	b.n	8003c5e <HAL_ADC_ConfigChannel+0x43a>
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c40:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003c42:	fa93 f3a3 	rbit	r3, r3
 8003c46:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 8003c48:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003c4a:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 8003c4c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d101      	bne.n	8003c56 <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 8003c52:	2320      	movs	r3, #32
 8003c54:	e003      	b.n	8003c5e <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8003c56:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003c58:	fab3 f383 	clz	r3, r3
 8003c5c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003c5e:	429a      	cmp	r2, r3
 8003c60:	d106      	bne.n	8003c70 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	2200      	movs	r2, #0
 8003c68:	2103      	movs	r1, #3
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	f7ff fa90 	bl	8003190 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4618      	mov	r0, r3
 8003c76:	f7ff fba9 	bl	80033cc <LL_ADC_IsEnabled>
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	f040 813f 	bne.w	8003f00 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6818      	ldr	r0, [r3, #0]
 8003c86:	683b      	ldr	r3, [r7, #0]
 8003c88:	6819      	ldr	r1, [r3, #0]
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	68db      	ldr	r3, [r3, #12]
 8003c8e:	461a      	mov	r2, r3
 8003c90:	f7ff fb16 	bl	80032c0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	68db      	ldr	r3, [r3, #12]
 8003c98:	4a8e      	ldr	r2, [pc, #568]	; (8003ed4 <HAL_ADC_ConfigChannel+0x6b0>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	f040 8130 	bne.w	8003f00 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d10b      	bne.n	8003cc8 <HAL_ADC_ConfigChannel+0x4a4>
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	0e9b      	lsrs	r3, r3, #26
 8003cb6:	3301      	adds	r3, #1
 8003cb8:	f003 031f 	and.w	r3, r3, #31
 8003cbc:	2b09      	cmp	r3, #9
 8003cbe:	bf94      	ite	ls
 8003cc0:	2301      	movls	r3, #1
 8003cc2:	2300      	movhi	r3, #0
 8003cc4:	b2db      	uxtb	r3, r3
 8003cc6:	e019      	b.n	8003cfc <HAL_ADC_ConfigChannel+0x4d8>
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cce:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003cd0:	fa93 f3a3 	rbit	r3, r3
 8003cd4:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8003cd6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003cd8:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8003cda:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d101      	bne.n	8003ce4 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8003ce0:	2320      	movs	r3, #32
 8003ce2:	e003      	b.n	8003cec <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8003ce4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003ce6:	fab3 f383 	clz	r3, r3
 8003cea:	b2db      	uxtb	r3, r3
 8003cec:	3301      	adds	r3, #1
 8003cee:	f003 031f 	and.w	r3, r3, #31
 8003cf2:	2b09      	cmp	r3, #9
 8003cf4:	bf94      	ite	ls
 8003cf6:	2301      	movls	r3, #1
 8003cf8:	2300      	movhi	r3, #0
 8003cfa:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d079      	beq.n	8003df4 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d107      	bne.n	8003d1c <HAL_ADC_ConfigChannel+0x4f8>
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	0e9b      	lsrs	r3, r3, #26
 8003d12:	3301      	adds	r3, #1
 8003d14:	069b      	lsls	r3, r3, #26
 8003d16:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003d1a:	e015      	b.n	8003d48 <HAL_ADC_ConfigChannel+0x524>
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d22:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003d24:	fa93 f3a3 	rbit	r3, r3
 8003d28:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8003d2a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d2c:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8003d2e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d101      	bne.n	8003d38 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8003d34:	2320      	movs	r3, #32
 8003d36:	e003      	b.n	8003d40 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 8003d38:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003d3a:	fab3 f383 	clz	r3, r3
 8003d3e:	b2db      	uxtb	r3, r3
 8003d40:	3301      	adds	r3, #1
 8003d42:	069b      	lsls	r3, r3, #26
 8003d44:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d109      	bne.n	8003d68 <HAL_ADC_ConfigChannel+0x544>
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	0e9b      	lsrs	r3, r3, #26
 8003d5a:	3301      	adds	r3, #1
 8003d5c:	f003 031f 	and.w	r3, r3, #31
 8003d60:	2101      	movs	r1, #1
 8003d62:	fa01 f303 	lsl.w	r3, r1, r3
 8003d66:	e017      	b.n	8003d98 <HAL_ADC_ConfigChannel+0x574>
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d6e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003d70:	fa93 f3a3 	rbit	r3, r3
 8003d74:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8003d76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d78:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8003d7a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d101      	bne.n	8003d84 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8003d80:	2320      	movs	r3, #32
 8003d82:	e003      	b.n	8003d8c <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8003d84:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d86:	fab3 f383 	clz	r3, r3
 8003d8a:	b2db      	uxtb	r3, r3
 8003d8c:	3301      	adds	r3, #1
 8003d8e:	f003 031f 	and.w	r3, r3, #31
 8003d92:	2101      	movs	r1, #1
 8003d94:	fa01 f303 	lsl.w	r3, r1, r3
 8003d98:	ea42 0103 	orr.w	r1, r2, r3
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d10a      	bne.n	8003dbe <HAL_ADC_ConfigChannel+0x59a>
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	0e9b      	lsrs	r3, r3, #26
 8003dae:	3301      	adds	r3, #1
 8003db0:	f003 021f 	and.w	r2, r3, #31
 8003db4:	4613      	mov	r3, r2
 8003db6:	005b      	lsls	r3, r3, #1
 8003db8:	4413      	add	r3, r2
 8003dba:	051b      	lsls	r3, r3, #20
 8003dbc:	e018      	b.n	8003df0 <HAL_ADC_ConfigChannel+0x5cc>
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003dc6:	fa93 f3a3 	rbit	r3, r3
 8003dca:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8003dcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dce:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8003dd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d101      	bne.n	8003dda <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 8003dd6:	2320      	movs	r3, #32
 8003dd8:	e003      	b.n	8003de2 <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 8003dda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ddc:	fab3 f383 	clz	r3, r3
 8003de0:	b2db      	uxtb	r3, r3
 8003de2:	3301      	adds	r3, #1
 8003de4:	f003 021f 	and.w	r2, r3, #31
 8003de8:	4613      	mov	r3, r2
 8003dea:	005b      	lsls	r3, r3, #1
 8003dec:	4413      	add	r3, r2
 8003dee:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003df0:	430b      	orrs	r3, r1
 8003df2:	e080      	b.n	8003ef6 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d107      	bne.n	8003e10 <HAL_ADC_ConfigChannel+0x5ec>
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	0e9b      	lsrs	r3, r3, #26
 8003e06:	3301      	adds	r3, #1
 8003e08:	069b      	lsls	r3, r3, #26
 8003e0a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003e0e:	e015      	b.n	8003e3c <HAL_ADC_ConfigChannel+0x618>
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e18:	fa93 f3a3 	rbit	r3, r3
 8003e1c:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8003e1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e20:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8003e22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d101      	bne.n	8003e2c <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 8003e28:	2320      	movs	r3, #32
 8003e2a:	e003      	b.n	8003e34 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 8003e2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e2e:	fab3 f383 	clz	r3, r3
 8003e32:	b2db      	uxtb	r3, r3
 8003e34:	3301      	adds	r3, #1
 8003e36:	069b      	lsls	r3, r3, #26
 8003e38:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d109      	bne.n	8003e5c <HAL_ADC_ConfigChannel+0x638>
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	0e9b      	lsrs	r3, r3, #26
 8003e4e:	3301      	adds	r3, #1
 8003e50:	f003 031f 	and.w	r3, r3, #31
 8003e54:	2101      	movs	r1, #1
 8003e56:	fa01 f303 	lsl.w	r3, r1, r3
 8003e5a:	e017      	b.n	8003e8c <HAL_ADC_ConfigChannel+0x668>
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e62:	69fb      	ldr	r3, [r7, #28]
 8003e64:	fa93 f3a3 	rbit	r3, r3
 8003e68:	61bb      	str	r3, [r7, #24]
  return result;
 8003e6a:	69bb      	ldr	r3, [r7, #24]
 8003e6c:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8003e6e:	6a3b      	ldr	r3, [r7, #32]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d101      	bne.n	8003e78 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8003e74:	2320      	movs	r3, #32
 8003e76:	e003      	b.n	8003e80 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8003e78:	6a3b      	ldr	r3, [r7, #32]
 8003e7a:	fab3 f383 	clz	r3, r3
 8003e7e:	b2db      	uxtb	r3, r3
 8003e80:	3301      	adds	r3, #1
 8003e82:	f003 031f 	and.w	r3, r3, #31
 8003e86:	2101      	movs	r1, #1
 8003e88:	fa01 f303 	lsl.w	r3, r1, r3
 8003e8c:	ea42 0103 	orr.w	r1, r2, r3
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d10d      	bne.n	8003eb8 <HAL_ADC_ConfigChannel+0x694>
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	0e9b      	lsrs	r3, r3, #26
 8003ea2:	3301      	adds	r3, #1
 8003ea4:	f003 021f 	and.w	r2, r3, #31
 8003ea8:	4613      	mov	r3, r2
 8003eaa:	005b      	lsls	r3, r3, #1
 8003eac:	4413      	add	r3, r2
 8003eae:	3b1e      	subs	r3, #30
 8003eb0:	051b      	lsls	r3, r3, #20
 8003eb2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003eb6:	e01d      	b.n	8003ef4 <HAL_ADC_ConfigChannel+0x6d0>
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ebe:	693b      	ldr	r3, [r7, #16]
 8003ec0:	fa93 f3a3 	rbit	r3, r3
 8003ec4:	60fb      	str	r3, [r7, #12]
  return result;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003eca:	697b      	ldr	r3, [r7, #20]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d103      	bne.n	8003ed8 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8003ed0:	2320      	movs	r3, #32
 8003ed2:	e005      	b.n	8003ee0 <HAL_ADC_ConfigChannel+0x6bc>
 8003ed4:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003ed8:	697b      	ldr	r3, [r7, #20]
 8003eda:	fab3 f383 	clz	r3, r3
 8003ede:	b2db      	uxtb	r3, r3
 8003ee0:	3301      	adds	r3, #1
 8003ee2:	f003 021f 	and.w	r2, r3, #31
 8003ee6:	4613      	mov	r3, r2
 8003ee8:	005b      	lsls	r3, r3, #1
 8003eea:	4413      	add	r3, r2
 8003eec:	3b1e      	subs	r3, #30
 8003eee:	051b      	lsls	r3, r3, #20
 8003ef0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003ef4:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003ef6:	683a      	ldr	r2, [r7, #0]
 8003ef8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003efa:	4619      	mov	r1, r3
 8003efc:	f7ff f9b5 	bl	800326a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	681a      	ldr	r2, [r3, #0]
 8003f04:	4b3d      	ldr	r3, [pc, #244]	; (8003ffc <HAL_ADC_ConfigChannel+0x7d8>)
 8003f06:	4013      	ands	r3, r2
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d06c      	beq.n	8003fe6 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003f0c:	483c      	ldr	r0, [pc, #240]	; (8004000 <HAL_ADC_ConfigChannel+0x7dc>)
 8003f0e:	f7ff f8f7 	bl	8003100 <LL_ADC_GetCommonPathInternalCh>
 8003f12:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	4a3a      	ldr	r2, [pc, #232]	; (8004004 <HAL_ADC_ConfigChannel+0x7e0>)
 8003f1c:	4293      	cmp	r3, r2
 8003f1e:	d127      	bne.n	8003f70 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003f20:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003f24:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d121      	bne.n	8003f70 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4a35      	ldr	r2, [pc, #212]	; (8004008 <HAL_ADC_ConfigChannel+0x7e4>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d157      	bne.n	8003fe6 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003f36:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003f3a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003f3e:	4619      	mov	r1, r3
 8003f40:	482f      	ldr	r0, [pc, #188]	; (8004000 <HAL_ADC_ConfigChannel+0x7dc>)
 8003f42:	f7ff f8ca 	bl	80030da <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003f46:	4b31      	ldr	r3, [pc, #196]	; (800400c <HAL_ADC_ConfigChannel+0x7e8>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	099b      	lsrs	r3, r3, #6
 8003f4c:	4a30      	ldr	r2, [pc, #192]	; (8004010 <HAL_ADC_ConfigChannel+0x7ec>)
 8003f4e:	fba2 2303 	umull	r2, r3, r2, r3
 8003f52:	099b      	lsrs	r3, r3, #6
 8003f54:	1c5a      	adds	r2, r3, #1
 8003f56:	4613      	mov	r3, r2
 8003f58:	005b      	lsls	r3, r3, #1
 8003f5a:	4413      	add	r3, r2
 8003f5c:	009b      	lsls	r3, r3, #2
 8003f5e:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003f60:	e002      	b.n	8003f68 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8003f62:	68bb      	ldr	r3, [r7, #8]
 8003f64:	3b01      	subs	r3, #1
 8003f66:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003f68:	68bb      	ldr	r3, [r7, #8]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d1f9      	bne.n	8003f62 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003f6e:	e03a      	b.n	8003fe6 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4a27      	ldr	r2, [pc, #156]	; (8004014 <HAL_ADC_ConfigChannel+0x7f0>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d113      	bne.n	8003fa2 <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003f7a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003f7e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d10d      	bne.n	8003fa2 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4a1f      	ldr	r2, [pc, #124]	; (8004008 <HAL_ADC_ConfigChannel+0x7e4>)
 8003f8c:	4293      	cmp	r3, r2
 8003f8e:	d12a      	bne.n	8003fe6 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003f90:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003f94:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003f98:	4619      	mov	r1, r3
 8003f9a:	4819      	ldr	r0, [pc, #100]	; (8004000 <HAL_ADC_ConfigChannel+0x7dc>)
 8003f9c:	f7ff f89d 	bl	80030da <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003fa0:	e021      	b.n	8003fe6 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	4a1c      	ldr	r2, [pc, #112]	; (8004018 <HAL_ADC_ConfigChannel+0x7f4>)
 8003fa8:	4293      	cmp	r3, r2
 8003faa:	d11c      	bne.n	8003fe6 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003fac:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003fb0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d116      	bne.n	8003fe6 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a12      	ldr	r2, [pc, #72]	; (8004008 <HAL_ADC_ConfigChannel+0x7e4>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d111      	bne.n	8003fe6 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003fc2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003fc6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003fca:	4619      	mov	r1, r3
 8003fcc:	480c      	ldr	r0, [pc, #48]	; (8004000 <HAL_ADC_ConfigChannel+0x7dc>)
 8003fce:	f7ff f884 	bl	80030da <LL_ADC_SetCommonPathInternalCh>
 8003fd2:	e008      	b.n	8003fe6 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fd8:	f043 0220 	orr.w	r2, r3, #32
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2200      	movs	r2, #0
 8003fea:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8003fee:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	37d8      	adds	r7, #216	; 0xd8
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}
 8003ffa:	bf00      	nop
 8003ffc:	80080000 	.word	0x80080000
 8004000:	50040300 	.word	0x50040300
 8004004:	c7520000 	.word	0xc7520000
 8004008:	50040000 	.word	0x50040000
 800400c:	20000000 	.word	0x20000000
 8004010:	053e2d63 	.word	0x053e2d63
 8004014:	cb840000 	.word	0xcb840000
 8004018:	80000001 	.word	0x80000001

0800401c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b084      	sub	sp, #16
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8004024:	2300      	movs	r3, #0
 8004026:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4618      	mov	r0, r3
 800402e:	f7ff f9cd 	bl	80033cc <LL_ADC_IsEnabled>
 8004032:	4603      	mov	r3, r0
 8004034:	2b00      	cmp	r3, #0
 8004036:	d169      	bne.n	800410c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	689a      	ldr	r2, [r3, #8]
 800403e:	4b36      	ldr	r3, [pc, #216]	; (8004118 <ADC_Enable+0xfc>)
 8004040:	4013      	ands	r3, r2
 8004042:	2b00      	cmp	r3, #0
 8004044:	d00d      	beq.n	8004062 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800404a:	f043 0210 	orr.w	r2, r3, #16
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004056:	f043 0201 	orr.w	r2, r3, #1
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800405e:	2301      	movs	r3, #1
 8004060:	e055      	b.n	800410e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	4618      	mov	r0, r3
 8004068:	f7ff f99c 	bl	80033a4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800406c:	482b      	ldr	r0, [pc, #172]	; (800411c <ADC_Enable+0x100>)
 800406e:	f7ff f847 	bl	8003100 <LL_ADC_GetCommonPathInternalCh>
 8004072:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8004074:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004078:	2b00      	cmp	r3, #0
 800407a:	d013      	beq.n	80040a4 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800407c:	4b28      	ldr	r3, [pc, #160]	; (8004120 <ADC_Enable+0x104>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	099b      	lsrs	r3, r3, #6
 8004082:	4a28      	ldr	r2, [pc, #160]	; (8004124 <ADC_Enable+0x108>)
 8004084:	fba2 2303 	umull	r2, r3, r2, r3
 8004088:	099b      	lsrs	r3, r3, #6
 800408a:	1c5a      	adds	r2, r3, #1
 800408c:	4613      	mov	r3, r2
 800408e:	005b      	lsls	r3, r3, #1
 8004090:	4413      	add	r3, r2
 8004092:	009b      	lsls	r3, r3, #2
 8004094:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004096:	e002      	b.n	800409e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8004098:	68bb      	ldr	r3, [r7, #8]
 800409a:	3b01      	subs	r3, #1
 800409c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800409e:	68bb      	ldr	r3, [r7, #8]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d1f9      	bne.n	8004098 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80040a4:	f7fe ffd6 	bl	8003054 <HAL_GetTick>
 80040a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80040aa:	e028      	b.n	80040fe <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4618      	mov	r0, r3
 80040b2:	f7ff f98b 	bl	80033cc <LL_ADC_IsEnabled>
 80040b6:	4603      	mov	r3, r0
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d104      	bne.n	80040c6 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4618      	mov	r0, r3
 80040c2:	f7ff f96f 	bl	80033a4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80040c6:	f7fe ffc5 	bl	8003054 <HAL_GetTick>
 80040ca:	4602      	mov	r2, r0
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	1ad3      	subs	r3, r2, r3
 80040d0:	2b02      	cmp	r3, #2
 80040d2:	d914      	bls.n	80040fe <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f003 0301 	and.w	r3, r3, #1
 80040de:	2b01      	cmp	r3, #1
 80040e0:	d00d      	beq.n	80040fe <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040e6:	f043 0210 	orr.w	r2, r3, #16
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040f2:	f043 0201 	orr.w	r2, r3, #1
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	e007      	b.n	800410e <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f003 0301 	and.w	r3, r3, #1
 8004108:	2b01      	cmp	r3, #1
 800410a:	d1cf      	bne.n	80040ac <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800410c:	2300      	movs	r3, #0
}
 800410e:	4618      	mov	r0, r3
 8004110:	3710      	adds	r7, #16
 8004112:	46bd      	mov	sp, r7
 8004114:	bd80      	pop	{r7, pc}
 8004116:	bf00      	nop
 8004118:	8000003f 	.word	0x8000003f
 800411c:	50040300 	.word	0x50040300
 8004120:	20000000 	.word	0x20000000
 8004124:	053e2d63 	.word	0x053e2d63

08004128 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b084      	sub	sp, #16
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004134:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800413a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800413e:	2b00      	cmp	r3, #0
 8004140:	d14b      	bne.n	80041da <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004146:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	659a      	str	r2, [r3, #88]	; 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f003 0308 	and.w	r3, r3, #8
 8004158:	2b00      	cmp	r3, #0
 800415a:	d021      	beq.n	80041a0 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4618      	mov	r0, r3
 8004162:	f7ff f843 	bl	80031ec <LL_ADC_REG_IsTriggerSourceSWStart>
 8004166:	4603      	mov	r3, r0
 8004168:	2b00      	cmp	r3, #0
 800416a:	d032      	beq.n	80041d2 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	68db      	ldr	r3, [r3, #12]
 8004172:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004176:	2b00      	cmp	r3, #0
 8004178:	d12b      	bne.n	80041d2 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800417e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	659a      	str	r2, [r3, #88]	; 0x58
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800418a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800418e:	2b00      	cmp	r3, #0
 8004190:	d11f      	bne.n	80041d2 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004196:	f043 0201 	orr.w	r2, r3, #1
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	659a      	str	r2, [r3, #88]	; 0x58
 800419e:	e018      	b.n	80041d2 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	68db      	ldr	r3, [r3, #12]
 80041a6:	f003 0302 	and.w	r3, r3, #2
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d111      	bne.n	80041d2 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041b2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	659a      	str	r2, [r3, #88]	; 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041be:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d105      	bne.n	80041d2 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041ca:	f043 0201 	orr.w	r2, r3, #1
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	659a      	str	r2, [r3, #88]	; 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80041d2:	68f8      	ldr	r0, [r7, #12]
 80041d4:	f7fc fe80 	bl	8000ed8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80041d8:	e00e      	b.n	80041f8 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041de:	f003 0310 	and.w	r3, r3, #16
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d003      	beq.n	80041ee <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80041e6:	68f8      	ldr	r0, [r7, #12]
 80041e8:	f7ff fb12 	bl	8003810 <HAL_ADC_ErrorCallback>
}
 80041ec:	e004      	b.n	80041f8 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041f4:	6878      	ldr	r0, [r7, #4]
 80041f6:	4798      	blx	r3
}
 80041f8:	bf00      	nop
 80041fa:	3710      	adds	r7, #16
 80041fc:	46bd      	mov	sp, r7
 80041fe:	bd80      	pop	{r7, pc}

08004200 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b084      	sub	sp, #16
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800420c:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800420e:	68f8      	ldr	r0, [r7, #12]
 8004210:	f7ff faf4 	bl	80037fc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004214:	bf00      	nop
 8004216:	3710      	adds	r7, #16
 8004218:	46bd      	mov	sp, r7
 800421a:	bd80      	pop	{r7, pc}

0800421c <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b084      	sub	sp, #16
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004228:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800422e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800423a:	f043 0204 	orr.w	r2, r3, #4
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004242:	68f8      	ldr	r0, [r7, #12]
 8004244:	f7ff fae4 	bl	8003810 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004248:	bf00      	nop
 800424a:	3710      	adds	r7, #16
 800424c:	46bd      	mov	sp, r7
 800424e:	bd80      	pop	{r7, pc}

08004250 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004250:	b480      	push	{r7}
 8004252:	b085      	sub	sp, #20
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	f003 0307 	and.w	r3, r3, #7
 800425e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004260:	4b0c      	ldr	r3, [pc, #48]	; (8004294 <__NVIC_SetPriorityGrouping+0x44>)
 8004262:	68db      	ldr	r3, [r3, #12]
 8004264:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004266:	68ba      	ldr	r2, [r7, #8]
 8004268:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800426c:	4013      	ands	r3, r2
 800426e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004278:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800427c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004280:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004282:	4a04      	ldr	r2, [pc, #16]	; (8004294 <__NVIC_SetPriorityGrouping+0x44>)
 8004284:	68bb      	ldr	r3, [r7, #8]
 8004286:	60d3      	str	r3, [r2, #12]
}
 8004288:	bf00      	nop
 800428a:	3714      	adds	r7, #20
 800428c:	46bd      	mov	sp, r7
 800428e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004292:	4770      	bx	lr
 8004294:	e000ed00 	.word	0xe000ed00

08004298 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004298:	b480      	push	{r7}
 800429a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800429c:	4b04      	ldr	r3, [pc, #16]	; (80042b0 <__NVIC_GetPriorityGrouping+0x18>)
 800429e:	68db      	ldr	r3, [r3, #12]
 80042a0:	0a1b      	lsrs	r3, r3, #8
 80042a2:	f003 0307 	and.w	r3, r3, #7
}
 80042a6:	4618      	mov	r0, r3
 80042a8:	46bd      	mov	sp, r7
 80042aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ae:	4770      	bx	lr
 80042b0:	e000ed00 	.word	0xe000ed00

080042b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80042b4:	b480      	push	{r7}
 80042b6:	b083      	sub	sp, #12
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	4603      	mov	r3, r0
 80042bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80042be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	db0b      	blt.n	80042de <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80042c6:	79fb      	ldrb	r3, [r7, #7]
 80042c8:	f003 021f 	and.w	r2, r3, #31
 80042cc:	4907      	ldr	r1, [pc, #28]	; (80042ec <__NVIC_EnableIRQ+0x38>)
 80042ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042d2:	095b      	lsrs	r3, r3, #5
 80042d4:	2001      	movs	r0, #1
 80042d6:	fa00 f202 	lsl.w	r2, r0, r2
 80042da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80042de:	bf00      	nop
 80042e0:	370c      	adds	r7, #12
 80042e2:	46bd      	mov	sp, r7
 80042e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e8:	4770      	bx	lr
 80042ea:	bf00      	nop
 80042ec:	e000e100 	.word	0xe000e100

080042f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80042f0:	b480      	push	{r7}
 80042f2:	b083      	sub	sp, #12
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	4603      	mov	r3, r0
 80042f8:	6039      	str	r1, [r7, #0]
 80042fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80042fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004300:	2b00      	cmp	r3, #0
 8004302:	db0a      	blt.n	800431a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	b2da      	uxtb	r2, r3
 8004308:	490c      	ldr	r1, [pc, #48]	; (800433c <__NVIC_SetPriority+0x4c>)
 800430a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800430e:	0112      	lsls	r2, r2, #4
 8004310:	b2d2      	uxtb	r2, r2
 8004312:	440b      	add	r3, r1
 8004314:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004318:	e00a      	b.n	8004330 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	b2da      	uxtb	r2, r3
 800431e:	4908      	ldr	r1, [pc, #32]	; (8004340 <__NVIC_SetPriority+0x50>)
 8004320:	79fb      	ldrb	r3, [r7, #7]
 8004322:	f003 030f 	and.w	r3, r3, #15
 8004326:	3b04      	subs	r3, #4
 8004328:	0112      	lsls	r2, r2, #4
 800432a:	b2d2      	uxtb	r2, r2
 800432c:	440b      	add	r3, r1
 800432e:	761a      	strb	r2, [r3, #24]
}
 8004330:	bf00      	nop
 8004332:	370c      	adds	r7, #12
 8004334:	46bd      	mov	sp, r7
 8004336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433a:	4770      	bx	lr
 800433c:	e000e100 	.word	0xe000e100
 8004340:	e000ed00 	.word	0xe000ed00

08004344 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004344:	b480      	push	{r7}
 8004346:	b089      	sub	sp, #36	; 0x24
 8004348:	af00      	add	r7, sp, #0
 800434a:	60f8      	str	r0, [r7, #12]
 800434c:	60b9      	str	r1, [r7, #8]
 800434e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	f003 0307 	and.w	r3, r3, #7
 8004356:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004358:	69fb      	ldr	r3, [r7, #28]
 800435a:	f1c3 0307 	rsb	r3, r3, #7
 800435e:	2b04      	cmp	r3, #4
 8004360:	bf28      	it	cs
 8004362:	2304      	movcs	r3, #4
 8004364:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004366:	69fb      	ldr	r3, [r7, #28]
 8004368:	3304      	adds	r3, #4
 800436a:	2b06      	cmp	r3, #6
 800436c:	d902      	bls.n	8004374 <NVIC_EncodePriority+0x30>
 800436e:	69fb      	ldr	r3, [r7, #28]
 8004370:	3b03      	subs	r3, #3
 8004372:	e000      	b.n	8004376 <NVIC_EncodePriority+0x32>
 8004374:	2300      	movs	r3, #0
 8004376:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004378:	f04f 32ff 	mov.w	r2, #4294967295
 800437c:	69bb      	ldr	r3, [r7, #24]
 800437e:	fa02 f303 	lsl.w	r3, r2, r3
 8004382:	43da      	mvns	r2, r3
 8004384:	68bb      	ldr	r3, [r7, #8]
 8004386:	401a      	ands	r2, r3
 8004388:	697b      	ldr	r3, [r7, #20]
 800438a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800438c:	f04f 31ff 	mov.w	r1, #4294967295
 8004390:	697b      	ldr	r3, [r7, #20]
 8004392:	fa01 f303 	lsl.w	r3, r1, r3
 8004396:	43d9      	mvns	r1, r3
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800439c:	4313      	orrs	r3, r2
         );
}
 800439e:	4618      	mov	r0, r3
 80043a0:	3724      	adds	r7, #36	; 0x24
 80043a2:	46bd      	mov	sp, r7
 80043a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a8:	4770      	bx	lr
	...

080043ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b082      	sub	sp, #8
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	3b01      	subs	r3, #1
 80043b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80043bc:	d301      	bcc.n	80043c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80043be:	2301      	movs	r3, #1
 80043c0:	e00f      	b.n	80043e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80043c2:	4a0a      	ldr	r2, [pc, #40]	; (80043ec <SysTick_Config+0x40>)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	3b01      	subs	r3, #1
 80043c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80043ca:	210f      	movs	r1, #15
 80043cc:	f04f 30ff 	mov.w	r0, #4294967295
 80043d0:	f7ff ff8e 	bl	80042f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80043d4:	4b05      	ldr	r3, [pc, #20]	; (80043ec <SysTick_Config+0x40>)
 80043d6:	2200      	movs	r2, #0
 80043d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80043da:	4b04      	ldr	r3, [pc, #16]	; (80043ec <SysTick_Config+0x40>)
 80043dc:	2207      	movs	r2, #7
 80043de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80043e0:	2300      	movs	r3, #0
}
 80043e2:	4618      	mov	r0, r3
 80043e4:	3708      	adds	r7, #8
 80043e6:	46bd      	mov	sp, r7
 80043e8:	bd80      	pop	{r7, pc}
 80043ea:	bf00      	nop
 80043ec:	e000e010 	.word	0xe000e010

080043f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b082      	sub	sp, #8
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80043f8:	6878      	ldr	r0, [r7, #4]
 80043fa:	f7ff ff29 	bl	8004250 <__NVIC_SetPriorityGrouping>
}
 80043fe:	bf00      	nop
 8004400:	3708      	adds	r7, #8
 8004402:	46bd      	mov	sp, r7
 8004404:	bd80      	pop	{r7, pc}

08004406 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004406:	b580      	push	{r7, lr}
 8004408:	b086      	sub	sp, #24
 800440a:	af00      	add	r7, sp, #0
 800440c:	4603      	mov	r3, r0
 800440e:	60b9      	str	r1, [r7, #8]
 8004410:	607a      	str	r2, [r7, #4]
 8004412:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004414:	2300      	movs	r3, #0
 8004416:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004418:	f7ff ff3e 	bl	8004298 <__NVIC_GetPriorityGrouping>
 800441c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800441e:	687a      	ldr	r2, [r7, #4]
 8004420:	68b9      	ldr	r1, [r7, #8]
 8004422:	6978      	ldr	r0, [r7, #20]
 8004424:	f7ff ff8e 	bl	8004344 <NVIC_EncodePriority>
 8004428:	4602      	mov	r2, r0
 800442a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800442e:	4611      	mov	r1, r2
 8004430:	4618      	mov	r0, r3
 8004432:	f7ff ff5d 	bl	80042f0 <__NVIC_SetPriority>
}
 8004436:	bf00      	nop
 8004438:	3718      	adds	r7, #24
 800443a:	46bd      	mov	sp, r7
 800443c:	bd80      	pop	{r7, pc}

0800443e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800443e:	b580      	push	{r7, lr}
 8004440:	b082      	sub	sp, #8
 8004442:	af00      	add	r7, sp, #0
 8004444:	4603      	mov	r3, r0
 8004446:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004448:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800444c:	4618      	mov	r0, r3
 800444e:	f7ff ff31 	bl	80042b4 <__NVIC_EnableIRQ>
}
 8004452:	bf00      	nop
 8004454:	3708      	adds	r7, #8
 8004456:	46bd      	mov	sp, r7
 8004458:	bd80      	pop	{r7, pc}

0800445a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800445a:	b580      	push	{r7, lr}
 800445c:	b082      	sub	sp, #8
 800445e:	af00      	add	r7, sp, #0
 8004460:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004462:	6878      	ldr	r0, [r7, #4]
 8004464:	f7ff ffa2 	bl	80043ac <SysTick_Config>
 8004468:	4603      	mov	r3, r0
}
 800446a:	4618      	mov	r0, r3
 800446c:	3708      	adds	r7, #8
 800446e:	46bd      	mov	sp, r7
 8004470:	bd80      	pop	{r7, pc}

08004472 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8004472:	b580      	push	{r7, lr}
 8004474:	b082      	sub	sp, #8
 8004476:	af00      	add	r7, sp, #0
 8004478:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2b00      	cmp	r3, #0
 800447e:	d101      	bne.n	8004484 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8004480:	2301      	movs	r3, #1
 8004482:	e014      	b.n	80044ae <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	791b      	ldrb	r3, [r3, #4]
 8004488:	b2db      	uxtb	r3, r3
 800448a:	2b00      	cmp	r3, #0
 800448c:	d105      	bne.n	800449a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2200      	movs	r2, #0
 8004492:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004494:	6878      	ldr	r0, [r7, #4]
 8004496:	f7fe fac1 	bl	8002a1c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2202      	movs	r2, #2
 800449e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2200      	movs	r2, #0
 80044a4:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2201      	movs	r2, #1
 80044aa:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80044ac:	2300      	movs	r3, #0
}
 80044ae:	4618      	mov	r0, r3
 80044b0:	3708      	adds	r7, #8
 80044b2:	46bd      	mov	sp, r7
 80044b4:	bd80      	pop	{r7, pc}
	...

080044b8 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b088      	sub	sp, #32
 80044bc:	af00      	add	r7, sp, #0
 80044be:	60f8      	str	r0, [r7, #12]
 80044c0:	60b9      	str	r1, [r7, #8]
 80044c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 80044c4:	2300      	movs	r3, #0
 80044c6:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	795b      	ldrb	r3, [r3, #5]
 80044cc:	2b01      	cmp	r3, #1
 80044ce:	d101      	bne.n	80044d4 <HAL_DAC_ConfigChannel+0x1c>
 80044d0:	2302      	movs	r3, #2
 80044d2:	e137      	b.n	8004744 <HAL_DAC_ConfigChannel+0x28c>
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	2201      	movs	r2, #1
 80044d8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	2202      	movs	r2, #2
 80044de:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80044e0:	68bb      	ldr	r3, [r7, #8]
 80044e2:	685b      	ldr	r3, [r3, #4]
 80044e4:	2b04      	cmp	r3, #4
 80044e6:	f040 8081 	bne.w	80045ec <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80044ea:	f7fe fdb3 	bl	8003054 <HAL_GetTick>
 80044ee:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d140      	bne.n	8004578 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80044f6:	e018      	b.n	800452a <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80044f8:	f7fe fdac 	bl	8003054 <HAL_GetTick>
 80044fc:	4602      	mov	r2, r0
 80044fe:	69bb      	ldr	r3, [r7, #24]
 8004500:	1ad3      	subs	r3, r2, r3
 8004502:	2b01      	cmp	r3, #1
 8004504:	d911      	bls.n	800452a <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800450c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004510:	2b00      	cmp	r3, #0
 8004512:	d00a      	beq.n	800452a <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	691b      	ldr	r3, [r3, #16]
 8004518:	f043 0208 	orr.w	r2, r3, #8
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	2203      	movs	r2, #3
 8004524:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8004526:	2303      	movs	r3, #3
 8004528:	e10c      	b.n	8004744 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004530:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004534:	2b00      	cmp	r3, #0
 8004536:	d1df      	bne.n	80044f8 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 8004538:	2001      	movs	r0, #1
 800453a:	f7fe fd97 	bl	800306c <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	68ba      	ldr	r2, [r7, #8]
 8004544:	69d2      	ldr	r2, [r2, #28]
 8004546:	641a      	str	r2, [r3, #64]	; 0x40
 8004548:	e023      	b.n	8004592 <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800454a:	f7fe fd83 	bl	8003054 <HAL_GetTick>
 800454e:	4602      	mov	r2, r0
 8004550:	69bb      	ldr	r3, [r7, #24]
 8004552:	1ad3      	subs	r3, r2, r3
 8004554:	2b01      	cmp	r3, #1
 8004556:	d90f      	bls.n	8004578 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800455e:	2b00      	cmp	r3, #0
 8004560:	da0a      	bge.n	8004578 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	691b      	ldr	r3, [r3, #16]
 8004566:	f043 0208 	orr.w	r2, r3, #8
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	2203      	movs	r2, #3
 8004572:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8004574:	2303      	movs	r3, #3
 8004576:	e0e5      	b.n	8004744 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800457e:	2b00      	cmp	r3, #0
 8004580:	dbe3      	blt.n	800454a <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 8004582:	2001      	movs	r0, #1
 8004584:	f7fe fd72 	bl	800306c <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	68ba      	ldr	r2, [r7, #8]
 800458e:	69d2      	ldr	r2, [r2, #28]
 8004590:	645a      	str	r2, [r3, #68]	; 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	f003 0310 	and.w	r3, r3, #16
 800459e:	f240 31ff 	movw	r1, #1023	; 0x3ff
 80045a2:	fa01 f303 	lsl.w	r3, r1, r3
 80045a6:	43db      	mvns	r3, r3
 80045a8:	ea02 0103 	and.w	r1, r2, r3
 80045ac:	68bb      	ldr	r3, [r7, #8]
 80045ae:	6a1a      	ldr	r2, [r3, #32]
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	f003 0310 	and.w	r3, r3, #16
 80045b6:	409a      	lsls	r2, r3
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	430a      	orrs	r2, r1
 80045be:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	f003 0310 	and.w	r3, r3, #16
 80045cc:	21ff      	movs	r1, #255	; 0xff
 80045ce:	fa01 f303 	lsl.w	r3, r1, r3
 80045d2:	43db      	mvns	r3, r3
 80045d4:	ea02 0103 	and.w	r1, r2, r3
 80045d8:	68bb      	ldr	r3, [r7, #8]
 80045da:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	f003 0310 	and.w	r3, r3, #16
 80045e2:	409a      	lsls	r2, r3
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	430a      	orrs	r2, r1
 80045ea:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80045ec:	68bb      	ldr	r3, [r7, #8]
 80045ee:	695b      	ldr	r3, [r3, #20]
 80045f0:	2b01      	cmp	r3, #1
 80045f2:	d11d      	bne.n	8004630 <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045fa:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	f003 0310 	and.w	r3, r3, #16
 8004602:	221f      	movs	r2, #31
 8004604:	fa02 f303 	lsl.w	r3, r2, r3
 8004608:	43db      	mvns	r3, r3
 800460a:	69fa      	ldr	r2, [r7, #28]
 800460c:	4013      	ands	r3, r2
 800460e:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8004610:	68bb      	ldr	r3, [r7, #8]
 8004612:	699b      	ldr	r3, [r3, #24]
 8004614:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	f003 0310 	and.w	r3, r3, #16
 800461c:	697a      	ldr	r2, [r7, #20]
 800461e:	fa02 f303 	lsl.w	r3, r2, r3
 8004622:	69fa      	ldr	r2, [r7, #28]
 8004624:	4313      	orrs	r3, r2
 8004626:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	69fa      	ldr	r2, [r7, #28]
 800462e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004636:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	f003 0310 	and.w	r3, r3, #16
 800463e:	2207      	movs	r2, #7
 8004640:	fa02 f303 	lsl.w	r3, r2, r3
 8004644:	43db      	mvns	r3, r3
 8004646:	69fa      	ldr	r2, [r7, #28]
 8004648:	4013      	ands	r3, r2
 800464a:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 800464c:	68bb      	ldr	r3, [r7, #8]
 800464e:	685a      	ldr	r2, [r3, #4]
 8004650:	68bb      	ldr	r3, [r7, #8]
 8004652:	68db      	ldr	r3, [r3, #12]
 8004654:	431a      	orrs	r2, r3
 8004656:	68bb      	ldr	r3, [r7, #8]
 8004658:	691b      	ldr	r3, [r3, #16]
 800465a:	4313      	orrs	r3, r2
 800465c:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	f003 0310 	and.w	r3, r3, #16
 8004664:	697a      	ldr	r2, [r7, #20]
 8004666:	fa02 f303 	lsl.w	r3, r2, r3
 800466a:	69fa      	ldr	r2, [r7, #28]
 800466c:	4313      	orrs	r3, r2
 800466e:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	69fa      	ldr	r2, [r7, #28]
 8004676:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	6819      	ldr	r1, [r3, #0]
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	f003 0310 	and.w	r3, r3, #16
 8004684:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004688:	fa02 f303 	lsl.w	r3, r2, r3
 800468c:	43da      	mvns	r2, r3
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	400a      	ands	r2, r1
 8004694:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	f003 0310 	and.w	r3, r3, #16
 80046a4:	f640 72fe 	movw	r2, #4094	; 0xffe
 80046a8:	fa02 f303 	lsl.w	r3, r2, r3
 80046ac:	43db      	mvns	r3, r3
 80046ae:	69fa      	ldr	r2, [r7, #28]
 80046b0:	4013      	ands	r3, r2
 80046b2:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80046b4:	68bb      	ldr	r3, [r7, #8]
 80046b6:	689b      	ldr	r3, [r3, #8]
 80046b8:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	f003 0310 	and.w	r3, r3, #16
 80046c0:	697a      	ldr	r2, [r7, #20]
 80046c2:	fa02 f303 	lsl.w	r3, r2, r3
 80046c6:	69fa      	ldr	r2, [r7, #28]
 80046c8:	4313      	orrs	r3, r2
 80046ca:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80046d4:	d104      	bne.n	80046e0 <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 80046d6:	69fb      	ldr	r3, [r7, #28]
 80046d8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80046dc:	61fb      	str	r3, [r7, #28]
 80046de:	e018      	b.n	8004712 <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d104      	bne.n	80046f2 <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 80046e8:	69fb      	ldr	r3, [r7, #28]
 80046ea:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80046ee:	61fb      	str	r3, [r7, #28]
 80046f0:	e00f      	b.n	8004712 <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 80046f2:	f001 fafd 	bl	8005cf0 <HAL_RCC_GetHCLKFreq>
 80046f6:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80046f8:	693b      	ldr	r3, [r7, #16]
 80046fa:	4a14      	ldr	r2, [pc, #80]	; (800474c <HAL_DAC_ConfigChannel+0x294>)
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d904      	bls.n	800470a <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 8004700:	69fb      	ldr	r3, [r7, #28]
 8004702:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004706:	61fb      	str	r3, [r7, #28]
 8004708:	e003      	b.n	8004712 <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 800470a:	69fb      	ldr	r3, [r7, #28]
 800470c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004710:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	69fa      	ldr	r2, [r7, #28]
 8004718:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	6819      	ldr	r1, [r3, #0]
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	f003 0310 	and.w	r3, r3, #16
 8004726:	22c0      	movs	r2, #192	; 0xc0
 8004728:	fa02 f303 	lsl.w	r3, r2, r3
 800472c:	43da      	mvns	r2, r3
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	400a      	ands	r2, r1
 8004734:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	2201      	movs	r2, #1
 800473a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	2200      	movs	r2, #0
 8004740:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8004742:	2300      	movs	r3, #0
}
 8004744:	4618      	mov	r0, r3
 8004746:	3720      	adds	r7, #32
 8004748:	46bd      	mov	sp, r7
 800474a:	bd80      	pop	{r7, pc}
 800474c:	04c4b400 	.word	0x04c4b400

08004750 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b084      	sub	sp, #16
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d101      	bne.n	8004762 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800475e:	2301      	movs	r3, #1
 8004760:	e08d      	b.n	800487e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	461a      	mov	r2, r3
 8004768:	4b47      	ldr	r3, [pc, #284]	; (8004888 <HAL_DMA_Init+0x138>)
 800476a:	429a      	cmp	r2, r3
 800476c:	d80f      	bhi.n	800478e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	461a      	mov	r2, r3
 8004774:	4b45      	ldr	r3, [pc, #276]	; (800488c <HAL_DMA_Init+0x13c>)
 8004776:	4413      	add	r3, r2
 8004778:	4a45      	ldr	r2, [pc, #276]	; (8004890 <HAL_DMA_Init+0x140>)
 800477a:	fba2 2303 	umull	r2, r3, r2, r3
 800477e:	091b      	lsrs	r3, r3, #4
 8004780:	009a      	lsls	r2, r3, #2
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	4a42      	ldr	r2, [pc, #264]	; (8004894 <HAL_DMA_Init+0x144>)
 800478a:	641a      	str	r2, [r3, #64]	; 0x40
 800478c:	e00e      	b.n	80047ac <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	461a      	mov	r2, r3
 8004794:	4b40      	ldr	r3, [pc, #256]	; (8004898 <HAL_DMA_Init+0x148>)
 8004796:	4413      	add	r3, r2
 8004798:	4a3d      	ldr	r2, [pc, #244]	; (8004890 <HAL_DMA_Init+0x140>)
 800479a:	fba2 2303 	umull	r2, r3, r2, r3
 800479e:	091b      	lsrs	r3, r3, #4
 80047a0:	009a      	lsls	r2, r3, #2
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	4a3c      	ldr	r2, [pc, #240]	; (800489c <HAL_DMA_Init+0x14c>)
 80047aa:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2202      	movs	r2, #2
 80047b0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80047c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047c6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80047d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	691b      	ldr	r3, [r3, #16]
 80047d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80047dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	699b      	ldr	r3, [r3, #24]
 80047e2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80047e8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6a1b      	ldr	r3, [r3, #32]
 80047ee:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80047f0:	68fa      	ldr	r2, [r7, #12]
 80047f2:	4313      	orrs	r3, r2
 80047f4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	68fa      	ldr	r2, [r7, #12]
 80047fc:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80047fe:	6878      	ldr	r0, [r7, #4]
 8004800:	f000 f9b6 	bl	8004b70 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	689b      	ldr	r3, [r3, #8]
 8004808:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800480c:	d102      	bne.n	8004814 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2200      	movs	r2, #0
 8004812:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	685a      	ldr	r2, [r3, #4]
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800481c:	b2d2      	uxtb	r2, r2
 800481e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004824:	687a      	ldr	r2, [r7, #4]
 8004826:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004828:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	685b      	ldr	r3, [r3, #4]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d010      	beq.n	8004854 <HAL_DMA_Init+0x104>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	2b04      	cmp	r3, #4
 8004838:	d80c      	bhi.n	8004854 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800483a:	6878      	ldr	r0, [r7, #4]
 800483c:	f000 f9d6 	bl	8004bec <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004844:	2200      	movs	r2, #0
 8004846:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800484c:	687a      	ldr	r2, [r7, #4]
 800484e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004850:	605a      	str	r2, [r3, #4]
 8004852:	e008      	b.n	8004866 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2200      	movs	r2, #0
 8004858:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2200      	movs	r2, #0
 800485e:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2200      	movs	r2, #0
 8004864:	65da      	str	r2, [r3, #92]	; 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2200      	movs	r2, #0
 800486a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2201      	movs	r2, #1
 8004870:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2200      	movs	r2, #0
 8004878:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800487c:	2300      	movs	r3, #0
}
 800487e:	4618      	mov	r0, r3
 8004880:	3710      	adds	r7, #16
 8004882:	46bd      	mov	sp, r7
 8004884:	bd80      	pop	{r7, pc}
 8004886:	bf00      	nop
 8004888:	40020407 	.word	0x40020407
 800488c:	bffdfff8 	.word	0xbffdfff8
 8004890:	cccccccd 	.word	0xcccccccd
 8004894:	40020000 	.word	0x40020000
 8004898:	bffdfbf8 	.word	0xbffdfbf8
 800489c:	40020400 	.word	0x40020400

080048a0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b086      	sub	sp, #24
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	60f8      	str	r0, [r7, #12]
 80048a8:	60b9      	str	r1, [r7, #8]
 80048aa:	607a      	str	r2, [r7, #4]
 80048ac:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80048ae:	2300      	movs	r3, #0
 80048b0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80048b8:	2b01      	cmp	r3, #1
 80048ba:	d101      	bne.n	80048c0 <HAL_DMA_Start_IT+0x20>
 80048bc:	2302      	movs	r3, #2
 80048be:	e066      	b.n	800498e <HAL_DMA_Start_IT+0xee>
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	2201      	movs	r2, #1
 80048c4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80048ce:	b2db      	uxtb	r3, r3
 80048d0:	2b01      	cmp	r3, #1
 80048d2:	d155      	bne.n	8004980 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	2202      	movs	r2, #2
 80048d8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	2200      	movs	r2, #0
 80048e0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	681a      	ldr	r2, [r3, #0]
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f022 0201 	bic.w	r2, r2, #1
 80048f0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	687a      	ldr	r2, [r7, #4]
 80048f6:	68b9      	ldr	r1, [r7, #8]
 80048f8:	68f8      	ldr	r0, [r7, #12]
 80048fa:	f000 f8fb 	bl	8004af4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004902:	2b00      	cmp	r3, #0
 8004904:	d008      	beq.n	8004918 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	681a      	ldr	r2, [r3, #0]
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f042 020e 	orr.w	r2, r2, #14
 8004914:	601a      	str	r2, [r3, #0]
 8004916:	e00f      	b.n	8004938 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	681a      	ldr	r2, [r3, #0]
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f022 0204 	bic.w	r2, r2, #4
 8004926:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	681a      	ldr	r2, [r3, #0]
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f042 020a 	orr.w	r2, r2, #10
 8004936:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004942:	2b00      	cmp	r3, #0
 8004944:	d007      	beq.n	8004956 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800494a:	681a      	ldr	r2, [r3, #0]
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004950:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004954:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800495a:	2b00      	cmp	r3, #0
 800495c:	d007      	beq.n	800496e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004962:	681a      	ldr	r2, [r3, #0]
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004968:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800496c:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	681a      	ldr	r2, [r3, #0]
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f042 0201 	orr.w	r2, r2, #1
 800497c:	601a      	str	r2, [r3, #0]
 800497e:	e005      	b.n	800498c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	2200      	movs	r2, #0
 8004984:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004988:	2302      	movs	r3, #2
 800498a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800498c:	7dfb      	ldrb	r3, [r7, #23]
}
 800498e:	4618      	mov	r0, r3
 8004990:	3718      	adds	r7, #24
 8004992:	46bd      	mov	sp, r7
 8004994:	bd80      	pop	{r7, pc}

08004996 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004996:	b580      	push	{r7, lr}
 8004998:	b084      	sub	sp, #16
 800499a:	af00      	add	r7, sp, #0
 800499c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049b2:	f003 031c 	and.w	r3, r3, #28
 80049b6:	2204      	movs	r2, #4
 80049b8:	409a      	lsls	r2, r3
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	4013      	ands	r3, r2
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d026      	beq.n	8004a10 <HAL_DMA_IRQHandler+0x7a>
 80049c2:	68bb      	ldr	r3, [r7, #8]
 80049c4:	f003 0304 	and.w	r3, r3, #4
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d021      	beq.n	8004a10 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f003 0320 	and.w	r3, r3, #32
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d107      	bne.n	80049ea <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	681a      	ldr	r2, [r3, #0]
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f022 0204 	bic.w	r2, r2, #4
 80049e8:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049ee:	f003 021c 	and.w	r2, r3, #28
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049f6:	2104      	movs	r1, #4
 80049f8:	fa01 f202 	lsl.w	r2, r1, r2
 80049fc:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d071      	beq.n	8004aea <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a0a:	6878      	ldr	r0, [r7, #4]
 8004a0c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004a0e:	e06c      	b.n	8004aea <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a14:	f003 031c 	and.w	r3, r3, #28
 8004a18:	2202      	movs	r2, #2
 8004a1a:	409a      	lsls	r2, r3
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	4013      	ands	r3, r2
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d02e      	beq.n	8004a82 <HAL_DMA_IRQHandler+0xec>
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	f003 0302 	and.w	r3, r3, #2
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d029      	beq.n	8004a82 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f003 0320 	and.w	r3, r3, #32
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d10b      	bne.n	8004a54 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	681a      	ldr	r2, [r3, #0]
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f022 020a 	bic.w	r2, r2, #10
 8004a4a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2201      	movs	r2, #1
 8004a50:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a58:	f003 021c 	and.w	r2, r3, #28
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a60:	2102      	movs	r1, #2
 8004a62:	fa01 f202 	lsl.w	r2, r1, r2
 8004a66:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d038      	beq.n	8004aea <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a7c:	6878      	ldr	r0, [r7, #4]
 8004a7e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004a80:	e033      	b.n	8004aea <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a86:	f003 031c 	and.w	r3, r3, #28
 8004a8a:	2208      	movs	r2, #8
 8004a8c:	409a      	lsls	r2, r3
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	4013      	ands	r3, r2
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d02a      	beq.n	8004aec <HAL_DMA_IRQHandler+0x156>
 8004a96:	68bb      	ldr	r3, [r7, #8]
 8004a98:	f003 0308 	and.w	r3, r3, #8
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d025      	beq.n	8004aec <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	681a      	ldr	r2, [r3, #0]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f022 020e 	bic.w	r2, r2, #14
 8004aae:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ab4:	f003 021c 	and.w	r2, r3, #28
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004abc:	2101      	movs	r1, #1
 8004abe:	fa01 f202 	lsl.w	r2, r1, r2
 8004ac2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2201      	movs	r2, #1
 8004ac8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2201      	movs	r2, #1
 8004ace:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d004      	beq.n	8004aec <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ae6:	6878      	ldr	r0, [r7, #4]
 8004ae8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004aea:	bf00      	nop
 8004aec:	bf00      	nop
}
 8004aee:	3710      	adds	r7, #16
 8004af0:	46bd      	mov	sp, r7
 8004af2:	bd80      	pop	{r7, pc}

08004af4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004af4:	b480      	push	{r7}
 8004af6:	b085      	sub	sp, #20
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	60f8      	str	r0, [r7, #12]
 8004afc:	60b9      	str	r1, [r7, #8]
 8004afe:	607a      	str	r2, [r7, #4]
 8004b00:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b06:	68fa      	ldr	r2, [r7, #12]
 8004b08:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004b0a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d004      	beq.n	8004b1e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b18:	68fa      	ldr	r2, [r7, #12]
 8004b1a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004b1c:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b22:	f003 021c 	and.w	r2, r3, #28
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b2a:	2101      	movs	r1, #1
 8004b2c:	fa01 f202 	lsl.w	r2, r1, r2
 8004b30:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	683a      	ldr	r2, [r7, #0]
 8004b38:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	689b      	ldr	r3, [r3, #8]
 8004b3e:	2b10      	cmp	r3, #16
 8004b40:	d108      	bne.n	8004b54 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	687a      	ldr	r2, [r7, #4]
 8004b48:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	68ba      	ldr	r2, [r7, #8]
 8004b50:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004b52:	e007      	b.n	8004b64 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	68ba      	ldr	r2, [r7, #8]
 8004b5a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	687a      	ldr	r2, [r7, #4]
 8004b62:	60da      	str	r2, [r3, #12]
}
 8004b64:	bf00      	nop
 8004b66:	3714      	adds	r7, #20
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6e:	4770      	bx	lr

08004b70 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004b70:	b480      	push	{r7}
 8004b72:	b085      	sub	sp, #20
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	461a      	mov	r2, r3
 8004b7e:	4b17      	ldr	r3, [pc, #92]	; (8004bdc <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004b80:	429a      	cmp	r2, r3
 8004b82:	d80a      	bhi.n	8004b9a <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b88:	089b      	lsrs	r3, r3, #2
 8004b8a:	009b      	lsls	r3, r3, #2
 8004b8c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004b90:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8004b94:	687a      	ldr	r2, [r7, #4]
 8004b96:	6493      	str	r3, [r2, #72]	; 0x48
 8004b98:	e007      	b.n	8004baa <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b9e:	089b      	lsrs	r3, r3, #2
 8004ba0:	009a      	lsls	r2, r3, #2
 8004ba2:	4b0f      	ldr	r3, [pc, #60]	; (8004be0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004ba4:	4413      	add	r3, r2
 8004ba6:	687a      	ldr	r2, [r7, #4]
 8004ba8:	6493      	str	r3, [r2, #72]	; 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	b2db      	uxtb	r3, r3
 8004bb0:	3b08      	subs	r3, #8
 8004bb2:	4a0c      	ldr	r2, [pc, #48]	; (8004be4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004bb4:	fba2 2303 	umull	r2, r3, r2, r3
 8004bb8:	091b      	lsrs	r3, r3, #4
 8004bba:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	4a0a      	ldr	r2, [pc, #40]	; (8004be8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004bc0:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	f003 031f 	and.w	r3, r3, #31
 8004bc8:	2201      	movs	r2, #1
 8004bca:	409a      	lsls	r2, r3
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004bd0:	bf00      	nop
 8004bd2:	3714      	adds	r7, #20
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bda:	4770      	bx	lr
 8004bdc:	40020407 	.word	0x40020407
 8004be0:	4002081c 	.word	0x4002081c
 8004be4:	cccccccd 	.word	0xcccccccd
 8004be8:	40020880 	.word	0x40020880

08004bec <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004bec:	b480      	push	{r7}
 8004bee:	b085      	sub	sp, #20
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	b2db      	uxtb	r3, r3
 8004bfa:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004bfc:	68fa      	ldr	r2, [r7, #12]
 8004bfe:	4b0b      	ldr	r3, [pc, #44]	; (8004c2c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004c00:	4413      	add	r3, r2
 8004c02:	009b      	lsls	r3, r3, #2
 8004c04:	461a      	mov	r2, r3
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	4a08      	ldr	r2, [pc, #32]	; (8004c30 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004c0e:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	3b01      	subs	r3, #1
 8004c14:	f003 0303 	and.w	r3, r3, #3
 8004c18:	2201      	movs	r2, #1
 8004c1a:	409a      	lsls	r2, r3
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8004c20:	bf00      	nop
 8004c22:	3714      	adds	r7, #20
 8004c24:	46bd      	mov	sp, r7
 8004c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2a:	4770      	bx	lr
 8004c2c:	1000823f 	.word	0x1000823f
 8004c30:	40020940 	.word	0x40020940

08004c34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004c34:	b480      	push	{r7}
 8004c36:	b087      	sub	sp, #28
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
 8004c3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004c3e:	2300      	movs	r3, #0
 8004c40:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004c42:	e166      	b.n	8004f12 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	681a      	ldr	r2, [r3, #0]
 8004c48:	2101      	movs	r1, #1
 8004c4a:	697b      	ldr	r3, [r7, #20]
 8004c4c:	fa01 f303 	lsl.w	r3, r1, r3
 8004c50:	4013      	ands	r3, r2
 8004c52:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	f000 8158 	beq.w	8004f0c <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	f003 0303 	and.w	r3, r3, #3
 8004c64:	2b01      	cmp	r3, #1
 8004c66:	d005      	beq.n	8004c74 <HAL_GPIO_Init+0x40>
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	f003 0303 	and.w	r3, r3, #3
 8004c70:	2b02      	cmp	r3, #2
 8004c72:	d130      	bne.n	8004cd6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	689b      	ldr	r3, [r3, #8]
 8004c78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004c7a:	697b      	ldr	r3, [r7, #20]
 8004c7c:	005b      	lsls	r3, r3, #1
 8004c7e:	2203      	movs	r2, #3
 8004c80:	fa02 f303 	lsl.w	r3, r2, r3
 8004c84:	43db      	mvns	r3, r3
 8004c86:	693a      	ldr	r2, [r7, #16]
 8004c88:	4013      	ands	r3, r2
 8004c8a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004c8c:	683b      	ldr	r3, [r7, #0]
 8004c8e:	68da      	ldr	r2, [r3, #12]
 8004c90:	697b      	ldr	r3, [r7, #20]
 8004c92:	005b      	lsls	r3, r3, #1
 8004c94:	fa02 f303 	lsl.w	r3, r2, r3
 8004c98:	693a      	ldr	r2, [r7, #16]
 8004c9a:	4313      	orrs	r3, r2
 8004c9c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	693a      	ldr	r2, [r7, #16]
 8004ca2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	685b      	ldr	r3, [r3, #4]
 8004ca8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004caa:	2201      	movs	r2, #1
 8004cac:	697b      	ldr	r3, [r7, #20]
 8004cae:	fa02 f303 	lsl.w	r3, r2, r3
 8004cb2:	43db      	mvns	r3, r3
 8004cb4:	693a      	ldr	r2, [r7, #16]
 8004cb6:	4013      	ands	r3, r2
 8004cb8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	091b      	lsrs	r3, r3, #4
 8004cc0:	f003 0201 	and.w	r2, r3, #1
 8004cc4:	697b      	ldr	r3, [r7, #20]
 8004cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8004cca:	693a      	ldr	r2, [r7, #16]
 8004ccc:	4313      	orrs	r3, r2
 8004cce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	693a      	ldr	r2, [r7, #16]
 8004cd4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	685b      	ldr	r3, [r3, #4]
 8004cda:	f003 0303 	and.w	r3, r3, #3
 8004cde:	2b03      	cmp	r3, #3
 8004ce0:	d017      	beq.n	8004d12 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	68db      	ldr	r3, [r3, #12]
 8004ce6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004ce8:	697b      	ldr	r3, [r7, #20]
 8004cea:	005b      	lsls	r3, r3, #1
 8004cec:	2203      	movs	r2, #3
 8004cee:	fa02 f303 	lsl.w	r3, r2, r3
 8004cf2:	43db      	mvns	r3, r3
 8004cf4:	693a      	ldr	r2, [r7, #16]
 8004cf6:	4013      	ands	r3, r2
 8004cf8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	689a      	ldr	r2, [r3, #8]
 8004cfe:	697b      	ldr	r3, [r7, #20]
 8004d00:	005b      	lsls	r3, r3, #1
 8004d02:	fa02 f303 	lsl.w	r3, r2, r3
 8004d06:	693a      	ldr	r2, [r7, #16]
 8004d08:	4313      	orrs	r3, r2
 8004d0a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	693a      	ldr	r2, [r7, #16]
 8004d10:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	f003 0303 	and.w	r3, r3, #3
 8004d1a:	2b02      	cmp	r3, #2
 8004d1c:	d123      	bne.n	8004d66 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004d1e:	697b      	ldr	r3, [r7, #20]
 8004d20:	08da      	lsrs	r2, r3, #3
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	3208      	adds	r2, #8
 8004d26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d2a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004d2c:	697b      	ldr	r3, [r7, #20]
 8004d2e:	f003 0307 	and.w	r3, r3, #7
 8004d32:	009b      	lsls	r3, r3, #2
 8004d34:	220f      	movs	r2, #15
 8004d36:	fa02 f303 	lsl.w	r3, r2, r3
 8004d3a:	43db      	mvns	r3, r3
 8004d3c:	693a      	ldr	r2, [r7, #16]
 8004d3e:	4013      	ands	r3, r2
 8004d40:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	691a      	ldr	r2, [r3, #16]
 8004d46:	697b      	ldr	r3, [r7, #20]
 8004d48:	f003 0307 	and.w	r3, r3, #7
 8004d4c:	009b      	lsls	r3, r3, #2
 8004d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d52:	693a      	ldr	r2, [r7, #16]
 8004d54:	4313      	orrs	r3, r2
 8004d56:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004d58:	697b      	ldr	r3, [r7, #20]
 8004d5a:	08da      	lsrs	r2, r3, #3
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	3208      	adds	r2, #8
 8004d60:	6939      	ldr	r1, [r7, #16]
 8004d62:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004d6c:	697b      	ldr	r3, [r7, #20]
 8004d6e:	005b      	lsls	r3, r3, #1
 8004d70:	2203      	movs	r2, #3
 8004d72:	fa02 f303 	lsl.w	r3, r2, r3
 8004d76:	43db      	mvns	r3, r3
 8004d78:	693a      	ldr	r2, [r7, #16]
 8004d7a:	4013      	ands	r3, r2
 8004d7c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	685b      	ldr	r3, [r3, #4]
 8004d82:	f003 0203 	and.w	r2, r3, #3
 8004d86:	697b      	ldr	r3, [r7, #20]
 8004d88:	005b      	lsls	r3, r3, #1
 8004d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d8e:	693a      	ldr	r2, [r7, #16]
 8004d90:	4313      	orrs	r3, r2
 8004d92:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	693a      	ldr	r2, [r7, #16]
 8004d98:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	685b      	ldr	r3, [r3, #4]
 8004d9e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	f000 80b2 	beq.w	8004f0c <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004da8:	4b61      	ldr	r3, [pc, #388]	; (8004f30 <HAL_GPIO_Init+0x2fc>)
 8004daa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004dac:	4a60      	ldr	r2, [pc, #384]	; (8004f30 <HAL_GPIO_Init+0x2fc>)
 8004dae:	f043 0301 	orr.w	r3, r3, #1
 8004db2:	6613      	str	r3, [r2, #96]	; 0x60
 8004db4:	4b5e      	ldr	r3, [pc, #376]	; (8004f30 <HAL_GPIO_Init+0x2fc>)
 8004db6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004db8:	f003 0301 	and.w	r3, r3, #1
 8004dbc:	60bb      	str	r3, [r7, #8]
 8004dbe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004dc0:	4a5c      	ldr	r2, [pc, #368]	; (8004f34 <HAL_GPIO_Init+0x300>)
 8004dc2:	697b      	ldr	r3, [r7, #20]
 8004dc4:	089b      	lsrs	r3, r3, #2
 8004dc6:	3302      	adds	r3, #2
 8004dc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004dcc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004dce:	697b      	ldr	r3, [r7, #20]
 8004dd0:	f003 0303 	and.w	r3, r3, #3
 8004dd4:	009b      	lsls	r3, r3, #2
 8004dd6:	220f      	movs	r2, #15
 8004dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8004ddc:	43db      	mvns	r3, r3
 8004dde:	693a      	ldr	r2, [r7, #16]
 8004de0:	4013      	ands	r3, r2
 8004de2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004dea:	d02b      	beq.n	8004e44 <HAL_GPIO_Init+0x210>
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	4a52      	ldr	r2, [pc, #328]	; (8004f38 <HAL_GPIO_Init+0x304>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d025      	beq.n	8004e40 <HAL_GPIO_Init+0x20c>
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	4a51      	ldr	r2, [pc, #324]	; (8004f3c <HAL_GPIO_Init+0x308>)
 8004df8:	4293      	cmp	r3, r2
 8004dfa:	d01f      	beq.n	8004e3c <HAL_GPIO_Init+0x208>
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	4a50      	ldr	r2, [pc, #320]	; (8004f40 <HAL_GPIO_Init+0x30c>)
 8004e00:	4293      	cmp	r3, r2
 8004e02:	d019      	beq.n	8004e38 <HAL_GPIO_Init+0x204>
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	4a4f      	ldr	r2, [pc, #316]	; (8004f44 <HAL_GPIO_Init+0x310>)
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d013      	beq.n	8004e34 <HAL_GPIO_Init+0x200>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	4a4e      	ldr	r2, [pc, #312]	; (8004f48 <HAL_GPIO_Init+0x314>)
 8004e10:	4293      	cmp	r3, r2
 8004e12:	d00d      	beq.n	8004e30 <HAL_GPIO_Init+0x1fc>
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	4a4d      	ldr	r2, [pc, #308]	; (8004f4c <HAL_GPIO_Init+0x318>)
 8004e18:	4293      	cmp	r3, r2
 8004e1a:	d007      	beq.n	8004e2c <HAL_GPIO_Init+0x1f8>
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	4a4c      	ldr	r2, [pc, #304]	; (8004f50 <HAL_GPIO_Init+0x31c>)
 8004e20:	4293      	cmp	r3, r2
 8004e22:	d101      	bne.n	8004e28 <HAL_GPIO_Init+0x1f4>
 8004e24:	2307      	movs	r3, #7
 8004e26:	e00e      	b.n	8004e46 <HAL_GPIO_Init+0x212>
 8004e28:	2308      	movs	r3, #8
 8004e2a:	e00c      	b.n	8004e46 <HAL_GPIO_Init+0x212>
 8004e2c:	2306      	movs	r3, #6
 8004e2e:	e00a      	b.n	8004e46 <HAL_GPIO_Init+0x212>
 8004e30:	2305      	movs	r3, #5
 8004e32:	e008      	b.n	8004e46 <HAL_GPIO_Init+0x212>
 8004e34:	2304      	movs	r3, #4
 8004e36:	e006      	b.n	8004e46 <HAL_GPIO_Init+0x212>
 8004e38:	2303      	movs	r3, #3
 8004e3a:	e004      	b.n	8004e46 <HAL_GPIO_Init+0x212>
 8004e3c:	2302      	movs	r3, #2
 8004e3e:	e002      	b.n	8004e46 <HAL_GPIO_Init+0x212>
 8004e40:	2301      	movs	r3, #1
 8004e42:	e000      	b.n	8004e46 <HAL_GPIO_Init+0x212>
 8004e44:	2300      	movs	r3, #0
 8004e46:	697a      	ldr	r2, [r7, #20]
 8004e48:	f002 0203 	and.w	r2, r2, #3
 8004e4c:	0092      	lsls	r2, r2, #2
 8004e4e:	4093      	lsls	r3, r2
 8004e50:	693a      	ldr	r2, [r7, #16]
 8004e52:	4313      	orrs	r3, r2
 8004e54:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004e56:	4937      	ldr	r1, [pc, #220]	; (8004f34 <HAL_GPIO_Init+0x300>)
 8004e58:	697b      	ldr	r3, [r7, #20]
 8004e5a:	089b      	lsrs	r3, r3, #2
 8004e5c:	3302      	adds	r3, #2
 8004e5e:	693a      	ldr	r2, [r7, #16]
 8004e60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004e64:	4b3b      	ldr	r3, [pc, #236]	; (8004f54 <HAL_GPIO_Init+0x320>)
 8004e66:	689b      	ldr	r3, [r3, #8]
 8004e68:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	43db      	mvns	r3, r3
 8004e6e:	693a      	ldr	r2, [r7, #16]
 8004e70:	4013      	ands	r3, r2
 8004e72:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	685b      	ldr	r3, [r3, #4]
 8004e78:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d003      	beq.n	8004e88 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8004e80:	693a      	ldr	r2, [r7, #16]
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	4313      	orrs	r3, r2
 8004e86:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004e88:	4a32      	ldr	r2, [pc, #200]	; (8004f54 <HAL_GPIO_Init+0x320>)
 8004e8a:	693b      	ldr	r3, [r7, #16]
 8004e8c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004e8e:	4b31      	ldr	r3, [pc, #196]	; (8004f54 <HAL_GPIO_Init+0x320>)
 8004e90:	68db      	ldr	r3, [r3, #12]
 8004e92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	43db      	mvns	r3, r3
 8004e98:	693a      	ldr	r2, [r7, #16]
 8004e9a:	4013      	ands	r3, r2
 8004e9c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	685b      	ldr	r3, [r3, #4]
 8004ea2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d003      	beq.n	8004eb2 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8004eaa:	693a      	ldr	r2, [r7, #16]
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004eb2:	4a28      	ldr	r2, [pc, #160]	; (8004f54 <HAL_GPIO_Init+0x320>)
 8004eb4:	693b      	ldr	r3, [r7, #16]
 8004eb6:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004eb8:	4b26      	ldr	r3, [pc, #152]	; (8004f54 <HAL_GPIO_Init+0x320>)
 8004eba:	685b      	ldr	r3, [r3, #4]
 8004ebc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	43db      	mvns	r3, r3
 8004ec2:	693a      	ldr	r2, [r7, #16]
 8004ec4:	4013      	ands	r3, r2
 8004ec6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d003      	beq.n	8004edc <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8004ed4:	693a      	ldr	r2, [r7, #16]
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	4313      	orrs	r3, r2
 8004eda:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004edc:	4a1d      	ldr	r2, [pc, #116]	; (8004f54 <HAL_GPIO_Init+0x320>)
 8004ede:	693b      	ldr	r3, [r7, #16]
 8004ee0:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8004ee2:	4b1c      	ldr	r3, [pc, #112]	; (8004f54 <HAL_GPIO_Init+0x320>)
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	43db      	mvns	r3, r3
 8004eec:	693a      	ldr	r2, [r7, #16]
 8004eee:	4013      	ands	r3, r2
 8004ef0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	685b      	ldr	r3, [r3, #4]
 8004ef6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d003      	beq.n	8004f06 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8004efe:	693a      	ldr	r2, [r7, #16]
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	4313      	orrs	r3, r2
 8004f04:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004f06:	4a13      	ldr	r2, [pc, #76]	; (8004f54 <HAL_GPIO_Init+0x320>)
 8004f08:	693b      	ldr	r3, [r7, #16]
 8004f0a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004f0c:	697b      	ldr	r3, [r7, #20]
 8004f0e:	3301      	adds	r3, #1
 8004f10:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	681a      	ldr	r2, [r3, #0]
 8004f16:	697b      	ldr	r3, [r7, #20]
 8004f18:	fa22 f303 	lsr.w	r3, r2, r3
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	f47f ae91 	bne.w	8004c44 <HAL_GPIO_Init+0x10>
  }
}
 8004f22:	bf00      	nop
 8004f24:	bf00      	nop
 8004f26:	371c      	adds	r7, #28
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2e:	4770      	bx	lr
 8004f30:	40021000 	.word	0x40021000
 8004f34:	40010000 	.word	0x40010000
 8004f38:	48000400 	.word	0x48000400
 8004f3c:	48000800 	.word	0x48000800
 8004f40:	48000c00 	.word	0x48000c00
 8004f44:	48001000 	.word	0x48001000
 8004f48:	48001400 	.word	0x48001400
 8004f4c:	48001800 	.word	0x48001800
 8004f50:	48001c00 	.word	0x48001c00
 8004f54:	40010400 	.word	0x40010400

08004f58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b083      	sub	sp, #12
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
 8004f60:	460b      	mov	r3, r1
 8004f62:	807b      	strh	r3, [r7, #2]
 8004f64:	4613      	mov	r3, r2
 8004f66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004f68:	787b      	ldrb	r3, [r7, #1]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d003      	beq.n	8004f76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004f6e:	887a      	ldrh	r2, [r7, #2]
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004f74:	e002      	b.n	8004f7c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004f76:	887a      	ldrh	r2, [r7, #2]
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004f7c:	bf00      	nop
 8004f7e:	370c      	adds	r7, #12
 8004f80:	46bd      	mov	sp, r7
 8004f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f86:	4770      	bx	lr

08004f88 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004f88:	b480      	push	{r7}
 8004f8a:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004f8c:	4b0d      	ldr	r3, [pc, #52]	; (8004fc4 <HAL_PWREx_GetVoltageRange+0x3c>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004f94:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f98:	d102      	bne.n	8004fa0 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8004f9a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004f9e:	e00b      	b.n	8004fb8 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8004fa0:	4b08      	ldr	r3, [pc, #32]	; (8004fc4 <HAL_PWREx_GetVoltageRange+0x3c>)
 8004fa2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004fa6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004faa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004fae:	d102      	bne.n	8004fb6 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8004fb0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004fb4:	e000      	b.n	8004fb8 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8004fb6:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8004fb8:	4618      	mov	r0, r3
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc0:	4770      	bx	lr
 8004fc2:	bf00      	nop
 8004fc4:	40007000 	.word	0x40007000

08004fc8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004fc8:	b480      	push	{r7}
 8004fca:	b085      	sub	sp, #20
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d141      	bne.n	800505a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004fd6:	4b4b      	ldr	r3, [pc, #300]	; (8005104 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004fde:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004fe2:	d131      	bne.n	8005048 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004fe4:	4b47      	ldr	r3, [pc, #284]	; (8005104 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fe6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004fea:	4a46      	ldr	r2, [pc, #280]	; (8005104 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004ff0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004ff4:	4b43      	ldr	r3, [pc, #268]	; (8005104 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004ffc:	4a41      	ldr	r2, [pc, #260]	; (8005104 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ffe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005002:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8005004:	4b40      	ldr	r3, [pc, #256]	; (8005108 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	2232      	movs	r2, #50	; 0x32
 800500a:	fb02 f303 	mul.w	r3, r2, r3
 800500e:	4a3f      	ldr	r2, [pc, #252]	; (800510c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005010:	fba2 2303 	umull	r2, r3, r2, r3
 8005014:	0c9b      	lsrs	r3, r3, #18
 8005016:	3301      	adds	r3, #1
 8005018:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800501a:	e002      	b.n	8005022 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	3b01      	subs	r3, #1
 8005020:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005022:	4b38      	ldr	r3, [pc, #224]	; (8005104 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005024:	695b      	ldr	r3, [r3, #20]
 8005026:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800502a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800502e:	d102      	bne.n	8005036 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d1f2      	bne.n	800501c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005036:	4b33      	ldr	r3, [pc, #204]	; (8005104 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005038:	695b      	ldr	r3, [r3, #20]
 800503a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800503e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005042:	d158      	bne.n	80050f6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005044:	2303      	movs	r3, #3
 8005046:	e057      	b.n	80050f8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005048:	4b2e      	ldr	r3, [pc, #184]	; (8005104 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800504a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800504e:	4a2d      	ldr	r2, [pc, #180]	; (8005104 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005050:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005054:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8005058:	e04d      	b.n	80050f6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005060:	d141      	bne.n	80050e6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005062:	4b28      	ldr	r3, [pc, #160]	; (8005104 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800506a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800506e:	d131      	bne.n	80050d4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005070:	4b24      	ldr	r3, [pc, #144]	; (8005104 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005072:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005076:	4a23      	ldr	r2, [pc, #140]	; (8005104 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005078:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800507c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005080:	4b20      	ldr	r3, [pc, #128]	; (8005104 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005088:	4a1e      	ldr	r2, [pc, #120]	; (8005104 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800508a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800508e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8005090:	4b1d      	ldr	r3, [pc, #116]	; (8005108 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	2232      	movs	r2, #50	; 0x32
 8005096:	fb02 f303 	mul.w	r3, r2, r3
 800509a:	4a1c      	ldr	r2, [pc, #112]	; (800510c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800509c:	fba2 2303 	umull	r2, r3, r2, r3
 80050a0:	0c9b      	lsrs	r3, r3, #18
 80050a2:	3301      	adds	r3, #1
 80050a4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80050a6:	e002      	b.n	80050ae <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	3b01      	subs	r3, #1
 80050ac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80050ae:	4b15      	ldr	r3, [pc, #84]	; (8005104 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050b0:	695b      	ldr	r3, [r3, #20]
 80050b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80050b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80050ba:	d102      	bne.n	80050c2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d1f2      	bne.n	80050a8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80050c2:	4b10      	ldr	r3, [pc, #64]	; (8005104 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050c4:	695b      	ldr	r3, [r3, #20]
 80050c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80050ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80050ce:	d112      	bne.n	80050f6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80050d0:	2303      	movs	r3, #3
 80050d2:	e011      	b.n	80050f8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80050d4:	4b0b      	ldr	r3, [pc, #44]	; (8005104 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80050da:	4a0a      	ldr	r2, [pc, #40]	; (8005104 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050e0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80050e4:	e007      	b.n	80050f6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80050e6:	4b07      	ldr	r3, [pc, #28]	; (8005104 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80050ee:	4a05      	ldr	r2, [pc, #20]	; (8005104 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050f0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80050f4:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80050f6:	2300      	movs	r3, #0
}
 80050f8:	4618      	mov	r0, r3
 80050fa:	3714      	adds	r7, #20
 80050fc:	46bd      	mov	sp, r7
 80050fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005102:	4770      	bx	lr
 8005104:	40007000 	.word	0x40007000
 8005108:	20000000 	.word	0x20000000
 800510c:	431bde83 	.word	0x431bde83

08005110 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8005110:	b480      	push	{r7}
 8005112:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8005114:	4b05      	ldr	r3, [pc, #20]	; (800512c <HAL_PWREx_EnableVddIO2+0x1c>)
 8005116:	685b      	ldr	r3, [r3, #4]
 8005118:	4a04      	ldr	r2, [pc, #16]	; (800512c <HAL_PWREx_EnableVddIO2+0x1c>)
 800511a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800511e:	6053      	str	r3, [r2, #4]
}
 8005120:	bf00      	nop
 8005122:	46bd      	mov	sp, r7
 8005124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005128:	4770      	bx	lr
 800512a:	bf00      	nop
 800512c:	40007000 	.word	0x40007000

08005130 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b088      	sub	sp, #32
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2b00      	cmp	r3, #0
 800513c:	d102      	bne.n	8005144 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800513e:	2301      	movs	r3, #1
 8005140:	f000 bc08 	b.w	8005954 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005144:	4b96      	ldr	r3, [pc, #600]	; (80053a0 <HAL_RCC_OscConfig+0x270>)
 8005146:	689b      	ldr	r3, [r3, #8]
 8005148:	f003 030c 	and.w	r3, r3, #12
 800514c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800514e:	4b94      	ldr	r3, [pc, #592]	; (80053a0 <HAL_RCC_OscConfig+0x270>)
 8005150:	68db      	ldr	r3, [r3, #12]
 8005152:	f003 0303 	and.w	r3, r3, #3
 8005156:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f003 0310 	and.w	r3, r3, #16
 8005160:	2b00      	cmp	r3, #0
 8005162:	f000 80e4 	beq.w	800532e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005166:	69bb      	ldr	r3, [r7, #24]
 8005168:	2b00      	cmp	r3, #0
 800516a:	d007      	beq.n	800517c <HAL_RCC_OscConfig+0x4c>
 800516c:	69bb      	ldr	r3, [r7, #24]
 800516e:	2b0c      	cmp	r3, #12
 8005170:	f040 808b 	bne.w	800528a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005174:	697b      	ldr	r3, [r7, #20]
 8005176:	2b01      	cmp	r3, #1
 8005178:	f040 8087 	bne.w	800528a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800517c:	4b88      	ldr	r3, [pc, #544]	; (80053a0 <HAL_RCC_OscConfig+0x270>)
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f003 0302 	and.w	r3, r3, #2
 8005184:	2b00      	cmp	r3, #0
 8005186:	d005      	beq.n	8005194 <HAL_RCC_OscConfig+0x64>
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	699b      	ldr	r3, [r3, #24]
 800518c:	2b00      	cmp	r3, #0
 800518e:	d101      	bne.n	8005194 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8005190:	2301      	movs	r3, #1
 8005192:	e3df      	b.n	8005954 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	6a1a      	ldr	r2, [r3, #32]
 8005198:	4b81      	ldr	r3, [pc, #516]	; (80053a0 <HAL_RCC_OscConfig+0x270>)
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f003 0308 	and.w	r3, r3, #8
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d004      	beq.n	80051ae <HAL_RCC_OscConfig+0x7e>
 80051a4:	4b7e      	ldr	r3, [pc, #504]	; (80053a0 <HAL_RCC_OscConfig+0x270>)
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80051ac:	e005      	b.n	80051ba <HAL_RCC_OscConfig+0x8a>
 80051ae:	4b7c      	ldr	r3, [pc, #496]	; (80053a0 <HAL_RCC_OscConfig+0x270>)
 80051b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80051b4:	091b      	lsrs	r3, r3, #4
 80051b6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d223      	bcs.n	8005206 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6a1b      	ldr	r3, [r3, #32]
 80051c2:	4618      	mov	r0, r3
 80051c4:	f000 fdcc 	bl	8005d60 <RCC_SetFlashLatencyFromMSIRange>
 80051c8:	4603      	mov	r3, r0
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d001      	beq.n	80051d2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80051ce:	2301      	movs	r3, #1
 80051d0:	e3c0      	b.n	8005954 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80051d2:	4b73      	ldr	r3, [pc, #460]	; (80053a0 <HAL_RCC_OscConfig+0x270>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	4a72      	ldr	r2, [pc, #456]	; (80053a0 <HAL_RCC_OscConfig+0x270>)
 80051d8:	f043 0308 	orr.w	r3, r3, #8
 80051dc:	6013      	str	r3, [r2, #0]
 80051de:	4b70      	ldr	r3, [pc, #448]	; (80053a0 <HAL_RCC_OscConfig+0x270>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6a1b      	ldr	r3, [r3, #32]
 80051ea:	496d      	ldr	r1, [pc, #436]	; (80053a0 <HAL_RCC_OscConfig+0x270>)
 80051ec:	4313      	orrs	r3, r2
 80051ee:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80051f0:	4b6b      	ldr	r3, [pc, #428]	; (80053a0 <HAL_RCC_OscConfig+0x270>)
 80051f2:	685b      	ldr	r3, [r3, #4]
 80051f4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	69db      	ldr	r3, [r3, #28]
 80051fc:	021b      	lsls	r3, r3, #8
 80051fe:	4968      	ldr	r1, [pc, #416]	; (80053a0 <HAL_RCC_OscConfig+0x270>)
 8005200:	4313      	orrs	r3, r2
 8005202:	604b      	str	r3, [r1, #4]
 8005204:	e025      	b.n	8005252 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005206:	4b66      	ldr	r3, [pc, #408]	; (80053a0 <HAL_RCC_OscConfig+0x270>)
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	4a65      	ldr	r2, [pc, #404]	; (80053a0 <HAL_RCC_OscConfig+0x270>)
 800520c:	f043 0308 	orr.w	r3, r3, #8
 8005210:	6013      	str	r3, [r2, #0]
 8005212:	4b63      	ldr	r3, [pc, #396]	; (80053a0 <HAL_RCC_OscConfig+0x270>)
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6a1b      	ldr	r3, [r3, #32]
 800521e:	4960      	ldr	r1, [pc, #384]	; (80053a0 <HAL_RCC_OscConfig+0x270>)
 8005220:	4313      	orrs	r3, r2
 8005222:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005224:	4b5e      	ldr	r3, [pc, #376]	; (80053a0 <HAL_RCC_OscConfig+0x270>)
 8005226:	685b      	ldr	r3, [r3, #4]
 8005228:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	69db      	ldr	r3, [r3, #28]
 8005230:	021b      	lsls	r3, r3, #8
 8005232:	495b      	ldr	r1, [pc, #364]	; (80053a0 <HAL_RCC_OscConfig+0x270>)
 8005234:	4313      	orrs	r3, r2
 8005236:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005238:	69bb      	ldr	r3, [r7, #24]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d109      	bne.n	8005252 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6a1b      	ldr	r3, [r3, #32]
 8005242:	4618      	mov	r0, r3
 8005244:	f000 fd8c 	bl	8005d60 <RCC_SetFlashLatencyFromMSIRange>
 8005248:	4603      	mov	r3, r0
 800524a:	2b00      	cmp	r3, #0
 800524c:	d001      	beq.n	8005252 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800524e:	2301      	movs	r3, #1
 8005250:	e380      	b.n	8005954 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005252:	f000 fcc1 	bl	8005bd8 <HAL_RCC_GetSysClockFreq>
 8005256:	4602      	mov	r2, r0
 8005258:	4b51      	ldr	r3, [pc, #324]	; (80053a0 <HAL_RCC_OscConfig+0x270>)
 800525a:	689b      	ldr	r3, [r3, #8]
 800525c:	091b      	lsrs	r3, r3, #4
 800525e:	f003 030f 	and.w	r3, r3, #15
 8005262:	4950      	ldr	r1, [pc, #320]	; (80053a4 <HAL_RCC_OscConfig+0x274>)
 8005264:	5ccb      	ldrb	r3, [r1, r3]
 8005266:	f003 031f 	and.w	r3, r3, #31
 800526a:	fa22 f303 	lsr.w	r3, r2, r3
 800526e:	4a4e      	ldr	r2, [pc, #312]	; (80053a8 <HAL_RCC_OscConfig+0x278>)
 8005270:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005272:	4b4e      	ldr	r3, [pc, #312]	; (80053ac <HAL_RCC_OscConfig+0x27c>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	4618      	mov	r0, r3
 8005278:	f7fd fe9c 	bl	8002fb4 <HAL_InitTick>
 800527c:	4603      	mov	r3, r0
 800527e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005280:	7bfb      	ldrb	r3, [r7, #15]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d052      	beq.n	800532c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8005286:	7bfb      	ldrb	r3, [r7, #15]
 8005288:	e364      	b.n	8005954 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	699b      	ldr	r3, [r3, #24]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d032      	beq.n	80052f8 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005292:	4b43      	ldr	r3, [pc, #268]	; (80053a0 <HAL_RCC_OscConfig+0x270>)
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	4a42      	ldr	r2, [pc, #264]	; (80053a0 <HAL_RCC_OscConfig+0x270>)
 8005298:	f043 0301 	orr.w	r3, r3, #1
 800529c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800529e:	f7fd fed9 	bl	8003054 <HAL_GetTick>
 80052a2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80052a4:	e008      	b.n	80052b8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80052a6:	f7fd fed5 	bl	8003054 <HAL_GetTick>
 80052aa:	4602      	mov	r2, r0
 80052ac:	693b      	ldr	r3, [r7, #16]
 80052ae:	1ad3      	subs	r3, r2, r3
 80052b0:	2b02      	cmp	r3, #2
 80052b2:	d901      	bls.n	80052b8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80052b4:	2303      	movs	r3, #3
 80052b6:	e34d      	b.n	8005954 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80052b8:	4b39      	ldr	r3, [pc, #228]	; (80053a0 <HAL_RCC_OscConfig+0x270>)
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f003 0302 	and.w	r3, r3, #2
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d0f0      	beq.n	80052a6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80052c4:	4b36      	ldr	r3, [pc, #216]	; (80053a0 <HAL_RCC_OscConfig+0x270>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	4a35      	ldr	r2, [pc, #212]	; (80053a0 <HAL_RCC_OscConfig+0x270>)
 80052ca:	f043 0308 	orr.w	r3, r3, #8
 80052ce:	6013      	str	r3, [r2, #0]
 80052d0:	4b33      	ldr	r3, [pc, #204]	; (80053a0 <HAL_RCC_OscConfig+0x270>)
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	6a1b      	ldr	r3, [r3, #32]
 80052dc:	4930      	ldr	r1, [pc, #192]	; (80053a0 <HAL_RCC_OscConfig+0x270>)
 80052de:	4313      	orrs	r3, r2
 80052e0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80052e2:	4b2f      	ldr	r3, [pc, #188]	; (80053a0 <HAL_RCC_OscConfig+0x270>)
 80052e4:	685b      	ldr	r3, [r3, #4]
 80052e6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	69db      	ldr	r3, [r3, #28]
 80052ee:	021b      	lsls	r3, r3, #8
 80052f0:	492b      	ldr	r1, [pc, #172]	; (80053a0 <HAL_RCC_OscConfig+0x270>)
 80052f2:	4313      	orrs	r3, r2
 80052f4:	604b      	str	r3, [r1, #4]
 80052f6:	e01a      	b.n	800532e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80052f8:	4b29      	ldr	r3, [pc, #164]	; (80053a0 <HAL_RCC_OscConfig+0x270>)
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	4a28      	ldr	r2, [pc, #160]	; (80053a0 <HAL_RCC_OscConfig+0x270>)
 80052fe:	f023 0301 	bic.w	r3, r3, #1
 8005302:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005304:	f7fd fea6 	bl	8003054 <HAL_GetTick>
 8005308:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800530a:	e008      	b.n	800531e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800530c:	f7fd fea2 	bl	8003054 <HAL_GetTick>
 8005310:	4602      	mov	r2, r0
 8005312:	693b      	ldr	r3, [r7, #16]
 8005314:	1ad3      	subs	r3, r2, r3
 8005316:	2b02      	cmp	r3, #2
 8005318:	d901      	bls.n	800531e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800531a:	2303      	movs	r3, #3
 800531c:	e31a      	b.n	8005954 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800531e:	4b20      	ldr	r3, [pc, #128]	; (80053a0 <HAL_RCC_OscConfig+0x270>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f003 0302 	and.w	r3, r3, #2
 8005326:	2b00      	cmp	r3, #0
 8005328:	d1f0      	bne.n	800530c <HAL_RCC_OscConfig+0x1dc>
 800532a:	e000      	b.n	800532e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800532c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f003 0301 	and.w	r3, r3, #1
 8005336:	2b00      	cmp	r3, #0
 8005338:	d073      	beq.n	8005422 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800533a:	69bb      	ldr	r3, [r7, #24]
 800533c:	2b08      	cmp	r3, #8
 800533e:	d005      	beq.n	800534c <HAL_RCC_OscConfig+0x21c>
 8005340:	69bb      	ldr	r3, [r7, #24]
 8005342:	2b0c      	cmp	r3, #12
 8005344:	d10e      	bne.n	8005364 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005346:	697b      	ldr	r3, [r7, #20]
 8005348:	2b03      	cmp	r3, #3
 800534a:	d10b      	bne.n	8005364 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800534c:	4b14      	ldr	r3, [pc, #80]	; (80053a0 <HAL_RCC_OscConfig+0x270>)
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005354:	2b00      	cmp	r3, #0
 8005356:	d063      	beq.n	8005420 <HAL_RCC_OscConfig+0x2f0>
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	685b      	ldr	r3, [r3, #4]
 800535c:	2b00      	cmp	r3, #0
 800535e:	d15f      	bne.n	8005420 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005360:	2301      	movs	r3, #1
 8005362:	e2f7      	b.n	8005954 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	685b      	ldr	r3, [r3, #4]
 8005368:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800536c:	d106      	bne.n	800537c <HAL_RCC_OscConfig+0x24c>
 800536e:	4b0c      	ldr	r3, [pc, #48]	; (80053a0 <HAL_RCC_OscConfig+0x270>)
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	4a0b      	ldr	r2, [pc, #44]	; (80053a0 <HAL_RCC_OscConfig+0x270>)
 8005374:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005378:	6013      	str	r3, [r2, #0]
 800537a:	e025      	b.n	80053c8 <HAL_RCC_OscConfig+0x298>
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	685b      	ldr	r3, [r3, #4]
 8005380:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005384:	d114      	bne.n	80053b0 <HAL_RCC_OscConfig+0x280>
 8005386:	4b06      	ldr	r3, [pc, #24]	; (80053a0 <HAL_RCC_OscConfig+0x270>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	4a05      	ldr	r2, [pc, #20]	; (80053a0 <HAL_RCC_OscConfig+0x270>)
 800538c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005390:	6013      	str	r3, [r2, #0]
 8005392:	4b03      	ldr	r3, [pc, #12]	; (80053a0 <HAL_RCC_OscConfig+0x270>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	4a02      	ldr	r2, [pc, #8]	; (80053a0 <HAL_RCC_OscConfig+0x270>)
 8005398:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800539c:	6013      	str	r3, [r2, #0]
 800539e:	e013      	b.n	80053c8 <HAL_RCC_OscConfig+0x298>
 80053a0:	40021000 	.word	0x40021000
 80053a4:	0800c1a4 	.word	0x0800c1a4
 80053a8:	20000000 	.word	0x20000000
 80053ac:	20000004 	.word	0x20000004
 80053b0:	4ba0      	ldr	r3, [pc, #640]	; (8005634 <HAL_RCC_OscConfig+0x504>)
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	4a9f      	ldr	r2, [pc, #636]	; (8005634 <HAL_RCC_OscConfig+0x504>)
 80053b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80053ba:	6013      	str	r3, [r2, #0]
 80053bc:	4b9d      	ldr	r3, [pc, #628]	; (8005634 <HAL_RCC_OscConfig+0x504>)
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	4a9c      	ldr	r2, [pc, #624]	; (8005634 <HAL_RCC_OscConfig+0x504>)
 80053c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80053c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	685b      	ldr	r3, [r3, #4]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d013      	beq.n	80053f8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053d0:	f7fd fe40 	bl	8003054 <HAL_GetTick>
 80053d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80053d6:	e008      	b.n	80053ea <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80053d8:	f7fd fe3c 	bl	8003054 <HAL_GetTick>
 80053dc:	4602      	mov	r2, r0
 80053de:	693b      	ldr	r3, [r7, #16]
 80053e0:	1ad3      	subs	r3, r2, r3
 80053e2:	2b64      	cmp	r3, #100	; 0x64
 80053e4:	d901      	bls.n	80053ea <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80053e6:	2303      	movs	r3, #3
 80053e8:	e2b4      	b.n	8005954 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80053ea:	4b92      	ldr	r3, [pc, #584]	; (8005634 <HAL_RCC_OscConfig+0x504>)
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d0f0      	beq.n	80053d8 <HAL_RCC_OscConfig+0x2a8>
 80053f6:	e014      	b.n	8005422 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053f8:	f7fd fe2c 	bl	8003054 <HAL_GetTick>
 80053fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80053fe:	e008      	b.n	8005412 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005400:	f7fd fe28 	bl	8003054 <HAL_GetTick>
 8005404:	4602      	mov	r2, r0
 8005406:	693b      	ldr	r3, [r7, #16]
 8005408:	1ad3      	subs	r3, r2, r3
 800540a:	2b64      	cmp	r3, #100	; 0x64
 800540c:	d901      	bls.n	8005412 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800540e:	2303      	movs	r3, #3
 8005410:	e2a0      	b.n	8005954 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005412:	4b88      	ldr	r3, [pc, #544]	; (8005634 <HAL_RCC_OscConfig+0x504>)
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800541a:	2b00      	cmp	r3, #0
 800541c:	d1f0      	bne.n	8005400 <HAL_RCC_OscConfig+0x2d0>
 800541e:	e000      	b.n	8005422 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005420:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f003 0302 	and.w	r3, r3, #2
 800542a:	2b00      	cmp	r3, #0
 800542c:	d060      	beq.n	80054f0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800542e:	69bb      	ldr	r3, [r7, #24]
 8005430:	2b04      	cmp	r3, #4
 8005432:	d005      	beq.n	8005440 <HAL_RCC_OscConfig+0x310>
 8005434:	69bb      	ldr	r3, [r7, #24]
 8005436:	2b0c      	cmp	r3, #12
 8005438:	d119      	bne.n	800546e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800543a:	697b      	ldr	r3, [r7, #20]
 800543c:	2b02      	cmp	r3, #2
 800543e:	d116      	bne.n	800546e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005440:	4b7c      	ldr	r3, [pc, #496]	; (8005634 <HAL_RCC_OscConfig+0x504>)
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005448:	2b00      	cmp	r3, #0
 800544a:	d005      	beq.n	8005458 <HAL_RCC_OscConfig+0x328>
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	68db      	ldr	r3, [r3, #12]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d101      	bne.n	8005458 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005454:	2301      	movs	r3, #1
 8005456:	e27d      	b.n	8005954 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005458:	4b76      	ldr	r3, [pc, #472]	; (8005634 <HAL_RCC_OscConfig+0x504>)
 800545a:	685b      	ldr	r3, [r3, #4]
 800545c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	691b      	ldr	r3, [r3, #16]
 8005464:	061b      	lsls	r3, r3, #24
 8005466:	4973      	ldr	r1, [pc, #460]	; (8005634 <HAL_RCC_OscConfig+0x504>)
 8005468:	4313      	orrs	r3, r2
 800546a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800546c:	e040      	b.n	80054f0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	68db      	ldr	r3, [r3, #12]
 8005472:	2b00      	cmp	r3, #0
 8005474:	d023      	beq.n	80054be <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005476:	4b6f      	ldr	r3, [pc, #444]	; (8005634 <HAL_RCC_OscConfig+0x504>)
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	4a6e      	ldr	r2, [pc, #440]	; (8005634 <HAL_RCC_OscConfig+0x504>)
 800547c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005480:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005482:	f7fd fde7 	bl	8003054 <HAL_GetTick>
 8005486:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005488:	e008      	b.n	800549c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800548a:	f7fd fde3 	bl	8003054 <HAL_GetTick>
 800548e:	4602      	mov	r2, r0
 8005490:	693b      	ldr	r3, [r7, #16]
 8005492:	1ad3      	subs	r3, r2, r3
 8005494:	2b02      	cmp	r3, #2
 8005496:	d901      	bls.n	800549c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005498:	2303      	movs	r3, #3
 800549a:	e25b      	b.n	8005954 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800549c:	4b65      	ldr	r3, [pc, #404]	; (8005634 <HAL_RCC_OscConfig+0x504>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d0f0      	beq.n	800548a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80054a8:	4b62      	ldr	r3, [pc, #392]	; (8005634 <HAL_RCC_OscConfig+0x504>)
 80054aa:	685b      	ldr	r3, [r3, #4]
 80054ac:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	691b      	ldr	r3, [r3, #16]
 80054b4:	061b      	lsls	r3, r3, #24
 80054b6:	495f      	ldr	r1, [pc, #380]	; (8005634 <HAL_RCC_OscConfig+0x504>)
 80054b8:	4313      	orrs	r3, r2
 80054ba:	604b      	str	r3, [r1, #4]
 80054bc:	e018      	b.n	80054f0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80054be:	4b5d      	ldr	r3, [pc, #372]	; (8005634 <HAL_RCC_OscConfig+0x504>)
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	4a5c      	ldr	r2, [pc, #368]	; (8005634 <HAL_RCC_OscConfig+0x504>)
 80054c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80054c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054ca:	f7fd fdc3 	bl	8003054 <HAL_GetTick>
 80054ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80054d0:	e008      	b.n	80054e4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80054d2:	f7fd fdbf 	bl	8003054 <HAL_GetTick>
 80054d6:	4602      	mov	r2, r0
 80054d8:	693b      	ldr	r3, [r7, #16]
 80054da:	1ad3      	subs	r3, r2, r3
 80054dc:	2b02      	cmp	r3, #2
 80054de:	d901      	bls.n	80054e4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80054e0:	2303      	movs	r3, #3
 80054e2:	e237      	b.n	8005954 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80054e4:	4b53      	ldr	r3, [pc, #332]	; (8005634 <HAL_RCC_OscConfig+0x504>)
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d1f0      	bne.n	80054d2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f003 0308 	and.w	r3, r3, #8
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d03c      	beq.n	8005576 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	695b      	ldr	r3, [r3, #20]
 8005500:	2b00      	cmp	r3, #0
 8005502:	d01c      	beq.n	800553e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005504:	4b4b      	ldr	r3, [pc, #300]	; (8005634 <HAL_RCC_OscConfig+0x504>)
 8005506:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800550a:	4a4a      	ldr	r2, [pc, #296]	; (8005634 <HAL_RCC_OscConfig+0x504>)
 800550c:	f043 0301 	orr.w	r3, r3, #1
 8005510:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005514:	f7fd fd9e 	bl	8003054 <HAL_GetTick>
 8005518:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800551a:	e008      	b.n	800552e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800551c:	f7fd fd9a 	bl	8003054 <HAL_GetTick>
 8005520:	4602      	mov	r2, r0
 8005522:	693b      	ldr	r3, [r7, #16]
 8005524:	1ad3      	subs	r3, r2, r3
 8005526:	2b02      	cmp	r3, #2
 8005528:	d901      	bls.n	800552e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800552a:	2303      	movs	r3, #3
 800552c:	e212      	b.n	8005954 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800552e:	4b41      	ldr	r3, [pc, #260]	; (8005634 <HAL_RCC_OscConfig+0x504>)
 8005530:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005534:	f003 0302 	and.w	r3, r3, #2
 8005538:	2b00      	cmp	r3, #0
 800553a:	d0ef      	beq.n	800551c <HAL_RCC_OscConfig+0x3ec>
 800553c:	e01b      	b.n	8005576 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800553e:	4b3d      	ldr	r3, [pc, #244]	; (8005634 <HAL_RCC_OscConfig+0x504>)
 8005540:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005544:	4a3b      	ldr	r2, [pc, #236]	; (8005634 <HAL_RCC_OscConfig+0x504>)
 8005546:	f023 0301 	bic.w	r3, r3, #1
 800554a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800554e:	f7fd fd81 	bl	8003054 <HAL_GetTick>
 8005552:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005554:	e008      	b.n	8005568 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005556:	f7fd fd7d 	bl	8003054 <HAL_GetTick>
 800555a:	4602      	mov	r2, r0
 800555c:	693b      	ldr	r3, [r7, #16]
 800555e:	1ad3      	subs	r3, r2, r3
 8005560:	2b02      	cmp	r3, #2
 8005562:	d901      	bls.n	8005568 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005564:	2303      	movs	r3, #3
 8005566:	e1f5      	b.n	8005954 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005568:	4b32      	ldr	r3, [pc, #200]	; (8005634 <HAL_RCC_OscConfig+0x504>)
 800556a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800556e:	f003 0302 	and.w	r3, r3, #2
 8005572:	2b00      	cmp	r3, #0
 8005574:	d1ef      	bne.n	8005556 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f003 0304 	and.w	r3, r3, #4
 800557e:	2b00      	cmp	r3, #0
 8005580:	f000 80a6 	beq.w	80056d0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005584:	2300      	movs	r3, #0
 8005586:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005588:	4b2a      	ldr	r3, [pc, #168]	; (8005634 <HAL_RCC_OscConfig+0x504>)
 800558a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800558c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005590:	2b00      	cmp	r3, #0
 8005592:	d10d      	bne.n	80055b0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005594:	4b27      	ldr	r3, [pc, #156]	; (8005634 <HAL_RCC_OscConfig+0x504>)
 8005596:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005598:	4a26      	ldr	r2, [pc, #152]	; (8005634 <HAL_RCC_OscConfig+0x504>)
 800559a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800559e:	6593      	str	r3, [r2, #88]	; 0x58
 80055a0:	4b24      	ldr	r3, [pc, #144]	; (8005634 <HAL_RCC_OscConfig+0x504>)
 80055a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80055a8:	60bb      	str	r3, [r7, #8]
 80055aa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80055ac:	2301      	movs	r3, #1
 80055ae:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80055b0:	4b21      	ldr	r3, [pc, #132]	; (8005638 <HAL_RCC_OscConfig+0x508>)
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d118      	bne.n	80055ee <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80055bc:	4b1e      	ldr	r3, [pc, #120]	; (8005638 <HAL_RCC_OscConfig+0x508>)
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	4a1d      	ldr	r2, [pc, #116]	; (8005638 <HAL_RCC_OscConfig+0x508>)
 80055c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80055c6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80055c8:	f7fd fd44 	bl	8003054 <HAL_GetTick>
 80055cc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80055ce:	e008      	b.n	80055e2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80055d0:	f7fd fd40 	bl	8003054 <HAL_GetTick>
 80055d4:	4602      	mov	r2, r0
 80055d6:	693b      	ldr	r3, [r7, #16]
 80055d8:	1ad3      	subs	r3, r2, r3
 80055da:	2b02      	cmp	r3, #2
 80055dc:	d901      	bls.n	80055e2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80055de:	2303      	movs	r3, #3
 80055e0:	e1b8      	b.n	8005954 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80055e2:	4b15      	ldr	r3, [pc, #84]	; (8005638 <HAL_RCC_OscConfig+0x508>)
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d0f0      	beq.n	80055d0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	689b      	ldr	r3, [r3, #8]
 80055f2:	2b01      	cmp	r3, #1
 80055f4:	d108      	bne.n	8005608 <HAL_RCC_OscConfig+0x4d8>
 80055f6:	4b0f      	ldr	r3, [pc, #60]	; (8005634 <HAL_RCC_OscConfig+0x504>)
 80055f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055fc:	4a0d      	ldr	r2, [pc, #52]	; (8005634 <HAL_RCC_OscConfig+0x504>)
 80055fe:	f043 0301 	orr.w	r3, r3, #1
 8005602:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005606:	e029      	b.n	800565c <HAL_RCC_OscConfig+0x52c>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	689b      	ldr	r3, [r3, #8]
 800560c:	2b05      	cmp	r3, #5
 800560e:	d115      	bne.n	800563c <HAL_RCC_OscConfig+0x50c>
 8005610:	4b08      	ldr	r3, [pc, #32]	; (8005634 <HAL_RCC_OscConfig+0x504>)
 8005612:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005616:	4a07      	ldr	r2, [pc, #28]	; (8005634 <HAL_RCC_OscConfig+0x504>)
 8005618:	f043 0304 	orr.w	r3, r3, #4
 800561c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005620:	4b04      	ldr	r3, [pc, #16]	; (8005634 <HAL_RCC_OscConfig+0x504>)
 8005622:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005626:	4a03      	ldr	r2, [pc, #12]	; (8005634 <HAL_RCC_OscConfig+0x504>)
 8005628:	f043 0301 	orr.w	r3, r3, #1
 800562c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005630:	e014      	b.n	800565c <HAL_RCC_OscConfig+0x52c>
 8005632:	bf00      	nop
 8005634:	40021000 	.word	0x40021000
 8005638:	40007000 	.word	0x40007000
 800563c:	4b9d      	ldr	r3, [pc, #628]	; (80058b4 <HAL_RCC_OscConfig+0x784>)
 800563e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005642:	4a9c      	ldr	r2, [pc, #624]	; (80058b4 <HAL_RCC_OscConfig+0x784>)
 8005644:	f023 0301 	bic.w	r3, r3, #1
 8005648:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800564c:	4b99      	ldr	r3, [pc, #612]	; (80058b4 <HAL_RCC_OscConfig+0x784>)
 800564e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005652:	4a98      	ldr	r2, [pc, #608]	; (80058b4 <HAL_RCC_OscConfig+0x784>)
 8005654:	f023 0304 	bic.w	r3, r3, #4
 8005658:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	689b      	ldr	r3, [r3, #8]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d016      	beq.n	8005692 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005664:	f7fd fcf6 	bl	8003054 <HAL_GetTick>
 8005668:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800566a:	e00a      	b.n	8005682 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800566c:	f7fd fcf2 	bl	8003054 <HAL_GetTick>
 8005670:	4602      	mov	r2, r0
 8005672:	693b      	ldr	r3, [r7, #16]
 8005674:	1ad3      	subs	r3, r2, r3
 8005676:	f241 3288 	movw	r2, #5000	; 0x1388
 800567a:	4293      	cmp	r3, r2
 800567c:	d901      	bls.n	8005682 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800567e:	2303      	movs	r3, #3
 8005680:	e168      	b.n	8005954 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005682:	4b8c      	ldr	r3, [pc, #560]	; (80058b4 <HAL_RCC_OscConfig+0x784>)
 8005684:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005688:	f003 0302 	and.w	r3, r3, #2
 800568c:	2b00      	cmp	r3, #0
 800568e:	d0ed      	beq.n	800566c <HAL_RCC_OscConfig+0x53c>
 8005690:	e015      	b.n	80056be <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005692:	f7fd fcdf 	bl	8003054 <HAL_GetTick>
 8005696:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005698:	e00a      	b.n	80056b0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800569a:	f7fd fcdb 	bl	8003054 <HAL_GetTick>
 800569e:	4602      	mov	r2, r0
 80056a0:	693b      	ldr	r3, [r7, #16]
 80056a2:	1ad3      	subs	r3, r2, r3
 80056a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80056a8:	4293      	cmp	r3, r2
 80056aa:	d901      	bls.n	80056b0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80056ac:	2303      	movs	r3, #3
 80056ae:	e151      	b.n	8005954 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80056b0:	4b80      	ldr	r3, [pc, #512]	; (80058b4 <HAL_RCC_OscConfig+0x784>)
 80056b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056b6:	f003 0302 	and.w	r3, r3, #2
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d1ed      	bne.n	800569a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80056be:	7ffb      	ldrb	r3, [r7, #31]
 80056c0:	2b01      	cmp	r3, #1
 80056c2:	d105      	bne.n	80056d0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80056c4:	4b7b      	ldr	r3, [pc, #492]	; (80058b4 <HAL_RCC_OscConfig+0x784>)
 80056c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056c8:	4a7a      	ldr	r2, [pc, #488]	; (80058b4 <HAL_RCC_OscConfig+0x784>)
 80056ca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80056ce:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f003 0320 	and.w	r3, r3, #32
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d03c      	beq.n	8005756 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d01c      	beq.n	800571e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80056e4:	4b73      	ldr	r3, [pc, #460]	; (80058b4 <HAL_RCC_OscConfig+0x784>)
 80056e6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80056ea:	4a72      	ldr	r2, [pc, #456]	; (80058b4 <HAL_RCC_OscConfig+0x784>)
 80056ec:	f043 0301 	orr.w	r3, r3, #1
 80056f0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056f4:	f7fd fcae 	bl	8003054 <HAL_GetTick>
 80056f8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80056fa:	e008      	b.n	800570e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80056fc:	f7fd fcaa 	bl	8003054 <HAL_GetTick>
 8005700:	4602      	mov	r2, r0
 8005702:	693b      	ldr	r3, [r7, #16]
 8005704:	1ad3      	subs	r3, r2, r3
 8005706:	2b02      	cmp	r3, #2
 8005708:	d901      	bls.n	800570e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800570a:	2303      	movs	r3, #3
 800570c:	e122      	b.n	8005954 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800570e:	4b69      	ldr	r3, [pc, #420]	; (80058b4 <HAL_RCC_OscConfig+0x784>)
 8005710:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005714:	f003 0302 	and.w	r3, r3, #2
 8005718:	2b00      	cmp	r3, #0
 800571a:	d0ef      	beq.n	80056fc <HAL_RCC_OscConfig+0x5cc>
 800571c:	e01b      	b.n	8005756 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800571e:	4b65      	ldr	r3, [pc, #404]	; (80058b4 <HAL_RCC_OscConfig+0x784>)
 8005720:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005724:	4a63      	ldr	r2, [pc, #396]	; (80058b4 <HAL_RCC_OscConfig+0x784>)
 8005726:	f023 0301 	bic.w	r3, r3, #1
 800572a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800572e:	f7fd fc91 	bl	8003054 <HAL_GetTick>
 8005732:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005734:	e008      	b.n	8005748 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005736:	f7fd fc8d 	bl	8003054 <HAL_GetTick>
 800573a:	4602      	mov	r2, r0
 800573c:	693b      	ldr	r3, [r7, #16]
 800573e:	1ad3      	subs	r3, r2, r3
 8005740:	2b02      	cmp	r3, #2
 8005742:	d901      	bls.n	8005748 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8005744:	2303      	movs	r3, #3
 8005746:	e105      	b.n	8005954 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005748:	4b5a      	ldr	r3, [pc, #360]	; (80058b4 <HAL_RCC_OscConfig+0x784>)
 800574a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800574e:	f003 0302 	and.w	r3, r3, #2
 8005752:	2b00      	cmp	r3, #0
 8005754:	d1ef      	bne.n	8005736 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800575a:	2b00      	cmp	r3, #0
 800575c:	f000 80f9 	beq.w	8005952 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005764:	2b02      	cmp	r3, #2
 8005766:	f040 80cf 	bne.w	8005908 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800576a:	4b52      	ldr	r3, [pc, #328]	; (80058b4 <HAL_RCC_OscConfig+0x784>)
 800576c:	68db      	ldr	r3, [r3, #12]
 800576e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005770:	697b      	ldr	r3, [r7, #20]
 8005772:	f003 0203 	and.w	r2, r3, #3
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800577a:	429a      	cmp	r2, r3
 800577c:	d12c      	bne.n	80057d8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800577e:	697b      	ldr	r3, [r7, #20]
 8005780:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005788:	3b01      	subs	r3, #1
 800578a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800578c:	429a      	cmp	r2, r3
 800578e:	d123      	bne.n	80057d8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005790:	697b      	ldr	r3, [r7, #20]
 8005792:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800579a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800579c:	429a      	cmp	r2, r3
 800579e:	d11b      	bne.n	80057d8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80057a0:	697b      	ldr	r3, [r7, #20]
 80057a2:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057aa:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80057ac:	429a      	cmp	r2, r3
 80057ae:	d113      	bne.n	80057d8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80057b0:	697b      	ldr	r3, [r7, #20]
 80057b2:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057ba:	085b      	lsrs	r3, r3, #1
 80057bc:	3b01      	subs	r3, #1
 80057be:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80057c0:	429a      	cmp	r2, r3
 80057c2:	d109      	bne.n	80057d8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80057c4:	697b      	ldr	r3, [r7, #20]
 80057c6:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057ce:	085b      	lsrs	r3, r3, #1
 80057d0:	3b01      	subs	r3, #1
 80057d2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80057d4:	429a      	cmp	r2, r3
 80057d6:	d071      	beq.n	80058bc <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80057d8:	69bb      	ldr	r3, [r7, #24]
 80057da:	2b0c      	cmp	r3, #12
 80057dc:	d068      	beq.n	80058b0 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80057de:	4b35      	ldr	r3, [pc, #212]	; (80058b4 <HAL_RCC_OscConfig+0x784>)
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d105      	bne.n	80057f6 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80057ea:	4b32      	ldr	r3, [pc, #200]	; (80058b4 <HAL_RCC_OscConfig+0x784>)
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d001      	beq.n	80057fa <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80057f6:	2301      	movs	r3, #1
 80057f8:	e0ac      	b.n	8005954 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80057fa:	4b2e      	ldr	r3, [pc, #184]	; (80058b4 <HAL_RCC_OscConfig+0x784>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	4a2d      	ldr	r2, [pc, #180]	; (80058b4 <HAL_RCC_OscConfig+0x784>)
 8005800:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005804:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005806:	f7fd fc25 	bl	8003054 <HAL_GetTick>
 800580a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800580c:	e008      	b.n	8005820 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800580e:	f7fd fc21 	bl	8003054 <HAL_GetTick>
 8005812:	4602      	mov	r2, r0
 8005814:	693b      	ldr	r3, [r7, #16]
 8005816:	1ad3      	subs	r3, r2, r3
 8005818:	2b02      	cmp	r3, #2
 800581a:	d901      	bls.n	8005820 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 800581c:	2303      	movs	r3, #3
 800581e:	e099      	b.n	8005954 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005820:	4b24      	ldr	r3, [pc, #144]	; (80058b4 <HAL_RCC_OscConfig+0x784>)
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005828:	2b00      	cmp	r3, #0
 800582a:	d1f0      	bne.n	800580e <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800582c:	4b21      	ldr	r3, [pc, #132]	; (80058b4 <HAL_RCC_OscConfig+0x784>)
 800582e:	68da      	ldr	r2, [r3, #12]
 8005830:	4b21      	ldr	r3, [pc, #132]	; (80058b8 <HAL_RCC_OscConfig+0x788>)
 8005832:	4013      	ands	r3, r2
 8005834:	687a      	ldr	r2, [r7, #4]
 8005836:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005838:	687a      	ldr	r2, [r7, #4]
 800583a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800583c:	3a01      	subs	r2, #1
 800583e:	0112      	lsls	r2, r2, #4
 8005840:	4311      	orrs	r1, r2
 8005842:	687a      	ldr	r2, [r7, #4]
 8005844:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005846:	0212      	lsls	r2, r2, #8
 8005848:	4311      	orrs	r1, r2
 800584a:	687a      	ldr	r2, [r7, #4]
 800584c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800584e:	0852      	lsrs	r2, r2, #1
 8005850:	3a01      	subs	r2, #1
 8005852:	0552      	lsls	r2, r2, #21
 8005854:	4311      	orrs	r1, r2
 8005856:	687a      	ldr	r2, [r7, #4]
 8005858:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800585a:	0852      	lsrs	r2, r2, #1
 800585c:	3a01      	subs	r2, #1
 800585e:	0652      	lsls	r2, r2, #25
 8005860:	4311      	orrs	r1, r2
 8005862:	687a      	ldr	r2, [r7, #4]
 8005864:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005866:	06d2      	lsls	r2, r2, #27
 8005868:	430a      	orrs	r2, r1
 800586a:	4912      	ldr	r1, [pc, #72]	; (80058b4 <HAL_RCC_OscConfig+0x784>)
 800586c:	4313      	orrs	r3, r2
 800586e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005870:	4b10      	ldr	r3, [pc, #64]	; (80058b4 <HAL_RCC_OscConfig+0x784>)
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	4a0f      	ldr	r2, [pc, #60]	; (80058b4 <HAL_RCC_OscConfig+0x784>)
 8005876:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800587a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800587c:	4b0d      	ldr	r3, [pc, #52]	; (80058b4 <HAL_RCC_OscConfig+0x784>)
 800587e:	68db      	ldr	r3, [r3, #12]
 8005880:	4a0c      	ldr	r2, [pc, #48]	; (80058b4 <HAL_RCC_OscConfig+0x784>)
 8005882:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005886:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005888:	f7fd fbe4 	bl	8003054 <HAL_GetTick>
 800588c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800588e:	e008      	b.n	80058a2 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005890:	f7fd fbe0 	bl	8003054 <HAL_GetTick>
 8005894:	4602      	mov	r2, r0
 8005896:	693b      	ldr	r3, [r7, #16]
 8005898:	1ad3      	subs	r3, r2, r3
 800589a:	2b02      	cmp	r3, #2
 800589c:	d901      	bls.n	80058a2 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800589e:	2303      	movs	r3, #3
 80058a0:	e058      	b.n	8005954 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80058a2:	4b04      	ldr	r3, [pc, #16]	; (80058b4 <HAL_RCC_OscConfig+0x784>)
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d0f0      	beq.n	8005890 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80058ae:	e050      	b.n	8005952 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80058b0:	2301      	movs	r3, #1
 80058b2:	e04f      	b.n	8005954 <HAL_RCC_OscConfig+0x824>
 80058b4:	40021000 	.word	0x40021000
 80058b8:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80058bc:	4b27      	ldr	r3, [pc, #156]	; (800595c <HAL_RCC_OscConfig+0x82c>)
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d144      	bne.n	8005952 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80058c8:	4b24      	ldr	r3, [pc, #144]	; (800595c <HAL_RCC_OscConfig+0x82c>)
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	4a23      	ldr	r2, [pc, #140]	; (800595c <HAL_RCC_OscConfig+0x82c>)
 80058ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80058d2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80058d4:	4b21      	ldr	r3, [pc, #132]	; (800595c <HAL_RCC_OscConfig+0x82c>)
 80058d6:	68db      	ldr	r3, [r3, #12]
 80058d8:	4a20      	ldr	r2, [pc, #128]	; (800595c <HAL_RCC_OscConfig+0x82c>)
 80058da:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80058de:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80058e0:	f7fd fbb8 	bl	8003054 <HAL_GetTick>
 80058e4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80058e6:	e008      	b.n	80058fa <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80058e8:	f7fd fbb4 	bl	8003054 <HAL_GetTick>
 80058ec:	4602      	mov	r2, r0
 80058ee:	693b      	ldr	r3, [r7, #16]
 80058f0:	1ad3      	subs	r3, r2, r3
 80058f2:	2b02      	cmp	r3, #2
 80058f4:	d901      	bls.n	80058fa <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80058f6:	2303      	movs	r3, #3
 80058f8:	e02c      	b.n	8005954 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80058fa:	4b18      	ldr	r3, [pc, #96]	; (800595c <HAL_RCC_OscConfig+0x82c>)
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005902:	2b00      	cmp	r3, #0
 8005904:	d0f0      	beq.n	80058e8 <HAL_RCC_OscConfig+0x7b8>
 8005906:	e024      	b.n	8005952 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005908:	69bb      	ldr	r3, [r7, #24]
 800590a:	2b0c      	cmp	r3, #12
 800590c:	d01f      	beq.n	800594e <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800590e:	4b13      	ldr	r3, [pc, #76]	; (800595c <HAL_RCC_OscConfig+0x82c>)
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	4a12      	ldr	r2, [pc, #72]	; (800595c <HAL_RCC_OscConfig+0x82c>)
 8005914:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005918:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800591a:	f7fd fb9b 	bl	8003054 <HAL_GetTick>
 800591e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005920:	e008      	b.n	8005934 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005922:	f7fd fb97 	bl	8003054 <HAL_GetTick>
 8005926:	4602      	mov	r2, r0
 8005928:	693b      	ldr	r3, [r7, #16]
 800592a:	1ad3      	subs	r3, r2, r3
 800592c:	2b02      	cmp	r3, #2
 800592e:	d901      	bls.n	8005934 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8005930:	2303      	movs	r3, #3
 8005932:	e00f      	b.n	8005954 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005934:	4b09      	ldr	r3, [pc, #36]	; (800595c <HAL_RCC_OscConfig+0x82c>)
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800593c:	2b00      	cmp	r3, #0
 800593e:	d1f0      	bne.n	8005922 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005940:	4b06      	ldr	r3, [pc, #24]	; (800595c <HAL_RCC_OscConfig+0x82c>)
 8005942:	68da      	ldr	r2, [r3, #12]
 8005944:	4905      	ldr	r1, [pc, #20]	; (800595c <HAL_RCC_OscConfig+0x82c>)
 8005946:	4b06      	ldr	r3, [pc, #24]	; (8005960 <HAL_RCC_OscConfig+0x830>)
 8005948:	4013      	ands	r3, r2
 800594a:	60cb      	str	r3, [r1, #12]
 800594c:	e001      	b.n	8005952 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800594e:	2301      	movs	r3, #1
 8005950:	e000      	b.n	8005954 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8005952:	2300      	movs	r3, #0
}
 8005954:	4618      	mov	r0, r3
 8005956:	3720      	adds	r7, #32
 8005958:	46bd      	mov	sp, r7
 800595a:	bd80      	pop	{r7, pc}
 800595c:	40021000 	.word	0x40021000
 8005960:	feeefffc 	.word	0xfeeefffc

08005964 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b086      	sub	sp, #24
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
 800596c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800596e:	2300      	movs	r3, #0
 8005970:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	2b00      	cmp	r3, #0
 8005976:	d101      	bne.n	800597c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005978:	2301      	movs	r3, #1
 800597a:	e11d      	b.n	8005bb8 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800597c:	4b90      	ldr	r3, [pc, #576]	; (8005bc0 <HAL_RCC_ClockConfig+0x25c>)
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f003 030f 	and.w	r3, r3, #15
 8005984:	683a      	ldr	r2, [r7, #0]
 8005986:	429a      	cmp	r2, r3
 8005988:	d910      	bls.n	80059ac <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800598a:	4b8d      	ldr	r3, [pc, #564]	; (8005bc0 <HAL_RCC_ClockConfig+0x25c>)
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f023 020f 	bic.w	r2, r3, #15
 8005992:	498b      	ldr	r1, [pc, #556]	; (8005bc0 <HAL_RCC_ClockConfig+0x25c>)
 8005994:	683b      	ldr	r3, [r7, #0]
 8005996:	4313      	orrs	r3, r2
 8005998:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800599a:	4b89      	ldr	r3, [pc, #548]	; (8005bc0 <HAL_RCC_ClockConfig+0x25c>)
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f003 030f 	and.w	r3, r3, #15
 80059a2:	683a      	ldr	r2, [r7, #0]
 80059a4:	429a      	cmp	r2, r3
 80059a6:	d001      	beq.n	80059ac <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80059a8:	2301      	movs	r3, #1
 80059aa:	e105      	b.n	8005bb8 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f003 0302 	and.w	r3, r3, #2
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d010      	beq.n	80059da <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	689a      	ldr	r2, [r3, #8]
 80059bc:	4b81      	ldr	r3, [pc, #516]	; (8005bc4 <HAL_RCC_ClockConfig+0x260>)
 80059be:	689b      	ldr	r3, [r3, #8]
 80059c0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80059c4:	429a      	cmp	r2, r3
 80059c6:	d908      	bls.n	80059da <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80059c8:	4b7e      	ldr	r3, [pc, #504]	; (8005bc4 <HAL_RCC_ClockConfig+0x260>)
 80059ca:	689b      	ldr	r3, [r3, #8]
 80059cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	689b      	ldr	r3, [r3, #8]
 80059d4:	497b      	ldr	r1, [pc, #492]	; (8005bc4 <HAL_RCC_ClockConfig+0x260>)
 80059d6:	4313      	orrs	r3, r2
 80059d8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f003 0301 	and.w	r3, r3, #1
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d079      	beq.n	8005ada <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	685b      	ldr	r3, [r3, #4]
 80059ea:	2b03      	cmp	r3, #3
 80059ec:	d11e      	bne.n	8005a2c <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80059ee:	4b75      	ldr	r3, [pc, #468]	; (8005bc4 <HAL_RCC_ClockConfig+0x260>)
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d101      	bne.n	80059fe <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 80059fa:	2301      	movs	r3, #1
 80059fc:	e0dc      	b.n	8005bb8 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80059fe:	f000 fa09 	bl	8005e14 <RCC_GetSysClockFreqFromPLLSource>
 8005a02:	4603      	mov	r3, r0
 8005a04:	4a70      	ldr	r2, [pc, #448]	; (8005bc8 <HAL_RCC_ClockConfig+0x264>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d946      	bls.n	8005a98 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005a0a:	4b6e      	ldr	r3, [pc, #440]	; (8005bc4 <HAL_RCC_ClockConfig+0x260>)
 8005a0c:	689b      	ldr	r3, [r3, #8]
 8005a0e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d140      	bne.n	8005a98 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005a16:	4b6b      	ldr	r3, [pc, #428]	; (8005bc4 <HAL_RCC_ClockConfig+0x260>)
 8005a18:	689b      	ldr	r3, [r3, #8]
 8005a1a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005a1e:	4a69      	ldr	r2, [pc, #420]	; (8005bc4 <HAL_RCC_ClockConfig+0x260>)
 8005a20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005a24:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005a26:	2380      	movs	r3, #128	; 0x80
 8005a28:	617b      	str	r3, [r7, #20]
 8005a2a:	e035      	b.n	8005a98 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	685b      	ldr	r3, [r3, #4]
 8005a30:	2b02      	cmp	r3, #2
 8005a32:	d107      	bne.n	8005a44 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005a34:	4b63      	ldr	r3, [pc, #396]	; (8005bc4 <HAL_RCC_ClockConfig+0x260>)
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d115      	bne.n	8005a6c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005a40:	2301      	movs	r3, #1
 8005a42:	e0b9      	b.n	8005bb8 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	685b      	ldr	r3, [r3, #4]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d107      	bne.n	8005a5c <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005a4c:	4b5d      	ldr	r3, [pc, #372]	; (8005bc4 <HAL_RCC_ClockConfig+0x260>)
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f003 0302 	and.w	r3, r3, #2
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d109      	bne.n	8005a6c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005a58:	2301      	movs	r3, #1
 8005a5a:	e0ad      	b.n	8005bb8 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005a5c:	4b59      	ldr	r3, [pc, #356]	; (8005bc4 <HAL_RCC_ClockConfig+0x260>)
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d101      	bne.n	8005a6c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005a68:	2301      	movs	r3, #1
 8005a6a:	e0a5      	b.n	8005bb8 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8005a6c:	f000 f8b4 	bl	8005bd8 <HAL_RCC_GetSysClockFreq>
 8005a70:	4603      	mov	r3, r0
 8005a72:	4a55      	ldr	r2, [pc, #340]	; (8005bc8 <HAL_RCC_ClockConfig+0x264>)
 8005a74:	4293      	cmp	r3, r2
 8005a76:	d90f      	bls.n	8005a98 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005a78:	4b52      	ldr	r3, [pc, #328]	; (8005bc4 <HAL_RCC_ClockConfig+0x260>)
 8005a7a:	689b      	ldr	r3, [r3, #8]
 8005a7c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d109      	bne.n	8005a98 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005a84:	4b4f      	ldr	r3, [pc, #316]	; (8005bc4 <HAL_RCC_ClockConfig+0x260>)
 8005a86:	689b      	ldr	r3, [r3, #8]
 8005a88:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005a8c:	4a4d      	ldr	r2, [pc, #308]	; (8005bc4 <HAL_RCC_ClockConfig+0x260>)
 8005a8e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005a92:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005a94:	2380      	movs	r3, #128	; 0x80
 8005a96:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005a98:	4b4a      	ldr	r3, [pc, #296]	; (8005bc4 <HAL_RCC_ClockConfig+0x260>)
 8005a9a:	689b      	ldr	r3, [r3, #8]
 8005a9c:	f023 0203 	bic.w	r2, r3, #3
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	685b      	ldr	r3, [r3, #4]
 8005aa4:	4947      	ldr	r1, [pc, #284]	; (8005bc4 <HAL_RCC_ClockConfig+0x260>)
 8005aa6:	4313      	orrs	r3, r2
 8005aa8:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005aaa:	f7fd fad3 	bl	8003054 <HAL_GetTick>
 8005aae:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ab0:	e00a      	b.n	8005ac8 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ab2:	f7fd facf 	bl	8003054 <HAL_GetTick>
 8005ab6:	4602      	mov	r2, r0
 8005ab8:	693b      	ldr	r3, [r7, #16]
 8005aba:	1ad3      	subs	r3, r2, r3
 8005abc:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d901      	bls.n	8005ac8 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8005ac4:	2303      	movs	r3, #3
 8005ac6:	e077      	b.n	8005bb8 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ac8:	4b3e      	ldr	r3, [pc, #248]	; (8005bc4 <HAL_RCC_ClockConfig+0x260>)
 8005aca:	689b      	ldr	r3, [r3, #8]
 8005acc:	f003 020c 	and.w	r2, r3, #12
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	685b      	ldr	r3, [r3, #4]
 8005ad4:	009b      	lsls	r3, r3, #2
 8005ad6:	429a      	cmp	r2, r3
 8005ad8:	d1eb      	bne.n	8005ab2 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8005ada:	697b      	ldr	r3, [r7, #20]
 8005adc:	2b80      	cmp	r3, #128	; 0x80
 8005ade:	d105      	bne.n	8005aec <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005ae0:	4b38      	ldr	r3, [pc, #224]	; (8005bc4 <HAL_RCC_ClockConfig+0x260>)
 8005ae2:	689b      	ldr	r3, [r3, #8]
 8005ae4:	4a37      	ldr	r2, [pc, #220]	; (8005bc4 <HAL_RCC_ClockConfig+0x260>)
 8005ae6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005aea:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f003 0302 	and.w	r3, r3, #2
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d010      	beq.n	8005b1a <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	689a      	ldr	r2, [r3, #8]
 8005afc:	4b31      	ldr	r3, [pc, #196]	; (8005bc4 <HAL_RCC_ClockConfig+0x260>)
 8005afe:	689b      	ldr	r3, [r3, #8]
 8005b00:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005b04:	429a      	cmp	r2, r3
 8005b06:	d208      	bcs.n	8005b1a <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005b08:	4b2e      	ldr	r3, [pc, #184]	; (8005bc4 <HAL_RCC_ClockConfig+0x260>)
 8005b0a:	689b      	ldr	r3, [r3, #8]
 8005b0c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	689b      	ldr	r3, [r3, #8]
 8005b14:	492b      	ldr	r1, [pc, #172]	; (8005bc4 <HAL_RCC_ClockConfig+0x260>)
 8005b16:	4313      	orrs	r3, r2
 8005b18:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005b1a:	4b29      	ldr	r3, [pc, #164]	; (8005bc0 <HAL_RCC_ClockConfig+0x25c>)
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f003 030f 	and.w	r3, r3, #15
 8005b22:	683a      	ldr	r2, [r7, #0]
 8005b24:	429a      	cmp	r2, r3
 8005b26:	d210      	bcs.n	8005b4a <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b28:	4b25      	ldr	r3, [pc, #148]	; (8005bc0 <HAL_RCC_ClockConfig+0x25c>)
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f023 020f 	bic.w	r2, r3, #15
 8005b30:	4923      	ldr	r1, [pc, #140]	; (8005bc0 <HAL_RCC_ClockConfig+0x25c>)
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	4313      	orrs	r3, r2
 8005b36:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b38:	4b21      	ldr	r3, [pc, #132]	; (8005bc0 <HAL_RCC_ClockConfig+0x25c>)
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f003 030f 	and.w	r3, r3, #15
 8005b40:	683a      	ldr	r2, [r7, #0]
 8005b42:	429a      	cmp	r2, r3
 8005b44:	d001      	beq.n	8005b4a <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8005b46:	2301      	movs	r3, #1
 8005b48:	e036      	b.n	8005bb8 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f003 0304 	and.w	r3, r3, #4
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d008      	beq.n	8005b68 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005b56:	4b1b      	ldr	r3, [pc, #108]	; (8005bc4 <HAL_RCC_ClockConfig+0x260>)
 8005b58:	689b      	ldr	r3, [r3, #8]
 8005b5a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	68db      	ldr	r3, [r3, #12]
 8005b62:	4918      	ldr	r1, [pc, #96]	; (8005bc4 <HAL_RCC_ClockConfig+0x260>)
 8005b64:	4313      	orrs	r3, r2
 8005b66:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f003 0308 	and.w	r3, r3, #8
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d009      	beq.n	8005b88 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005b74:	4b13      	ldr	r3, [pc, #76]	; (8005bc4 <HAL_RCC_ClockConfig+0x260>)
 8005b76:	689b      	ldr	r3, [r3, #8]
 8005b78:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	691b      	ldr	r3, [r3, #16]
 8005b80:	00db      	lsls	r3, r3, #3
 8005b82:	4910      	ldr	r1, [pc, #64]	; (8005bc4 <HAL_RCC_ClockConfig+0x260>)
 8005b84:	4313      	orrs	r3, r2
 8005b86:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005b88:	f000 f826 	bl	8005bd8 <HAL_RCC_GetSysClockFreq>
 8005b8c:	4602      	mov	r2, r0
 8005b8e:	4b0d      	ldr	r3, [pc, #52]	; (8005bc4 <HAL_RCC_ClockConfig+0x260>)
 8005b90:	689b      	ldr	r3, [r3, #8]
 8005b92:	091b      	lsrs	r3, r3, #4
 8005b94:	f003 030f 	and.w	r3, r3, #15
 8005b98:	490c      	ldr	r1, [pc, #48]	; (8005bcc <HAL_RCC_ClockConfig+0x268>)
 8005b9a:	5ccb      	ldrb	r3, [r1, r3]
 8005b9c:	f003 031f 	and.w	r3, r3, #31
 8005ba0:	fa22 f303 	lsr.w	r3, r2, r3
 8005ba4:	4a0a      	ldr	r2, [pc, #40]	; (8005bd0 <HAL_RCC_ClockConfig+0x26c>)
 8005ba6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005ba8:	4b0a      	ldr	r3, [pc, #40]	; (8005bd4 <HAL_RCC_ClockConfig+0x270>)
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	4618      	mov	r0, r3
 8005bae:	f7fd fa01 	bl	8002fb4 <HAL_InitTick>
 8005bb2:	4603      	mov	r3, r0
 8005bb4:	73fb      	strb	r3, [r7, #15]

  return status;
 8005bb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bb8:	4618      	mov	r0, r3
 8005bba:	3718      	adds	r7, #24
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	bd80      	pop	{r7, pc}
 8005bc0:	40022000 	.word	0x40022000
 8005bc4:	40021000 	.word	0x40021000
 8005bc8:	04c4b400 	.word	0x04c4b400
 8005bcc:	0800c1a4 	.word	0x0800c1a4
 8005bd0:	20000000 	.word	0x20000000
 8005bd4:	20000004 	.word	0x20000004

08005bd8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005bd8:	b480      	push	{r7}
 8005bda:	b089      	sub	sp, #36	; 0x24
 8005bdc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005bde:	2300      	movs	r3, #0
 8005be0:	61fb      	str	r3, [r7, #28]
 8005be2:	2300      	movs	r3, #0
 8005be4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005be6:	4b3e      	ldr	r3, [pc, #248]	; (8005ce0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005be8:	689b      	ldr	r3, [r3, #8]
 8005bea:	f003 030c 	and.w	r3, r3, #12
 8005bee:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005bf0:	4b3b      	ldr	r3, [pc, #236]	; (8005ce0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005bf2:	68db      	ldr	r3, [r3, #12]
 8005bf4:	f003 0303 	and.w	r3, r3, #3
 8005bf8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005bfa:	693b      	ldr	r3, [r7, #16]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d005      	beq.n	8005c0c <HAL_RCC_GetSysClockFreq+0x34>
 8005c00:	693b      	ldr	r3, [r7, #16]
 8005c02:	2b0c      	cmp	r3, #12
 8005c04:	d121      	bne.n	8005c4a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	2b01      	cmp	r3, #1
 8005c0a:	d11e      	bne.n	8005c4a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005c0c:	4b34      	ldr	r3, [pc, #208]	; (8005ce0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f003 0308 	and.w	r3, r3, #8
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d107      	bne.n	8005c28 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005c18:	4b31      	ldr	r3, [pc, #196]	; (8005ce0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005c1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005c1e:	0a1b      	lsrs	r3, r3, #8
 8005c20:	f003 030f 	and.w	r3, r3, #15
 8005c24:	61fb      	str	r3, [r7, #28]
 8005c26:	e005      	b.n	8005c34 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005c28:	4b2d      	ldr	r3, [pc, #180]	; (8005ce0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	091b      	lsrs	r3, r3, #4
 8005c2e:	f003 030f 	and.w	r3, r3, #15
 8005c32:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005c34:	4a2b      	ldr	r2, [pc, #172]	; (8005ce4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005c36:	69fb      	ldr	r3, [r7, #28]
 8005c38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c3c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005c3e:	693b      	ldr	r3, [r7, #16]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d10d      	bne.n	8005c60 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005c44:	69fb      	ldr	r3, [r7, #28]
 8005c46:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005c48:	e00a      	b.n	8005c60 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005c4a:	693b      	ldr	r3, [r7, #16]
 8005c4c:	2b04      	cmp	r3, #4
 8005c4e:	d102      	bne.n	8005c56 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005c50:	4b25      	ldr	r3, [pc, #148]	; (8005ce8 <HAL_RCC_GetSysClockFreq+0x110>)
 8005c52:	61bb      	str	r3, [r7, #24]
 8005c54:	e004      	b.n	8005c60 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005c56:	693b      	ldr	r3, [r7, #16]
 8005c58:	2b08      	cmp	r3, #8
 8005c5a:	d101      	bne.n	8005c60 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005c5c:	4b23      	ldr	r3, [pc, #140]	; (8005cec <HAL_RCC_GetSysClockFreq+0x114>)
 8005c5e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005c60:	693b      	ldr	r3, [r7, #16]
 8005c62:	2b0c      	cmp	r3, #12
 8005c64:	d134      	bne.n	8005cd0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005c66:	4b1e      	ldr	r3, [pc, #120]	; (8005ce0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005c68:	68db      	ldr	r3, [r3, #12]
 8005c6a:	f003 0303 	and.w	r3, r3, #3
 8005c6e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005c70:	68bb      	ldr	r3, [r7, #8]
 8005c72:	2b02      	cmp	r3, #2
 8005c74:	d003      	beq.n	8005c7e <HAL_RCC_GetSysClockFreq+0xa6>
 8005c76:	68bb      	ldr	r3, [r7, #8]
 8005c78:	2b03      	cmp	r3, #3
 8005c7a:	d003      	beq.n	8005c84 <HAL_RCC_GetSysClockFreq+0xac>
 8005c7c:	e005      	b.n	8005c8a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005c7e:	4b1a      	ldr	r3, [pc, #104]	; (8005ce8 <HAL_RCC_GetSysClockFreq+0x110>)
 8005c80:	617b      	str	r3, [r7, #20]
      break;
 8005c82:	e005      	b.n	8005c90 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005c84:	4b19      	ldr	r3, [pc, #100]	; (8005cec <HAL_RCC_GetSysClockFreq+0x114>)
 8005c86:	617b      	str	r3, [r7, #20]
      break;
 8005c88:	e002      	b.n	8005c90 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005c8a:	69fb      	ldr	r3, [r7, #28]
 8005c8c:	617b      	str	r3, [r7, #20]
      break;
 8005c8e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005c90:	4b13      	ldr	r3, [pc, #76]	; (8005ce0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005c92:	68db      	ldr	r3, [r3, #12]
 8005c94:	091b      	lsrs	r3, r3, #4
 8005c96:	f003 030f 	and.w	r3, r3, #15
 8005c9a:	3301      	adds	r3, #1
 8005c9c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005c9e:	4b10      	ldr	r3, [pc, #64]	; (8005ce0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005ca0:	68db      	ldr	r3, [r3, #12]
 8005ca2:	0a1b      	lsrs	r3, r3, #8
 8005ca4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005ca8:	697a      	ldr	r2, [r7, #20]
 8005caa:	fb03 f202 	mul.w	r2, r3, r2
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cb4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005cb6:	4b0a      	ldr	r3, [pc, #40]	; (8005ce0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005cb8:	68db      	ldr	r3, [r3, #12]
 8005cba:	0e5b      	lsrs	r3, r3, #25
 8005cbc:	f003 0303 	and.w	r3, r3, #3
 8005cc0:	3301      	adds	r3, #1
 8005cc2:	005b      	lsls	r3, r3, #1
 8005cc4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005cc6:	697a      	ldr	r2, [r7, #20]
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cce:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005cd0:	69bb      	ldr	r3, [r7, #24]
}
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	3724      	adds	r7, #36	; 0x24
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cdc:	4770      	bx	lr
 8005cde:	bf00      	nop
 8005ce0:	40021000 	.word	0x40021000
 8005ce4:	0800c1bc 	.word	0x0800c1bc
 8005ce8:	00f42400 	.word	0x00f42400
 8005cec:	007a1200 	.word	0x007a1200

08005cf0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005cf4:	4b03      	ldr	r3, [pc, #12]	; (8005d04 <HAL_RCC_GetHCLKFreq+0x14>)
 8005cf6:	681b      	ldr	r3, [r3, #0]
}
 8005cf8:	4618      	mov	r0, r3
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d00:	4770      	bx	lr
 8005d02:	bf00      	nop
 8005d04:	20000000 	.word	0x20000000

08005d08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005d0c:	f7ff fff0 	bl	8005cf0 <HAL_RCC_GetHCLKFreq>
 8005d10:	4602      	mov	r2, r0
 8005d12:	4b06      	ldr	r3, [pc, #24]	; (8005d2c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005d14:	689b      	ldr	r3, [r3, #8]
 8005d16:	0a1b      	lsrs	r3, r3, #8
 8005d18:	f003 0307 	and.w	r3, r3, #7
 8005d1c:	4904      	ldr	r1, [pc, #16]	; (8005d30 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005d1e:	5ccb      	ldrb	r3, [r1, r3]
 8005d20:	f003 031f 	and.w	r3, r3, #31
 8005d24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005d28:	4618      	mov	r0, r3
 8005d2a:	bd80      	pop	{r7, pc}
 8005d2c:	40021000 	.word	0x40021000
 8005d30:	0800c1b4 	.word	0x0800c1b4

08005d34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005d38:	f7ff ffda 	bl	8005cf0 <HAL_RCC_GetHCLKFreq>
 8005d3c:	4602      	mov	r2, r0
 8005d3e:	4b06      	ldr	r3, [pc, #24]	; (8005d58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005d40:	689b      	ldr	r3, [r3, #8]
 8005d42:	0adb      	lsrs	r3, r3, #11
 8005d44:	f003 0307 	and.w	r3, r3, #7
 8005d48:	4904      	ldr	r1, [pc, #16]	; (8005d5c <HAL_RCC_GetPCLK2Freq+0x28>)
 8005d4a:	5ccb      	ldrb	r3, [r1, r3]
 8005d4c:	f003 031f 	and.w	r3, r3, #31
 8005d50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005d54:	4618      	mov	r0, r3
 8005d56:	bd80      	pop	{r7, pc}
 8005d58:	40021000 	.word	0x40021000
 8005d5c:	0800c1b4 	.word	0x0800c1b4

08005d60 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b086      	sub	sp, #24
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005d68:	2300      	movs	r3, #0
 8005d6a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005d6c:	4b27      	ldr	r3, [pc, #156]	; (8005e0c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005d6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d003      	beq.n	8005d80 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005d78:	f7ff f906 	bl	8004f88 <HAL_PWREx_GetVoltageRange>
 8005d7c:	6178      	str	r0, [r7, #20]
 8005d7e:	e014      	b.n	8005daa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005d80:	4b22      	ldr	r3, [pc, #136]	; (8005e0c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005d82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d84:	4a21      	ldr	r2, [pc, #132]	; (8005e0c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005d86:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d8a:	6593      	str	r3, [r2, #88]	; 0x58
 8005d8c:	4b1f      	ldr	r3, [pc, #124]	; (8005e0c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005d8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d94:	60fb      	str	r3, [r7, #12]
 8005d96:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005d98:	f7ff f8f6 	bl	8004f88 <HAL_PWREx_GetVoltageRange>
 8005d9c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005d9e:	4b1b      	ldr	r3, [pc, #108]	; (8005e0c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005da0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005da2:	4a1a      	ldr	r2, [pc, #104]	; (8005e0c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005da4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005da8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005daa:	697b      	ldr	r3, [r7, #20]
 8005dac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005db0:	d10b      	bne.n	8005dca <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2b80      	cmp	r3, #128	; 0x80
 8005db6:	d913      	bls.n	8005de0 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2ba0      	cmp	r3, #160	; 0xa0
 8005dbc:	d902      	bls.n	8005dc4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005dbe:	2302      	movs	r3, #2
 8005dc0:	613b      	str	r3, [r7, #16]
 8005dc2:	e00d      	b.n	8005de0 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005dc4:	2301      	movs	r3, #1
 8005dc6:	613b      	str	r3, [r7, #16]
 8005dc8:	e00a      	b.n	8005de0 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2b7f      	cmp	r3, #127	; 0x7f
 8005dce:	d902      	bls.n	8005dd6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8005dd0:	2302      	movs	r3, #2
 8005dd2:	613b      	str	r3, [r7, #16]
 8005dd4:	e004      	b.n	8005de0 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2b70      	cmp	r3, #112	; 0x70
 8005dda:	d101      	bne.n	8005de0 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005ddc:	2301      	movs	r3, #1
 8005dde:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005de0:	4b0b      	ldr	r3, [pc, #44]	; (8005e10 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f023 020f 	bic.w	r2, r3, #15
 8005de8:	4909      	ldr	r1, [pc, #36]	; (8005e10 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005dea:	693b      	ldr	r3, [r7, #16]
 8005dec:	4313      	orrs	r3, r2
 8005dee:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005df0:	4b07      	ldr	r3, [pc, #28]	; (8005e10 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f003 030f 	and.w	r3, r3, #15
 8005df8:	693a      	ldr	r2, [r7, #16]
 8005dfa:	429a      	cmp	r2, r3
 8005dfc:	d001      	beq.n	8005e02 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8005dfe:	2301      	movs	r3, #1
 8005e00:	e000      	b.n	8005e04 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8005e02:	2300      	movs	r3, #0
}
 8005e04:	4618      	mov	r0, r3
 8005e06:	3718      	adds	r7, #24
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	bd80      	pop	{r7, pc}
 8005e0c:	40021000 	.word	0x40021000
 8005e10:	40022000 	.word	0x40022000

08005e14 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005e14:	b480      	push	{r7}
 8005e16:	b087      	sub	sp, #28
 8005e18:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005e1a:	4b2d      	ldr	r3, [pc, #180]	; (8005ed0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005e1c:	68db      	ldr	r3, [r3, #12]
 8005e1e:	f003 0303 	and.w	r3, r3, #3
 8005e22:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	2b03      	cmp	r3, #3
 8005e28:	d00b      	beq.n	8005e42 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	2b03      	cmp	r3, #3
 8005e2e:	d825      	bhi.n	8005e7c <RCC_GetSysClockFreqFromPLLSource+0x68>
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	2b01      	cmp	r3, #1
 8005e34:	d008      	beq.n	8005e48 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	2b02      	cmp	r3, #2
 8005e3a:	d11f      	bne.n	8005e7c <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8005e3c:	4b25      	ldr	r3, [pc, #148]	; (8005ed4 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8005e3e:	613b      	str	r3, [r7, #16]
    break;
 8005e40:	e01f      	b.n	8005e82 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8005e42:	4b25      	ldr	r3, [pc, #148]	; (8005ed8 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8005e44:	613b      	str	r3, [r7, #16]
    break;
 8005e46:	e01c      	b.n	8005e82 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005e48:	4b21      	ldr	r3, [pc, #132]	; (8005ed0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	f003 0308 	and.w	r3, r3, #8
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d107      	bne.n	8005e64 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005e54:	4b1e      	ldr	r3, [pc, #120]	; (8005ed0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005e56:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005e5a:	0a1b      	lsrs	r3, r3, #8
 8005e5c:	f003 030f 	and.w	r3, r3, #15
 8005e60:	617b      	str	r3, [r7, #20]
 8005e62:	e005      	b.n	8005e70 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005e64:	4b1a      	ldr	r3, [pc, #104]	; (8005ed0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	091b      	lsrs	r3, r3, #4
 8005e6a:	f003 030f 	and.w	r3, r3, #15
 8005e6e:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8005e70:	4a1a      	ldr	r2, [pc, #104]	; (8005edc <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8005e72:	697b      	ldr	r3, [r7, #20]
 8005e74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e78:	613b      	str	r3, [r7, #16]
    break;
 8005e7a:	e002      	b.n	8005e82 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	613b      	str	r3, [r7, #16]
    break;
 8005e80:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005e82:	4b13      	ldr	r3, [pc, #76]	; (8005ed0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005e84:	68db      	ldr	r3, [r3, #12]
 8005e86:	091b      	lsrs	r3, r3, #4
 8005e88:	f003 030f 	and.w	r3, r3, #15
 8005e8c:	3301      	adds	r3, #1
 8005e8e:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005e90:	4b0f      	ldr	r3, [pc, #60]	; (8005ed0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005e92:	68db      	ldr	r3, [r3, #12]
 8005e94:	0a1b      	lsrs	r3, r3, #8
 8005e96:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005e9a:	693a      	ldr	r2, [r7, #16]
 8005e9c:	fb03 f202 	mul.w	r2, r3, r2
 8005ea0:	68bb      	ldr	r3, [r7, #8]
 8005ea2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ea6:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005ea8:	4b09      	ldr	r3, [pc, #36]	; (8005ed0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005eaa:	68db      	ldr	r3, [r3, #12]
 8005eac:	0e5b      	lsrs	r3, r3, #25
 8005eae:	f003 0303 	and.w	r3, r3, #3
 8005eb2:	3301      	adds	r3, #1
 8005eb4:	005b      	lsls	r3, r3, #1
 8005eb6:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8005eb8:	693a      	ldr	r2, [r7, #16]
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ec0:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8005ec2:	683b      	ldr	r3, [r7, #0]
}
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	371c      	adds	r7, #28
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ece:	4770      	bx	lr
 8005ed0:	40021000 	.word	0x40021000
 8005ed4:	00f42400 	.word	0x00f42400
 8005ed8:	007a1200 	.word	0x007a1200
 8005edc:	0800c1bc 	.word	0x0800c1bc

08005ee0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b086      	sub	sp, #24
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005ee8:	2300      	movs	r3, #0
 8005eea:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005eec:	2300      	movs	r3, #0
 8005eee:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d040      	beq.n	8005f7e <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005f00:	2b80      	cmp	r3, #128	; 0x80
 8005f02:	d02a      	beq.n	8005f5a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005f04:	2b80      	cmp	r3, #128	; 0x80
 8005f06:	d825      	bhi.n	8005f54 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005f08:	2b60      	cmp	r3, #96	; 0x60
 8005f0a:	d026      	beq.n	8005f5a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005f0c:	2b60      	cmp	r3, #96	; 0x60
 8005f0e:	d821      	bhi.n	8005f54 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005f10:	2b40      	cmp	r3, #64	; 0x40
 8005f12:	d006      	beq.n	8005f22 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8005f14:	2b40      	cmp	r3, #64	; 0x40
 8005f16:	d81d      	bhi.n	8005f54 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d009      	beq.n	8005f30 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8005f1c:	2b20      	cmp	r3, #32
 8005f1e:	d010      	beq.n	8005f42 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8005f20:	e018      	b.n	8005f54 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005f22:	4b89      	ldr	r3, [pc, #548]	; (8006148 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f24:	68db      	ldr	r3, [r3, #12]
 8005f26:	4a88      	ldr	r2, [pc, #544]	; (8006148 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f2c:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005f2e:	e015      	b.n	8005f5c <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	3304      	adds	r3, #4
 8005f34:	2100      	movs	r1, #0
 8005f36:	4618      	mov	r0, r3
 8005f38:	f001 fa24 	bl	8007384 <RCCEx_PLLSAI1_Config>
 8005f3c:	4603      	mov	r3, r0
 8005f3e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005f40:	e00c      	b.n	8005f5c <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	3320      	adds	r3, #32
 8005f46:	2100      	movs	r1, #0
 8005f48:	4618      	mov	r0, r3
 8005f4a:	f001 fb0f 	bl	800756c <RCCEx_PLLSAI2_Config>
 8005f4e:	4603      	mov	r3, r0
 8005f50:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005f52:	e003      	b.n	8005f5c <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005f54:	2301      	movs	r3, #1
 8005f56:	74fb      	strb	r3, [r7, #19]
      break;
 8005f58:	e000      	b.n	8005f5c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8005f5a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005f5c:	7cfb      	ldrb	r3, [r7, #19]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d10b      	bne.n	8005f7a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005f62:	4b79      	ldr	r3, [pc, #484]	; (8006148 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f64:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005f68:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005f70:	4975      	ldr	r1, [pc, #468]	; (8006148 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f72:	4313      	orrs	r3, r2
 8005f74:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8005f78:	e001      	b.n	8005f7e <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f7a:	7cfb      	ldrb	r3, [r7, #19]
 8005f7c:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d047      	beq.n	800601a <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f8e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f92:	d030      	beq.n	8005ff6 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005f94:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f98:	d82a      	bhi.n	8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005f9a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005f9e:	d02a      	beq.n	8005ff6 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005fa0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005fa4:	d824      	bhi.n	8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005fa6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005faa:	d008      	beq.n	8005fbe <HAL_RCCEx_PeriphCLKConfig+0xde>
 8005fac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005fb0:	d81e      	bhi.n	8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d00a      	beq.n	8005fcc <HAL_RCCEx_PeriphCLKConfig+0xec>
 8005fb6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005fba:	d010      	beq.n	8005fde <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8005fbc:	e018      	b.n	8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005fbe:	4b62      	ldr	r3, [pc, #392]	; (8006148 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005fc0:	68db      	ldr	r3, [r3, #12]
 8005fc2:	4a61      	ldr	r2, [pc, #388]	; (8006148 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005fc4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005fc8:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005fca:	e015      	b.n	8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	3304      	adds	r3, #4
 8005fd0:	2100      	movs	r1, #0
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	f001 f9d6 	bl	8007384 <RCCEx_PLLSAI1_Config>
 8005fd8:	4603      	mov	r3, r0
 8005fda:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005fdc:	e00c      	b.n	8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	3320      	adds	r3, #32
 8005fe2:	2100      	movs	r1, #0
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	f001 fac1 	bl	800756c <RCCEx_PLLSAI2_Config>
 8005fea:	4603      	mov	r3, r0
 8005fec:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005fee:	e003      	b.n	8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005ff0:	2301      	movs	r3, #1
 8005ff2:	74fb      	strb	r3, [r7, #19]
      break;
 8005ff4:	e000      	b.n	8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8005ff6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005ff8:	7cfb      	ldrb	r3, [r7, #19]
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d10b      	bne.n	8006016 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005ffe:	4b52      	ldr	r3, [pc, #328]	; (8006148 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006000:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006004:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800600c:	494e      	ldr	r1, [pc, #312]	; (8006148 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800600e:	4313      	orrs	r3, r2
 8006010:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8006014:	e001      	b.n	800601a <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006016:	7cfb      	ldrb	r3, [r7, #19]
 8006018:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006022:	2b00      	cmp	r3, #0
 8006024:	f000 809f 	beq.w	8006166 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006028:	2300      	movs	r3, #0
 800602a:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800602c:	4b46      	ldr	r3, [pc, #280]	; (8006148 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800602e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006030:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006034:	2b00      	cmp	r3, #0
 8006036:	d101      	bne.n	800603c <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8006038:	2301      	movs	r3, #1
 800603a:	e000      	b.n	800603e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 800603c:	2300      	movs	r3, #0
 800603e:	2b00      	cmp	r3, #0
 8006040:	d00d      	beq.n	800605e <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006042:	4b41      	ldr	r3, [pc, #260]	; (8006148 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006044:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006046:	4a40      	ldr	r2, [pc, #256]	; (8006148 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006048:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800604c:	6593      	str	r3, [r2, #88]	; 0x58
 800604e:	4b3e      	ldr	r3, [pc, #248]	; (8006148 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006050:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006052:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006056:	60bb      	str	r3, [r7, #8]
 8006058:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800605a:	2301      	movs	r3, #1
 800605c:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800605e:	4b3b      	ldr	r3, [pc, #236]	; (800614c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	4a3a      	ldr	r2, [pc, #232]	; (800614c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006064:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006068:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800606a:	f7fc fff3 	bl	8003054 <HAL_GetTick>
 800606e:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006070:	e009      	b.n	8006086 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006072:	f7fc ffef 	bl	8003054 <HAL_GetTick>
 8006076:	4602      	mov	r2, r0
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	1ad3      	subs	r3, r2, r3
 800607c:	2b02      	cmp	r3, #2
 800607e:	d902      	bls.n	8006086 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8006080:	2303      	movs	r3, #3
 8006082:	74fb      	strb	r3, [r7, #19]
        break;
 8006084:	e005      	b.n	8006092 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006086:	4b31      	ldr	r3, [pc, #196]	; (800614c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800608e:	2b00      	cmp	r3, #0
 8006090:	d0ef      	beq.n	8006072 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8006092:	7cfb      	ldrb	r3, [r7, #19]
 8006094:	2b00      	cmp	r3, #0
 8006096:	d15b      	bne.n	8006150 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006098:	4b2b      	ldr	r3, [pc, #172]	; (8006148 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800609a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800609e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80060a2:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80060a4:	697b      	ldr	r3, [r7, #20]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d01f      	beq.n	80060ea <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060b0:	697a      	ldr	r2, [r7, #20]
 80060b2:	429a      	cmp	r2, r3
 80060b4:	d019      	beq.n	80060ea <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80060b6:	4b24      	ldr	r3, [pc, #144]	; (8006148 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80060b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80060c0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80060c2:	4b21      	ldr	r3, [pc, #132]	; (8006148 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80060c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060c8:	4a1f      	ldr	r2, [pc, #124]	; (8006148 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80060ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80060ce:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80060d2:	4b1d      	ldr	r3, [pc, #116]	; (8006148 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80060d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060d8:	4a1b      	ldr	r2, [pc, #108]	; (8006148 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80060da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80060de:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80060e2:	4a19      	ldr	r2, [pc, #100]	; (8006148 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80060e4:	697b      	ldr	r3, [r7, #20]
 80060e6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80060ea:	697b      	ldr	r3, [r7, #20]
 80060ec:	f003 0301 	and.w	r3, r3, #1
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d016      	beq.n	8006122 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060f4:	f7fc ffae 	bl	8003054 <HAL_GetTick>
 80060f8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80060fa:	e00b      	b.n	8006114 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80060fc:	f7fc ffaa 	bl	8003054 <HAL_GetTick>
 8006100:	4602      	mov	r2, r0
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	1ad3      	subs	r3, r2, r3
 8006106:	f241 3288 	movw	r2, #5000	; 0x1388
 800610a:	4293      	cmp	r3, r2
 800610c:	d902      	bls.n	8006114 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 800610e:	2303      	movs	r3, #3
 8006110:	74fb      	strb	r3, [r7, #19]
            break;
 8006112:	e006      	b.n	8006122 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006114:	4b0c      	ldr	r3, [pc, #48]	; (8006148 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006116:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800611a:	f003 0302 	and.w	r3, r3, #2
 800611e:	2b00      	cmp	r3, #0
 8006120:	d0ec      	beq.n	80060fc <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8006122:	7cfb      	ldrb	r3, [r7, #19]
 8006124:	2b00      	cmp	r3, #0
 8006126:	d10c      	bne.n	8006142 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006128:	4b07      	ldr	r3, [pc, #28]	; (8006148 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800612a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800612e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006138:	4903      	ldr	r1, [pc, #12]	; (8006148 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800613a:	4313      	orrs	r3, r2
 800613c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006140:	e008      	b.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006142:	7cfb      	ldrb	r3, [r7, #19]
 8006144:	74bb      	strb	r3, [r7, #18]
 8006146:	e005      	b.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8006148:	40021000 	.word	0x40021000
 800614c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006150:	7cfb      	ldrb	r3, [r7, #19]
 8006152:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006154:	7c7b      	ldrb	r3, [r7, #17]
 8006156:	2b01      	cmp	r3, #1
 8006158:	d105      	bne.n	8006166 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800615a:	4ba0      	ldr	r3, [pc, #640]	; (80063dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800615c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800615e:	4a9f      	ldr	r2, [pc, #636]	; (80063dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006160:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006164:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f003 0301 	and.w	r3, r3, #1
 800616e:	2b00      	cmp	r3, #0
 8006170:	d00a      	beq.n	8006188 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006172:	4b9a      	ldr	r3, [pc, #616]	; (80063dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006174:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006178:	f023 0203 	bic.w	r2, r3, #3
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006180:	4996      	ldr	r1, [pc, #600]	; (80063dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006182:	4313      	orrs	r3, r2
 8006184:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f003 0302 	and.w	r3, r3, #2
 8006190:	2b00      	cmp	r3, #0
 8006192:	d00a      	beq.n	80061aa <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006194:	4b91      	ldr	r3, [pc, #580]	; (80063dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006196:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800619a:	f023 020c 	bic.w	r2, r3, #12
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061a2:	498e      	ldr	r1, [pc, #568]	; (80063dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061a4:	4313      	orrs	r3, r2
 80061a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f003 0304 	and.w	r3, r3, #4
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d00a      	beq.n	80061cc <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80061b6:	4b89      	ldr	r3, [pc, #548]	; (80063dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061bc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061c4:	4985      	ldr	r1, [pc, #532]	; (80063dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061c6:	4313      	orrs	r3, r2
 80061c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f003 0308 	and.w	r3, r3, #8
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d00a      	beq.n	80061ee <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80061d8:	4b80      	ldr	r3, [pc, #512]	; (80063dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061de:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80061e6:	497d      	ldr	r1, [pc, #500]	; (80063dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061e8:	4313      	orrs	r3, r2
 80061ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f003 0310 	and.w	r3, r3, #16
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d00a      	beq.n	8006210 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80061fa:	4b78      	ldr	r3, [pc, #480]	; (80063dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006200:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006208:	4974      	ldr	r1, [pc, #464]	; (80063dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800620a:	4313      	orrs	r3, r2
 800620c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f003 0320 	and.w	r3, r3, #32
 8006218:	2b00      	cmp	r3, #0
 800621a:	d00a      	beq.n	8006232 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800621c:	4b6f      	ldr	r3, [pc, #444]	; (80063dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800621e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006222:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800622a:	496c      	ldr	r1, [pc, #432]	; (80063dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800622c:	4313      	orrs	r3, r2
 800622e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800623a:	2b00      	cmp	r3, #0
 800623c:	d00a      	beq.n	8006254 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800623e:	4b67      	ldr	r3, [pc, #412]	; (80063dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006240:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006244:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800624c:	4963      	ldr	r1, [pc, #396]	; (80063dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800624e:	4313      	orrs	r3, r2
 8006250:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800625c:	2b00      	cmp	r3, #0
 800625e:	d00a      	beq.n	8006276 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006260:	4b5e      	ldr	r3, [pc, #376]	; (80063dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006262:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006266:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800626e:	495b      	ldr	r1, [pc, #364]	; (80063dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006270:	4313      	orrs	r3, r2
 8006272:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800627e:	2b00      	cmp	r3, #0
 8006280:	d00a      	beq.n	8006298 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006282:	4b56      	ldr	r3, [pc, #344]	; (80063dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006284:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006288:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006290:	4952      	ldr	r1, [pc, #328]	; (80063dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006292:	4313      	orrs	r3, r2
 8006294:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d00a      	beq.n	80062ba <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80062a4:	4b4d      	ldr	r3, [pc, #308]	; (80063dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062aa:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80062b2:	494a      	ldr	r1, [pc, #296]	; (80063dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062b4:	4313      	orrs	r3, r2
 80062b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d00a      	beq.n	80062dc <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80062c6:	4b45      	ldr	r3, [pc, #276]	; (80063dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062cc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80062d4:	4941      	ldr	r1, [pc, #260]	; (80063dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062d6:	4313      	orrs	r3, r2
 80062d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d00a      	beq.n	80062fe <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80062e8:	4b3c      	ldr	r3, [pc, #240]	; (80063dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062ea:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80062ee:	f023 0203 	bic.w	r2, r3, #3
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80062f6:	4939      	ldr	r1, [pc, #228]	; (80063dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062f8:	4313      	orrs	r3, r2
 80062fa:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006306:	2b00      	cmp	r3, #0
 8006308:	d028      	beq.n	800635c <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800630a:	4b34      	ldr	r3, [pc, #208]	; (80063dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800630c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006310:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006318:	4930      	ldr	r1, [pc, #192]	; (80063dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800631a:	4313      	orrs	r3, r2
 800631c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006324:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006328:	d106      	bne.n	8006338 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800632a:	4b2c      	ldr	r3, [pc, #176]	; (80063dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800632c:	68db      	ldr	r3, [r3, #12]
 800632e:	4a2b      	ldr	r2, [pc, #172]	; (80063dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006330:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006334:	60d3      	str	r3, [r2, #12]
 8006336:	e011      	b.n	800635c <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800633c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006340:	d10c      	bne.n	800635c <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	3304      	adds	r3, #4
 8006346:	2101      	movs	r1, #1
 8006348:	4618      	mov	r0, r3
 800634a:	f001 f81b 	bl	8007384 <RCCEx_PLLSAI1_Config>
 800634e:	4603      	mov	r3, r0
 8006350:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006352:	7cfb      	ldrb	r3, [r7, #19]
 8006354:	2b00      	cmp	r3, #0
 8006356:	d001      	beq.n	800635c <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8006358:	7cfb      	ldrb	r3, [r7, #19]
 800635a:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006364:	2b00      	cmp	r3, #0
 8006366:	d04d      	beq.n	8006404 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800636c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006370:	d108      	bne.n	8006384 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8006372:	4b1a      	ldr	r3, [pc, #104]	; (80063dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006374:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006378:	4a18      	ldr	r2, [pc, #96]	; (80063dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800637a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800637e:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8006382:	e012      	b.n	80063aa <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8006384:	4b15      	ldr	r3, [pc, #84]	; (80063dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006386:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800638a:	4a14      	ldr	r2, [pc, #80]	; (80063dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800638c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006390:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8006394:	4b11      	ldr	r3, [pc, #68]	; (80063dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006396:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800639a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80063a2:	490e      	ldr	r1, [pc, #56]	; (80063dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80063a4:	4313      	orrs	r3, r2
 80063a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80063ae:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80063b2:	d106      	bne.n	80063c2 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80063b4:	4b09      	ldr	r3, [pc, #36]	; (80063dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80063b6:	68db      	ldr	r3, [r3, #12]
 80063b8:	4a08      	ldr	r2, [pc, #32]	; (80063dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80063ba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80063be:	60d3      	str	r3, [r2, #12]
 80063c0:	e020      	b.n	8006404 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80063c6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80063ca:	d109      	bne.n	80063e0 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80063cc:	4b03      	ldr	r3, [pc, #12]	; (80063dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80063ce:	68db      	ldr	r3, [r3, #12]
 80063d0:	4a02      	ldr	r2, [pc, #8]	; (80063dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80063d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80063d6:	60d3      	str	r3, [r2, #12]
 80063d8:	e014      	b.n	8006404 <HAL_RCCEx_PeriphCLKConfig+0x524>
 80063da:	bf00      	nop
 80063dc:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80063e4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80063e8:	d10c      	bne.n	8006404 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	3304      	adds	r3, #4
 80063ee:	2101      	movs	r1, #1
 80063f0:	4618      	mov	r0, r3
 80063f2:	f000 ffc7 	bl	8007384 <RCCEx_PLLSAI1_Config>
 80063f6:	4603      	mov	r3, r0
 80063f8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80063fa:	7cfb      	ldrb	r3, [r7, #19]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d001      	beq.n	8006404 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8006400:	7cfb      	ldrb	r3, [r7, #19]
 8006402:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800640c:	2b00      	cmp	r3, #0
 800640e:	d028      	beq.n	8006462 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006410:	4b4a      	ldr	r3, [pc, #296]	; (800653c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006412:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006416:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800641e:	4947      	ldr	r1, [pc, #284]	; (800653c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006420:	4313      	orrs	r3, r2
 8006422:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800642a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800642e:	d106      	bne.n	800643e <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006430:	4b42      	ldr	r3, [pc, #264]	; (800653c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006432:	68db      	ldr	r3, [r3, #12]
 8006434:	4a41      	ldr	r2, [pc, #260]	; (800653c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006436:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800643a:	60d3      	str	r3, [r2, #12]
 800643c:	e011      	b.n	8006462 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006442:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006446:	d10c      	bne.n	8006462 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	3304      	adds	r3, #4
 800644c:	2101      	movs	r1, #1
 800644e:	4618      	mov	r0, r3
 8006450:	f000 ff98 	bl	8007384 <RCCEx_PLLSAI1_Config>
 8006454:	4603      	mov	r3, r0
 8006456:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006458:	7cfb      	ldrb	r3, [r7, #19]
 800645a:	2b00      	cmp	r3, #0
 800645c:	d001      	beq.n	8006462 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 800645e:	7cfb      	ldrb	r3, [r7, #19]
 8006460:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800646a:	2b00      	cmp	r3, #0
 800646c:	d01e      	beq.n	80064ac <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800646e:	4b33      	ldr	r3, [pc, #204]	; (800653c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006470:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006474:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800647e:	492f      	ldr	r1, [pc, #188]	; (800653c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006480:	4313      	orrs	r3, r2
 8006482:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800648c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006490:	d10c      	bne.n	80064ac <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	3304      	adds	r3, #4
 8006496:	2102      	movs	r1, #2
 8006498:	4618      	mov	r0, r3
 800649a:	f000 ff73 	bl	8007384 <RCCEx_PLLSAI1_Config>
 800649e:	4603      	mov	r3, r0
 80064a0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80064a2:	7cfb      	ldrb	r3, [r7, #19]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d001      	beq.n	80064ac <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80064a8:	7cfb      	ldrb	r3, [r7, #19]
 80064aa:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d00b      	beq.n	80064d0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80064b8:	4b20      	ldr	r3, [pc, #128]	; (800653c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80064ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80064be:	f023 0204 	bic.w	r2, r3, #4
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80064c8:	491c      	ldr	r1, [pc, #112]	; (800653c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80064ca:	4313      	orrs	r3, r2
 80064cc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d00b      	beq.n	80064f4 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80064dc:	4b17      	ldr	r3, [pc, #92]	; (800653c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80064de:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80064e2:	f023 0218 	bic.w	r2, r3, #24
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064ec:	4913      	ldr	r1, [pc, #76]	; (800653c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80064ee:	4313      	orrs	r3, r2
 80064f0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d017      	beq.n	8006530 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006500:	4b0e      	ldr	r3, [pc, #56]	; (800653c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006502:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006506:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006510:	490a      	ldr	r1, [pc, #40]	; (800653c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006512:	4313      	orrs	r3, r2
 8006514:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800651e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006522:	d105      	bne.n	8006530 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006524:	4b05      	ldr	r3, [pc, #20]	; (800653c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006526:	68db      	ldr	r3, [r3, #12]
 8006528:	4a04      	ldr	r2, [pc, #16]	; (800653c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800652a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800652e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006530:	7cbb      	ldrb	r3, [r7, #18]
}
 8006532:	4618      	mov	r0, r3
 8006534:	3718      	adds	r7, #24
 8006536:	46bd      	mov	sp, r7
 8006538:	bd80      	pop	{r7, pc}
 800653a:	bf00      	nop
 800653c:	40021000 	.word	0x40021000

08006540 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006540:	b580      	push	{r7, lr}
 8006542:	b088      	sub	sp, #32
 8006544:	af00      	add	r7, sp, #0
 8006546:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8006548:	2300      	movs	r3, #0
 800654a:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006552:	d13e      	bne.n	80065d2 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8006554:	4bb6      	ldr	r3, [pc, #728]	; (8006830 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006556:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800655a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800655e:	60fb      	str	r3, [r7, #12]

    switch(srcclk)
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006566:	d028      	beq.n	80065ba <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800656e:	f200 86f4 	bhi.w	800735a <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006578:	d005      	beq.n	8006586 <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006580:	d00e      	beq.n	80065a0 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 8006582:	f000 beea 	b.w	800735a <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006586:	4baa      	ldr	r3, [pc, #680]	; (8006830 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006588:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800658c:	f003 0302 	and.w	r3, r3, #2
 8006590:	2b02      	cmp	r3, #2
 8006592:	f040 86e4 	bne.w	800735e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        frequency = LSE_VALUE;
 8006596:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800659a:	61fb      	str	r3, [r7, #28]
      break;
 800659c:	f000 bedf 	b.w	800735e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80065a0:	4ba3      	ldr	r3, [pc, #652]	; (8006830 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80065a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80065a6:	f003 0302 	and.w	r3, r3, #2
 80065aa:	2b02      	cmp	r3, #2
 80065ac:	f040 86d9 	bne.w	8007362 <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
          frequency = LSI_VALUE;
 80065b0:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 80065b4:	61fb      	str	r3, [r7, #28]
      break;
 80065b6:	f000 bed4 	b.w	8007362 <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80065ba:	4b9d      	ldr	r3, [pc, #628]	; (8006830 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065c2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80065c6:	f040 86ce 	bne.w	8007366 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
        frequency = HSE_VALUE / 32U;
 80065ca:	4b9a      	ldr	r3, [pc, #616]	; (8006834 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80065cc:	61fb      	str	r3, [r7, #28]
      break;
 80065ce:	f000 beca 	b.w	8007366 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80065d2:	4b97      	ldr	r3, [pc, #604]	; (8006830 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80065d4:	68db      	ldr	r3, [r3, #12]
 80065d6:	f003 0303 	and.w	r3, r3, #3
 80065da:	613b      	str	r3, [r7, #16]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 80065dc:	693b      	ldr	r3, [r7, #16]
 80065de:	2b03      	cmp	r3, #3
 80065e0:	d036      	beq.n	8006650 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 80065e2:	693b      	ldr	r3, [r7, #16]
 80065e4:	2b03      	cmp	r3, #3
 80065e6:	d840      	bhi.n	800666a <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 80065e8:	693b      	ldr	r3, [r7, #16]
 80065ea:	2b01      	cmp	r3, #1
 80065ec:	d003      	beq.n	80065f6 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 80065ee:	693b      	ldr	r3, [r7, #16]
 80065f0:	2b02      	cmp	r3, #2
 80065f2:	d020      	beq.n	8006636 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 80065f4:	e039      	b.n	800666a <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80065f6:	4b8e      	ldr	r3, [pc, #568]	; (8006830 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f003 0302 	and.w	r3, r3, #2
 80065fe:	2b02      	cmp	r3, #2
 8006600:	d116      	bne.n	8006630 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8006602:	4b8b      	ldr	r3, [pc, #556]	; (8006830 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f003 0308 	and.w	r3, r3, #8
 800660a:	2b00      	cmp	r3, #0
 800660c:	d005      	beq.n	800661a <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 800660e:	4b88      	ldr	r3, [pc, #544]	; (8006830 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	091b      	lsrs	r3, r3, #4
 8006614:	f003 030f 	and.w	r3, r3, #15
 8006618:	e005      	b.n	8006626 <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 800661a:	4b85      	ldr	r3, [pc, #532]	; (8006830 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800661c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006620:	0a1b      	lsrs	r3, r3, #8
 8006622:	f003 030f 	and.w	r3, r3, #15
 8006626:	4a84      	ldr	r2, [pc, #528]	; (8006838 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8006628:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800662c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800662e:	e01f      	b.n	8006670 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8006630:	2300      	movs	r3, #0
 8006632:	61bb      	str	r3, [r7, #24]
      break;
 8006634:	e01c      	b.n	8006670 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006636:	4b7e      	ldr	r3, [pc, #504]	; (8006830 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800663e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006642:	d102      	bne.n	800664a <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 8006644:	4b7d      	ldr	r3, [pc, #500]	; (800683c <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8006646:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8006648:	e012      	b.n	8006670 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800664a:	2300      	movs	r3, #0
 800664c:	61bb      	str	r3, [r7, #24]
      break;
 800664e:	e00f      	b.n	8006670 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006650:	4b77      	ldr	r3, [pc, #476]	; (8006830 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006658:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800665c:	d102      	bne.n	8006664 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 800665e:	4b78      	ldr	r3, [pc, #480]	; (8006840 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8006660:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8006662:	e005      	b.n	8006670 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8006664:	2300      	movs	r3, #0
 8006666:	61bb      	str	r3, [r7, #24]
      break;
 8006668:	e002      	b.n	8006670 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 800666a:	2300      	movs	r3, #0
 800666c:	61bb      	str	r3, [r7, #24]
      break;
 800666e:	bf00      	nop
    }

    switch(PeriphClk)
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006676:	f000 8606 	beq.w	8007286 <HAL_RCCEx_GetPeriphCLKFreq+0xd46>
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006680:	f200 8673 	bhi.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800668a:	f000 8469 	beq.w	8006f60 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006694:	f200 8669 	bhi.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800669e:	f000 8531 	beq.w	8007104 <HAL_RCCEx_GetPeriphCLKFreq+0xbc4>
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80066a8:	f200 865f 	bhi.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80066b2:	f000 8187 	beq.w	80069c4 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80066bc:	f200 8655 	bhi.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80066c6:	f000 80cd 	beq.w	8006864 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80066d0:	f200 864b 	bhi.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80066da:	f000 8430 	beq.w	8006f3e <HAL_RCCEx_GetPeriphCLKFreq+0x9fe>
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80066e4:	f200 8641 	bhi.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80066ee:	f000 83e4 	beq.w	8006eba <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80066f8:	f200 8637 	bhi.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006702:	f000 80af 	beq.w	8006864 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800670c:	f200 862d 	bhi.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006716:	f000 809d 	beq.w	8006854 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006720:	f200 8623 	bhi.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800672a:	f000 808b 	beq.w	8006844 <HAL_RCCEx_GetPeriphCLKFreq+0x304>
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006734:	f200 8619 	bhi.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800673e:	f000 8554 	beq.w	80071ea <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006748:	f200 860f 	bhi.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006752:	f000 8500 	beq.w	8007156 <HAL_RCCEx_GetPeriphCLKFreq+0xc16>
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800675c:	f200 8605 	bhi.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006766:	f000 84a1 	beq.w	80070ac <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006770:	f200 85fb 	bhi.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2b80      	cmp	r3, #128	; 0x80
 8006778:	f000 846c 	beq.w	8007054 <HAL_RCCEx_GetPeriphCLKFreq+0xb14>
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2b80      	cmp	r3, #128	; 0x80
 8006780:	f200 85f3 	bhi.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2b20      	cmp	r3, #32
 8006788:	d84c      	bhi.n	8006824 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	2b00      	cmp	r3, #0
 800678e:	f000 85ec 	beq.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	3b01      	subs	r3, #1
 8006796:	2b1f      	cmp	r3, #31
 8006798:	f200 85e7 	bhi.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 800679c:	a201      	add	r2, pc, #4	; (adr r2, 80067a4 <HAL_RCCEx_GetPeriphCLKFreq+0x264>)
 800679e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067a2:	bf00      	nop
 80067a4:	08006bb9 	.word	0x08006bb9
 80067a8:	08006c27 	.word	0x08006c27
 80067ac:	0800736b 	.word	0x0800736b
 80067b0:	08006cbb 	.word	0x08006cbb
 80067b4:	0800736b 	.word	0x0800736b
 80067b8:	0800736b 	.word	0x0800736b
 80067bc:	0800736b 	.word	0x0800736b
 80067c0:	08006d33 	.word	0x08006d33
 80067c4:	0800736b 	.word	0x0800736b
 80067c8:	0800736b 	.word	0x0800736b
 80067cc:	0800736b 	.word	0x0800736b
 80067d0:	0800736b 	.word	0x0800736b
 80067d4:	0800736b 	.word	0x0800736b
 80067d8:	0800736b 	.word	0x0800736b
 80067dc:	0800736b 	.word	0x0800736b
 80067e0:	08006db7 	.word	0x08006db7
 80067e4:	0800736b 	.word	0x0800736b
 80067e8:	0800736b 	.word	0x0800736b
 80067ec:	0800736b 	.word	0x0800736b
 80067f0:	0800736b 	.word	0x0800736b
 80067f4:	0800736b 	.word	0x0800736b
 80067f8:	0800736b 	.word	0x0800736b
 80067fc:	0800736b 	.word	0x0800736b
 8006800:	0800736b 	.word	0x0800736b
 8006804:	0800736b 	.word	0x0800736b
 8006808:	0800736b 	.word	0x0800736b
 800680c:	0800736b 	.word	0x0800736b
 8006810:	0800736b 	.word	0x0800736b
 8006814:	0800736b 	.word	0x0800736b
 8006818:	0800736b 	.word	0x0800736b
 800681c:	0800736b 	.word	0x0800736b
 8006820:	08006e39 	.word	0x08006e39
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2b40      	cmp	r3, #64	; 0x40
 8006828:	f000 83e8 	beq.w	8006ffc <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 800682c:	f000 bd9d 	b.w	800736a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006830:	40021000 	.word	0x40021000
 8006834:	0003d090 	.word	0x0003d090
 8006838:	0800c1bc 	.word	0x0800c1bc
 800683c:	00f42400 	.word	0x00f42400
 8006840:	007a1200 	.word	0x007a1200
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8006844:	69b9      	ldr	r1, [r7, #24]
 8006846:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800684a:	f000 ff83 	bl	8007754 <RCCEx_GetSAIxPeriphCLKFreq>
 800684e:	61f8      	str	r0, [r7, #28]
      break;
 8006850:	f000 bd8e 	b.w	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8006854:	69b9      	ldr	r1, [r7, #24]
 8006856:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800685a:	f000 ff7b 	bl	8007754 <RCCEx_GetSAIxPeriphCLKFreq>
 800685e:	61f8      	str	r0, [r7, #28]
      break;
 8006860:	f000 bd86 	b.w	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8006864:	4b9a      	ldr	r3, [pc, #616]	; (8006ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006866:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800686a:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 800686e:	60fb      	str	r3, [r7, #12]
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8006876:	d015      	beq.n	80068a4 <HAL_RCCEx_GetPeriphCLKFreq+0x364>
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800687e:	f200 8092 	bhi.w	80069a6 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006888:	d029      	beq.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0x39e>
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006890:	f200 8089 	bhi.w	80069a6 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	2b00      	cmp	r3, #0
 8006898:	d07b      	beq.n	8006992 <HAL_RCCEx_GetPeriphCLKFreq+0x452>
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80068a0:	d04a      	beq.n	8006938 <HAL_RCCEx_GetPeriphCLKFreq+0x3f8>
          break;
 80068a2:	e080      	b.n	80069a6 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80068a4:	4b8a      	ldr	r3, [pc, #552]	; (8006ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f003 0302 	and.w	r3, r3, #2
 80068ac:	2b02      	cmp	r3, #2
 80068ae:	d17d      	bne.n	80069ac <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80068b0:	4b87      	ldr	r3, [pc, #540]	; (8006ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f003 0308 	and.w	r3, r3, #8
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d005      	beq.n	80068c8 <HAL_RCCEx_GetPeriphCLKFreq+0x388>
 80068bc:	4b84      	ldr	r3, [pc, #528]	; (8006ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	091b      	lsrs	r3, r3, #4
 80068c2:	f003 030f 	and.w	r3, r3, #15
 80068c6:	e005      	b.n	80068d4 <HAL_RCCEx_GetPeriphCLKFreq+0x394>
 80068c8:	4b81      	ldr	r3, [pc, #516]	; (8006ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80068ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80068ce:	0a1b      	lsrs	r3, r3, #8
 80068d0:	f003 030f 	and.w	r3, r3, #15
 80068d4:	4a7f      	ldr	r2, [pc, #508]	; (8006ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 80068d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80068da:	61fb      	str	r3, [r7, #28]
          break;
 80068dc:	e066      	b.n	80069ac <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 80068de:	4b7c      	ldr	r3, [pc, #496]	; (8006ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80068e6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80068ea:	d162      	bne.n	80069b2 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 80068ec:	4b78      	ldr	r3, [pc, #480]	; (8006ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80068ee:	68db      	ldr	r3, [r3, #12]
 80068f0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80068f4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80068f8:	d15b      	bne.n	80069b2 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80068fa:	4b75      	ldr	r3, [pc, #468]	; (8006ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80068fc:	68db      	ldr	r3, [r3, #12]
 80068fe:	0a1b      	lsrs	r3, r3, #8
 8006900:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006904:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8006906:	69bb      	ldr	r3, [r7, #24]
 8006908:	68ba      	ldr	r2, [r7, #8]
 800690a:	fb03 f202 	mul.w	r2, r3, r2
 800690e:	4b70      	ldr	r3, [pc, #448]	; (8006ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006910:	68db      	ldr	r3, [r3, #12]
 8006912:	091b      	lsrs	r3, r3, #4
 8006914:	f003 030f 	and.w	r3, r3, #15
 8006918:	3301      	adds	r3, #1
 800691a:	fbb2 f3f3 	udiv	r3, r2, r3
 800691e:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8006920:	4b6b      	ldr	r3, [pc, #428]	; (8006ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006922:	68db      	ldr	r3, [r3, #12]
 8006924:	0d5b      	lsrs	r3, r3, #21
 8006926:	f003 0303 	and.w	r3, r3, #3
 800692a:	3301      	adds	r3, #1
 800692c:	005b      	lsls	r3, r3, #1
 800692e:	69ba      	ldr	r2, [r7, #24]
 8006930:	fbb2 f3f3 	udiv	r3, r2, r3
 8006934:	61fb      	str	r3, [r7, #28]
          break;
 8006936:	e03c      	b.n	80069b2 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8006938:	4b65      	ldr	r3, [pc, #404]	; (8006ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006940:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006944:	d138      	bne.n	80069b8 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8006946:	4b62      	ldr	r3, [pc, #392]	; (8006ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006948:	691b      	ldr	r3, [r3, #16]
 800694a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800694e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006952:	d131      	bne.n	80069b8 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8006954:	4b5e      	ldr	r3, [pc, #376]	; (8006ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006956:	691b      	ldr	r3, [r3, #16]
 8006958:	0a1b      	lsrs	r3, r3, #8
 800695a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800695e:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8006960:	69bb      	ldr	r3, [r7, #24]
 8006962:	68ba      	ldr	r2, [r7, #8]
 8006964:	fb03 f202 	mul.w	r2, r3, r2
 8006968:	4b59      	ldr	r3, [pc, #356]	; (8006ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800696a:	691b      	ldr	r3, [r3, #16]
 800696c:	091b      	lsrs	r3, r3, #4
 800696e:	f003 030f 	and.w	r3, r3, #15
 8006972:	3301      	adds	r3, #1
 8006974:	fbb2 f3f3 	udiv	r3, r2, r3
 8006978:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 800697a:	4b55      	ldr	r3, [pc, #340]	; (8006ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800697c:	691b      	ldr	r3, [r3, #16]
 800697e:	0d5b      	lsrs	r3, r3, #21
 8006980:	f003 0303 	and.w	r3, r3, #3
 8006984:	3301      	adds	r3, #1
 8006986:	005b      	lsls	r3, r3, #1
 8006988:	69ba      	ldr	r2, [r7, #24]
 800698a:	fbb2 f3f3 	udiv	r3, r2, r3
 800698e:	61fb      	str	r3, [r7, #28]
          break;
 8006990:	e012      	b.n	80069b8 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 8006992:	4b4f      	ldr	r3, [pc, #316]	; (8006ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006994:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006998:	f003 0302 	and.w	r3, r3, #2
 800699c:	2b02      	cmp	r3, #2
 800699e:	d10e      	bne.n	80069be <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
            frequency = HSI48_VALUE;
 80069a0:	4b4d      	ldr	r3, [pc, #308]	; (8006ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 80069a2:	61fb      	str	r3, [r7, #28]
          break;
 80069a4:	e00b      	b.n	80069be <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
          break;
 80069a6:	bf00      	nop
 80069a8:	f000 bce2 	b.w	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80069ac:	bf00      	nop
 80069ae:	f000 bcdf 	b.w	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80069b2:	bf00      	nop
 80069b4:	f000 bcdc 	b.w	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80069b8:	bf00      	nop
 80069ba:	f000 bcd9 	b.w	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80069be:	bf00      	nop
        break;
 80069c0:	f000 bcd6 	b.w	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      if(HAL_IS_BIT_SET(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL))  /* PLL "P" ? */
 80069c4:	4b42      	ldr	r3, [pc, #264]	; (8006ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80069c6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80069ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80069ce:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80069d2:	d13d      	bne.n	8006a50 <HAL_RCCEx_GetPeriphCLKFreq+0x510>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 80069d4:	4b3e      	ldr	r3, [pc, #248]	; (8006ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80069dc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80069e0:	f040 84c5 	bne.w	800736e <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN))
 80069e4:	4b3a      	ldr	r3, [pc, #232]	; (8006ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80069e6:	68db      	ldr	r3, [r3, #12]
 80069e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80069ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80069f0:	f040 84bd 	bne.w	800736e <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80069f4:	4b36      	ldr	r3, [pc, #216]	; (8006ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80069f6:	68db      	ldr	r3, [r3, #12]
 80069f8:	0a1b      	lsrs	r3, r3, #8
 80069fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80069fe:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8006a00:	69bb      	ldr	r3, [r7, #24]
 8006a02:	68ba      	ldr	r2, [r7, #8]
 8006a04:	fb03 f202 	mul.w	r2, r3, r2
 8006a08:	4b31      	ldr	r3, [pc, #196]	; (8006ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006a0a:	68db      	ldr	r3, [r3, #12]
 8006a0c:	091b      	lsrs	r3, r3, #4
 8006a0e:	f003 030f 	and.w	r3, r3, #15
 8006a12:	3301      	adds	r3, #1
 8006a14:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a18:	61bb      	str	r3, [r7, #24]
            pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8006a1a:	4b2d      	ldr	r3, [pc, #180]	; (8006ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006a1c:	68db      	ldr	r3, [r3, #12]
 8006a1e:	0edb      	lsrs	r3, r3, #27
 8006a20:	f003 031f 	and.w	r3, r3, #31
 8006a24:	617b      	str	r3, [r7, #20]
            if(pllp == 0U)
 8006a26:	697b      	ldr	r3, [r7, #20]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d10a      	bne.n	8006a42 <HAL_RCCEx_GetPeriphCLKFreq+0x502>
              if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8006a2c:	4b28      	ldr	r3, [pc, #160]	; (8006ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006a2e:	68db      	ldr	r3, [r3, #12]
 8006a30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d002      	beq.n	8006a3e <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
                pllp = 17U;
 8006a38:	2311      	movs	r3, #17
 8006a3a:	617b      	str	r3, [r7, #20]
 8006a3c:	e001      	b.n	8006a42 <HAL_RCCEx_GetPeriphCLKFreq+0x502>
                pllp = 7U;
 8006a3e:	2307      	movs	r3, #7
 8006a40:	617b      	str	r3, [r7, #20]
            frequency = (pllvco / pllp);
 8006a42:	69ba      	ldr	r2, [r7, #24]
 8006a44:	697b      	ldr	r3, [r7, #20]
 8006a46:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a4a:	61fb      	str	r3, [r7, #28]
      break;
 8006a4c:	f000 bc8f 	b.w	800736e <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8006a50:	4b1f      	ldr	r3, [pc, #124]	; (8006ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006a52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a56:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8006a5a:	60fb      	str	r3, [r7, #12]
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8006a62:	d016      	beq.n	8006a92 <HAL_RCCEx_GetPeriphCLKFreq+0x552>
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8006a6a:	f200 809b 	bhi.w	8006ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006a74:	d032      	beq.n	8006adc <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006a7c:	f200 8092 	bhi.w	8006ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	f000 8084 	beq.w	8006b90 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006a8e:	d052      	beq.n	8006b36 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
          break;
 8006a90:	e088      	b.n	8006ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8006a92:	4b0f      	ldr	r3, [pc, #60]	; (8006ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f003 0302 	and.w	r3, r3, #2
 8006a9a:	2b02      	cmp	r3, #2
 8006a9c:	f040 8084 	bne.w	8006ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8006aa0:	4b0b      	ldr	r3, [pc, #44]	; (8006ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f003 0308 	and.w	r3, r3, #8
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d005      	beq.n	8006ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 8006aac:	4b08      	ldr	r3, [pc, #32]	; (8006ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	091b      	lsrs	r3, r3, #4
 8006ab2:	f003 030f 	and.w	r3, r3, #15
 8006ab6:	e005      	b.n	8006ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x584>
 8006ab8:	4b05      	ldr	r3, [pc, #20]	; (8006ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006aba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006abe:	0a1b      	lsrs	r3, r3, #8
 8006ac0:	f003 030f 	and.w	r3, r3, #15
 8006ac4:	4a03      	ldr	r2, [pc, #12]	; (8006ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8006ac6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006aca:	61fb      	str	r3, [r7, #28]
          break;
 8006acc:	e06c      	b.n	8006ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
 8006ace:	bf00      	nop
 8006ad0:	40021000 	.word	0x40021000
 8006ad4:	0800c1bc 	.word	0x0800c1bc
 8006ad8:	02dc6c00 	.word	0x02dc6c00
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8006adc:	4ba5      	ldr	r3, [pc, #660]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ae4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006ae8:	d160      	bne.n	8006bac <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8006aea:	4ba2      	ldr	r3, [pc, #648]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006aec:	68db      	ldr	r3, [r3, #12]
 8006aee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006af2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006af6:	d159      	bne.n	8006bac <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8006af8:	4b9e      	ldr	r3, [pc, #632]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006afa:	68db      	ldr	r3, [r3, #12]
 8006afc:	0a1b      	lsrs	r3, r3, #8
 8006afe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006b02:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8006b04:	69bb      	ldr	r3, [r7, #24]
 8006b06:	68ba      	ldr	r2, [r7, #8]
 8006b08:	fb03 f202 	mul.w	r2, r3, r2
 8006b0c:	4b99      	ldr	r3, [pc, #612]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006b0e:	68db      	ldr	r3, [r3, #12]
 8006b10:	091b      	lsrs	r3, r3, #4
 8006b12:	f003 030f 	and.w	r3, r3, #15
 8006b16:	3301      	adds	r3, #1
 8006b18:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b1c:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8006b1e:	4b95      	ldr	r3, [pc, #596]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006b20:	68db      	ldr	r3, [r3, #12]
 8006b22:	0d5b      	lsrs	r3, r3, #21
 8006b24:	f003 0303 	and.w	r3, r3, #3
 8006b28:	3301      	adds	r3, #1
 8006b2a:	005b      	lsls	r3, r3, #1
 8006b2c:	69ba      	ldr	r2, [r7, #24]
 8006b2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b32:	61fb      	str	r3, [r7, #28]
          break;
 8006b34:	e03a      	b.n	8006bac <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8006b36:	4b8f      	ldr	r3, [pc, #572]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006b3e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006b42:	d135      	bne.n	8006bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8006b44:	4b8b      	ldr	r3, [pc, #556]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006b46:	691b      	ldr	r3, [r3, #16]
 8006b48:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006b4c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006b50:	d12e      	bne.n	8006bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8006b52:	4b88      	ldr	r3, [pc, #544]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006b54:	691b      	ldr	r3, [r3, #16]
 8006b56:	0a1b      	lsrs	r3, r3, #8
 8006b58:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006b5c:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8006b5e:	69bb      	ldr	r3, [r7, #24]
 8006b60:	68ba      	ldr	r2, [r7, #8]
 8006b62:	fb03 f202 	mul.w	r2, r3, r2
 8006b66:	4b83      	ldr	r3, [pc, #524]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006b68:	691b      	ldr	r3, [r3, #16]
 8006b6a:	091b      	lsrs	r3, r3, #4
 8006b6c:	f003 030f 	and.w	r3, r3, #15
 8006b70:	3301      	adds	r3, #1
 8006b72:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b76:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8006b78:	4b7e      	ldr	r3, [pc, #504]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006b7a:	691b      	ldr	r3, [r3, #16]
 8006b7c:	0d5b      	lsrs	r3, r3, #21
 8006b7e:	f003 0303 	and.w	r3, r3, #3
 8006b82:	3301      	adds	r3, #1
 8006b84:	005b      	lsls	r3, r3, #1
 8006b86:	69ba      	ldr	r2, [r7, #24]
 8006b88:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b8c:	61fb      	str	r3, [r7, #28]
          break;
 8006b8e:	e00f      	b.n	8006bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 8006b90:	4b78      	ldr	r3, [pc, #480]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006b92:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006b96:	f003 0302 	and.w	r3, r3, #2
 8006b9a:	2b02      	cmp	r3, #2
 8006b9c:	d10a      	bne.n	8006bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
            frequency = HSI48_VALUE;
 8006b9e:	4b76      	ldr	r3, [pc, #472]	; (8006d78 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8006ba0:	61fb      	str	r3, [r7, #28]
          break;
 8006ba2:	e007      	b.n	8006bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
          break;
 8006ba4:	bf00      	nop
 8006ba6:	e3e2      	b.n	800736e <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8006ba8:	bf00      	nop
 8006baa:	e3e0      	b.n	800736e <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8006bac:	bf00      	nop
 8006bae:	e3de      	b.n	800736e <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8006bb0:	bf00      	nop
 8006bb2:	e3dc      	b.n	800736e <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8006bb4:	bf00      	nop
      break;
 8006bb6:	e3da      	b.n	800736e <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8006bb8:	4b6e      	ldr	r3, [pc, #440]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006bba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006bbe:	f003 0303 	and.w	r3, r3, #3
 8006bc2:	60fb      	str	r3, [r7, #12]
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	2b03      	cmp	r3, #3
 8006bc8:	d827      	bhi.n	8006c1a <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
 8006bca:	a201      	add	r2, pc, #4	; (adr r2, 8006bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x690>)
 8006bcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bd0:	08006be1 	.word	0x08006be1
 8006bd4:	08006be9 	.word	0x08006be9
 8006bd8:	08006bf1 	.word	0x08006bf1
 8006bdc:	08006c05 	.word	0x08006c05
          frequency = HAL_RCC_GetPCLK2Freq();
 8006be0:	f7ff f8a8 	bl	8005d34 <HAL_RCC_GetPCLK2Freq>
 8006be4:	61f8      	str	r0, [r7, #28]
          break;
 8006be6:	e01d      	b.n	8006c24 <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
          frequency = HAL_RCC_GetSysClockFreq();
 8006be8:	f7fe fff6 	bl	8005bd8 <HAL_RCC_GetSysClockFreq>
 8006bec:	61f8      	str	r0, [r7, #28]
          break;
 8006bee:	e019      	b.n	8006c24 <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006bf0:	4b60      	ldr	r3, [pc, #384]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006bf8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006bfc:	d10f      	bne.n	8006c1e <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
            frequency = HSI_VALUE;
 8006bfe:	4b5f      	ldr	r3, [pc, #380]	; (8006d7c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006c00:	61fb      	str	r3, [r7, #28]
          break;
 8006c02:	e00c      	b.n	8006c1e <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006c04:	4b5b      	ldr	r3, [pc, #364]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006c06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c0a:	f003 0302 	and.w	r3, r3, #2
 8006c0e:	2b02      	cmp	r3, #2
 8006c10:	d107      	bne.n	8006c22 <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
            frequency = LSE_VALUE;
 8006c12:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006c16:	61fb      	str	r3, [r7, #28]
          break;
 8006c18:	e003      	b.n	8006c22 <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
          break;
 8006c1a:	bf00      	nop
 8006c1c:	e3a8      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006c1e:	bf00      	nop
 8006c20:	e3a6      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006c22:	bf00      	nop
        break;
 8006c24:	e3a4      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8006c26:	4b53      	ldr	r3, [pc, #332]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006c28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c2c:	f003 030c 	and.w	r3, r3, #12
 8006c30:	60fb      	str	r3, [r7, #12]
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	2b0c      	cmp	r3, #12
 8006c36:	d83a      	bhi.n	8006cae <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8006c38:	a201      	add	r2, pc, #4	; (adr r2, 8006c40 <HAL_RCCEx_GetPeriphCLKFreq+0x700>)
 8006c3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c3e:	bf00      	nop
 8006c40:	08006c75 	.word	0x08006c75
 8006c44:	08006caf 	.word	0x08006caf
 8006c48:	08006caf 	.word	0x08006caf
 8006c4c:	08006caf 	.word	0x08006caf
 8006c50:	08006c7d 	.word	0x08006c7d
 8006c54:	08006caf 	.word	0x08006caf
 8006c58:	08006caf 	.word	0x08006caf
 8006c5c:	08006caf 	.word	0x08006caf
 8006c60:	08006c85 	.word	0x08006c85
 8006c64:	08006caf 	.word	0x08006caf
 8006c68:	08006caf 	.word	0x08006caf
 8006c6c:	08006caf 	.word	0x08006caf
 8006c70:	08006c99 	.word	0x08006c99
          frequency = HAL_RCC_GetPCLK1Freq();
 8006c74:	f7ff f848 	bl	8005d08 <HAL_RCC_GetPCLK1Freq>
 8006c78:	61f8      	str	r0, [r7, #28]
          break;
 8006c7a:	e01d      	b.n	8006cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          frequency = HAL_RCC_GetSysClockFreq();
 8006c7c:	f7fe ffac 	bl	8005bd8 <HAL_RCC_GetSysClockFreq>
 8006c80:	61f8      	str	r0, [r7, #28]
          break;
 8006c82:	e019      	b.n	8006cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006c84:	4b3b      	ldr	r3, [pc, #236]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006c8c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c90:	d10f      	bne.n	8006cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
            frequency = HSI_VALUE;
 8006c92:	4b3a      	ldr	r3, [pc, #232]	; (8006d7c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006c94:	61fb      	str	r3, [r7, #28]
          break;
 8006c96:	e00c      	b.n	8006cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006c98:	4b36      	ldr	r3, [pc, #216]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006c9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c9e:	f003 0302 	and.w	r3, r3, #2
 8006ca2:	2b02      	cmp	r3, #2
 8006ca4:	d107      	bne.n	8006cb6 <HAL_RCCEx_GetPeriphCLKFreq+0x776>
            frequency = LSE_VALUE;
 8006ca6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006caa:	61fb      	str	r3, [r7, #28]
          break;
 8006cac:	e003      	b.n	8006cb6 <HAL_RCCEx_GetPeriphCLKFreq+0x776>
          break;
 8006cae:	bf00      	nop
 8006cb0:	e35e      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006cb2:	bf00      	nop
 8006cb4:	e35c      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006cb6:	bf00      	nop
        break;
 8006cb8:	e35a      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8006cba:	4b2e      	ldr	r3, [pc, #184]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006cbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006cc0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006cc4:	60fb      	str	r3, [r7, #12]
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	2b30      	cmp	r3, #48	; 0x30
 8006cca:	d021      	beq.n	8006d10 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	2b30      	cmp	r3, #48	; 0x30
 8006cd0:	d829      	bhi.n	8006d26 <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	2b20      	cmp	r3, #32
 8006cd6:	d011      	beq.n	8006cfc <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	2b20      	cmp	r3, #32
 8006cdc:	d823      	bhi.n	8006d26 <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d003      	beq.n	8006cec <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	2b10      	cmp	r3, #16
 8006ce8:	d004      	beq.n	8006cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>
          break;
 8006cea:	e01c      	b.n	8006d26 <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006cec:	f7ff f80c 	bl	8005d08 <HAL_RCC_GetPCLK1Freq>
 8006cf0:	61f8      	str	r0, [r7, #28]
          break;
 8006cf2:	e01d      	b.n	8006d30 <HAL_RCCEx_GetPeriphCLKFreq+0x7f0>
          frequency = HAL_RCC_GetSysClockFreq();
 8006cf4:	f7fe ff70 	bl	8005bd8 <HAL_RCC_GetSysClockFreq>
 8006cf8:	61f8      	str	r0, [r7, #28]
          break;
 8006cfa:	e019      	b.n	8006d30 <HAL_RCCEx_GetPeriphCLKFreq+0x7f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006cfc:	4b1d      	ldr	r3, [pc, #116]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006d04:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d08:	d10f      	bne.n	8006d2a <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
            frequency = HSI_VALUE;
 8006d0a:	4b1c      	ldr	r3, [pc, #112]	; (8006d7c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006d0c:	61fb      	str	r3, [r7, #28]
          break;
 8006d0e:	e00c      	b.n	8006d2a <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006d10:	4b18      	ldr	r3, [pc, #96]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006d12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d16:	f003 0302 	and.w	r3, r3, #2
 8006d1a:	2b02      	cmp	r3, #2
 8006d1c:	d107      	bne.n	8006d2e <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
            frequency = LSE_VALUE;
 8006d1e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006d22:	61fb      	str	r3, [r7, #28]
          break;
 8006d24:	e003      	b.n	8006d2e <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
          break;
 8006d26:	bf00      	nop
 8006d28:	e322      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006d2a:	bf00      	nop
 8006d2c:	e320      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006d2e:	bf00      	nop
        break;
 8006d30:	e31e      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8006d32:	4b10      	ldr	r3, [pc, #64]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006d34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d38:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006d3c:	60fb      	str	r3, [r7, #12]
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	2bc0      	cmp	r3, #192	; 0xc0
 8006d42:	d027      	beq.n	8006d94 <HAL_RCCEx_GetPeriphCLKFreq+0x854>
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	2bc0      	cmp	r3, #192	; 0xc0
 8006d48:	d82f      	bhi.n	8006daa <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	2b80      	cmp	r3, #128	; 0x80
 8006d4e:	d017      	beq.n	8006d80 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	2b80      	cmp	r3, #128	; 0x80
 8006d54:	d829      	bhi.n	8006daa <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d003      	beq.n	8006d64 <HAL_RCCEx_GetPeriphCLKFreq+0x824>
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	2b40      	cmp	r3, #64	; 0x40
 8006d60:	d004      	beq.n	8006d6c <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
          break;
 8006d62:	e022      	b.n	8006daa <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006d64:	f7fe ffd0 	bl	8005d08 <HAL_RCC_GetPCLK1Freq>
 8006d68:	61f8      	str	r0, [r7, #28]
          break;
 8006d6a:	e023      	b.n	8006db4 <HAL_RCCEx_GetPeriphCLKFreq+0x874>
          frequency = HAL_RCC_GetSysClockFreq();
 8006d6c:	f7fe ff34 	bl	8005bd8 <HAL_RCC_GetSysClockFreq>
 8006d70:	61f8      	str	r0, [r7, #28]
          break;
 8006d72:	e01f      	b.n	8006db4 <HAL_RCCEx_GetPeriphCLKFreq+0x874>
 8006d74:	40021000 	.word	0x40021000
 8006d78:	02dc6c00 	.word	0x02dc6c00
 8006d7c:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006d80:	4b9b      	ldr	r3, [pc, #620]	; (8006ff0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006d88:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d8c:	d10f      	bne.n	8006dae <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
            frequency = HSI_VALUE;
 8006d8e:	4b99      	ldr	r3, [pc, #612]	; (8006ff4 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 8006d90:	61fb      	str	r3, [r7, #28]
          break;
 8006d92:	e00c      	b.n	8006dae <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006d94:	4b96      	ldr	r3, [pc, #600]	; (8006ff0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006d96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d9a:	f003 0302 	and.w	r3, r3, #2
 8006d9e:	2b02      	cmp	r3, #2
 8006da0:	d107      	bne.n	8006db2 <HAL_RCCEx_GetPeriphCLKFreq+0x872>
            frequency = LSE_VALUE;
 8006da2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006da6:	61fb      	str	r3, [r7, #28]
          break;
 8006da8:	e003      	b.n	8006db2 <HAL_RCCEx_GetPeriphCLKFreq+0x872>
          break;
 8006daa:	bf00      	nop
 8006dac:	e2e0      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006dae:	bf00      	nop
 8006db0:	e2de      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006db2:	bf00      	nop
        break;
 8006db4:	e2dc      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8006db6:	4b8e      	ldr	r3, [pc, #568]	; (8006ff0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006db8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006dbc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006dc0:	60fb      	str	r3, [r7, #12]
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006dc8:	d025      	beq.n	8006e16 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006dd0:	d82c      	bhi.n	8006e2c <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006dd8:	d013      	beq.n	8006e02 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006de0:	d824      	bhi.n	8006e2c <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d004      	beq.n	8006df2 <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006dee:	d004      	beq.n	8006dfa <HAL_RCCEx_GetPeriphCLKFreq+0x8ba>
          break;
 8006df0:	e01c      	b.n	8006e2c <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006df2:	f7fe ff89 	bl	8005d08 <HAL_RCC_GetPCLK1Freq>
 8006df6:	61f8      	str	r0, [r7, #28]
          break;
 8006df8:	e01d      	b.n	8006e36 <HAL_RCCEx_GetPeriphCLKFreq+0x8f6>
          frequency = HAL_RCC_GetSysClockFreq();
 8006dfa:	f7fe feed 	bl	8005bd8 <HAL_RCC_GetSysClockFreq>
 8006dfe:	61f8      	str	r0, [r7, #28]
          break;
 8006e00:	e019      	b.n	8006e36 <HAL_RCCEx_GetPeriphCLKFreq+0x8f6>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006e02:	4b7b      	ldr	r3, [pc, #492]	; (8006ff0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006e0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e0e:	d10f      	bne.n	8006e30 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
            frequency = HSI_VALUE;
 8006e10:	4b78      	ldr	r3, [pc, #480]	; (8006ff4 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 8006e12:	61fb      	str	r3, [r7, #28]
          break;
 8006e14:	e00c      	b.n	8006e30 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006e16:	4b76      	ldr	r3, [pc, #472]	; (8006ff0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006e18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e1c:	f003 0302 	and.w	r3, r3, #2
 8006e20:	2b02      	cmp	r3, #2
 8006e22:	d107      	bne.n	8006e34 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
            frequency = LSE_VALUE;
 8006e24:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006e28:	61fb      	str	r3, [r7, #28]
          break;
 8006e2a:	e003      	b.n	8006e34 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
          break;
 8006e2c:	bf00      	nop
 8006e2e:	e29f      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006e30:	bf00      	nop
 8006e32:	e29d      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006e34:	bf00      	nop
        break;
 8006e36:	e29b      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8006e38:	4b6d      	ldr	r3, [pc, #436]	; (8006ff0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006e3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e3e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006e42:	60fb      	str	r3, [r7, #12]
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006e4a:	d025      	beq.n	8006e98 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006e52:	d82c      	bhi.n	8006eae <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006e5a:	d013      	beq.n	8006e84 <HAL_RCCEx_GetPeriphCLKFreq+0x944>
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006e62:	d824      	bhi.n	8006eae <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d004      	beq.n	8006e74 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e70:	d004      	beq.n	8006e7c <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
          break;
 8006e72:	e01c      	b.n	8006eae <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006e74:	f7fe ff48 	bl	8005d08 <HAL_RCC_GetPCLK1Freq>
 8006e78:	61f8      	str	r0, [r7, #28]
          break;
 8006e7a:	e01d      	b.n	8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          frequency = HAL_RCC_GetSysClockFreq();
 8006e7c:	f7fe feac 	bl	8005bd8 <HAL_RCC_GetSysClockFreq>
 8006e80:	61f8      	str	r0, [r7, #28]
          break;
 8006e82:	e019      	b.n	8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006e84:	4b5a      	ldr	r3, [pc, #360]	; (8006ff0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006e8c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e90:	d10f      	bne.n	8006eb2 <HAL_RCCEx_GetPeriphCLKFreq+0x972>
            frequency = HSI_VALUE;
 8006e92:	4b58      	ldr	r3, [pc, #352]	; (8006ff4 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 8006e94:	61fb      	str	r3, [r7, #28]
          break;
 8006e96:	e00c      	b.n	8006eb2 <HAL_RCCEx_GetPeriphCLKFreq+0x972>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006e98:	4b55      	ldr	r3, [pc, #340]	; (8006ff0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006e9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e9e:	f003 0302 	and.w	r3, r3, #2
 8006ea2:	2b02      	cmp	r3, #2
 8006ea4:	d107      	bne.n	8006eb6 <HAL_RCCEx_GetPeriphCLKFreq+0x976>
            frequency = LSE_VALUE;
 8006ea6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006eaa:	61fb      	str	r3, [r7, #28]
          break;
 8006eac:	e003      	b.n	8006eb6 <HAL_RCCEx_GetPeriphCLKFreq+0x976>
          break;
 8006eae:	bf00      	nop
 8006eb0:	e25e      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006eb2:	bf00      	nop
 8006eb4:	e25c      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006eb6:	bf00      	nop
        break;
 8006eb8:	e25a      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8006eba:	4b4d      	ldr	r3, [pc, #308]	; (8006ff0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006ebc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ec0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006ec4:	60fb      	str	r3, [r7, #12]
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006ecc:	d007      	beq.n	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006ed4:	d12f      	bne.n	8006f36 <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          frequency = HAL_RCC_GetSysClockFreq();
 8006ed6:	f7fe fe7f 	bl	8005bd8 <HAL_RCC_GetSysClockFreq>
 8006eda:	61f8      	str	r0, [r7, #28]
          break;
 8006edc:	e02e      	b.n	8006f3c <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8006ede:	4b44      	ldr	r3, [pc, #272]	; (8006ff0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006ee6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006eea:	d126      	bne.n	8006f3a <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
 8006eec:	4b40      	ldr	r3, [pc, #256]	; (8006ff0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006eee:	691b      	ldr	r3, [r3, #16]
 8006ef0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d020      	beq.n	8006f3a <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8006ef8:	4b3d      	ldr	r3, [pc, #244]	; (8006ff0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006efa:	691b      	ldr	r3, [r3, #16]
 8006efc:	0a1b      	lsrs	r3, r3, #8
 8006efe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006f02:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8006f04:	69bb      	ldr	r3, [r7, #24]
 8006f06:	68ba      	ldr	r2, [r7, #8]
 8006f08:	fb03 f202 	mul.w	r2, r3, r2
 8006f0c:	4b38      	ldr	r3, [pc, #224]	; (8006ff0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006f0e:	691b      	ldr	r3, [r3, #16]
 8006f10:	091b      	lsrs	r3, r3, #4
 8006f12:	f003 030f 	and.w	r3, r3, #15
 8006f16:	3301      	adds	r3, #1
 8006f18:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f1c:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8006f1e:	4b34      	ldr	r3, [pc, #208]	; (8006ff0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006f20:	691b      	ldr	r3, [r3, #16]
 8006f22:	0e5b      	lsrs	r3, r3, #25
 8006f24:	f003 0303 	and.w	r3, r3, #3
 8006f28:	3301      	adds	r3, #1
 8006f2a:	005b      	lsls	r3, r3, #1
 8006f2c:	69ba      	ldr	r2, [r7, #24]
 8006f2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f32:	61fb      	str	r3, [r7, #28]
          break;
 8006f34:	e001      	b.n	8006f3a <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
          break;
 8006f36:	bf00      	nop
 8006f38:	e21a      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006f3a:	bf00      	nop
        break;
 8006f3c:	e218      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8006f3e:	4b2c      	ldr	r3, [pc, #176]	; (8006ff0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006f40:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006f44:	f003 0304 	and.w	r3, r3, #4
 8006f48:	60fb      	str	r3, [r7, #12]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d103      	bne.n	8006f58 <HAL_RCCEx_GetPeriphCLKFreq+0xa18>
          frequency = HAL_RCC_GetPCLK2Freq();
 8006f50:	f7fe fef0 	bl	8005d34 <HAL_RCC_GetPCLK2Freq>
 8006f54:	61f8      	str	r0, [r7, #28]
        break;
 8006f56:	e20b      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          frequency = HAL_RCC_GetSysClockFreq();
 8006f58:	f7fe fe3e 	bl	8005bd8 <HAL_RCC_GetSysClockFreq>
 8006f5c:	61f8      	str	r0, [r7, #28]
        break;
 8006f5e:	e207      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
 8006f60:	4b23      	ldr	r3, [pc, #140]	; (8006ff0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006f62:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006f66:	f003 0318 	and.w	r3, r3, #24
 8006f6a:	60fb      	str	r3, [r7, #12]
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	2b10      	cmp	r3, #16
 8006f70:	d010      	beq.n	8006f94 <HAL_RCCEx_GetPeriphCLKFreq+0xa54>
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	2b10      	cmp	r3, #16
 8006f76:	d834      	bhi.n	8006fe2 <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d003      	beq.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	2b08      	cmp	r3, #8
 8006f82:	d024      	beq.n	8006fce <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
          break;
 8006f84:	e02d      	b.n	8006fe2 <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
          frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8006f86:	69b9      	ldr	r1, [r7, #24]
 8006f88:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006f8c:	f000 fbe2 	bl	8007754 <RCCEx_GetSAIxPeriphCLKFreq>
 8006f90:	61f8      	str	r0, [r7, #28]
          break;
 8006f92:	e02b      	b.n	8006fec <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8006f94:	4b16      	ldr	r3, [pc, #88]	; (8006ff0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	f003 0302 	and.w	r3, r3, #2
 8006f9c:	2b02      	cmp	r3, #2
 8006f9e:	d122      	bne.n	8006fe6 <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8006fa0:	4b13      	ldr	r3, [pc, #76]	; (8006ff0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	f003 0308 	and.w	r3, r3, #8
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d005      	beq.n	8006fb8 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
 8006fac:	4b10      	ldr	r3, [pc, #64]	; (8006ff0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	091b      	lsrs	r3, r3, #4
 8006fb2:	f003 030f 	and.w	r3, r3, #15
 8006fb6:	e005      	b.n	8006fc4 <HAL_RCCEx_GetPeriphCLKFreq+0xa84>
 8006fb8:	4b0d      	ldr	r3, [pc, #52]	; (8006ff0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006fba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006fbe:	0a1b      	lsrs	r3, r3, #8
 8006fc0:	f003 030f 	and.w	r3, r3, #15
 8006fc4:	4a0c      	ldr	r2, [pc, #48]	; (8006ff8 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8006fc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006fca:	61fb      	str	r3, [r7, #28]
          break;
 8006fcc:	e00b      	b.n	8006fe6 <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006fce:	4b08      	ldr	r3, [pc, #32]	; (8006ff0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006fd6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006fda:	d106      	bne.n	8006fea <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
            frequency = HSI_VALUE;
 8006fdc:	4b05      	ldr	r3, [pc, #20]	; (8006ff4 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 8006fde:	61fb      	str	r3, [r7, #28]
          break;
 8006fe0:	e003      	b.n	8006fea <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
          break;
 8006fe2:	bf00      	nop
 8006fe4:	e1c4      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006fe6:	bf00      	nop
 8006fe8:	e1c2      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006fea:	bf00      	nop
        break;
 8006fec:	e1c0      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
 8006fee:	bf00      	nop
 8006ff0:	40021000 	.word	0x40021000
 8006ff4:	00f42400 	.word	0x00f42400
 8006ff8:	0800c1bc 	.word	0x0800c1bc
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8006ffc:	4b96      	ldr	r3, [pc, #600]	; (8007258 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8006ffe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007002:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8007006:	60fb      	str	r3, [r7, #12]
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800700e:	d013      	beq.n	8007038 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007016:	d819      	bhi.n	800704c <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	2b00      	cmp	r3, #0
 800701c:	d004      	beq.n	8007028 <HAL_RCCEx_GetPeriphCLKFreq+0xae8>
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007024:	d004      	beq.n	8007030 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>
          break;
 8007026:	e011      	b.n	800704c <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007028:	f7fe fe6e 	bl	8005d08 <HAL_RCC_GetPCLK1Freq>
 800702c:	61f8      	str	r0, [r7, #28]
          break;
 800702e:	e010      	b.n	8007052 <HAL_RCCEx_GetPeriphCLKFreq+0xb12>
          frequency = HAL_RCC_GetSysClockFreq();
 8007030:	f7fe fdd2 	bl	8005bd8 <HAL_RCC_GetSysClockFreq>
 8007034:	61f8      	str	r0, [r7, #28]
          break;
 8007036:	e00c      	b.n	8007052 <HAL_RCCEx_GetPeriphCLKFreq+0xb12>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007038:	4b87      	ldr	r3, [pc, #540]	; (8007258 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007040:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007044:	d104      	bne.n	8007050 <HAL_RCCEx_GetPeriphCLKFreq+0xb10>
            frequency = HSI_VALUE;
 8007046:	4b85      	ldr	r3, [pc, #532]	; (800725c <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 8007048:	61fb      	str	r3, [r7, #28]
          break;
 800704a:	e001      	b.n	8007050 <HAL_RCCEx_GetPeriphCLKFreq+0xb10>
          break;
 800704c:	bf00      	nop
 800704e:	e18f      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007050:	bf00      	nop
        break;
 8007052:	e18d      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8007054:	4b80      	ldr	r3, [pc, #512]	; (8007258 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007056:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800705a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800705e:	60fb      	str	r3, [r7, #12]
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007066:	d013      	beq.n	8007090 <HAL_RCCEx_GetPeriphCLKFreq+0xb50>
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800706e:	d819      	bhi.n	80070a4 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	2b00      	cmp	r3, #0
 8007074:	d004      	beq.n	8007080 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800707c:	d004      	beq.n	8007088 <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
          break;
 800707e:	e011      	b.n	80070a4 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007080:	f7fe fe42 	bl	8005d08 <HAL_RCC_GetPCLK1Freq>
 8007084:	61f8      	str	r0, [r7, #28]
          break;
 8007086:	e010      	b.n	80070aa <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
          frequency = HAL_RCC_GetSysClockFreq();
 8007088:	f7fe fda6 	bl	8005bd8 <HAL_RCC_GetSysClockFreq>
 800708c:	61f8      	str	r0, [r7, #28]
          break;
 800708e:	e00c      	b.n	80070aa <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007090:	4b71      	ldr	r3, [pc, #452]	; (8007258 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007098:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800709c:	d104      	bne.n	80070a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
            frequency = HSI_VALUE;
 800709e:	4b6f      	ldr	r3, [pc, #444]	; (800725c <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 80070a0:	61fb      	str	r3, [r7, #28]
          break;
 80070a2:	e001      	b.n	80070a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
          break;
 80070a4:	bf00      	nop
 80070a6:	e163      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80070a8:	bf00      	nop
        break;
 80070aa:	e161      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 80070ac:	4b6a      	ldr	r3, [pc, #424]	; (8007258 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 80070ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070b2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80070b6:	60fb      	str	r3, [r7, #12]
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80070be:	d013      	beq.n	80070e8 <HAL_RCCEx_GetPeriphCLKFreq+0xba8>
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80070c6:	d819      	bhi.n	80070fc <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d004      	beq.n	80070d8 <HAL_RCCEx_GetPeriphCLKFreq+0xb98>
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80070d4:	d004      	beq.n	80070e0 <HAL_RCCEx_GetPeriphCLKFreq+0xba0>
          break;
 80070d6:	e011      	b.n	80070fc <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
          frequency = HAL_RCC_GetPCLK1Freq();
 80070d8:	f7fe fe16 	bl	8005d08 <HAL_RCC_GetPCLK1Freq>
 80070dc:	61f8      	str	r0, [r7, #28]
          break;
 80070de:	e010      	b.n	8007102 <HAL_RCCEx_GetPeriphCLKFreq+0xbc2>
          frequency = HAL_RCC_GetSysClockFreq();
 80070e0:	f7fe fd7a 	bl	8005bd8 <HAL_RCC_GetSysClockFreq>
 80070e4:	61f8      	str	r0, [r7, #28]
          break;
 80070e6:	e00c      	b.n	8007102 <HAL_RCCEx_GetPeriphCLKFreq+0xbc2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80070e8:	4b5b      	ldr	r3, [pc, #364]	; (8007258 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80070f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80070f4:	d104      	bne.n	8007100 <HAL_RCCEx_GetPeriphCLKFreq+0xbc0>
            frequency = HSI_VALUE;
 80070f6:	4b59      	ldr	r3, [pc, #356]	; (800725c <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 80070f8:	61fb      	str	r3, [r7, #28]
          break;
 80070fa:	e001      	b.n	8007100 <HAL_RCCEx_GetPeriphCLKFreq+0xbc0>
          break;
 80070fc:	bf00      	nop
 80070fe:	e137      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007100:	bf00      	nop
        break;
 8007102:	e135      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8007104:	4b54      	ldr	r3, [pc, #336]	; (8007258 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007106:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800710a:	f003 0303 	and.w	r3, r3, #3
 800710e:	60fb      	str	r3, [r7, #12]
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	2b02      	cmp	r3, #2
 8007114:	d011      	beq.n	800713a <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	2b02      	cmp	r3, #2
 800711a:	d818      	bhi.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	2b00      	cmp	r3, #0
 8007120:	d003      	beq.n	800712a <HAL_RCCEx_GetPeriphCLKFreq+0xbea>
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	2b01      	cmp	r3, #1
 8007126:	d004      	beq.n	8007132 <HAL_RCCEx_GetPeriphCLKFreq+0xbf2>
          break;
 8007128:	e011      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
          frequency = HAL_RCC_GetPCLK1Freq();
 800712a:	f7fe fded 	bl	8005d08 <HAL_RCC_GetPCLK1Freq>
 800712e:	61f8      	str	r0, [r7, #28]
          break;
 8007130:	e010      	b.n	8007154 <HAL_RCCEx_GetPeriphCLKFreq+0xc14>
          frequency = HAL_RCC_GetSysClockFreq();
 8007132:	f7fe fd51 	bl	8005bd8 <HAL_RCC_GetSysClockFreq>
 8007136:	61f8      	str	r0, [r7, #28]
          break;
 8007138:	e00c      	b.n	8007154 <HAL_RCCEx_GetPeriphCLKFreq+0xc14>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800713a:	4b47      	ldr	r3, [pc, #284]	; (8007258 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007142:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007146:	d104      	bne.n	8007152 <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
            frequency = HSI_VALUE;
 8007148:	4b44      	ldr	r3, [pc, #272]	; (800725c <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 800714a:	61fb      	str	r3, [r7, #28]
          break;
 800714c:	e001      	b.n	8007152 <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
          break;
 800714e:	bf00      	nop
 8007150:	e10e      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007152:	bf00      	nop
        break;
 8007154:	e10c      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8007156:	4b40      	ldr	r3, [pc, #256]	; (8007258 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007158:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800715c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8007160:	60fb      	str	r3, [r7, #12]
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8007168:	d02c      	beq.n	80071c4 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8007170:	d833      	bhi.n	80071da <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007178:	d01a      	beq.n	80071b0 <HAL_RCCEx_GetPeriphCLKFreq+0xc70>
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007180:	d82b      	bhi.n	80071da <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	2b00      	cmp	r3, #0
 8007186:	d004      	beq.n	8007192 <HAL_RCCEx_GetPeriphCLKFreq+0xc52>
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800718e:	d004      	beq.n	800719a <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
          break;
 8007190:	e023      	b.n	80071da <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007192:	f7fe fdb9 	bl	8005d08 <HAL_RCC_GetPCLK1Freq>
 8007196:	61f8      	str	r0, [r7, #28]
          break;
 8007198:	e026      	b.n	80071e8 <HAL_RCCEx_GetPeriphCLKFreq+0xca8>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800719a:	4b2f      	ldr	r3, [pc, #188]	; (8007258 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800719c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80071a0:	f003 0302 	and.w	r3, r3, #2
 80071a4:	2b02      	cmp	r3, #2
 80071a6:	d11a      	bne.n	80071de <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
              frequency = LSI_VALUE;
 80071a8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 80071ac:	61fb      	str	r3, [r7, #28]
          break;
 80071ae:	e016      	b.n	80071de <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80071b0:	4b29      	ldr	r3, [pc, #164]	; (8007258 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80071b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80071bc:	d111      	bne.n	80071e2 <HAL_RCCEx_GetPeriphCLKFreq+0xca2>
            frequency = HSI_VALUE;
 80071be:	4b27      	ldr	r3, [pc, #156]	; (800725c <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 80071c0:	61fb      	str	r3, [r7, #28]
          break;
 80071c2:	e00e      	b.n	80071e2 <HAL_RCCEx_GetPeriphCLKFreq+0xca2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80071c4:	4b24      	ldr	r3, [pc, #144]	; (8007258 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 80071c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80071ca:	f003 0302 	and.w	r3, r3, #2
 80071ce:	2b02      	cmp	r3, #2
 80071d0:	d109      	bne.n	80071e6 <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
            frequency = LSE_VALUE;
 80071d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80071d6:	61fb      	str	r3, [r7, #28]
          break;
 80071d8:	e005      	b.n	80071e6 <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
          break;
 80071da:	bf00      	nop
 80071dc:	e0c8      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80071de:	bf00      	nop
 80071e0:	e0c6      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80071e2:	bf00      	nop
 80071e4:	e0c4      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80071e6:	bf00      	nop
        break;
 80071e8:	e0c2      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80071ea:	4b1b      	ldr	r3, [pc, #108]	; (8007258 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 80071ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071f0:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80071f4:	60fb      	str	r3, [r7, #12]
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80071fc:	d030      	beq.n	8007260 <HAL_RCCEx_GetPeriphCLKFreq+0xd20>
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007204:	d837      	bhi.n	8007276 <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800720c:	d01a      	beq.n	8007244 <HAL_RCCEx_GetPeriphCLKFreq+0xd04>
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007214:	d82f      	bhi.n	8007276 <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	2b00      	cmp	r3, #0
 800721a:	d004      	beq.n	8007226 <HAL_RCCEx_GetPeriphCLKFreq+0xce6>
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007222:	d004      	beq.n	800722e <HAL_RCCEx_GetPeriphCLKFreq+0xcee>
          break;
 8007224:	e027      	b.n	8007276 <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007226:	f7fe fd6f 	bl	8005d08 <HAL_RCC_GetPCLK1Freq>
 800722a:	61f8      	str	r0, [r7, #28]
          break;
 800722c:	e02a      	b.n	8007284 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800722e:	4b0a      	ldr	r3, [pc, #40]	; (8007258 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007230:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007234:	f003 0302 	and.w	r3, r3, #2
 8007238:	2b02      	cmp	r3, #2
 800723a:	d11e      	bne.n	800727a <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
              frequency = LSI_VALUE;
 800723c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8007240:	61fb      	str	r3, [r7, #28]
          break;
 8007242:	e01a      	b.n	800727a <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007244:	4b04      	ldr	r3, [pc, #16]	; (8007258 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800724c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007250:	d115      	bne.n	800727e <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
            frequency = HSI_VALUE;
 8007252:	4b02      	ldr	r3, [pc, #8]	; (800725c <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 8007254:	61fb      	str	r3, [r7, #28]
          break;
 8007256:	e012      	b.n	800727e <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
 8007258:	40021000 	.word	0x40021000
 800725c:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007260:	4b46      	ldr	r3, [pc, #280]	; (800737c <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8007262:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007266:	f003 0302 	and.w	r3, r3, #2
 800726a:	2b02      	cmp	r3, #2
 800726c:	d109      	bne.n	8007282 <HAL_RCCEx_GetPeriphCLKFreq+0xd42>
            frequency = LSE_VALUE;
 800726e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007272:	61fb      	str	r3, [r7, #28]
          break;
 8007274:	e005      	b.n	8007282 <HAL_RCCEx_GetPeriphCLKFreq+0xd42>
          break;
 8007276:	bf00      	nop
 8007278:	e07a      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800727a:	bf00      	nop
 800727c:	e078      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800727e:	bf00      	nop
 8007280:	e076      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007282:	bf00      	nop
        break;
 8007284:	e074      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8007286:	4b3d      	ldr	r3, [pc, #244]	; (800737c <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8007288:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800728c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8007290:	60fb      	str	r3, [r7, #12]
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007298:	d02c      	beq.n	80072f4 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80072a0:	d855      	bhi.n	800734e <HAL_RCCEx_GetPeriphCLKFreq+0xe0e>
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d004      	beq.n	80072b2 <HAL_RCCEx_GetPeriphCLKFreq+0xd72>
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80072ae:	d004      	beq.n	80072ba <HAL_RCCEx_GetPeriphCLKFreq+0xd7a>
          break;
 80072b0:	e04d      	b.n	800734e <HAL_RCCEx_GetPeriphCLKFreq+0xe0e>
          frequency = HAL_RCC_GetSysClockFreq();
 80072b2:	f7fe fc91 	bl	8005bd8 <HAL_RCC_GetSysClockFreq>
 80072b6:	61f8      	str	r0, [r7, #28]
          break;
 80072b8:	e04e      	b.n	8007358 <HAL_RCCEx_GetPeriphCLKFreq+0xe18>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80072ba:	4b30      	ldr	r3, [pc, #192]	; (800737c <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	f003 0302 	and.w	r3, r3, #2
 80072c2:	2b02      	cmp	r3, #2
 80072c4:	d145      	bne.n	8007352 <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80072c6:	4b2d      	ldr	r3, [pc, #180]	; (800737c <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	f003 0308 	and.w	r3, r3, #8
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d005      	beq.n	80072de <HAL_RCCEx_GetPeriphCLKFreq+0xd9e>
 80072d2:	4b2a      	ldr	r3, [pc, #168]	; (800737c <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	091b      	lsrs	r3, r3, #4
 80072d8:	f003 030f 	and.w	r3, r3, #15
 80072dc:	e005      	b.n	80072ea <HAL_RCCEx_GetPeriphCLKFreq+0xdaa>
 80072de:	4b27      	ldr	r3, [pc, #156]	; (800737c <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 80072e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80072e4:	0a1b      	lsrs	r3, r3, #8
 80072e6:	f003 030f 	and.w	r3, r3, #15
 80072ea:	4a25      	ldr	r2, [pc, #148]	; (8007380 <HAL_RCCEx_GetPeriphCLKFreq+0xe40>)
 80072ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80072f0:	61fb      	str	r3, [r7, #28]
          break;
 80072f2:	e02e      	b.n	8007352 <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 80072f4:	4b21      	ldr	r3, [pc, #132]	; (800737c <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80072fc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007300:	d129      	bne.n	8007356 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8007302:	4b1e      	ldr	r3, [pc, #120]	; (800737c <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8007304:	68db      	ldr	r3, [r3, #12]
 8007306:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800730a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800730e:	d122      	bne.n	8007356 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8007310:	4b1a      	ldr	r3, [pc, #104]	; (800737c <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8007312:	68db      	ldr	r3, [r3, #12]
 8007314:	0a1b      	lsrs	r3, r3, #8
 8007316:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800731a:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800731c:	69bb      	ldr	r3, [r7, #24]
 800731e:	68ba      	ldr	r2, [r7, #8]
 8007320:	fb03 f202 	mul.w	r2, r3, r2
 8007324:	4b15      	ldr	r3, [pc, #84]	; (800737c <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8007326:	68db      	ldr	r3, [r3, #12]
 8007328:	091b      	lsrs	r3, r3, #4
 800732a:	f003 030f 	and.w	r3, r3, #15
 800732e:	3301      	adds	r3, #1
 8007330:	fbb2 f3f3 	udiv	r3, r2, r3
 8007334:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8007336:	4b11      	ldr	r3, [pc, #68]	; (800737c <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8007338:	68db      	ldr	r3, [r3, #12]
 800733a:	0d5b      	lsrs	r3, r3, #21
 800733c:	f003 0303 	and.w	r3, r3, #3
 8007340:	3301      	adds	r3, #1
 8007342:	005b      	lsls	r3, r3, #1
 8007344:	69ba      	ldr	r2, [r7, #24]
 8007346:	fbb2 f3f3 	udiv	r3, r2, r3
 800734a:	61fb      	str	r3, [r7, #28]
          break;
 800734c:	e003      	b.n	8007356 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
          break;
 800734e:	bf00      	nop
 8007350:	e00e      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007352:	bf00      	nop
 8007354:	e00c      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007356:	bf00      	nop
        break;
 8007358:	e00a      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800735a:	bf00      	nop
 800735c:	e008      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800735e:	bf00      	nop
 8007360:	e006      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 8007362:	bf00      	nop
 8007364:	e004      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 8007366:	bf00      	nop
 8007368:	e002      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800736a:	bf00      	nop
 800736c:	e000      	b.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800736e:	bf00      	nop
    }
  }

  return(frequency);
 8007370:	69fb      	ldr	r3, [r7, #28]
}
 8007372:	4618      	mov	r0, r3
 8007374:	3720      	adds	r7, #32
 8007376:	46bd      	mov	sp, r7
 8007378:	bd80      	pop	{r7, pc}
 800737a:	bf00      	nop
 800737c:	40021000 	.word	0x40021000
 8007380:	0800c1bc 	.word	0x0800c1bc

08007384 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8007384:	b580      	push	{r7, lr}
 8007386:	b084      	sub	sp, #16
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
 800738c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800738e:	2300      	movs	r3, #0
 8007390:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007392:	4b72      	ldr	r3, [pc, #456]	; (800755c <RCCEx_PLLSAI1_Config+0x1d8>)
 8007394:	68db      	ldr	r3, [r3, #12]
 8007396:	f003 0303 	and.w	r3, r3, #3
 800739a:	2b00      	cmp	r3, #0
 800739c:	d00e      	beq.n	80073bc <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800739e:	4b6f      	ldr	r3, [pc, #444]	; (800755c <RCCEx_PLLSAI1_Config+0x1d8>)
 80073a0:	68db      	ldr	r3, [r3, #12]
 80073a2:	f003 0203 	and.w	r2, r3, #3
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	429a      	cmp	r2, r3
 80073ac:	d103      	bne.n	80073b6 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
       ||
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d142      	bne.n	800743c <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80073b6:	2301      	movs	r3, #1
 80073b8:	73fb      	strb	r3, [r7, #15]
 80073ba:	e03f      	b.n	800743c <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	2b03      	cmp	r3, #3
 80073c2:	d018      	beq.n	80073f6 <RCCEx_PLLSAI1_Config+0x72>
 80073c4:	2b03      	cmp	r3, #3
 80073c6:	d825      	bhi.n	8007414 <RCCEx_PLLSAI1_Config+0x90>
 80073c8:	2b01      	cmp	r3, #1
 80073ca:	d002      	beq.n	80073d2 <RCCEx_PLLSAI1_Config+0x4e>
 80073cc:	2b02      	cmp	r3, #2
 80073ce:	d009      	beq.n	80073e4 <RCCEx_PLLSAI1_Config+0x60>
 80073d0:	e020      	b.n	8007414 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80073d2:	4b62      	ldr	r3, [pc, #392]	; (800755c <RCCEx_PLLSAI1_Config+0x1d8>)
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	f003 0302 	and.w	r3, r3, #2
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d11d      	bne.n	800741a <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80073de:	2301      	movs	r3, #1
 80073e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80073e2:	e01a      	b.n	800741a <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80073e4:	4b5d      	ldr	r3, [pc, #372]	; (800755c <RCCEx_PLLSAI1_Config+0x1d8>)
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d116      	bne.n	800741e <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80073f0:	2301      	movs	r3, #1
 80073f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80073f4:	e013      	b.n	800741e <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80073f6:	4b59      	ldr	r3, [pc, #356]	; (800755c <RCCEx_PLLSAI1_Config+0x1d8>)
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d10f      	bne.n	8007422 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007402:	4b56      	ldr	r3, [pc, #344]	; (800755c <RCCEx_PLLSAI1_Config+0x1d8>)
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800740a:	2b00      	cmp	r3, #0
 800740c:	d109      	bne.n	8007422 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 800740e:	2301      	movs	r3, #1
 8007410:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007412:	e006      	b.n	8007422 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8007414:	2301      	movs	r3, #1
 8007416:	73fb      	strb	r3, [r7, #15]
      break;
 8007418:	e004      	b.n	8007424 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800741a:	bf00      	nop
 800741c:	e002      	b.n	8007424 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800741e:	bf00      	nop
 8007420:	e000      	b.n	8007424 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8007422:	bf00      	nop
    }

    if(status == HAL_OK)
 8007424:	7bfb      	ldrb	r3, [r7, #15]
 8007426:	2b00      	cmp	r3, #0
 8007428:	d108      	bne.n	800743c <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800742a:	4b4c      	ldr	r3, [pc, #304]	; (800755c <RCCEx_PLLSAI1_Config+0x1d8>)
 800742c:	68db      	ldr	r3, [r3, #12]
 800742e:	f023 0203 	bic.w	r2, r3, #3
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	4949      	ldr	r1, [pc, #292]	; (800755c <RCCEx_PLLSAI1_Config+0x1d8>)
 8007438:	4313      	orrs	r3, r2
 800743a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800743c:	7bfb      	ldrb	r3, [r7, #15]
 800743e:	2b00      	cmp	r3, #0
 8007440:	f040 8086 	bne.w	8007550 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8007444:	4b45      	ldr	r3, [pc, #276]	; (800755c <RCCEx_PLLSAI1_Config+0x1d8>)
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	4a44      	ldr	r2, [pc, #272]	; (800755c <RCCEx_PLLSAI1_Config+0x1d8>)
 800744a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800744e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007450:	f7fb fe00 	bl	8003054 <HAL_GetTick>
 8007454:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007456:	e009      	b.n	800746c <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007458:	f7fb fdfc 	bl	8003054 <HAL_GetTick>
 800745c:	4602      	mov	r2, r0
 800745e:	68bb      	ldr	r3, [r7, #8]
 8007460:	1ad3      	subs	r3, r2, r3
 8007462:	2b02      	cmp	r3, #2
 8007464:	d902      	bls.n	800746c <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8007466:	2303      	movs	r3, #3
 8007468:	73fb      	strb	r3, [r7, #15]
        break;
 800746a:	e005      	b.n	8007478 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800746c:	4b3b      	ldr	r3, [pc, #236]	; (800755c <RCCEx_PLLSAI1_Config+0x1d8>)
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007474:	2b00      	cmp	r3, #0
 8007476:	d1ef      	bne.n	8007458 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8007478:	7bfb      	ldrb	r3, [r7, #15]
 800747a:	2b00      	cmp	r3, #0
 800747c:	d168      	bne.n	8007550 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800747e:	683b      	ldr	r3, [r7, #0]
 8007480:	2b00      	cmp	r3, #0
 8007482:	d113      	bne.n	80074ac <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007484:	4b35      	ldr	r3, [pc, #212]	; (800755c <RCCEx_PLLSAI1_Config+0x1d8>)
 8007486:	691a      	ldr	r2, [r3, #16]
 8007488:	4b35      	ldr	r3, [pc, #212]	; (8007560 <RCCEx_PLLSAI1_Config+0x1dc>)
 800748a:	4013      	ands	r3, r2
 800748c:	687a      	ldr	r2, [r7, #4]
 800748e:	6892      	ldr	r2, [r2, #8]
 8007490:	0211      	lsls	r1, r2, #8
 8007492:	687a      	ldr	r2, [r7, #4]
 8007494:	68d2      	ldr	r2, [r2, #12]
 8007496:	06d2      	lsls	r2, r2, #27
 8007498:	4311      	orrs	r1, r2
 800749a:	687a      	ldr	r2, [r7, #4]
 800749c:	6852      	ldr	r2, [r2, #4]
 800749e:	3a01      	subs	r2, #1
 80074a0:	0112      	lsls	r2, r2, #4
 80074a2:	430a      	orrs	r2, r1
 80074a4:	492d      	ldr	r1, [pc, #180]	; (800755c <RCCEx_PLLSAI1_Config+0x1d8>)
 80074a6:	4313      	orrs	r3, r2
 80074a8:	610b      	str	r3, [r1, #16]
 80074aa:	e02d      	b.n	8007508 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80074ac:	683b      	ldr	r3, [r7, #0]
 80074ae:	2b01      	cmp	r3, #1
 80074b0:	d115      	bne.n	80074de <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80074b2:	4b2a      	ldr	r3, [pc, #168]	; (800755c <RCCEx_PLLSAI1_Config+0x1d8>)
 80074b4:	691a      	ldr	r2, [r3, #16]
 80074b6:	4b2b      	ldr	r3, [pc, #172]	; (8007564 <RCCEx_PLLSAI1_Config+0x1e0>)
 80074b8:	4013      	ands	r3, r2
 80074ba:	687a      	ldr	r2, [r7, #4]
 80074bc:	6892      	ldr	r2, [r2, #8]
 80074be:	0211      	lsls	r1, r2, #8
 80074c0:	687a      	ldr	r2, [r7, #4]
 80074c2:	6912      	ldr	r2, [r2, #16]
 80074c4:	0852      	lsrs	r2, r2, #1
 80074c6:	3a01      	subs	r2, #1
 80074c8:	0552      	lsls	r2, r2, #21
 80074ca:	4311      	orrs	r1, r2
 80074cc:	687a      	ldr	r2, [r7, #4]
 80074ce:	6852      	ldr	r2, [r2, #4]
 80074d0:	3a01      	subs	r2, #1
 80074d2:	0112      	lsls	r2, r2, #4
 80074d4:	430a      	orrs	r2, r1
 80074d6:	4921      	ldr	r1, [pc, #132]	; (800755c <RCCEx_PLLSAI1_Config+0x1d8>)
 80074d8:	4313      	orrs	r3, r2
 80074da:	610b      	str	r3, [r1, #16]
 80074dc:	e014      	b.n	8007508 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80074de:	4b1f      	ldr	r3, [pc, #124]	; (800755c <RCCEx_PLLSAI1_Config+0x1d8>)
 80074e0:	691a      	ldr	r2, [r3, #16]
 80074e2:	4b21      	ldr	r3, [pc, #132]	; (8007568 <RCCEx_PLLSAI1_Config+0x1e4>)
 80074e4:	4013      	ands	r3, r2
 80074e6:	687a      	ldr	r2, [r7, #4]
 80074e8:	6892      	ldr	r2, [r2, #8]
 80074ea:	0211      	lsls	r1, r2, #8
 80074ec:	687a      	ldr	r2, [r7, #4]
 80074ee:	6952      	ldr	r2, [r2, #20]
 80074f0:	0852      	lsrs	r2, r2, #1
 80074f2:	3a01      	subs	r2, #1
 80074f4:	0652      	lsls	r2, r2, #25
 80074f6:	4311      	orrs	r1, r2
 80074f8:	687a      	ldr	r2, [r7, #4]
 80074fa:	6852      	ldr	r2, [r2, #4]
 80074fc:	3a01      	subs	r2, #1
 80074fe:	0112      	lsls	r2, r2, #4
 8007500:	430a      	orrs	r2, r1
 8007502:	4916      	ldr	r1, [pc, #88]	; (800755c <RCCEx_PLLSAI1_Config+0x1d8>)
 8007504:	4313      	orrs	r3, r2
 8007506:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8007508:	4b14      	ldr	r3, [pc, #80]	; (800755c <RCCEx_PLLSAI1_Config+0x1d8>)
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	4a13      	ldr	r2, [pc, #76]	; (800755c <RCCEx_PLLSAI1_Config+0x1d8>)
 800750e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007512:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007514:	f7fb fd9e 	bl	8003054 <HAL_GetTick>
 8007518:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800751a:	e009      	b.n	8007530 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800751c:	f7fb fd9a 	bl	8003054 <HAL_GetTick>
 8007520:	4602      	mov	r2, r0
 8007522:	68bb      	ldr	r3, [r7, #8]
 8007524:	1ad3      	subs	r3, r2, r3
 8007526:	2b02      	cmp	r3, #2
 8007528:	d902      	bls.n	8007530 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800752a:	2303      	movs	r3, #3
 800752c:	73fb      	strb	r3, [r7, #15]
          break;
 800752e:	e005      	b.n	800753c <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007530:	4b0a      	ldr	r3, [pc, #40]	; (800755c <RCCEx_PLLSAI1_Config+0x1d8>)
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007538:	2b00      	cmp	r3, #0
 800753a:	d0ef      	beq.n	800751c <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800753c:	7bfb      	ldrb	r3, [r7, #15]
 800753e:	2b00      	cmp	r3, #0
 8007540:	d106      	bne.n	8007550 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8007542:	4b06      	ldr	r3, [pc, #24]	; (800755c <RCCEx_PLLSAI1_Config+0x1d8>)
 8007544:	691a      	ldr	r2, [r3, #16]
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	699b      	ldr	r3, [r3, #24]
 800754a:	4904      	ldr	r1, [pc, #16]	; (800755c <RCCEx_PLLSAI1_Config+0x1d8>)
 800754c:	4313      	orrs	r3, r2
 800754e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8007550:	7bfb      	ldrb	r3, [r7, #15]
}
 8007552:	4618      	mov	r0, r3
 8007554:	3710      	adds	r7, #16
 8007556:	46bd      	mov	sp, r7
 8007558:	bd80      	pop	{r7, pc}
 800755a:	bf00      	nop
 800755c:	40021000 	.word	0x40021000
 8007560:	07ff800f 	.word	0x07ff800f
 8007564:	ff9f800f 	.word	0xff9f800f
 8007568:	f9ff800f 	.word	0xf9ff800f

0800756c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800756c:	b580      	push	{r7, lr}
 800756e:	b084      	sub	sp, #16
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]
 8007574:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007576:	2300      	movs	r3, #0
 8007578:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800757a:	4b72      	ldr	r3, [pc, #456]	; (8007744 <RCCEx_PLLSAI2_Config+0x1d8>)
 800757c:	68db      	ldr	r3, [r3, #12]
 800757e:	f003 0303 	and.w	r3, r3, #3
 8007582:	2b00      	cmp	r3, #0
 8007584:	d00e      	beq.n	80075a4 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8007586:	4b6f      	ldr	r3, [pc, #444]	; (8007744 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007588:	68db      	ldr	r3, [r3, #12]
 800758a:	f003 0203 	and.w	r2, r3, #3
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	429a      	cmp	r2, r3
 8007594:	d103      	bne.n	800759e <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
       ||
 800759a:	2b00      	cmp	r3, #0
 800759c:	d142      	bne.n	8007624 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800759e:	2301      	movs	r3, #1
 80075a0:	73fb      	strb	r3, [r7, #15]
 80075a2:	e03f      	b.n	8007624 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	2b03      	cmp	r3, #3
 80075aa:	d018      	beq.n	80075de <RCCEx_PLLSAI2_Config+0x72>
 80075ac:	2b03      	cmp	r3, #3
 80075ae:	d825      	bhi.n	80075fc <RCCEx_PLLSAI2_Config+0x90>
 80075b0:	2b01      	cmp	r3, #1
 80075b2:	d002      	beq.n	80075ba <RCCEx_PLLSAI2_Config+0x4e>
 80075b4:	2b02      	cmp	r3, #2
 80075b6:	d009      	beq.n	80075cc <RCCEx_PLLSAI2_Config+0x60>
 80075b8:	e020      	b.n	80075fc <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80075ba:	4b62      	ldr	r3, [pc, #392]	; (8007744 <RCCEx_PLLSAI2_Config+0x1d8>)
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	f003 0302 	and.w	r3, r3, #2
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d11d      	bne.n	8007602 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80075c6:	2301      	movs	r3, #1
 80075c8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80075ca:	e01a      	b.n	8007602 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80075cc:	4b5d      	ldr	r3, [pc, #372]	; (8007744 <RCCEx_PLLSAI2_Config+0x1d8>)
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d116      	bne.n	8007606 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80075d8:	2301      	movs	r3, #1
 80075da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80075dc:	e013      	b.n	8007606 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80075de:	4b59      	ldr	r3, [pc, #356]	; (8007744 <RCCEx_PLLSAI2_Config+0x1d8>)
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d10f      	bne.n	800760a <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80075ea:	4b56      	ldr	r3, [pc, #344]	; (8007744 <RCCEx_PLLSAI2_Config+0x1d8>)
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d109      	bne.n	800760a <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80075f6:	2301      	movs	r3, #1
 80075f8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80075fa:	e006      	b.n	800760a <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 80075fc:	2301      	movs	r3, #1
 80075fe:	73fb      	strb	r3, [r7, #15]
      break;
 8007600:	e004      	b.n	800760c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8007602:	bf00      	nop
 8007604:	e002      	b.n	800760c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8007606:	bf00      	nop
 8007608:	e000      	b.n	800760c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800760a:	bf00      	nop
    }

    if(status == HAL_OK)
 800760c:	7bfb      	ldrb	r3, [r7, #15]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d108      	bne.n	8007624 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8007612:	4b4c      	ldr	r3, [pc, #304]	; (8007744 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007614:	68db      	ldr	r3, [r3, #12]
 8007616:	f023 0203 	bic.w	r2, r3, #3
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	4949      	ldr	r1, [pc, #292]	; (8007744 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007620:	4313      	orrs	r3, r2
 8007622:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8007624:	7bfb      	ldrb	r3, [r7, #15]
 8007626:	2b00      	cmp	r3, #0
 8007628:	f040 8086 	bne.w	8007738 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800762c:	4b45      	ldr	r3, [pc, #276]	; (8007744 <RCCEx_PLLSAI2_Config+0x1d8>)
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	4a44      	ldr	r2, [pc, #272]	; (8007744 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007632:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007636:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007638:	f7fb fd0c 	bl	8003054 <HAL_GetTick>
 800763c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800763e:	e009      	b.n	8007654 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007640:	f7fb fd08 	bl	8003054 <HAL_GetTick>
 8007644:	4602      	mov	r2, r0
 8007646:	68bb      	ldr	r3, [r7, #8]
 8007648:	1ad3      	subs	r3, r2, r3
 800764a:	2b02      	cmp	r3, #2
 800764c:	d902      	bls.n	8007654 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800764e:	2303      	movs	r3, #3
 8007650:	73fb      	strb	r3, [r7, #15]
        break;
 8007652:	e005      	b.n	8007660 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007654:	4b3b      	ldr	r3, [pc, #236]	; (8007744 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800765c:	2b00      	cmp	r3, #0
 800765e:	d1ef      	bne.n	8007640 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8007660:	7bfb      	ldrb	r3, [r7, #15]
 8007662:	2b00      	cmp	r3, #0
 8007664:	d168      	bne.n	8007738 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007666:	683b      	ldr	r3, [r7, #0]
 8007668:	2b00      	cmp	r3, #0
 800766a:	d113      	bne.n	8007694 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800766c:	4b35      	ldr	r3, [pc, #212]	; (8007744 <RCCEx_PLLSAI2_Config+0x1d8>)
 800766e:	695a      	ldr	r2, [r3, #20]
 8007670:	4b35      	ldr	r3, [pc, #212]	; (8007748 <RCCEx_PLLSAI2_Config+0x1dc>)
 8007672:	4013      	ands	r3, r2
 8007674:	687a      	ldr	r2, [r7, #4]
 8007676:	6892      	ldr	r2, [r2, #8]
 8007678:	0211      	lsls	r1, r2, #8
 800767a:	687a      	ldr	r2, [r7, #4]
 800767c:	68d2      	ldr	r2, [r2, #12]
 800767e:	06d2      	lsls	r2, r2, #27
 8007680:	4311      	orrs	r1, r2
 8007682:	687a      	ldr	r2, [r7, #4]
 8007684:	6852      	ldr	r2, [r2, #4]
 8007686:	3a01      	subs	r2, #1
 8007688:	0112      	lsls	r2, r2, #4
 800768a:	430a      	orrs	r2, r1
 800768c:	492d      	ldr	r1, [pc, #180]	; (8007744 <RCCEx_PLLSAI2_Config+0x1d8>)
 800768e:	4313      	orrs	r3, r2
 8007690:	614b      	str	r3, [r1, #20]
 8007692:	e02d      	b.n	80076f0 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8007694:	683b      	ldr	r3, [r7, #0]
 8007696:	2b01      	cmp	r3, #1
 8007698:	d115      	bne.n	80076c6 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800769a:	4b2a      	ldr	r3, [pc, #168]	; (8007744 <RCCEx_PLLSAI2_Config+0x1d8>)
 800769c:	695a      	ldr	r2, [r3, #20]
 800769e:	4b2b      	ldr	r3, [pc, #172]	; (800774c <RCCEx_PLLSAI2_Config+0x1e0>)
 80076a0:	4013      	ands	r3, r2
 80076a2:	687a      	ldr	r2, [r7, #4]
 80076a4:	6892      	ldr	r2, [r2, #8]
 80076a6:	0211      	lsls	r1, r2, #8
 80076a8:	687a      	ldr	r2, [r7, #4]
 80076aa:	6912      	ldr	r2, [r2, #16]
 80076ac:	0852      	lsrs	r2, r2, #1
 80076ae:	3a01      	subs	r2, #1
 80076b0:	0552      	lsls	r2, r2, #21
 80076b2:	4311      	orrs	r1, r2
 80076b4:	687a      	ldr	r2, [r7, #4]
 80076b6:	6852      	ldr	r2, [r2, #4]
 80076b8:	3a01      	subs	r2, #1
 80076ba:	0112      	lsls	r2, r2, #4
 80076bc:	430a      	orrs	r2, r1
 80076be:	4921      	ldr	r1, [pc, #132]	; (8007744 <RCCEx_PLLSAI2_Config+0x1d8>)
 80076c0:	4313      	orrs	r3, r2
 80076c2:	614b      	str	r3, [r1, #20]
 80076c4:	e014      	b.n	80076f0 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80076c6:	4b1f      	ldr	r3, [pc, #124]	; (8007744 <RCCEx_PLLSAI2_Config+0x1d8>)
 80076c8:	695a      	ldr	r2, [r3, #20]
 80076ca:	4b21      	ldr	r3, [pc, #132]	; (8007750 <RCCEx_PLLSAI2_Config+0x1e4>)
 80076cc:	4013      	ands	r3, r2
 80076ce:	687a      	ldr	r2, [r7, #4]
 80076d0:	6892      	ldr	r2, [r2, #8]
 80076d2:	0211      	lsls	r1, r2, #8
 80076d4:	687a      	ldr	r2, [r7, #4]
 80076d6:	6952      	ldr	r2, [r2, #20]
 80076d8:	0852      	lsrs	r2, r2, #1
 80076da:	3a01      	subs	r2, #1
 80076dc:	0652      	lsls	r2, r2, #25
 80076de:	4311      	orrs	r1, r2
 80076e0:	687a      	ldr	r2, [r7, #4]
 80076e2:	6852      	ldr	r2, [r2, #4]
 80076e4:	3a01      	subs	r2, #1
 80076e6:	0112      	lsls	r2, r2, #4
 80076e8:	430a      	orrs	r2, r1
 80076ea:	4916      	ldr	r1, [pc, #88]	; (8007744 <RCCEx_PLLSAI2_Config+0x1d8>)
 80076ec:	4313      	orrs	r3, r2
 80076ee:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80076f0:	4b14      	ldr	r3, [pc, #80]	; (8007744 <RCCEx_PLLSAI2_Config+0x1d8>)
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	4a13      	ldr	r2, [pc, #76]	; (8007744 <RCCEx_PLLSAI2_Config+0x1d8>)
 80076f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80076fa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80076fc:	f7fb fcaa 	bl	8003054 <HAL_GetTick>
 8007700:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007702:	e009      	b.n	8007718 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007704:	f7fb fca6 	bl	8003054 <HAL_GetTick>
 8007708:	4602      	mov	r2, r0
 800770a:	68bb      	ldr	r3, [r7, #8]
 800770c:	1ad3      	subs	r3, r2, r3
 800770e:	2b02      	cmp	r3, #2
 8007710:	d902      	bls.n	8007718 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8007712:	2303      	movs	r3, #3
 8007714:	73fb      	strb	r3, [r7, #15]
          break;
 8007716:	e005      	b.n	8007724 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007718:	4b0a      	ldr	r3, [pc, #40]	; (8007744 <RCCEx_PLLSAI2_Config+0x1d8>)
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007720:	2b00      	cmp	r3, #0
 8007722:	d0ef      	beq.n	8007704 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8007724:	7bfb      	ldrb	r3, [r7, #15]
 8007726:	2b00      	cmp	r3, #0
 8007728:	d106      	bne.n	8007738 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800772a:	4b06      	ldr	r3, [pc, #24]	; (8007744 <RCCEx_PLLSAI2_Config+0x1d8>)
 800772c:	695a      	ldr	r2, [r3, #20]
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	699b      	ldr	r3, [r3, #24]
 8007732:	4904      	ldr	r1, [pc, #16]	; (8007744 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007734:	4313      	orrs	r3, r2
 8007736:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8007738:	7bfb      	ldrb	r3, [r7, #15]
}
 800773a:	4618      	mov	r0, r3
 800773c:	3710      	adds	r7, #16
 800773e:	46bd      	mov	sp, r7
 8007740:	bd80      	pop	{r7, pc}
 8007742:	bf00      	nop
 8007744:	40021000 	.word	0x40021000
 8007748:	07ff800f 	.word	0x07ff800f
 800774c:	ff9f800f 	.word	0xff9f800f
 8007750:	f9ff800f 	.word	0xf9ff800f

08007754 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8007754:	b480      	push	{r7}
 8007756:	b089      	sub	sp, #36	; 0x24
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
 800775c:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 800775e:	2300      	movs	r3, #0
 8007760:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8007762:	2300      	movs	r3, #0
 8007764:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 8007766:	2300      	movs	r3, #0
 8007768:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007770:	d10b      	bne.n	800778a <RCCEx_GetSAIxPeriphCLKFreq+0x36>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8007772:	4b7e      	ldr	r3, [pc, #504]	; (800796c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007774:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007778:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 800777c:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 800777e:	69bb      	ldr	r3, [r7, #24]
 8007780:	2b60      	cmp	r3, #96	; 0x60
 8007782:	d112      	bne.n	80077aa <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8007784:	4b7a      	ldr	r3, [pc, #488]	; (8007970 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8007786:	61fb      	str	r3, [r7, #28]
 8007788:	e00f      	b.n	80077aa <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007790:	d10b      	bne.n	80077aa <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8007792:	4b76      	ldr	r3, [pc, #472]	; (800796c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007794:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007798:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800779c:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 800779e:	69bb      	ldr	r3, [r7, #24]
 80077a0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80077a4:	d101      	bne.n	80077aa <RCCEx_GetSAIxPeriphCLKFreq+0x56>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 80077a6:	4b72      	ldr	r3, [pc, #456]	; (8007970 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80077a8:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 80077aa:	69fb      	ldr	r3, [r7, #28]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	f040 80d6 	bne.w	800795e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
  {
    pllvco = InputFrequency;
 80077b2:	683b      	ldr	r3, [r7, #0]
 80077b4:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 80077b6:	69bb      	ldr	r3, [r7, #24]
 80077b8:	2b40      	cmp	r3, #64	; 0x40
 80077ba:	d003      	beq.n	80077c4 <RCCEx_GetSAIxPeriphCLKFreq+0x70>
 80077bc:	69bb      	ldr	r3, [r7, #24]
 80077be:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80077c2:	d13b      	bne.n	800783c <RCCEx_GetSAIxPeriphCLKFreq+0xe8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80077c4:	4b69      	ldr	r3, [pc, #420]	; (800796c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80077cc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80077d0:	f040 80c4 	bne.w	800795c <RCCEx_GetSAIxPeriphCLKFreq+0x208>
 80077d4:	4b65      	ldr	r3, [pc, #404]	; (800796c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80077d6:	68db      	ldr	r3, [r3, #12]
 80077d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80077dc:	2b00      	cmp	r3, #0
 80077de:	f000 80bd 	beq.w	800795c <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80077e2:	4b62      	ldr	r3, [pc, #392]	; (800796c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80077e4:	68db      	ldr	r3, [r3, #12]
 80077e6:	091b      	lsrs	r3, r3, #4
 80077e8:	f003 030f 	and.w	r3, r3, #15
 80077ec:	3301      	adds	r3, #1
 80077ee:	693a      	ldr	r2, [r7, #16]
 80077f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80077f4:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80077f6:	4b5d      	ldr	r3, [pc, #372]	; (800796c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80077f8:	68db      	ldr	r3, [r3, #12]
 80077fa:	0a1b      	lsrs	r3, r3, #8
 80077fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007800:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8007802:	4b5a      	ldr	r3, [pc, #360]	; (800796c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007804:	68db      	ldr	r3, [r3, #12]
 8007806:	0edb      	lsrs	r3, r3, #27
 8007808:	f003 031f 	and.w	r3, r3, #31
 800780c:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 800780e:	697b      	ldr	r3, [r7, #20]
 8007810:	2b00      	cmp	r3, #0
 8007812:	d10a      	bne.n	800782a <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8007814:	4b55      	ldr	r3, [pc, #340]	; (800796c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007816:	68db      	ldr	r3, [r3, #12]
 8007818:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800781c:	2b00      	cmp	r3, #0
 800781e:	d002      	beq.n	8007826 <RCCEx_GetSAIxPeriphCLKFreq+0xd2>
          {
            pllp = 17U;
 8007820:	2311      	movs	r3, #17
 8007822:	617b      	str	r3, [r7, #20]
 8007824:	e001      	b.n	800782a <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
          }
          else
          {
            pllp = 7U;
 8007826:	2307      	movs	r3, #7
 8007828:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800782a:	693b      	ldr	r3, [r7, #16]
 800782c:	68fa      	ldr	r2, [r7, #12]
 800782e:	fb03 f202 	mul.w	r2, r3, r2
 8007832:	697b      	ldr	r3, [r7, #20]
 8007834:	fbb2 f3f3 	udiv	r3, r2, r3
 8007838:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800783a:	e08f      	b.n	800795c <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 800783c:	69bb      	ldr	r3, [r7, #24]
 800783e:	2b00      	cmp	r3, #0
 8007840:	d13a      	bne.n	80078b8 <RCCEx_GetSAIxPeriphCLKFreq+0x164>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8007842:	4b4a      	ldr	r3, [pc, #296]	; (800796c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800784a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800784e:	f040 8086 	bne.w	800795e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 8007852:	4b46      	ldr	r3, [pc, #280]	; (800796c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007854:	691b      	ldr	r3, [r3, #16]
 8007856:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800785a:	2b00      	cmp	r3, #0
 800785c:	d07f      	beq.n	800795e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 800785e:	4b43      	ldr	r3, [pc, #268]	; (800796c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007860:	691b      	ldr	r3, [r3, #16]
 8007862:	091b      	lsrs	r3, r3, #4
 8007864:	f003 030f 	and.w	r3, r3, #15
 8007868:	3301      	adds	r3, #1
 800786a:	693a      	ldr	r2, [r7, #16]
 800786c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007870:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8007872:	4b3e      	ldr	r3, [pc, #248]	; (800796c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007874:	691b      	ldr	r3, [r3, #16]
 8007876:	0a1b      	lsrs	r3, r3, #8
 8007878:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800787c:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
 800787e:	4b3b      	ldr	r3, [pc, #236]	; (800796c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007880:	691b      	ldr	r3, [r3, #16]
 8007882:	0edb      	lsrs	r3, r3, #27
 8007884:	f003 031f 	and.w	r3, r3, #31
 8007888:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 800788a:	697b      	ldr	r3, [r7, #20]
 800788c:	2b00      	cmp	r3, #0
 800788e:	d10a      	bne.n	80078a6 <RCCEx_GetSAIxPeriphCLKFreq+0x152>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8007890:	4b36      	ldr	r3, [pc, #216]	; (800796c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007892:	691b      	ldr	r3, [r3, #16]
 8007894:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007898:	2b00      	cmp	r3, #0
 800789a:	d002      	beq.n	80078a2 <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
          {
            pllp = 17U;
 800789c:	2311      	movs	r3, #17
 800789e:	617b      	str	r3, [r7, #20]
 80078a0:	e001      	b.n	80078a6 <RCCEx_GetSAIxPeriphCLKFreq+0x152>
          }
          else
          {
            pllp = 7U;
 80078a2:	2307      	movs	r3, #7
 80078a4:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80078a6:	693b      	ldr	r3, [r7, #16]
 80078a8:	68fa      	ldr	r2, [r7, #12]
 80078aa:	fb03 f202 	mul.w	r2, r3, r2
 80078ae:	697b      	ldr	r3, [r7, #20]
 80078b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80078b4:	61fb      	str	r3, [r7, #28]
 80078b6:	e052      	b.n	800795e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      }
    }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    else if((srcclk == RCC_SAI1CLKSOURCE_HSI) || (srcclk == RCC_SAI2CLKSOURCE_HSI))
 80078b8:	69bb      	ldr	r3, [r7, #24]
 80078ba:	2b80      	cmp	r3, #128	; 0x80
 80078bc:	d003      	beq.n	80078c6 <RCCEx_GetSAIxPeriphCLKFreq+0x172>
 80078be:	69bb      	ldr	r3, [r7, #24]
 80078c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80078c4:	d109      	bne.n	80078da <RCCEx_GetSAIxPeriphCLKFreq+0x186>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80078c6:	4b29      	ldr	r3, [pc, #164]	; (800796c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80078ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80078d2:	d144      	bne.n	800795e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
        frequency = HSI_VALUE;
 80078d4:	4b27      	ldr	r3, [pc, #156]	; (8007974 <RCCEx_GetSAIxPeriphCLKFreq+0x220>)
 80078d6:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80078d8:	e041      	b.n	800795e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 80078da:	69bb      	ldr	r3, [r7, #24]
 80078dc:	2b20      	cmp	r3, #32
 80078de:	d003      	beq.n	80078e8 <RCCEx_GetSAIxPeriphCLKFreq+0x194>
 80078e0:	69bb      	ldr	r3, [r7, #24]
 80078e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80078e6:	d13a      	bne.n	800795e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 80078e8:	4b20      	ldr	r3, [pc, #128]	; (800796c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80078f0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80078f4:	d133      	bne.n	800795e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 80078f6:	4b1d      	ldr	r3, [pc, #116]	; (800796c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80078f8:	695b      	ldr	r3, [r3, #20]
 80078fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d02d      	beq.n	800795e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
 8007902:	4b1a      	ldr	r3, [pc, #104]	; (800796c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007904:	695b      	ldr	r3, [r3, #20]
 8007906:	091b      	lsrs	r3, r3, #4
 8007908:	f003 030f 	and.w	r3, r3, #15
 800790c:	3301      	adds	r3, #1
 800790e:	693a      	ldr	r2, [r7, #16]
 8007910:	fbb2 f3f3 	udiv	r3, r2, r3
 8007914:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8007916:	4b15      	ldr	r3, [pc, #84]	; (800796c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007918:	695b      	ldr	r3, [r3, #20]
 800791a:	0a1b      	lsrs	r3, r3, #8
 800791c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007920:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
 8007922:	4b12      	ldr	r3, [pc, #72]	; (800796c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007924:	695b      	ldr	r3, [r3, #20]
 8007926:	0edb      	lsrs	r3, r3, #27
 8007928:	f003 031f 	and.w	r3, r3, #31
 800792c:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 800792e:	697b      	ldr	r3, [r7, #20]
 8007930:	2b00      	cmp	r3, #0
 8007932:	d10a      	bne.n	800794a <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8007934:	4b0d      	ldr	r3, [pc, #52]	; (800796c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007936:	695b      	ldr	r3, [r3, #20]
 8007938:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800793c:	2b00      	cmp	r3, #0
 800793e:	d002      	beq.n	8007946 <RCCEx_GetSAIxPeriphCLKFreq+0x1f2>
          {
            pllp = 17U;
 8007940:	2311      	movs	r3, #17
 8007942:	617b      	str	r3, [r7, #20]
 8007944:	e001      	b.n	800794a <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
          }
          else
          {
            pllp = 7U;
 8007946:	2307      	movs	r3, #7
 8007948:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800794a:	693b      	ldr	r3, [r7, #16]
 800794c:	68fa      	ldr	r2, [r7, #12]
 800794e:	fb03 f202 	mul.w	r2, r3, r2
 8007952:	697b      	ldr	r3, [r7, #20]
 8007954:	fbb2 f3f3 	udiv	r3, r2, r3
 8007958:	61fb      	str	r3, [r7, #28]
 800795a:	e000      	b.n	800795e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800795c:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 800795e:	69fb      	ldr	r3, [r7, #28]
}
 8007960:	4618      	mov	r0, r3
 8007962:	3724      	adds	r7, #36	; 0x24
 8007964:	46bd      	mov	sp, r7
 8007966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796a:	4770      	bx	lr
 800796c:	40021000 	.word	0x40021000
 8007970:	001fff68 	.word	0x001fff68
 8007974:	00f42400 	.word	0x00f42400

08007978 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8007978:	b580      	push	{r7, lr}
 800797a:	b086      	sub	sp, #24
 800797c:	af00      	add	r7, sp, #0
 800797e:	60f8      	str	r0, [r7, #12]
 8007980:	60b9      	str	r1, [r7, #8]
 8007982:	607a      	str	r2, [r7, #4]
 8007984:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 8007986:	68bb      	ldr	r3, [r7, #8]
 8007988:	2b02      	cmp	r3, #2
 800798a:	d904      	bls.n	8007996 <HAL_SAI_InitProtocol+0x1e>
 800798c:	68bb      	ldr	r3, [r7, #8]
 800798e:	3b03      	subs	r3, #3
 8007990:	2b01      	cmp	r3, #1
 8007992:	d812      	bhi.n	80079ba <HAL_SAI_InitProtocol+0x42>
 8007994:	e008      	b.n	80079a8 <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 8007996:	683b      	ldr	r3, [r7, #0]
 8007998:	687a      	ldr	r2, [r7, #4]
 800799a:	68b9      	ldr	r1, [r7, #8]
 800799c:	68f8      	ldr	r0, [r7, #12]
 800799e:	f000 f9fb 	bl	8007d98 <SAI_InitI2S>
 80079a2:	4603      	mov	r3, r0
 80079a4:	75fb      	strb	r3, [r7, #23]
      break;
 80079a6:	e00b      	b.n	80079c0 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 80079a8:	683b      	ldr	r3, [r7, #0]
 80079aa:	687a      	ldr	r2, [r7, #4]
 80079ac:	68b9      	ldr	r1, [r7, #8]
 80079ae:	68f8      	ldr	r0, [r7, #12]
 80079b0:	f000 faa4 	bl	8007efc <SAI_InitPCM>
 80079b4:	4603      	mov	r3, r0
 80079b6:	75fb      	strb	r3, [r7, #23]
      break;
 80079b8:	e002      	b.n	80079c0 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 80079ba:	2301      	movs	r3, #1
 80079bc:	75fb      	strb	r3, [r7, #23]
      break;
 80079be:	bf00      	nop
  }

  if (status == HAL_OK)
 80079c0:	7dfb      	ldrb	r3, [r7, #23]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d104      	bne.n	80079d0 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 80079c6:	68f8      	ldr	r0, [r7, #12]
 80079c8:	f000 f808 	bl	80079dc <HAL_SAI_Init>
 80079cc:	4603      	mov	r3, r0
 80079ce:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80079d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80079d2:	4618      	mov	r0, r3
 80079d4:	3718      	adds	r7, #24
 80079d6:	46bd      	mov	sp, r7
 80079d8:	bd80      	pop	{r7, pc}
	...

080079dc <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 80079dc:	b580      	push	{r7, lr}
 80079de:	b08a      	sub	sp, #40	; 0x28
 80079e0:	af00      	add	r7, sp, #0
 80079e2:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d101      	bne.n	80079ee <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 80079ea:	2301      	movs	r3, #1
 80079ec:	e1c7      	b.n	8007d7e <HAL_SAI_Init+0x3a2>

#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80079f4:	2b01      	cmp	r3, #1
 80079f6:	d10e      	bne.n	8007a16 <HAL_SAI_Init+0x3a>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 sub-block A, in master RX mode with free protocol */
    if ((hsai->Instance != SAI1_Block_A) ||
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	4a81      	ldr	r2, [pc, #516]	; (8007c04 <HAL_SAI_Init+0x228>)
 80079fe:	4293      	cmp	r3, r2
 8007a00:	d107      	bne.n	8007a12 <HAL_SAI_Init+0x36>
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	685b      	ldr	r3, [r3, #4]
    if ((hsai->Instance != SAI1_Block_A) ||
 8007a06:	2b01      	cmp	r3, #1
 8007a08:	d103      	bne.n	8007a12 <HAL_SAI_Init+0x36>
        (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d001      	beq.n	8007a16 <HAL_SAI_Init+0x3a>
    {
      return HAL_ERROR;
 8007a12:	2301      	movs	r3, #1
 8007a14:	e1b3      	b.n	8007d7e <HAL_SAI_Init+0x3a2>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 8007a1c:	b2db      	uxtb	r3, r3
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d106      	bne.n	8007a30 <HAL_SAI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	2200      	movs	r2, #0
 8007a26:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8007a2a:	6878      	ldr	r0, [r7, #4]
 8007a2c:	f7fb f9ee 	bl	8002e0c <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8007a30:	6878      	ldr	r0, [r7, #4]
 8007a32:	f000 fae5 	bl	8008000 <SAI_Disable>
 8007a36:	4603      	mov	r3, r0
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d001      	beq.n	8007a40 <HAL_SAI_Init+0x64>
  {
    return HAL_ERROR;
 8007a3c:	2301      	movs	r3, #1
 8007a3e:	e19e      	b.n	8007d7e <HAL_SAI_Init+0x3a2>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	2202      	movs	r2, #2
 8007a44:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	68db      	ldr	r3, [r3, #12]
 8007a4c:	2b02      	cmp	r3, #2
 8007a4e:	d00c      	beq.n	8007a6a <HAL_SAI_Init+0x8e>
 8007a50:	2b02      	cmp	r3, #2
 8007a52:	d80d      	bhi.n	8007a70 <HAL_SAI_Init+0x94>
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d002      	beq.n	8007a5e <HAL_SAI_Init+0x82>
 8007a58:	2b01      	cmp	r3, #1
 8007a5a:	d003      	beq.n	8007a64 <HAL_SAI_Init+0x88>
 8007a5c:	e008      	b.n	8007a70 <HAL_SAI_Init+0x94>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8007a5e:	2300      	movs	r3, #0
 8007a60:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8007a62:	e008      	b.n	8007a76 <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8007a64:	2310      	movs	r3, #16
 8007a66:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8007a68:	e005      	b.n	8007a76 <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8007a6a:	2320      	movs	r3, #32
 8007a6c:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8007a6e:	e002      	b.n	8007a76 <HAL_SAI_Init+0x9a>
    default :
      tmpregisterGCR = 0;
 8007a70:	2300      	movs	r3, #0
 8007a72:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8007a74:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	689b      	ldr	r3, [r3, #8]
 8007a7a:	2b03      	cmp	r3, #3
 8007a7c:	d81d      	bhi.n	8007aba <HAL_SAI_Init+0xde>
 8007a7e:	a201      	add	r2, pc, #4	; (adr r2, 8007a84 <HAL_SAI_Init+0xa8>)
 8007a80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a84:	08007a95 	.word	0x08007a95
 8007a88:	08007a9b 	.word	0x08007a9b
 8007a8c:	08007aa3 	.word	0x08007aa3
 8007a90:	08007aab 	.word	0x08007aab
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8007a94:	2300      	movs	r3, #0
 8007a96:	61fb      	str	r3, [r7, #28]
      break;
 8007a98:	e012      	b.n	8007ac0 <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8007a9a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007a9e:	61fb      	str	r3, [r7, #28]
      break;
 8007aa0:	e00e      	b.n	8007ac0 <HAL_SAI_Init+0xe4>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8007aa2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007aa6:	61fb      	str	r3, [r7, #28]
      break;
 8007aa8:	e00a      	b.n	8007ac0 <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8007aaa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007aae:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8007ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ab2:	f043 0301 	orr.w	r3, r3, #1
 8007ab6:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8007ab8:	e002      	b.n	8007ac0 <HAL_SAI_Init+0xe4>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 8007aba:	2300      	movs	r3, #0
 8007abc:	61fb      	str	r3, [r7, #28]
      break;
 8007abe:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	4a4f      	ldr	r2, [pc, #316]	; (8007c04 <HAL_SAI_Init+0x228>)
 8007ac6:	4293      	cmp	r3, r2
 8007ac8:	d004      	beq.n	8007ad4 <HAL_SAI_Init+0xf8>
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	4a4e      	ldr	r2, [pc, #312]	; (8007c08 <HAL_SAI_Init+0x22c>)
 8007ad0:	4293      	cmp	r3, r2
 8007ad2:	d103      	bne.n	8007adc <HAL_SAI_Init+0x100>
  {
    SAI1->GCR = tmpregisterGCR;
 8007ad4:	4a4d      	ldr	r2, [pc, #308]	; (8007c0c <HAL_SAI_Init+0x230>)
 8007ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ad8:	6013      	str	r3, [r2, #0]
 8007ada:	e002      	b.n	8007ae2 <HAL_SAI_Init+0x106>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8007adc:	4a4c      	ldr	r2, [pc, #304]	; (8007c10 <HAL_SAI_Init+0x234>)
 8007ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ae0:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	69db      	ldr	r3, [r3, #28]
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d073      	beq.n	8007bd2 <HAL_SAI_Init+0x1f6>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	4a45      	ldr	r2, [pc, #276]	; (8007c04 <HAL_SAI_Init+0x228>)
 8007af0:	4293      	cmp	r3, r2
 8007af2:	d004      	beq.n	8007afe <HAL_SAI_Init+0x122>
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	4a43      	ldr	r2, [pc, #268]	; (8007c08 <HAL_SAI_Init+0x22c>)
 8007afa:	4293      	cmp	r3, r2
 8007afc:	d105      	bne.n	8007b0a <HAL_SAI_Init+0x12e>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8007afe:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8007b02:	f7fe fd1d 	bl	8006540 <HAL_RCCEx_GetPeriphCLKFreq>
 8007b06:	61b8      	str	r0, [r7, #24]
 8007b08:	e004      	b.n	8007b14 <HAL_SAI_Init+0x138>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8007b0a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8007b0e:	f7fe fd17 	bl	8006540 <HAL_RCCEx_GetPeriphCLKFreq>
 8007b12:	61b8      	str	r0, [r7, #24]
    /* Configure Master Clock Divider using the following formula :
       - If NOMCK = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NOMCK = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	695b      	ldr	r3, [r3, #20]
 8007b18:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007b1c:	d120      	bne.n	8007b60 <HAL_SAI_Init+0x184>
    {
      /* NOMCK = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b22:	2b04      	cmp	r3, #4
 8007b24:	d102      	bne.n	8007b2c <HAL_SAI_Init+0x150>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 8007b26:	2340      	movs	r3, #64	; 0x40
 8007b28:	613b      	str	r3, [r7, #16]
 8007b2a:	e00a      	b.n	8007b42 <HAL_SAI_Init+0x166>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b30:	2b08      	cmp	r3, #8
 8007b32:	d103      	bne.n	8007b3c <HAL_SAI_Init+0x160>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 8007b34:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007b38:	613b      	str	r3, [r7, #16]
 8007b3a:	e002      	b.n	8007b42 <HAL_SAI_Init+0x166>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b40:	613b      	str	r3, [r7, #16]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 8007b42:	69ba      	ldr	r2, [r7, #24]
 8007b44:	4613      	mov	r3, r2
 8007b46:	009b      	lsls	r3, r3, #2
 8007b48:	4413      	add	r3, r2
 8007b4a:	005b      	lsls	r3, r3, #1
 8007b4c:	4619      	mov	r1, r3
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	69db      	ldr	r3, [r3, #28]
 8007b52:	693a      	ldr	r2, [r7, #16]
 8007b54:	fb02 f303 	mul.w	r3, r2, r3
 8007b58:	fbb1 f3f3 	udiv	r3, r1, r3
 8007b5c:	617b      	str	r3, [r7, #20]
 8007b5e:	e017      	b.n	8007b90 <HAL_SAI_Init+0x1b4>
    }
    else
    {
      /* NOMCK = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b64:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007b68:	d101      	bne.n	8007b6e <HAL_SAI_Init+0x192>
 8007b6a:	2302      	movs	r3, #2
 8007b6c:	e000      	b.n	8007b70 <HAL_SAI_Init+0x194>
 8007b6e:	2301      	movs	r3, #1
 8007b70:	60fb      	str	r3, [r7, #12]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 8007b72:	69ba      	ldr	r2, [r7, #24]
 8007b74:	4613      	mov	r3, r2
 8007b76:	009b      	lsls	r3, r3, #2
 8007b78:	4413      	add	r3, r2
 8007b7a:	005b      	lsls	r3, r3, #1
 8007b7c:	4619      	mov	r1, r3
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	69db      	ldr	r3, [r3, #28]
 8007b82:	68fa      	ldr	r2, [r7, #12]
 8007b84:	fb02 f303 	mul.w	r3, r2, r3
 8007b88:	021b      	lsls	r3, r3, #8
 8007b8a:	fbb1 f3f3 	udiv	r3, r1, r3
 8007b8e:	617b      	str	r3, [r7, #20]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 8007b90:	697b      	ldr	r3, [r7, #20]
 8007b92:	4a20      	ldr	r2, [pc, #128]	; (8007c14 <HAL_SAI_Init+0x238>)
 8007b94:	fba2 2303 	umull	r2, r3, r2, r3
 8007b98:	08da      	lsrs	r2, r3, #3
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8007b9e:	6979      	ldr	r1, [r7, #20]
 8007ba0:	4b1c      	ldr	r3, [pc, #112]	; (8007c14 <HAL_SAI_Init+0x238>)
 8007ba2:	fba3 2301 	umull	r2, r3, r3, r1
 8007ba6:	08da      	lsrs	r2, r3, #3
 8007ba8:	4613      	mov	r3, r2
 8007baa:	009b      	lsls	r3, r3, #2
 8007bac:	4413      	add	r3, r2
 8007bae:	005b      	lsls	r3, r3, #1
 8007bb0:	1aca      	subs	r2, r1, r3
 8007bb2:	2a08      	cmp	r2, #8
 8007bb4:	d904      	bls.n	8007bc0 <HAL_SAI_Init+0x1e4>
    {
      hsai->Init.Mckdiv += 1U;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	6a1b      	ldr	r3, [r3, #32]
 8007bba:	1c5a      	adds	r2, r3, #1
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bc4:	2b04      	cmp	r3, #4
 8007bc6:	d104      	bne.n	8007bd2 <HAL_SAI_Init+0x1f6>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	6a1b      	ldr	r3, [r3, #32]
 8007bcc:	085a      	lsrs	r2, r3, #1
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	685b      	ldr	r3, [r3, #4]
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d003      	beq.n	8007be2 <HAL_SAI_Init+0x206>
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	685b      	ldr	r3, [r3, #4]
 8007bde:	2b02      	cmp	r3, #2
 8007be0:	d109      	bne.n	8007bf6 <HAL_SAI_Init+0x21a>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007be6:	2b01      	cmp	r3, #1
 8007be8:	d101      	bne.n	8007bee <HAL_SAI_Init+0x212>
 8007bea:	2300      	movs	r3, #0
 8007bec:	e001      	b.n	8007bf2 <HAL_SAI_Init+0x216>
 8007bee:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007bf2:	623b      	str	r3, [r7, #32]
 8007bf4:	e012      	b.n	8007c1c <HAL_SAI_Init+0x240>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007bfa:	2b01      	cmp	r3, #1
 8007bfc:	d10c      	bne.n	8007c18 <HAL_SAI_Init+0x23c>
 8007bfe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007c02:	e00a      	b.n	8007c1a <HAL_SAI_Init+0x23e>
 8007c04:	40015404 	.word	0x40015404
 8007c08:	40015424 	.word	0x40015424
 8007c0c:	40015400 	.word	0x40015400
 8007c10:	40015800 	.word	0x40015800
 8007c14:	cccccccd 	.word	0xcccccccd
 8007c18:	2300      	movs	r3, #0
 8007c1a:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	6819      	ldr	r1, [r3, #0]
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681a      	ldr	r2, [r3, #0]
 8007c26:	4b58      	ldr	r3, [pc, #352]	; (8007d88 <HAL_SAI_Init+0x3ac>)
 8007c28:	400b      	ands	r3, r1
 8007c2a:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NOMCK | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	6819      	ldr	r1, [r3, #0]
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	685a      	ldr	r2, [r3, #4]
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c3a:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007c40:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007c46:	431a      	orrs	r2, r3
 8007c48:	6a3b      	ldr	r3, [r7, #32]
 8007c4a:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8007c4c:	69fb      	ldr	r3, [r7, #28]
 8007c4e:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                          ckstr_bits | syncen_bits |                             \
 8007c54:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	691b      	ldr	r3, [r3, #16]
 8007c5a:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8007c60:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	6a1b      	ldr	r3, [r3, #32]
 8007c66:	051b      	lsls	r3, r3, #20
 8007c68:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling);
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8007c6e:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	430a      	orrs	r2, r1
 8007c76:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	685b      	ldr	r3, [r3, #4]
 8007c7e:	687a      	ldr	r2, [r7, #4]
 8007c80:	6812      	ldr	r2, [r2, #0]
 8007c82:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8007c86:	f023 030f 	bic.w	r3, r3, #15
 8007c8a:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	6859      	ldr	r1, [r3, #4]
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	699a      	ldr	r2, [r3, #24]
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c9a:	431a      	orrs	r2, r3
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ca0:	431a      	orrs	r2, r3
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	430a      	orrs	r2, r1
 8007ca8:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	6899      	ldr	r1, [r3, #8]
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681a      	ldr	r2, [r3, #0]
 8007cb4:	4b35      	ldr	r3, [pc, #212]	; (8007d8c <HAL_SAI_Init+0x3b0>)
 8007cb6:	400b      	ands	r3, r1
 8007cb8:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	6899      	ldr	r1, [r3, #8]
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007cc4:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8007cca:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
                           hsai->FrameInit.FSOffset |
 8007cd0:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                           hsai->FrameInit.FSDefinition |
 8007cd6:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007cdc:	3b01      	subs	r3, #1
 8007cde:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8007ce0:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	430a      	orrs	r2, r1
 8007ce8:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	68d9      	ldr	r1, [r3, #12]
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681a      	ldr	r2, [r3, #0]
 8007cf4:	f24f 0320 	movw	r3, #61472	; 0xf020
 8007cf8:	400b      	ands	r3, r1
 8007cfa:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	68d9      	ldr	r1, [r3, #12]
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007d0a:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d10:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8007d12:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007d18:	3b01      	subs	r3, #1
 8007d1a:	021b      	lsls	r3, r3, #8
 8007d1c:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	430a      	orrs	r2, r1
 8007d24:	60da      	str	r2, [r3, #12]

#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  /* SAI PDM Configuration ---------------------------------------------------*/
  if (hsai->Instance == SAI1_Block_A)
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	4a19      	ldr	r2, [pc, #100]	; (8007d90 <HAL_SAI_Init+0x3b4>)
 8007d2c:	4293      	cmp	r3, r2
 8007d2e:	d119      	bne.n	8007d64 <HAL_SAI_Init+0x388>
  {
    /* Disable PDM interface */
    SAI1->PDMCR &= ~(SAI_PDMCR_PDMEN);
 8007d30:	4b18      	ldr	r3, [pc, #96]	; (8007d94 <HAL_SAI_Init+0x3b8>)
 8007d32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d34:	4a17      	ldr	r2, [pc, #92]	; (8007d94 <HAL_SAI_Init+0x3b8>)
 8007d36:	f023 0301 	bic.w	r3, r3, #1
 8007d3a:	6453      	str	r3, [r2, #68]	; 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007d42:	2b01      	cmp	r3, #1
 8007d44:	d10e      	bne.n	8007d64 <HAL_SAI_Init+0x388>
    {
      /* Configure and enable PDM interface */
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	6bda      	ldr	r2, [r3, #60]	; 0x3c
                     ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d4e:	3b01      	subs	r3, #1
 8007d50:	011b      	lsls	r3, r3, #4
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8007d52:	4910      	ldr	r1, [pc, #64]	; (8007d94 <HAL_SAI_Init+0x3b8>)
 8007d54:	4313      	orrs	r3, r2
 8007d56:	644b      	str	r3, [r1, #68]	; 0x44
      SAI1->PDMCR |= SAI_PDMCR_PDMEN;
 8007d58:	4b0e      	ldr	r3, [pc, #56]	; (8007d94 <HAL_SAI_Init+0x3b8>)
 8007d5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d5c:	4a0d      	ldr	r2, [pc, #52]	; (8007d94 <HAL_SAI_Init+0x3b8>)
 8007d5e:	f043 0301 	orr.w	r3, r3, #1
 8007d62:	6453      	str	r3, [r2, #68]	; 0x44
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	2200      	movs	r2, #0
 8007d68:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	2201      	movs	r2, #1
 8007d70:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	2200      	movs	r2, #0
 8007d78:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c

  return HAL_OK;
 8007d7c:	2300      	movs	r3, #0
}
 8007d7e:	4618      	mov	r0, r3
 8007d80:	3728      	adds	r7, #40	; 0x28
 8007d82:	46bd      	mov	sp, r7
 8007d84:	bd80      	pop	{r7, pc}
 8007d86:	bf00      	nop
 8007d88:	f805c010 	.word	0xf805c010
 8007d8c:	fff88000 	.word	0xfff88000
 8007d90:	40015404 	.word	0x40015404
 8007d94:	40015400 	.word	0x40015400

08007d98 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8007d98:	b480      	push	{r7}
 8007d9a:	b087      	sub	sp, #28
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	60f8      	str	r0, [r7, #12]
 8007da0:	60b9      	str	r1, [r7, #8]
 8007da2:	607a      	str	r2, [r7, #4]
 8007da4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007da6:	2300      	movs	r3, #0
 8007da8:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	2200      	movs	r2, #0
 8007dae:	641a      	str	r2, [r3, #64]	; 0x40
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	2200      	movs	r2, #0
 8007db4:	649a      	str	r2, [r3, #72]	; 0x48
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	685b      	ldr	r3, [r3, #4]
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d003      	beq.n	8007dc6 <SAI_InitI2S+0x2e>
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	685b      	ldr	r3, [r3, #4]
 8007dc2:	2b02      	cmp	r3, #2
 8007dc4:	d103      	bne.n	8007dce <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	2200      	movs	r2, #0
 8007dca:	64da      	str	r2, [r3, #76]	; 0x4c
 8007dcc:	e002      	b.n	8007dd4 <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	2201      	movs	r2, #1
 8007dd2:	64da      	str	r2, [r3, #76]	; 0x4c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8007dda:	659a      	str	r2, [r3, #88]	; 0x58
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007de2:	671a      	str	r2, [r3, #112]	; 0x70
  hsai->SlotInit.FirstBitOffset  = 0;
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	2200      	movs	r2, #0
 8007de8:	665a      	str	r2, [r3, #100]	; 0x64
  hsai->SlotInit.SlotNumber      = nbslot;
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	683a      	ldr	r2, [r7, #0]
 8007dee:	66da      	str	r2, [r3, #108]	; 0x6c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 8007df0:	683b      	ldr	r3, [r7, #0]
 8007df2:	f003 0301 	and.w	r3, r3, #1
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d001      	beq.n	8007dfe <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 8007dfa:	2301      	movs	r3, #1
 8007dfc:	e077      	b.n	8007eee <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 8007dfe:	68bb      	ldr	r3, [r7, #8]
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d107      	bne.n	8007e14 <SAI_InitI2S+0x7c>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	2200      	movs	r2, #0
 8007e08:	65da      	str	r2, [r3, #92]	; 0x5c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8007e10:	661a      	str	r2, [r3, #96]	; 0x60
 8007e12:	e006      	b.n	8007e22 <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8007e1a:	65da      	str	r2, [r3, #92]	; 0x5c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	2200      	movs	r2, #0
 8007e20:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Frame definition */
  switch (datasize)
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	2b03      	cmp	r3, #3
 8007e26:	d84f      	bhi.n	8007ec8 <SAI_InitI2S+0x130>
 8007e28:	a201      	add	r2, pc, #4	; (adr r2, 8007e30 <SAI_InitI2S+0x98>)
 8007e2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e2e:	bf00      	nop
 8007e30:	08007e41 	.word	0x08007e41
 8007e34:	08007e63 	.word	0x08007e63
 8007e38:	08007e85 	.word	0x08007e85
 8007e3c:	08007ea7 	.word	0x08007ea7
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	2280      	movs	r2, #128	; 0x80
 8007e44:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 8007e46:	683b      	ldr	r3, [r7, #0]
 8007e48:	085b      	lsrs	r3, r3, #1
 8007e4a:	015a      	lsls	r2, r3, #5
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	651a      	str	r2, [r3, #80]	; 0x50
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8007e50:	683b      	ldr	r3, [r7, #0]
 8007e52:	085b      	lsrs	r3, r3, #1
 8007e54:	011a      	lsls	r2, r3, #4
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	655a      	str	r2, [r3, #84]	; 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	2240      	movs	r2, #64	; 0x40
 8007e5e:	669a      	str	r2, [r3, #104]	; 0x68
      break;
 8007e60:	e035      	b.n	8007ece <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	2280      	movs	r2, #128	; 0x80
 8007e66:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8007e68:	683b      	ldr	r3, [r7, #0]
 8007e6a:	085b      	lsrs	r3, r3, #1
 8007e6c:	019a      	lsls	r2, r3, #6
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	651a      	str	r2, [r3, #80]	; 0x50
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8007e72:	683b      	ldr	r3, [r7, #0]
 8007e74:	085b      	lsrs	r3, r3, #1
 8007e76:	015a      	lsls	r2, r3, #5
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	655a      	str	r2, [r3, #84]	; 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	2280      	movs	r2, #128	; 0x80
 8007e80:	669a      	str	r2, [r3, #104]	; 0x68
      break;
 8007e82:	e024      	b.n	8007ece <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	22c0      	movs	r2, #192	; 0xc0
 8007e88:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8007e8a:	683b      	ldr	r3, [r7, #0]
 8007e8c:	085b      	lsrs	r3, r3, #1
 8007e8e:	019a      	lsls	r2, r3, #6
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	651a      	str	r2, [r3, #80]	; 0x50
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8007e94:	683b      	ldr	r3, [r7, #0]
 8007e96:	085b      	lsrs	r3, r3, #1
 8007e98:	015a      	lsls	r2, r3, #5
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	655a      	str	r2, [r3, #84]	; 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	2280      	movs	r2, #128	; 0x80
 8007ea2:	669a      	str	r2, [r3, #104]	; 0x68
      break;
 8007ea4:	e013      	b.n	8007ece <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	22e0      	movs	r2, #224	; 0xe0
 8007eaa:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8007eac:	683b      	ldr	r3, [r7, #0]
 8007eae:	085b      	lsrs	r3, r3, #1
 8007eb0:	019a      	lsls	r2, r3, #6
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	651a      	str	r2, [r3, #80]	; 0x50
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8007eb6:	683b      	ldr	r3, [r7, #0]
 8007eb8:	085b      	lsrs	r3, r3, #1
 8007eba:	015a      	lsls	r2, r3, #5
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	655a      	str	r2, [r3, #84]	; 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	2280      	movs	r2, #128	; 0x80
 8007ec4:	669a      	str	r2, [r3, #104]	; 0x68
      break;
 8007ec6:	e002      	b.n	8007ece <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 8007ec8:	2301      	movs	r3, #1
 8007eca:	75fb      	strb	r3, [r7, #23]
      break;
 8007ecc:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 8007ece:	68bb      	ldr	r3, [r7, #8]
 8007ed0:	2b02      	cmp	r3, #2
 8007ed2:	d10b      	bne.n	8007eec <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	2b01      	cmp	r3, #1
 8007ed8:	d102      	bne.n	8007ee0 <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	2210      	movs	r2, #16
 8007ede:	665a      	str	r2, [r3, #100]	; 0x64
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	2b02      	cmp	r3, #2
 8007ee4:	d102      	bne.n	8007eec <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	2208      	movs	r2, #8
 8007eea:	665a      	str	r2, [r3, #100]	; 0x64
    }
  }
  return status;
 8007eec:	7dfb      	ldrb	r3, [r7, #23]
}
 8007eee:	4618      	mov	r0, r3
 8007ef0:	371c      	adds	r7, #28
 8007ef2:	46bd      	mov	sp, r7
 8007ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef8:	4770      	bx	lr
 8007efa:	bf00      	nop

08007efc <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8007efc:	b480      	push	{r7}
 8007efe:	b087      	sub	sp, #28
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	60f8      	str	r0, [r7, #12]
 8007f04:	60b9      	str	r1, [r7, #8]
 8007f06:	607a      	str	r2, [r7, #4]
 8007f08:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007f0a:	2300      	movs	r3, #0
 8007f0c:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	2200      	movs	r2, #0
 8007f12:	641a      	str	r2, [r3, #64]	; 0x40
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	2200      	movs	r2, #0
 8007f18:	649a      	str	r2, [r3, #72]	; 0x48
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	685b      	ldr	r3, [r3, #4]
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d003      	beq.n	8007f2a <SAI_InitPCM+0x2e>
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	685b      	ldr	r3, [r3, #4]
 8007f26:	2b02      	cmp	r3, #2
 8007f28:	d103      	bne.n	8007f32 <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	2201      	movs	r2, #1
 8007f2e:	64da      	str	r2, [r3, #76]	; 0x4c
 8007f30:	e002      	b.n	8007f38 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	2200      	movs	r2, #0
 8007f36:	64da      	str	r2, [r3, #76]	; 0x4c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	2200      	movs	r2, #0
 8007f3c:	659a      	str	r2, [r3, #88]	; 0x58
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8007f44:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8007f4c:	661a      	str	r2, [r3, #96]	; 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	2200      	movs	r2, #0
 8007f52:	665a      	str	r2, [r3, #100]	; 0x64
  hsai->SlotInit.SlotNumber      = nbslot;
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	683a      	ldr	r2, [r7, #0]
 8007f58:	66da      	str	r2, [r3, #108]	; 0x6c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007f60:	671a      	str	r2, [r3, #112]	; 0x70

  if (protocol == SAI_PCM_SHORT)
 8007f62:	68bb      	ldr	r3, [r7, #8]
 8007f64:	2b04      	cmp	r3, #4
 8007f66:	d103      	bne.n	8007f70 <SAI_InitPCM+0x74>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	2201      	movs	r2, #1
 8007f6c:	655a      	str	r2, [r3, #84]	; 0x54
 8007f6e:	e002      	b.n	8007f76 <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	220d      	movs	r2, #13
 8007f74:	655a      	str	r2, [r3, #84]	; 0x54
  }

  switch (datasize)
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	2b03      	cmp	r3, #3
 8007f7a:	d837      	bhi.n	8007fec <SAI_InitPCM+0xf0>
 8007f7c:	a201      	add	r2, pc, #4	; (adr r2, 8007f84 <SAI_InitPCM+0x88>)
 8007f7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f82:	bf00      	nop
 8007f84:	08007f95 	.word	0x08007f95
 8007f88:	08007fab 	.word	0x08007fab
 8007f8c:	08007fc1 	.word	0x08007fc1
 8007f90:	08007fd7 	.word	0x08007fd7
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	2280      	movs	r2, #128	; 0x80
 8007f98:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->FrameInit.FrameLength = 16U * nbslot;
 8007f9a:	683b      	ldr	r3, [r7, #0]
 8007f9c:	011a      	lsls	r2, r3, #4
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	651a      	str	r2, [r3, #80]	; 0x50
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	2240      	movs	r2, #64	; 0x40
 8007fa6:	669a      	str	r2, [r3, #104]	; 0x68
      break;
 8007fa8:	e023      	b.n	8007ff2 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	2280      	movs	r2, #128	; 0x80
 8007fae:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8007fb0:	683b      	ldr	r3, [r7, #0]
 8007fb2:	015a      	lsls	r2, r3, #5
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	651a      	str	r2, [r3, #80]	; 0x50
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	2280      	movs	r2, #128	; 0x80
 8007fbc:	669a      	str	r2, [r3, #104]	; 0x68
      break;
 8007fbe:	e018      	b.n	8007ff2 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	22c0      	movs	r2, #192	; 0xc0
 8007fc4:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8007fc6:	683b      	ldr	r3, [r7, #0]
 8007fc8:	015a      	lsls	r2, r3, #5
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	651a      	str	r2, [r3, #80]	; 0x50
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	2280      	movs	r2, #128	; 0x80
 8007fd2:	669a      	str	r2, [r3, #104]	; 0x68
      break;
 8007fd4:	e00d      	b.n	8007ff2 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	22e0      	movs	r2, #224	; 0xe0
 8007fda:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8007fdc:	683b      	ldr	r3, [r7, #0]
 8007fde:	015a      	lsls	r2, r3, #5
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	651a      	str	r2, [r3, #80]	; 0x50
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	2280      	movs	r2, #128	; 0x80
 8007fe8:	669a      	str	r2, [r3, #104]	; 0x68
      break;
 8007fea:	e002      	b.n	8007ff2 <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 8007fec:	2301      	movs	r3, #1
 8007fee:	75fb      	strb	r3, [r7, #23]
      break;
 8007ff0:	bf00      	nop
  }

  return status;
 8007ff2:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ff4:	4618      	mov	r0, r3
 8007ff6:	371c      	adds	r7, #28
 8007ff8:	46bd      	mov	sp, r7
 8007ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ffe:	4770      	bx	lr

08008000 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8008000:	b480      	push	{r7}
 8008002:	b085      	sub	sp, #20
 8008004:	af00      	add	r7, sp, #0
 8008006:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8008008:	4b18      	ldr	r3, [pc, #96]	; (800806c <SAI_Disable+0x6c>)
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	4a18      	ldr	r2, [pc, #96]	; (8008070 <SAI_Disable+0x70>)
 800800e:	fba2 2303 	umull	r2, r3, r2, r3
 8008012:	0b1b      	lsrs	r3, r3, #12
 8008014:	009b      	lsls	r3, r3, #2
 8008016:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8008018:	2300      	movs	r3, #0
 800801a:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	681a      	ldr	r2, [r3, #0]
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800802a:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	2b00      	cmp	r3, #0
 8008030:	d10a      	bne.n	8008048 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008038:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      status = HAL_TIMEOUT;
 8008042:	2303      	movs	r3, #3
 8008044:	72fb      	strb	r3, [r7, #11]
      break;
 8008046:	e009      	b.n	800805c <SAI_Disable+0x5c>
    }
    count--;
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	3b01      	subs	r3, #1
 800804c:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008058:	2b00      	cmp	r3, #0
 800805a:	d1e7      	bne.n	800802c <SAI_Disable+0x2c>

  return status;
 800805c:	7afb      	ldrb	r3, [r7, #11]
}
 800805e:	4618      	mov	r0, r3
 8008060:	3714      	adds	r7, #20
 8008062:	46bd      	mov	sp, r7
 8008064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008068:	4770      	bx	lr
 800806a:	bf00      	nop
 800806c:	20000000 	.word	0x20000000
 8008070:	95cbec1b 	.word	0x95cbec1b

08008074 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008074:	b580      	push	{r7, lr}
 8008076:	b084      	sub	sp, #16
 8008078:	af00      	add	r7, sp, #0
 800807a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	2b00      	cmp	r3, #0
 8008080:	d101      	bne.n	8008086 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008082:	2301      	movs	r3, #1
 8008084:	e095      	b.n	80081b2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800808a:	2b00      	cmp	r3, #0
 800808c:	d108      	bne.n	80080a0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	685b      	ldr	r3, [r3, #4]
 8008092:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008096:	d009      	beq.n	80080ac <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	2200      	movs	r2, #0
 800809c:	61da      	str	r2, [r3, #28]
 800809e:	e005      	b.n	80080ac <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	2200      	movs	r2, #0
 80080a4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	2200      	movs	r2, #0
 80080aa:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2200      	movs	r2, #0
 80080b0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80080b8:	b2db      	uxtb	r3, r3
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d106      	bne.n	80080cc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	2200      	movs	r2, #0
 80080c2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80080c6:	6878      	ldr	r0, [r7, #4]
 80080c8:	f7fa fd46 	bl	8002b58 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	2202      	movs	r2, #2
 80080d0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	681a      	ldr	r2, [r3, #0]
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80080e2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	68db      	ldr	r3, [r3, #12]
 80080e8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80080ec:	d902      	bls.n	80080f4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80080ee:	2300      	movs	r3, #0
 80080f0:	60fb      	str	r3, [r7, #12]
 80080f2:	e002      	b.n	80080fa <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80080f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80080f8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	68db      	ldr	r3, [r3, #12]
 80080fe:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8008102:	d007      	beq.n	8008114 <HAL_SPI_Init+0xa0>
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	68db      	ldr	r3, [r3, #12]
 8008108:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800810c:	d002      	beq.n	8008114 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	2200      	movs	r2, #0
 8008112:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	685b      	ldr	r3, [r3, #4]
 8008118:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	689b      	ldr	r3, [r3, #8]
 8008120:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008124:	431a      	orrs	r2, r3
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	691b      	ldr	r3, [r3, #16]
 800812a:	f003 0302 	and.w	r3, r3, #2
 800812e:	431a      	orrs	r2, r3
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	695b      	ldr	r3, [r3, #20]
 8008134:	f003 0301 	and.w	r3, r3, #1
 8008138:	431a      	orrs	r2, r3
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	699b      	ldr	r3, [r3, #24]
 800813e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008142:	431a      	orrs	r2, r3
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	69db      	ldr	r3, [r3, #28]
 8008148:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800814c:	431a      	orrs	r2, r3
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	6a1b      	ldr	r3, [r3, #32]
 8008152:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008156:	ea42 0103 	orr.w	r1, r2, r3
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800815e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	430a      	orrs	r2, r1
 8008168:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	699b      	ldr	r3, [r3, #24]
 800816e:	0c1b      	lsrs	r3, r3, #16
 8008170:	f003 0204 	and.w	r2, r3, #4
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008178:	f003 0310 	and.w	r3, r3, #16
 800817c:	431a      	orrs	r2, r3
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008182:	f003 0308 	and.w	r3, r3, #8
 8008186:	431a      	orrs	r2, r3
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	68db      	ldr	r3, [r3, #12]
 800818c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8008190:	ea42 0103 	orr.w	r1, r2, r3
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	430a      	orrs	r2, r1
 80081a0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	2200      	movs	r2, #0
 80081a6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	2201      	movs	r2, #1
 80081ac:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80081b0:	2300      	movs	r3, #0
}
 80081b2:	4618      	mov	r0, r3
 80081b4:	3710      	adds	r7, #16
 80081b6:	46bd      	mov	sp, r7
 80081b8:	bd80      	pop	{r7, pc}

080081ba <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80081ba:	b580      	push	{r7, lr}
 80081bc:	b082      	sub	sp, #8
 80081be:	af00      	add	r7, sp, #0
 80081c0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d101      	bne.n	80081cc <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80081c8:	2301      	movs	r3, #1
 80081ca:	e049      	b.n	8008260 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80081d2:	b2db      	uxtb	r3, r3
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d106      	bne.n	80081e6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2200      	movs	r2, #0
 80081dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80081e0:	6878      	ldr	r0, [r7, #4]
 80081e2:	f7fa fcfb 	bl	8002bdc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	2202      	movs	r2, #2
 80081ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681a      	ldr	r2, [r3, #0]
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	3304      	adds	r3, #4
 80081f6:	4619      	mov	r1, r3
 80081f8:	4610      	mov	r0, r2
 80081fa:	f000 fcbb 	bl	8008b74 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	2201      	movs	r2, #1
 8008202:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	2201      	movs	r2, #1
 800820a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	2201      	movs	r2, #1
 8008212:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	2201      	movs	r2, #1
 800821a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	2201      	movs	r2, #1
 8008222:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	2201      	movs	r2, #1
 800822a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	2201      	movs	r2, #1
 8008232:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	2201      	movs	r2, #1
 800823a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	2201      	movs	r2, #1
 8008242:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	2201      	movs	r2, #1
 800824a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	2201      	movs	r2, #1
 8008252:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	2201      	movs	r2, #1
 800825a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800825e:	2300      	movs	r3, #0
}
 8008260:	4618      	mov	r0, r3
 8008262:	3708      	adds	r7, #8
 8008264:	46bd      	mov	sp, r7
 8008266:	bd80      	pop	{r7, pc}

08008268 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008268:	b480      	push	{r7}
 800826a:	b085      	sub	sp, #20
 800826c:	af00      	add	r7, sp, #0
 800826e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008276:	b2db      	uxtb	r3, r3
 8008278:	2b01      	cmp	r3, #1
 800827a:	d001      	beq.n	8008280 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800827c:	2301      	movs	r3, #1
 800827e:	e04f      	b.n	8008320 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	2202      	movs	r2, #2
 8008284:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	68da      	ldr	r2, [r3, #12]
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	f042 0201 	orr.w	r2, r2, #1
 8008296:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	4a23      	ldr	r2, [pc, #140]	; (800832c <HAL_TIM_Base_Start_IT+0xc4>)
 800829e:	4293      	cmp	r3, r2
 80082a0:	d01d      	beq.n	80082de <HAL_TIM_Base_Start_IT+0x76>
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80082aa:	d018      	beq.n	80082de <HAL_TIM_Base_Start_IT+0x76>
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	4a1f      	ldr	r2, [pc, #124]	; (8008330 <HAL_TIM_Base_Start_IT+0xc8>)
 80082b2:	4293      	cmp	r3, r2
 80082b4:	d013      	beq.n	80082de <HAL_TIM_Base_Start_IT+0x76>
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	4a1e      	ldr	r2, [pc, #120]	; (8008334 <HAL_TIM_Base_Start_IT+0xcc>)
 80082bc:	4293      	cmp	r3, r2
 80082be:	d00e      	beq.n	80082de <HAL_TIM_Base_Start_IT+0x76>
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	4a1c      	ldr	r2, [pc, #112]	; (8008338 <HAL_TIM_Base_Start_IT+0xd0>)
 80082c6:	4293      	cmp	r3, r2
 80082c8:	d009      	beq.n	80082de <HAL_TIM_Base_Start_IT+0x76>
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	4a1b      	ldr	r2, [pc, #108]	; (800833c <HAL_TIM_Base_Start_IT+0xd4>)
 80082d0:	4293      	cmp	r3, r2
 80082d2:	d004      	beq.n	80082de <HAL_TIM_Base_Start_IT+0x76>
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	4a19      	ldr	r2, [pc, #100]	; (8008340 <HAL_TIM_Base_Start_IT+0xd8>)
 80082da:	4293      	cmp	r3, r2
 80082dc:	d115      	bne.n	800830a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	689a      	ldr	r2, [r3, #8]
 80082e4:	4b17      	ldr	r3, [pc, #92]	; (8008344 <HAL_TIM_Base_Start_IT+0xdc>)
 80082e6:	4013      	ands	r3, r2
 80082e8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	2b06      	cmp	r3, #6
 80082ee:	d015      	beq.n	800831c <HAL_TIM_Base_Start_IT+0xb4>
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80082f6:	d011      	beq.n	800831c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	681a      	ldr	r2, [r3, #0]
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	f042 0201 	orr.w	r2, r2, #1
 8008306:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008308:	e008      	b.n	800831c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	681a      	ldr	r2, [r3, #0]
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	f042 0201 	orr.w	r2, r2, #1
 8008318:	601a      	str	r2, [r3, #0]
 800831a:	e000      	b.n	800831e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800831c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800831e:	2300      	movs	r3, #0
}
 8008320:	4618      	mov	r0, r3
 8008322:	3714      	adds	r7, #20
 8008324:	46bd      	mov	sp, r7
 8008326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800832a:	4770      	bx	lr
 800832c:	40012c00 	.word	0x40012c00
 8008330:	40000400 	.word	0x40000400
 8008334:	40000800 	.word	0x40000800
 8008338:	40000c00 	.word	0x40000c00
 800833c:	40013400 	.word	0x40013400
 8008340:	40014000 	.word	0x40014000
 8008344:	00010007 	.word	0x00010007

08008348 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8008348:	b580      	push	{r7, lr}
 800834a:	b082      	sub	sp, #8
 800834c:	af00      	add	r7, sp, #0
 800834e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	2b00      	cmp	r3, #0
 8008354:	d101      	bne.n	800835a <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8008356:	2301      	movs	r3, #1
 8008358:	e049      	b.n	80083ee <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008360:	b2db      	uxtb	r3, r3
 8008362:	2b00      	cmp	r3, #0
 8008364:	d106      	bne.n	8008374 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	2200      	movs	r2, #0
 800836a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800836e:	6878      	ldr	r0, [r7, #4]
 8008370:	f000 f841 	bl	80083f6 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	2202      	movs	r2, #2
 8008378:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681a      	ldr	r2, [r3, #0]
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	3304      	adds	r3, #4
 8008384:	4619      	mov	r1, r3
 8008386:	4610      	mov	r0, r2
 8008388:	f000 fbf4 	bl	8008b74 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	2201      	movs	r2, #1
 8008390:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	2201      	movs	r2, #1
 8008398:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	2201      	movs	r2, #1
 80083a0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	2201      	movs	r2, #1
 80083a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	2201      	movs	r2, #1
 80083b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2201      	movs	r2, #1
 80083b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	2201      	movs	r2, #1
 80083c0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	2201      	movs	r2, #1
 80083c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	2201      	movs	r2, #1
 80083d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	2201      	movs	r2, #1
 80083d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	2201      	movs	r2, #1
 80083e0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	2201      	movs	r2, #1
 80083e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80083ec:	2300      	movs	r3, #0
}
 80083ee:	4618      	mov	r0, r3
 80083f0:	3708      	adds	r7, #8
 80083f2:	46bd      	mov	sp, r7
 80083f4:	bd80      	pop	{r7, pc}

080083f6 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80083f6:	b480      	push	{r7}
 80083f8:	b083      	sub	sp, #12
 80083fa:	af00      	add	r7, sp, #0
 80083fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80083fe:	bf00      	nop
 8008400:	370c      	adds	r7, #12
 8008402:	46bd      	mov	sp, r7
 8008404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008408:	4770      	bx	lr

0800840a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800840a:	b580      	push	{r7, lr}
 800840c:	b082      	sub	sp, #8
 800840e:	af00      	add	r7, sp, #0
 8008410:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	2b00      	cmp	r3, #0
 8008416:	d101      	bne.n	800841c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008418:	2301      	movs	r3, #1
 800841a:	e049      	b.n	80084b0 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008422:	b2db      	uxtb	r3, r3
 8008424:	2b00      	cmp	r3, #0
 8008426:	d106      	bne.n	8008436 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	2200      	movs	r2, #0
 800842c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008430:	6878      	ldr	r0, [r7, #4]
 8008432:	f7fa fc29 	bl	8002c88 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	2202      	movs	r2, #2
 800843a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681a      	ldr	r2, [r3, #0]
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	3304      	adds	r3, #4
 8008446:	4619      	mov	r1, r3
 8008448:	4610      	mov	r0, r2
 800844a:	f000 fb93 	bl	8008b74 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	2201      	movs	r2, #1
 8008452:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	2201      	movs	r2, #1
 800845a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	2201      	movs	r2, #1
 8008462:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	2201      	movs	r2, #1
 800846a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	2201      	movs	r2, #1
 8008472:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	2201      	movs	r2, #1
 800847a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	2201      	movs	r2, #1
 8008482:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	2201      	movs	r2, #1
 800848a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	2201      	movs	r2, #1
 8008492:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	2201      	movs	r2, #1
 800849a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	2201      	movs	r2, #1
 80084a2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	2201      	movs	r2, #1
 80084aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80084ae:	2300      	movs	r3, #0
}
 80084b0:	4618      	mov	r0, r3
 80084b2:	3708      	adds	r7, #8
 80084b4:	46bd      	mov	sp, r7
 80084b6:	bd80      	pop	{r7, pc}

080084b8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80084b8:	b580      	push	{r7, lr}
 80084ba:	b084      	sub	sp, #16
 80084bc:	af00      	add	r7, sp, #0
 80084be:	6078      	str	r0, [r7, #4]
 80084c0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80084c2:	683b      	ldr	r3, [r7, #0]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d109      	bne.n	80084dc <HAL_TIM_PWM_Start+0x24>
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80084ce:	b2db      	uxtb	r3, r3
 80084d0:	2b01      	cmp	r3, #1
 80084d2:	bf14      	ite	ne
 80084d4:	2301      	movne	r3, #1
 80084d6:	2300      	moveq	r3, #0
 80084d8:	b2db      	uxtb	r3, r3
 80084da:	e03c      	b.n	8008556 <HAL_TIM_PWM_Start+0x9e>
 80084dc:	683b      	ldr	r3, [r7, #0]
 80084de:	2b04      	cmp	r3, #4
 80084e0:	d109      	bne.n	80084f6 <HAL_TIM_PWM_Start+0x3e>
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80084e8:	b2db      	uxtb	r3, r3
 80084ea:	2b01      	cmp	r3, #1
 80084ec:	bf14      	ite	ne
 80084ee:	2301      	movne	r3, #1
 80084f0:	2300      	moveq	r3, #0
 80084f2:	b2db      	uxtb	r3, r3
 80084f4:	e02f      	b.n	8008556 <HAL_TIM_PWM_Start+0x9e>
 80084f6:	683b      	ldr	r3, [r7, #0]
 80084f8:	2b08      	cmp	r3, #8
 80084fa:	d109      	bne.n	8008510 <HAL_TIM_PWM_Start+0x58>
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008502:	b2db      	uxtb	r3, r3
 8008504:	2b01      	cmp	r3, #1
 8008506:	bf14      	ite	ne
 8008508:	2301      	movne	r3, #1
 800850a:	2300      	moveq	r3, #0
 800850c:	b2db      	uxtb	r3, r3
 800850e:	e022      	b.n	8008556 <HAL_TIM_PWM_Start+0x9e>
 8008510:	683b      	ldr	r3, [r7, #0]
 8008512:	2b0c      	cmp	r3, #12
 8008514:	d109      	bne.n	800852a <HAL_TIM_PWM_Start+0x72>
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800851c:	b2db      	uxtb	r3, r3
 800851e:	2b01      	cmp	r3, #1
 8008520:	bf14      	ite	ne
 8008522:	2301      	movne	r3, #1
 8008524:	2300      	moveq	r3, #0
 8008526:	b2db      	uxtb	r3, r3
 8008528:	e015      	b.n	8008556 <HAL_TIM_PWM_Start+0x9e>
 800852a:	683b      	ldr	r3, [r7, #0]
 800852c:	2b10      	cmp	r3, #16
 800852e:	d109      	bne.n	8008544 <HAL_TIM_PWM_Start+0x8c>
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008536:	b2db      	uxtb	r3, r3
 8008538:	2b01      	cmp	r3, #1
 800853a:	bf14      	ite	ne
 800853c:	2301      	movne	r3, #1
 800853e:	2300      	moveq	r3, #0
 8008540:	b2db      	uxtb	r3, r3
 8008542:	e008      	b.n	8008556 <HAL_TIM_PWM_Start+0x9e>
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800854a:	b2db      	uxtb	r3, r3
 800854c:	2b01      	cmp	r3, #1
 800854e:	bf14      	ite	ne
 8008550:	2301      	movne	r3, #1
 8008552:	2300      	moveq	r3, #0
 8008554:	b2db      	uxtb	r3, r3
 8008556:	2b00      	cmp	r3, #0
 8008558:	d001      	beq.n	800855e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800855a:	2301      	movs	r3, #1
 800855c:	e09c      	b.n	8008698 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800855e:	683b      	ldr	r3, [r7, #0]
 8008560:	2b00      	cmp	r3, #0
 8008562:	d104      	bne.n	800856e <HAL_TIM_PWM_Start+0xb6>
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	2202      	movs	r2, #2
 8008568:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800856c:	e023      	b.n	80085b6 <HAL_TIM_PWM_Start+0xfe>
 800856e:	683b      	ldr	r3, [r7, #0]
 8008570:	2b04      	cmp	r3, #4
 8008572:	d104      	bne.n	800857e <HAL_TIM_PWM_Start+0xc6>
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	2202      	movs	r2, #2
 8008578:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800857c:	e01b      	b.n	80085b6 <HAL_TIM_PWM_Start+0xfe>
 800857e:	683b      	ldr	r3, [r7, #0]
 8008580:	2b08      	cmp	r3, #8
 8008582:	d104      	bne.n	800858e <HAL_TIM_PWM_Start+0xd6>
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	2202      	movs	r2, #2
 8008588:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800858c:	e013      	b.n	80085b6 <HAL_TIM_PWM_Start+0xfe>
 800858e:	683b      	ldr	r3, [r7, #0]
 8008590:	2b0c      	cmp	r3, #12
 8008592:	d104      	bne.n	800859e <HAL_TIM_PWM_Start+0xe6>
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	2202      	movs	r2, #2
 8008598:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800859c:	e00b      	b.n	80085b6 <HAL_TIM_PWM_Start+0xfe>
 800859e:	683b      	ldr	r3, [r7, #0]
 80085a0:	2b10      	cmp	r3, #16
 80085a2:	d104      	bne.n	80085ae <HAL_TIM_PWM_Start+0xf6>
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	2202      	movs	r2, #2
 80085a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80085ac:	e003      	b.n	80085b6 <HAL_TIM_PWM_Start+0xfe>
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	2202      	movs	r2, #2
 80085b2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	2201      	movs	r2, #1
 80085bc:	6839      	ldr	r1, [r7, #0]
 80085be:	4618      	mov	r0, r3
 80085c0:	f000 fee2 	bl	8009388 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	4a35      	ldr	r2, [pc, #212]	; (80086a0 <HAL_TIM_PWM_Start+0x1e8>)
 80085ca:	4293      	cmp	r3, r2
 80085cc:	d013      	beq.n	80085f6 <HAL_TIM_PWM_Start+0x13e>
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	4a34      	ldr	r2, [pc, #208]	; (80086a4 <HAL_TIM_PWM_Start+0x1ec>)
 80085d4:	4293      	cmp	r3, r2
 80085d6:	d00e      	beq.n	80085f6 <HAL_TIM_PWM_Start+0x13e>
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	4a32      	ldr	r2, [pc, #200]	; (80086a8 <HAL_TIM_PWM_Start+0x1f0>)
 80085de:	4293      	cmp	r3, r2
 80085e0:	d009      	beq.n	80085f6 <HAL_TIM_PWM_Start+0x13e>
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	4a31      	ldr	r2, [pc, #196]	; (80086ac <HAL_TIM_PWM_Start+0x1f4>)
 80085e8:	4293      	cmp	r3, r2
 80085ea:	d004      	beq.n	80085f6 <HAL_TIM_PWM_Start+0x13e>
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	4a2f      	ldr	r2, [pc, #188]	; (80086b0 <HAL_TIM_PWM_Start+0x1f8>)
 80085f2:	4293      	cmp	r3, r2
 80085f4:	d101      	bne.n	80085fa <HAL_TIM_PWM_Start+0x142>
 80085f6:	2301      	movs	r3, #1
 80085f8:	e000      	b.n	80085fc <HAL_TIM_PWM_Start+0x144>
 80085fa:	2300      	movs	r3, #0
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d007      	beq.n	8008610 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800860e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	4a22      	ldr	r2, [pc, #136]	; (80086a0 <HAL_TIM_PWM_Start+0x1e8>)
 8008616:	4293      	cmp	r3, r2
 8008618:	d01d      	beq.n	8008656 <HAL_TIM_PWM_Start+0x19e>
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008622:	d018      	beq.n	8008656 <HAL_TIM_PWM_Start+0x19e>
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	4a22      	ldr	r2, [pc, #136]	; (80086b4 <HAL_TIM_PWM_Start+0x1fc>)
 800862a:	4293      	cmp	r3, r2
 800862c:	d013      	beq.n	8008656 <HAL_TIM_PWM_Start+0x19e>
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	4a21      	ldr	r2, [pc, #132]	; (80086b8 <HAL_TIM_PWM_Start+0x200>)
 8008634:	4293      	cmp	r3, r2
 8008636:	d00e      	beq.n	8008656 <HAL_TIM_PWM_Start+0x19e>
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	4a1f      	ldr	r2, [pc, #124]	; (80086bc <HAL_TIM_PWM_Start+0x204>)
 800863e:	4293      	cmp	r3, r2
 8008640:	d009      	beq.n	8008656 <HAL_TIM_PWM_Start+0x19e>
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	4a17      	ldr	r2, [pc, #92]	; (80086a4 <HAL_TIM_PWM_Start+0x1ec>)
 8008648:	4293      	cmp	r3, r2
 800864a:	d004      	beq.n	8008656 <HAL_TIM_PWM_Start+0x19e>
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	4a15      	ldr	r2, [pc, #84]	; (80086a8 <HAL_TIM_PWM_Start+0x1f0>)
 8008652:	4293      	cmp	r3, r2
 8008654:	d115      	bne.n	8008682 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	689a      	ldr	r2, [r3, #8]
 800865c:	4b18      	ldr	r3, [pc, #96]	; (80086c0 <HAL_TIM_PWM_Start+0x208>)
 800865e:	4013      	ands	r3, r2
 8008660:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	2b06      	cmp	r3, #6
 8008666:	d015      	beq.n	8008694 <HAL_TIM_PWM_Start+0x1dc>
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800866e:	d011      	beq.n	8008694 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	681a      	ldr	r2, [r3, #0]
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	f042 0201 	orr.w	r2, r2, #1
 800867e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008680:	e008      	b.n	8008694 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	681a      	ldr	r2, [r3, #0]
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	f042 0201 	orr.w	r2, r2, #1
 8008690:	601a      	str	r2, [r3, #0]
 8008692:	e000      	b.n	8008696 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008694:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008696:	2300      	movs	r3, #0
}
 8008698:	4618      	mov	r0, r3
 800869a:	3710      	adds	r7, #16
 800869c:	46bd      	mov	sp, r7
 800869e:	bd80      	pop	{r7, pc}
 80086a0:	40012c00 	.word	0x40012c00
 80086a4:	40013400 	.word	0x40013400
 80086a8:	40014000 	.word	0x40014000
 80086ac:	40014400 	.word	0x40014400
 80086b0:	40014800 	.word	0x40014800
 80086b4:	40000400 	.word	0x40000400
 80086b8:	40000800 	.word	0x40000800
 80086bc:	40000c00 	.word	0x40000c00
 80086c0:	00010007 	.word	0x00010007

080086c4 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80086c4:	b580      	push	{r7, lr}
 80086c6:	b086      	sub	sp, #24
 80086c8:	af00      	add	r7, sp, #0
 80086ca:	60f8      	str	r0, [r7, #12]
 80086cc:	60b9      	str	r1, [r7, #8]
 80086ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80086d0:	2300      	movs	r3, #0
 80086d2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80086da:	2b01      	cmp	r3, #1
 80086dc:	d101      	bne.n	80086e2 <HAL_TIM_OC_ConfigChannel+0x1e>
 80086de:	2302      	movs	r3, #2
 80086e0:	e066      	b.n	80087b0 <HAL_TIM_OC_ConfigChannel+0xec>
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	2201      	movs	r2, #1
 80086e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	2b14      	cmp	r3, #20
 80086ee:	d857      	bhi.n	80087a0 <HAL_TIM_OC_ConfigChannel+0xdc>
 80086f0:	a201      	add	r2, pc, #4	; (adr r2, 80086f8 <HAL_TIM_OC_ConfigChannel+0x34>)
 80086f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086f6:	bf00      	nop
 80086f8:	0800874d 	.word	0x0800874d
 80086fc:	080087a1 	.word	0x080087a1
 8008700:	080087a1 	.word	0x080087a1
 8008704:	080087a1 	.word	0x080087a1
 8008708:	0800875b 	.word	0x0800875b
 800870c:	080087a1 	.word	0x080087a1
 8008710:	080087a1 	.word	0x080087a1
 8008714:	080087a1 	.word	0x080087a1
 8008718:	08008769 	.word	0x08008769
 800871c:	080087a1 	.word	0x080087a1
 8008720:	080087a1 	.word	0x080087a1
 8008724:	080087a1 	.word	0x080087a1
 8008728:	08008777 	.word	0x08008777
 800872c:	080087a1 	.word	0x080087a1
 8008730:	080087a1 	.word	0x080087a1
 8008734:	080087a1 	.word	0x080087a1
 8008738:	08008785 	.word	0x08008785
 800873c:	080087a1 	.word	0x080087a1
 8008740:	080087a1 	.word	0x080087a1
 8008744:	080087a1 	.word	0x080087a1
 8008748:	08008793 	.word	0x08008793
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	68b9      	ldr	r1, [r7, #8]
 8008752:	4618      	mov	r0, r3
 8008754:	f000 faa8 	bl	8008ca8 <TIM_OC1_SetConfig>
      break;
 8008758:	e025      	b.n	80087a6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	68b9      	ldr	r1, [r7, #8]
 8008760:	4618      	mov	r0, r3
 8008762:	f000 fb31 	bl	8008dc8 <TIM_OC2_SetConfig>
      break;
 8008766:	e01e      	b.n	80087a6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	68b9      	ldr	r1, [r7, #8]
 800876e:	4618      	mov	r0, r3
 8008770:	f000 fbb4 	bl	8008edc <TIM_OC3_SetConfig>
      break;
 8008774:	e017      	b.n	80087a6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	68b9      	ldr	r1, [r7, #8]
 800877c:	4618      	mov	r0, r3
 800877e:	f000 fc35 	bl	8008fec <TIM_OC4_SetConfig>
      break;
 8008782:	e010      	b.n	80087a6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	68b9      	ldr	r1, [r7, #8]
 800878a:	4618      	mov	r0, r3
 800878c:	f000 fc98 	bl	80090c0 <TIM_OC5_SetConfig>
      break;
 8008790:	e009      	b.n	80087a6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	68b9      	ldr	r1, [r7, #8]
 8008798:	4618      	mov	r0, r3
 800879a:	f000 fcf5 	bl	8009188 <TIM_OC6_SetConfig>
      break;
 800879e:	e002      	b.n	80087a6 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 80087a0:	2301      	movs	r3, #1
 80087a2:	75fb      	strb	r3, [r7, #23]
      break;
 80087a4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	2200      	movs	r2, #0
 80087aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80087ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80087b0:	4618      	mov	r0, r3
 80087b2:	3718      	adds	r7, #24
 80087b4:	46bd      	mov	sp, r7
 80087b6:	bd80      	pop	{r7, pc}

080087b8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80087b8:	b580      	push	{r7, lr}
 80087ba:	b086      	sub	sp, #24
 80087bc:	af00      	add	r7, sp, #0
 80087be:	60f8      	str	r0, [r7, #12]
 80087c0:	60b9      	str	r1, [r7, #8]
 80087c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80087c4:	2300      	movs	r3, #0
 80087c6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80087ce:	2b01      	cmp	r3, #1
 80087d0:	d101      	bne.n	80087d6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80087d2:	2302      	movs	r3, #2
 80087d4:	e0ff      	b.n	80089d6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	2201      	movs	r2, #1
 80087da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	2b14      	cmp	r3, #20
 80087e2:	f200 80f0 	bhi.w	80089c6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80087e6:	a201      	add	r2, pc, #4	; (adr r2, 80087ec <HAL_TIM_PWM_ConfigChannel+0x34>)
 80087e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087ec:	08008841 	.word	0x08008841
 80087f0:	080089c7 	.word	0x080089c7
 80087f4:	080089c7 	.word	0x080089c7
 80087f8:	080089c7 	.word	0x080089c7
 80087fc:	08008881 	.word	0x08008881
 8008800:	080089c7 	.word	0x080089c7
 8008804:	080089c7 	.word	0x080089c7
 8008808:	080089c7 	.word	0x080089c7
 800880c:	080088c3 	.word	0x080088c3
 8008810:	080089c7 	.word	0x080089c7
 8008814:	080089c7 	.word	0x080089c7
 8008818:	080089c7 	.word	0x080089c7
 800881c:	08008903 	.word	0x08008903
 8008820:	080089c7 	.word	0x080089c7
 8008824:	080089c7 	.word	0x080089c7
 8008828:	080089c7 	.word	0x080089c7
 800882c:	08008945 	.word	0x08008945
 8008830:	080089c7 	.word	0x080089c7
 8008834:	080089c7 	.word	0x080089c7
 8008838:	080089c7 	.word	0x080089c7
 800883c:	08008985 	.word	0x08008985
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	68b9      	ldr	r1, [r7, #8]
 8008846:	4618      	mov	r0, r3
 8008848:	f000 fa2e 	bl	8008ca8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	699a      	ldr	r2, [r3, #24]
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	f042 0208 	orr.w	r2, r2, #8
 800885a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	699a      	ldr	r2, [r3, #24]
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	f022 0204 	bic.w	r2, r2, #4
 800886a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	6999      	ldr	r1, [r3, #24]
 8008872:	68bb      	ldr	r3, [r7, #8]
 8008874:	691a      	ldr	r2, [r3, #16]
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	430a      	orrs	r2, r1
 800887c:	619a      	str	r2, [r3, #24]
      break;
 800887e:	e0a5      	b.n	80089cc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	68b9      	ldr	r1, [r7, #8]
 8008886:	4618      	mov	r0, r3
 8008888:	f000 fa9e 	bl	8008dc8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	699a      	ldr	r2, [r3, #24]
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800889a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	699a      	ldr	r2, [r3, #24]
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80088aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	6999      	ldr	r1, [r3, #24]
 80088b2:	68bb      	ldr	r3, [r7, #8]
 80088b4:	691b      	ldr	r3, [r3, #16]
 80088b6:	021a      	lsls	r2, r3, #8
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	430a      	orrs	r2, r1
 80088be:	619a      	str	r2, [r3, #24]
      break;
 80088c0:	e084      	b.n	80089cc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	68b9      	ldr	r1, [r7, #8]
 80088c8:	4618      	mov	r0, r3
 80088ca:	f000 fb07 	bl	8008edc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	69da      	ldr	r2, [r3, #28]
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	f042 0208 	orr.w	r2, r2, #8
 80088dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	69da      	ldr	r2, [r3, #28]
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	f022 0204 	bic.w	r2, r2, #4
 80088ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	69d9      	ldr	r1, [r3, #28]
 80088f4:	68bb      	ldr	r3, [r7, #8]
 80088f6:	691a      	ldr	r2, [r3, #16]
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	430a      	orrs	r2, r1
 80088fe:	61da      	str	r2, [r3, #28]
      break;
 8008900:	e064      	b.n	80089cc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	68b9      	ldr	r1, [r7, #8]
 8008908:	4618      	mov	r0, r3
 800890a:	f000 fb6f 	bl	8008fec <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	69da      	ldr	r2, [r3, #28]
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800891c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	69da      	ldr	r2, [r3, #28]
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800892c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	69d9      	ldr	r1, [r3, #28]
 8008934:	68bb      	ldr	r3, [r7, #8]
 8008936:	691b      	ldr	r3, [r3, #16]
 8008938:	021a      	lsls	r2, r3, #8
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	430a      	orrs	r2, r1
 8008940:	61da      	str	r2, [r3, #28]
      break;
 8008942:	e043      	b.n	80089cc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	68b9      	ldr	r1, [r7, #8]
 800894a:	4618      	mov	r0, r3
 800894c:	f000 fbb8 	bl	80090c0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	f042 0208 	orr.w	r2, r2, #8
 800895e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	f022 0204 	bic.w	r2, r2, #4
 800896e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8008976:	68bb      	ldr	r3, [r7, #8]
 8008978:	691a      	ldr	r2, [r3, #16]
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	430a      	orrs	r2, r1
 8008980:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8008982:	e023      	b.n	80089cc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	68b9      	ldr	r1, [r7, #8]
 800898a:	4618      	mov	r0, r3
 800898c:	f000 fbfc 	bl	8009188 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800899e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80089ae:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80089b6:	68bb      	ldr	r3, [r7, #8]
 80089b8:	691b      	ldr	r3, [r3, #16]
 80089ba:	021a      	lsls	r2, r3, #8
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	430a      	orrs	r2, r1
 80089c2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80089c4:	e002      	b.n	80089cc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80089c6:	2301      	movs	r3, #1
 80089c8:	75fb      	strb	r3, [r7, #23]
      break;
 80089ca:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	2200      	movs	r2, #0
 80089d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80089d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80089d6:	4618      	mov	r0, r3
 80089d8:	3718      	adds	r7, #24
 80089da:	46bd      	mov	sp, r7
 80089dc:	bd80      	pop	{r7, pc}
 80089de:	bf00      	nop

080089e0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80089e0:	b580      	push	{r7, lr}
 80089e2:	b084      	sub	sp, #16
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	6078      	str	r0, [r7, #4]
 80089e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80089ea:	2300      	movs	r3, #0
 80089ec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80089f4:	2b01      	cmp	r3, #1
 80089f6:	d101      	bne.n	80089fc <HAL_TIM_ConfigClockSource+0x1c>
 80089f8:	2302      	movs	r3, #2
 80089fa:	e0b6      	b.n	8008b6a <HAL_TIM_ConfigClockSource+0x18a>
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	2201      	movs	r2, #1
 8008a00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	2202      	movs	r2, #2
 8008a08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	689b      	ldr	r3, [r3, #8]
 8008a12:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008a14:	68bb      	ldr	r3, [r7, #8]
 8008a16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008a1a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008a1e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008a20:	68bb      	ldr	r3, [r7, #8]
 8008a22:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008a26:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	68ba      	ldr	r2, [r7, #8]
 8008a2e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008a30:	683b      	ldr	r3, [r7, #0]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008a38:	d03e      	beq.n	8008ab8 <HAL_TIM_ConfigClockSource+0xd8>
 8008a3a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008a3e:	f200 8087 	bhi.w	8008b50 <HAL_TIM_ConfigClockSource+0x170>
 8008a42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008a46:	f000 8086 	beq.w	8008b56 <HAL_TIM_ConfigClockSource+0x176>
 8008a4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008a4e:	d87f      	bhi.n	8008b50 <HAL_TIM_ConfigClockSource+0x170>
 8008a50:	2b70      	cmp	r3, #112	; 0x70
 8008a52:	d01a      	beq.n	8008a8a <HAL_TIM_ConfigClockSource+0xaa>
 8008a54:	2b70      	cmp	r3, #112	; 0x70
 8008a56:	d87b      	bhi.n	8008b50 <HAL_TIM_ConfigClockSource+0x170>
 8008a58:	2b60      	cmp	r3, #96	; 0x60
 8008a5a:	d050      	beq.n	8008afe <HAL_TIM_ConfigClockSource+0x11e>
 8008a5c:	2b60      	cmp	r3, #96	; 0x60
 8008a5e:	d877      	bhi.n	8008b50 <HAL_TIM_ConfigClockSource+0x170>
 8008a60:	2b50      	cmp	r3, #80	; 0x50
 8008a62:	d03c      	beq.n	8008ade <HAL_TIM_ConfigClockSource+0xfe>
 8008a64:	2b50      	cmp	r3, #80	; 0x50
 8008a66:	d873      	bhi.n	8008b50 <HAL_TIM_ConfigClockSource+0x170>
 8008a68:	2b40      	cmp	r3, #64	; 0x40
 8008a6a:	d058      	beq.n	8008b1e <HAL_TIM_ConfigClockSource+0x13e>
 8008a6c:	2b40      	cmp	r3, #64	; 0x40
 8008a6e:	d86f      	bhi.n	8008b50 <HAL_TIM_ConfigClockSource+0x170>
 8008a70:	2b30      	cmp	r3, #48	; 0x30
 8008a72:	d064      	beq.n	8008b3e <HAL_TIM_ConfigClockSource+0x15e>
 8008a74:	2b30      	cmp	r3, #48	; 0x30
 8008a76:	d86b      	bhi.n	8008b50 <HAL_TIM_ConfigClockSource+0x170>
 8008a78:	2b20      	cmp	r3, #32
 8008a7a:	d060      	beq.n	8008b3e <HAL_TIM_ConfigClockSource+0x15e>
 8008a7c:	2b20      	cmp	r3, #32
 8008a7e:	d867      	bhi.n	8008b50 <HAL_TIM_ConfigClockSource+0x170>
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d05c      	beq.n	8008b3e <HAL_TIM_ConfigClockSource+0x15e>
 8008a84:	2b10      	cmp	r3, #16
 8008a86:	d05a      	beq.n	8008b3e <HAL_TIM_ConfigClockSource+0x15e>
 8008a88:	e062      	b.n	8008b50 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008a8e:	683b      	ldr	r3, [r7, #0]
 8008a90:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008a92:	683b      	ldr	r3, [r7, #0]
 8008a94:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008a96:	683b      	ldr	r3, [r7, #0]
 8008a98:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008a9a:	f000 fc55 	bl	8009348 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	689b      	ldr	r3, [r3, #8]
 8008aa4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008aa6:	68bb      	ldr	r3, [r7, #8]
 8008aa8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008aac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	68ba      	ldr	r2, [r7, #8]
 8008ab4:	609a      	str	r2, [r3, #8]
      break;
 8008ab6:	e04f      	b.n	8008b58 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008abc:	683b      	ldr	r3, [r7, #0]
 8008abe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008ac0:	683b      	ldr	r3, [r7, #0]
 8008ac2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008ac4:	683b      	ldr	r3, [r7, #0]
 8008ac6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008ac8:	f000 fc3e 	bl	8009348 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	689a      	ldr	r2, [r3, #8]
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008ada:	609a      	str	r2, [r3, #8]
      break;
 8008adc:	e03c      	b.n	8008b58 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008ae2:	683b      	ldr	r3, [r7, #0]
 8008ae4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008ae6:	683b      	ldr	r3, [r7, #0]
 8008ae8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008aea:	461a      	mov	r2, r3
 8008aec:	f000 fbb2 	bl	8009254 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	2150      	movs	r1, #80	; 0x50
 8008af6:	4618      	mov	r0, r3
 8008af8:	f000 fc0b 	bl	8009312 <TIM_ITRx_SetConfig>
      break;
 8008afc:	e02c      	b.n	8008b58 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008b02:	683b      	ldr	r3, [r7, #0]
 8008b04:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008b06:	683b      	ldr	r3, [r7, #0]
 8008b08:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008b0a:	461a      	mov	r2, r3
 8008b0c:	f000 fbd1 	bl	80092b2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	2160      	movs	r1, #96	; 0x60
 8008b16:	4618      	mov	r0, r3
 8008b18:	f000 fbfb 	bl	8009312 <TIM_ITRx_SetConfig>
      break;
 8008b1c:	e01c      	b.n	8008b58 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008b22:	683b      	ldr	r3, [r7, #0]
 8008b24:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008b26:	683b      	ldr	r3, [r7, #0]
 8008b28:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008b2a:	461a      	mov	r2, r3
 8008b2c:	f000 fb92 	bl	8009254 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	2140      	movs	r1, #64	; 0x40
 8008b36:	4618      	mov	r0, r3
 8008b38:	f000 fbeb 	bl	8009312 <TIM_ITRx_SetConfig>
      break;
 8008b3c:	e00c      	b.n	8008b58 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681a      	ldr	r2, [r3, #0]
 8008b42:	683b      	ldr	r3, [r7, #0]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	4619      	mov	r1, r3
 8008b48:	4610      	mov	r0, r2
 8008b4a:	f000 fbe2 	bl	8009312 <TIM_ITRx_SetConfig>
      break;
 8008b4e:	e003      	b.n	8008b58 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8008b50:	2301      	movs	r3, #1
 8008b52:	73fb      	strb	r3, [r7, #15]
      break;
 8008b54:	e000      	b.n	8008b58 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8008b56:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	2201      	movs	r2, #1
 8008b5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	2200      	movs	r2, #0
 8008b64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008b68:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b6a:	4618      	mov	r0, r3
 8008b6c:	3710      	adds	r7, #16
 8008b6e:	46bd      	mov	sp, r7
 8008b70:	bd80      	pop	{r7, pc}
	...

08008b74 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008b74:	b480      	push	{r7}
 8008b76:	b085      	sub	sp, #20
 8008b78:	af00      	add	r7, sp, #0
 8008b7a:	6078      	str	r0, [r7, #4]
 8008b7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	4a40      	ldr	r2, [pc, #256]	; (8008c88 <TIM_Base_SetConfig+0x114>)
 8008b88:	4293      	cmp	r3, r2
 8008b8a:	d013      	beq.n	8008bb4 <TIM_Base_SetConfig+0x40>
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008b92:	d00f      	beq.n	8008bb4 <TIM_Base_SetConfig+0x40>
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	4a3d      	ldr	r2, [pc, #244]	; (8008c8c <TIM_Base_SetConfig+0x118>)
 8008b98:	4293      	cmp	r3, r2
 8008b9a:	d00b      	beq.n	8008bb4 <TIM_Base_SetConfig+0x40>
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	4a3c      	ldr	r2, [pc, #240]	; (8008c90 <TIM_Base_SetConfig+0x11c>)
 8008ba0:	4293      	cmp	r3, r2
 8008ba2:	d007      	beq.n	8008bb4 <TIM_Base_SetConfig+0x40>
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	4a3b      	ldr	r2, [pc, #236]	; (8008c94 <TIM_Base_SetConfig+0x120>)
 8008ba8:	4293      	cmp	r3, r2
 8008baa:	d003      	beq.n	8008bb4 <TIM_Base_SetConfig+0x40>
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	4a3a      	ldr	r2, [pc, #232]	; (8008c98 <TIM_Base_SetConfig+0x124>)
 8008bb0:	4293      	cmp	r3, r2
 8008bb2:	d108      	bne.n	8008bc6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008bba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008bbc:	683b      	ldr	r3, [r7, #0]
 8008bbe:	685b      	ldr	r3, [r3, #4]
 8008bc0:	68fa      	ldr	r2, [r7, #12]
 8008bc2:	4313      	orrs	r3, r2
 8008bc4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	4a2f      	ldr	r2, [pc, #188]	; (8008c88 <TIM_Base_SetConfig+0x114>)
 8008bca:	4293      	cmp	r3, r2
 8008bcc:	d01f      	beq.n	8008c0e <TIM_Base_SetConfig+0x9a>
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008bd4:	d01b      	beq.n	8008c0e <TIM_Base_SetConfig+0x9a>
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	4a2c      	ldr	r2, [pc, #176]	; (8008c8c <TIM_Base_SetConfig+0x118>)
 8008bda:	4293      	cmp	r3, r2
 8008bdc:	d017      	beq.n	8008c0e <TIM_Base_SetConfig+0x9a>
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	4a2b      	ldr	r2, [pc, #172]	; (8008c90 <TIM_Base_SetConfig+0x11c>)
 8008be2:	4293      	cmp	r3, r2
 8008be4:	d013      	beq.n	8008c0e <TIM_Base_SetConfig+0x9a>
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	4a2a      	ldr	r2, [pc, #168]	; (8008c94 <TIM_Base_SetConfig+0x120>)
 8008bea:	4293      	cmp	r3, r2
 8008bec:	d00f      	beq.n	8008c0e <TIM_Base_SetConfig+0x9a>
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	4a29      	ldr	r2, [pc, #164]	; (8008c98 <TIM_Base_SetConfig+0x124>)
 8008bf2:	4293      	cmp	r3, r2
 8008bf4:	d00b      	beq.n	8008c0e <TIM_Base_SetConfig+0x9a>
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	4a28      	ldr	r2, [pc, #160]	; (8008c9c <TIM_Base_SetConfig+0x128>)
 8008bfa:	4293      	cmp	r3, r2
 8008bfc:	d007      	beq.n	8008c0e <TIM_Base_SetConfig+0x9a>
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	4a27      	ldr	r2, [pc, #156]	; (8008ca0 <TIM_Base_SetConfig+0x12c>)
 8008c02:	4293      	cmp	r3, r2
 8008c04:	d003      	beq.n	8008c0e <TIM_Base_SetConfig+0x9a>
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	4a26      	ldr	r2, [pc, #152]	; (8008ca4 <TIM_Base_SetConfig+0x130>)
 8008c0a:	4293      	cmp	r3, r2
 8008c0c:	d108      	bne.n	8008c20 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008c14:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008c16:	683b      	ldr	r3, [r7, #0]
 8008c18:	68db      	ldr	r3, [r3, #12]
 8008c1a:	68fa      	ldr	r2, [r7, #12]
 8008c1c:	4313      	orrs	r3, r2
 8008c1e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008c26:	683b      	ldr	r3, [r7, #0]
 8008c28:	695b      	ldr	r3, [r3, #20]
 8008c2a:	4313      	orrs	r3, r2
 8008c2c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	68fa      	ldr	r2, [r7, #12]
 8008c32:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008c34:	683b      	ldr	r3, [r7, #0]
 8008c36:	689a      	ldr	r2, [r3, #8]
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008c3c:	683b      	ldr	r3, [r7, #0]
 8008c3e:	681a      	ldr	r2, [r3, #0]
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	4a10      	ldr	r2, [pc, #64]	; (8008c88 <TIM_Base_SetConfig+0x114>)
 8008c48:	4293      	cmp	r3, r2
 8008c4a:	d00f      	beq.n	8008c6c <TIM_Base_SetConfig+0xf8>
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	4a12      	ldr	r2, [pc, #72]	; (8008c98 <TIM_Base_SetConfig+0x124>)
 8008c50:	4293      	cmp	r3, r2
 8008c52:	d00b      	beq.n	8008c6c <TIM_Base_SetConfig+0xf8>
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	4a11      	ldr	r2, [pc, #68]	; (8008c9c <TIM_Base_SetConfig+0x128>)
 8008c58:	4293      	cmp	r3, r2
 8008c5a:	d007      	beq.n	8008c6c <TIM_Base_SetConfig+0xf8>
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	4a10      	ldr	r2, [pc, #64]	; (8008ca0 <TIM_Base_SetConfig+0x12c>)
 8008c60:	4293      	cmp	r3, r2
 8008c62:	d003      	beq.n	8008c6c <TIM_Base_SetConfig+0xf8>
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	4a0f      	ldr	r2, [pc, #60]	; (8008ca4 <TIM_Base_SetConfig+0x130>)
 8008c68:	4293      	cmp	r3, r2
 8008c6a:	d103      	bne.n	8008c74 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008c6c:	683b      	ldr	r3, [r7, #0]
 8008c6e:	691a      	ldr	r2, [r3, #16]
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	2201      	movs	r2, #1
 8008c78:	615a      	str	r2, [r3, #20]
}
 8008c7a:	bf00      	nop
 8008c7c:	3714      	adds	r7, #20
 8008c7e:	46bd      	mov	sp, r7
 8008c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c84:	4770      	bx	lr
 8008c86:	bf00      	nop
 8008c88:	40012c00 	.word	0x40012c00
 8008c8c:	40000400 	.word	0x40000400
 8008c90:	40000800 	.word	0x40000800
 8008c94:	40000c00 	.word	0x40000c00
 8008c98:	40013400 	.word	0x40013400
 8008c9c:	40014000 	.word	0x40014000
 8008ca0:	40014400 	.word	0x40014400
 8008ca4:	40014800 	.word	0x40014800

08008ca8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008ca8:	b480      	push	{r7}
 8008caa:	b087      	sub	sp, #28
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	6078      	str	r0, [r7, #4]
 8008cb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	6a1b      	ldr	r3, [r3, #32]
 8008cb6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	6a1b      	ldr	r3, [r3, #32]
 8008cbc:	f023 0201 	bic.w	r2, r3, #1
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	685b      	ldr	r3, [r3, #4]
 8008cc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	699b      	ldr	r3, [r3, #24]
 8008cce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008cd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008cda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	f023 0303 	bic.w	r3, r3, #3
 8008ce2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008ce4:	683b      	ldr	r3, [r7, #0]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	68fa      	ldr	r2, [r7, #12]
 8008cea:	4313      	orrs	r3, r2
 8008cec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008cee:	697b      	ldr	r3, [r7, #20]
 8008cf0:	f023 0302 	bic.w	r3, r3, #2
 8008cf4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008cf6:	683b      	ldr	r3, [r7, #0]
 8008cf8:	689b      	ldr	r3, [r3, #8]
 8008cfa:	697a      	ldr	r2, [r7, #20]
 8008cfc:	4313      	orrs	r3, r2
 8008cfe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	4a2c      	ldr	r2, [pc, #176]	; (8008db4 <TIM_OC1_SetConfig+0x10c>)
 8008d04:	4293      	cmp	r3, r2
 8008d06:	d00f      	beq.n	8008d28 <TIM_OC1_SetConfig+0x80>
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	4a2b      	ldr	r2, [pc, #172]	; (8008db8 <TIM_OC1_SetConfig+0x110>)
 8008d0c:	4293      	cmp	r3, r2
 8008d0e:	d00b      	beq.n	8008d28 <TIM_OC1_SetConfig+0x80>
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	4a2a      	ldr	r2, [pc, #168]	; (8008dbc <TIM_OC1_SetConfig+0x114>)
 8008d14:	4293      	cmp	r3, r2
 8008d16:	d007      	beq.n	8008d28 <TIM_OC1_SetConfig+0x80>
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	4a29      	ldr	r2, [pc, #164]	; (8008dc0 <TIM_OC1_SetConfig+0x118>)
 8008d1c:	4293      	cmp	r3, r2
 8008d1e:	d003      	beq.n	8008d28 <TIM_OC1_SetConfig+0x80>
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	4a28      	ldr	r2, [pc, #160]	; (8008dc4 <TIM_OC1_SetConfig+0x11c>)
 8008d24:	4293      	cmp	r3, r2
 8008d26:	d10c      	bne.n	8008d42 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008d28:	697b      	ldr	r3, [r7, #20]
 8008d2a:	f023 0308 	bic.w	r3, r3, #8
 8008d2e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008d30:	683b      	ldr	r3, [r7, #0]
 8008d32:	68db      	ldr	r3, [r3, #12]
 8008d34:	697a      	ldr	r2, [r7, #20]
 8008d36:	4313      	orrs	r3, r2
 8008d38:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008d3a:	697b      	ldr	r3, [r7, #20]
 8008d3c:	f023 0304 	bic.w	r3, r3, #4
 8008d40:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	4a1b      	ldr	r2, [pc, #108]	; (8008db4 <TIM_OC1_SetConfig+0x10c>)
 8008d46:	4293      	cmp	r3, r2
 8008d48:	d00f      	beq.n	8008d6a <TIM_OC1_SetConfig+0xc2>
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	4a1a      	ldr	r2, [pc, #104]	; (8008db8 <TIM_OC1_SetConfig+0x110>)
 8008d4e:	4293      	cmp	r3, r2
 8008d50:	d00b      	beq.n	8008d6a <TIM_OC1_SetConfig+0xc2>
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	4a19      	ldr	r2, [pc, #100]	; (8008dbc <TIM_OC1_SetConfig+0x114>)
 8008d56:	4293      	cmp	r3, r2
 8008d58:	d007      	beq.n	8008d6a <TIM_OC1_SetConfig+0xc2>
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	4a18      	ldr	r2, [pc, #96]	; (8008dc0 <TIM_OC1_SetConfig+0x118>)
 8008d5e:	4293      	cmp	r3, r2
 8008d60:	d003      	beq.n	8008d6a <TIM_OC1_SetConfig+0xc2>
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	4a17      	ldr	r2, [pc, #92]	; (8008dc4 <TIM_OC1_SetConfig+0x11c>)
 8008d66:	4293      	cmp	r3, r2
 8008d68:	d111      	bne.n	8008d8e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008d6a:	693b      	ldr	r3, [r7, #16]
 8008d6c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008d70:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008d72:	693b      	ldr	r3, [r7, #16]
 8008d74:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008d78:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008d7a:	683b      	ldr	r3, [r7, #0]
 8008d7c:	695b      	ldr	r3, [r3, #20]
 8008d7e:	693a      	ldr	r2, [r7, #16]
 8008d80:	4313      	orrs	r3, r2
 8008d82:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008d84:	683b      	ldr	r3, [r7, #0]
 8008d86:	699b      	ldr	r3, [r3, #24]
 8008d88:	693a      	ldr	r2, [r7, #16]
 8008d8a:	4313      	orrs	r3, r2
 8008d8c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	693a      	ldr	r2, [r7, #16]
 8008d92:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	68fa      	ldr	r2, [r7, #12]
 8008d98:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008d9a:	683b      	ldr	r3, [r7, #0]
 8008d9c:	685a      	ldr	r2, [r3, #4]
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	697a      	ldr	r2, [r7, #20]
 8008da6:	621a      	str	r2, [r3, #32]
}
 8008da8:	bf00      	nop
 8008daa:	371c      	adds	r7, #28
 8008dac:	46bd      	mov	sp, r7
 8008dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db2:	4770      	bx	lr
 8008db4:	40012c00 	.word	0x40012c00
 8008db8:	40013400 	.word	0x40013400
 8008dbc:	40014000 	.word	0x40014000
 8008dc0:	40014400 	.word	0x40014400
 8008dc4:	40014800 	.word	0x40014800

08008dc8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008dc8:	b480      	push	{r7}
 8008dca:	b087      	sub	sp, #28
 8008dcc:	af00      	add	r7, sp, #0
 8008dce:	6078      	str	r0, [r7, #4]
 8008dd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	6a1b      	ldr	r3, [r3, #32]
 8008dd6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	6a1b      	ldr	r3, [r3, #32]
 8008ddc:	f023 0210 	bic.w	r2, r3, #16
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	685b      	ldr	r3, [r3, #4]
 8008de8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	699b      	ldr	r3, [r3, #24]
 8008dee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008df6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008dfa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008e02:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008e04:	683b      	ldr	r3, [r7, #0]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	021b      	lsls	r3, r3, #8
 8008e0a:	68fa      	ldr	r2, [r7, #12]
 8008e0c:	4313      	orrs	r3, r2
 8008e0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008e10:	697b      	ldr	r3, [r7, #20]
 8008e12:	f023 0320 	bic.w	r3, r3, #32
 8008e16:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008e18:	683b      	ldr	r3, [r7, #0]
 8008e1a:	689b      	ldr	r3, [r3, #8]
 8008e1c:	011b      	lsls	r3, r3, #4
 8008e1e:	697a      	ldr	r2, [r7, #20]
 8008e20:	4313      	orrs	r3, r2
 8008e22:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	4a28      	ldr	r2, [pc, #160]	; (8008ec8 <TIM_OC2_SetConfig+0x100>)
 8008e28:	4293      	cmp	r3, r2
 8008e2a:	d003      	beq.n	8008e34 <TIM_OC2_SetConfig+0x6c>
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	4a27      	ldr	r2, [pc, #156]	; (8008ecc <TIM_OC2_SetConfig+0x104>)
 8008e30:	4293      	cmp	r3, r2
 8008e32:	d10d      	bne.n	8008e50 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008e34:	697b      	ldr	r3, [r7, #20]
 8008e36:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008e3a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008e3c:	683b      	ldr	r3, [r7, #0]
 8008e3e:	68db      	ldr	r3, [r3, #12]
 8008e40:	011b      	lsls	r3, r3, #4
 8008e42:	697a      	ldr	r2, [r7, #20]
 8008e44:	4313      	orrs	r3, r2
 8008e46:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008e48:	697b      	ldr	r3, [r7, #20]
 8008e4a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008e4e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	4a1d      	ldr	r2, [pc, #116]	; (8008ec8 <TIM_OC2_SetConfig+0x100>)
 8008e54:	4293      	cmp	r3, r2
 8008e56:	d00f      	beq.n	8008e78 <TIM_OC2_SetConfig+0xb0>
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	4a1c      	ldr	r2, [pc, #112]	; (8008ecc <TIM_OC2_SetConfig+0x104>)
 8008e5c:	4293      	cmp	r3, r2
 8008e5e:	d00b      	beq.n	8008e78 <TIM_OC2_SetConfig+0xb0>
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	4a1b      	ldr	r2, [pc, #108]	; (8008ed0 <TIM_OC2_SetConfig+0x108>)
 8008e64:	4293      	cmp	r3, r2
 8008e66:	d007      	beq.n	8008e78 <TIM_OC2_SetConfig+0xb0>
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	4a1a      	ldr	r2, [pc, #104]	; (8008ed4 <TIM_OC2_SetConfig+0x10c>)
 8008e6c:	4293      	cmp	r3, r2
 8008e6e:	d003      	beq.n	8008e78 <TIM_OC2_SetConfig+0xb0>
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	4a19      	ldr	r2, [pc, #100]	; (8008ed8 <TIM_OC2_SetConfig+0x110>)
 8008e74:	4293      	cmp	r3, r2
 8008e76:	d113      	bne.n	8008ea0 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008e78:	693b      	ldr	r3, [r7, #16]
 8008e7a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008e7e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008e80:	693b      	ldr	r3, [r7, #16]
 8008e82:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008e86:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008e88:	683b      	ldr	r3, [r7, #0]
 8008e8a:	695b      	ldr	r3, [r3, #20]
 8008e8c:	009b      	lsls	r3, r3, #2
 8008e8e:	693a      	ldr	r2, [r7, #16]
 8008e90:	4313      	orrs	r3, r2
 8008e92:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008e94:	683b      	ldr	r3, [r7, #0]
 8008e96:	699b      	ldr	r3, [r3, #24]
 8008e98:	009b      	lsls	r3, r3, #2
 8008e9a:	693a      	ldr	r2, [r7, #16]
 8008e9c:	4313      	orrs	r3, r2
 8008e9e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	693a      	ldr	r2, [r7, #16]
 8008ea4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	68fa      	ldr	r2, [r7, #12]
 8008eaa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008eac:	683b      	ldr	r3, [r7, #0]
 8008eae:	685a      	ldr	r2, [r3, #4]
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	697a      	ldr	r2, [r7, #20]
 8008eb8:	621a      	str	r2, [r3, #32]
}
 8008eba:	bf00      	nop
 8008ebc:	371c      	adds	r7, #28
 8008ebe:	46bd      	mov	sp, r7
 8008ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec4:	4770      	bx	lr
 8008ec6:	bf00      	nop
 8008ec8:	40012c00 	.word	0x40012c00
 8008ecc:	40013400 	.word	0x40013400
 8008ed0:	40014000 	.word	0x40014000
 8008ed4:	40014400 	.word	0x40014400
 8008ed8:	40014800 	.word	0x40014800

08008edc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008edc:	b480      	push	{r7}
 8008ede:	b087      	sub	sp, #28
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	6078      	str	r0, [r7, #4]
 8008ee4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	6a1b      	ldr	r3, [r3, #32]
 8008eea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	6a1b      	ldr	r3, [r3, #32]
 8008ef0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	685b      	ldr	r3, [r3, #4]
 8008efc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	69db      	ldr	r3, [r3, #28]
 8008f02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008f0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008f0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	f023 0303 	bic.w	r3, r3, #3
 8008f16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008f18:	683b      	ldr	r3, [r7, #0]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	68fa      	ldr	r2, [r7, #12]
 8008f1e:	4313      	orrs	r3, r2
 8008f20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008f22:	697b      	ldr	r3, [r7, #20]
 8008f24:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008f28:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008f2a:	683b      	ldr	r3, [r7, #0]
 8008f2c:	689b      	ldr	r3, [r3, #8]
 8008f2e:	021b      	lsls	r3, r3, #8
 8008f30:	697a      	ldr	r2, [r7, #20]
 8008f32:	4313      	orrs	r3, r2
 8008f34:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	4a27      	ldr	r2, [pc, #156]	; (8008fd8 <TIM_OC3_SetConfig+0xfc>)
 8008f3a:	4293      	cmp	r3, r2
 8008f3c:	d003      	beq.n	8008f46 <TIM_OC3_SetConfig+0x6a>
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	4a26      	ldr	r2, [pc, #152]	; (8008fdc <TIM_OC3_SetConfig+0x100>)
 8008f42:	4293      	cmp	r3, r2
 8008f44:	d10d      	bne.n	8008f62 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008f46:	697b      	ldr	r3, [r7, #20]
 8008f48:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008f4c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008f4e:	683b      	ldr	r3, [r7, #0]
 8008f50:	68db      	ldr	r3, [r3, #12]
 8008f52:	021b      	lsls	r3, r3, #8
 8008f54:	697a      	ldr	r2, [r7, #20]
 8008f56:	4313      	orrs	r3, r2
 8008f58:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008f5a:	697b      	ldr	r3, [r7, #20]
 8008f5c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008f60:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	4a1c      	ldr	r2, [pc, #112]	; (8008fd8 <TIM_OC3_SetConfig+0xfc>)
 8008f66:	4293      	cmp	r3, r2
 8008f68:	d00f      	beq.n	8008f8a <TIM_OC3_SetConfig+0xae>
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	4a1b      	ldr	r2, [pc, #108]	; (8008fdc <TIM_OC3_SetConfig+0x100>)
 8008f6e:	4293      	cmp	r3, r2
 8008f70:	d00b      	beq.n	8008f8a <TIM_OC3_SetConfig+0xae>
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	4a1a      	ldr	r2, [pc, #104]	; (8008fe0 <TIM_OC3_SetConfig+0x104>)
 8008f76:	4293      	cmp	r3, r2
 8008f78:	d007      	beq.n	8008f8a <TIM_OC3_SetConfig+0xae>
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	4a19      	ldr	r2, [pc, #100]	; (8008fe4 <TIM_OC3_SetConfig+0x108>)
 8008f7e:	4293      	cmp	r3, r2
 8008f80:	d003      	beq.n	8008f8a <TIM_OC3_SetConfig+0xae>
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	4a18      	ldr	r2, [pc, #96]	; (8008fe8 <TIM_OC3_SetConfig+0x10c>)
 8008f86:	4293      	cmp	r3, r2
 8008f88:	d113      	bne.n	8008fb2 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008f8a:	693b      	ldr	r3, [r7, #16]
 8008f8c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008f90:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008f92:	693b      	ldr	r3, [r7, #16]
 8008f94:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008f98:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008f9a:	683b      	ldr	r3, [r7, #0]
 8008f9c:	695b      	ldr	r3, [r3, #20]
 8008f9e:	011b      	lsls	r3, r3, #4
 8008fa0:	693a      	ldr	r2, [r7, #16]
 8008fa2:	4313      	orrs	r3, r2
 8008fa4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008fa6:	683b      	ldr	r3, [r7, #0]
 8008fa8:	699b      	ldr	r3, [r3, #24]
 8008faa:	011b      	lsls	r3, r3, #4
 8008fac:	693a      	ldr	r2, [r7, #16]
 8008fae:	4313      	orrs	r3, r2
 8008fb0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	693a      	ldr	r2, [r7, #16]
 8008fb6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	68fa      	ldr	r2, [r7, #12]
 8008fbc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008fbe:	683b      	ldr	r3, [r7, #0]
 8008fc0:	685a      	ldr	r2, [r3, #4]
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	697a      	ldr	r2, [r7, #20]
 8008fca:	621a      	str	r2, [r3, #32]
}
 8008fcc:	bf00      	nop
 8008fce:	371c      	adds	r7, #28
 8008fd0:	46bd      	mov	sp, r7
 8008fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd6:	4770      	bx	lr
 8008fd8:	40012c00 	.word	0x40012c00
 8008fdc:	40013400 	.word	0x40013400
 8008fe0:	40014000 	.word	0x40014000
 8008fe4:	40014400 	.word	0x40014400
 8008fe8:	40014800 	.word	0x40014800

08008fec <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008fec:	b480      	push	{r7}
 8008fee:	b087      	sub	sp, #28
 8008ff0:	af00      	add	r7, sp, #0
 8008ff2:	6078      	str	r0, [r7, #4]
 8008ff4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	6a1b      	ldr	r3, [r3, #32]
 8008ffa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	6a1b      	ldr	r3, [r3, #32]
 8009000:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	685b      	ldr	r3, [r3, #4]
 800900c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	69db      	ldr	r3, [r3, #28]
 8009012:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800901a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800901e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009026:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009028:	683b      	ldr	r3, [r7, #0]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	021b      	lsls	r3, r3, #8
 800902e:	68fa      	ldr	r2, [r7, #12]
 8009030:	4313      	orrs	r3, r2
 8009032:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009034:	693b      	ldr	r3, [r7, #16]
 8009036:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800903a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800903c:	683b      	ldr	r3, [r7, #0]
 800903e:	689b      	ldr	r3, [r3, #8]
 8009040:	031b      	lsls	r3, r3, #12
 8009042:	693a      	ldr	r2, [r7, #16]
 8009044:	4313      	orrs	r3, r2
 8009046:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	4a18      	ldr	r2, [pc, #96]	; (80090ac <TIM_OC4_SetConfig+0xc0>)
 800904c:	4293      	cmp	r3, r2
 800904e:	d00f      	beq.n	8009070 <TIM_OC4_SetConfig+0x84>
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	4a17      	ldr	r2, [pc, #92]	; (80090b0 <TIM_OC4_SetConfig+0xc4>)
 8009054:	4293      	cmp	r3, r2
 8009056:	d00b      	beq.n	8009070 <TIM_OC4_SetConfig+0x84>
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	4a16      	ldr	r2, [pc, #88]	; (80090b4 <TIM_OC4_SetConfig+0xc8>)
 800905c:	4293      	cmp	r3, r2
 800905e:	d007      	beq.n	8009070 <TIM_OC4_SetConfig+0x84>
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	4a15      	ldr	r2, [pc, #84]	; (80090b8 <TIM_OC4_SetConfig+0xcc>)
 8009064:	4293      	cmp	r3, r2
 8009066:	d003      	beq.n	8009070 <TIM_OC4_SetConfig+0x84>
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	4a14      	ldr	r2, [pc, #80]	; (80090bc <TIM_OC4_SetConfig+0xd0>)
 800906c:	4293      	cmp	r3, r2
 800906e:	d109      	bne.n	8009084 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009070:	697b      	ldr	r3, [r7, #20]
 8009072:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009076:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009078:	683b      	ldr	r3, [r7, #0]
 800907a:	695b      	ldr	r3, [r3, #20]
 800907c:	019b      	lsls	r3, r3, #6
 800907e:	697a      	ldr	r2, [r7, #20]
 8009080:	4313      	orrs	r3, r2
 8009082:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	697a      	ldr	r2, [r7, #20]
 8009088:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	68fa      	ldr	r2, [r7, #12]
 800908e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009090:	683b      	ldr	r3, [r7, #0]
 8009092:	685a      	ldr	r2, [r3, #4]
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	693a      	ldr	r2, [r7, #16]
 800909c:	621a      	str	r2, [r3, #32]
}
 800909e:	bf00      	nop
 80090a0:	371c      	adds	r7, #28
 80090a2:	46bd      	mov	sp, r7
 80090a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a8:	4770      	bx	lr
 80090aa:	bf00      	nop
 80090ac:	40012c00 	.word	0x40012c00
 80090b0:	40013400 	.word	0x40013400
 80090b4:	40014000 	.word	0x40014000
 80090b8:	40014400 	.word	0x40014400
 80090bc:	40014800 	.word	0x40014800

080090c0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80090c0:	b480      	push	{r7}
 80090c2:	b087      	sub	sp, #28
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	6078      	str	r0, [r7, #4]
 80090c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	6a1b      	ldr	r3, [r3, #32]
 80090ce:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	6a1b      	ldr	r3, [r3, #32]
 80090d4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	685b      	ldr	r3, [r3, #4]
 80090e0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80090e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80090ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80090f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80090f4:	683b      	ldr	r3, [r7, #0]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	68fa      	ldr	r2, [r7, #12]
 80090fa:	4313      	orrs	r3, r2
 80090fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80090fe:	693b      	ldr	r3, [r7, #16]
 8009100:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8009104:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009106:	683b      	ldr	r3, [r7, #0]
 8009108:	689b      	ldr	r3, [r3, #8]
 800910a:	041b      	lsls	r3, r3, #16
 800910c:	693a      	ldr	r2, [r7, #16]
 800910e:	4313      	orrs	r3, r2
 8009110:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	4a17      	ldr	r2, [pc, #92]	; (8009174 <TIM_OC5_SetConfig+0xb4>)
 8009116:	4293      	cmp	r3, r2
 8009118:	d00f      	beq.n	800913a <TIM_OC5_SetConfig+0x7a>
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	4a16      	ldr	r2, [pc, #88]	; (8009178 <TIM_OC5_SetConfig+0xb8>)
 800911e:	4293      	cmp	r3, r2
 8009120:	d00b      	beq.n	800913a <TIM_OC5_SetConfig+0x7a>
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	4a15      	ldr	r2, [pc, #84]	; (800917c <TIM_OC5_SetConfig+0xbc>)
 8009126:	4293      	cmp	r3, r2
 8009128:	d007      	beq.n	800913a <TIM_OC5_SetConfig+0x7a>
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	4a14      	ldr	r2, [pc, #80]	; (8009180 <TIM_OC5_SetConfig+0xc0>)
 800912e:	4293      	cmp	r3, r2
 8009130:	d003      	beq.n	800913a <TIM_OC5_SetConfig+0x7a>
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	4a13      	ldr	r2, [pc, #76]	; (8009184 <TIM_OC5_SetConfig+0xc4>)
 8009136:	4293      	cmp	r3, r2
 8009138:	d109      	bne.n	800914e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800913a:	697b      	ldr	r3, [r7, #20]
 800913c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009140:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009142:	683b      	ldr	r3, [r7, #0]
 8009144:	695b      	ldr	r3, [r3, #20]
 8009146:	021b      	lsls	r3, r3, #8
 8009148:	697a      	ldr	r2, [r7, #20]
 800914a:	4313      	orrs	r3, r2
 800914c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	697a      	ldr	r2, [r7, #20]
 8009152:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	68fa      	ldr	r2, [r7, #12]
 8009158:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800915a:	683b      	ldr	r3, [r7, #0]
 800915c:	685a      	ldr	r2, [r3, #4]
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	693a      	ldr	r2, [r7, #16]
 8009166:	621a      	str	r2, [r3, #32]
}
 8009168:	bf00      	nop
 800916a:	371c      	adds	r7, #28
 800916c:	46bd      	mov	sp, r7
 800916e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009172:	4770      	bx	lr
 8009174:	40012c00 	.word	0x40012c00
 8009178:	40013400 	.word	0x40013400
 800917c:	40014000 	.word	0x40014000
 8009180:	40014400 	.word	0x40014400
 8009184:	40014800 	.word	0x40014800

08009188 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009188:	b480      	push	{r7}
 800918a:	b087      	sub	sp, #28
 800918c:	af00      	add	r7, sp, #0
 800918e:	6078      	str	r0, [r7, #4]
 8009190:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	6a1b      	ldr	r3, [r3, #32]
 8009196:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	6a1b      	ldr	r3, [r3, #32]
 800919c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	685b      	ldr	r3, [r3, #4]
 80091a8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80091ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80091b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80091ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80091bc:	683b      	ldr	r3, [r7, #0]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	021b      	lsls	r3, r3, #8
 80091c2:	68fa      	ldr	r2, [r7, #12]
 80091c4:	4313      	orrs	r3, r2
 80091c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80091c8:	693b      	ldr	r3, [r7, #16]
 80091ca:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80091ce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80091d0:	683b      	ldr	r3, [r7, #0]
 80091d2:	689b      	ldr	r3, [r3, #8]
 80091d4:	051b      	lsls	r3, r3, #20
 80091d6:	693a      	ldr	r2, [r7, #16]
 80091d8:	4313      	orrs	r3, r2
 80091da:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	4a18      	ldr	r2, [pc, #96]	; (8009240 <TIM_OC6_SetConfig+0xb8>)
 80091e0:	4293      	cmp	r3, r2
 80091e2:	d00f      	beq.n	8009204 <TIM_OC6_SetConfig+0x7c>
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	4a17      	ldr	r2, [pc, #92]	; (8009244 <TIM_OC6_SetConfig+0xbc>)
 80091e8:	4293      	cmp	r3, r2
 80091ea:	d00b      	beq.n	8009204 <TIM_OC6_SetConfig+0x7c>
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	4a16      	ldr	r2, [pc, #88]	; (8009248 <TIM_OC6_SetConfig+0xc0>)
 80091f0:	4293      	cmp	r3, r2
 80091f2:	d007      	beq.n	8009204 <TIM_OC6_SetConfig+0x7c>
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	4a15      	ldr	r2, [pc, #84]	; (800924c <TIM_OC6_SetConfig+0xc4>)
 80091f8:	4293      	cmp	r3, r2
 80091fa:	d003      	beq.n	8009204 <TIM_OC6_SetConfig+0x7c>
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	4a14      	ldr	r2, [pc, #80]	; (8009250 <TIM_OC6_SetConfig+0xc8>)
 8009200:	4293      	cmp	r3, r2
 8009202:	d109      	bne.n	8009218 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009204:	697b      	ldr	r3, [r7, #20]
 8009206:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800920a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800920c:	683b      	ldr	r3, [r7, #0]
 800920e:	695b      	ldr	r3, [r3, #20]
 8009210:	029b      	lsls	r3, r3, #10
 8009212:	697a      	ldr	r2, [r7, #20]
 8009214:	4313      	orrs	r3, r2
 8009216:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	697a      	ldr	r2, [r7, #20]
 800921c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	68fa      	ldr	r2, [r7, #12]
 8009222:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009224:	683b      	ldr	r3, [r7, #0]
 8009226:	685a      	ldr	r2, [r3, #4]
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	693a      	ldr	r2, [r7, #16]
 8009230:	621a      	str	r2, [r3, #32]
}
 8009232:	bf00      	nop
 8009234:	371c      	adds	r7, #28
 8009236:	46bd      	mov	sp, r7
 8009238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800923c:	4770      	bx	lr
 800923e:	bf00      	nop
 8009240:	40012c00 	.word	0x40012c00
 8009244:	40013400 	.word	0x40013400
 8009248:	40014000 	.word	0x40014000
 800924c:	40014400 	.word	0x40014400
 8009250:	40014800 	.word	0x40014800

08009254 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009254:	b480      	push	{r7}
 8009256:	b087      	sub	sp, #28
 8009258:	af00      	add	r7, sp, #0
 800925a:	60f8      	str	r0, [r7, #12]
 800925c:	60b9      	str	r1, [r7, #8]
 800925e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	6a1b      	ldr	r3, [r3, #32]
 8009264:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	6a1b      	ldr	r3, [r3, #32]
 800926a:	f023 0201 	bic.w	r2, r3, #1
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	699b      	ldr	r3, [r3, #24]
 8009276:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009278:	693b      	ldr	r3, [r7, #16]
 800927a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800927e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	011b      	lsls	r3, r3, #4
 8009284:	693a      	ldr	r2, [r7, #16]
 8009286:	4313      	orrs	r3, r2
 8009288:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800928a:	697b      	ldr	r3, [r7, #20]
 800928c:	f023 030a 	bic.w	r3, r3, #10
 8009290:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009292:	697a      	ldr	r2, [r7, #20]
 8009294:	68bb      	ldr	r3, [r7, #8]
 8009296:	4313      	orrs	r3, r2
 8009298:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	693a      	ldr	r2, [r7, #16]
 800929e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	697a      	ldr	r2, [r7, #20]
 80092a4:	621a      	str	r2, [r3, #32]
}
 80092a6:	bf00      	nop
 80092a8:	371c      	adds	r7, #28
 80092aa:	46bd      	mov	sp, r7
 80092ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b0:	4770      	bx	lr

080092b2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80092b2:	b480      	push	{r7}
 80092b4:	b087      	sub	sp, #28
 80092b6:	af00      	add	r7, sp, #0
 80092b8:	60f8      	str	r0, [r7, #12]
 80092ba:	60b9      	str	r1, [r7, #8]
 80092bc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	6a1b      	ldr	r3, [r3, #32]
 80092c2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	6a1b      	ldr	r3, [r3, #32]
 80092c8:	f023 0210 	bic.w	r2, r3, #16
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	699b      	ldr	r3, [r3, #24]
 80092d4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80092d6:	693b      	ldr	r3, [r7, #16]
 80092d8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80092dc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	031b      	lsls	r3, r3, #12
 80092e2:	693a      	ldr	r2, [r7, #16]
 80092e4:	4313      	orrs	r3, r2
 80092e6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80092e8:	697b      	ldr	r3, [r7, #20]
 80092ea:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80092ee:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80092f0:	68bb      	ldr	r3, [r7, #8]
 80092f2:	011b      	lsls	r3, r3, #4
 80092f4:	697a      	ldr	r2, [r7, #20]
 80092f6:	4313      	orrs	r3, r2
 80092f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	693a      	ldr	r2, [r7, #16]
 80092fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	697a      	ldr	r2, [r7, #20]
 8009304:	621a      	str	r2, [r3, #32]
}
 8009306:	bf00      	nop
 8009308:	371c      	adds	r7, #28
 800930a:	46bd      	mov	sp, r7
 800930c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009310:	4770      	bx	lr

08009312 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009312:	b480      	push	{r7}
 8009314:	b085      	sub	sp, #20
 8009316:	af00      	add	r7, sp, #0
 8009318:	6078      	str	r0, [r7, #4]
 800931a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	689b      	ldr	r3, [r3, #8]
 8009320:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009328:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800932a:	683a      	ldr	r2, [r7, #0]
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	4313      	orrs	r3, r2
 8009330:	f043 0307 	orr.w	r3, r3, #7
 8009334:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	68fa      	ldr	r2, [r7, #12]
 800933a:	609a      	str	r2, [r3, #8]
}
 800933c:	bf00      	nop
 800933e:	3714      	adds	r7, #20
 8009340:	46bd      	mov	sp, r7
 8009342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009346:	4770      	bx	lr

08009348 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009348:	b480      	push	{r7}
 800934a:	b087      	sub	sp, #28
 800934c:	af00      	add	r7, sp, #0
 800934e:	60f8      	str	r0, [r7, #12]
 8009350:	60b9      	str	r1, [r7, #8]
 8009352:	607a      	str	r2, [r7, #4]
 8009354:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	689b      	ldr	r3, [r3, #8]
 800935a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800935c:	697b      	ldr	r3, [r7, #20]
 800935e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009362:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009364:	683b      	ldr	r3, [r7, #0]
 8009366:	021a      	lsls	r2, r3, #8
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	431a      	orrs	r2, r3
 800936c:	68bb      	ldr	r3, [r7, #8]
 800936e:	4313      	orrs	r3, r2
 8009370:	697a      	ldr	r2, [r7, #20]
 8009372:	4313      	orrs	r3, r2
 8009374:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	697a      	ldr	r2, [r7, #20]
 800937a:	609a      	str	r2, [r3, #8]
}
 800937c:	bf00      	nop
 800937e:	371c      	adds	r7, #28
 8009380:	46bd      	mov	sp, r7
 8009382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009386:	4770      	bx	lr

08009388 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009388:	b480      	push	{r7}
 800938a:	b087      	sub	sp, #28
 800938c:	af00      	add	r7, sp, #0
 800938e:	60f8      	str	r0, [r7, #12]
 8009390:	60b9      	str	r1, [r7, #8]
 8009392:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009394:	68bb      	ldr	r3, [r7, #8]
 8009396:	f003 031f 	and.w	r3, r3, #31
 800939a:	2201      	movs	r2, #1
 800939c:	fa02 f303 	lsl.w	r3, r2, r3
 80093a0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	6a1a      	ldr	r2, [r3, #32]
 80093a6:	697b      	ldr	r3, [r7, #20]
 80093a8:	43db      	mvns	r3, r3
 80093aa:	401a      	ands	r2, r3
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	6a1a      	ldr	r2, [r3, #32]
 80093b4:	68bb      	ldr	r3, [r7, #8]
 80093b6:	f003 031f 	and.w	r3, r3, #31
 80093ba:	6879      	ldr	r1, [r7, #4]
 80093bc:	fa01 f303 	lsl.w	r3, r1, r3
 80093c0:	431a      	orrs	r2, r3
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	621a      	str	r2, [r3, #32]
}
 80093c6:	bf00      	nop
 80093c8:	371c      	adds	r7, #28
 80093ca:	46bd      	mov	sp, r7
 80093cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d0:	4770      	bx	lr
	...

080093d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80093d4:	b480      	push	{r7}
 80093d6:	b085      	sub	sp, #20
 80093d8:	af00      	add	r7, sp, #0
 80093da:	6078      	str	r0, [r7, #4]
 80093dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80093e4:	2b01      	cmp	r3, #1
 80093e6:	d101      	bne.n	80093ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80093e8:	2302      	movs	r3, #2
 80093ea:	e068      	b.n	80094be <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	2201      	movs	r2, #1
 80093f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	2202      	movs	r2, #2
 80093f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	685b      	ldr	r3, [r3, #4]
 8009402:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	689b      	ldr	r3, [r3, #8]
 800940a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	4a2e      	ldr	r2, [pc, #184]	; (80094cc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8009412:	4293      	cmp	r3, r2
 8009414:	d004      	beq.n	8009420 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	4a2d      	ldr	r2, [pc, #180]	; (80094d0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800941c:	4293      	cmp	r3, r2
 800941e:	d108      	bne.n	8009432 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8009426:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009428:	683b      	ldr	r3, [r7, #0]
 800942a:	685b      	ldr	r3, [r3, #4]
 800942c:	68fa      	ldr	r2, [r7, #12]
 800942e:	4313      	orrs	r3, r2
 8009430:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009438:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800943a:	683b      	ldr	r3, [r7, #0]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	68fa      	ldr	r2, [r7, #12]
 8009440:	4313      	orrs	r3, r2
 8009442:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	68fa      	ldr	r2, [r7, #12]
 800944a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	4a1e      	ldr	r2, [pc, #120]	; (80094cc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8009452:	4293      	cmp	r3, r2
 8009454:	d01d      	beq.n	8009492 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800945e:	d018      	beq.n	8009492 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	4a1b      	ldr	r2, [pc, #108]	; (80094d4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009466:	4293      	cmp	r3, r2
 8009468:	d013      	beq.n	8009492 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	4a1a      	ldr	r2, [pc, #104]	; (80094d8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009470:	4293      	cmp	r3, r2
 8009472:	d00e      	beq.n	8009492 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	4a18      	ldr	r2, [pc, #96]	; (80094dc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800947a:	4293      	cmp	r3, r2
 800947c:	d009      	beq.n	8009492 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	4a13      	ldr	r2, [pc, #76]	; (80094d0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8009484:	4293      	cmp	r3, r2
 8009486:	d004      	beq.n	8009492 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	4a14      	ldr	r2, [pc, #80]	; (80094e0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800948e:	4293      	cmp	r3, r2
 8009490:	d10c      	bne.n	80094ac <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009492:	68bb      	ldr	r3, [r7, #8]
 8009494:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009498:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800949a:	683b      	ldr	r3, [r7, #0]
 800949c:	689b      	ldr	r3, [r3, #8]
 800949e:	68ba      	ldr	r2, [r7, #8]
 80094a0:	4313      	orrs	r3, r2
 80094a2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	68ba      	ldr	r2, [r7, #8]
 80094aa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	2201      	movs	r2, #1
 80094b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	2200      	movs	r2, #0
 80094b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80094bc:	2300      	movs	r3, #0
}
 80094be:	4618      	mov	r0, r3
 80094c0:	3714      	adds	r7, #20
 80094c2:	46bd      	mov	sp, r7
 80094c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094c8:	4770      	bx	lr
 80094ca:	bf00      	nop
 80094cc:	40012c00 	.word	0x40012c00
 80094d0:	40013400 	.word	0x40013400
 80094d4:	40000400 	.word	0x40000400
 80094d8:	40000800 	.word	0x40000800
 80094dc:	40000c00 	.word	0x40000c00
 80094e0:	40014000 	.word	0x40014000

080094e4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80094e4:	b480      	push	{r7}
 80094e6:	b085      	sub	sp, #20
 80094e8:	af00      	add	r7, sp, #0
 80094ea:	6078      	str	r0, [r7, #4]
 80094ec:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80094ee:	2300      	movs	r3, #0
 80094f0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80094f8:	2b01      	cmp	r3, #1
 80094fa:	d101      	bne.n	8009500 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80094fc:	2302      	movs	r3, #2
 80094fe:	e065      	b.n	80095cc <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	2201      	movs	r2, #1
 8009504:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800950e:	683b      	ldr	r3, [r7, #0]
 8009510:	68db      	ldr	r3, [r3, #12]
 8009512:	4313      	orrs	r3, r2
 8009514:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800951c:	683b      	ldr	r3, [r7, #0]
 800951e:	689b      	ldr	r3, [r3, #8]
 8009520:	4313      	orrs	r3, r2
 8009522:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800952a:	683b      	ldr	r3, [r7, #0]
 800952c:	685b      	ldr	r3, [r3, #4]
 800952e:	4313      	orrs	r3, r2
 8009530:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8009538:	683b      	ldr	r3, [r7, #0]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	4313      	orrs	r3, r2
 800953e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009546:	683b      	ldr	r3, [r7, #0]
 8009548:	691b      	ldr	r3, [r3, #16]
 800954a:	4313      	orrs	r3, r2
 800954c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8009554:	683b      	ldr	r3, [r7, #0]
 8009556:	695b      	ldr	r3, [r3, #20]
 8009558:	4313      	orrs	r3, r2
 800955a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8009562:	683b      	ldr	r3, [r7, #0]
 8009564:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009566:	4313      	orrs	r3, r2
 8009568:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8009570:	683b      	ldr	r3, [r7, #0]
 8009572:	699b      	ldr	r3, [r3, #24]
 8009574:	041b      	lsls	r3, r3, #16
 8009576:	4313      	orrs	r3, r2
 8009578:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	4a16      	ldr	r2, [pc, #88]	; (80095d8 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8009580:	4293      	cmp	r3, r2
 8009582:	d004      	beq.n	800958e <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	4a14      	ldr	r2, [pc, #80]	; (80095dc <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800958a:	4293      	cmp	r3, r2
 800958c:	d115      	bne.n	80095ba <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8009594:	683b      	ldr	r3, [r7, #0]
 8009596:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009598:	051b      	lsls	r3, r3, #20
 800959a:	4313      	orrs	r3, r2
 800959c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80095a4:	683b      	ldr	r3, [r7, #0]
 80095a6:	69db      	ldr	r3, [r3, #28]
 80095a8:	4313      	orrs	r3, r2
 80095aa:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80095b2:	683b      	ldr	r3, [r7, #0]
 80095b4:	6a1b      	ldr	r3, [r3, #32]
 80095b6:	4313      	orrs	r3, r2
 80095b8:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	68fa      	ldr	r2, [r7, #12]
 80095c0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	2200      	movs	r2, #0
 80095c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80095ca:	2300      	movs	r3, #0
}
 80095cc:	4618      	mov	r0, r3
 80095ce:	3714      	adds	r7, #20
 80095d0:	46bd      	mov	sp, r7
 80095d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d6:	4770      	bx	lr
 80095d8:	40012c00 	.word	0x40012c00
 80095dc:	40013400 	.word	0x40013400

080095e0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80095e0:	b580      	push	{r7, lr}
 80095e2:	b082      	sub	sp, #8
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d101      	bne.n	80095f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80095ee:	2301      	movs	r3, #1
 80095f0:	e042      	b.n	8009678 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d106      	bne.n	800960a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	2200      	movs	r2, #0
 8009600:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009604:	6878      	ldr	r0, [r7, #4]
 8009606:	f7f9 fa47 	bl	8002a98 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	2224      	movs	r2, #36	; 0x24
 800960e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	681a      	ldr	r2, [r3, #0]
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	f022 0201 	bic.w	r2, r2, #1
 8009620:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009626:	2b00      	cmp	r3, #0
 8009628:	d002      	beq.n	8009630 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800962a:	6878      	ldr	r0, [r7, #4]
 800962c:	f000 fb24 	bl	8009c78 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009630:	6878      	ldr	r0, [r7, #4]
 8009632:	f000 f825 	bl	8009680 <UART_SetConfig>
 8009636:	4603      	mov	r3, r0
 8009638:	2b01      	cmp	r3, #1
 800963a:	d101      	bne.n	8009640 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800963c:	2301      	movs	r3, #1
 800963e:	e01b      	b.n	8009678 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	685a      	ldr	r2, [r3, #4]
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800964e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	689a      	ldr	r2, [r3, #8]
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800965e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	681a      	ldr	r2, [r3, #0]
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	f042 0201 	orr.w	r2, r2, #1
 800966e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009670:	6878      	ldr	r0, [r7, #4]
 8009672:	f000 fba3 	bl	8009dbc <UART_CheckIdleState>
 8009676:	4603      	mov	r3, r0
}
 8009678:	4618      	mov	r0, r3
 800967a:	3708      	adds	r7, #8
 800967c:	46bd      	mov	sp, r7
 800967e:	bd80      	pop	{r7, pc}

08009680 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009680:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009684:	b08c      	sub	sp, #48	; 0x30
 8009686:	af00      	add	r7, sp, #0
 8009688:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800968a:	2300      	movs	r3, #0
 800968c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009690:	697b      	ldr	r3, [r7, #20]
 8009692:	689a      	ldr	r2, [r3, #8]
 8009694:	697b      	ldr	r3, [r7, #20]
 8009696:	691b      	ldr	r3, [r3, #16]
 8009698:	431a      	orrs	r2, r3
 800969a:	697b      	ldr	r3, [r7, #20]
 800969c:	695b      	ldr	r3, [r3, #20]
 800969e:	431a      	orrs	r2, r3
 80096a0:	697b      	ldr	r3, [r7, #20]
 80096a2:	69db      	ldr	r3, [r3, #28]
 80096a4:	4313      	orrs	r3, r2
 80096a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80096a8:	697b      	ldr	r3, [r7, #20]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	681a      	ldr	r2, [r3, #0]
 80096ae:	4baa      	ldr	r3, [pc, #680]	; (8009958 <UART_SetConfig+0x2d8>)
 80096b0:	4013      	ands	r3, r2
 80096b2:	697a      	ldr	r2, [r7, #20]
 80096b4:	6812      	ldr	r2, [r2, #0]
 80096b6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80096b8:	430b      	orrs	r3, r1
 80096ba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80096bc:	697b      	ldr	r3, [r7, #20]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	685b      	ldr	r3, [r3, #4]
 80096c2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80096c6:	697b      	ldr	r3, [r7, #20]
 80096c8:	68da      	ldr	r2, [r3, #12]
 80096ca:	697b      	ldr	r3, [r7, #20]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	430a      	orrs	r2, r1
 80096d0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80096d2:	697b      	ldr	r3, [r7, #20]
 80096d4:	699b      	ldr	r3, [r3, #24]
 80096d6:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80096d8:	697b      	ldr	r3, [r7, #20]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	4a9f      	ldr	r2, [pc, #636]	; (800995c <UART_SetConfig+0x2dc>)
 80096de:	4293      	cmp	r3, r2
 80096e0:	d004      	beq.n	80096ec <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80096e2:	697b      	ldr	r3, [r7, #20]
 80096e4:	6a1b      	ldr	r3, [r3, #32]
 80096e6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80096e8:	4313      	orrs	r3, r2
 80096ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80096ec:	697b      	ldr	r3, [r7, #20]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	689b      	ldr	r3, [r3, #8]
 80096f2:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80096f6:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80096fa:	697a      	ldr	r2, [r7, #20]
 80096fc:	6812      	ldr	r2, [r2, #0]
 80096fe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009700:	430b      	orrs	r3, r1
 8009702:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009704:	697b      	ldr	r3, [r7, #20]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800970a:	f023 010f 	bic.w	r1, r3, #15
 800970e:	697b      	ldr	r3, [r7, #20]
 8009710:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009712:	697b      	ldr	r3, [r7, #20]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	430a      	orrs	r2, r1
 8009718:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800971a:	697b      	ldr	r3, [r7, #20]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	4a90      	ldr	r2, [pc, #576]	; (8009960 <UART_SetConfig+0x2e0>)
 8009720:	4293      	cmp	r3, r2
 8009722:	d125      	bne.n	8009770 <UART_SetConfig+0xf0>
 8009724:	4b8f      	ldr	r3, [pc, #572]	; (8009964 <UART_SetConfig+0x2e4>)
 8009726:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800972a:	f003 0303 	and.w	r3, r3, #3
 800972e:	2b03      	cmp	r3, #3
 8009730:	d81a      	bhi.n	8009768 <UART_SetConfig+0xe8>
 8009732:	a201      	add	r2, pc, #4	; (adr r2, 8009738 <UART_SetConfig+0xb8>)
 8009734:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009738:	08009749 	.word	0x08009749
 800973c:	08009759 	.word	0x08009759
 8009740:	08009751 	.word	0x08009751
 8009744:	08009761 	.word	0x08009761
 8009748:	2301      	movs	r3, #1
 800974a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800974e:	e116      	b.n	800997e <UART_SetConfig+0x2fe>
 8009750:	2302      	movs	r3, #2
 8009752:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009756:	e112      	b.n	800997e <UART_SetConfig+0x2fe>
 8009758:	2304      	movs	r3, #4
 800975a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800975e:	e10e      	b.n	800997e <UART_SetConfig+0x2fe>
 8009760:	2308      	movs	r3, #8
 8009762:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009766:	e10a      	b.n	800997e <UART_SetConfig+0x2fe>
 8009768:	2310      	movs	r3, #16
 800976a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800976e:	e106      	b.n	800997e <UART_SetConfig+0x2fe>
 8009770:	697b      	ldr	r3, [r7, #20]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	4a7c      	ldr	r2, [pc, #496]	; (8009968 <UART_SetConfig+0x2e8>)
 8009776:	4293      	cmp	r3, r2
 8009778:	d138      	bne.n	80097ec <UART_SetConfig+0x16c>
 800977a:	4b7a      	ldr	r3, [pc, #488]	; (8009964 <UART_SetConfig+0x2e4>)
 800977c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009780:	f003 030c 	and.w	r3, r3, #12
 8009784:	2b0c      	cmp	r3, #12
 8009786:	d82d      	bhi.n	80097e4 <UART_SetConfig+0x164>
 8009788:	a201      	add	r2, pc, #4	; (adr r2, 8009790 <UART_SetConfig+0x110>)
 800978a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800978e:	bf00      	nop
 8009790:	080097c5 	.word	0x080097c5
 8009794:	080097e5 	.word	0x080097e5
 8009798:	080097e5 	.word	0x080097e5
 800979c:	080097e5 	.word	0x080097e5
 80097a0:	080097d5 	.word	0x080097d5
 80097a4:	080097e5 	.word	0x080097e5
 80097a8:	080097e5 	.word	0x080097e5
 80097ac:	080097e5 	.word	0x080097e5
 80097b0:	080097cd 	.word	0x080097cd
 80097b4:	080097e5 	.word	0x080097e5
 80097b8:	080097e5 	.word	0x080097e5
 80097bc:	080097e5 	.word	0x080097e5
 80097c0:	080097dd 	.word	0x080097dd
 80097c4:	2300      	movs	r3, #0
 80097c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80097ca:	e0d8      	b.n	800997e <UART_SetConfig+0x2fe>
 80097cc:	2302      	movs	r3, #2
 80097ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80097d2:	e0d4      	b.n	800997e <UART_SetConfig+0x2fe>
 80097d4:	2304      	movs	r3, #4
 80097d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80097da:	e0d0      	b.n	800997e <UART_SetConfig+0x2fe>
 80097dc:	2308      	movs	r3, #8
 80097de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80097e2:	e0cc      	b.n	800997e <UART_SetConfig+0x2fe>
 80097e4:	2310      	movs	r3, #16
 80097e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80097ea:	e0c8      	b.n	800997e <UART_SetConfig+0x2fe>
 80097ec:	697b      	ldr	r3, [r7, #20]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	4a5e      	ldr	r2, [pc, #376]	; (800996c <UART_SetConfig+0x2ec>)
 80097f2:	4293      	cmp	r3, r2
 80097f4:	d125      	bne.n	8009842 <UART_SetConfig+0x1c2>
 80097f6:	4b5b      	ldr	r3, [pc, #364]	; (8009964 <UART_SetConfig+0x2e4>)
 80097f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80097fc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8009800:	2b30      	cmp	r3, #48	; 0x30
 8009802:	d016      	beq.n	8009832 <UART_SetConfig+0x1b2>
 8009804:	2b30      	cmp	r3, #48	; 0x30
 8009806:	d818      	bhi.n	800983a <UART_SetConfig+0x1ba>
 8009808:	2b20      	cmp	r3, #32
 800980a:	d00a      	beq.n	8009822 <UART_SetConfig+0x1a2>
 800980c:	2b20      	cmp	r3, #32
 800980e:	d814      	bhi.n	800983a <UART_SetConfig+0x1ba>
 8009810:	2b00      	cmp	r3, #0
 8009812:	d002      	beq.n	800981a <UART_SetConfig+0x19a>
 8009814:	2b10      	cmp	r3, #16
 8009816:	d008      	beq.n	800982a <UART_SetConfig+0x1aa>
 8009818:	e00f      	b.n	800983a <UART_SetConfig+0x1ba>
 800981a:	2300      	movs	r3, #0
 800981c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009820:	e0ad      	b.n	800997e <UART_SetConfig+0x2fe>
 8009822:	2302      	movs	r3, #2
 8009824:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009828:	e0a9      	b.n	800997e <UART_SetConfig+0x2fe>
 800982a:	2304      	movs	r3, #4
 800982c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009830:	e0a5      	b.n	800997e <UART_SetConfig+0x2fe>
 8009832:	2308      	movs	r3, #8
 8009834:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009838:	e0a1      	b.n	800997e <UART_SetConfig+0x2fe>
 800983a:	2310      	movs	r3, #16
 800983c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009840:	e09d      	b.n	800997e <UART_SetConfig+0x2fe>
 8009842:	697b      	ldr	r3, [r7, #20]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	4a4a      	ldr	r2, [pc, #296]	; (8009970 <UART_SetConfig+0x2f0>)
 8009848:	4293      	cmp	r3, r2
 800984a:	d125      	bne.n	8009898 <UART_SetConfig+0x218>
 800984c:	4b45      	ldr	r3, [pc, #276]	; (8009964 <UART_SetConfig+0x2e4>)
 800984e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009852:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8009856:	2bc0      	cmp	r3, #192	; 0xc0
 8009858:	d016      	beq.n	8009888 <UART_SetConfig+0x208>
 800985a:	2bc0      	cmp	r3, #192	; 0xc0
 800985c:	d818      	bhi.n	8009890 <UART_SetConfig+0x210>
 800985e:	2b80      	cmp	r3, #128	; 0x80
 8009860:	d00a      	beq.n	8009878 <UART_SetConfig+0x1f8>
 8009862:	2b80      	cmp	r3, #128	; 0x80
 8009864:	d814      	bhi.n	8009890 <UART_SetConfig+0x210>
 8009866:	2b00      	cmp	r3, #0
 8009868:	d002      	beq.n	8009870 <UART_SetConfig+0x1f0>
 800986a:	2b40      	cmp	r3, #64	; 0x40
 800986c:	d008      	beq.n	8009880 <UART_SetConfig+0x200>
 800986e:	e00f      	b.n	8009890 <UART_SetConfig+0x210>
 8009870:	2300      	movs	r3, #0
 8009872:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009876:	e082      	b.n	800997e <UART_SetConfig+0x2fe>
 8009878:	2302      	movs	r3, #2
 800987a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800987e:	e07e      	b.n	800997e <UART_SetConfig+0x2fe>
 8009880:	2304      	movs	r3, #4
 8009882:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009886:	e07a      	b.n	800997e <UART_SetConfig+0x2fe>
 8009888:	2308      	movs	r3, #8
 800988a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800988e:	e076      	b.n	800997e <UART_SetConfig+0x2fe>
 8009890:	2310      	movs	r3, #16
 8009892:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009896:	e072      	b.n	800997e <UART_SetConfig+0x2fe>
 8009898:	697b      	ldr	r3, [r7, #20]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	4a35      	ldr	r2, [pc, #212]	; (8009974 <UART_SetConfig+0x2f4>)
 800989e:	4293      	cmp	r3, r2
 80098a0:	d12a      	bne.n	80098f8 <UART_SetConfig+0x278>
 80098a2:	4b30      	ldr	r3, [pc, #192]	; (8009964 <UART_SetConfig+0x2e4>)
 80098a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80098a8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80098ac:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80098b0:	d01a      	beq.n	80098e8 <UART_SetConfig+0x268>
 80098b2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80098b6:	d81b      	bhi.n	80098f0 <UART_SetConfig+0x270>
 80098b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80098bc:	d00c      	beq.n	80098d8 <UART_SetConfig+0x258>
 80098be:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80098c2:	d815      	bhi.n	80098f0 <UART_SetConfig+0x270>
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d003      	beq.n	80098d0 <UART_SetConfig+0x250>
 80098c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80098cc:	d008      	beq.n	80098e0 <UART_SetConfig+0x260>
 80098ce:	e00f      	b.n	80098f0 <UART_SetConfig+0x270>
 80098d0:	2300      	movs	r3, #0
 80098d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80098d6:	e052      	b.n	800997e <UART_SetConfig+0x2fe>
 80098d8:	2302      	movs	r3, #2
 80098da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80098de:	e04e      	b.n	800997e <UART_SetConfig+0x2fe>
 80098e0:	2304      	movs	r3, #4
 80098e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80098e6:	e04a      	b.n	800997e <UART_SetConfig+0x2fe>
 80098e8:	2308      	movs	r3, #8
 80098ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80098ee:	e046      	b.n	800997e <UART_SetConfig+0x2fe>
 80098f0:	2310      	movs	r3, #16
 80098f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80098f6:	e042      	b.n	800997e <UART_SetConfig+0x2fe>
 80098f8:	697b      	ldr	r3, [r7, #20]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	4a17      	ldr	r2, [pc, #92]	; (800995c <UART_SetConfig+0x2dc>)
 80098fe:	4293      	cmp	r3, r2
 8009900:	d13a      	bne.n	8009978 <UART_SetConfig+0x2f8>
 8009902:	4b18      	ldr	r3, [pc, #96]	; (8009964 <UART_SetConfig+0x2e4>)
 8009904:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009908:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800990c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009910:	d01a      	beq.n	8009948 <UART_SetConfig+0x2c8>
 8009912:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009916:	d81b      	bhi.n	8009950 <UART_SetConfig+0x2d0>
 8009918:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800991c:	d00c      	beq.n	8009938 <UART_SetConfig+0x2b8>
 800991e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009922:	d815      	bhi.n	8009950 <UART_SetConfig+0x2d0>
 8009924:	2b00      	cmp	r3, #0
 8009926:	d003      	beq.n	8009930 <UART_SetConfig+0x2b0>
 8009928:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800992c:	d008      	beq.n	8009940 <UART_SetConfig+0x2c0>
 800992e:	e00f      	b.n	8009950 <UART_SetConfig+0x2d0>
 8009930:	2300      	movs	r3, #0
 8009932:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009936:	e022      	b.n	800997e <UART_SetConfig+0x2fe>
 8009938:	2302      	movs	r3, #2
 800993a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800993e:	e01e      	b.n	800997e <UART_SetConfig+0x2fe>
 8009940:	2304      	movs	r3, #4
 8009942:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009946:	e01a      	b.n	800997e <UART_SetConfig+0x2fe>
 8009948:	2308      	movs	r3, #8
 800994a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800994e:	e016      	b.n	800997e <UART_SetConfig+0x2fe>
 8009950:	2310      	movs	r3, #16
 8009952:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009956:	e012      	b.n	800997e <UART_SetConfig+0x2fe>
 8009958:	cfff69f3 	.word	0xcfff69f3
 800995c:	40008000 	.word	0x40008000
 8009960:	40013800 	.word	0x40013800
 8009964:	40021000 	.word	0x40021000
 8009968:	40004400 	.word	0x40004400
 800996c:	40004800 	.word	0x40004800
 8009970:	40004c00 	.word	0x40004c00
 8009974:	40005000 	.word	0x40005000
 8009978:	2310      	movs	r3, #16
 800997a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800997e:	697b      	ldr	r3, [r7, #20]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	4aae      	ldr	r2, [pc, #696]	; (8009c3c <UART_SetConfig+0x5bc>)
 8009984:	4293      	cmp	r3, r2
 8009986:	f040 8097 	bne.w	8009ab8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800998a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800998e:	2b08      	cmp	r3, #8
 8009990:	d823      	bhi.n	80099da <UART_SetConfig+0x35a>
 8009992:	a201      	add	r2, pc, #4	; (adr r2, 8009998 <UART_SetConfig+0x318>)
 8009994:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009998:	080099bd 	.word	0x080099bd
 800999c:	080099db 	.word	0x080099db
 80099a0:	080099c5 	.word	0x080099c5
 80099a4:	080099db 	.word	0x080099db
 80099a8:	080099cb 	.word	0x080099cb
 80099ac:	080099db 	.word	0x080099db
 80099b0:	080099db 	.word	0x080099db
 80099b4:	080099db 	.word	0x080099db
 80099b8:	080099d3 	.word	0x080099d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80099bc:	f7fc f9a4 	bl	8005d08 <HAL_RCC_GetPCLK1Freq>
 80099c0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80099c2:	e010      	b.n	80099e6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80099c4:	4b9e      	ldr	r3, [pc, #632]	; (8009c40 <UART_SetConfig+0x5c0>)
 80099c6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80099c8:	e00d      	b.n	80099e6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80099ca:	f7fc f905 	bl	8005bd8 <HAL_RCC_GetSysClockFreq>
 80099ce:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80099d0:	e009      	b.n	80099e6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80099d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80099d6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80099d8:	e005      	b.n	80099e6 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80099da:	2300      	movs	r3, #0
 80099dc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80099de:	2301      	movs	r3, #1
 80099e0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80099e4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80099e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	f000 8130 	beq.w	8009c4e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80099ee:	697b      	ldr	r3, [r7, #20]
 80099f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099f2:	4a94      	ldr	r2, [pc, #592]	; (8009c44 <UART_SetConfig+0x5c4>)
 80099f4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80099f8:	461a      	mov	r2, r3
 80099fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099fc:	fbb3 f3f2 	udiv	r3, r3, r2
 8009a00:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009a02:	697b      	ldr	r3, [r7, #20]
 8009a04:	685a      	ldr	r2, [r3, #4]
 8009a06:	4613      	mov	r3, r2
 8009a08:	005b      	lsls	r3, r3, #1
 8009a0a:	4413      	add	r3, r2
 8009a0c:	69ba      	ldr	r2, [r7, #24]
 8009a0e:	429a      	cmp	r2, r3
 8009a10:	d305      	bcc.n	8009a1e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009a12:	697b      	ldr	r3, [r7, #20]
 8009a14:	685b      	ldr	r3, [r3, #4]
 8009a16:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009a18:	69ba      	ldr	r2, [r7, #24]
 8009a1a:	429a      	cmp	r2, r3
 8009a1c:	d903      	bls.n	8009a26 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8009a1e:	2301      	movs	r3, #1
 8009a20:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8009a24:	e113      	b.n	8009c4e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009a26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a28:	2200      	movs	r2, #0
 8009a2a:	60bb      	str	r3, [r7, #8]
 8009a2c:	60fa      	str	r2, [r7, #12]
 8009a2e:	697b      	ldr	r3, [r7, #20]
 8009a30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a32:	4a84      	ldr	r2, [pc, #528]	; (8009c44 <UART_SetConfig+0x5c4>)
 8009a34:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009a38:	b29b      	uxth	r3, r3
 8009a3a:	2200      	movs	r2, #0
 8009a3c:	603b      	str	r3, [r7, #0]
 8009a3e:	607a      	str	r2, [r7, #4]
 8009a40:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009a44:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009a48:	f7f7 f8c8 	bl	8000bdc <__aeabi_uldivmod>
 8009a4c:	4602      	mov	r2, r0
 8009a4e:	460b      	mov	r3, r1
 8009a50:	4610      	mov	r0, r2
 8009a52:	4619      	mov	r1, r3
 8009a54:	f04f 0200 	mov.w	r2, #0
 8009a58:	f04f 0300 	mov.w	r3, #0
 8009a5c:	020b      	lsls	r3, r1, #8
 8009a5e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009a62:	0202      	lsls	r2, r0, #8
 8009a64:	6979      	ldr	r1, [r7, #20]
 8009a66:	6849      	ldr	r1, [r1, #4]
 8009a68:	0849      	lsrs	r1, r1, #1
 8009a6a:	2000      	movs	r0, #0
 8009a6c:	460c      	mov	r4, r1
 8009a6e:	4605      	mov	r5, r0
 8009a70:	eb12 0804 	adds.w	r8, r2, r4
 8009a74:	eb43 0905 	adc.w	r9, r3, r5
 8009a78:	697b      	ldr	r3, [r7, #20]
 8009a7a:	685b      	ldr	r3, [r3, #4]
 8009a7c:	2200      	movs	r2, #0
 8009a7e:	469a      	mov	sl, r3
 8009a80:	4693      	mov	fp, r2
 8009a82:	4652      	mov	r2, sl
 8009a84:	465b      	mov	r3, fp
 8009a86:	4640      	mov	r0, r8
 8009a88:	4649      	mov	r1, r9
 8009a8a:	f7f7 f8a7 	bl	8000bdc <__aeabi_uldivmod>
 8009a8e:	4602      	mov	r2, r0
 8009a90:	460b      	mov	r3, r1
 8009a92:	4613      	mov	r3, r2
 8009a94:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009a96:	6a3b      	ldr	r3, [r7, #32]
 8009a98:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009a9c:	d308      	bcc.n	8009ab0 <UART_SetConfig+0x430>
 8009a9e:	6a3b      	ldr	r3, [r7, #32]
 8009aa0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009aa4:	d204      	bcs.n	8009ab0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8009aa6:	697b      	ldr	r3, [r7, #20]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	6a3a      	ldr	r2, [r7, #32]
 8009aac:	60da      	str	r2, [r3, #12]
 8009aae:	e0ce      	b.n	8009c4e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8009ab0:	2301      	movs	r3, #1
 8009ab2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8009ab6:	e0ca      	b.n	8009c4e <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009ab8:	697b      	ldr	r3, [r7, #20]
 8009aba:	69db      	ldr	r3, [r3, #28]
 8009abc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009ac0:	d166      	bne.n	8009b90 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8009ac2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009ac6:	2b08      	cmp	r3, #8
 8009ac8:	d827      	bhi.n	8009b1a <UART_SetConfig+0x49a>
 8009aca:	a201      	add	r2, pc, #4	; (adr r2, 8009ad0 <UART_SetConfig+0x450>)
 8009acc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ad0:	08009af5 	.word	0x08009af5
 8009ad4:	08009afd 	.word	0x08009afd
 8009ad8:	08009b05 	.word	0x08009b05
 8009adc:	08009b1b 	.word	0x08009b1b
 8009ae0:	08009b0b 	.word	0x08009b0b
 8009ae4:	08009b1b 	.word	0x08009b1b
 8009ae8:	08009b1b 	.word	0x08009b1b
 8009aec:	08009b1b 	.word	0x08009b1b
 8009af0:	08009b13 	.word	0x08009b13
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009af4:	f7fc f908 	bl	8005d08 <HAL_RCC_GetPCLK1Freq>
 8009af8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8009afa:	e014      	b.n	8009b26 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009afc:	f7fc f91a 	bl	8005d34 <HAL_RCC_GetPCLK2Freq>
 8009b00:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8009b02:	e010      	b.n	8009b26 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009b04:	4b4e      	ldr	r3, [pc, #312]	; (8009c40 <UART_SetConfig+0x5c0>)
 8009b06:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8009b08:	e00d      	b.n	8009b26 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009b0a:	f7fc f865 	bl	8005bd8 <HAL_RCC_GetSysClockFreq>
 8009b0e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8009b10:	e009      	b.n	8009b26 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009b12:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009b16:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8009b18:	e005      	b.n	8009b26 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8009b1a:	2300      	movs	r3, #0
 8009b1c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8009b1e:	2301      	movs	r3, #1
 8009b20:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8009b24:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009b26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	f000 8090 	beq.w	8009c4e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009b2e:	697b      	ldr	r3, [r7, #20]
 8009b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b32:	4a44      	ldr	r2, [pc, #272]	; (8009c44 <UART_SetConfig+0x5c4>)
 8009b34:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009b38:	461a      	mov	r2, r3
 8009b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b3c:	fbb3 f3f2 	udiv	r3, r3, r2
 8009b40:	005a      	lsls	r2, r3, #1
 8009b42:	697b      	ldr	r3, [r7, #20]
 8009b44:	685b      	ldr	r3, [r3, #4]
 8009b46:	085b      	lsrs	r3, r3, #1
 8009b48:	441a      	add	r2, r3
 8009b4a:	697b      	ldr	r3, [r7, #20]
 8009b4c:	685b      	ldr	r3, [r3, #4]
 8009b4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b52:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009b54:	6a3b      	ldr	r3, [r7, #32]
 8009b56:	2b0f      	cmp	r3, #15
 8009b58:	d916      	bls.n	8009b88 <UART_SetConfig+0x508>
 8009b5a:	6a3b      	ldr	r3, [r7, #32]
 8009b5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009b60:	d212      	bcs.n	8009b88 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009b62:	6a3b      	ldr	r3, [r7, #32]
 8009b64:	b29b      	uxth	r3, r3
 8009b66:	f023 030f 	bic.w	r3, r3, #15
 8009b6a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009b6c:	6a3b      	ldr	r3, [r7, #32]
 8009b6e:	085b      	lsrs	r3, r3, #1
 8009b70:	b29b      	uxth	r3, r3
 8009b72:	f003 0307 	and.w	r3, r3, #7
 8009b76:	b29a      	uxth	r2, r3
 8009b78:	8bfb      	ldrh	r3, [r7, #30]
 8009b7a:	4313      	orrs	r3, r2
 8009b7c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8009b7e:	697b      	ldr	r3, [r7, #20]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	8bfa      	ldrh	r2, [r7, #30]
 8009b84:	60da      	str	r2, [r3, #12]
 8009b86:	e062      	b.n	8009c4e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8009b88:	2301      	movs	r3, #1
 8009b8a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8009b8e:	e05e      	b.n	8009c4e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009b90:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009b94:	2b08      	cmp	r3, #8
 8009b96:	d828      	bhi.n	8009bea <UART_SetConfig+0x56a>
 8009b98:	a201      	add	r2, pc, #4	; (adr r2, 8009ba0 <UART_SetConfig+0x520>)
 8009b9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b9e:	bf00      	nop
 8009ba0:	08009bc5 	.word	0x08009bc5
 8009ba4:	08009bcd 	.word	0x08009bcd
 8009ba8:	08009bd5 	.word	0x08009bd5
 8009bac:	08009beb 	.word	0x08009beb
 8009bb0:	08009bdb 	.word	0x08009bdb
 8009bb4:	08009beb 	.word	0x08009beb
 8009bb8:	08009beb 	.word	0x08009beb
 8009bbc:	08009beb 	.word	0x08009beb
 8009bc0:	08009be3 	.word	0x08009be3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009bc4:	f7fc f8a0 	bl	8005d08 <HAL_RCC_GetPCLK1Freq>
 8009bc8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8009bca:	e014      	b.n	8009bf6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009bcc:	f7fc f8b2 	bl	8005d34 <HAL_RCC_GetPCLK2Freq>
 8009bd0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8009bd2:	e010      	b.n	8009bf6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009bd4:	4b1a      	ldr	r3, [pc, #104]	; (8009c40 <UART_SetConfig+0x5c0>)
 8009bd6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8009bd8:	e00d      	b.n	8009bf6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009bda:	f7fb fffd 	bl	8005bd8 <HAL_RCC_GetSysClockFreq>
 8009bde:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8009be0:	e009      	b.n	8009bf6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009be2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009be6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8009be8:	e005      	b.n	8009bf6 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8009bea:	2300      	movs	r3, #0
 8009bec:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8009bee:	2301      	movs	r3, #1
 8009bf0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8009bf4:	bf00      	nop
    }

    if (pclk != 0U)
 8009bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d028      	beq.n	8009c4e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009bfc:	697b      	ldr	r3, [r7, #20]
 8009bfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c00:	4a10      	ldr	r2, [pc, #64]	; (8009c44 <UART_SetConfig+0x5c4>)
 8009c02:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009c06:	461a      	mov	r2, r3
 8009c08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c0a:	fbb3 f2f2 	udiv	r2, r3, r2
 8009c0e:	697b      	ldr	r3, [r7, #20]
 8009c10:	685b      	ldr	r3, [r3, #4]
 8009c12:	085b      	lsrs	r3, r3, #1
 8009c14:	441a      	add	r2, r3
 8009c16:	697b      	ldr	r3, [r7, #20]
 8009c18:	685b      	ldr	r3, [r3, #4]
 8009c1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c1e:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009c20:	6a3b      	ldr	r3, [r7, #32]
 8009c22:	2b0f      	cmp	r3, #15
 8009c24:	d910      	bls.n	8009c48 <UART_SetConfig+0x5c8>
 8009c26:	6a3b      	ldr	r3, [r7, #32]
 8009c28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009c2c:	d20c      	bcs.n	8009c48 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009c2e:	6a3b      	ldr	r3, [r7, #32]
 8009c30:	b29a      	uxth	r2, r3
 8009c32:	697b      	ldr	r3, [r7, #20]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	60da      	str	r2, [r3, #12]
 8009c38:	e009      	b.n	8009c4e <UART_SetConfig+0x5ce>
 8009c3a:	bf00      	nop
 8009c3c:	40008000 	.word	0x40008000
 8009c40:	00f42400 	.word	0x00f42400
 8009c44:	0800c1ec 	.word	0x0800c1ec
      }
      else
      {
        ret = HAL_ERROR;
 8009c48:	2301      	movs	r3, #1
 8009c4a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009c4e:	697b      	ldr	r3, [r7, #20]
 8009c50:	2201      	movs	r2, #1
 8009c52:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8009c56:	697b      	ldr	r3, [r7, #20]
 8009c58:	2201      	movs	r2, #1
 8009c5a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009c5e:	697b      	ldr	r3, [r7, #20]
 8009c60:	2200      	movs	r2, #0
 8009c62:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8009c64:	697b      	ldr	r3, [r7, #20]
 8009c66:	2200      	movs	r2, #0
 8009c68:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8009c6a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8009c6e:	4618      	mov	r0, r3
 8009c70:	3730      	adds	r7, #48	; 0x30
 8009c72:	46bd      	mov	sp, r7
 8009c74:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08009c78 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009c78:	b480      	push	{r7}
 8009c7a:	b083      	sub	sp, #12
 8009c7c:	af00      	add	r7, sp, #0
 8009c7e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009c84:	f003 0308 	and.w	r3, r3, #8
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d00a      	beq.n	8009ca2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	685b      	ldr	r3, [r3, #4]
 8009c92:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	430a      	orrs	r2, r1
 8009ca0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ca6:	f003 0301 	and.w	r3, r3, #1
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d00a      	beq.n	8009cc4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	685b      	ldr	r3, [r3, #4]
 8009cb4:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	430a      	orrs	r2, r1
 8009cc2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009cc8:	f003 0302 	and.w	r3, r3, #2
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d00a      	beq.n	8009ce6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	685b      	ldr	r3, [r3, #4]
 8009cd6:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	430a      	orrs	r2, r1
 8009ce4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009cea:	f003 0304 	and.w	r3, r3, #4
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d00a      	beq.n	8009d08 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	685b      	ldr	r3, [r3, #4]
 8009cf8:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	430a      	orrs	r2, r1
 8009d06:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009d0c:	f003 0310 	and.w	r3, r3, #16
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d00a      	beq.n	8009d2a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	689b      	ldr	r3, [r3, #8]
 8009d1a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	430a      	orrs	r2, r1
 8009d28:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009d2e:	f003 0320 	and.w	r3, r3, #32
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d00a      	beq.n	8009d4c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	689b      	ldr	r3, [r3, #8]
 8009d3c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	430a      	orrs	r2, r1
 8009d4a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009d50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d01a      	beq.n	8009d8e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	685b      	ldr	r3, [r3, #4]
 8009d5e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	430a      	orrs	r2, r1
 8009d6c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009d72:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009d76:	d10a      	bne.n	8009d8e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	685b      	ldr	r3, [r3, #4]
 8009d7e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	430a      	orrs	r2, r1
 8009d8c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009d92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d00a      	beq.n	8009db0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	685b      	ldr	r3, [r3, #4]
 8009da0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	430a      	orrs	r2, r1
 8009dae:	605a      	str	r2, [r3, #4]
  }
}
 8009db0:	bf00      	nop
 8009db2:	370c      	adds	r7, #12
 8009db4:	46bd      	mov	sp, r7
 8009db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dba:	4770      	bx	lr

08009dbc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009dbc:	b580      	push	{r7, lr}
 8009dbe:	b098      	sub	sp, #96	; 0x60
 8009dc0:	af02      	add	r7, sp, #8
 8009dc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	2200      	movs	r2, #0
 8009dc8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009dcc:	f7f9 f942 	bl	8003054 <HAL_GetTick>
 8009dd0:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	f003 0308 	and.w	r3, r3, #8
 8009ddc:	2b08      	cmp	r3, #8
 8009dde:	d12f      	bne.n	8009e40 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009de0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009de4:	9300      	str	r3, [sp, #0]
 8009de6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009de8:	2200      	movs	r2, #0
 8009dea:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009dee:	6878      	ldr	r0, [r7, #4]
 8009df0:	f000 f88e 	bl	8009f10 <UART_WaitOnFlagUntilTimeout>
 8009df4:	4603      	mov	r3, r0
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d022      	beq.n	8009e40 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e02:	e853 3f00 	ldrex	r3, [r3]
 8009e06:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009e08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e0a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009e0e:	653b      	str	r3, [r7, #80]	; 0x50
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	461a      	mov	r2, r3
 8009e16:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009e18:	647b      	str	r3, [r7, #68]	; 0x44
 8009e1a:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e1c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009e1e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009e20:	e841 2300 	strex	r3, r2, [r1]
 8009e24:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009e26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d1e6      	bne.n	8009dfa <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	2220      	movs	r2, #32
 8009e30:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	2200      	movs	r2, #0
 8009e38:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009e3c:	2303      	movs	r3, #3
 8009e3e:	e063      	b.n	8009f08 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	f003 0304 	and.w	r3, r3, #4
 8009e4a:	2b04      	cmp	r3, #4
 8009e4c:	d149      	bne.n	8009ee2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009e4e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009e52:	9300      	str	r3, [sp, #0]
 8009e54:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009e56:	2200      	movs	r2, #0
 8009e58:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009e5c:	6878      	ldr	r0, [r7, #4]
 8009e5e:	f000 f857 	bl	8009f10 <UART_WaitOnFlagUntilTimeout>
 8009e62:	4603      	mov	r3, r0
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d03c      	beq.n	8009ee2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e70:	e853 3f00 	ldrex	r3, [r3]
 8009e74:	623b      	str	r3, [r7, #32]
   return(result);
 8009e76:	6a3b      	ldr	r3, [r7, #32]
 8009e78:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009e7c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	461a      	mov	r2, r3
 8009e84:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009e86:	633b      	str	r3, [r7, #48]	; 0x30
 8009e88:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e8a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009e8c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009e8e:	e841 2300 	strex	r3, r2, [r1]
 8009e92:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009e94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d1e6      	bne.n	8009e68 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	3308      	adds	r3, #8
 8009ea0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ea2:	693b      	ldr	r3, [r7, #16]
 8009ea4:	e853 3f00 	ldrex	r3, [r3]
 8009ea8:	60fb      	str	r3, [r7, #12]
   return(result);
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	f023 0301 	bic.w	r3, r3, #1
 8009eb0:	64bb      	str	r3, [r7, #72]	; 0x48
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	3308      	adds	r3, #8
 8009eb8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009eba:	61fa      	str	r2, [r7, #28]
 8009ebc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ebe:	69b9      	ldr	r1, [r7, #24]
 8009ec0:	69fa      	ldr	r2, [r7, #28]
 8009ec2:	e841 2300 	strex	r3, r2, [r1]
 8009ec6:	617b      	str	r3, [r7, #20]
   return(result);
 8009ec8:	697b      	ldr	r3, [r7, #20]
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d1e5      	bne.n	8009e9a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	2220      	movs	r2, #32
 8009ed2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	2200      	movs	r2, #0
 8009eda:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009ede:	2303      	movs	r3, #3
 8009ee0:	e012      	b.n	8009f08 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	2220      	movs	r2, #32
 8009ee6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	2220      	movs	r2, #32
 8009eee:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	2200      	movs	r2, #0
 8009ef6:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	2200      	movs	r2, #0
 8009efc:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	2200      	movs	r2, #0
 8009f02:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8009f06:	2300      	movs	r3, #0
}
 8009f08:	4618      	mov	r0, r3
 8009f0a:	3758      	adds	r7, #88	; 0x58
 8009f0c:	46bd      	mov	sp, r7
 8009f0e:	bd80      	pop	{r7, pc}

08009f10 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009f10:	b580      	push	{r7, lr}
 8009f12:	b084      	sub	sp, #16
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	60f8      	str	r0, [r7, #12]
 8009f18:	60b9      	str	r1, [r7, #8]
 8009f1a:	603b      	str	r3, [r7, #0]
 8009f1c:	4613      	mov	r3, r2
 8009f1e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009f20:	e049      	b.n	8009fb6 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009f22:	69bb      	ldr	r3, [r7, #24]
 8009f24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f28:	d045      	beq.n	8009fb6 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009f2a:	f7f9 f893 	bl	8003054 <HAL_GetTick>
 8009f2e:	4602      	mov	r2, r0
 8009f30:	683b      	ldr	r3, [r7, #0]
 8009f32:	1ad3      	subs	r3, r2, r3
 8009f34:	69ba      	ldr	r2, [r7, #24]
 8009f36:	429a      	cmp	r2, r3
 8009f38:	d302      	bcc.n	8009f40 <UART_WaitOnFlagUntilTimeout+0x30>
 8009f3a:	69bb      	ldr	r3, [r7, #24]
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d101      	bne.n	8009f44 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009f40:	2303      	movs	r3, #3
 8009f42:	e048      	b.n	8009fd6 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	f003 0304 	and.w	r3, r3, #4
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d031      	beq.n	8009fb6 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	69db      	ldr	r3, [r3, #28]
 8009f58:	f003 0308 	and.w	r3, r3, #8
 8009f5c:	2b08      	cmp	r3, #8
 8009f5e:	d110      	bne.n	8009f82 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	2208      	movs	r2, #8
 8009f66:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009f68:	68f8      	ldr	r0, [r7, #12]
 8009f6a:	f000 f838 	bl	8009fde <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	2208      	movs	r2, #8
 8009f72:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	2200      	movs	r2, #0
 8009f7a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8009f7e:	2301      	movs	r3, #1
 8009f80:	e029      	b.n	8009fd6 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	69db      	ldr	r3, [r3, #28]
 8009f88:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009f8c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009f90:	d111      	bne.n	8009fb6 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009f9a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009f9c:	68f8      	ldr	r0, [r7, #12]
 8009f9e:	f000 f81e 	bl	8009fde <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	2220      	movs	r2, #32
 8009fa6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	2200      	movs	r2, #0
 8009fae:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8009fb2:	2303      	movs	r3, #3
 8009fb4:	e00f      	b.n	8009fd6 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009fb6:	68fb      	ldr	r3, [r7, #12]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	69da      	ldr	r2, [r3, #28]
 8009fbc:	68bb      	ldr	r3, [r7, #8]
 8009fbe:	4013      	ands	r3, r2
 8009fc0:	68ba      	ldr	r2, [r7, #8]
 8009fc2:	429a      	cmp	r2, r3
 8009fc4:	bf0c      	ite	eq
 8009fc6:	2301      	moveq	r3, #1
 8009fc8:	2300      	movne	r3, #0
 8009fca:	b2db      	uxtb	r3, r3
 8009fcc:	461a      	mov	r2, r3
 8009fce:	79fb      	ldrb	r3, [r7, #7]
 8009fd0:	429a      	cmp	r2, r3
 8009fd2:	d0a6      	beq.n	8009f22 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009fd4:	2300      	movs	r3, #0
}
 8009fd6:	4618      	mov	r0, r3
 8009fd8:	3710      	adds	r7, #16
 8009fda:	46bd      	mov	sp, r7
 8009fdc:	bd80      	pop	{r7, pc}

08009fde <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009fde:	b480      	push	{r7}
 8009fe0:	b095      	sub	sp, #84	; 0x54
 8009fe2:	af00      	add	r7, sp, #0
 8009fe4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009fee:	e853 3f00 	ldrex	r3, [r3]
 8009ff2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009ff4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ff6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009ffa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	461a      	mov	r2, r3
 800a002:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a004:	643b      	str	r3, [r7, #64]	; 0x40
 800a006:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a008:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a00a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a00c:	e841 2300 	strex	r3, r2, [r1]
 800a010:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a012:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a014:	2b00      	cmp	r3, #0
 800a016:	d1e6      	bne.n	8009fe6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	3308      	adds	r3, #8
 800a01e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a020:	6a3b      	ldr	r3, [r7, #32]
 800a022:	e853 3f00 	ldrex	r3, [r3]
 800a026:	61fb      	str	r3, [r7, #28]
   return(result);
 800a028:	69fb      	ldr	r3, [r7, #28]
 800a02a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a02e:	f023 0301 	bic.w	r3, r3, #1
 800a032:	64bb      	str	r3, [r7, #72]	; 0x48
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	3308      	adds	r3, #8
 800a03a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a03c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a03e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a040:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a042:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a044:	e841 2300 	strex	r3, r2, [r1]
 800a048:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a04a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d1e3      	bne.n	800a018 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a054:	2b01      	cmp	r3, #1
 800a056:	d118      	bne.n	800a08a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	e853 3f00 	ldrex	r3, [r3]
 800a064:	60bb      	str	r3, [r7, #8]
   return(result);
 800a066:	68bb      	ldr	r3, [r7, #8]
 800a068:	f023 0310 	bic.w	r3, r3, #16
 800a06c:	647b      	str	r3, [r7, #68]	; 0x44
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	461a      	mov	r2, r3
 800a074:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a076:	61bb      	str	r3, [r7, #24]
 800a078:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a07a:	6979      	ldr	r1, [r7, #20]
 800a07c:	69ba      	ldr	r2, [r7, #24]
 800a07e:	e841 2300 	strex	r3, r2, [r1]
 800a082:	613b      	str	r3, [r7, #16]
   return(result);
 800a084:	693b      	ldr	r3, [r7, #16]
 800a086:	2b00      	cmp	r3, #0
 800a088:	d1e6      	bne.n	800a058 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	2220      	movs	r2, #32
 800a08e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	2200      	movs	r2, #0
 800a096:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	2200      	movs	r2, #0
 800a09c:	675a      	str	r2, [r3, #116]	; 0x74
}
 800a09e:	bf00      	nop
 800a0a0:	3754      	adds	r7, #84	; 0x54
 800a0a2:	46bd      	mov	sp, r7
 800a0a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0a8:	4770      	bx	lr

0800a0aa <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a0aa:	b480      	push	{r7}
 800a0ac:	b085      	sub	sp, #20
 800a0ae:	af00      	add	r7, sp, #0
 800a0b0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800a0b8:	2b01      	cmp	r3, #1
 800a0ba:	d101      	bne.n	800a0c0 <HAL_UARTEx_DisableFifoMode+0x16>
 800a0bc:	2302      	movs	r3, #2
 800a0be:	e027      	b.n	800a110 <HAL_UARTEx_DisableFifoMode+0x66>
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	2201      	movs	r2, #1
 800a0c4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	2224      	movs	r2, #36	; 0x24
 800a0cc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	681a      	ldr	r2, [r3, #0]
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	f022 0201 	bic.w	r2, r2, #1
 800a0e6:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800a0ee:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	2200      	movs	r2, #0
 800a0f4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	68fa      	ldr	r2, [r7, #12]
 800a0fc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	2220      	movs	r2, #32
 800a102:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	2200      	movs	r2, #0
 800a10a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800a10e:	2300      	movs	r3, #0
}
 800a110:	4618      	mov	r0, r3
 800a112:	3714      	adds	r7, #20
 800a114:	46bd      	mov	sp, r7
 800a116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a11a:	4770      	bx	lr

0800a11c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a11c:	b580      	push	{r7, lr}
 800a11e:	b084      	sub	sp, #16
 800a120:	af00      	add	r7, sp, #0
 800a122:	6078      	str	r0, [r7, #4]
 800a124:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800a12c:	2b01      	cmp	r3, #1
 800a12e:	d101      	bne.n	800a134 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a130:	2302      	movs	r3, #2
 800a132:	e02d      	b.n	800a190 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	2201      	movs	r2, #1
 800a138:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	2224      	movs	r2, #36	; 0x24
 800a140:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	681a      	ldr	r2, [r3, #0]
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	f022 0201 	bic.w	r2, r2, #1
 800a15a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	689b      	ldr	r3, [r3, #8]
 800a162:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	683a      	ldr	r2, [r7, #0]
 800a16c:	430a      	orrs	r2, r1
 800a16e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a170:	6878      	ldr	r0, [r7, #4]
 800a172:	f000 f84f 	bl	800a214 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	68fa      	ldr	r2, [r7, #12]
 800a17c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	2220      	movs	r2, #32
 800a182:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	2200      	movs	r2, #0
 800a18a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800a18e:	2300      	movs	r3, #0
}
 800a190:	4618      	mov	r0, r3
 800a192:	3710      	adds	r7, #16
 800a194:	46bd      	mov	sp, r7
 800a196:	bd80      	pop	{r7, pc}

0800a198 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a198:	b580      	push	{r7, lr}
 800a19a:	b084      	sub	sp, #16
 800a19c:	af00      	add	r7, sp, #0
 800a19e:	6078      	str	r0, [r7, #4]
 800a1a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800a1a8:	2b01      	cmp	r3, #1
 800a1aa:	d101      	bne.n	800a1b0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a1ac:	2302      	movs	r3, #2
 800a1ae:	e02d      	b.n	800a20c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	2201      	movs	r2, #1
 800a1b4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	2224      	movs	r2, #36	; 0x24
 800a1bc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	681a      	ldr	r2, [r3, #0]
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	f022 0201 	bic.w	r2, r2, #1
 800a1d6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	689b      	ldr	r3, [r3, #8]
 800a1de:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	683a      	ldr	r2, [r7, #0]
 800a1e8:	430a      	orrs	r2, r1
 800a1ea:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a1ec:	6878      	ldr	r0, [r7, #4]
 800a1ee:	f000 f811 	bl	800a214 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	68fa      	ldr	r2, [r7, #12]
 800a1f8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	2220      	movs	r2, #32
 800a1fe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	2200      	movs	r2, #0
 800a206:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800a20a:	2300      	movs	r3, #0
}
 800a20c:	4618      	mov	r0, r3
 800a20e:	3710      	adds	r7, #16
 800a210:	46bd      	mov	sp, r7
 800a212:	bd80      	pop	{r7, pc}

0800a214 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a214:	b480      	push	{r7}
 800a216:	b085      	sub	sp, #20
 800a218:	af00      	add	r7, sp, #0
 800a21a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a220:	2b00      	cmp	r3, #0
 800a222:	d108      	bne.n	800a236 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	2201      	movs	r2, #1
 800a228:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	2201      	movs	r2, #1
 800a230:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a234:	e031      	b.n	800a29a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a236:	2308      	movs	r3, #8
 800a238:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a23a:	2308      	movs	r3, #8
 800a23c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	689b      	ldr	r3, [r3, #8]
 800a244:	0e5b      	lsrs	r3, r3, #25
 800a246:	b2db      	uxtb	r3, r3
 800a248:	f003 0307 	and.w	r3, r3, #7
 800a24c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	689b      	ldr	r3, [r3, #8]
 800a254:	0f5b      	lsrs	r3, r3, #29
 800a256:	b2db      	uxtb	r3, r3
 800a258:	f003 0307 	and.w	r3, r3, #7
 800a25c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a25e:	7bbb      	ldrb	r3, [r7, #14]
 800a260:	7b3a      	ldrb	r2, [r7, #12]
 800a262:	4911      	ldr	r1, [pc, #68]	; (800a2a8 <UARTEx_SetNbDataToProcess+0x94>)
 800a264:	5c8a      	ldrb	r2, [r1, r2]
 800a266:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a26a:	7b3a      	ldrb	r2, [r7, #12]
 800a26c:	490f      	ldr	r1, [pc, #60]	; (800a2ac <UARTEx_SetNbDataToProcess+0x98>)
 800a26e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a270:	fb93 f3f2 	sdiv	r3, r3, r2
 800a274:	b29a      	uxth	r2, r3
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a27c:	7bfb      	ldrb	r3, [r7, #15]
 800a27e:	7b7a      	ldrb	r2, [r7, #13]
 800a280:	4909      	ldr	r1, [pc, #36]	; (800a2a8 <UARTEx_SetNbDataToProcess+0x94>)
 800a282:	5c8a      	ldrb	r2, [r1, r2]
 800a284:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a288:	7b7a      	ldrb	r2, [r7, #13]
 800a28a:	4908      	ldr	r1, [pc, #32]	; (800a2ac <UARTEx_SetNbDataToProcess+0x98>)
 800a28c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a28e:	fb93 f3f2 	sdiv	r3, r3, r2
 800a292:	b29a      	uxth	r2, r3
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800a29a:	bf00      	nop
 800a29c:	3714      	adds	r7, #20
 800a29e:	46bd      	mov	sp, r7
 800a2a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a4:	4770      	bx	lr
 800a2a6:	bf00      	nop
 800a2a8:	0800c204 	.word	0x0800c204
 800a2ac:	0800c20c 	.word	0x0800c20c

0800a2b0 <arm_mean_f32>:
 800a2b0:	b430      	push	{r4, r5}
 800a2b2:	088d      	lsrs	r5, r1, #2
 800a2b4:	eddf 7a1c 	vldr	s15, [pc, #112]	; 800a328 <arm_mean_f32+0x78>
 800a2b8:	d018      	beq.n	800a2ec <arm_mean_f32+0x3c>
 800a2ba:	f100 0310 	add.w	r3, r0, #16
 800a2be:	462c      	mov	r4, r5
 800a2c0:	ed53 5a04 	vldr	s11, [r3, #-16]
 800a2c4:	ed13 6a03 	vldr	s12, [r3, #-12]
 800a2c8:	ed53 6a02 	vldr	s13, [r3, #-8]
 800a2cc:	ed13 7a01 	vldr	s14, [r3, #-4]
 800a2d0:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800a2d4:	3c01      	subs	r4, #1
 800a2d6:	ee77 7a86 	vadd.f32	s15, s15, s12
 800a2da:	f103 0310 	add.w	r3, r3, #16
 800a2de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a2e2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a2e6:	d1eb      	bne.n	800a2c0 <arm_mean_f32+0x10>
 800a2e8:	eb00 1005 	add.w	r0, r0, r5, lsl #4
 800a2ec:	f011 0303 	ands.w	r3, r1, #3
 800a2f0:	d00f      	beq.n	800a312 <arm_mean_f32+0x62>
 800a2f2:	ed90 7a00 	vldr	s14, [r0]
 800a2f6:	3b01      	subs	r3, #1
 800a2f8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a2fc:	d009      	beq.n	800a312 <arm_mean_f32+0x62>
 800a2fe:	ed90 7a01 	vldr	s14, [r0, #4]
 800a302:	2b01      	cmp	r3, #1
 800a304:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a308:	bf1c      	itt	ne
 800a30a:	ed90 7a02 	vldrne	s14, [r0, #8]
 800a30e:	ee77 7a87 	vaddne.f32	s15, s15, s14
 800a312:	ee07 1a10 	vmov	s14, r1
 800a316:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800a31a:	bc30      	pop	{r4, r5}
 800a31c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800a320:	edc2 6a00 	vstr	s13, [r2]
 800a324:	4770      	bx	lr
 800a326:	bf00      	nop
 800a328:	00000000 	.word	0x00000000

0800a32c <arm_max_f32>:
 800a32c:	f101 3cff 	add.w	ip, r1, #4294967295
 800a330:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a332:	4607      	mov	r7, r0
 800a334:	ea5f 0e9c 	movs.w	lr, ip, lsr #2
 800a338:	ecf7 7a01 	vldmia	r7!, {s15}
 800a33c:	d060      	beq.n	800a400 <arm_max_f32+0xd4>
 800a33e:	2400      	movs	r4, #0
 800a340:	3014      	adds	r0, #20
 800a342:	4625      	mov	r5, r4
 800a344:	ea4f 068e 	mov.w	r6, lr, lsl #2
 800a348:	ed10 7a04 	vldr	s14, [r0, #-16]
 800a34c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a350:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a354:	bf48      	it	mi
 800a356:	eef0 7a47 	vmovmi.f32	s15, s14
 800a35a:	ed10 7a03 	vldr	s14, [r0, #-12]
 800a35e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a362:	bf48      	it	mi
 800a364:	1c65      	addmi	r5, r4, #1
 800a366:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a36a:	bf48      	it	mi
 800a36c:	eef0 7a47 	vmovmi.f32	s15, s14
 800a370:	ed10 7a02 	vldr	s14, [r0, #-8]
 800a374:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a378:	bf48      	it	mi
 800a37a:	1ca5      	addmi	r5, r4, #2
 800a37c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a380:	bf48      	it	mi
 800a382:	eef0 7a47 	vmovmi.f32	s15, s14
 800a386:	ed10 7a01 	vldr	s14, [r0, #-4]
 800a38a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a38e:	bf48      	it	mi
 800a390:	1ce5      	addmi	r5, r4, #3
 800a392:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a396:	f104 0404 	add.w	r4, r4, #4
 800a39a:	bf44      	itt	mi
 800a39c:	eef0 7a47 	vmovmi.f32	s15, s14
 800a3a0:	4625      	movmi	r5, r4
 800a3a2:	42a6      	cmp	r6, r4
 800a3a4:	f100 0010 	add.w	r0, r0, #16
 800a3a8:	d1ce      	bne.n	800a348 <arm_max_f32+0x1c>
 800a3aa:	eb07 170e 	add.w	r7, r7, lr, lsl #4
 800a3ae:	f01c 0003 	ands.w	r0, ip, #3
 800a3b2:	d021      	beq.n	800a3f8 <arm_max_f32+0xcc>
 800a3b4:	ed97 7a00 	vldr	s14, [r7]
 800a3b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a3bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3c0:	bfc4      	itt	gt
 800a3c2:	eef0 7a47 	vmovgt.f32	s15, s14
 800a3c6:	1a0d      	subgt	r5, r1, r0
 800a3c8:	3801      	subs	r0, #1
 800a3ca:	d015      	beq.n	800a3f8 <arm_max_f32+0xcc>
 800a3cc:	ed97 7a01 	vldr	s14, [r7, #4]
 800a3d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a3d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3d8:	bf44      	itt	mi
 800a3da:	eef0 7a47 	vmovmi.f32	s15, s14
 800a3de:	1a0d      	submi	r5, r1, r0
 800a3e0:	2801      	cmp	r0, #1
 800a3e2:	d009      	beq.n	800a3f8 <arm_max_f32+0xcc>
 800a3e4:	ed97 7a02 	vldr	s14, [r7, #8]
 800a3e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a3ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3f0:	bfc4      	itt	gt
 800a3f2:	eef0 7a47 	vmovgt.f32	s15, s14
 800a3f6:	4665      	movgt	r5, ip
 800a3f8:	edc2 7a00 	vstr	s15, [r2]
 800a3fc:	601d      	str	r5, [r3, #0]
 800a3fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a400:	4675      	mov	r5, lr
 800a402:	e7d4      	b.n	800a3ae <arm_max_f32+0x82>

0800a404 <arm_rfft_32_fast_init_f32>:
 800a404:	b178      	cbz	r0, 800a426 <arm_rfft_32_fast_init_f32+0x22>
 800a406:	b430      	push	{r4, r5}
 800a408:	4908      	ldr	r1, [pc, #32]	; (800a42c <arm_rfft_32_fast_init_f32+0x28>)
 800a40a:	4a09      	ldr	r2, [pc, #36]	; (800a430 <arm_rfft_32_fast_init_f32+0x2c>)
 800a40c:	2310      	movs	r3, #16
 800a40e:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800a412:	8003      	strh	r3, [r0, #0]
 800a414:	2520      	movs	r5, #32
 800a416:	2414      	movs	r4, #20
 800a418:	4b06      	ldr	r3, [pc, #24]	; (800a434 <arm_rfft_32_fast_init_f32+0x30>)
 800a41a:	8205      	strh	r5, [r0, #16]
 800a41c:	8184      	strh	r4, [r0, #12]
 800a41e:	6143      	str	r3, [r0, #20]
 800a420:	bc30      	pop	{r4, r5}
 800a422:	2000      	movs	r0, #0
 800a424:	4770      	bx	lr
 800a426:	f04f 30ff 	mov.w	r0, #4294967295
 800a42a:	4770      	bx	lr
 800a42c:	0800d1c4 	.word	0x0800d1c4
 800a430:	08011afc 	.word	0x08011afc
 800a434:	0801a87c 	.word	0x0801a87c

0800a438 <arm_rfft_64_fast_init_f32>:
 800a438:	b178      	cbz	r0, 800a45a <arm_rfft_64_fast_init_f32+0x22>
 800a43a:	b430      	push	{r4, r5}
 800a43c:	4908      	ldr	r1, [pc, #32]	; (800a460 <arm_rfft_64_fast_init_f32+0x28>)
 800a43e:	4a09      	ldr	r2, [pc, #36]	; (800a464 <arm_rfft_64_fast_init_f32+0x2c>)
 800a440:	2320      	movs	r3, #32
 800a442:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800a446:	8003      	strh	r3, [r0, #0]
 800a448:	2540      	movs	r5, #64	; 0x40
 800a44a:	2430      	movs	r4, #48	; 0x30
 800a44c:	4b06      	ldr	r3, [pc, #24]	; (800a468 <arm_rfft_64_fast_init_f32+0x30>)
 800a44e:	8205      	strh	r5, [r0, #16]
 800a450:	8184      	strh	r4, [r0, #12]
 800a452:	6143      	str	r3, [r0, #20]
 800a454:	bc30      	pop	{r4, r5}
 800a456:	2000      	movs	r0, #0
 800a458:	4770      	bx	lr
 800a45a:	f04f 30ff 	mov.w	r0, #4294967295
 800a45e:	4770      	bx	lr
 800a460:	0800f31c 	.word	0x0800f31c
 800a464:	0801637c 	.word	0x0801637c
 800a468:	0801f0fc 	.word	0x0801f0fc

0800a46c <arm_rfft_256_fast_init_f32>:
 800a46c:	b180      	cbz	r0, 800a490 <arm_rfft_256_fast_init_f32+0x24>
 800a46e:	b430      	push	{r4, r5}
 800a470:	4909      	ldr	r1, [pc, #36]	; (800a498 <arm_rfft_256_fast_init_f32+0x2c>)
 800a472:	4a0a      	ldr	r2, [pc, #40]	; (800a49c <arm_rfft_256_fast_init_f32+0x30>)
 800a474:	2380      	movs	r3, #128	; 0x80
 800a476:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800a47a:	8003      	strh	r3, [r0, #0]
 800a47c:	f44f 7580 	mov.w	r5, #256	; 0x100
 800a480:	24d0      	movs	r4, #208	; 0xd0
 800a482:	4b07      	ldr	r3, [pc, #28]	; (800a4a0 <arm_rfft_256_fast_init_f32+0x34>)
 800a484:	8205      	strh	r5, [r0, #16]
 800a486:	8184      	strh	r4, [r0, #12]
 800a488:	6143      	str	r3, [r0, #20]
 800a48a:	bc30      	pop	{r4, r5}
 800a48c:	2000      	movs	r0, #0
 800a48e:	4770      	bx	lr
 800a490:	f04f 30ff 	mov.w	r0, #4294967295
 800a494:	4770      	bx	lr
 800a496:	bf00      	nop
 800a498:	0800d024 	.word	0x0800d024
 800a49c:	080116fc 	.word	0x080116fc
 800a4a0:	0801a47c 	.word	0x0801a47c

0800a4a4 <arm_rfft_512_fast_init_f32>:
 800a4a4:	b190      	cbz	r0, 800a4cc <arm_rfft_512_fast_init_f32+0x28>
 800a4a6:	b430      	push	{r4, r5}
 800a4a8:	490a      	ldr	r1, [pc, #40]	; (800a4d4 <arm_rfft_512_fast_init_f32+0x30>)
 800a4aa:	4a0b      	ldr	r2, [pc, #44]	; (800a4d8 <arm_rfft_512_fast_init_f32+0x34>)
 800a4ac:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a4b0:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800a4b4:	8003      	strh	r3, [r0, #0]
 800a4b6:	f44f 7500 	mov.w	r5, #512	; 0x200
 800a4ba:	f44f 74dc 	mov.w	r4, #440	; 0x1b8
 800a4be:	4b07      	ldr	r3, [pc, #28]	; (800a4dc <arm_rfft_512_fast_init_f32+0x38>)
 800a4c0:	8205      	strh	r5, [r0, #16]
 800a4c2:	8184      	strh	r4, [r0, #12]
 800a4c4:	6143      	str	r3, [r0, #20]
 800a4c6:	bc30      	pop	{r4, r5}
 800a4c8:	2000      	movs	r0, #0
 800a4ca:	4770      	bx	lr
 800a4cc:	f04f 30ff 	mov.w	r0, #4294967295
 800a4d0:	4770      	bx	lr
 800a4d2:	bf00      	nop
 800a4d4:	0800efac 	.word	0x0800efac
 800a4d8:	08015b7c 	.word	0x08015b7c
 800a4dc:	0801e8fc 	.word	0x0801e8fc

0800a4e0 <arm_rfft_1024_fast_init_f32>:
 800a4e0:	b190      	cbz	r0, 800a508 <arm_rfft_1024_fast_init_f32+0x28>
 800a4e2:	b430      	push	{r4, r5}
 800a4e4:	490a      	ldr	r1, [pc, #40]	; (800a510 <arm_rfft_1024_fast_init_f32+0x30>)
 800a4e6:	4a0b      	ldr	r2, [pc, #44]	; (800a514 <arm_rfft_1024_fast_init_f32+0x34>)
 800a4e8:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a4ec:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800a4f0:	8003      	strh	r3, [r0, #0]
 800a4f2:	f44f 6580 	mov.w	r5, #1024	; 0x400
 800a4f6:	f44f 74e0 	mov.w	r4, #448	; 0x1c0
 800a4fa:	4b07      	ldr	r3, [pc, #28]	; (800a518 <arm_rfft_1024_fast_init_f32+0x38>)
 800a4fc:	8205      	strh	r5, [r0, #16]
 800a4fe:	8184      	strh	r4, [r0, #12]
 800a500:	6143      	str	r3, [r0, #20]
 800a502:	bc30      	pop	{r4, r5}
 800a504:	2000      	movs	r0, #0
 800a506:	4770      	bx	lr
 800a508:	f04f 30ff 	mov.w	r0, #4294967295
 800a50c:	4770      	bx	lr
 800a50e:	bf00      	nop
 800a510:	0800f37c 	.word	0x0800f37c
 800a514:	0801647c 	.word	0x0801647c
 800a518:	0801747c 	.word	0x0801747c

0800a51c <arm_rfft_2048_fast_init_f32>:
 800a51c:	b190      	cbz	r0, 800a544 <arm_rfft_2048_fast_init_f32+0x28>
 800a51e:	b430      	push	{r4, r5}
 800a520:	490a      	ldr	r1, [pc, #40]	; (800a54c <arm_rfft_2048_fast_init_f32+0x30>)
 800a522:	4a0b      	ldr	r2, [pc, #44]	; (800a550 <arm_rfft_2048_fast_init_f32+0x34>)
 800a524:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a528:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800a52c:	8003      	strh	r3, [r0, #0]
 800a52e:	f44f 6500 	mov.w	r5, #2048	; 0x800
 800a532:	f44f 64e1 	mov.w	r4, #1800	; 0x708
 800a536:	4b07      	ldr	r3, [pc, #28]	; (800a554 <arm_rfft_2048_fast_init_f32+0x38>)
 800a538:	8205      	strh	r5, [r0, #16]
 800a53a:	8184      	strh	r4, [r0, #12]
 800a53c:	6143      	str	r3, [r0, #20]
 800a53e:	bc30      	pop	{r4, r5}
 800a540:	2000      	movs	r0, #0
 800a542:	4770      	bx	lr
 800a544:	f04f 30ff 	mov.w	r0, #4294967295
 800a548:	4770      	bx	lr
 800a54a:	bf00      	nop
 800a54c:	0800c214 	.word	0x0800c214
 800a550:	0800f6fc 	.word	0x0800f6fc
 800a554:	0801847c 	.word	0x0801847c

0800a558 <arm_rfft_4096_fast_init_f32>:
 800a558:	b190      	cbz	r0, 800a580 <arm_rfft_4096_fast_init_f32+0x28>
 800a55a:	b430      	push	{r4, r5}
 800a55c:	490a      	ldr	r1, [pc, #40]	; (800a588 <arm_rfft_4096_fast_init_f32+0x30>)
 800a55e:	4a0b      	ldr	r2, [pc, #44]	; (800a58c <arm_rfft_4096_fast_init_f32+0x34>)
 800a560:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800a564:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800a568:	8003      	strh	r3, [r0, #0]
 800a56a:	f44f 5580 	mov.w	r5, #4096	; 0x1000
 800a56e:	f44f 646e 	mov.w	r4, #3808	; 0xee0
 800a572:	4b07      	ldr	r3, [pc, #28]	; (800a590 <arm_rfft_4096_fast_init_f32+0x38>)
 800a574:	8205      	strh	r5, [r0, #16]
 800a576:	8184      	strh	r4, [r0, #12]
 800a578:	6143      	str	r3, [r0, #20]
 800a57a:	bc30      	pop	{r4, r5}
 800a57c:	2000      	movs	r0, #0
 800a57e:	4770      	bx	lr
 800a580:	f04f 30ff 	mov.w	r0, #4294967295
 800a584:	4770      	bx	lr
 800a586:	bf00      	nop
 800a588:	0800d1ec 	.word	0x0800d1ec
 800a58c:	08011b7c 	.word	0x08011b7c
 800a590:	0801a8fc 	.word	0x0801a8fc

0800a594 <arm_rfft_fast_init_f32>:
 800a594:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800a598:	d01f      	beq.n	800a5da <arm_rfft_fast_init_f32+0x46>
 800a59a:	d90b      	bls.n	800a5b4 <arm_rfft_fast_init_f32+0x20>
 800a59c:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 800a5a0:	d019      	beq.n	800a5d6 <arm_rfft_fast_init_f32+0x42>
 800a5a2:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 800a5a6:	d012      	beq.n	800a5ce <arm_rfft_fast_init_f32+0x3a>
 800a5a8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800a5ac:	d00d      	beq.n	800a5ca <arm_rfft_fast_init_f32+0x36>
 800a5ae:	f04f 30ff 	mov.w	r0, #4294967295
 800a5b2:	4770      	bx	lr
 800a5b4:	2940      	cmp	r1, #64	; 0x40
 800a5b6:	d00c      	beq.n	800a5d2 <arm_rfft_fast_init_f32+0x3e>
 800a5b8:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800a5bc:	d003      	beq.n	800a5c6 <arm_rfft_fast_init_f32+0x32>
 800a5be:	2920      	cmp	r1, #32
 800a5c0:	d1f5      	bne.n	800a5ae <arm_rfft_fast_init_f32+0x1a>
 800a5c2:	4b07      	ldr	r3, [pc, #28]	; (800a5e0 <arm_rfft_fast_init_f32+0x4c>)
 800a5c4:	4718      	bx	r3
 800a5c6:	4b07      	ldr	r3, [pc, #28]	; (800a5e4 <arm_rfft_fast_init_f32+0x50>)
 800a5c8:	4718      	bx	r3
 800a5ca:	4b07      	ldr	r3, [pc, #28]	; (800a5e8 <arm_rfft_fast_init_f32+0x54>)
 800a5cc:	4718      	bx	r3
 800a5ce:	4b07      	ldr	r3, [pc, #28]	; (800a5ec <arm_rfft_fast_init_f32+0x58>)
 800a5d0:	4718      	bx	r3
 800a5d2:	4b07      	ldr	r3, [pc, #28]	; (800a5f0 <arm_rfft_fast_init_f32+0x5c>)
 800a5d4:	e7f6      	b.n	800a5c4 <arm_rfft_fast_init_f32+0x30>
 800a5d6:	4b07      	ldr	r3, [pc, #28]	; (800a5f4 <arm_rfft_fast_init_f32+0x60>)
 800a5d8:	e7f4      	b.n	800a5c4 <arm_rfft_fast_init_f32+0x30>
 800a5da:	4b07      	ldr	r3, [pc, #28]	; (800a5f8 <arm_rfft_fast_init_f32+0x64>)
 800a5dc:	e7f2      	b.n	800a5c4 <arm_rfft_fast_init_f32+0x30>
 800a5de:	bf00      	nop
 800a5e0:	0800a405 	.word	0x0800a405
 800a5e4:	0800a46d 	.word	0x0800a46d
 800a5e8:	0800a4e1 	.word	0x0800a4e1
 800a5ec:	0800a559 	.word	0x0800a559
 800a5f0:	0800a439 	.word	0x0800a439
 800a5f4:	0800a51d 	.word	0x0800a51d
 800a5f8:	0800a4a5 	.word	0x0800a4a5

0800a5fc <stage_rfft_f32>:
 800a5fc:	b410      	push	{r4}
 800a5fe:	edd1 7a00 	vldr	s15, [r1]
 800a602:	ed91 7a01 	vldr	s14, [r1, #4]
 800a606:	8804      	ldrh	r4, [r0, #0]
 800a608:	6940      	ldr	r0, [r0, #20]
 800a60a:	ee37 7a07 	vadd.f32	s14, s14, s14
 800a60e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800a612:	eeb6 4a00 	vmov.f32	s8, #96	; 0x3f000000  0.5
 800a616:	ee77 6a87 	vadd.f32	s13, s15, s14
 800a61a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a61e:	3c01      	subs	r4, #1
 800a620:	ee26 7a84 	vmul.f32	s14, s13, s8
 800a624:	ee67 7a84 	vmul.f32	s15, s15, s8
 800a628:	eb01 03c4 	add.w	r3, r1, r4, lsl #3
 800a62c:	ed82 7a00 	vstr	s14, [r2]
 800a630:	edc2 7a01 	vstr	s15, [r2, #4]
 800a634:	3010      	adds	r0, #16
 800a636:	3210      	adds	r2, #16
 800a638:	3b08      	subs	r3, #8
 800a63a:	3110      	adds	r1, #16
 800a63c:	ed11 5a02 	vldr	s10, [r1, #-8]
 800a640:	ed93 7a02 	vldr	s14, [r3, #8]
 800a644:	ed50 6a02 	vldr	s13, [r0, #-8]
 800a648:	edd3 4a03 	vldr	s9, [r3, #12]
 800a64c:	ed51 7a01 	vldr	s15, [r1, #-4]
 800a650:	ed10 6a01 	vldr	s12, [r0, #-4]
 800a654:	ee77 5a45 	vsub.f32	s11, s14, s10
 800a658:	ee37 7a05 	vadd.f32	s14, s14, s10
 800a65c:	ee66 3aa5 	vmul.f32	s7, s13, s11
 800a660:	ee34 5aa7 	vadd.f32	s10, s9, s15
 800a664:	ee66 5a25 	vmul.f32	s11, s12, s11
 800a668:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800a66c:	ee37 7a23 	vadd.f32	s14, s14, s7
 800a670:	ee66 6a85 	vmul.f32	s13, s13, s10
 800a674:	ee26 6a05 	vmul.f32	s12, s12, s10
 800a678:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800a67c:	ee37 7a06 	vadd.f32	s14, s14, s12
 800a680:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a684:	ee27 7a04 	vmul.f32	s14, s14, s8
 800a688:	ee67 7a84 	vmul.f32	s15, s15, s8
 800a68c:	3c01      	subs	r4, #1
 800a68e:	ed02 7a02 	vstr	s14, [r2, #-8]
 800a692:	ed42 7a01 	vstr	s15, [r2, #-4]
 800a696:	f1a3 0308 	sub.w	r3, r3, #8
 800a69a:	f101 0108 	add.w	r1, r1, #8
 800a69e:	f100 0008 	add.w	r0, r0, #8
 800a6a2:	f102 0208 	add.w	r2, r2, #8
 800a6a6:	d1c9      	bne.n	800a63c <stage_rfft_f32+0x40>
 800a6a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a6ac:	4770      	bx	lr
 800a6ae:	bf00      	nop

0800a6b0 <merge_rfft_f32>:
 800a6b0:	b410      	push	{r4}
 800a6b2:	edd1 7a00 	vldr	s15, [r1]
 800a6b6:	edd1 6a01 	vldr	s13, [r1, #4]
 800a6ba:	8804      	ldrh	r4, [r0, #0]
 800a6bc:	6940      	ldr	r0, [r0, #20]
 800a6be:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800a6c2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a6c6:	eeb6 4a00 	vmov.f32	s8, #96	; 0x3f000000  0.5
 800a6ca:	ee27 7a04 	vmul.f32	s14, s14, s8
 800a6ce:	ee67 7a84 	vmul.f32	s15, s15, s8
 800a6d2:	3c01      	subs	r4, #1
 800a6d4:	ed82 7a00 	vstr	s14, [r2]
 800a6d8:	edc2 7a01 	vstr	s15, [r2, #4]
 800a6dc:	b3dc      	cbz	r4, 800a756 <merge_rfft_f32+0xa6>
 800a6de:	00e3      	lsls	r3, r4, #3
 800a6e0:	3b08      	subs	r3, #8
 800a6e2:	440b      	add	r3, r1
 800a6e4:	3010      	adds	r0, #16
 800a6e6:	3210      	adds	r2, #16
 800a6e8:	3110      	adds	r1, #16
 800a6ea:	ed11 5a02 	vldr	s10, [r1, #-8]
 800a6ee:	ed93 7a02 	vldr	s14, [r3, #8]
 800a6f2:	ed50 6a02 	vldr	s13, [r0, #-8]
 800a6f6:	edd3 4a03 	vldr	s9, [r3, #12]
 800a6fa:	ed51 7a01 	vldr	s15, [r1, #-4]
 800a6fe:	ed10 6a01 	vldr	s12, [r0, #-4]
 800a702:	ee75 5a47 	vsub.f32	s11, s10, s14
 800a706:	ee37 7a05 	vadd.f32	s14, s14, s10
 800a70a:	ee66 3aa5 	vmul.f32	s7, s13, s11
 800a70e:	ee34 5aa7 	vadd.f32	s10, s9, s15
 800a712:	ee66 5a25 	vmul.f32	s11, s12, s11
 800a716:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800a71a:	ee37 7a63 	vsub.f32	s14, s14, s7
 800a71e:	ee66 6a85 	vmul.f32	s13, s13, s10
 800a722:	ee26 6a05 	vmul.f32	s12, s12, s10
 800a726:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800a72a:	ee37 7a46 	vsub.f32	s14, s14, s12
 800a72e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a732:	ee27 7a04 	vmul.f32	s14, s14, s8
 800a736:	ee67 7a84 	vmul.f32	s15, s15, s8
 800a73a:	3c01      	subs	r4, #1
 800a73c:	ed02 7a02 	vstr	s14, [r2, #-8]
 800a740:	ed42 7a01 	vstr	s15, [r2, #-4]
 800a744:	f1a3 0308 	sub.w	r3, r3, #8
 800a748:	f101 0108 	add.w	r1, r1, #8
 800a74c:	f100 0008 	add.w	r0, r0, #8
 800a750:	f102 0208 	add.w	r2, r2, #8
 800a754:	d1c9      	bne.n	800a6ea <merge_rfft_f32+0x3a>
 800a756:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a75a:	4770      	bx	lr

0800a75c <arm_rfft_fast_f32>:
 800a75c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a760:	8a05      	ldrh	r5, [r0, #16]
 800a762:	086d      	lsrs	r5, r5, #1
 800a764:	8005      	strh	r5, [r0, #0]
 800a766:	4604      	mov	r4, r0
 800a768:	4616      	mov	r6, r2
 800a76a:	461d      	mov	r5, r3
 800a76c:	b14b      	cbz	r3, 800a782 <arm_rfft_fast_f32+0x26>
 800a76e:	f7ff ff9f 	bl	800a6b0 <merge_rfft_f32>
 800a772:	462a      	mov	r2, r5
 800a774:	4631      	mov	r1, r6
 800a776:	4620      	mov	r0, r4
 800a778:	2301      	movs	r3, #1
 800a77a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a77e:	f000 bb33 	b.w	800ade8 <arm_cfft_f32>
 800a782:	460f      	mov	r7, r1
 800a784:	461a      	mov	r2, r3
 800a786:	2301      	movs	r3, #1
 800a788:	f000 fb2e 	bl	800ade8 <arm_cfft_f32>
 800a78c:	4632      	mov	r2, r6
 800a78e:	4639      	mov	r1, r7
 800a790:	4620      	mov	r0, r4
 800a792:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a796:	f7ff bf31 	b.w	800a5fc <stage_rfft_f32>
 800a79a:	bf00      	nop

0800a79c <arm_cfft_radix8by2_f32>:
 800a79c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a7a0:	ed2d 8b08 	vpush	{d8-d11}
 800a7a4:	4607      	mov	r7, r0
 800a7a6:	4608      	mov	r0, r1
 800a7a8:	f8b7 c000 	ldrh.w	ip, [r7]
 800a7ac:	687a      	ldr	r2, [r7, #4]
 800a7ae:	ea4f 015c 	mov.w	r1, ip, lsr #1
 800a7b2:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 800a7b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800a7ba:	f000 80b0 	beq.w	800a91e <arm_cfft_radix8by2_f32+0x182>
 800a7be:	008c      	lsls	r4, r1, #2
 800a7c0:	3410      	adds	r4, #16
 800a7c2:	f100 0310 	add.w	r3, r0, #16
 800a7c6:	1906      	adds	r6, r0, r4
 800a7c8:	3210      	adds	r2, #16
 800a7ca:	4444      	add	r4, r8
 800a7cc:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 800a7d0:	f108 0510 	add.w	r5, r8, #16
 800a7d4:	ed15 2a04 	vldr	s4, [r5, #-16]
 800a7d8:	ed55 2a03 	vldr	s5, [r5, #-12]
 800a7dc:	ed54 4a04 	vldr	s9, [r4, #-16]
 800a7e0:	ed14 4a03 	vldr	s8, [r4, #-12]
 800a7e4:	ed14 6a02 	vldr	s12, [r4, #-8]
 800a7e8:	ed54 5a01 	vldr	s11, [r4, #-4]
 800a7ec:	ed53 3a04 	vldr	s7, [r3, #-16]
 800a7f0:	ed15 0a02 	vldr	s0, [r5, #-8]
 800a7f4:	ed55 0a01 	vldr	s1, [r5, #-4]
 800a7f8:	ed56 6a04 	vldr	s13, [r6, #-16]
 800a7fc:	ed16 3a03 	vldr	s6, [r6, #-12]
 800a800:	ed13 7a03 	vldr	s14, [r3, #-12]
 800a804:	ed13 5a02 	vldr	s10, [r3, #-8]
 800a808:	ed53 7a01 	vldr	s15, [r3, #-4]
 800a80c:	ed16 1a02 	vldr	s2, [r6, #-8]
 800a810:	ed56 1a01 	vldr	s3, [r6, #-4]
 800a814:	ee73 ba82 	vadd.f32	s23, s7, s4
 800a818:	ee37 ba22 	vadd.f32	s22, s14, s5
 800a81c:	ee76 9aa4 	vadd.f32	s19, s13, s9
 800a820:	ee33 9a04 	vadd.f32	s18, s6, s8
 800a824:	ee31 8aa5 	vadd.f32	s16, s3, s11
 800a828:	ee75 aa00 	vadd.f32	s21, s10, s0
 800a82c:	ee37 aaa0 	vadd.f32	s20, s15, s1
 800a830:	ee71 8a06 	vadd.f32	s17, s2, s12
 800a834:	ed43 ba04 	vstr	s23, [r3, #-16]
 800a838:	ed03 ba03 	vstr	s22, [r3, #-12]
 800a83c:	ed43 aa02 	vstr	s21, [r3, #-8]
 800a840:	ed03 aa01 	vstr	s20, [r3, #-4]
 800a844:	ed06 8a01 	vstr	s16, [r6, #-4]
 800a848:	ed46 9a04 	vstr	s19, [r6, #-16]
 800a84c:	ed06 9a03 	vstr	s18, [r6, #-12]
 800a850:	ed46 8a02 	vstr	s17, [r6, #-8]
 800a854:	ee37 7a62 	vsub.f32	s14, s14, s5
 800a858:	ee74 4ae6 	vsub.f32	s9, s9, s13
 800a85c:	ee34 4a43 	vsub.f32	s8, s8, s6
 800a860:	ed52 6a03 	vldr	s13, [r2, #-12]
 800a864:	ed12 3a04 	vldr	s6, [r2, #-16]
 800a868:	ee73 3ac2 	vsub.f32	s7, s7, s4
 800a86c:	ee27 8a26 	vmul.f32	s16, s14, s13
 800a870:	ee64 2aa6 	vmul.f32	s5, s9, s13
 800a874:	ee23 2a83 	vmul.f32	s4, s7, s6
 800a878:	ee64 4a83 	vmul.f32	s9, s9, s6
 800a87c:	ee63 3aa6 	vmul.f32	s7, s7, s13
 800a880:	ee27 7a03 	vmul.f32	s14, s14, s6
 800a884:	ee64 6a26 	vmul.f32	s13, s8, s13
 800a888:	ee24 4a03 	vmul.f32	s8, s8, s6
 800a88c:	ee37 7a63 	vsub.f32	s14, s14, s7
 800a890:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800a894:	ee32 4ac4 	vsub.f32	s8, s5, s8
 800a898:	ee32 3a08 	vadd.f32	s6, s4, s16
 800a89c:	ed05 7a03 	vstr	s14, [r5, #-12]
 800a8a0:	ed05 3a04 	vstr	s6, [r5, #-16]
 800a8a4:	ed04 4a04 	vstr	s8, [r4, #-16]
 800a8a8:	ed44 6a03 	vstr	s13, [r4, #-12]
 800a8ac:	ed12 7a01 	vldr	s14, [r2, #-4]
 800a8b0:	ee76 6a41 	vsub.f32	s13, s12, s2
 800a8b4:	ee35 5a40 	vsub.f32	s10, s10, s0
 800a8b8:	ee35 6ae1 	vsub.f32	s12, s11, s3
 800a8bc:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800a8c0:	ed52 5a02 	vldr	s11, [r2, #-8]
 800a8c4:	ee67 3a87 	vmul.f32	s7, s15, s14
 800a8c8:	ee66 4a87 	vmul.f32	s9, s13, s14
 800a8cc:	ee25 4a25 	vmul.f32	s8, s10, s11
 800a8d0:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800a8d4:	ee25 5a07 	vmul.f32	s10, s10, s14
 800a8d8:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800a8dc:	ee26 7a07 	vmul.f32	s14, s12, s14
 800a8e0:	ee26 6a25 	vmul.f32	s12, s12, s11
 800a8e4:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800a8e8:	ee74 5a23 	vadd.f32	s11, s8, s7
 800a8ec:	ee34 6ac6 	vsub.f32	s12, s9, s12
 800a8f0:	ee37 7a26 	vadd.f32	s14, s14, s13
 800a8f4:	3310      	adds	r3, #16
 800a8f6:	4563      	cmp	r3, ip
 800a8f8:	ed45 5a02 	vstr	s11, [r5, #-8]
 800a8fc:	f106 0610 	add.w	r6, r6, #16
 800a900:	ed45 7a01 	vstr	s15, [r5, #-4]
 800a904:	f102 0210 	add.w	r2, r2, #16
 800a908:	ed04 6a02 	vstr	s12, [r4, #-8]
 800a90c:	ed04 7a01 	vstr	s14, [r4, #-4]
 800a910:	f105 0510 	add.w	r5, r5, #16
 800a914:	f104 0410 	add.w	r4, r4, #16
 800a918:	f47f af5c 	bne.w	800a7d4 <arm_cfft_radix8by2_f32+0x38>
 800a91c:	687a      	ldr	r2, [r7, #4]
 800a91e:	b28c      	uxth	r4, r1
 800a920:	4621      	mov	r1, r4
 800a922:	2302      	movs	r3, #2
 800a924:	f000 fb3c 	bl	800afa0 <arm_radix8_butterfly_f32>
 800a928:	ecbd 8b08 	vpop	{d8-d11}
 800a92c:	4621      	mov	r1, r4
 800a92e:	687a      	ldr	r2, [r7, #4]
 800a930:	4640      	mov	r0, r8
 800a932:	2302      	movs	r3, #2
 800a934:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a938:	f000 bb32 	b.w	800afa0 <arm_radix8_butterfly_f32>

0800a93c <arm_cfft_radix8by4_f32>:
 800a93c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a940:	ed2d 8b0a 	vpush	{d8-d12}
 800a944:	b08d      	sub	sp, #52	; 0x34
 800a946:	460d      	mov	r5, r1
 800a948:	910b      	str	r1, [sp, #44]	; 0x2c
 800a94a:	8801      	ldrh	r1, [r0, #0]
 800a94c:	6842      	ldr	r2, [r0, #4]
 800a94e:	900a      	str	r0, [sp, #40]	; 0x28
 800a950:	0849      	lsrs	r1, r1, #1
 800a952:	008b      	lsls	r3, r1, #2
 800a954:	18ee      	adds	r6, r5, r3
 800a956:	18f0      	adds	r0, r6, r3
 800a958:	edd0 5a00 	vldr	s11, [r0]
 800a95c:	edd5 7a00 	vldr	s15, [r5]
 800a960:	ed96 7a00 	vldr	s14, [r6]
 800a964:	edd0 3a01 	vldr	s7, [r0, #4]
 800a968:	ed96 4a01 	vldr	s8, [r6, #4]
 800a96c:	ed95 5a01 	vldr	s10, [r5, #4]
 800a970:	9008      	str	r0, [sp, #32]
 800a972:	ee37 6aa5 	vadd.f32	s12, s15, s11
 800a976:	18c7      	adds	r7, r0, r3
 800a978:	edd7 4a00 	vldr	s9, [r7]
 800a97c:	ed97 3a01 	vldr	s6, [r7, #4]
 800a980:	9701      	str	r7, [sp, #4]
 800a982:	ee77 6a06 	vadd.f32	s13, s14, s12
 800a986:	462c      	mov	r4, r5
 800a988:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800a98c:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800a990:	ee16 ca90 	vmov	ip, s13
 800a994:	f844 cb08 	str.w	ip, [r4], #8
 800a998:	ee75 6a23 	vadd.f32	s13, s10, s7
 800a99c:	edd6 5a01 	vldr	s11, [r6, #4]
 800a9a0:	edd7 2a01 	vldr	s5, [r7, #4]
 800a9a4:	9404      	str	r4, [sp, #16]
 800a9a6:	ee35 5a63 	vsub.f32	s10, s10, s7
 800a9aa:	ee74 3a27 	vadd.f32	s7, s8, s15
 800a9ae:	ee36 6a47 	vsub.f32	s12, s12, s14
 800a9b2:	ee76 5aa5 	vadd.f32	s11, s13, s11
 800a9b6:	ee73 3ac3 	vsub.f32	s7, s7, s6
 800a9ba:	0849      	lsrs	r1, r1, #1
 800a9bc:	f102 0e08 	add.w	lr, r2, #8
 800a9c0:	ee76 6ac4 	vsub.f32	s13, s13, s8
 800a9c4:	ee77 7ac4 	vsub.f32	s15, s15, s8
 800a9c8:	9109      	str	r1, [sp, #36]	; 0x24
 800a9ca:	ee35 4a47 	vsub.f32	s8, s10, s14
 800a9ce:	f1a1 0902 	sub.w	r9, r1, #2
 800a9d2:	f8cd e00c 	str.w	lr, [sp, #12]
 800a9d6:	4631      	mov	r1, r6
 800a9d8:	ee13 ea90 	vmov	lr, s7
 800a9dc:	ee36 6a64 	vsub.f32	s12, s12, s9
 800a9e0:	ee75 5aa2 	vadd.f32	s11, s11, s5
 800a9e4:	4604      	mov	r4, r0
 800a9e6:	edc5 5a01 	vstr	s11, [r5, #4]
 800a9ea:	ee37 7a05 	vadd.f32	s14, s14, s10
 800a9ee:	f841 eb08 	str.w	lr, [r1], #8
 800a9f2:	ee34 5a24 	vadd.f32	s10, s8, s9
 800a9f6:	ee16 ea10 	vmov	lr, s12
 800a9fa:	ed86 5a01 	vstr	s10, [r6, #4]
 800a9fe:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800aa02:	f844 eb08 	str.w	lr, [r4], #8
 800aa06:	ee77 7a83 	vadd.f32	s15, s15, s6
 800aa0a:	edc0 6a01 	vstr	s13, [r0, #4]
 800aa0e:	9405      	str	r4, [sp, #20]
 800aa10:	4604      	mov	r4, r0
 800aa12:	ee17 0a90 	vmov	r0, s15
 800aa16:	9106      	str	r1, [sp, #24]
 800aa18:	ee37 7a64 	vsub.f32	s14, s14, s9
 800aa1c:	f102 0110 	add.w	r1, r2, #16
 800aa20:	46bc      	mov	ip, r7
 800aa22:	9100      	str	r1, [sp, #0]
 800aa24:	f847 0b08 	str.w	r0, [r7], #8
 800aa28:	f102 0118 	add.w	r1, r2, #24
 800aa2c:	ea5f 0059 	movs.w	r0, r9, lsr #1
 800aa30:	9102      	str	r1, [sp, #8]
 800aa32:	ed8c 7a01 	vstr	s14, [ip, #4]
 800aa36:	9007      	str	r0, [sp, #28]
 800aa38:	f000 8134 	beq.w	800aca4 <arm_cfft_radix8by4_f32+0x368>
 800aa3c:	f102 0920 	add.w	r9, r2, #32
 800aa40:	f102 0830 	add.w	r8, r2, #48	; 0x30
 800aa44:	9a01      	ldr	r2, [sp, #4]
 800aa46:	f8dd a000 	ldr.w	sl, [sp]
 800aa4a:	3b0c      	subs	r3, #12
 800aa4c:	4683      	mov	fp, r0
 800aa4e:	4463      	add	r3, ip
 800aa50:	f105 0e10 	add.w	lr, r5, #16
 800aa54:	f1a4 010c 	sub.w	r1, r4, #12
 800aa58:	f104 0510 	add.w	r5, r4, #16
 800aa5c:	f1a6 0c0c 	sub.w	ip, r6, #12
 800aa60:	f1a2 040c 	sub.w	r4, r2, #12
 800aa64:	f106 0010 	add.w	r0, r6, #16
 800aa68:	3210      	adds	r2, #16
 800aa6a:	ed1e 5a02 	vldr	s10, [lr, #-8]
 800aa6e:	ed55 5a02 	vldr	s11, [r5, #-8]
 800aa72:	ed50 7a02 	vldr	s15, [r0, #-8]
 800aa76:	ed52 1a02 	vldr	s3, [r2, #-8]
 800aa7a:	ed55 6a01 	vldr	s13, [r5, #-4]
 800aa7e:	ed1e 0a01 	vldr	s0, [lr, #-4]
 800aa82:	ed12 1a01 	vldr	s2, [r2, #-4]
 800aa86:	ed10 8a01 	vldr	s16, [r0, #-4]
 800aa8a:	ee35 4a25 	vadd.f32	s8, s10, s11
 800aa8e:	ee30 6a26 	vadd.f32	s12, s0, s13
 800aa92:	ee37 7a84 	vadd.f32	s14, s15, s8
 800aa96:	ee30 0a66 	vsub.f32	s0, s0, s13
 800aa9a:	ee37 7a21 	vadd.f32	s14, s14, s3
 800aa9e:	ee75 5a65 	vsub.f32	s11, s10, s11
 800aaa2:	ed0e 7a02 	vstr	s14, [lr, #-8]
 800aaa6:	ed10 7a01 	vldr	s14, [r0, #-4]
 800aaaa:	ed52 6a01 	vldr	s13, [r2, #-4]
 800aaae:	ee36 7a07 	vadd.f32	s14, s12, s14
 800aab2:	ee78 aa25 	vadd.f32	s21, s16, s11
 800aab6:	ee37 7a26 	vadd.f32	s14, s14, s13
 800aaba:	ee70 3a67 	vsub.f32	s7, s0, s15
 800aabe:	ed0e 7a01 	vstr	s14, [lr, #-4]
 800aac2:	ed94 7a02 	vldr	s14, [r4, #8]
 800aac6:	ed9c 2a02 	vldr	s4, [ip, #8]
 800aaca:	ed91 ba02 	vldr	s22, [r1, #8]
 800aace:	edd3 9a02 	vldr	s19, [r3, #8]
 800aad2:	edd4 2a01 	vldr	s5, [r4, #4]
 800aad6:	ed9c 9a01 	vldr	s18, [ip, #4]
 800aada:	ed93 5a01 	vldr	s10, [r3, #4]
 800aade:	edd1 0a01 	vldr	s1, [r1, #4]
 800aae2:	ee72 6a07 	vadd.f32	s13, s4, s14
 800aae6:	ee32 2a47 	vsub.f32	s4, s4, s14
 800aaea:	ee7b 8a26 	vadd.f32	s17, s22, s13
 800aaee:	ee79 4a22 	vadd.f32	s9, s18, s5
 800aaf2:	ee38 7aa9 	vadd.f32	s14, s17, s19
 800aaf6:	ee79 2a62 	vsub.f32	s5, s18, s5
 800aafa:	ed8c 7a02 	vstr	s14, [ip, #8]
 800aafe:	ed91 7a01 	vldr	s14, [r1, #4]
 800ab02:	edd3 8a01 	vldr	s17, [r3, #4]
 800ab06:	ee34 7a87 	vadd.f32	s14, s9, s14
 800ab0a:	ee3b 3a69 	vsub.f32	s6, s22, s19
 800ab0e:	ee37 7a28 	vadd.f32	s14, s14, s17
 800ab12:	ee32 9a60 	vsub.f32	s18, s4, s1
 800ab16:	ed8c 7a01 	vstr	s14, [ip, #4]
 800ab1a:	ed1a 7a01 	vldr	s14, [sl, #-4]
 800ab1e:	ed1a aa02 	vldr	s20, [sl, #-8]
 800ab22:	ee73 8a22 	vadd.f32	s17, s6, s5
 800ab26:	ee39 9a05 	vadd.f32	s18, s18, s10
 800ab2a:	ee7a aac1 	vsub.f32	s21, s21, s2
 800ab2e:	ee73 3aa1 	vadd.f32	s7, s7, s3
 800ab32:	ee2a ca8a 	vmul.f32	s24, s21, s20
 800ab36:	ee69 ba07 	vmul.f32	s23, s18, s14
 800ab3a:	ee6a aa87 	vmul.f32	s21, s21, s14
 800ab3e:	ee29 9a0a 	vmul.f32	s18, s18, s20
 800ab42:	ee63 ca87 	vmul.f32	s25, s7, s14
 800ab46:	ee63 3a8a 	vmul.f32	s7, s7, s20
 800ab4a:	ee28 aa8a 	vmul.f32	s20, s17, s20
 800ab4e:	ee68 8a87 	vmul.f32	s17, s17, s14
 800ab52:	ee73 3aea 	vsub.f32	s7, s7, s21
 800ab56:	ee78 8a89 	vadd.f32	s17, s17, s18
 800ab5a:	ee3c 7a2c 	vadd.f32	s14, s24, s25
 800ab5e:	ee3b aaca 	vsub.f32	s20, s23, s20
 800ab62:	ee34 4a67 	vsub.f32	s8, s8, s15
 800ab66:	ee76 6acb 	vsub.f32	s13, s13, s22
 800ab6a:	ee36 6a48 	vsub.f32	s12, s12, s16
 800ab6e:	ee74 4ae0 	vsub.f32	s9, s9, s1
 800ab72:	ed00 7a02 	vstr	s14, [r0, #-8]
 800ab76:	ed40 3a01 	vstr	s7, [r0, #-4]
 800ab7a:	edc1 8a01 	vstr	s17, [r1, #4]
 800ab7e:	ed81 aa02 	vstr	s20, [r1, #8]
 800ab82:	ed59 3a04 	vldr	s7, [r9, #-16]
 800ab86:	ee36 7ae9 	vsub.f32	s14, s13, s19
 800ab8a:	ee74 4ac5 	vsub.f32	s9, s9, s10
 800ab8e:	ed59 6a03 	vldr	s13, [r9, #-12]
 800ab92:	ee34 4a61 	vsub.f32	s8, s8, s3
 800ab96:	ee36 6a41 	vsub.f32	s12, s12, s2
 800ab9a:	ee67 8a63 	vnmul.f32	s17, s14, s7
 800ab9e:	ee66 9a26 	vmul.f32	s19, s12, s13
 800aba2:	ee24 9a23 	vmul.f32	s18, s8, s7
 800aba6:	ee26 6a23 	vmul.f32	s12, s12, s7
 800abaa:	ee24 4a26 	vmul.f32	s8, s8, s13
 800abae:	ee27 7a26 	vmul.f32	s14, s14, s13
 800abb2:	ee64 6aa6 	vmul.f32	s13, s9, s13
 800abb6:	ee64 4aa3 	vmul.f32	s9, s9, s7
 800abba:	ee36 6a44 	vsub.f32	s12, s12, s8
 800abbe:	ee37 7a64 	vsub.f32	s14, s14, s9
 800abc2:	ee38 4ae6 	vsub.f32	s8, s17, s13
 800abc6:	ee79 3a29 	vadd.f32	s7, s18, s19
 800abca:	ee75 6a60 	vsub.f32	s13, s10, s1
 800abce:	ee75 5ac8 	vsub.f32	s11, s11, s16
 800abd2:	ee77 7a80 	vadd.f32	s15, s15, s0
 800abd6:	ed45 3a02 	vstr	s7, [r5, #-8]
 800abda:	ed05 6a01 	vstr	s12, [r5, #-4]
 800abde:	ed84 7a01 	vstr	s14, [r4, #4]
 800abe2:	ed84 4a02 	vstr	s8, [r4, #8]
 800abe6:	ee35 6a81 	vadd.f32	s12, s11, s2
 800abea:	ee36 7ac2 	vsub.f32	s14, s13, s4
 800abee:	ed58 5a06 	vldr	s11, [r8, #-24]	; 0xffffffe8
 800abf2:	ed58 6a05 	vldr	s13, [r8, #-20]	; 0xffffffec
 800abf6:	ee33 3a62 	vsub.f32	s6, s6, s5
 800abfa:	ee77 7ae1 	vsub.f32	s15, s15, s3
 800abfe:	ee67 2a26 	vmul.f32	s5, s14, s13
 800ac02:	ee67 4aa6 	vmul.f32	s9, s15, s13
 800ac06:	ee26 5a25 	vmul.f32	s10, s12, s11
 800ac0a:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800ac0e:	ee26 6a26 	vmul.f32	s12, s12, s13
 800ac12:	ee27 7a25 	vmul.f32	s14, s14, s11
 800ac16:	ee63 6a26 	vmul.f32	s13, s6, s13
 800ac1a:	ee23 3a25 	vmul.f32	s6, s6, s11
 800ac1e:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800ac22:	ee75 5a24 	vadd.f32	s11, s10, s9
 800ac26:	ee32 3ac3 	vsub.f32	s6, s5, s6
 800ac2a:	ee36 7a87 	vadd.f32	s14, s13, s14
 800ac2e:	f1bb 0b01 	subs.w	fp, fp, #1
 800ac32:	ed42 5a02 	vstr	s11, [r2, #-8]
 800ac36:	ed42 7a01 	vstr	s15, [r2, #-4]
 800ac3a:	f10e 0e08 	add.w	lr, lr, #8
 800ac3e:	ed83 3a02 	vstr	s6, [r3, #8]
 800ac42:	ed83 7a01 	vstr	s14, [r3, #4]
 800ac46:	f1ac 0c08 	sub.w	ip, ip, #8
 800ac4a:	f10a 0a08 	add.w	sl, sl, #8
 800ac4e:	f100 0008 	add.w	r0, r0, #8
 800ac52:	f1a1 0108 	sub.w	r1, r1, #8
 800ac56:	f109 0910 	add.w	r9, r9, #16
 800ac5a:	f105 0508 	add.w	r5, r5, #8
 800ac5e:	f1a4 0408 	sub.w	r4, r4, #8
 800ac62:	f108 0818 	add.w	r8, r8, #24
 800ac66:	f102 0208 	add.w	r2, r2, #8
 800ac6a:	f1a3 0308 	sub.w	r3, r3, #8
 800ac6e:	f47f aefc 	bne.w	800aa6a <arm_cfft_radix8by4_f32+0x12e>
 800ac72:	9907      	ldr	r1, [sp, #28]
 800ac74:	9800      	ldr	r0, [sp, #0]
 800ac76:	00cb      	lsls	r3, r1, #3
 800ac78:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800ac7c:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800ac80:	9100      	str	r1, [sp, #0]
 800ac82:	9904      	ldr	r1, [sp, #16]
 800ac84:	4419      	add	r1, r3
 800ac86:	9104      	str	r1, [sp, #16]
 800ac88:	9903      	ldr	r1, [sp, #12]
 800ac8a:	4419      	add	r1, r3
 800ac8c:	9103      	str	r1, [sp, #12]
 800ac8e:	9906      	ldr	r1, [sp, #24]
 800ac90:	4419      	add	r1, r3
 800ac92:	9106      	str	r1, [sp, #24]
 800ac94:	9905      	ldr	r1, [sp, #20]
 800ac96:	441f      	add	r7, r3
 800ac98:	4419      	add	r1, r3
 800ac9a:	9b02      	ldr	r3, [sp, #8]
 800ac9c:	9105      	str	r1, [sp, #20]
 800ac9e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aca2:	9302      	str	r3, [sp, #8]
 800aca4:	9904      	ldr	r1, [sp, #16]
 800aca6:	9805      	ldr	r0, [sp, #20]
 800aca8:	ed91 4a00 	vldr	s8, [r1]
 800acac:	edd0 6a00 	vldr	s13, [r0]
 800acb0:	9b06      	ldr	r3, [sp, #24]
 800acb2:	ed97 3a00 	vldr	s6, [r7]
 800acb6:	edd3 7a00 	vldr	s15, [r3]
 800acba:	edd0 4a01 	vldr	s9, [r0, #4]
 800acbe:	edd1 3a01 	vldr	s7, [r1, #4]
 800acc2:	ed97 2a01 	vldr	s4, [r7, #4]
 800acc6:	ed93 7a01 	vldr	s14, [r3, #4]
 800acca:	9a03      	ldr	r2, [sp, #12]
 800accc:	f8bd 4024 	ldrh.w	r4, [sp, #36]	; 0x24
 800acd0:	ee34 6a26 	vadd.f32	s12, s8, s13
 800acd4:	ee73 5aa4 	vadd.f32	s11, s7, s9
 800acd8:	ee37 5a86 	vadd.f32	s10, s15, s12
 800acdc:	ee73 3ae4 	vsub.f32	s7, s7, s9
 800ace0:	ee35 5a03 	vadd.f32	s10, s10, s6
 800ace4:	ee74 6a66 	vsub.f32	s13, s8, s13
 800ace8:	ed81 5a00 	vstr	s10, [r1]
 800acec:	ed93 5a01 	vldr	s10, [r3, #4]
 800acf0:	edd7 4a01 	vldr	s9, [r7, #4]
 800acf4:	ee35 5a85 	vadd.f32	s10, s11, s10
 800acf8:	ee37 4a26 	vadd.f32	s8, s14, s13
 800acfc:	ee35 5a24 	vadd.f32	s10, s10, s9
 800ad00:	ee73 4ae7 	vsub.f32	s9, s7, s15
 800ad04:	ed81 5a01 	vstr	s10, [r1, #4]
 800ad08:	edd2 1a00 	vldr	s3, [r2]
 800ad0c:	edd2 2a01 	vldr	s5, [r2, #4]
 800ad10:	ee34 5a83 	vadd.f32	s10, s9, s6
 800ad14:	ee34 4a42 	vsub.f32	s8, s8, s4
 800ad18:	ee36 6a67 	vsub.f32	s12, s12, s15
 800ad1c:	ee64 4a21 	vmul.f32	s9, s8, s3
 800ad20:	ee24 4a22 	vmul.f32	s8, s8, s5
 800ad24:	ee65 2a22 	vmul.f32	s5, s10, s5
 800ad28:	ee25 5a21 	vmul.f32	s10, s10, s3
 800ad2c:	ee74 2aa2 	vadd.f32	s5, s9, s5
 800ad30:	ee35 5a44 	vsub.f32	s10, s10, s8
 800ad34:	edc3 2a00 	vstr	s5, [r3]
 800ad38:	ed83 5a01 	vstr	s10, [r3, #4]
 800ad3c:	ee75 5ac7 	vsub.f32	s11, s11, s14
 800ad40:	9b00      	ldr	r3, [sp, #0]
 800ad42:	ee36 6a43 	vsub.f32	s12, s12, s6
 800ad46:	ed93 4a01 	vldr	s8, [r3, #4]
 800ad4a:	ed93 5a00 	vldr	s10, [r3]
 800ad4e:	9b02      	ldr	r3, [sp, #8]
 800ad50:	ee75 5ac2 	vsub.f32	s11, s11, s4
 800ad54:	ee66 4a05 	vmul.f32	s9, s12, s10
 800ad58:	ee25 5a85 	vmul.f32	s10, s11, s10
 800ad5c:	ee26 6a04 	vmul.f32	s12, s12, s8
 800ad60:	ee65 5a84 	vmul.f32	s11, s11, s8
 800ad64:	ee35 6a46 	vsub.f32	s12, s10, s12
 800ad68:	ee74 5aa5 	vadd.f32	s11, s9, s11
 800ad6c:	ee77 7aa3 	vadd.f32	s15, s15, s7
 800ad70:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800ad74:	ed80 6a01 	vstr	s12, [r0, #4]
 800ad78:	edc0 5a00 	vstr	s11, [r0]
 800ad7c:	edd3 5a01 	vldr	s11, [r3, #4]
 800ad80:	edd3 6a00 	vldr	s13, [r3]
 800ad84:	ee37 7a02 	vadd.f32	s14, s14, s4
 800ad88:	ee77 7ac3 	vsub.f32	s15, s15, s6
 800ad8c:	ee27 6a26 	vmul.f32	s12, s14, s13
 800ad90:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800ad94:	ee27 7a25 	vmul.f32	s14, s14, s11
 800ad98:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800ad9c:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800ada0:	ee76 7a27 	vadd.f32	s15, s12, s15
 800ada4:	ed87 7a01 	vstr	s14, [r7, #4]
 800ada8:	edc7 7a00 	vstr	s15, [r7]
 800adac:	e9dd 500a 	ldrd	r5, r0, [sp, #40]	; 0x28
 800adb0:	4621      	mov	r1, r4
 800adb2:	686a      	ldr	r2, [r5, #4]
 800adb4:	2304      	movs	r3, #4
 800adb6:	f000 f8f3 	bl	800afa0 <arm_radix8_butterfly_f32>
 800adba:	4630      	mov	r0, r6
 800adbc:	4621      	mov	r1, r4
 800adbe:	686a      	ldr	r2, [r5, #4]
 800adc0:	2304      	movs	r3, #4
 800adc2:	f000 f8ed 	bl	800afa0 <arm_radix8_butterfly_f32>
 800adc6:	9808      	ldr	r0, [sp, #32]
 800adc8:	686a      	ldr	r2, [r5, #4]
 800adca:	4621      	mov	r1, r4
 800adcc:	2304      	movs	r3, #4
 800adce:	f000 f8e7 	bl	800afa0 <arm_radix8_butterfly_f32>
 800add2:	686a      	ldr	r2, [r5, #4]
 800add4:	9801      	ldr	r0, [sp, #4]
 800add6:	4621      	mov	r1, r4
 800add8:	2304      	movs	r3, #4
 800adda:	b00d      	add	sp, #52	; 0x34
 800addc:	ecbd 8b0a 	vpop	{d8-d12}
 800ade0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ade4:	f000 b8dc 	b.w	800afa0 <arm_radix8_butterfly_f32>

0800ade8 <arm_cfft_f32>:
 800ade8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800adec:	2a01      	cmp	r2, #1
 800adee:	4606      	mov	r6, r0
 800adf0:	4617      	mov	r7, r2
 800adf2:	460c      	mov	r4, r1
 800adf4:	4698      	mov	r8, r3
 800adf6:	8805      	ldrh	r5, [r0, #0]
 800adf8:	d056      	beq.n	800aea8 <arm_cfft_f32+0xc0>
 800adfa:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800adfe:	d063      	beq.n	800aec8 <arm_cfft_f32+0xe0>
 800ae00:	d916      	bls.n	800ae30 <arm_cfft_f32+0x48>
 800ae02:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 800ae06:	d01a      	beq.n	800ae3e <arm_cfft_f32+0x56>
 800ae08:	d947      	bls.n	800ae9a <arm_cfft_f32+0xb2>
 800ae0a:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 800ae0e:	d05b      	beq.n	800aec8 <arm_cfft_f32+0xe0>
 800ae10:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 800ae14:	d105      	bne.n	800ae22 <arm_cfft_f32+0x3a>
 800ae16:	2301      	movs	r3, #1
 800ae18:	6872      	ldr	r2, [r6, #4]
 800ae1a:	4629      	mov	r1, r5
 800ae1c:	4620      	mov	r0, r4
 800ae1e:	f000 f8bf 	bl	800afa0 <arm_radix8_butterfly_f32>
 800ae22:	f1b8 0f00 	cmp.w	r8, #0
 800ae26:	d111      	bne.n	800ae4c <arm_cfft_f32+0x64>
 800ae28:	2f01      	cmp	r7, #1
 800ae2a:	d016      	beq.n	800ae5a <arm_cfft_f32+0x72>
 800ae2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ae30:	2d20      	cmp	r5, #32
 800ae32:	d049      	beq.n	800aec8 <arm_cfft_f32+0xe0>
 800ae34:	d935      	bls.n	800aea2 <arm_cfft_f32+0xba>
 800ae36:	2d40      	cmp	r5, #64	; 0x40
 800ae38:	d0ed      	beq.n	800ae16 <arm_cfft_f32+0x2e>
 800ae3a:	2d80      	cmp	r5, #128	; 0x80
 800ae3c:	d1f1      	bne.n	800ae22 <arm_cfft_f32+0x3a>
 800ae3e:	4621      	mov	r1, r4
 800ae40:	4630      	mov	r0, r6
 800ae42:	f7ff fcab 	bl	800a79c <arm_cfft_radix8by2_f32>
 800ae46:	f1b8 0f00 	cmp.w	r8, #0
 800ae4a:	d0ed      	beq.n	800ae28 <arm_cfft_f32+0x40>
 800ae4c:	68b2      	ldr	r2, [r6, #8]
 800ae4e:	89b1      	ldrh	r1, [r6, #12]
 800ae50:	4620      	mov	r0, r4
 800ae52:	f000 f841 	bl	800aed8 <arm_bitreversal_32>
 800ae56:	2f01      	cmp	r7, #1
 800ae58:	d1e8      	bne.n	800ae2c <arm_cfft_f32+0x44>
 800ae5a:	ee07 5a90 	vmov	s15, r5
 800ae5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ae62:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ae66:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800ae6a:	2d00      	cmp	r5, #0
 800ae6c:	d0de      	beq.n	800ae2c <arm_cfft_f32+0x44>
 800ae6e:	f104 0108 	add.w	r1, r4, #8
 800ae72:	2300      	movs	r3, #0
 800ae74:	3301      	adds	r3, #1
 800ae76:	429d      	cmp	r5, r3
 800ae78:	f101 0108 	add.w	r1, r1, #8
 800ae7c:	ed11 7a04 	vldr	s14, [r1, #-16]
 800ae80:	ed51 7a03 	vldr	s15, [r1, #-12]
 800ae84:	ee27 7a26 	vmul.f32	s14, s14, s13
 800ae88:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800ae8c:	ed01 7a04 	vstr	s14, [r1, #-16]
 800ae90:	ed41 7a03 	vstr	s15, [r1, #-12]
 800ae94:	d1ee      	bne.n	800ae74 <arm_cfft_f32+0x8c>
 800ae96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ae9a:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 800ae9e:	d0ba      	beq.n	800ae16 <arm_cfft_f32+0x2e>
 800aea0:	e7bf      	b.n	800ae22 <arm_cfft_f32+0x3a>
 800aea2:	2d10      	cmp	r5, #16
 800aea4:	d0cb      	beq.n	800ae3e <arm_cfft_f32+0x56>
 800aea6:	e7bc      	b.n	800ae22 <arm_cfft_f32+0x3a>
 800aea8:	b19d      	cbz	r5, 800aed2 <arm_cfft_f32+0xea>
 800aeaa:	f101 030c 	add.w	r3, r1, #12
 800aeae:	2200      	movs	r2, #0
 800aeb0:	ed53 7a02 	vldr	s15, [r3, #-8]
 800aeb4:	3201      	adds	r2, #1
 800aeb6:	eef1 7a67 	vneg.f32	s15, s15
 800aeba:	4295      	cmp	r5, r2
 800aebc:	ed43 7a02 	vstr	s15, [r3, #-8]
 800aec0:	f103 0308 	add.w	r3, r3, #8
 800aec4:	d1f4      	bne.n	800aeb0 <arm_cfft_f32+0xc8>
 800aec6:	e798      	b.n	800adfa <arm_cfft_f32+0x12>
 800aec8:	4621      	mov	r1, r4
 800aeca:	4630      	mov	r0, r6
 800aecc:	f7ff fd36 	bl	800a93c <arm_cfft_radix8by4_f32>
 800aed0:	e7a7      	b.n	800ae22 <arm_cfft_f32+0x3a>
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	d0aa      	beq.n	800ae2c <arm_cfft_f32+0x44>
 800aed6:	e7b9      	b.n	800ae4c <arm_cfft_f32+0x64>

0800aed8 <arm_bitreversal_32>:
 800aed8:	b1e9      	cbz	r1, 800af16 <arm_bitreversal_32+0x3e>
 800aeda:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aedc:	2500      	movs	r5, #0
 800aede:	f102 0e02 	add.w	lr, r2, #2
 800aee2:	f83e 4015 	ldrh.w	r4, [lr, r5, lsl #1]
 800aee6:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 800aeea:	08a4      	lsrs	r4, r4, #2
 800aeec:	089b      	lsrs	r3, r3, #2
 800aeee:	f850 6024 	ldr.w	r6, [r0, r4, lsl #2]
 800aef2:	f850 c023 	ldr.w	ip, [r0, r3, lsl #2]
 800aef6:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 800aefa:	00a6      	lsls	r6, r4, #2
 800aefc:	009b      	lsls	r3, r3, #2
 800aefe:	f840 c024 	str.w	ip, [r0, r4, lsl #2]
 800af02:	3304      	adds	r3, #4
 800af04:	1d34      	adds	r4, r6, #4
 800af06:	3502      	adds	r5, #2
 800af08:	58c6      	ldr	r6, [r0, r3]
 800af0a:	5907      	ldr	r7, [r0, r4]
 800af0c:	50c7      	str	r7, [r0, r3]
 800af0e:	428d      	cmp	r5, r1
 800af10:	5106      	str	r6, [r0, r4]
 800af12:	d3e6      	bcc.n	800aee2 <arm_bitreversal_32+0xa>
 800af14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800af16:	4770      	bx	lr

0800af18 <arm_abs_f32>:
 800af18:	b470      	push	{r4, r5, r6}
 800af1a:	0896      	lsrs	r6, r2, #2
 800af1c:	d025      	beq.n	800af6a <arm_abs_f32+0x52>
 800af1e:	f100 0410 	add.w	r4, r0, #16
 800af22:	f101 0310 	add.w	r3, r1, #16
 800af26:	4635      	mov	r5, r6
 800af28:	ed54 7a04 	vldr	s15, [r4, #-16]
 800af2c:	eef0 7ae7 	vabs.f32	s15, s15
 800af30:	ed43 7a04 	vstr	s15, [r3, #-16]
 800af34:	ed54 7a03 	vldr	s15, [r4, #-12]
 800af38:	eef0 7ae7 	vabs.f32	s15, s15
 800af3c:	ed43 7a03 	vstr	s15, [r3, #-12]
 800af40:	ed54 7a02 	vldr	s15, [r4, #-8]
 800af44:	eef0 7ae7 	vabs.f32	s15, s15
 800af48:	ed43 7a02 	vstr	s15, [r3, #-8]
 800af4c:	ed54 7a01 	vldr	s15, [r4, #-4]
 800af50:	3d01      	subs	r5, #1
 800af52:	eef0 7ae7 	vabs.f32	s15, s15
 800af56:	ed43 7a01 	vstr	s15, [r3, #-4]
 800af5a:	f104 0410 	add.w	r4, r4, #16
 800af5e:	f103 0310 	add.w	r3, r3, #16
 800af62:	d1e1      	bne.n	800af28 <arm_abs_f32+0x10>
 800af64:	0136      	lsls	r6, r6, #4
 800af66:	4430      	add	r0, r6
 800af68:	4431      	add	r1, r6
 800af6a:	f012 0203 	ands.w	r2, r2, #3
 800af6e:	d015      	beq.n	800af9c <arm_abs_f32+0x84>
 800af70:	edd0 7a00 	vldr	s15, [r0]
 800af74:	3a01      	subs	r2, #1
 800af76:	eef0 7ae7 	vabs.f32	s15, s15
 800af7a:	edc1 7a00 	vstr	s15, [r1]
 800af7e:	d00d      	beq.n	800af9c <arm_abs_f32+0x84>
 800af80:	edd0 7a01 	vldr	s15, [r0, #4]
 800af84:	2a01      	cmp	r2, #1
 800af86:	eef0 7ae7 	vabs.f32	s15, s15
 800af8a:	edc1 7a01 	vstr	s15, [r1, #4]
 800af8e:	d005      	beq.n	800af9c <arm_abs_f32+0x84>
 800af90:	edd0 7a02 	vldr	s15, [r0, #8]
 800af94:	eef0 7ae7 	vabs.f32	s15, s15
 800af98:	edc1 7a02 	vstr	s15, [r1, #8]
 800af9c:	bc70      	pop	{r4, r5, r6}
 800af9e:	4770      	bx	lr

0800afa0 <arm_radix8_butterfly_f32>:
 800afa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afa4:	ed2d 8b10 	vpush	{d8-d15}
 800afa8:	b095      	sub	sp, #84	; 0x54
 800afaa:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
 800afae:	4603      	mov	r3, r0
 800afb0:	3304      	adds	r3, #4
 800afb2:	ed9f bab9 	vldr	s22, [pc, #740]	; 800b298 <arm_radix8_butterfly_f32+0x2f8>
 800afb6:	9012      	str	r0, [sp, #72]	; 0x48
 800afb8:	468b      	mov	fp, r1
 800afba:	9313      	str	r3, [sp, #76]	; 0x4c
 800afbc:	4689      	mov	r9, r1
 800afbe:	ea4f 06db 	mov.w	r6, fp, lsr #3
 800afc2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800afc4:	960f      	str	r6, [sp, #60]	; 0x3c
 800afc6:	ea4f 1846 	mov.w	r8, r6, lsl #5
 800afca:	ea4f 0ec6 	mov.w	lr, r6, lsl #3
 800afce:	eb03 0508 	add.w	r5, r3, r8
 800afd2:	ea4f 0a86 	mov.w	sl, r6, lsl #2
 800afd6:	eb05 040e 	add.w	r4, r5, lr
 800afda:	0137      	lsls	r7, r6, #4
 800afdc:	eba6 030a 	sub.w	r3, r6, sl
 800afe0:	eb04 000e 	add.w	r0, r4, lr
 800afe4:	44b2      	add	sl, r6
 800afe6:	1d3a      	adds	r2, r7, #4
 800afe8:	9702      	str	r7, [sp, #8]
 800afea:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800afee:	ea4f 07ca 	mov.w	r7, sl, lsl #3
 800aff2:	ebae 0c06 	sub.w	ip, lr, r6
 800aff6:	9703      	str	r7, [sp, #12]
 800aff8:	eb03 0708 	add.w	r7, r3, r8
 800affc:	9701      	str	r7, [sp, #4]
 800affe:	ea4f 07cc 	mov.w	r7, ip, lsl #3
 800b002:	9706      	str	r7, [sp, #24]
 800b004:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800b006:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 800b00a:	f10e 0104 	add.w	r1, lr, #4
 800b00e:	4439      	add	r1, r7
 800b010:	443a      	add	r2, r7
 800b012:	0137      	lsls	r7, r6, #4
 800b014:	00f6      	lsls	r6, r6, #3
 800b016:	9704      	str	r7, [sp, #16]
 800b018:	9605      	str	r6, [sp, #20]
 800b01a:	9f01      	ldr	r7, [sp, #4]
 800b01c:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 800b01e:	ea4f 0acb 	mov.w	sl, fp, lsl #3
 800b022:	f04f 0c00 	mov.w	ip, #0
 800b026:	edd4 6a00 	vldr	s13, [r4]
 800b02a:	edd7 1a00 	vldr	s3, [r7]
 800b02e:	ed16 aa01 	vldr	s20, [r6, #-4]
 800b032:	edd5 5a00 	vldr	s11, [r5]
 800b036:	ed52 9a01 	vldr	s19, [r2, #-4]
 800b03a:	ed90 6a00 	vldr	s12, [r0]
 800b03e:	ed51 7a01 	vldr	s15, [r1, #-4]
 800b042:	ed93 3a00 	vldr	s6, [r3]
 800b046:	ee39 0a86 	vadd.f32	s0, s19, s12
 800b04a:	ee33 2a21 	vadd.f32	s4, s6, s3
 800b04e:	ee37 5aa6 	vadd.f32	s10, s15, s13
 800b052:	ee7a 4a25 	vadd.f32	s9, s20, s11
 800b056:	ee35 7a02 	vadd.f32	s14, s10, s4
 800b05a:	ee34 4a80 	vadd.f32	s8, s9, s0
 800b05e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800b062:	ee74 6a07 	vadd.f32	s13, s8, s14
 800b066:	ee34 4a47 	vsub.f32	s8, s8, s14
 800b06a:	ed46 6a01 	vstr	s13, [r6, #-4]
 800b06e:	ed85 4a00 	vstr	s8, [r5]
 800b072:	edd1 6a00 	vldr	s13, [r1]
 800b076:	ed94 9a01 	vldr	s18, [r4, #4]
 800b07a:	edd3 2a01 	vldr	s5, [r3, #4]
 800b07e:	edd7 8a01 	vldr	s17, [r7, #4]
 800b082:	edd6 0a00 	vldr	s1, [r6]
 800b086:	edd5 3a01 	vldr	s7, [r5, #4]
 800b08a:	ed90 8a01 	vldr	s16, [r0, #4]
 800b08e:	ed92 7a00 	vldr	s14, [r2]
 800b092:	ee33 3a61 	vsub.f32	s6, s6, s3
 800b096:	ee36 4ac9 	vsub.f32	s8, s13, s18
 800b09a:	ee72 aae8 	vsub.f32	s21, s5, s17
 800b09e:	ee77 1ac3 	vsub.f32	s3, s15, s6
 800b0a2:	ee34 1a2a 	vadd.f32	s2, s8, s21
 800b0a6:	ee77 7a83 	vadd.f32	s15, s15, s6
 800b0aa:	ee34 4a6a 	vsub.f32	s8, s8, s21
 800b0ae:	ee30 3aa3 	vadd.f32	s6, s1, s7
 800b0b2:	ee39 6ac6 	vsub.f32	s12, s19, s12
 800b0b6:	ee70 3ae3 	vsub.f32	s7, s1, s7
 800b0ba:	ee72 2aa8 	vadd.f32	s5, s5, s17
 800b0be:	ee77 0a08 	vadd.f32	s1, s14, s16
 800b0c2:	ee21 1a0b 	vmul.f32	s2, s2, s22
 800b0c6:	ee37 7a48 	vsub.f32	s14, s14, s16
 800b0ca:	ee61 1a8b 	vmul.f32	s3, s3, s22
 800b0ce:	ee7a 5a65 	vsub.f32	s11, s20, s11
 800b0d2:	ee76 6a89 	vadd.f32	s13, s13, s18
 800b0d6:	ee24 4a0b 	vmul.f32	s8, s8, s22
 800b0da:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800b0de:	ee74 4ac0 	vsub.f32	s9, s9, s0
 800b0e2:	ee35 5a42 	vsub.f32	s10, s10, s4
 800b0e6:	ee36 0aa2 	vadd.f32	s0, s13, s5
 800b0ea:	ee33 2a20 	vadd.f32	s4, s6, s1
 800b0ee:	ee76 6ae2 	vsub.f32	s13, s13, s5
 800b0f2:	ee33 3a60 	vsub.f32	s6, s6, s1
 800b0f6:	ee75 2aa1 	vadd.f32	s5, s11, s3
 800b0fa:	ee77 0a01 	vadd.f32	s1, s14, s2
 800b0fe:	ee75 5ae1 	vsub.f32	s11, s11, s3
 800b102:	ee37 7a41 	vsub.f32	s14, s14, s2
 800b106:	ee73 1a84 	vadd.f32	s3, s7, s8
 800b10a:	ee33 4ac4 	vsub.f32	s8, s7, s8
 800b10e:	ee76 3a27 	vadd.f32	s7, s12, s15
 800b112:	ee76 7a67 	vsub.f32	s15, s12, s15
 800b116:	ee32 8a00 	vadd.f32	s16, s4, s0
 800b11a:	ee33 1a45 	vsub.f32	s2, s6, s10
 800b11e:	ee32 2a40 	vsub.f32	s4, s4, s0
 800b122:	ee35 5a03 	vadd.f32	s10, s10, s6
 800b126:	ee34 0aa6 	vadd.f32	s0, s9, s13
 800b12a:	ee32 3aa0 	vadd.f32	s6, s5, s1
 800b12e:	ee74 6ae6 	vsub.f32	s13, s9, s13
 800b132:	ee34 6a67 	vsub.f32	s12, s8, s15
 800b136:	ee75 4a87 	vadd.f32	s9, s11, s14
 800b13a:	ee72 2ae0 	vsub.f32	s5, s5, s1
 800b13e:	ee35 7ac7 	vsub.f32	s14, s11, s14
 800b142:	ee77 7a84 	vadd.f32	s15, s15, s8
 800b146:	ee71 5ae3 	vsub.f32	s11, s3, s7
 800b14a:	44dc      	add	ip, fp
 800b14c:	ee73 3aa1 	vadd.f32	s7, s7, s3
 800b150:	45e1      	cmp	r9, ip
 800b152:	ed86 8a00 	vstr	s16, [r6]
 800b156:	ed85 2a01 	vstr	s4, [r5, #4]
 800b15a:	4456      	add	r6, sl
 800b15c:	ed02 0a01 	vstr	s0, [r2, #-4]
 800b160:	4455      	add	r5, sl
 800b162:	edc0 6a00 	vstr	s13, [r0]
 800b166:	ed82 1a00 	vstr	s2, [r2]
 800b16a:	ed80 5a01 	vstr	s10, [r0, #4]
 800b16e:	4452      	add	r2, sl
 800b170:	ed01 3a01 	vstr	s6, [r1, #-4]
 800b174:	4450      	add	r0, sl
 800b176:	edc7 2a00 	vstr	s5, [r7]
 800b17a:	edc4 4a00 	vstr	s9, [r4]
 800b17e:	ed83 7a00 	vstr	s14, [r3]
 800b182:	edc1 5a00 	vstr	s11, [r1]
 800b186:	edc7 3a01 	vstr	s7, [r7, #4]
 800b18a:	4451      	add	r1, sl
 800b18c:	ed84 6a01 	vstr	s12, [r4, #4]
 800b190:	4457      	add	r7, sl
 800b192:	edc3 7a01 	vstr	s15, [r3, #4]
 800b196:	4454      	add	r4, sl
 800b198:	4453      	add	r3, sl
 800b19a:	f63f af44 	bhi.w	800b026 <arm_radix8_butterfly_f32+0x86>
 800b19e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b1a0:	2b07      	cmp	r3, #7
 800b1a2:	f240 81b7 	bls.w	800b514 <arm_radix8_butterfly_f32+0x574>
 800b1a6:	9b06      	ldr	r3, [sp, #24]
 800b1a8:	9903      	ldr	r1, [sp, #12]
 800b1aa:	9812      	ldr	r0, [sp, #72]	; 0x48
 800b1ac:	9e05      	ldr	r6, [sp, #20]
 800b1ae:	9a04      	ldr	r2, [sp, #16]
 800b1b0:	f103 0c08 	add.w	ip, r3, #8
 800b1b4:	9b02      	ldr	r3, [sp, #8]
 800b1b6:	3108      	adds	r1, #8
 800b1b8:	f108 0808 	add.w	r8, r8, #8
 800b1bc:	1841      	adds	r1, r0, r1
 800b1be:	3608      	adds	r6, #8
 800b1c0:	330c      	adds	r3, #12
 800b1c2:	4604      	mov	r4, r0
 800b1c4:	4444      	add	r4, r8
 800b1c6:	18c3      	adds	r3, r0, r3
 800b1c8:	9109      	str	r1, [sp, #36]	; 0x24
 800b1ca:	1981      	adds	r1, r0, r6
 800b1cc:	f10e 0e08 	add.w	lr, lr, #8
 800b1d0:	3208      	adds	r2, #8
 800b1d2:	940b      	str	r4, [sp, #44]	; 0x2c
 800b1d4:	9107      	str	r1, [sp, #28]
 800b1d6:	4604      	mov	r4, r0
 800b1d8:	4601      	mov	r1, r0
 800b1da:	9304      	str	r3, [sp, #16]
 800b1dc:	f100 030c 	add.w	r3, r0, #12
 800b1e0:	4474      	add	r4, lr
 800b1e2:	f04f 0801 	mov.w	r8, #1
 800b1e6:	1882      	adds	r2, r0, r2
 800b1e8:	4461      	add	r1, ip
 800b1ea:	9305      	str	r3, [sp, #20]
 800b1ec:	464b      	mov	r3, r9
 800b1ee:	940a      	str	r4, [sp, #40]	; 0x28
 800b1f0:	46c1      	mov	r9, r8
 800b1f2:	9208      	str	r2, [sp, #32]
 800b1f4:	46d8      	mov	r8, fp
 800b1f6:	9106      	str	r1, [sp, #24]
 800b1f8:	f04f 0e00 	mov.w	lr, #0
 800b1fc:	469b      	mov	fp, r3
 800b1fe:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b200:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b202:	449e      	add	lr, r3
 800b204:	ea4f 03ce 	mov.w	r3, lr, lsl #3
 800b208:	441a      	add	r2, r3
 800b20a:	920e      	str	r2, [sp, #56]	; 0x38
 800b20c:	441a      	add	r2, r3
 800b20e:	18d4      	adds	r4, r2, r3
 800b210:	18e5      	adds	r5, r4, r3
 800b212:	18ee      	adds	r6, r5, r3
 800b214:	18f7      	adds	r7, r6, r3
 800b216:	eb07 0c03 	add.w	ip, r7, r3
 800b21a:	920d      	str	r2, [sp, #52]	; 0x34
 800b21c:	ebae 028e 	sub.w	r2, lr, lr, lsl #2
 800b220:	eb0c 1102 	add.w	r1, ip, r2, lsl #4
 800b224:	910c      	str	r1, [sp, #48]	; 0x30
 800b226:	4419      	add	r1, r3
 800b228:	9103      	str	r1, [sp, #12]
 800b22a:	4419      	add	r1, r3
 800b22c:	18ca      	adds	r2, r1, r3
 800b22e:	9202      	str	r2, [sp, #8]
 800b230:	441a      	add	r2, r3
 800b232:	18d0      	adds	r0, r2, r3
 800b234:	ed92 ea01 	vldr	s28, [r2, #4]
 800b238:	9a02      	ldr	r2, [sp, #8]
 800b23a:	edd4 7a00 	vldr	s15, [r4]
 800b23e:	edd2 da01 	vldr	s27, [r2, #4]
 800b242:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b244:	ed91 da01 	vldr	s26, [r1, #4]
 800b248:	ed92 ca01 	vldr	s24, [r2, #4]
 800b24c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b24e:	9903      	ldr	r1, [sp, #12]
 800b250:	edcd 7a03 	vstr	s15, [sp, #12]
 800b254:	edd2 7a00 	vldr	s15, [r2]
 800b258:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b25a:	edcd 7a02 	vstr	s15, [sp, #8]
 800b25e:	edd2 7a00 	vldr	s15, [r2]
 800b262:	edd0 ea01 	vldr	s29, [r0, #4]
 800b266:	edd1 ca01 	vldr	s25, [r1, #4]
 800b26a:	eddc ba00 	vldr	s23, [ip]
 800b26e:	edd7 aa00 	vldr	s21, [r7]
 800b272:	ed96 aa00 	vldr	s20, [r6]
 800b276:	edd5 9a00 	vldr	s19, [r5]
 800b27a:	edcd 7a01 	vstr	s15, [sp, #4]
 800b27e:	4403      	add	r3, r0
 800b280:	ed93 fa01 	vldr	s30, [r3, #4]
 800b284:	e9dd 7604 	ldrd	r7, r6, [sp, #16]
 800b288:	e9dd 5406 	ldrd	r5, r4, [sp, #24]
 800b28c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b290:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b294:	46cc      	mov	ip, r9
 800b296:	e001      	b.n	800b29c <arm_radix8_butterfly_f32+0x2fc>
 800b298:	3f3504f3 	.word	0x3f3504f3
 800b29c:	ed91 6a00 	vldr	s12, [r1]
 800b2a0:	ed93 5a00 	vldr	s10, [r3]
 800b2a4:	edd0 fa00 	vldr	s31, [r0]
 800b2a8:	edd4 7a00 	vldr	s15, [r4]
 800b2ac:	ed95 7a00 	vldr	s14, [r5]
 800b2b0:	ed56 3a01 	vldr	s7, [r6, #-4]
 800b2b4:	ed17 3a01 	vldr	s6, [r7, #-4]
 800b2b8:	ed92 2a00 	vldr	s4, [r2]
 800b2bc:	ed96 0a00 	vldr	s0, [r6]
 800b2c0:	ee33 8a85 	vadd.f32	s16, s7, s10
 800b2c4:	ee32 1a06 	vadd.f32	s2, s4, s12
 800b2c8:	ee33 4a2f 	vadd.f32	s8, s6, s31
 800b2cc:	ee77 4a87 	vadd.f32	s9, s15, s14
 800b2d0:	ee78 1a04 	vadd.f32	s3, s16, s8
 800b2d4:	ee71 6a24 	vadd.f32	s13, s2, s9
 800b2d8:	ee32 2a46 	vsub.f32	s4, s4, s12
 800b2dc:	ee31 6aa6 	vadd.f32	s12, s3, s13
 800b2e0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b2e4:	ed06 6a01 	vstr	s12, [r6, #-4]
 800b2e8:	edd4 8a01 	vldr	s17, [r4, #4]
 800b2ec:	ed92 9a01 	vldr	s18, [r2, #4]
 800b2f0:	edd7 0a00 	vldr	s1, [r7]
 800b2f4:	edd1 2a01 	vldr	s5, [r1, #4]
 800b2f8:	ed95 7a01 	vldr	s14, [r5, #4]
 800b2fc:	ed93 6a01 	vldr	s12, [r3, #4]
 800b300:	edd0 5a01 	vldr	s11, [r0, #4]
 800b304:	ee73 3ac5 	vsub.f32	s7, s7, s10
 800b308:	ee33 3a6f 	vsub.f32	s6, s6, s31
 800b30c:	ee39 5a62 	vsub.f32	s10, s18, s5
 800b310:	ee78 fac7 	vsub.f32	s31, s17, s14
 800b314:	ee38 4a44 	vsub.f32	s8, s16, s8
 800b318:	ee38 7a87 	vadd.f32	s14, s17, s14
 800b31c:	ee30 8aa5 	vadd.f32	s16, s1, s11
 800b320:	ee79 2a22 	vadd.f32	s5, s18, s5
 800b324:	ee32 9a27 	vadd.f32	s18, s4, s15
 800b328:	ee72 7a67 	vsub.f32	s15, s4, s15
 800b32c:	ee30 2a06 	vadd.f32	s4, s0, s12
 800b330:	ee75 8a6f 	vsub.f32	s17, s10, s31
 800b334:	ee71 4a64 	vsub.f32	s9, s2, s9
 800b338:	ee35 5a2f 	vadd.f32	s10, s10, s31
 800b33c:	ee32 1a08 	vadd.f32	s2, s4, s16
 800b340:	ee72 fa87 	vadd.f32	s31, s5, s14
 800b344:	ee32 2a48 	vsub.f32	s4, s4, s16
 800b348:	ee68 8a8b 	vmul.f32	s17, s17, s22
 800b34c:	ee25 5a0b 	vmul.f32	s10, s10, s22
 800b350:	ee70 5ae5 	vsub.f32	s11, s1, s11
 800b354:	ee72 2ac7 	vsub.f32	s5, s5, s14
 800b358:	ee71 6ae6 	vsub.f32	s13, s3, s13
 800b35c:	ee29 9a0b 	vmul.f32	s18, s18, s22
 800b360:	ee71 1a6f 	vsub.f32	s3, s2, s31
 800b364:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800b368:	ee30 6a46 	vsub.f32	s12, s0, s12
 800b36c:	ee74 0a22 	vadd.f32	s1, s8, s5
 800b370:	ee36 0a28 	vadd.f32	s0, s12, s17
 800b374:	ee74 2a62 	vsub.f32	s5, s8, s5
 800b378:	ee36 6a68 	vsub.f32	s12, s12, s17
 800b37c:	ee32 4a64 	vsub.f32	s8, s4, s9
 800b380:	ee73 8a09 	vadd.f32	s17, s6, s18
 800b384:	ee74 4a82 	vadd.f32	s9, s9, s4
 800b388:	ee33 9a49 	vsub.f32	s18, s6, s18
 800b38c:	ee2d 2aa1 	vmul.f32	s4, s27, s3
 800b390:	ee35 3a85 	vadd.f32	s6, s11, s10
 800b394:	ee75 5ac5 	vsub.f32	s11, s11, s10
 800b398:	ee33 5aa7 	vadd.f32	s10, s7, s15
 800b39c:	ee73 7ae7 	vsub.f32	s15, s7, s15
 800b3a0:	ee69 3aa6 	vmul.f32	s7, s19, s13
 800b3a4:	ee30 7a68 	vsub.f32	s14, s0, s17
 800b3a8:	ee35 8a03 	vadd.f32	s16, s10, s6
 800b3ac:	ee38 0a80 	vadd.f32	s0, s17, s0
 800b3b0:	ee73 3a82 	vadd.f32	s7, s7, s4
 800b3b4:	ee69 8aa1 	vmul.f32	s17, s19, s3
 800b3b8:	ed9d 2a01 	vldr	s4, [sp, #4]
 800b3bc:	eddd 1a02 	vldr	s3, [sp, #8]
 800b3c0:	ee35 5a43 	vsub.f32	s10, s10, s6
 800b3c4:	ee71 fa2f 	vadd.f32	s31, s2, s31
 800b3c8:	ee37 3aa5 	vadd.f32	s6, s15, s11
 800b3cc:	ee21 1aa0 	vmul.f32	s2, s3, s1
 800b3d0:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800b3d4:	ee6d 6aa6 	vmul.f32	s13, s27, s13
 800b3d8:	ee76 5a49 	vsub.f32	s11, s12, s18
 800b3dc:	ee6c 0aa0 	vmul.f32	s1, s25, s1
 800b3e0:	ee39 6a06 	vadd.f32	s12, s18, s12
 800b3e4:	ee2c 9a84 	vmul.f32	s18, s25, s8
 800b3e8:	ee21 4a84 	vmul.f32	s8, s3, s8
 800b3ec:	ee6c 1a07 	vmul.f32	s3, s24, s14
 800b3f0:	ee22 7a07 	vmul.f32	s14, s4, s14
 800b3f4:	ee22 2a08 	vmul.f32	s4, s4, s16
 800b3f8:	ee2c 8a08 	vmul.f32	s16, s24, s16
 800b3fc:	ee78 6ae6 	vsub.f32	s13, s17, s13
 800b400:	ee31 1a09 	vadd.f32	s2, s2, s18
 800b404:	ee6a 8aa2 	vmul.f32	s17, s21, s5
 800b408:	ee2e 9aa4 	vmul.f32	s18, s29, s9
 800b40c:	ee74 0a60 	vsub.f32	s1, s8, s1
 800b410:	ee37 7a48 	vsub.f32	s14, s14, s16
 800b414:	ee2f 4a00 	vmul.f32	s8, s30, s0
 800b418:	ee2b 8a85 	vmul.f32	s16, s23, s10
 800b41c:	ee72 1a21 	vadd.f32	s3, s4, s3
 800b420:	ee6a 4aa4 	vmul.f32	s9, s21, s9
 800b424:	ee38 2a89 	vadd.f32	s4, s17, s18
 800b428:	ee2f 5a05 	vmul.f32	s10, s30, s10
 800b42c:	ee38 8a04 	vadd.f32	s16, s16, s8
 800b430:	ee2e 9a25 	vmul.f32	s18, s28, s11
 800b434:	ee2a 4a25 	vmul.f32	s8, s20, s11
 800b438:	ee6e 2aa2 	vmul.f32	s5, s29, s5
 800b43c:	eddd 5a03 	vldr	s11, [sp, #12]
 800b440:	edc6 fa00 	vstr	s31, [r6]
 800b444:	ee2b 0a80 	vmul.f32	s0, s23, s0
 800b448:	ee74 2ae2 	vsub.f32	s5, s9, s5
 800b44c:	ee30 0a45 	vsub.f32	s0, s0, s10
 800b450:	ee6a 4a03 	vmul.f32	s9, s20, s6
 800b454:	ee65 8aa7 	vmul.f32	s17, s11, s15
 800b458:	ee2d 5a06 	vmul.f32	s10, s26, s12
 800b45c:	ee2e 3a03 	vmul.f32	s6, s28, s6
 800b460:	ee6d 7a27 	vmul.f32	s15, s26, s15
 800b464:	ee25 6a86 	vmul.f32	s12, s11, s12
 800b468:	ee74 4a89 	vadd.f32	s9, s9, s18
 800b46c:	ee34 3a43 	vsub.f32	s6, s8, s6
 800b470:	ee78 8a85 	vadd.f32	s17, s17, s10
 800b474:	ee36 6a67 	vsub.f32	s12, s12, s15
 800b478:	44c4      	add	ip, r8
 800b47a:	45e3      	cmp	fp, ip
 800b47c:	edc3 3a00 	vstr	s7, [r3]
 800b480:	edc3 6a01 	vstr	s13, [r3, #4]
 800b484:	4456      	add	r6, sl
 800b486:	ed07 1a01 	vstr	s2, [r7, #-4]
 800b48a:	edc7 0a00 	vstr	s1, [r7]
 800b48e:	4453      	add	r3, sl
 800b490:	ed80 2a00 	vstr	s4, [r0]
 800b494:	edc0 2a01 	vstr	s5, [r0, #4]
 800b498:	4457      	add	r7, sl
 800b49a:	edc2 1a00 	vstr	s3, [r2]
 800b49e:	ed82 7a01 	vstr	s14, [r2, #4]
 800b4a2:	4450      	add	r0, sl
 800b4a4:	ed85 8a00 	vstr	s16, [r5]
 800b4a8:	ed85 0a01 	vstr	s0, [r5, #4]
 800b4ac:	4452      	add	r2, sl
 800b4ae:	edc1 4a00 	vstr	s9, [r1]
 800b4b2:	4455      	add	r5, sl
 800b4b4:	ed81 3a01 	vstr	s6, [r1, #4]
 800b4b8:	edc4 8a00 	vstr	s17, [r4]
 800b4bc:	ed84 6a01 	vstr	s12, [r4, #4]
 800b4c0:	4451      	add	r1, sl
 800b4c2:	4454      	add	r4, sl
 800b4c4:	f63f aeea 	bhi.w	800b29c <arm_radix8_butterfly_f32+0x2fc>
 800b4c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b4ca:	3308      	adds	r3, #8
 800b4cc:	930b      	str	r3, [sp, #44]	; 0x2c
 800b4ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b4d0:	3308      	adds	r3, #8
 800b4d2:	930a      	str	r3, [sp, #40]	; 0x28
 800b4d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b4d6:	3308      	adds	r3, #8
 800b4d8:	9309      	str	r3, [sp, #36]	; 0x24
 800b4da:	9b08      	ldr	r3, [sp, #32]
 800b4dc:	3308      	adds	r3, #8
 800b4de:	9308      	str	r3, [sp, #32]
 800b4e0:	9b07      	ldr	r3, [sp, #28]
 800b4e2:	3308      	adds	r3, #8
 800b4e4:	9307      	str	r3, [sp, #28]
 800b4e6:	9b06      	ldr	r3, [sp, #24]
 800b4e8:	3308      	adds	r3, #8
 800b4ea:	9306      	str	r3, [sp, #24]
 800b4ec:	9b05      	ldr	r3, [sp, #20]
 800b4ee:	3308      	adds	r3, #8
 800b4f0:	9305      	str	r3, [sp, #20]
 800b4f2:	9b04      	ldr	r3, [sp, #16]
 800b4f4:	3308      	adds	r3, #8
 800b4f6:	9304      	str	r3, [sp, #16]
 800b4f8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b4fa:	f109 0901 	add.w	r9, r9, #1
 800b4fe:	454b      	cmp	r3, r9
 800b500:	f47f ae7d 	bne.w	800b1fe <arm_radix8_butterfly_f32+0x25e>
 800b504:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b506:	00db      	lsls	r3, r3, #3
 800b508:	b29b      	uxth	r3, r3
 800b50a:	46d9      	mov	r9, fp
 800b50c:	9310      	str	r3, [sp, #64]	; 0x40
 800b50e:	f8dd b03c 	ldr.w	fp, [sp, #60]	; 0x3c
 800b512:	e554      	b.n	800afbe <arm_radix8_butterfly_f32+0x1e>
 800b514:	b015      	add	sp, #84	; 0x54
 800b516:	ecbd 8b10 	vpop	{d8-d15}
 800b51a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b51e:	bf00      	nop

0800b520 <memset>:
 800b520:	4402      	add	r2, r0
 800b522:	4603      	mov	r3, r0
 800b524:	4293      	cmp	r3, r2
 800b526:	d100      	bne.n	800b52a <memset+0xa>
 800b528:	4770      	bx	lr
 800b52a:	f803 1b01 	strb.w	r1, [r3], #1
 800b52e:	e7f9      	b.n	800b524 <memset+0x4>

0800b530 <__errno>:
 800b530:	4b01      	ldr	r3, [pc, #4]	; (800b538 <__errno+0x8>)
 800b532:	6818      	ldr	r0, [r3, #0]
 800b534:	4770      	bx	lr
 800b536:	bf00      	nop
 800b538:	20000058 	.word	0x20000058

0800b53c <__libc_init_array>:
 800b53c:	b570      	push	{r4, r5, r6, lr}
 800b53e:	4d0d      	ldr	r5, [pc, #52]	; (800b574 <__libc_init_array+0x38>)
 800b540:	4c0d      	ldr	r4, [pc, #52]	; (800b578 <__libc_init_array+0x3c>)
 800b542:	1b64      	subs	r4, r4, r5
 800b544:	10a4      	asrs	r4, r4, #2
 800b546:	2600      	movs	r6, #0
 800b548:	42a6      	cmp	r6, r4
 800b54a:	d109      	bne.n	800b560 <__libc_init_array+0x24>
 800b54c:	4d0b      	ldr	r5, [pc, #44]	; (800b57c <__libc_init_array+0x40>)
 800b54e:	4c0c      	ldr	r4, [pc, #48]	; (800b580 <__libc_init_array+0x44>)
 800b550:	f000 fdf2 	bl	800c138 <_init>
 800b554:	1b64      	subs	r4, r4, r5
 800b556:	10a4      	asrs	r4, r4, #2
 800b558:	2600      	movs	r6, #0
 800b55a:	42a6      	cmp	r6, r4
 800b55c:	d105      	bne.n	800b56a <__libc_init_array+0x2e>
 800b55e:	bd70      	pop	{r4, r5, r6, pc}
 800b560:	f855 3b04 	ldr.w	r3, [r5], #4
 800b564:	4798      	blx	r3
 800b566:	3601      	adds	r6, #1
 800b568:	e7ee      	b.n	800b548 <__libc_init_array+0xc>
 800b56a:	f855 3b04 	ldr.w	r3, [r5], #4
 800b56e:	4798      	blx	r3
 800b570:	3601      	adds	r6, #1
 800b572:	e7f2      	b.n	800b55a <__libc_init_array+0x1e>
 800b574:	0801f5d4 	.word	0x0801f5d4
 800b578:	0801f5d4 	.word	0x0801f5d4
 800b57c:	0801f5d4 	.word	0x0801f5d4
 800b580:	0801f5d8 	.word	0x0801f5d8

0800b584 <sqrtf>:
 800b584:	b508      	push	{r3, lr}
 800b586:	ed2d 8b02 	vpush	{d8}
 800b58a:	eeb0 8a40 	vmov.f32	s16, s0
 800b58e:	f000 f85b 	bl	800b648 <__ieee754_sqrtf>
 800b592:	eeb4 8a48 	vcmp.f32	s16, s16
 800b596:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b59a:	d60c      	bvs.n	800b5b6 <sqrtf+0x32>
 800b59c:	eddf 8a07 	vldr	s17, [pc, #28]	; 800b5bc <sqrtf+0x38>
 800b5a0:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800b5a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b5a8:	d505      	bpl.n	800b5b6 <sqrtf+0x32>
 800b5aa:	f7ff ffc1 	bl	800b530 <__errno>
 800b5ae:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800b5b2:	2321      	movs	r3, #33	; 0x21
 800b5b4:	6003      	str	r3, [r0, #0]
 800b5b6:	ecbd 8b02 	vpop	{d8}
 800b5ba:	bd08      	pop	{r3, pc}
 800b5bc:	00000000 	.word	0x00000000

0800b5c0 <cosf>:
 800b5c0:	ee10 3a10 	vmov	r3, s0
 800b5c4:	b507      	push	{r0, r1, r2, lr}
 800b5c6:	4a1e      	ldr	r2, [pc, #120]	; (800b640 <cosf+0x80>)
 800b5c8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b5cc:	4293      	cmp	r3, r2
 800b5ce:	dc06      	bgt.n	800b5de <cosf+0x1e>
 800b5d0:	eddf 0a1c 	vldr	s1, [pc, #112]	; 800b644 <cosf+0x84>
 800b5d4:	b003      	add	sp, #12
 800b5d6:	f85d eb04 	ldr.w	lr, [sp], #4
 800b5da:	f000 b8b9 	b.w	800b750 <__kernel_cosf>
 800b5de:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800b5e2:	db04      	blt.n	800b5ee <cosf+0x2e>
 800b5e4:	ee30 0a40 	vsub.f32	s0, s0, s0
 800b5e8:	b003      	add	sp, #12
 800b5ea:	f85d fb04 	ldr.w	pc, [sp], #4
 800b5ee:	4668      	mov	r0, sp
 800b5f0:	f000 f954 	bl	800b89c <__ieee754_rem_pio2f>
 800b5f4:	f000 0003 	and.w	r0, r0, #3
 800b5f8:	2801      	cmp	r0, #1
 800b5fa:	d009      	beq.n	800b610 <cosf+0x50>
 800b5fc:	2802      	cmp	r0, #2
 800b5fe:	d010      	beq.n	800b622 <cosf+0x62>
 800b600:	b9b0      	cbnz	r0, 800b630 <cosf+0x70>
 800b602:	eddd 0a01 	vldr	s1, [sp, #4]
 800b606:	ed9d 0a00 	vldr	s0, [sp]
 800b60a:	f000 f8a1 	bl	800b750 <__kernel_cosf>
 800b60e:	e7eb      	b.n	800b5e8 <cosf+0x28>
 800b610:	eddd 0a01 	vldr	s1, [sp, #4]
 800b614:	ed9d 0a00 	vldr	s0, [sp]
 800b618:	f000 f8f8 	bl	800b80c <__kernel_sinf>
 800b61c:	eeb1 0a40 	vneg.f32	s0, s0
 800b620:	e7e2      	b.n	800b5e8 <cosf+0x28>
 800b622:	eddd 0a01 	vldr	s1, [sp, #4]
 800b626:	ed9d 0a00 	vldr	s0, [sp]
 800b62a:	f000 f891 	bl	800b750 <__kernel_cosf>
 800b62e:	e7f5      	b.n	800b61c <cosf+0x5c>
 800b630:	eddd 0a01 	vldr	s1, [sp, #4]
 800b634:	ed9d 0a00 	vldr	s0, [sp]
 800b638:	2001      	movs	r0, #1
 800b63a:	f000 f8e7 	bl	800b80c <__kernel_sinf>
 800b63e:	e7d3      	b.n	800b5e8 <cosf+0x28>
 800b640:	3f490fd8 	.word	0x3f490fd8
 800b644:	00000000 	.word	0x00000000

0800b648 <__ieee754_sqrtf>:
 800b648:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800b64c:	4770      	bx	lr
	...

0800b650 <floor>:
 800b650:	ec51 0b10 	vmov	r0, r1, d0
 800b654:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800b658:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b65c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 800b660:	2e13      	cmp	r6, #19
 800b662:	ee10 5a10 	vmov	r5, s0
 800b666:	ee10 8a10 	vmov	r8, s0
 800b66a:	460c      	mov	r4, r1
 800b66c:	dc31      	bgt.n	800b6d2 <floor+0x82>
 800b66e:	2e00      	cmp	r6, #0
 800b670:	da14      	bge.n	800b69c <floor+0x4c>
 800b672:	a333      	add	r3, pc, #204	; (adr r3, 800b740 <floor+0xf0>)
 800b674:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b678:	f7f4 fdc8 	bl	800020c <__adddf3>
 800b67c:	2200      	movs	r2, #0
 800b67e:	2300      	movs	r3, #0
 800b680:	f7f5 fa0a 	bl	8000a98 <__aeabi_dcmpgt>
 800b684:	b138      	cbz	r0, 800b696 <floor+0x46>
 800b686:	2c00      	cmp	r4, #0
 800b688:	da53      	bge.n	800b732 <floor+0xe2>
 800b68a:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800b68e:	4325      	orrs	r5, r4
 800b690:	d052      	beq.n	800b738 <floor+0xe8>
 800b692:	4c2d      	ldr	r4, [pc, #180]	; (800b748 <floor+0xf8>)
 800b694:	2500      	movs	r5, #0
 800b696:	4621      	mov	r1, r4
 800b698:	4628      	mov	r0, r5
 800b69a:	e024      	b.n	800b6e6 <floor+0x96>
 800b69c:	4f2b      	ldr	r7, [pc, #172]	; (800b74c <floor+0xfc>)
 800b69e:	4137      	asrs	r7, r6
 800b6a0:	ea01 0307 	and.w	r3, r1, r7
 800b6a4:	4303      	orrs	r3, r0
 800b6a6:	d01e      	beq.n	800b6e6 <floor+0x96>
 800b6a8:	a325      	add	r3, pc, #148	; (adr r3, 800b740 <floor+0xf0>)
 800b6aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6ae:	f7f4 fdad 	bl	800020c <__adddf3>
 800b6b2:	2200      	movs	r2, #0
 800b6b4:	2300      	movs	r3, #0
 800b6b6:	f7f5 f9ef 	bl	8000a98 <__aeabi_dcmpgt>
 800b6ba:	2800      	cmp	r0, #0
 800b6bc:	d0eb      	beq.n	800b696 <floor+0x46>
 800b6be:	2c00      	cmp	r4, #0
 800b6c0:	bfbe      	ittt	lt
 800b6c2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800b6c6:	4133      	asrlt	r3, r6
 800b6c8:	18e4      	addlt	r4, r4, r3
 800b6ca:	ea24 0407 	bic.w	r4, r4, r7
 800b6ce:	2500      	movs	r5, #0
 800b6d0:	e7e1      	b.n	800b696 <floor+0x46>
 800b6d2:	2e33      	cmp	r6, #51	; 0x33
 800b6d4:	dd0b      	ble.n	800b6ee <floor+0x9e>
 800b6d6:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800b6da:	d104      	bne.n	800b6e6 <floor+0x96>
 800b6dc:	ee10 2a10 	vmov	r2, s0
 800b6e0:	460b      	mov	r3, r1
 800b6e2:	f7f4 fd93 	bl	800020c <__adddf3>
 800b6e6:	ec41 0b10 	vmov	d0, r0, r1
 800b6ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b6ee:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 800b6f2:	f04f 37ff 	mov.w	r7, #4294967295
 800b6f6:	40df      	lsrs	r7, r3
 800b6f8:	4238      	tst	r0, r7
 800b6fa:	d0f4      	beq.n	800b6e6 <floor+0x96>
 800b6fc:	a310      	add	r3, pc, #64	; (adr r3, 800b740 <floor+0xf0>)
 800b6fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b702:	f7f4 fd83 	bl	800020c <__adddf3>
 800b706:	2200      	movs	r2, #0
 800b708:	2300      	movs	r3, #0
 800b70a:	f7f5 f9c5 	bl	8000a98 <__aeabi_dcmpgt>
 800b70e:	2800      	cmp	r0, #0
 800b710:	d0c1      	beq.n	800b696 <floor+0x46>
 800b712:	2c00      	cmp	r4, #0
 800b714:	da0a      	bge.n	800b72c <floor+0xdc>
 800b716:	2e14      	cmp	r6, #20
 800b718:	d101      	bne.n	800b71e <floor+0xce>
 800b71a:	3401      	adds	r4, #1
 800b71c:	e006      	b.n	800b72c <floor+0xdc>
 800b71e:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800b722:	2301      	movs	r3, #1
 800b724:	40b3      	lsls	r3, r6
 800b726:	441d      	add	r5, r3
 800b728:	45a8      	cmp	r8, r5
 800b72a:	d8f6      	bhi.n	800b71a <floor+0xca>
 800b72c:	ea25 0507 	bic.w	r5, r5, r7
 800b730:	e7b1      	b.n	800b696 <floor+0x46>
 800b732:	2500      	movs	r5, #0
 800b734:	462c      	mov	r4, r5
 800b736:	e7ae      	b.n	800b696 <floor+0x46>
 800b738:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800b73c:	e7ab      	b.n	800b696 <floor+0x46>
 800b73e:	bf00      	nop
 800b740:	8800759c 	.word	0x8800759c
 800b744:	7e37e43c 	.word	0x7e37e43c
 800b748:	bff00000 	.word	0xbff00000
 800b74c:	000fffff 	.word	0x000fffff

0800b750 <__kernel_cosf>:
 800b750:	ee10 3a10 	vmov	r3, s0
 800b754:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b758:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800b75c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b760:	da05      	bge.n	800b76e <__kernel_cosf+0x1e>
 800b762:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800b766:	ee17 2a90 	vmov	r2, s15
 800b76a:	2a00      	cmp	r2, #0
 800b76c:	d03b      	beq.n	800b7e6 <__kernel_cosf+0x96>
 800b76e:	ee20 7a00 	vmul.f32	s14, s0, s0
 800b772:	eddf 7a1e 	vldr	s15, [pc, #120]	; 800b7ec <__kernel_cosf+0x9c>
 800b776:	ed9f 6a1e 	vldr	s12, [pc, #120]	; 800b7f0 <__kernel_cosf+0xa0>
 800b77a:	4a1e      	ldr	r2, [pc, #120]	; (800b7f4 <__kernel_cosf+0xa4>)
 800b77c:	eea7 6a27 	vfma.f32	s12, s14, s15
 800b780:	4293      	cmp	r3, r2
 800b782:	eddf 7a1d 	vldr	s15, [pc, #116]	; 800b7f8 <__kernel_cosf+0xa8>
 800b786:	eee6 7a07 	vfma.f32	s15, s12, s14
 800b78a:	ed9f 6a1c 	vldr	s12, [pc, #112]	; 800b7fc <__kernel_cosf+0xac>
 800b78e:	eea7 6a87 	vfma.f32	s12, s15, s14
 800b792:	eddf 7a1b 	vldr	s15, [pc, #108]	; 800b800 <__kernel_cosf+0xb0>
 800b796:	eee6 7a07 	vfma.f32	s15, s12, s14
 800b79a:	ed9f 6a1a 	vldr	s12, [pc, #104]	; 800b804 <__kernel_cosf+0xb4>
 800b79e:	eea7 6a87 	vfma.f32	s12, s15, s14
 800b7a2:	ee60 0ac0 	vnmul.f32	s1, s1, s0
 800b7a6:	ee26 6a07 	vmul.f32	s12, s12, s14
 800b7aa:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800b7ae:	eee7 0a06 	vfma.f32	s1, s14, s12
 800b7b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b7b6:	dc04      	bgt.n	800b7c2 <__kernel_cosf+0x72>
 800b7b8:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800b7bc:	ee36 0ae7 	vsub.f32	s0, s13, s15
 800b7c0:	4770      	bx	lr
 800b7c2:	4a11      	ldr	r2, [pc, #68]	; (800b808 <__kernel_cosf+0xb8>)
 800b7c4:	4293      	cmp	r3, r2
 800b7c6:	bfda      	itte	le
 800b7c8:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 800b7cc:	ee07 3a10 	vmovle	s14, r3
 800b7d0:	eeb5 7a02 	vmovgt.f32	s14, #82	; 0x3e900000  0.2812500
 800b7d4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b7d8:	ee36 0ac7 	vsub.f32	s0, s13, s14
 800b7dc:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800b7e0:	ee30 0a67 	vsub.f32	s0, s0, s15
 800b7e4:	4770      	bx	lr
 800b7e6:	eeb0 0a66 	vmov.f32	s0, s13
 800b7ea:	4770      	bx	lr
 800b7ec:	ad47d74e 	.word	0xad47d74e
 800b7f0:	310f74f6 	.word	0x310f74f6
 800b7f4:	3e999999 	.word	0x3e999999
 800b7f8:	b493f27c 	.word	0xb493f27c
 800b7fc:	37d00d01 	.word	0x37d00d01
 800b800:	bab60b61 	.word	0xbab60b61
 800b804:	3d2aaaab 	.word	0x3d2aaaab
 800b808:	3f480000 	.word	0x3f480000

0800b80c <__kernel_sinf>:
 800b80c:	ee10 3a10 	vmov	r3, s0
 800b810:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b814:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800b818:	da04      	bge.n	800b824 <__kernel_sinf+0x18>
 800b81a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800b81e:	ee17 3a90 	vmov	r3, s15
 800b822:	b35b      	cbz	r3, 800b87c <__kernel_sinf+0x70>
 800b824:	ee20 7a00 	vmul.f32	s14, s0, s0
 800b828:	eddf 7a15 	vldr	s15, [pc, #84]	; 800b880 <__kernel_sinf+0x74>
 800b82c:	ed9f 6a15 	vldr	s12, [pc, #84]	; 800b884 <__kernel_sinf+0x78>
 800b830:	eea7 6a27 	vfma.f32	s12, s14, s15
 800b834:	eddf 7a14 	vldr	s15, [pc, #80]	; 800b888 <__kernel_sinf+0x7c>
 800b838:	eee6 7a07 	vfma.f32	s15, s12, s14
 800b83c:	ed9f 6a13 	vldr	s12, [pc, #76]	; 800b88c <__kernel_sinf+0x80>
 800b840:	eea7 6a87 	vfma.f32	s12, s15, s14
 800b844:	eddf 7a12 	vldr	s15, [pc, #72]	; 800b890 <__kernel_sinf+0x84>
 800b848:	ee60 6a07 	vmul.f32	s13, s0, s14
 800b84c:	eee6 7a07 	vfma.f32	s15, s12, s14
 800b850:	b930      	cbnz	r0, 800b860 <__kernel_sinf+0x54>
 800b852:	ed9f 6a10 	vldr	s12, [pc, #64]	; 800b894 <__kernel_sinf+0x88>
 800b856:	eea7 6a27 	vfma.f32	s12, s14, s15
 800b85a:	eea6 0a26 	vfma.f32	s0, s12, s13
 800b85e:	4770      	bx	lr
 800b860:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800b864:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800b868:	eee0 7a86 	vfma.f32	s15, s1, s12
 800b86c:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800b870:	eddf 7a09 	vldr	s15, [pc, #36]	; 800b898 <__kernel_sinf+0x8c>
 800b874:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800b878:	ee30 0a60 	vsub.f32	s0, s0, s1
 800b87c:	4770      	bx	lr
 800b87e:	bf00      	nop
 800b880:	2f2ec9d3 	.word	0x2f2ec9d3
 800b884:	b2d72f34 	.word	0xb2d72f34
 800b888:	3638ef1b 	.word	0x3638ef1b
 800b88c:	b9500d01 	.word	0xb9500d01
 800b890:	3c088889 	.word	0x3c088889
 800b894:	be2aaaab 	.word	0xbe2aaaab
 800b898:	3e2aaaab 	.word	0x3e2aaaab

0800b89c <__ieee754_rem_pio2f>:
 800b89c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b89e:	ee10 6a10 	vmov	r6, s0
 800b8a2:	4b86      	ldr	r3, [pc, #536]	; (800babc <__ieee754_rem_pio2f+0x220>)
 800b8a4:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800b8a8:	429d      	cmp	r5, r3
 800b8aa:	b087      	sub	sp, #28
 800b8ac:	4604      	mov	r4, r0
 800b8ae:	dc05      	bgt.n	800b8bc <__ieee754_rem_pio2f+0x20>
 800b8b0:	2300      	movs	r3, #0
 800b8b2:	ed80 0a00 	vstr	s0, [r0]
 800b8b6:	6043      	str	r3, [r0, #4]
 800b8b8:	2000      	movs	r0, #0
 800b8ba:	e020      	b.n	800b8fe <__ieee754_rem_pio2f+0x62>
 800b8bc:	4b80      	ldr	r3, [pc, #512]	; (800bac0 <__ieee754_rem_pio2f+0x224>)
 800b8be:	429d      	cmp	r5, r3
 800b8c0:	dc38      	bgt.n	800b934 <__ieee754_rem_pio2f+0x98>
 800b8c2:	2e00      	cmp	r6, #0
 800b8c4:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 800bac4 <__ieee754_rem_pio2f+0x228>
 800b8c8:	4b7f      	ldr	r3, [pc, #508]	; (800bac8 <__ieee754_rem_pio2f+0x22c>)
 800b8ca:	f025 050f 	bic.w	r5, r5, #15
 800b8ce:	dd18      	ble.n	800b902 <__ieee754_rem_pio2f+0x66>
 800b8d0:	429d      	cmp	r5, r3
 800b8d2:	ee70 7a47 	vsub.f32	s15, s0, s14
 800b8d6:	bf09      	itett	eq
 800b8d8:	ed9f 7a7c 	vldreq	s14, [pc, #496]	; 800bacc <__ieee754_rem_pio2f+0x230>
 800b8dc:	ed9f 7a7c 	vldrne	s14, [pc, #496]	; 800bad0 <__ieee754_rem_pio2f+0x234>
 800b8e0:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800b8e4:	ed9f 7a7b 	vldreq	s14, [pc, #492]	; 800bad4 <__ieee754_rem_pio2f+0x238>
 800b8e8:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800b8ec:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800b8f0:	edc0 6a00 	vstr	s13, [r0]
 800b8f4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b8f8:	edc0 7a01 	vstr	s15, [r0, #4]
 800b8fc:	2001      	movs	r0, #1
 800b8fe:	b007      	add	sp, #28
 800b900:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b902:	429d      	cmp	r5, r3
 800b904:	ee70 7a07 	vadd.f32	s15, s0, s14
 800b908:	bf09      	itett	eq
 800b90a:	ed9f 7a70 	vldreq	s14, [pc, #448]	; 800bacc <__ieee754_rem_pio2f+0x230>
 800b90e:	ed9f 7a70 	vldrne	s14, [pc, #448]	; 800bad0 <__ieee754_rem_pio2f+0x234>
 800b912:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800b916:	ed9f 7a6f 	vldreq	s14, [pc, #444]	; 800bad4 <__ieee754_rem_pio2f+0x238>
 800b91a:	ee77 6a87 	vadd.f32	s13, s15, s14
 800b91e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800b922:	edc0 6a00 	vstr	s13, [r0]
 800b926:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b92a:	edc0 7a01 	vstr	s15, [r0, #4]
 800b92e:	f04f 30ff 	mov.w	r0, #4294967295
 800b932:	e7e4      	b.n	800b8fe <__ieee754_rem_pio2f+0x62>
 800b934:	4b68      	ldr	r3, [pc, #416]	; (800bad8 <__ieee754_rem_pio2f+0x23c>)
 800b936:	429d      	cmp	r5, r3
 800b938:	dc71      	bgt.n	800ba1e <__ieee754_rem_pio2f+0x182>
 800b93a:	f000 f8db 	bl	800baf4 <fabsf>
 800b93e:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800badc <__ieee754_rem_pio2f+0x240>
 800b942:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800b946:	eee0 7a07 	vfma.f32	s15, s0, s14
 800b94a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b94e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b952:	ee17 0a90 	vmov	r0, s15
 800b956:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800bac4 <__ieee754_rem_pio2f+0x228>
 800b95a:	eea7 0a67 	vfms.f32	s0, s14, s15
 800b95e:	281f      	cmp	r0, #31
 800b960:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800bad0 <__ieee754_rem_pio2f+0x234>
 800b964:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b968:	eeb1 6a47 	vneg.f32	s12, s14
 800b96c:	ee70 6a67 	vsub.f32	s13, s0, s15
 800b970:	ee16 2a90 	vmov	r2, s13
 800b974:	dc1c      	bgt.n	800b9b0 <__ieee754_rem_pio2f+0x114>
 800b976:	495a      	ldr	r1, [pc, #360]	; (800bae0 <__ieee754_rem_pio2f+0x244>)
 800b978:	1e47      	subs	r7, r0, #1
 800b97a:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 800b97e:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 800b982:	428b      	cmp	r3, r1
 800b984:	d014      	beq.n	800b9b0 <__ieee754_rem_pio2f+0x114>
 800b986:	6022      	str	r2, [r4, #0]
 800b988:	ed94 7a00 	vldr	s14, [r4]
 800b98c:	ee30 0a47 	vsub.f32	s0, s0, s14
 800b990:	2e00      	cmp	r6, #0
 800b992:	ee30 0a67 	vsub.f32	s0, s0, s15
 800b996:	ed84 0a01 	vstr	s0, [r4, #4]
 800b99a:	dab0      	bge.n	800b8fe <__ieee754_rem_pio2f+0x62>
 800b99c:	eeb1 7a47 	vneg.f32	s14, s14
 800b9a0:	eeb1 0a40 	vneg.f32	s0, s0
 800b9a4:	ed84 7a00 	vstr	s14, [r4]
 800b9a8:	ed84 0a01 	vstr	s0, [r4, #4]
 800b9ac:	4240      	negs	r0, r0
 800b9ae:	e7a6      	b.n	800b8fe <__ieee754_rem_pio2f+0x62>
 800b9b0:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800b9b4:	ebc1 51d5 	rsb	r1, r1, r5, lsr #23
 800b9b8:	2908      	cmp	r1, #8
 800b9ba:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800b9be:	dde2      	ble.n	800b986 <__ieee754_rem_pio2f+0xea>
 800b9c0:	eddf 5a42 	vldr	s11, [pc, #264]	; 800bacc <__ieee754_rem_pio2f+0x230>
 800b9c4:	eef0 6a40 	vmov.f32	s13, s0
 800b9c8:	eee6 6a25 	vfma.f32	s13, s12, s11
 800b9cc:	ee70 7a66 	vsub.f32	s15, s0, s13
 800b9d0:	eee6 7a25 	vfma.f32	s15, s12, s11
 800b9d4:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800bad4 <__ieee754_rem_pio2f+0x238>
 800b9d8:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800b9dc:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800b9e0:	ee15 2a90 	vmov	r2, s11
 800b9e4:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800b9e8:	1a5b      	subs	r3, r3, r1
 800b9ea:	2b19      	cmp	r3, #25
 800b9ec:	dc04      	bgt.n	800b9f8 <__ieee754_rem_pio2f+0x15c>
 800b9ee:	edc4 5a00 	vstr	s11, [r4]
 800b9f2:	eeb0 0a66 	vmov.f32	s0, s13
 800b9f6:	e7c7      	b.n	800b988 <__ieee754_rem_pio2f+0xec>
 800b9f8:	eddf 5a3a 	vldr	s11, [pc, #232]	; 800bae4 <__ieee754_rem_pio2f+0x248>
 800b9fc:	eeb0 0a66 	vmov.f32	s0, s13
 800ba00:	eea6 0a25 	vfma.f32	s0, s12, s11
 800ba04:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800ba08:	eddf 6a37 	vldr	s13, [pc, #220]	; 800bae8 <__ieee754_rem_pio2f+0x24c>
 800ba0c:	eee6 7a25 	vfma.f32	s15, s12, s11
 800ba10:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800ba14:	ee30 7a67 	vsub.f32	s14, s0, s15
 800ba18:	ed84 7a00 	vstr	s14, [r4]
 800ba1c:	e7b4      	b.n	800b988 <__ieee754_rem_pio2f+0xec>
 800ba1e:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800ba22:	db06      	blt.n	800ba32 <__ieee754_rem_pio2f+0x196>
 800ba24:	ee70 7a40 	vsub.f32	s15, s0, s0
 800ba28:	edc0 7a01 	vstr	s15, [r0, #4]
 800ba2c:	edc0 7a00 	vstr	s15, [r0]
 800ba30:	e742      	b.n	800b8b8 <__ieee754_rem_pio2f+0x1c>
 800ba32:	15ea      	asrs	r2, r5, #23
 800ba34:	3a86      	subs	r2, #134	; 0x86
 800ba36:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800ba3a:	ee07 3a90 	vmov	s15, r3
 800ba3e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800ba42:	eddf 6a2a 	vldr	s13, [pc, #168]	; 800baec <__ieee754_rem_pio2f+0x250>
 800ba46:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800ba4a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ba4e:	ed8d 7a03 	vstr	s14, [sp, #12]
 800ba52:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800ba56:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800ba5a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800ba5e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ba62:	ed8d 7a04 	vstr	s14, [sp, #16]
 800ba66:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800ba6a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800ba6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba72:	edcd 7a05 	vstr	s15, [sp, #20]
 800ba76:	d11e      	bne.n	800bab6 <__ieee754_rem_pio2f+0x21a>
 800ba78:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800ba7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba80:	bf14      	ite	ne
 800ba82:	2302      	movne	r3, #2
 800ba84:	2301      	moveq	r3, #1
 800ba86:	491a      	ldr	r1, [pc, #104]	; (800baf0 <__ieee754_rem_pio2f+0x254>)
 800ba88:	9101      	str	r1, [sp, #4]
 800ba8a:	2102      	movs	r1, #2
 800ba8c:	9100      	str	r1, [sp, #0]
 800ba8e:	a803      	add	r0, sp, #12
 800ba90:	4621      	mov	r1, r4
 800ba92:	f000 f837 	bl	800bb04 <__kernel_rem_pio2f>
 800ba96:	2e00      	cmp	r6, #0
 800ba98:	f6bf af31 	bge.w	800b8fe <__ieee754_rem_pio2f+0x62>
 800ba9c:	edd4 7a00 	vldr	s15, [r4]
 800baa0:	eef1 7a67 	vneg.f32	s15, s15
 800baa4:	edc4 7a00 	vstr	s15, [r4]
 800baa8:	edd4 7a01 	vldr	s15, [r4, #4]
 800baac:	eef1 7a67 	vneg.f32	s15, s15
 800bab0:	edc4 7a01 	vstr	s15, [r4, #4]
 800bab4:	e77a      	b.n	800b9ac <__ieee754_rem_pio2f+0x110>
 800bab6:	2303      	movs	r3, #3
 800bab8:	e7e5      	b.n	800ba86 <__ieee754_rem_pio2f+0x1ea>
 800baba:	bf00      	nop
 800babc:	3f490fd8 	.word	0x3f490fd8
 800bac0:	4016cbe3 	.word	0x4016cbe3
 800bac4:	3fc90f80 	.word	0x3fc90f80
 800bac8:	3fc90fd0 	.word	0x3fc90fd0
 800bacc:	37354400 	.word	0x37354400
 800bad0:	37354443 	.word	0x37354443
 800bad4:	2e85a308 	.word	0x2e85a308
 800bad8:	43490f80 	.word	0x43490f80
 800badc:	3f22f984 	.word	0x3f22f984
 800bae0:	0801f1fc 	.word	0x0801f1fc
 800bae4:	2e85a300 	.word	0x2e85a300
 800bae8:	248d3132 	.word	0x248d3132
 800baec:	43800000 	.word	0x43800000
 800baf0:	0801f27c 	.word	0x0801f27c

0800baf4 <fabsf>:
 800baf4:	ee10 3a10 	vmov	r3, s0
 800baf8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800bafc:	ee00 3a10 	vmov	s0, r3
 800bb00:	4770      	bx	lr
	...

0800bb04 <__kernel_rem_pio2f>:
 800bb04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb08:	ed2d 8b04 	vpush	{d8-d9}
 800bb0c:	b0d9      	sub	sp, #356	; 0x164
 800bb0e:	4688      	mov	r8, r1
 800bb10:	9002      	str	r0, [sp, #8]
 800bb12:	49b8      	ldr	r1, [pc, #736]	; (800bdf4 <__kernel_rem_pio2f+0x2f0>)
 800bb14:	9866      	ldr	r0, [sp, #408]	; 0x198
 800bb16:	9301      	str	r3, [sp, #4]
 800bb18:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 800bb1c:	9901      	ldr	r1, [sp, #4]
 800bb1e:	9b67      	ldr	r3, [sp, #412]	; 0x19c
 800bb20:	f101 3bff 	add.w	fp, r1, #4294967295
 800bb24:	1d11      	adds	r1, r2, #4
 800bb26:	db25      	blt.n	800bb74 <__kernel_rem_pio2f+0x70>
 800bb28:	1ed0      	subs	r0, r2, #3
 800bb2a:	bf48      	it	mi
 800bb2c:	1d10      	addmi	r0, r2, #4
 800bb2e:	10c0      	asrs	r0, r0, #3
 800bb30:	1c45      	adds	r5, r0, #1
 800bb32:	00e9      	lsls	r1, r5, #3
 800bb34:	eba0 070b 	sub.w	r7, r0, fp
 800bb38:	ed9f 7ab2 	vldr	s14, [pc, #712]	; 800be04 <__kernel_rem_pio2f+0x300>
 800bb3c:	9103      	str	r1, [sp, #12]
 800bb3e:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 800bb42:	eb0a 0c0b 	add.w	ip, sl, fp
 800bb46:	ae1c      	add	r6, sp, #112	; 0x70
 800bb48:	eb03 0e87 	add.w	lr, r3, r7, lsl #2
 800bb4c:	2400      	movs	r4, #0
 800bb4e:	4564      	cmp	r4, ip
 800bb50:	dd12      	ble.n	800bb78 <__kernel_rem_pio2f+0x74>
 800bb52:	9901      	ldr	r1, [sp, #4]
 800bb54:	ac1c      	add	r4, sp, #112	; 0x70
 800bb56:	eb04 0481 	add.w	r4, r4, r1, lsl #2
 800bb5a:	f50d 7988 	add.w	r9, sp, #272	; 0x110
 800bb5e:	f04f 0c00 	mov.w	ip, #0
 800bb62:	45d4      	cmp	ip, sl
 800bb64:	dc27      	bgt.n	800bbb6 <__kernel_rem_pio2f+0xb2>
 800bb66:	f8dd e008 	ldr.w	lr, [sp, #8]
 800bb6a:	eddf 7aa6 	vldr	s15, [pc, #664]	; 800be04 <__kernel_rem_pio2f+0x300>
 800bb6e:	4627      	mov	r7, r4
 800bb70:	2600      	movs	r6, #0
 800bb72:	e016      	b.n	800bba2 <__kernel_rem_pio2f+0x9e>
 800bb74:	2000      	movs	r0, #0
 800bb76:	e7db      	b.n	800bb30 <__kernel_rem_pio2f+0x2c>
 800bb78:	42e7      	cmn	r7, r4
 800bb7a:	bf5d      	ittte	pl
 800bb7c:	f85e 1024 	ldrpl.w	r1, [lr, r4, lsl #2]
 800bb80:	ee07 1a90 	vmovpl	s15, r1
 800bb84:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800bb88:	eef0 7a47 	vmovmi.f32	s15, s14
 800bb8c:	ece6 7a01 	vstmia	r6!, {s15}
 800bb90:	3401      	adds	r4, #1
 800bb92:	e7dc      	b.n	800bb4e <__kernel_rem_pio2f+0x4a>
 800bb94:	ecfe 6a01 	vldmia	lr!, {s13}
 800bb98:	ed97 7a00 	vldr	s14, [r7]
 800bb9c:	eee6 7a87 	vfma.f32	s15, s13, s14
 800bba0:	3601      	adds	r6, #1
 800bba2:	455e      	cmp	r6, fp
 800bba4:	f1a7 0704 	sub.w	r7, r7, #4
 800bba8:	ddf4      	ble.n	800bb94 <__kernel_rem_pio2f+0x90>
 800bbaa:	ece9 7a01 	vstmia	r9!, {s15}
 800bbae:	f10c 0c01 	add.w	ip, ip, #1
 800bbb2:	3404      	adds	r4, #4
 800bbb4:	e7d5      	b.n	800bb62 <__kernel_rem_pio2f+0x5e>
 800bbb6:	a908      	add	r1, sp, #32
 800bbb8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bbbc:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 800bbc0:	eddf 8a8f 	vldr	s17, [pc, #572]	; 800be00 <__kernel_rem_pio2f+0x2fc>
 800bbc4:	ed9f 9a8d 	vldr	s18, [pc, #564]	; 800bdfc <__kernel_rem_pio2f+0x2f8>
 800bbc8:	9105      	str	r1, [sp, #20]
 800bbca:	9304      	str	r3, [sp, #16]
 800bbcc:	4656      	mov	r6, sl
 800bbce:	00b3      	lsls	r3, r6, #2
 800bbd0:	9306      	str	r3, [sp, #24]
 800bbd2:	ab58      	add	r3, sp, #352	; 0x160
 800bbd4:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800bbd8:	ac08      	add	r4, sp, #32
 800bbda:	ab44      	add	r3, sp, #272	; 0x110
 800bbdc:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 800bbe0:	46a4      	mov	ip, r4
 800bbe2:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800bbe6:	4637      	mov	r7, r6
 800bbe8:	2f00      	cmp	r7, #0
 800bbea:	f1a0 0004 	sub.w	r0, r0, #4
 800bbee:	dc4a      	bgt.n	800bc86 <__kernel_rem_pio2f+0x182>
 800bbf0:	4628      	mov	r0, r5
 800bbf2:	9207      	str	r2, [sp, #28]
 800bbf4:	f000 f9f8 	bl	800bfe8 <scalbnf>
 800bbf8:	eeb0 8a40 	vmov.f32	s16, s0
 800bbfc:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 800bc00:	ee28 0a00 	vmul.f32	s0, s16, s0
 800bc04:	f000 fa56 	bl	800c0b4 <floorf>
 800bc08:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 800bc0c:	eea0 8a67 	vfms.f32	s16, s0, s15
 800bc10:	2d00      	cmp	r5, #0
 800bc12:	9a07      	ldr	r2, [sp, #28]
 800bc14:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800bc18:	ee17 9a90 	vmov	r9, s15
 800bc1c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bc20:	ee38 8a67 	vsub.f32	s16, s16, s15
 800bc24:	dd41      	ble.n	800bcaa <__kernel_rem_pio2f+0x1a6>
 800bc26:	f106 3cff 	add.w	ip, r6, #4294967295
 800bc2a:	ab08      	add	r3, sp, #32
 800bc2c:	f1c5 0e08 	rsb	lr, r5, #8
 800bc30:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 800bc34:	fa47 f00e 	asr.w	r0, r7, lr
 800bc38:	4481      	add	r9, r0
 800bc3a:	fa00 f00e 	lsl.w	r0, r0, lr
 800bc3e:	1a3f      	subs	r7, r7, r0
 800bc40:	f1c5 0007 	rsb	r0, r5, #7
 800bc44:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 800bc48:	4107      	asrs	r7, r0
 800bc4a:	2f00      	cmp	r7, #0
 800bc4c:	dd3c      	ble.n	800bcc8 <__kernel_rem_pio2f+0x1c4>
 800bc4e:	f04f 0e00 	mov.w	lr, #0
 800bc52:	f109 0901 	add.w	r9, r9, #1
 800bc56:	4671      	mov	r1, lr
 800bc58:	4576      	cmp	r6, lr
 800bc5a:	dc67      	bgt.n	800bd2c <__kernel_rem_pio2f+0x228>
 800bc5c:	2d00      	cmp	r5, #0
 800bc5e:	dd03      	ble.n	800bc68 <__kernel_rem_pio2f+0x164>
 800bc60:	2d01      	cmp	r5, #1
 800bc62:	d074      	beq.n	800bd4e <__kernel_rem_pio2f+0x24a>
 800bc64:	2d02      	cmp	r5, #2
 800bc66:	d07b      	beq.n	800bd60 <__kernel_rem_pio2f+0x25c>
 800bc68:	2f02      	cmp	r7, #2
 800bc6a:	d12d      	bne.n	800bcc8 <__kernel_rem_pio2f+0x1c4>
 800bc6c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800bc70:	ee30 8a48 	vsub.f32	s16, s0, s16
 800bc74:	b341      	cbz	r1, 800bcc8 <__kernel_rem_pio2f+0x1c4>
 800bc76:	4628      	mov	r0, r5
 800bc78:	9207      	str	r2, [sp, #28]
 800bc7a:	f000 f9b5 	bl	800bfe8 <scalbnf>
 800bc7e:	9a07      	ldr	r2, [sp, #28]
 800bc80:	ee38 8a40 	vsub.f32	s16, s16, s0
 800bc84:	e020      	b.n	800bcc8 <__kernel_rem_pio2f+0x1c4>
 800bc86:	ee60 7a28 	vmul.f32	s15, s0, s17
 800bc8a:	3f01      	subs	r7, #1
 800bc8c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800bc90:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bc94:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800bc98:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800bc9c:	ecac 0a01 	vstmia	ip!, {s0}
 800bca0:	ed90 0a00 	vldr	s0, [r0]
 800bca4:	ee37 0a80 	vadd.f32	s0, s15, s0
 800bca8:	e79e      	b.n	800bbe8 <__kernel_rem_pio2f+0xe4>
 800bcaa:	d105      	bne.n	800bcb8 <__kernel_rem_pio2f+0x1b4>
 800bcac:	1e70      	subs	r0, r6, #1
 800bcae:	ab08      	add	r3, sp, #32
 800bcb0:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 800bcb4:	11ff      	asrs	r7, r7, #7
 800bcb6:	e7c8      	b.n	800bc4a <__kernel_rem_pio2f+0x146>
 800bcb8:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800bcbc:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800bcc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bcc4:	da30      	bge.n	800bd28 <__kernel_rem_pio2f+0x224>
 800bcc6:	2700      	movs	r7, #0
 800bcc8:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800bccc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bcd0:	f040 809a 	bne.w	800be08 <__kernel_rem_pio2f+0x304>
 800bcd4:	1e74      	subs	r4, r6, #1
 800bcd6:	46a4      	mov	ip, r4
 800bcd8:	2100      	movs	r1, #0
 800bcda:	45d4      	cmp	ip, sl
 800bcdc:	da47      	bge.n	800bd6e <__kernel_rem_pio2f+0x26a>
 800bcde:	2900      	cmp	r1, #0
 800bce0:	d063      	beq.n	800bdaa <__kernel_rem_pio2f+0x2a6>
 800bce2:	ab08      	add	r3, sp, #32
 800bce4:	3d08      	subs	r5, #8
 800bce6:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d07f      	beq.n	800bdee <__kernel_rem_pio2f+0x2ea>
 800bcee:	4628      	mov	r0, r5
 800bcf0:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800bcf4:	f000 f978 	bl	800bfe8 <scalbnf>
 800bcf8:	1c63      	adds	r3, r4, #1
 800bcfa:	aa44      	add	r2, sp, #272	; 0x110
 800bcfc:	ed9f 7a40 	vldr	s14, [pc, #256]	; 800be00 <__kernel_rem_pio2f+0x2fc>
 800bd00:	0099      	lsls	r1, r3, #2
 800bd02:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800bd06:	4623      	mov	r3, r4
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	f280 80ad 	bge.w	800be68 <__kernel_rem_pio2f+0x364>
 800bd0e:	4623      	mov	r3, r4
 800bd10:	2b00      	cmp	r3, #0
 800bd12:	f2c0 80cb 	blt.w	800beac <__kernel_rem_pio2f+0x3a8>
 800bd16:	aa44      	add	r2, sp, #272	; 0x110
 800bd18:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800bd1c:	4e36      	ldr	r6, [pc, #216]	; (800bdf8 <__kernel_rem_pio2f+0x2f4>)
 800bd1e:	eddf 7a39 	vldr	s15, [pc, #228]	; 800be04 <__kernel_rem_pio2f+0x300>
 800bd22:	2000      	movs	r0, #0
 800bd24:	1ae2      	subs	r2, r4, r3
 800bd26:	e0b6      	b.n	800be96 <__kernel_rem_pio2f+0x392>
 800bd28:	2702      	movs	r7, #2
 800bd2a:	e790      	b.n	800bc4e <__kernel_rem_pio2f+0x14a>
 800bd2c:	6820      	ldr	r0, [r4, #0]
 800bd2e:	b949      	cbnz	r1, 800bd44 <__kernel_rem_pio2f+0x240>
 800bd30:	b118      	cbz	r0, 800bd3a <__kernel_rem_pio2f+0x236>
 800bd32:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 800bd36:	6020      	str	r0, [r4, #0]
 800bd38:	2001      	movs	r0, #1
 800bd3a:	f10e 0e01 	add.w	lr, lr, #1
 800bd3e:	3404      	adds	r4, #4
 800bd40:	4601      	mov	r1, r0
 800bd42:	e789      	b.n	800bc58 <__kernel_rem_pio2f+0x154>
 800bd44:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 800bd48:	6020      	str	r0, [r4, #0]
 800bd4a:	4608      	mov	r0, r1
 800bd4c:	e7f5      	b.n	800bd3a <__kernel_rem_pio2f+0x236>
 800bd4e:	1e74      	subs	r4, r6, #1
 800bd50:	ab08      	add	r3, sp, #32
 800bd52:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800bd56:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800bd5a:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800bd5e:	e783      	b.n	800bc68 <__kernel_rem_pio2f+0x164>
 800bd60:	1e74      	subs	r4, r6, #1
 800bd62:	ab08      	add	r3, sp, #32
 800bd64:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800bd68:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 800bd6c:	e7f5      	b.n	800bd5a <__kernel_rem_pio2f+0x256>
 800bd6e:	ab08      	add	r3, sp, #32
 800bd70:	f853 002c 	ldr.w	r0, [r3, ip, lsl #2]
 800bd74:	f10c 3cff 	add.w	ip, ip, #4294967295
 800bd78:	4301      	orrs	r1, r0
 800bd7a:	e7ae      	b.n	800bcda <__kernel_rem_pio2f+0x1d6>
 800bd7c:	3001      	adds	r0, #1
 800bd7e:	f854 7d04 	ldr.w	r7, [r4, #-4]!
 800bd82:	2f00      	cmp	r7, #0
 800bd84:	d0fa      	beq.n	800bd7c <__kernel_rem_pio2f+0x278>
 800bd86:	9b06      	ldr	r3, [sp, #24]
 800bd88:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 800bd8c:	eb0d 0403 	add.w	r4, sp, r3
 800bd90:	9b01      	ldr	r3, [sp, #4]
 800bd92:	18f7      	adds	r7, r6, r3
 800bd94:	ab1c      	add	r3, sp, #112	; 0x70
 800bd96:	f106 0c01 	add.w	ip, r6, #1
 800bd9a:	3c4c      	subs	r4, #76	; 0x4c
 800bd9c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800bda0:	4430      	add	r0, r6
 800bda2:	4560      	cmp	r0, ip
 800bda4:	da04      	bge.n	800bdb0 <__kernel_rem_pio2f+0x2ac>
 800bda6:	4606      	mov	r6, r0
 800bda8:	e711      	b.n	800bbce <__kernel_rem_pio2f+0xca>
 800bdaa:	9c05      	ldr	r4, [sp, #20]
 800bdac:	2001      	movs	r0, #1
 800bdae:	e7e6      	b.n	800bd7e <__kernel_rem_pio2f+0x27a>
 800bdb0:	9b04      	ldr	r3, [sp, #16]
 800bdb2:	f8dd e008 	ldr.w	lr, [sp, #8]
 800bdb6:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 800bdba:	9306      	str	r3, [sp, #24]
 800bdbc:	ee07 3a90 	vmov	s15, r3
 800bdc0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bdc4:	2600      	movs	r6, #0
 800bdc6:	ece7 7a01 	vstmia	r7!, {s15}
 800bdca:	eddf 7a0e 	vldr	s15, [pc, #56]	; 800be04 <__kernel_rem_pio2f+0x300>
 800bdce:	46b9      	mov	r9, r7
 800bdd0:	455e      	cmp	r6, fp
 800bdd2:	dd04      	ble.n	800bdde <__kernel_rem_pio2f+0x2da>
 800bdd4:	ece4 7a01 	vstmia	r4!, {s15}
 800bdd8:	f10c 0c01 	add.w	ip, ip, #1
 800bddc:	e7e1      	b.n	800bda2 <__kernel_rem_pio2f+0x29e>
 800bdde:	ecfe 6a01 	vldmia	lr!, {s13}
 800bde2:	ed39 7a01 	vldmdb	r9!, {s14}
 800bde6:	3601      	adds	r6, #1
 800bde8:	eee6 7a87 	vfma.f32	s15, s13, s14
 800bdec:	e7f0      	b.n	800bdd0 <__kernel_rem_pio2f+0x2cc>
 800bdee:	3c01      	subs	r4, #1
 800bdf0:	e777      	b.n	800bce2 <__kernel_rem_pio2f+0x1de>
 800bdf2:	bf00      	nop
 800bdf4:	0801f5c0 	.word	0x0801f5c0
 800bdf8:	0801f594 	.word	0x0801f594
 800bdfc:	43800000 	.word	0x43800000
 800be00:	3b800000 	.word	0x3b800000
 800be04:	00000000 	.word	0x00000000
 800be08:	9b03      	ldr	r3, [sp, #12]
 800be0a:	eeb0 0a48 	vmov.f32	s0, s16
 800be0e:	1a98      	subs	r0, r3, r2
 800be10:	f000 f8ea 	bl	800bfe8 <scalbnf>
 800be14:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 800bdfc <__kernel_rem_pio2f+0x2f8>
 800be18:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800be1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be20:	db19      	blt.n	800be56 <__kernel_rem_pio2f+0x352>
 800be22:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 800be00 <__kernel_rem_pio2f+0x2fc>
 800be26:	ee60 7a27 	vmul.f32	s15, s0, s15
 800be2a:	aa08      	add	r2, sp, #32
 800be2c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800be30:	1c74      	adds	r4, r6, #1
 800be32:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800be36:	3508      	adds	r5, #8
 800be38:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800be3c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800be40:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800be44:	ee10 3a10 	vmov	r3, s0
 800be48:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800be4c:	ee17 3a90 	vmov	r3, s15
 800be50:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800be54:	e74b      	b.n	800bcee <__kernel_rem_pio2f+0x1ea>
 800be56:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800be5a:	aa08      	add	r2, sp, #32
 800be5c:	ee10 3a10 	vmov	r3, s0
 800be60:	4634      	mov	r4, r6
 800be62:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800be66:	e742      	b.n	800bcee <__kernel_rem_pio2f+0x1ea>
 800be68:	a808      	add	r0, sp, #32
 800be6a:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800be6e:	9001      	str	r0, [sp, #4]
 800be70:	ee07 0a90 	vmov	s15, r0
 800be74:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800be78:	3b01      	subs	r3, #1
 800be7a:	ee67 7a80 	vmul.f32	s15, s15, s0
 800be7e:	ee20 0a07 	vmul.f32	s0, s0, s14
 800be82:	ed62 7a01 	vstmdb	r2!, {s15}
 800be86:	e73f      	b.n	800bd08 <__kernel_rem_pio2f+0x204>
 800be88:	ecf6 6a01 	vldmia	r6!, {s13}
 800be8c:	ecb5 7a01 	vldmia	r5!, {s14}
 800be90:	eee6 7a87 	vfma.f32	s15, s13, s14
 800be94:	3001      	adds	r0, #1
 800be96:	4550      	cmp	r0, sl
 800be98:	dc01      	bgt.n	800be9e <__kernel_rem_pio2f+0x39a>
 800be9a:	4290      	cmp	r0, r2
 800be9c:	ddf4      	ble.n	800be88 <__kernel_rem_pio2f+0x384>
 800be9e:	a858      	add	r0, sp, #352	; 0x160
 800bea0:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800bea4:	ed42 7a28 	vstr	s15, [r2, #-160]	; 0xffffff60
 800bea8:	3b01      	subs	r3, #1
 800beaa:	e731      	b.n	800bd10 <__kernel_rem_pio2f+0x20c>
 800beac:	9b66      	ldr	r3, [sp, #408]	; 0x198
 800beae:	2b02      	cmp	r3, #2
 800beb0:	dc09      	bgt.n	800bec6 <__kernel_rem_pio2f+0x3c2>
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	dc2b      	bgt.n	800bf0e <__kernel_rem_pio2f+0x40a>
 800beb6:	d044      	beq.n	800bf42 <__kernel_rem_pio2f+0x43e>
 800beb8:	f009 0007 	and.w	r0, r9, #7
 800bebc:	b059      	add	sp, #356	; 0x164
 800bebe:	ecbd 8b04 	vpop	{d8-d9}
 800bec2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bec6:	9b66      	ldr	r3, [sp, #408]	; 0x198
 800bec8:	2b03      	cmp	r3, #3
 800beca:	d1f5      	bne.n	800beb8 <__kernel_rem_pio2f+0x3b4>
 800becc:	aa30      	add	r2, sp, #192	; 0xc0
 800bece:	1f0b      	subs	r3, r1, #4
 800bed0:	4413      	add	r3, r2
 800bed2:	461a      	mov	r2, r3
 800bed4:	4620      	mov	r0, r4
 800bed6:	2800      	cmp	r0, #0
 800bed8:	f1a2 0204 	sub.w	r2, r2, #4
 800bedc:	dc52      	bgt.n	800bf84 <__kernel_rem_pio2f+0x480>
 800bede:	4622      	mov	r2, r4
 800bee0:	2a01      	cmp	r2, #1
 800bee2:	f1a3 0304 	sub.w	r3, r3, #4
 800bee6:	dc5d      	bgt.n	800bfa4 <__kernel_rem_pio2f+0x4a0>
 800bee8:	ab30      	add	r3, sp, #192	; 0xc0
 800beea:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 800be04 <__kernel_rem_pio2f+0x300>
 800beee:	440b      	add	r3, r1
 800bef0:	2c01      	cmp	r4, #1
 800bef2:	dc67      	bgt.n	800bfc4 <__kernel_rem_pio2f+0x4c0>
 800bef4:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 800bef8:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 800befc:	2f00      	cmp	r7, #0
 800befe:	d167      	bne.n	800bfd0 <__kernel_rem_pio2f+0x4cc>
 800bf00:	edc8 6a00 	vstr	s13, [r8]
 800bf04:	ed88 7a01 	vstr	s14, [r8, #4]
 800bf08:	edc8 7a02 	vstr	s15, [r8, #8]
 800bf0c:	e7d4      	b.n	800beb8 <__kernel_rem_pio2f+0x3b4>
 800bf0e:	ab30      	add	r3, sp, #192	; 0xc0
 800bf10:	ed1f 7a44 	vldr	s14, [pc, #-272]	; 800be04 <__kernel_rem_pio2f+0x300>
 800bf14:	440b      	add	r3, r1
 800bf16:	4622      	mov	r2, r4
 800bf18:	2a00      	cmp	r2, #0
 800bf1a:	da24      	bge.n	800bf66 <__kernel_rem_pio2f+0x462>
 800bf1c:	b34f      	cbz	r7, 800bf72 <__kernel_rem_pio2f+0x46e>
 800bf1e:	eef1 7a47 	vneg.f32	s15, s14
 800bf22:	edc8 7a00 	vstr	s15, [r8]
 800bf26:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 800bf2a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bf2e:	aa31      	add	r2, sp, #196	; 0xc4
 800bf30:	2301      	movs	r3, #1
 800bf32:	429c      	cmp	r4, r3
 800bf34:	da20      	bge.n	800bf78 <__kernel_rem_pio2f+0x474>
 800bf36:	b10f      	cbz	r7, 800bf3c <__kernel_rem_pio2f+0x438>
 800bf38:	eef1 7a67 	vneg.f32	s15, s15
 800bf3c:	edc8 7a01 	vstr	s15, [r8, #4]
 800bf40:	e7ba      	b.n	800beb8 <__kernel_rem_pio2f+0x3b4>
 800bf42:	ab30      	add	r3, sp, #192	; 0xc0
 800bf44:	ed5f 7a51 	vldr	s15, [pc, #-324]	; 800be04 <__kernel_rem_pio2f+0x300>
 800bf48:	440b      	add	r3, r1
 800bf4a:	2c00      	cmp	r4, #0
 800bf4c:	da05      	bge.n	800bf5a <__kernel_rem_pio2f+0x456>
 800bf4e:	b10f      	cbz	r7, 800bf54 <__kernel_rem_pio2f+0x450>
 800bf50:	eef1 7a67 	vneg.f32	s15, s15
 800bf54:	edc8 7a00 	vstr	s15, [r8]
 800bf58:	e7ae      	b.n	800beb8 <__kernel_rem_pio2f+0x3b4>
 800bf5a:	ed33 7a01 	vldmdb	r3!, {s14}
 800bf5e:	3c01      	subs	r4, #1
 800bf60:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bf64:	e7f1      	b.n	800bf4a <__kernel_rem_pio2f+0x446>
 800bf66:	ed73 7a01 	vldmdb	r3!, {s15}
 800bf6a:	3a01      	subs	r2, #1
 800bf6c:	ee37 7a27 	vadd.f32	s14, s14, s15
 800bf70:	e7d2      	b.n	800bf18 <__kernel_rem_pio2f+0x414>
 800bf72:	eef0 7a47 	vmov.f32	s15, s14
 800bf76:	e7d4      	b.n	800bf22 <__kernel_rem_pio2f+0x41e>
 800bf78:	ecb2 7a01 	vldmia	r2!, {s14}
 800bf7c:	3301      	adds	r3, #1
 800bf7e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bf82:	e7d6      	b.n	800bf32 <__kernel_rem_pio2f+0x42e>
 800bf84:	edd2 7a00 	vldr	s15, [r2]
 800bf88:	edd2 6a01 	vldr	s13, [r2, #4]
 800bf8c:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800bf90:	3801      	subs	r0, #1
 800bf92:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bf96:	ed82 7a00 	vstr	s14, [r2]
 800bf9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bf9e:	edc2 7a01 	vstr	s15, [r2, #4]
 800bfa2:	e798      	b.n	800bed6 <__kernel_rem_pio2f+0x3d2>
 800bfa4:	edd3 7a00 	vldr	s15, [r3]
 800bfa8:	edd3 6a01 	vldr	s13, [r3, #4]
 800bfac:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800bfb0:	3a01      	subs	r2, #1
 800bfb2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bfb6:	ed83 7a00 	vstr	s14, [r3]
 800bfba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bfbe:	edc3 7a01 	vstr	s15, [r3, #4]
 800bfc2:	e78d      	b.n	800bee0 <__kernel_rem_pio2f+0x3dc>
 800bfc4:	ed33 7a01 	vldmdb	r3!, {s14}
 800bfc8:	3c01      	subs	r4, #1
 800bfca:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bfce:	e78f      	b.n	800bef0 <__kernel_rem_pio2f+0x3ec>
 800bfd0:	eef1 6a66 	vneg.f32	s13, s13
 800bfd4:	eeb1 7a47 	vneg.f32	s14, s14
 800bfd8:	edc8 6a00 	vstr	s13, [r8]
 800bfdc:	ed88 7a01 	vstr	s14, [r8, #4]
 800bfe0:	eef1 7a67 	vneg.f32	s15, s15
 800bfe4:	e790      	b.n	800bf08 <__kernel_rem_pio2f+0x404>
 800bfe6:	bf00      	nop

0800bfe8 <scalbnf>:
 800bfe8:	ee10 3a10 	vmov	r3, s0
 800bfec:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 800bff0:	d02b      	beq.n	800c04a <scalbnf+0x62>
 800bff2:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800bff6:	d302      	bcc.n	800bffe <scalbnf+0x16>
 800bff8:	ee30 0a00 	vadd.f32	s0, s0, s0
 800bffc:	4770      	bx	lr
 800bffe:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 800c002:	d123      	bne.n	800c04c <scalbnf+0x64>
 800c004:	4b24      	ldr	r3, [pc, #144]	; (800c098 <scalbnf+0xb0>)
 800c006:	eddf 7a25 	vldr	s15, [pc, #148]	; 800c09c <scalbnf+0xb4>
 800c00a:	4298      	cmp	r0, r3
 800c00c:	ee20 0a27 	vmul.f32	s0, s0, s15
 800c010:	db17      	blt.n	800c042 <scalbnf+0x5a>
 800c012:	ee10 3a10 	vmov	r3, s0
 800c016:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800c01a:	3a19      	subs	r2, #25
 800c01c:	f24c 3150 	movw	r1, #50000	; 0xc350
 800c020:	4288      	cmp	r0, r1
 800c022:	dd15      	ble.n	800c050 <scalbnf+0x68>
 800c024:	eddf 7a1e 	vldr	s15, [pc, #120]	; 800c0a0 <scalbnf+0xb8>
 800c028:	eddf 6a1e 	vldr	s13, [pc, #120]	; 800c0a4 <scalbnf+0xbc>
 800c02c:	ee10 3a10 	vmov	r3, s0
 800c030:	eeb0 7a67 	vmov.f32	s14, s15
 800c034:	2b00      	cmp	r3, #0
 800c036:	bfb8      	it	lt
 800c038:	eef0 7a66 	vmovlt.f32	s15, s13
 800c03c:	ee27 0a87 	vmul.f32	s0, s15, s14
 800c040:	4770      	bx	lr
 800c042:	eddf 7a19 	vldr	s15, [pc, #100]	; 800c0a8 <scalbnf+0xc0>
 800c046:	ee27 0a80 	vmul.f32	s0, s15, s0
 800c04a:	4770      	bx	lr
 800c04c:	0dd2      	lsrs	r2, r2, #23
 800c04e:	e7e5      	b.n	800c01c <scalbnf+0x34>
 800c050:	4410      	add	r0, r2
 800c052:	28fe      	cmp	r0, #254	; 0xfe
 800c054:	dce6      	bgt.n	800c024 <scalbnf+0x3c>
 800c056:	2800      	cmp	r0, #0
 800c058:	dd06      	ble.n	800c068 <scalbnf+0x80>
 800c05a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c05e:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800c062:	ee00 3a10 	vmov	s0, r3
 800c066:	4770      	bx	lr
 800c068:	f110 0f16 	cmn.w	r0, #22
 800c06c:	da09      	bge.n	800c082 <scalbnf+0x9a>
 800c06e:	eddf 7a0e 	vldr	s15, [pc, #56]	; 800c0a8 <scalbnf+0xc0>
 800c072:	eddf 6a0e 	vldr	s13, [pc, #56]	; 800c0ac <scalbnf+0xc4>
 800c076:	ee10 3a10 	vmov	r3, s0
 800c07a:	eeb0 7a67 	vmov.f32	s14, s15
 800c07e:	2b00      	cmp	r3, #0
 800c080:	e7d9      	b.n	800c036 <scalbnf+0x4e>
 800c082:	3019      	adds	r0, #25
 800c084:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c088:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800c08c:	ed9f 0a08 	vldr	s0, [pc, #32]	; 800c0b0 <scalbnf+0xc8>
 800c090:	ee07 3a90 	vmov	s15, r3
 800c094:	e7d7      	b.n	800c046 <scalbnf+0x5e>
 800c096:	bf00      	nop
 800c098:	ffff3cb0 	.word	0xffff3cb0
 800c09c:	4c000000 	.word	0x4c000000
 800c0a0:	7149f2ca 	.word	0x7149f2ca
 800c0a4:	f149f2ca 	.word	0xf149f2ca
 800c0a8:	0da24260 	.word	0x0da24260
 800c0ac:	8da24260 	.word	0x8da24260
 800c0b0:	33000000 	.word	0x33000000

0800c0b4 <floorf>:
 800c0b4:	ee10 3a10 	vmov	r3, s0
 800c0b8:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800c0bc:	3a7f      	subs	r2, #127	; 0x7f
 800c0be:	2a16      	cmp	r2, #22
 800c0c0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800c0c4:	dc2a      	bgt.n	800c11c <floorf+0x68>
 800c0c6:	2a00      	cmp	r2, #0
 800c0c8:	da11      	bge.n	800c0ee <floorf+0x3a>
 800c0ca:	eddf 7a18 	vldr	s15, [pc, #96]	; 800c12c <floorf+0x78>
 800c0ce:	ee30 0a27 	vadd.f32	s0, s0, s15
 800c0d2:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800c0d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c0da:	dd05      	ble.n	800c0e8 <floorf+0x34>
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	da23      	bge.n	800c128 <floorf+0x74>
 800c0e0:	4a13      	ldr	r2, [pc, #76]	; (800c130 <floorf+0x7c>)
 800c0e2:	2900      	cmp	r1, #0
 800c0e4:	bf18      	it	ne
 800c0e6:	4613      	movne	r3, r2
 800c0e8:	ee00 3a10 	vmov	s0, r3
 800c0ec:	4770      	bx	lr
 800c0ee:	4911      	ldr	r1, [pc, #68]	; (800c134 <floorf+0x80>)
 800c0f0:	4111      	asrs	r1, r2
 800c0f2:	420b      	tst	r3, r1
 800c0f4:	d0fa      	beq.n	800c0ec <floorf+0x38>
 800c0f6:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800c12c <floorf+0x78>
 800c0fa:	ee30 0a27 	vadd.f32	s0, s0, s15
 800c0fe:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800c102:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c106:	ddef      	ble.n	800c0e8 <floorf+0x34>
 800c108:	2b00      	cmp	r3, #0
 800c10a:	bfbe      	ittt	lt
 800c10c:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 800c110:	fa40 f202 	asrlt.w	r2, r0, r2
 800c114:	189b      	addlt	r3, r3, r2
 800c116:	ea23 0301 	bic.w	r3, r3, r1
 800c11a:	e7e5      	b.n	800c0e8 <floorf+0x34>
 800c11c:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800c120:	d3e4      	bcc.n	800c0ec <floorf+0x38>
 800c122:	ee30 0a00 	vadd.f32	s0, s0, s0
 800c126:	4770      	bx	lr
 800c128:	2300      	movs	r3, #0
 800c12a:	e7dd      	b.n	800c0e8 <floorf+0x34>
 800c12c:	7149f2ca 	.word	0x7149f2ca
 800c130:	bf800000 	.word	0xbf800000
 800c134:	007fffff 	.word	0x007fffff

0800c138 <_init>:
 800c138:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c13a:	bf00      	nop
 800c13c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c13e:	bc08      	pop	{r3}
 800c140:	469e      	mov	lr, r3
 800c142:	4770      	bx	lr

0800c144 <_fini>:
 800c144:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c146:	bf00      	nop
 800c148:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c14a:	bc08      	pop	{r3}
 800c14c:	469e      	mov	lr, r3
 800c14e:	4770      	bx	lr
