#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000001054a60 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0000000001196ad0_0 .var "A", 0 0;
v0000000001196b70_0 .var "B", 0 0;
v0000000001196c10_0 .var "C", 0 0;
v0000000001196cb0_0 .var "D", 0 0;
v0000000001196d50_0 .net "Y", 0 0, L_0000000001063c80;  1 drivers
S_00000000010575f0 .scope module, "DUT" "mydesign" 2 7, 3 1 0, S_0000000001054a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Y";
L_00000000010643c0/d .functor NAND 1, v0000000001196ad0_0, v0000000001196b70_0, C4<1>, C4<1>;
L_00000000010643c0 .delay 1 (1,1,1) L_00000000010643c0/d;
L_0000000001063c10/d .functor AND 1, v0000000001196c10_0, v0000000001196cb0_0, C4<1>, C4<1>;
L_0000000001063c10 .delay 1 (1,1,1) L_0000000001063c10/d;
L_0000000001063c80/d .functor OR 1, L_00000000010643c0, L_0000000001063c10, C4<0>, C4<0>;
L_0000000001063c80 .delay 1 (1,1,1) L_0000000001063c80/d;
v000000000119bef0_0 .net "A", 0 0, v0000000001196ad0_0;  1 drivers
v0000000001066090_0 .net "B", 0 0, v0000000001196b70_0;  1 drivers
v0000000001057780_0 .net "C", 0 0, v0000000001196c10_0;  1 drivers
v0000000001057820_0 .net "D", 0 0, v0000000001196cb0_0;  1 drivers
v00000000011968f0_0 .net "Y", 0 0, L_0000000001063c80;  alias, 1 drivers
v0000000001196990_0 .net "t1", 0 0, L_00000000010643c0;  1 drivers
v0000000001196a30_0 .net "t2", 0 0, L_0000000001063c10;  1 drivers
    .scope S_0000000001054a60;
T_0 ;
    %vpi_call 2 10 "$monitor", $time, " A=%b B=%b C=%b D=%b Y=%b", v0000000001196ad0_0, v0000000001196b70_0, v0000000001196c10_0, v0000000001196cb0_0, v0000000001196d50_0 {0 0 0};
    %vpi_call 2 11 "$dumpfile", "mydesign.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000001054a60 {0 0 0};
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001196ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001196b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001196c10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001196cb0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001196ad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001196b70_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001196c10_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 17 "$finish" {0 0 0};
    %vpi_call 2 18 "$display", "Compilled Successfully" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "mydesign-test.v";
    "mydesign.v";
