
AVRASM ver. 2.2.7  D:\Documenten\OneDrive\Universiteit\MA1EE\Semester 2\Sensors and Microsystem Electronics\Microcontroller\Atmel\ProjectDino\ProjectDino\main.asm Thu May 10 11:39:25 2018

[builtin](2): Including file 'D:/Program Files D\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.150\avrasm\inc\m328pdef.inc'
D:\Documenten\OneDrive\Universiteit\MA1EE\Semester 2\Sensors and Microsystem Electronics\Microcontroller\Atmel\ProjectDino\ProjectDino\main.asm(8): Including file 'D:/Program Files D\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.150\avrasm\inc\m328pdef.inc'
D:\Documenten\OneDrive\Universiteit\MA1EE\Semester 2\Sensors and Microsystem Electronics\Microcontroller\Atmel\ProjectDino\ProjectDino\main.asm(56): Including file 'D:\Documenten\OneDrive\Universiteit\MA1EE\Semester 2\Sensors and Microsystem Electronics\Microcontroller\Atmel\ProjectDino\ProjectDino\keyboard.inc'
D:\Documenten\OneDrive\Universiteit\MA1EE\Semester 2\Sensors and Microsystem Electronics\Microcontroller\Atmel\ProjectDino\ProjectDino\main.asm(57): Including file 'D:\Documenten\OneDrive\Universiteit\MA1EE\Semester 2\Sensors and Microsystem Electronics\Microcontroller\Atmel\ProjectDino\ProjectDino\drawings.inc'
[builtin](2): Including file 'D:/Program Files D\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.150\avrasm\inc\m328pdef.inc'
D:\Documenten\OneDrive\Universiteit\MA1EE\Semester 2\Sensors and Microsystem Electronics\Microcontroller\Atmel\ProjectDino\ProjectDino\main.asm(8): Including file 'D:/Program Files D\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.150\avrasm\inc\m328pdef.inc'
D:\Documenten\OneDrive\Universiteit\MA1EE\Semester 2\Sensors and Microsystem Electronics\Microcontroller\Atmel\ProjectDino\ProjectDino\main.asm(56): Including file 'D:\Documenten\OneDrive\Universiteit\MA1EE\Semester 2\Sensors and Microsystem Electronics\Microcontroller\Atmel\ProjectDino\ProjectDino\keyboard.inc'
D:\Documenten\OneDrive\Universiteit\MA1EE\Semester 2\Sensors and Microsystem Electronics\Microcontroller\Atmel\ProjectDino\ProjectDino\main.asm(57): Including file 'D:\Documenten\OneDrive\Universiteit\MA1EE\Semester 2\Sensors and Microsystem Electronics\Microcontroller\Atmel\ProjectDino\ProjectDino\drawings.inc'
                                 
                                 ;
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; The dinosaur game
                                 ;
                                 ; Created: 28/04/2018 17:37:02
                                 ; Authors : Remco Royen & Johan Jacobs
                                 ;
                                 
                                 .INCLUDE "m328pdef.inc"			; Load addresses of (I/O) registers
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 .def mulLSB = R0
                                 .def mulMSB = R1
                                 
                                 .def memoryByteRegister = R2
                                 
                                 .def maxNmbrOfCacti = R3
                                 .def nmbrOfCacti = R4
                                 
                                 .def counter = R16				; Register that serves for all kind of counter actions
                                 .def illuminatedRow = R17		; Indicates the row that will be illuminated
                                 .def tempRegister = R18			; Temporary register for short-time savings
                                 
                                 .def waitingcounter0 = R19
                                 .def waitingcounter1 = R20
                                 .def keyboardPressed = R21
                                 .def registerBitCounter = R22
                                 
                                 .def gameState = R23 ; = 0x00 -> Playing
                                 					 ; = 0xFF -> Wait for button to play
                                 
                                 .def xpos = R24
                                 .def ypos = R25
                                 
                                 
                                 .equ bufferStartAddress = 0x0100
                                 .equ cactusMemory = 0x0300
                                 .equ dinoMemory = 0x0350
                                 .equ speedMemory = 0x360
                                 
                                 .equ maxValueCounter0 = 255;255
                                 .equ maxValueCounter1 = 2;255
                                 .equ maxValueCounter2 = 0;40
                                 
                                 .ORG 0x0000
000000 c142                      RJMP initGameState					; First instruction that is executed by the microcontroller
                                 
                                 .ORG 0x0012
000012 c1a7                      RJMP Timer2OverflowInterrupt
                                 
                                 .ORG 0x001A
00001a c15b                      RJMP Timer1OverflowInterrupt
                                 
                                 .ORG 0x0020
000020 c161                      RJMP Timer0OverflowInterrupt
                                 
                                 
                                 .include "keyboard.inc"
                                 
                                  * keyboard.inc
                                  *
                                  *  Created: 2/05/2018 17:07:28
                                  *   Author: Johan Jacobs & Remco Royen
                                  */ 
                                 
                                  /* Registers R16, R17 and R18 are used in this function together with xpos (=R24) and ypos (=R25)*/
                                  checkKeyboard:
000021 930f                      	push R16
000022 931f                      	push R17
000023 932f                      	push R18
                                 	; Configure rows as inputs
000024 9854                      	CBI DDRD,4
000025 9a5c                      	SBI PORTD,4
000026 9855                      	CBI DDRD,5
000027 9a5d                      	SBI PORTD,5
000028 9856                      	CBI DDRD,6
000029 9a5e                      	SBI PORTD,6
00002a 9857                      	CBI DDRD,7
00002b 9a5f                      	SBI PORTD,7
                                 	; Configure columns as outputs: outputs cannot have a pull-up resistor
00002c 9a50                      	SBI DDRD,0
00002d 9a51                      	SBI DDRD,1
00002e 9a52                      	SBI DDRD,2
00002f 9a53                      	SBI DDRD,3
                                 
                                 
                                 	; Two step method
                                 	; Set columns low (outputs): write zeros to outputs and check if we read something from input
                                 	; CBI PORTD,4 --> this would turn off the pull up resistor at the input, which doesn't make sense
000030 9858                      	CBI PORTD,0
000031 9859                      	CBI PORTD,1
000032 985a                      	CBI PORTD,2
000033 985b                      	CBI PORTD,3
                                 	; Read from rows (inputs)
000034 e001                      	LDI R16,1			; Row counter
                                 
000035 9b4c                      	SBIS PIND, 4
000036 c00a                      	RJMP readColumns
000037 0f00                      	LSL R16
000038 9b4d                      	SBIS PIND, 5
000039 c007                      	RJMP readColumns
00003a 0f00                      	LSL R16
00003b 9b4e                      	SBIS PIND, 6
00003c c004                      	RJMP readColumns
00003d 0f00                      	LSL R16
00003e 9b4f                      	SBIS PIND, 7
00003f c001                      	RJMP readColumns
000040 c02d                      	RJMP nothingPressed					; If nothing is pressed, return to rest of program
                                 
                                 
                                 
                                 	readColumns:
                                 	; Configure columns as inputs
000041 9850                      	CBI DDRD,0
000042 9a58                      	SBI PORTD,0
000043 9851                      	CBI DDRD,1
000044 9a59                      	SBI PORTD,1
000045 9852                      	CBI DDRD,2
000046 9a5a                      	SBI PORTD,2
000047 9853                      	CBI DDRD,3
000048 9a5b                      	SBI PORTD,3
                                 	; Configure rows as outputs
000049 9a54                      	SBI DDRD,4
00004a 9a55                      	SBI DDRD,5
00004b 9a56                      	SBI DDRD,6
00004c 9a57                      	SBI DDRD,7
                                 
                                 
                                 	; Set rows low (outputs): write zeros to outputs and check if we read something from input
00004d 985c                      	CBI PORTD,4
00004e 985d                      	CBI PORTD,5
00004f 985e                      	CBI PORTD,6
000050 985f                      	CBI PORTD,7
                                 
                                 	; Read from columns (inputs)
000051 e110                      	LDI R17,16			; Column counter
                                 
000052 9b48                      	SBIS PIND, 0
000053 c00a                      	RJMP evaluate
000054 0f11                      	LSL R17
000055 9b49                      	SBIS PIND, 1
000056 c007                      	RJMP evaluate
000057 0f11                      	LSL R17
000058 9b4a                      	SBIS PIND, 2
000059 c004                      	RJMP evaluate
00005a 0f11                      	LSL R17
00005b 9b4b                      	SBIS PIND, 3
00005c c001                      	RJMP evaluate
00005d c010                      	RJMP nothingPressed			; All columns are high so no button was pressed
                                 
                                 	evaluate:
00005e 0f01                      	ADD R16, R17
                                 
00005f e428                      	LDI R18, 0b01001000				; Evaluate button 8: 0100 1000
000060 1702                      	CP R16, R18
000061 f021                      	BREQ button8
                                 
000062 e421                      	LDI R18, 0b01000001				; Evaluate button 0: 0100 0001
000063 1702                      	CP R16, R18
000064 f029                      	BREQ button0
000065 c00b                      	RJMP checkKeyboardRet
                                 
                                 	button8:
000066 3050                      		CPI keyboardPressed,0
000067 f449                      		BRNE checkKeyboardRet
000068 9553                      		INC keyboardPressed
                                 		//rcall dinoJump
000069 c007                      		RJMP checkKeyboardRet
                                 
                                 	button0:
00006a 3050                      		CPI keyboardPressed,0
00006b f429                      		BRNE checkKeyboardRet
00006c 2777                      		CLR gameState
00006d c003                      		RJMP checkKeyboardRet
                                 
                                 
                                 	/*
                                 	LDI R18, 0x84				; Evaluate button 4: 1000 0100
                                 	CP R16, R18
                                 	BREQ button4
                                 
                                 	LDI R18, 0x88				; Evaluate button 7: 1000 1000
                                 	CP R16, R18
                                 	BREQ button7
                                 
                                 
                                 
                                 	
                                 	turnOffLeds:
                                 		SBI PORTC,2									; Output Vcc => upper LED turned off!
                                 		SBI PORTC,3									; Output Vcc => lower LED is turned off!
                                 		ret
                                 
                                 	button4: 
                                 	CBI PORTC,3
                                 	RJMP checkKeyboard
                                 	button8:
                                 	CBI PORTC,2
                                 	RJMP checkKeyboard
                                 	button7:
                                 	CBI PORTC,2
                                 	CBI PORTC,3
                                 	RJMP checkKeyboard*/
                                 
                                 	nothingPressed:
00006e 3755                      		CPI keyboardPressed, 117			; Check if dino has landed
00006f f008                      		BRLO checkKeyboardRet
000070 2755                      		CLR keyboardPressed				; Only reset this register if the key has been released
                                 
                                 	checkKeyboardRet:
000071 912f                      		pop R18
000072 911f                      		pop R17
000073 910f                      		pop R16
000074 9508                      		ret
                                 
                                 /*dinoJumpold:
                                 	push ypos
                                 	push tempRegister
                                 	push XH
                                 	push XL
                                 
                                 	dinoJump:
                                 		LDI XH, HIGH(dinoMemory)
                                 		LDI XL, LOW(dinoMemory+1)		; The xposition of the dinosaur never changes, so we can just load the address of the y position and change that value
                                 		LD tempRegister, X				; Load old ypos
                                 		DEC tempRegister				; Decrease ypos (go up)
                                 		ST X,tempRegister				; Store ypos
                                 		RJMP timer0Ret
                                 
                                 	dinoDrop:
                                 		LDI XH, HIGH(dinoMemory)
                                 		LDI XL, LOW(dinoMemory+1)		; The xposition of the dinosaur never changes, so we can just load the address of the y position and change that value
                                 		LD tempRegister, X				; Load old ypos
                                 		INC tempRegister				; Increase ypos (go down)
                                 		ST X,tempRegister				; Store ypos
                                 		RJMP timer0Ret
                                 
                                 
                                 	dinoJumpRet:
                                 		pop XL
                                 		pop XH
                                 		pop tempRegister
                                 		pop ypos
                                 		ret*/
                                 
                                 
                                 /* Keyboard layout for evaluation */
                                 
                                 /* Button 7: 1000 1000 | Button 8: 0100 1000 | Button 9: 0010 1000 | Button F: 0001 1000 */
                                 /* Button 4: 1000 0100 | Button 5: 0100 0100 | Button 6: 0010 0100 | Button E: 0001 0100 */
                                 /* Button 1: 1000 0010 | Button 2: 0100 0010 | Button 3: 0010 0010 | Button D: 0001 0010 */
                                 .include "drawings.inc"
                                 
                                  * drawings.inc
                                  *
                                  *  Created: 2/05/2018 19:50:45
                                  *   Authors: Johan Jacobs & Remco Royen
                                  */ 
                                  drawPixel:
                                 
000075 938f                      	PUSH xpos
000076 939f                      	PUSH ypos
                                 
000077 930f                      	PUSH counter
000078 932f                      	PUSH tempregister
                                 
000079 93bf                      	PUSH XH
00007a 93af                      	PUSH XL
                                 
00007b e0b1                      	LDI XH, HIGH(bufferStartAddress)
00007c e0a0                      	LDI XL, LOW(bufferStartAddress)
                                 
00007d 3097                      	CPI ypos,7
00007e f010                      	BRLO UpperPartScreen
                                 
00007f 5097                      		SUBI ypos,7
000080 9688                      		ADIW xpos, 40
                                 
                                 	UpperPartScreen:
                                 
000081 e02a                      		LDI tempRegister,10
000082 9f92                      		MUL ypos,tempRegister
000083 0da0                      		ADD XL,mulLSB
                                 
000084 2f28                      		MOV tempRegister,xpos
000085 9526                      		LSR tempregister
000086 9526                      		LSR tempregister
000087 9526                      		LSR tempregister
000088 0fa2                      		ADD XL,tempregister
                                 		
000089 7087                      		ANDI xpos, 0b00000111
00008a e000                      		LDI counter,0
00008b e021                      		LDI tempregister,1
                                 		bitContent:
00008c 1780                      			CP xpos,counter
00008d f019                      			BREQ bitFound
00008e 0f22                      			LSL tempregister
00008f 9503                      			INC counter
000090 cffb                      			RJMP bitContent
                                 		
                                 		bitfound:
                                 		
000091 918c                      		LD xpos, X ; The old byte content is stored in xpos
                                 
                                 		; Collision detect
000092 2f08                      		MOV counter,xpos ; Counter is used as a temp register
000093 2302                      		AND counter,tempregister
000094 3000                      		CPI counter,0
000095 f009                      		BREQ noCollision
000096 ef7f                      			SER gameState		// Comment this to turn off collision
                                 
                                 		noCollision:
                                 		; Draw updated field
000097 2b28                      		OR tempregister,xpos
000098 932d                      		ST X+,tempregister	
                                 	
000099 91af                      	POP XL
00009a 91bf                      	POP XH
                                 
00009b 912f                      	POP tempregister
00009c 910f                      	POP counter
                                 
00009d 919f                      	POP ypos
00009e 918f                      	POP xpos
                                 
00009f 9508                      RET
                                 
                                 
                                 addCactus:
0000a0 938f                      	push xpos
0000a1 939f                      	push ypos
                                 
0000a2 932f                      	PUSH tempregister
                                 
0000a3 93bf                      	push XH
0000a4 93af                      	push XL
                                 
0000a5 e0b3                      	LDI XH, HIGH(cactusMemory)			// Point to start of cactusMemory
0000a6 e0a0                      	LDI XL, LOW(cactusMemory)
                                 
0000a7 2d24                      	MOV tempregister, nmbrOfCacti
0000a8 0f22                      	LSL tempregister
                                 
0000a9 0fa2                      	ADD XL , tempregister
                                 
0000aa e286                      	LDI xpos, 38							// xpos of cactus
0000ab 938d                      	ST X+, xpos
0000ac e09a                      	LDI ypos, 10							// ypos of cactus
0000ad 939d                      	ST X+, ypos
                                 
0000ae 9443                      	INC nmbrOfCacti
                                 
0000af 91af                      	pop XL
0000b0 91bf                      	pop XH
                                 
0000b1 912f                      	pop tempregister
0000b2 919f                      	pop ypos
0000b3 918f                      	pop xpos
0000b4 9508                      	ret
                                 
                                 drawCactus:
0000b5 938f                      	push xpos
0000b6 939f                      	push ypos
0000b7 924f                      	push nmbrOfCacti
                                 
0000b8 932f                      	push tempregister
0000b9 93bf                      	push XH
0000ba 93af                      	push XL
                                 
0000bb 2d24                      	MOV tempregister,nmbrOfCacti
                                 
                                 	// Assume that x and y postions of the first cactus to draw are saved in respectively the first byte at cactusMemory and the 2nd byte
0000bc e0b3                      	LDI XH, HIGH(cactusMemory) 
0000bd e0a0                      	LDI XL, LOW(cactusMemory)
                                 
                                 	drawNextCactus:
0000be 3020                      		CPI tempregister,0
0000bf f081                      		BREQ noCactusLeft 
0000c0 952a                      		DEC tempregister
                                 
                                 	testing:
0000c1 918d                      		LD xpos, X+
0000c2 919d                      		LD ypos, X+	
                                 
0000c3 dfb1                      		rcall drawPixel
0000c4 9593                      		inc ypos
0000c5 dfaf                      		rcall drawPixel
0000c6 9583                      		inc xpos
0000c7 dfad                      		rcall drawPixel
0000c8 958a                      		dec xpos
0000c9 958a                      		dec xpos
0000ca dfaa                      		rcall drawPixel
0000cb 9583                      		inc xpos
0000cc 9593                      		inc ypos
0000cd dfa7                      		rcall drawPixel
0000ce 9593                      		inc ypos
0000cf dfa5                      		rcall drawPixel
                                 
                                 
                                 	noCactusLeft:	
0000d0 91af                      		pop XL
0000d1 91bf                      		pop XH
0000d2 912f                      		pop tempregister
0000d3 904f                      		pop nmbrOfCacti
                                 
0000d4 919f                      		pop ypos
0000d5 918f                      		pop xpos
0000d6 9508                      		ret
                                 
                                 moveCactus:
0000d7 938f                      	push xpos
0000d8 932f                      	push tempRegister
0000d9 93bf                      	push XH
0000da 93af                      	push XL
                                 
0000db 2d24                      	mov tempregister, nmbrOfCacti
                                 
0000dc e0b3                      	LDI XH, HIGH(cactusMemory) 
0000dd e0a0                      	LDI XL, LOW(cactusMemory)
                                 
                                 	moveNextCactus:
0000de 3020                      		CPI tempregister,0
0000df f069                      		BREQ noCactiLeft
0000e0 952a                      		DEC tempregister
                                 
0000e1 918c                      		LD xpos, X
0000e2 958a                      		DEC xpos			// Move cactus 1 xpos to the left
0000e3 f429                      		BRNE store
                                 
0000e4 944a                      		DEC nmbrOfCacti
                                 		//RCALL deleteFirstCactus
0000e5 dfba                      		rcall addCactus
0000e6 95a3                      		INC XL
0000e7 95a3                      		INC XL
0000e8 cff5                      		RJMP moveNextCactus
                                 
                                 	store:
0000e9 938c                      		ST X, xpos
                                 
0000ea 95a3                      		INC XL
0000eb 95a3                      		INC XL
0000ec cff1                      		RJMP moveNextCactus
                                 
                                 	noCactiLeft:
0000ed 91af                      		pop XL
0000ee 91bf                      		pop XH
0000ef 912f                      		pop tempregister
0000f0 918f                      		pop xpos
0000f1 9508                      		ret
                                 
                                 drawDino:
0000f2 938f                      	push xpos
0000f3 939f                      	push ypos
                                 
0000f4 93bf                      	push XH
0000f5 93af                      	push XL
                                 
                                 	// Assume that x and y postions of the first cactus to draw are saved in respectively the first byte at cactusMemory and the 2nd byte
0000f6 e0b3                      	LDI XH, HIGH(dinoMemory) 
0000f7 e5a0                      	LDI XL, LOW(dinoMemory)
0000f8 918d                      	LD xpos, X+
0000f9 919c                      	LD ypos, X
                                 
0000fa df7a                      	rcall drawPixel
0000fb 958a                      	dec xpos
0000fc df78                      	rcall drawPixel
0000fd 9593                      	inc ypos
0000fe df76                      	rcall drawPixel
0000ff 9593                      	inc ypos
000100 df74                      	rcall drawPixel
000101 9583                      	inc xpos
000102 df72                      	rcall drawPixel
000103 958a                      	dec xpos
000104 9593                      	inc ypos
000105 df6f                      	rcall drawPixel
000106 9593                      	inc ypos
000107 df6d                      	rcall drawPixel
000108 9593                      	inc ypos
000109 df6b                      	rcall drawPixel
00010a 959a                      	dec ypos
00010b 959a                      	dec ypos
00010c 958a                      	dec xpos
00010d df67                      	rcall drawPixel
00010e 959a                      	dec ypos
00010f df65                      	rcall drawPixel
000110 958a                      	dec xpos
000111 df63                      	rcall drawPixel
000112 9593                      	inc ypos
000113 df61                      	rcall drawPixel
000114 9593                      	inc ypos
000115 df5f                      	rcall drawPixel
000116 9593                      	inc ypos
000117 df5d                      	rcall drawPixel
                                 	
000118 91af                      	pop XL
000119 91bf                      	pop XH
00011a 919f                      	pop ypos
00011b 918f                      	pop xpos
00011c 9508                      	ret
                                 
                                 initDino:
00011d 938f                      	push xpos
00011e 939f                      	push ypos
00011f 93bf                      	push XH
000120 93af                      	push XL
                                 
000121 e0b3                      	LDI XH, HIGH(dinoMemory)			// Point to start of dinoMemory
000122 e5a0                      	LDI XL, LOW(dinoMemory)
                                 
000123 e084                      	LDI xpos, 4							// xpos of dino
000124 938d                      	ST X+, xpos
000125 e098                      	LDI ypos, 8
000126 939d                      	ST X+, ypos
                                 
000127 91af                      	pop XL
000128 91bf                      	pop XH
000129 919f                      	pop ypos
00012a 918f                      	pop xpos
00012b 9508                      	ret
                                 
                                 deleteFirstCactus:
                                 
00012c 938f                      	push xpos
00012d 932f                      	push tempregister
00012e 924f                      	PUSH nmbrOfCacti
00012f 93bf                      	push XH
000130 93af                      	push XL
                                 
000131 2d24                      	mov tempregister, nmbrOfCacti
                                 
000132 e0b3                      	LDI XH, HIGH(cactusMemory) 
000133 e0a0                      	LDI XL, LOW(cactusMemory)
                                 
000134 0f22                      	LSL tempregister
                                 
                                 	stillDeleting:
000135 f039                      		BREQ deletingDone
000136 9612                      		ADIW XL,2
000137 912c                      		LD tempregister,X
000138 95aa                      		DEC XL
000139 95aa                      		DEC XL
00013a 932d                      		ST X+,tempregister
00013b 952a                      		DEC tempregister
00013c cff8                      		RJMP stillDeleting
                                 
                                 
                                 	deletingDone:
00013d 91af                      	pop XL
00013e 91bf                      	pop XH
00013f 904f                      	pop nmbrOfCacti
000140 912f                      	pop tempregister
000141 918f                      	pop xpos
                                 	
000142 9508                      
                                 ////////////////////////////////////////////////////////////
                                 //-------------------------INIT---------------------------//
                                 ////////////////////////////////////////////////////////////
                                 
                                 initGameState:
                                 
                                 	; Begin in idle state
000143 ef7f                      	SER gameState
                                 
                                 init:
                                 
                                 	; Configure output pin PB3 (Data input screen)
000144 9a23                      	SBI DDRB,3					; Pin PB3 is an output
000145 982b                      	CBI PORTB,3					; Output low => initial condition low!
                                 
                                 	; Configure output pin PB4 (Screen latching and enable'ing)
000146 9a24                      	SBI DDRB,4					; Pin PB4 is an output
000147 982c                      	CBI PORTB,4					; Output low => initial condition low!
                                 
                                 	; Configure output pin PB5 (Clock Screen)
000148 9a25                      	SBI DDRB,5					; Pin PB5 is an output
000149 982d                      	CBI PORTB,5					; Output low => initial condition low!
                                 
                                 	; Configure a LED as output (to test things)
00014a 9a3a                      	SBI DDRC,2					; Pin PC2 is an output 
00014b 9a42                      	SBI PORTC,2					; Output Vcc => upper LED turned off!
                                 
                                 	; No cacti drawn
00014c 2444                      	CLR nmbrOfCacti
                                 
                                 	; First level only one cactus
00014d 2433                      	CLR maxNmbrOfCacti
00014e 9433                      	INC maxNmbrOfCacti
                                 
                                 	; Initialize dinosaur and draw first cactus
00014f dfcd                      	rcall initDino
000150 df4f                      	rcall addCactus
                                 
                                 	; Make sure keyboardPressed is zero
000151 2755                      	CLR keyboardPressed
                                 
                                 	////////////////////////////////////////////
                                 	//- Timer1 (16 bit timer) initialisation -//
                                 	////////////////////////////////////////////
                                 
                                 	; Select normal counter mode
000152 e020                      	LDI tempRegister, 0x0
000153 9320 0080                 	STS TCCR1A, tempRegister
                                 	;set timer1 prescaler to 64 == 011, 1024 == 101 (Important: this is different for 8 bit timer)
000155 e023                      	LDI tempRegister, 0x03
000156 9320 0081                 	STS TCCR1B,tempRegister
                                 
                                 	/* Initial timer value will be 5 Hz. As the game progresses, the frequency at which the cacti move should be increased. We will do this by adding an immediate to the Y registers and storing this in TCNT1.  */
                                 	; Prescaler 64: 65536 - 16 000 000/64/5 = 65536 - 50000 = 15536 => 00111100 10110000
000158 e3dc                      	LDI YH, 0b00111100
000159 ebc0                      	LDI YL, 0b10110000
                                 
00015a 93d0 0085                 	STS TCNT1H, YH
00015c 93c0 0084                 	STS TCNT1L, YL
                                 
                                 	///////////////////////////////////////////
                                 	//- Timer0 (8 bit timer) initialisation -//
                                 	///////////////////////////////////////////
                                 
                                 	; Select normal counter mode
00015e e020                      	LDI tempRegister, 0x0
00015f bd24                      	OUT TCCR0A, tempRegister
                                 	;set timer0 prescaler to 1024
000160 e025                      	LDI tempRegister, 0x05
000161 bd25                      	OUT TCCR0B,tempRegister
                                 	;set correct reload values 256 - 16 000 000/1024/62 = 4 (after rounding)
000162 e024                      	LDI tempRegister, 4
000163 bd26                      	OUT TCNT0,tempRegister		; TCNT0 = Timer/counter
                                 
                                 	///////////////////////////////////////////
                                 	//- Timer2 (8 bit timer) initialisation -//
                                 	///////////////////////////////////////////
                                 
                                 	; Select normal counter mode
000164 e020                      	LDI tempRegister, 0x0
000165 9320 00b0                 	STS TCCR2A, tempRegister
                                 	;set timer2 prescaler to 1024 == 111, 
000167 e027                      	LDI tempRegister, 0x07
000168 9320 00b1                 	STS TCCR2B,tempRegister
                                 	;set correct reload values 256 - 16 000 000/1024/61 = 0 (after rounding)
00016a e020                      	LDI tempRegister, 0
00016b 9320 00b2                 	STS TCNT2,tempRegister
                                 
                                 	//////////////////////////
                                 	//- Enable interrupts -//
                                 	/////////////////////////
                                 
00016d 9478                      	SEI									; (SEI: global interrupt enable)
00016e e021                      	LDI tempRegister, 1
00016f 9320 006f                 	STS TIMSK1, tempRegister			; set peripheral interrupt flag
000171 9320 006e                 	STS TIMSK0, tempRegister
000173 9320 0070                 	STS TIMSK2, tempRegister
000175 c04f                      	RJMP main
                                 
                                 
                                 Timer1OverflowInterrupt:
000176 932f                      	push tempRegister
000177 b72f                      	IN tempRegister, SREG
000178 932f                      	push tempRegister
                                 	/* Reset timer values */
000179 93d0 0085                 	STS TCNT1H, YH
00017b 93c0 0084                 	STS TCNT1L, YL
                                 
                                 	/* Move the cactus */
00017d df59                      	rcall moveCactus
                                 
                                 	timer1Ret:
00017e 912f                      		pop tempRegister
00017f bf2f                      		OUT SREG, tempRegister
000180 912f                      		pop tempRegister
000181 9518                      		RETI
                                 
                                 Timer0OverflowInterrupt:
000182 93bf                      	push XH
000183 93af                      	push XL
000184 932f                      	push tempRegister
000185 b72f                      	IN tempRegister, SREG
000186 932f                      	push tempRegister
                                 
                                 	/* Reset timer values */
000187 e024                      	LDI tempRegister, 4
000188 bd26                      	OUT TCNT0,tempRegister		; TCNT0 = Timer/counter
                                 
                                 	/*  Check if jump key was pressed. If it has been pressed, the dinosaur will move up, float, and move down. 
                                 		Most of this could be written in a function call, but that would probably waste more time. Unfortunately 
                                 		I don't see a less redundant way for all of the compare statements. */
000189 3051                      	CPI keyboardPressed,1
00018a f148                      	BRLO timer0Ret					; Branch if Lower
                                 
                                 	; Move dino 1 pixel up
00018b 9553                      	INC keyboardPressed
00018c 3052                      	CPI keyboardPressed, 2
00018d f0c9                      	BREQ dinoJump
00018e 3057                      	CPI keyboardPressed, 7
00018f f0b9                      	BREQ dinoJump
000190 305c                      	CPI keyboardPressed, 12
000191 f0a9                      	BREQ dinoJump
000192 3151                      	CPI keyboardPressed, 17
000193 f099                      	BREQ dinoJump
000194 3156                      	CPI keyboardPressed, 22
000195 f089                      	BREQ dinoJump
000196 315b                      	CPI keyboardPressed, 27
000197 f079                      	BREQ dinoJump
                                 	; Move dino 1 pixel down
000198 355c                      	CPI keyboardPressed, 92
000199 f099                      	BREQ dinoDrop
00019a 3651                      	CPI keyboardPressed, 97
00019b f089                      	BREQ dinoDrop
00019c 3656                      	CPI keyboardPressed, 102
00019d f079                      	BREQ dinoDrop
00019e 365b                      	CPI keyboardPressed, 107
00019f f069                      	BREQ dinoDrop
0001a0 3750                      	CPI keyboardPressed, 112
0001a1 f059                      	BREQ dinoDrop
0001a2 3755                      	CPI keyboardPressed, 117
0001a3 f049                      	BREQ dinoDrop
                                 	; reset keyboard pressed register
0001a4 3756                      	CPI keyboardPressed, 118			
0001a5 f069                      	BREQ preventOverflow
0001a6 c00d                      	RJMP timer0Ret						; Skip everything in other cases
                                 	dinoJump:
0001a7 e0b3                      		LDI XH, HIGH(dinoMemory)
0001a8 e5a1                      		LDI XL, LOW(dinoMemory+1)		; The xposition of the dinosaur never changes, so we can just load the address of the y position and change that value
0001a9 912c                      		LD tempRegister, X				; Load old ypos
0001aa 952a                      		DEC tempRegister				; Decrease ypos (go up)
0001ab 932c                      		ST X,tempRegister				; Store ypos
0001ac c007                      		RJMP timer0Ret
                                 
                                 	dinoDrop:
0001ad e0b3                      		LDI XH, HIGH(dinoMemory)
0001ae e5a1                      		LDI XL, LOW(dinoMemory+1)		; The xposition of the dinosaur never changes, so we can just load the address of the y position and change that value
0001af 912c                      		LD tempRegister, X				; Load old ypos
0001b0 9523                      		INC tempRegister				; Increase ypos (go down)
0001b1 932c                      		ST X,tempRegister				; Store ypos
0001b2 c001                      		RJMP timer0Ret
                                 
                                 	preventOverflow:
0001b3 955a                      		DEC keyboardPressed				; Make sure this is the same value in nothingPressed in keyboard.inc
                                 
                                 	timer0Ret:
0001b4 912f                      		pop tempRegister
0001b5 bf2f                      		OUT SREG, tempRegister
0001b6 912f                      		pop tempRegister
0001b7 91af                      		pop XL
0001b8 91bf                      		pop XH
0001b9 9518                      		RETI
                                 
                                 	/* Timer2 is used to increase the speed of the cacti at a constant rate */
                                 	Timer2OverflowInterrupt:
0001ba 932f                      		PUSH tempRegister
0001bb b72f                      		IN tempRegister, SREG
0001bc 932f                      		PUSH tempRegister
                                 
0001bd e020                      		LDI tempRegister, 0
0001be 9320 00b2                 		STS TCNT2,tempRegister
0001c0 962a                      		ADIW YL, 10
                                 
0001c1 912f                      		POP tempRegister
0001c2 bf2f                      		OUT SREG, tempRegister
0001c3 912f                      		POP tempRegister
0001c4 9518                      		RETI
                                 
                                 ////////////////////////////////////////////////////////////
                                 //-------------------------MAIN---------------------------//
                                 ////////////////////////////////////////////////////////////
                                 
                                 main:
0001c5 d008                      	RCALL flushMemory
0001c6 d03e                      	RCALL clearScreen
0001c7 df2a                      	rcall drawDino
0001c8 de58                      	rcall checkKeyboard
                                 
0001c9 3070                      	CPI gameState,0
0001ca f009                      	BREQ playing
0001cb cf78                      		RJMP init
                                 	playing:
0001cc dee8                      		rcall drawCactus
0001cd cff7                      RJMP main
                                 
                                 
                                 flushMemory:
                                 
0001ce 93bf                      	PUSH XH
0001cf 93af                      	PUSH XL
                                 
0001d0 2711                      	CLR illuminatedRow
0001d1 e0b1                      	LDI XH, HIGH(bufferStartAddress)
0001d2 e0a0                      	LDI XL, LOW(bufferStartAddress)
0001d3 971a                      	SBIW XL,10
                                 
                                 	nextRow:
0001d4 9654                      		ADIW XL,20
0001d5 9513                      		INC illuminatedRow
0001d6 3018                      		CPI illuminatedRow,8
0001d7 f419                      		BRNE notmax
                                 
0001d8 91af                      			POP XL
0001d9 91bf                      			POP XH
0001da 9508                      			RET
                                 		notmax:
                                 		;RCALL waitingLoop
                                 
0001db e500                      		LDI counter,80
                                 		columnbits:
0001dc 902e                      			LD memoryByteRegister,-X ; -X = predec while X+ = postdec
0001dd e068                      			LDI registerBitCounter,8
                                 
                                 			bitsOfRegister:
0001de fc27                      				SBRC memoryByteRegister,7
0001df c002                      				RJMP pixelOn
                                 
                                 				; Pixel off
0001e0 982b                      				CBI PORTB,3
0001e1 c001                      				RJMP administration
                                 					
                                 				; Pixel on
                                 				pixelOn:
0001e2 9a2b                      					SBI PORTB,3
                                 				
                                 				administration:	
0001e3 9a2d                      				SBI PORTB,5
0001e4 982d                      				CBI PORTB,5
0001e5 950a                      				DEC counter
0001e6 f021                      				BREQ rows
0001e7 956a                      				DEC registerBitCounter
0001e8 f399                      				BREQ columnbits
0001e9 0c22                      				LSL memoryByteRegister
0001ea cff3                      				RJMP bitsOfRegister	
                                 
                                 			rows:
0001eb e008                      			LDI counter,8
                                 			rowbits:
                                 
0001ec 1701                      				CP counter, illuminatedRow
0001ed f011                      				BREQ rowSet
0001ee 982b                      					CBI PORTB,3
0001ef c001                      					RJMP nextStep
                                 	
                                 				rowSet:
0001f0 9a2b                      					SBI PORTB,3
                                 
                                 				nextStep:
0001f1 9a2d                      				SBI PORTB,5
0001f2 982d                      				CBI PORTB,5
0001f3 950a                      				DEC counter
0001f4 f009                      				BREQ latching
0001f5 cff6                      				RJMP rowbits
                                 
                                 		latching:
0001f6 9a2c                      		SBI PORTB,4; Without waiting it also works (IF PROBLEM? LOOK AT THIS)
0001f7 d003                      		RCALL waitingLoop
0001f8 982c                      		CBI PORTB,4
0001f9 cfda                      		RJMP nextRow
                                 
0001fa 9508                      RET
                                 
                                 waitingLoop:
                                 	
0001fb 2733                      	CLR waitingcounter0
0001fc 2744                      	CLR waitingcounter1
                                 	outerLoop:
0001fd 9533                      		INC waitingcounter0
0001fe 3f3f                      		CPI waitingcounter0,maxValueCounter0
0001ff f7e9                      		BRNE outerLoop
                                 
                                 		middleLoop:
000200 2733                      			CLR waitingcounter0
000201 9543                      			INC waitingcounter1
000202 3042                      			CPI waitingcounter1,maxValueCounter1
000203 f7c9                      			BRNE outerLoop	
                                 	finishLoop:
000204 9508                      RET
                                 
                                 
                                 clearScreen:
000205 93bf                      	push XH
000206 93af                      	push XL
                                 
000207 e0b1                      	LDI XH,0x01
000208 27aa                      	CLR XL
                                 
000209 e406                      	LDI counter,70
00020a 2722                      	CLR tempRegister
                                 	clearingLoop:
00020b 932d                      		ST X+,tempRegister
00020c 950a                      		DEC counter
00020d f7e9                      		BRNE clearingLoop
                                 
00020e 91af                      	POP XL
00020f 91bf                      	POP XH
000210 9508                      RET


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :  20 y  :   0 z  :   0 r0 :   1 r1 :   0 r2 :   3 r3 :   2 r4 :  11 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16:  24 r17:  11 r18:  92 r19:   4 r20:   3 
r21:  22 r22:   2 r23:   4 r24:  39 r25:  33 r26:  43 r27:  31 r28:   4 
r29:   3 r30:   0 r31:   0 
Registers used: 19 out of 35 (54.3%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   4 adiw  :   4 and   :   1 
andi  :   1 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  25 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   3 brlt  :   0 brmi  :   0 
brne  :   7 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   0 cbi   :  24 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :  11 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   4 cpc   :   0 
cpi   :  25 cpse  :   0 dec   :  22 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   3 inc   :  27 jmp   :   0 
ld    :  10 ldd   :   0 ldi   :  49 lds   :   0 lpm   :   0 lsl   :  10 
lsr   :   3 mov   :   6 movw  :   0 mul   :   1 muls  :   0 mulsu :   0 
neg   :   0 nop   :   0 or    :   1 ori   :   0 out   :   7 pop   :  49 
push  :  49 rcall :  30 ret   :  12 reti  :   3 rjmp  :  33 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :  26 sbic  :   0 sbis  :   8 
sbiw  :   1 sbr   :   0 sbrc  :   1 sbrs  :   0 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   2 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :  10 std   :   0 sts   :  13 
sub   :   0 subi  :   1 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 37 out of 113 (32.7%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000422   1000      0   1000   32768   3.1%
[.dseg] 0x000100 0x000100      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
