Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue May 20 19:36:55 2025
| Host         : Y_ELMenshawy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  156         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (156)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (324)
5. checking no_input_delay (20)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (156)
--------------------------
 There are 66 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Display/toggleClock/clk_out_reg/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: clk_out/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (324)
--------------------------------------------------
 There are 324 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  336          inf        0.000                      0                  336           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           336 Endpoints
Min Delay           336 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sign_calc/Abs_Result_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.252ns  (logic 5.773ns (35.523%)  route 10.479ns (64.477%))
  Logic Levels:           11  (FDRE=1 LUT4=2 LUT5=6 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE                         0.000     0.000 r  sign_calc/Abs_Result_reg[15]/C
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sign_calc/Abs_Result_reg[15]/Q
                         net (fo=11, routed)          1.315     1.771    sign_calc/Unsigned_Product[15]
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.124     1.895 r  sign_calc/segments_OBUF[6]_inst_i_103/O
                         net (fo=5, routed)           0.987     2.882    sign_calc/segments_OBUF[6]_inst_i_103_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I2_O)        0.124     3.006 r  sign_calc/segments_OBUF[6]_inst_i_93/O
                         net (fo=9, routed)           0.593     3.600    sign_calc/segments_OBUF[6]_inst_i_93_n_0
    SLICE_X61Y20         LUT4 (Prop_lut4_I2_O)        0.124     3.724 r  sign_calc/segments_OBUF[6]_inst_i_72/O
                         net (fo=7, routed)           1.259     4.982    sign_calc/segments_OBUF[6]_inst_i_72_n_0
    SLICE_X64Y20         LUT5 (Prop_lut5_I1_O)        0.153     5.135 r  sign_calc/segments_OBUF[6]_inst_i_66/O
                         net (fo=5, routed)           1.037     6.173    sign_calc/segments_OBUF[6]_inst_i_66_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I1_O)        0.331     6.504 r  sign_calc/segments_OBUF[6]_inst_i_46/O
                         net (fo=7, routed)           0.873     7.377    sign_calc/segments_OBUF[6]_inst_i_46_n_0
    SLICE_X65Y19         LUT5 (Prop_lut5_I4_O)        0.150     7.527 r  sign_calc/segments_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           0.903     8.430    sign_calc/Converter/BCD1__1
    SLICE_X64Y18         LUT6 (Prop_lut6_I4_O)        0.326     8.756 r  sign_calc/segments_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.829     9.585    sign_calc/segments_OBUF[6]_inst_i_15_n_0
    SLICE_X64Y19         LUT5 (Prop_lut5_I0_O)        0.124     9.709 r  sign_calc/segments_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.966    10.675    sign_calc/Display/in1[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I3_O)        0.154    10.829 r  sign_calc/segments_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.716    12.545    segments_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.707    16.252 r  segments_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.252    segments[1]
    V5                                                                r  segments[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sign_calc/Abs_Result_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.189ns  (logic 5.793ns (35.783%)  route 10.396ns (64.217%))
  Logic Levels:           11  (FDRE=1 LUT4=2 LUT5=6 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE                         0.000     0.000 r  sign_calc/Abs_Result_reg[15]/C
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sign_calc/Abs_Result_reg[15]/Q
                         net (fo=11, routed)          1.315     1.771    sign_calc/Unsigned_Product[15]
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.124     1.895 r  sign_calc/segments_OBUF[6]_inst_i_103/O
                         net (fo=5, routed)           0.987     2.882    sign_calc/segments_OBUF[6]_inst_i_103_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I2_O)        0.124     3.006 r  sign_calc/segments_OBUF[6]_inst_i_93/O
                         net (fo=9, routed)           0.593     3.600    sign_calc/segments_OBUF[6]_inst_i_93_n_0
    SLICE_X61Y20         LUT4 (Prop_lut4_I2_O)        0.124     3.724 r  sign_calc/segments_OBUF[6]_inst_i_72/O
                         net (fo=7, routed)           1.259     4.982    sign_calc/segments_OBUF[6]_inst_i_72_n_0
    SLICE_X64Y20         LUT5 (Prop_lut5_I1_O)        0.153     5.135 r  sign_calc/segments_OBUF[6]_inst_i_66/O
                         net (fo=5, routed)           1.037     6.173    sign_calc/segments_OBUF[6]_inst_i_66_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I1_O)        0.331     6.504 r  sign_calc/segments_OBUF[6]_inst_i_46/O
                         net (fo=7, routed)           0.873     7.377    sign_calc/segments_OBUF[6]_inst_i_46_n_0
    SLICE_X65Y19         LUT5 (Prop_lut5_I4_O)        0.150     7.527 r  sign_calc/segments_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           0.903     8.430    sign_calc/Converter/BCD1__1
    SLICE_X64Y18         LUT6 (Prop_lut6_I4_O)        0.326     8.756 r  sign_calc/segments_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.829     9.585    sign_calc/segments_OBUF[6]_inst_i_15_n_0
    SLICE_X64Y19         LUT5 (Prop_lut5_I0_O)        0.124     9.709 r  sign_calc/segments_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.926    10.634    sign_calc/Display/in1[1]
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.150    10.784 r  sign_calc/segments_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.674    12.458    segments_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.731    16.189 r  segments_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.189    segments[5]
    W6                                                                r  segments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sign_calc/Abs_Result_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.114ns  (logic 5.547ns (34.422%)  route 10.567ns (65.578%))
  Logic Levels:           11  (FDRE=1 LUT4=2 LUT5=6 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE                         0.000     0.000 r  sign_calc/Abs_Result_reg[15]/C
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sign_calc/Abs_Result_reg[15]/Q
                         net (fo=11, routed)          1.315     1.771    sign_calc/Unsigned_Product[15]
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.124     1.895 r  sign_calc/segments_OBUF[6]_inst_i_103/O
                         net (fo=5, routed)           0.987     2.882    sign_calc/segments_OBUF[6]_inst_i_103_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I2_O)        0.124     3.006 r  sign_calc/segments_OBUF[6]_inst_i_93/O
                         net (fo=9, routed)           0.593     3.600    sign_calc/segments_OBUF[6]_inst_i_93_n_0
    SLICE_X61Y20         LUT4 (Prop_lut4_I2_O)        0.124     3.724 r  sign_calc/segments_OBUF[6]_inst_i_72/O
                         net (fo=7, routed)           1.259     4.982    sign_calc/segments_OBUF[6]_inst_i_72_n_0
    SLICE_X64Y20         LUT5 (Prop_lut5_I1_O)        0.153     5.135 r  sign_calc/segments_OBUF[6]_inst_i_66/O
                         net (fo=5, routed)           1.037     6.173    sign_calc/segments_OBUF[6]_inst_i_66_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I1_O)        0.331     6.504 r  sign_calc/segments_OBUF[6]_inst_i_46/O
                         net (fo=7, routed)           0.873     7.377    sign_calc/segments_OBUF[6]_inst_i_46_n_0
    SLICE_X65Y19         LUT5 (Prop_lut5_I4_O)        0.150     7.527 r  sign_calc/segments_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           0.903     8.430    sign_calc/Converter/BCD1__1
    SLICE_X64Y18         LUT6 (Prop_lut6_I4_O)        0.326     8.756 r  sign_calc/segments_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.829     9.585    sign_calc/segments_OBUF[6]_inst_i_15_n_0
    SLICE_X64Y19         LUT5 (Prop_lut5_I0_O)        0.124     9.709 r  sign_calc/segments_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.966    10.675    sign_calc/Display/in1[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I3_O)        0.124    10.799 r  sign_calc/segments_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.804    12.603    segments_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    16.114 r  segments_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.114    segments[6]
    W7                                                                r  segments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sign_calc/Abs_Result_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.993ns  (logic 5.809ns (36.324%)  route 10.184ns (63.676%))
  Logic Levels:           11  (FDRE=1 LUT4=3 LUT5=4 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE                         0.000     0.000 r  sign_calc/Abs_Result_reg[15]/C
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sign_calc/Abs_Result_reg[15]/Q
                         net (fo=11, routed)          1.315     1.771    sign_calc/Unsigned_Product[15]
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.124     1.895 r  sign_calc/segments_OBUF[6]_inst_i_103/O
                         net (fo=5, routed)           0.987     2.882    sign_calc/segments_OBUF[6]_inst_i_103_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I2_O)        0.124     3.006 r  sign_calc/segments_OBUF[6]_inst_i_93/O
                         net (fo=9, routed)           0.593     3.600    sign_calc/segments_OBUF[6]_inst_i_93_n_0
    SLICE_X61Y20         LUT4 (Prop_lut4_I2_O)        0.124     3.724 r  sign_calc/segments_OBUF[6]_inst_i_72/O
                         net (fo=7, routed)           1.259     4.982    sign_calc/segments_OBUF[6]_inst_i_72_n_0
    SLICE_X64Y20         LUT5 (Prop_lut5_I1_O)        0.153     5.135 r  sign_calc/segments_OBUF[6]_inst_i_66/O
                         net (fo=5, routed)           0.822     5.957    sign_calc/segments_OBUF[6]_inst_i_66_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I2_O)        0.331     6.288 r  sign_calc/segments_OBUF[6]_inst_i_43/O
                         net (fo=4, routed)           0.821     7.109    sign_calc/segments_OBUF[6]_inst_i_43_n_0
    SLICE_X64Y20         LUT4 (Prop_lut4_I1_O)        0.150     7.259 r  sign_calc/segments_OBUF[6]_inst_i_24/O
                         net (fo=3, routed)           0.885     8.144    sign_calc/segments_OBUF[6]_inst_i_24_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I0_O)        0.328     8.472 r  sign_calc/segments_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.670     9.142    sign_calc/segments_OBUF[6]_inst_i_10_n_0
    SLICE_X65Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.266 r  sign_calc/segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.165    10.431    sign_calc/Display/in1[2]
    SLICE_X65Y21         LUT4 (Prop_lut4_I3_O)        0.152    10.583 r  sign_calc/segments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.667    12.250    segments_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.743    15.993 r  segments_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.993    segments[4]
    U8                                                                r  segments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sign_calc/Abs_Result_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.970ns  (logic 5.572ns (34.887%)  route 10.399ns (65.113%))
  Logic Levels:           11  (FDRE=1 LUT4=2 LUT5=6 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE                         0.000     0.000 r  sign_calc/Abs_Result_reg[15]/C
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sign_calc/Abs_Result_reg[15]/Q
                         net (fo=11, routed)          1.315     1.771    sign_calc/Unsigned_Product[15]
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.124     1.895 r  sign_calc/segments_OBUF[6]_inst_i_103/O
                         net (fo=5, routed)           0.987     2.882    sign_calc/segments_OBUF[6]_inst_i_103_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I2_O)        0.124     3.006 r  sign_calc/segments_OBUF[6]_inst_i_93/O
                         net (fo=9, routed)           0.593     3.600    sign_calc/segments_OBUF[6]_inst_i_93_n_0
    SLICE_X61Y20         LUT4 (Prop_lut4_I2_O)        0.124     3.724 r  sign_calc/segments_OBUF[6]_inst_i_72/O
                         net (fo=7, routed)           1.259     4.982    sign_calc/segments_OBUF[6]_inst_i_72_n_0
    SLICE_X64Y20         LUT5 (Prop_lut5_I1_O)        0.153     5.135 r  sign_calc/segments_OBUF[6]_inst_i_66/O
                         net (fo=5, routed)           1.037     6.173    sign_calc/segments_OBUF[6]_inst_i_66_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I1_O)        0.331     6.504 r  sign_calc/segments_OBUF[6]_inst_i_46/O
                         net (fo=7, routed)           0.873     7.377    sign_calc/segments_OBUF[6]_inst_i_46_n_0
    SLICE_X65Y19         LUT5 (Prop_lut5_I4_O)        0.150     7.527 r  sign_calc/segments_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           0.903     8.430    sign_calc/Converter/BCD1__1
    SLICE_X64Y18         LUT6 (Prop_lut6_I4_O)        0.326     8.756 r  sign_calc/segments_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.829     9.585    sign_calc/segments_OBUF[6]_inst_i_15_n_0
    SLICE_X64Y19         LUT5 (Prop_lut5_I0_O)        0.124     9.709 r  sign_calc/segments_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.926    10.634    sign_calc/Display/in1[1]
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.124    10.758 r  sign_calc/segments_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.676    12.435    segments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    15.970 r  segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.970    segments[3]
    V8                                                                r  segments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sign_calc/Abs_Result_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.890ns  (logic 5.567ns (35.037%)  route 10.323ns (64.963%))
  Logic Levels:           11  (FDRE=1 LUT4=2 LUT5=6 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE                         0.000     0.000 r  sign_calc/Abs_Result_reg[15]/C
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sign_calc/Abs_Result_reg[15]/Q
                         net (fo=11, routed)          1.315     1.771    sign_calc/Unsigned_Product[15]
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.124     1.895 r  sign_calc/segments_OBUF[6]_inst_i_103/O
                         net (fo=5, routed)           0.987     2.882    sign_calc/segments_OBUF[6]_inst_i_103_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I2_O)        0.124     3.006 r  sign_calc/segments_OBUF[6]_inst_i_93/O
                         net (fo=9, routed)           0.593     3.600    sign_calc/segments_OBUF[6]_inst_i_93_n_0
    SLICE_X61Y20         LUT4 (Prop_lut4_I2_O)        0.124     3.724 r  sign_calc/segments_OBUF[6]_inst_i_72/O
                         net (fo=7, routed)           1.259     4.982    sign_calc/segments_OBUF[6]_inst_i_72_n_0
    SLICE_X64Y20         LUT5 (Prop_lut5_I1_O)        0.153     5.135 r  sign_calc/segments_OBUF[6]_inst_i_66/O
                         net (fo=5, routed)           1.037     6.173    sign_calc/segments_OBUF[6]_inst_i_66_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I1_O)        0.331     6.504 r  sign_calc/segments_OBUF[6]_inst_i_46/O
                         net (fo=7, routed)           0.873     7.377    sign_calc/segments_OBUF[6]_inst_i_46_n_0
    SLICE_X65Y19         LUT5 (Prop_lut5_I4_O)        0.150     7.527 r  sign_calc/segments_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           0.903     8.430    sign_calc/Converter/BCD1__1
    SLICE_X64Y18         LUT6 (Prop_lut6_I4_O)        0.326     8.756 r  sign_calc/segments_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.829     9.585    sign_calc/segments_OBUF[6]_inst_i_15_n_0
    SLICE_X64Y19         LUT5 (Prop_lut5_I0_O)        0.124     9.709 r  sign_calc/segments_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.454    10.163    sign_calc/Display/in1[1]
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.124    10.287 r  sign_calc/segments_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.072    12.359    segments_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    15.890 r  segments_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.890    segments[0]
    U7                                                                r  segments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sign_calc/Abs_Result_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.789ns  (logic 5.558ns (35.200%)  route 10.231ns (64.800%))
  Logic Levels:           11  (FDRE=1 LUT4=3 LUT5=4 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE                         0.000     0.000 r  sign_calc/Abs_Result_reg[15]/C
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sign_calc/Abs_Result_reg[15]/Q
                         net (fo=11, routed)          1.315     1.771    sign_calc/Unsigned_Product[15]
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.124     1.895 r  sign_calc/segments_OBUF[6]_inst_i_103/O
                         net (fo=5, routed)           0.987     2.882    sign_calc/segments_OBUF[6]_inst_i_103_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I2_O)        0.124     3.006 r  sign_calc/segments_OBUF[6]_inst_i_93/O
                         net (fo=9, routed)           0.593     3.600    sign_calc/segments_OBUF[6]_inst_i_93_n_0
    SLICE_X61Y20         LUT4 (Prop_lut4_I2_O)        0.124     3.724 r  sign_calc/segments_OBUF[6]_inst_i_72/O
                         net (fo=7, routed)           1.259     4.982    sign_calc/segments_OBUF[6]_inst_i_72_n_0
    SLICE_X64Y20         LUT5 (Prop_lut5_I1_O)        0.153     5.135 r  sign_calc/segments_OBUF[6]_inst_i_66/O
                         net (fo=5, routed)           0.822     5.957    sign_calc/segments_OBUF[6]_inst_i_66_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I2_O)        0.331     6.288 r  sign_calc/segments_OBUF[6]_inst_i_43/O
                         net (fo=4, routed)           0.821     7.109    sign_calc/segments_OBUF[6]_inst_i_43_n_0
    SLICE_X64Y20         LUT4 (Prop_lut4_I1_O)        0.150     7.259 r  sign_calc/segments_OBUF[6]_inst_i_24/O
                         net (fo=3, routed)           0.885     8.144    sign_calc/segments_OBUF[6]_inst_i_24_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I0_O)        0.328     8.472 r  sign_calc/segments_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.670     9.142    sign_calc/segments_OBUF[6]_inst_i_10_n_0
    SLICE_X65Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.266 r  sign_calc/segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.165    10.431    sign_calc/Display/in1[2]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.124    10.555 r  sign_calc/segments_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.714    12.269    segments_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    15.789 r  segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.789    segments[2]
    U5                                                                r  segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            MySPM/Y_reg_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.258ns  (logic 1.454ns (17.604%)  route 6.804ns (82.396%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  R_IBUF_inst/O
                         net (fo=152, routed)         6.804     8.258    MySPM/R_IBUF
    SLICE_X64Y39         FDCE                                         f  MySPM/Y_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            MySPM/Y_reg_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.258ns  (logic 1.454ns (17.604%)  route 6.804ns (82.396%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  R_IBUF_inst/O
                         net (fo=152, routed)         6.804     8.258    MySPM/R_IBUF
    SLICE_X64Y39         FDCE                                         f  MySPM/Y_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            MySPM/Y_reg_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.258ns  (logic 1.454ns (17.604%)  route 6.804ns (82.396%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  R_IBUF_inst/O
                         net (fo=152, routed)         6.804     8.258    MySPM/R_IBUF
    SLICE_X64Y39         FDCE                                         f  MySPM/Y_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNR/B/META_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            BTNR/B/sig1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDCE                         0.000     0.000 r  BTNR/B/META_reg/C
    SLICE_X46Y18         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  BTNR/B/META_reg/Q
                         net (fo=1, routed)           0.056     0.220    BTNR/B/META_reg_n_0
    SLICE_X46Y18         FDCE                                         r  BTNR/B/sig1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNR/A/q2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            BTNR/A/q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDCE                         0.000     0.000 r  BTNR/A/q2_reg/C
    SLICE_X47Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  BTNR/A/q2_reg/Q
                         net (fo=2, routed)           0.123     0.264    BTNR/A/q2
    SLICE_X46Y18         FDCE                                         r  BTNR/A/q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MySPM/P_reg_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MySPM/P_reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE                         0.000     0.000 r  MySPM/P_reg_reg[12]/C
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MySPM/P_reg_reg[12]/Q
                         net (fo=2, routed)           0.123     0.264    MySPM/Q[11]
    SLICE_X63Y18         FDCE                                         r  MySPM/P_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MySPM/P_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MySPM/P_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.186%)  route 0.124ns (46.814%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE                         0.000     0.000 r  MySPM/P_reg_reg[9]/C
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MySPM/P_reg_reg[9]/Q
                         net (fo=2, routed)           0.124     0.265    MySPM/Q[8]
    SLICE_X63Y17         FDCE                                         r  MySPM/P_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MySPM/multiplying_P_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MySPM/P_Counter/count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.652%)  route 0.132ns (48.348%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE                         0.000     0.000 r  MySPM/multiplying_P_reg/C
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MySPM/multiplying_P_reg/Q
                         net (fo=6, routed)           0.132     0.273    MySPM/P_Counter/count_reg[4]_0[0]
    SLICE_X63Y25         FDCE                                         r  MySPM/P_Counter/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MySPM/multiplying_P_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MySPM/P_Counter/count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.652%)  route 0.132ns (48.348%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE                         0.000     0.000 r  MySPM/multiplying_P_reg/C
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MySPM/multiplying_P_reg/Q
                         net (fo=6, routed)           0.132     0.273    MySPM/P_Counter/count_reg[4]_0[0]
    SLICE_X62Y25         FDCE                                         r  MySPM/P_Counter/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MySPM/multiplying_P_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MySPM/P_Counter/count_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.652%)  route 0.132ns (48.348%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE                         0.000     0.000 r  MySPM/multiplying_P_reg/C
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MySPM/multiplying_P_reg/Q
                         net (fo=6, routed)           0.132     0.273    MySPM/P_Counter/count_reg[4]_0[0]
    SLICE_X62Y25         FDCE                                         r  MySPM/P_Counter/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MySPM/multiplying_P_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MySPM/P_Counter/count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.652%)  route 0.132ns (48.348%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE                         0.000     0.000 r  MySPM/multiplying_P_reg/C
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MySPM/multiplying_P_reg/Q
                         net (fo=6, routed)           0.132     0.273    MySPM/P_Counter/count_reg[4]_0[0]
    SLICE_X63Y25         FDCE                                         r  MySPM/P_Counter/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MySPM/multiplying_P_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MySPM/P_Counter/count_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.652%)  route 0.132ns (48.348%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE                         0.000     0.000 r  MySPM/multiplying_P_reg/C
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MySPM/multiplying_P_reg/Q
                         net (fo=6, routed)           0.132     0.273    MySPM/P_Counter/count_reg[4]_0[0]
    SLICE_X63Y25         FDCE                                         r  MySPM/P_Counter/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNC/B/META_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            BTNC/B/sig1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDCE                         0.000     0.000 r  BTNC/B/META_reg/C
    SLICE_X30Y19         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  BTNC/B/META_reg/Q
                         net (fo=1, routed)           0.110     0.274    BTNC/B/META
    SLICE_X30Y19         FDCE                                         r  BTNC/B/sig1_reg/D
  -------------------------------------------------------------------    -------------------





