#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x58f831da41a0 .scope module, "regfile_tb" "regfile_tb" 2 7;
 .timescale -9 -12;
P_0x58f831da4330 .param/l "DATAWIDTH" 0 2 8, +C4<00000000000000000000000000100000>;
v0x58f831dcf960_0 .var "clk", 0 0;
v0x58f831dcfa20_0 .net "readData1", 31 0, L_0x58f831dd0b70;  1 drivers
v0x58f831dcfac0_0 .net "readData2", 31 0, L_0x58f831dd1430;  1 drivers
v0x58f831dcfb90_0 .net "readData3", 31 0, L_0x58f831dd1e90;  1 drivers
v0x58f831dcfc60_0 .net "readData4", 31 0, L_0x58f831dd2720;  1 drivers
v0x58f831dcfd00_0 .var "readReg1", 3 0;
v0x58f831dcfdd0_0 .var "readReg2", 3 0;
v0x58f831dcfea0_0 .var "readReg3", 3 0;
v0x58f831dcff70_0 .var "readReg4", 3 0;
v0x58f831dd0040_0 .var "resetn", 0 0;
v0x58f831dd0110_0 .var "write", 0 0;
v0x58f831dd01e0_0 .var "writeData1", 31 0;
v0x58f831dd02b0_0 .var "writeData2", 31 0;
v0x58f831dd0380_0 .var "writeReg1", 3 0;
v0x58f831dd0450_0 .var "writeReg2", 3 0;
E_0x58f831d9d5c0 .event posedge, v0x58f831dce920_0;
S_0x58f831da43d0 .scope module, "dut" "regfile" 2 22, 3 4 0, S_0x58f831da41a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 4 "readReg1";
    .port_info 3 /INPUT 4 "readReg2";
    .port_info 4 /INPUT 4 "readReg3";
    .port_info 5 /INPUT 4 "readReg4";
    .port_info 6 /INPUT 4 "writeReg1";
    .port_info 7 /INPUT 4 "writeReg2";
    .port_info 8 /INPUT 32 "writeData1";
    .port_info 9 /INPUT 32 "writeData2";
    .port_info 10 /INPUT 1 "write";
    .port_info 11 /OUTPUT 32 "readData1";
    .port_info 12 /OUTPUT 32 "readData2";
    .port_info 13 /OUTPUT 32 "readData3";
    .port_info 14 /OUTPUT 32 "readData4";
P_0x58f831da45b0 .param/l "DATAWIDTH" 0 3 5, +C4<00000000000000000000000000100000>;
L_0x58f831d98340 .functor AND 1, v0x58f831dd0110_0, L_0x58f831dd0520, C4<1>, C4<1>;
L_0x58f831d9a5e0 .functor AND 1, v0x58f831dd0110_0, L_0x58f831dd06e0, C4<1>, C4<1>;
L_0x58f831d9a650 .functor AND 1, v0x58f831dd0110_0, L_0x58f831dd0d90, C4<1>, C4<1>;
L_0x58f831dd1000 .functor AND 1, v0x58f831dd0110_0, L_0x58f831dd0f10, C4<1>, C4<1>;
L_0x58f831dd1760 .functor AND 1, v0x58f831dd0110_0, L_0x58f831dd1630, C4<1>, C4<1>;
L_0x58f831dd14d0 .functor AND 1, v0x58f831dd0110_0, L_0x58f831dd1820, C4<1>, C4<1>;
L_0x58f831dd2110 .functor AND 1, v0x58f831dd0110_0, L_0x58f831dd2070, C4<1>, C4<1>;
L_0x58f831dd2320 .functor AND 1, v0x58f831dd0110_0, L_0x58f831dd21d0, C4<1>, C4<1>;
v0x58f831d98520_0 .net *"_ivl_0", 0 0, L_0x58f831dd0520;  1 drivers
v0x58f831dccfb0_0 .net *"_ivl_10", 5 0, L_0x58f831dd08c0;  1 drivers
L_0x71803823c018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x58f831dcd090_0 .net *"_ivl_13", 1 0, L_0x71803823c018;  1 drivers
v0x58f831dcd150_0 .net *"_ivl_14", 31 0, L_0x58f831dd09e0;  1 drivers
v0x58f831dcd230_0 .net *"_ivl_18", 0 0, L_0x58f831dd0d90;  1 drivers
v0x58f831dcd340_0 .net *"_ivl_21", 0 0, L_0x58f831d9a650;  1 drivers
v0x58f831dcd400_0 .net *"_ivl_22", 0 0, L_0x58f831dd0f10;  1 drivers
v0x58f831dcd4c0_0 .net *"_ivl_25", 0 0, L_0x58f831dd1000;  1 drivers
v0x58f831dcd580_0 .net *"_ivl_26", 31 0, L_0x58f831dd10c0;  1 drivers
v0x58f831dcd660_0 .net *"_ivl_28", 5 0, L_0x58f831dd1160;  1 drivers
v0x58f831dcd740_0 .net *"_ivl_3", 0 0, L_0x58f831d98340;  1 drivers
L_0x71803823c060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x58f831dcd800_0 .net *"_ivl_31", 1 0, L_0x71803823c060;  1 drivers
v0x58f831dcd8e0_0 .net *"_ivl_32", 31 0, L_0x58f831dd1340;  1 drivers
v0x58f831dcd9c0_0 .net *"_ivl_36", 0 0, L_0x58f831dd1630;  1 drivers
v0x58f831dcda80_0 .net *"_ivl_39", 0 0, L_0x58f831dd1760;  1 drivers
v0x58f831dcdb40_0 .net *"_ivl_4", 0 0, L_0x58f831dd06e0;  1 drivers
v0x58f831dcdc00_0 .net *"_ivl_40", 0 0, L_0x58f831dd1820;  1 drivers
v0x58f831dcdcc0_0 .net *"_ivl_43", 0 0, L_0x58f831dd14d0;  1 drivers
v0x58f831dcdd80_0 .net *"_ivl_44", 31 0, L_0x58f831dd1a10;  1 drivers
v0x58f831dcde60_0 .net *"_ivl_46", 5 0, L_0x58f831dd1ab0;  1 drivers
L_0x71803823c0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x58f831dcdf40_0 .net *"_ivl_49", 1 0, L_0x71803823c0a8;  1 drivers
v0x58f831dce020_0 .net *"_ivl_50", 31 0, L_0x58f831dd1cc0;  1 drivers
v0x58f831dce100_0 .net *"_ivl_54", 0 0, L_0x58f831dd2070;  1 drivers
v0x58f831dce1c0_0 .net *"_ivl_57", 0 0, L_0x58f831dd2110;  1 drivers
v0x58f831dce280_0 .net *"_ivl_58", 0 0, L_0x58f831dd21d0;  1 drivers
v0x58f831dce340_0 .net *"_ivl_61", 0 0, L_0x58f831dd2320;  1 drivers
v0x58f831dce400_0 .net *"_ivl_62", 31 0, L_0x58f831dd1f30;  1 drivers
v0x58f831dce4e0_0 .net *"_ivl_64", 5 0, L_0x58f831dd2430;  1 drivers
L_0x71803823c0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x58f831dce5c0_0 .net *"_ivl_67", 1 0, L_0x71803823c0f0;  1 drivers
v0x58f831dce6a0_0 .net *"_ivl_68", 31 0, L_0x58f831dd25e0;  1 drivers
v0x58f831dce780_0 .net *"_ivl_7", 0 0, L_0x58f831d9a5e0;  1 drivers
v0x58f831dce840_0 .net *"_ivl_8", 31 0, L_0x58f831dd0820;  1 drivers
v0x58f831dce920_0 .net "clk", 0 0, v0x58f831dcf960_0;  1 drivers
v0x58f831dce9e0_0 .var/i "i", 31 0;
v0x58f831dceac0_0 .net "readData1", 31 0, L_0x58f831dd0b70;  alias, 1 drivers
v0x58f831dceba0_0 .net "readData2", 31 0, L_0x58f831dd1430;  alias, 1 drivers
v0x58f831dcec80_0 .net "readData3", 31 0, L_0x58f831dd1e90;  alias, 1 drivers
v0x58f831dced60_0 .net "readData4", 31 0, L_0x58f831dd2720;  alias, 1 drivers
v0x58f831dcee40_0 .net "readReg1", 3 0, v0x58f831dcfd00_0;  1 drivers
v0x58f831dcef20_0 .net "readReg2", 3 0, v0x58f831dcfdd0_0;  1 drivers
v0x58f831dcf000_0 .net "readReg3", 3 0, v0x58f831dcfea0_0;  1 drivers
v0x58f831dcf0e0_0 .net "readReg4", 3 0, v0x58f831dcff70_0;  1 drivers
v0x58f831dcf1c0 .array "registers", 15 0, 31 0;
v0x58f831dcf280_0 .net "resetn", 0 0, v0x58f831dd0040_0;  1 drivers
v0x58f831dcf340_0 .net "write", 0 0, v0x58f831dd0110_0;  1 drivers
v0x58f831dcf400_0 .net "writeData1", 31 0, v0x58f831dd01e0_0;  1 drivers
v0x58f831dcf4e0_0 .net "writeData2", 31 0, v0x58f831dd02b0_0;  1 drivers
v0x58f831dcf5c0_0 .net "writeReg1", 3 0, v0x58f831dd0380_0;  1 drivers
v0x58f831dcf6a0_0 .net "writeReg2", 3 0, v0x58f831dd0450_0;  1 drivers
E_0x58f831d9dae0/0 .event negedge, v0x58f831dcf280_0;
E_0x58f831d9dae0/1 .event posedge, v0x58f831dce920_0;
E_0x58f831d9dae0 .event/or E_0x58f831d9dae0/0, E_0x58f831d9dae0/1;
L_0x58f831dd0520 .cmp/eq 4, v0x58f831dd0380_0, v0x58f831dcfd00_0;
L_0x58f831dd06e0 .cmp/eq 4, v0x58f831dd0450_0, v0x58f831dcfd00_0;
L_0x58f831dd0820 .array/port v0x58f831dcf1c0, L_0x58f831dd08c0;
L_0x58f831dd08c0 .concat [ 4 2 0 0], v0x58f831dcfd00_0, L_0x71803823c018;
L_0x58f831dd09e0 .functor MUXZ 32, L_0x58f831dd0820, v0x58f831dd02b0_0, L_0x58f831d9a5e0, C4<>;
L_0x58f831dd0b70 .functor MUXZ 32, L_0x58f831dd09e0, v0x58f831dd01e0_0, L_0x58f831d98340, C4<>;
L_0x58f831dd0d90 .cmp/eq 4, v0x58f831dd0380_0, v0x58f831dcfdd0_0;
L_0x58f831dd0f10 .cmp/eq 4, v0x58f831dd0450_0, v0x58f831dcfdd0_0;
L_0x58f831dd10c0 .array/port v0x58f831dcf1c0, L_0x58f831dd1160;
L_0x58f831dd1160 .concat [ 4 2 0 0], v0x58f831dcfdd0_0, L_0x71803823c060;
L_0x58f831dd1340 .functor MUXZ 32, L_0x58f831dd10c0, v0x58f831dd02b0_0, L_0x58f831dd1000, C4<>;
L_0x58f831dd1430 .functor MUXZ 32, L_0x58f831dd1340, v0x58f831dd01e0_0, L_0x58f831d9a650, C4<>;
L_0x58f831dd1630 .cmp/eq 4, v0x58f831dd0380_0, v0x58f831dcfea0_0;
L_0x58f831dd1820 .cmp/eq 4, v0x58f831dd0450_0, v0x58f831dcfea0_0;
L_0x58f831dd1a10 .array/port v0x58f831dcf1c0, L_0x58f831dd1ab0;
L_0x58f831dd1ab0 .concat [ 4 2 0 0], v0x58f831dcfea0_0, L_0x71803823c0a8;
L_0x58f831dd1cc0 .functor MUXZ 32, L_0x58f831dd1a10, v0x58f831dd02b0_0, L_0x58f831dd14d0, C4<>;
L_0x58f831dd1e90 .functor MUXZ 32, L_0x58f831dd1cc0, v0x58f831dd01e0_0, L_0x58f831dd1760, C4<>;
L_0x58f831dd2070 .cmp/eq 4, v0x58f831dd0380_0, v0x58f831dcff70_0;
L_0x58f831dd21d0 .cmp/eq 4, v0x58f831dd0450_0, v0x58f831dcff70_0;
L_0x58f831dd1f30 .array/port v0x58f831dcf1c0, L_0x58f831dd2430;
L_0x58f831dd2430 .concat [ 4 2 0 0], v0x58f831dcff70_0, L_0x71803823c0f0;
L_0x58f831dd25e0 .functor MUXZ 32, L_0x58f831dd1f30, v0x58f831dd02b0_0, L_0x58f831dd2320, C4<>;
L_0x58f831dd2720 .functor MUXZ 32, L_0x58f831dd25e0, v0x58f831dd01e0_0, L_0x58f831dd2110, C4<>;
    .scope S_0x58f831da43d0;
T_0 ;
    %wait E_0x58f831d9dae0;
    %load/vec4 v0x58f831dcf280_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58f831dce9e0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x58f831dce9e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x58f831dce9e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58f831dcf1c0, 0, 4;
    %load/vec4 v0x58f831dce9e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x58f831dce9e0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x58f831dcf340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x58f831dcf400_0;
    %load/vec4 v0x58f831dcf5c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58f831dcf1c0, 0, 4;
    %load/vec4 v0x58f831dcf4e0_0;
    %load/vec4 v0x58f831dcf6a0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58f831dcf1c0, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x58f831da41a0;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0x58f831dcf960_0;
    %inv;
    %store/vec4 v0x58f831dcf960_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x58f831da41a0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58f831dcf960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58f831dd0040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58f831dd0110_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x58f831dcfd00_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x58f831dcfdd0_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x58f831dcfea0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x58f831dcff70_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x58f831dd0380_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x58f831dd0450_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58f831dd01e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58f831dd02b0_0, 0, 32;
    %vpi_call 2 40 "$dumpfile", "regfile_simulation.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x58f831da41a0 {0 0 0};
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58f831dd0040_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58f831dd0040_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x58f831dcfa20_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x58f831dcfac0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %vpi_call 2 48 "$display", "1. Reset Test: PASSED" {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %vpi_call 2 50 "$display", "1. Reset Test: FAILED" {0 0 0};
T_2.1 ;
    %wait E_0x58f831d9d5c0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58f831dd0110_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x58f831dd0380_0, 0, 4;
    %pushi/vec4 2863311530, 0, 32;
    %store/vec4 v0x58f831dd01e0_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x58f831dd0450_0, 0, 4;
    %pushi/vec4 3149642683, 0, 32;
    %store/vec4 v0x58f831dd02b0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58f831dd0110_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x58f831dcfd00_0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x58f831dcfdd0_0, 0, 4;
    %delay 2000, 0;
    %load/vec4 v0x58f831dcfa20_0;
    %pushi/vec4 2863311530, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x58f831dcfac0_0;
    %pushi/vec4 3149642683, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %vpi_call 2 65 "$display", "2. Write Test: PASSED" {0 0 0};
    %jmp T_2.3;
T_2.2 ;
    %vpi_call 2 67 "$display", "2. Write Test: FAILED (Data: %h, %h)", v0x58f831dcfa20_0, v0x58f831dcfac0_0 {0 0 0};
T_2.3 ;
    %wait E_0x58f831d9d5c0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x58f831dcfea0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58f831dd0110_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x58f831dd0380_0, 0, 4;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x58f831dd01e0_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x58f831dcfb90_0;
    %cmpi/e 305419896, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %vpi_call 2 78 "$display", "3. Internal Forwarding Test: PASSED (Data available before clk)" {0 0 0};
    %jmp T_2.5;
T_2.4 ;
    %vpi_call 2 80 "$display", "3. Internal Forwarding Test: FAILED" {0 0 0};
T_2.5 ;
    %delay 20000, 0;
    %vpi_call 2 83 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "regfile_tb.v";
    "regfile.v";
