[
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.DCombinMemPort.io_bus_request_bits_operation",
    "enumTypeName":"cpu.memory.MemOperations"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ICombinMemPort._T_1_operation",
    "enumTypeName":"cpu.memory.MemOperations"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ICombinMemPort.io_bus_request_bits_operation",
    "enumTypeName":"cpu.memory.MemOperations"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.DualPortedCombinMemory.io_imem_request_bits_operation",
    "enumTypeName":"cpu.memory.MemOperations"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.DualPortedCombinMemory.io_dmem_request_bits_operation",
    "enumTypeName":"cpu.memory.MemOperations"
  },
  {
    "class":"logger.LogLevelAnnotation",
    "globalLogLevel":{
      
    }
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"."
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.LowFirrtlEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.annotations.LoadMemoryAnnotation",
    "target":"Top.DualPortedCombinMemory.memory",
    "fileName":"./hexcode.txt",
    "hexOrBinary":"h",
    "originalMemoryNameOpt":"memory"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"cpu.memory.MemOperations",
    "definition":{
      "Read":0,
      "Write":1,
      "ReadWrite":2
    }
  },
  {
    "class":"firrtl.options.OutputAnnotationFileAnnotation",
    "file":"Top"
  }
]