

================================================================
== Vivado HLS Report for 'copy_out'
================================================================
* Date:           Wed Nov  7 23:47:53 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        lenet
* Solution:       lenet_accelerator
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   35|   35|   35|   35|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   30|   30|         3|          -|          -|    10|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
	5  / (exitcond)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
* FSM state operations: 

 <State 1>: 8.75ns
ST_1: fc6_o_o15_read (4)  [1/1] 0.00ns
:0  %fc6_o_o15_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %fc6_o_o15)

ST_1: fc6_o_o15_cast1 (5)  [1/1] 0.00ns
:1  %fc6_o_o15_cast1 = zext i30 %fc6_o_o15_read to i32

ST_1: out_addr (6)  [1/1] 0.00ns
:2  %out_addr = getelementptr float* %out_r, i32 %fc6_o_o15_cast1

ST_1: StgValue_12 (7)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecInterface(float* %out_r, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 10, [13 x i8]* @p_str12, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: out_addr_wr_req (8)  [1/1] 8.75ns  loc: lenet/lenet_hls.c:118
:4  %out_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %out_addr, i32 10)

ST_1: StgValue_14 (9)  [1/1] 1.59ns  loc: lenet/lenet_hls.c:117
:5  br label %1


 <State 2>: 8.75ns
ST_2: i (11)  [1/1] 0.00ns
:0  %i = phi i4 [ 0, %0 ], [ %i_12, %2 ]

ST_2: i_cast1 (12)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:117
:1  %i_cast1 = zext i4 %i to i32

ST_2: exitcond (13)  [1/1] 3.10ns  loc: lenet/lenet_hls.c:117
:2  %exitcond = icmp eq i4 %i, -6

ST_2: empty (14)  [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_2: i_12 (15)  [1/1] 2.35ns  loc: lenet/lenet_hls.c:117
:4  %i_12 = add i4 %i, 1

ST_2: StgValue_20 (16)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:117
:5  br i1 %exitcond, label %3, label %2

ST_2: fc6_o_addr (18)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:118
:0  %fc6_o_addr = getelementptr [10 x float]* @fc6_o, i32 0, i32 %i_cast1

ST_2: fc6_o_load (19)  [2/2] 2.32ns  loc: lenet/lenet_hls.c:118
:1  %fc6_o_load = load float* %fc6_o_addr, align 4

ST_2: out_addr_wr_resp (23)  [5/5] 8.75ns  loc: lenet/lenet_hls.c:118
:0  %out_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %out_addr)


 <State 3>: 2.32ns
ST_3: fc6_o_load (19)  [1/2] 2.32ns  loc: lenet/lenet_hls.c:118
:1  %fc6_o_load = load float* %fc6_o_addr, align 4


 <State 4>: 8.75ns
ST_4: StgValue_25 (20)  [1/1] 8.75ns  loc: lenet/lenet_hls.c:118
:2  call void @_ssdm_op_Write.m_axi.floatP(float* %out_addr, float %fc6_o_load, i4 -1)

ST_4: StgValue_26 (21)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:117
:3  br label %1


 <State 5>: 8.75ns
ST_5: out_addr_wr_resp (23)  [4/5] 8.75ns  loc: lenet/lenet_hls.c:118
:0  %out_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %out_addr)


 <State 6>: 8.75ns
ST_6: out_addr_wr_resp (23)  [3/5] 8.75ns  loc: lenet/lenet_hls.c:118
:0  %out_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %out_addr)


 <State 7>: 8.75ns
ST_7: out_addr_wr_resp (23)  [2/5] 8.75ns  loc: lenet/lenet_hls.c:118
:0  %out_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %out_addr)


 <State 8>: 8.75ns
ST_8: out_addr_wr_resp (23)  [1/5] 8.75ns  loc: lenet/lenet_hls.c:118
:0  %out_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %out_addr)

ST_8: StgValue_31 (24)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:120
:1  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.75ns
The critical path consists of the following:
	wire read on port 'fc6_o_o15' [4]  (0 ns)
	'getelementptr' operation ('out_addr') [6]  (0 ns)
	bus request on port 'out_r' (lenet/lenet_hls.c:118) [8]  (8.75 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (lenet/lenet_hls.c:118) [23]  (8.75 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('fc6_o_load', lenet/lenet_hls.c:118) on array 'fc6_o' [19]  (2.32 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus write on port 'out_r' (lenet/lenet_hls.c:118) [20]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (lenet/lenet_hls.c:118) [23]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (lenet/lenet_hls.c:118) [23]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (lenet/lenet_hls.c:118) [23]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_r' (lenet/lenet_hls.c:118) [23]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
