Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 714d86a7897f4058819c50362b3989e9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mult_tb_behav xil_defaultlib.mult_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [/home/malak/vivadoprojects/lab3_multiplication/lab3_multiplication.srcs/sources_1/new/mult4.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [/home/malak/vivadoprojects/lab3_multiplication/lab3_multiplication.srcs/sources_1/new/mult4.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [/home/malak/vivadoprojects/lab3_multiplication/lab3_multiplication.srcs/sources_1/new/mult4.v:52]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'prev' [/home/malak/vivadoprojects/lab3_multiplication/lab3_multiplication.srcs/sources_1/new/mult4.v:55]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.processingunit
Compiling module xil_defaultlib.mult4
Compiling module xil_defaultlib.mult_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mult_tb_behav
