<module name="DMPAC0_SDE_0_PAR_PAR_SDE_S_VBUSP_MEM_MMRRAM_VBUSP_MMR_RAM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="PAR_PAR_SDE__S_VBUSP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_CS_HIST_RAM" acronym="PAR_PAR_SDE__S_VBUSP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_CS_HIST_RAM" offset="0x0" width="32" description="">
		<bitfield id="RSVD" width="11" begin="31" end="21" resetval="0x0" description="Always read as 0. Writes have no effect. " range="31 - 21" rwaccess="R"/> 
		<bitfield id="DATA" width="21" begin="20" end="0" resetval="0x0" description="Data read from RAM " range="20 - 0" rwaccess="R"/>
	</register>
	<register id="PAR_PAR_SDE__S_VBUSP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_S0_RAM" acronym="PAR_PAR_SDE__S_VBUSP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_S0_RAM" offset="0x400" width="32" description="">
		<bitfield id="RSVD" width="8" begin="31" end="24" resetval="0x0" description="Always read as 0. Writes have no effect. " range="31 - 24" rwaccess="R"/> 
		<bitfield id="DATA" width="24" begin="23" end="0" resetval="0x0" description="Data read from RAM " range="23 - 0" rwaccess="R"/>
	</register>
	<register id="PAR_PAR_SDE__S_VBUSP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_S1_RAM" acronym="PAR_PAR_SDE__S_VBUSP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_S1_RAM" offset="0x800" width="32" description="">
		<bitfield id="RSVD" width="8" begin="31" end="24" resetval="0x0" description="Always read as 0. Writes have no effect. " range="31 - 24" rwaccess="R"/> 
		<bitfield id="DATA" width="24" begin="23" end="0" resetval="0x0" description="Data read from RAM " range="23 - 0" rwaccess="R"/>
	</register>
	<register id="PAR_PAR_SDE__S_VBUSP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_L0_RAM" acronym="PAR_PAR_SDE__S_VBUSP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_L0_RAM" offset="0x1000" width="32" description="">
		<bitfield id="RSVD" width="8" begin="31" end="24" resetval="0x0" description="Always read as 0. Writes have no effect. " range="31 - 24" rwaccess="R"/> 
		<bitfield id="DATA" width="24" begin="23" end="0" resetval="0x0" description="Data read from RAM " range="23 - 0" rwaccess="R"/>
	</register>
	<register id="PAR_PAR_SDE__S_VBUSP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_L1_RAM" acronym="PAR_PAR_SDE__S_VBUSP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_L1_RAM" offset="0x1800" width="32" description="">
		<bitfield id="RSVD" width="8" begin="31" end="24" resetval="0x0" description="Always read as 0. Writes have no effect. " range="31 - 24" rwaccess="R"/> 
		<bitfield id="DATA" width="24" begin="23" end="0" resetval="0x0" description="Data read from RAM " range="23 - 0" rwaccess="R"/>
	</register>
	<register id="PAR_PAR_SDE__S_VBUSP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_L2_RAM" acronym="PAR_PAR_SDE__S_VBUSP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_L2_RAM" offset="0x2000" width="32" description="">
		<bitfield id="RSVD" width="8" begin="31" end="24" resetval="0x0" description="Always read as 0. Writes have no effect. " range="31 - 24" rwaccess="R"/> 
		<bitfield id="DATA" width="24" begin="23" end="0" resetval="0x0" description="Data read from RAM " range="23 - 0" rwaccess="R"/>
	</register>
	<register id="PAR_PAR_SDE__S_VBUSP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_L3_RAM" acronym="PAR_PAR_SDE__S_VBUSP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_L3_RAM" offset="0x2800" width="32" description="">
		<bitfield id="RSVD" width="8" begin="31" end="24" resetval="0x0" description="Always read as 0. Writes have no effect. " range="31 - 24" rwaccess="R"/> 
		<bitfield id="DATA" width="24" begin="23" end="0" resetval="0x0" description="Data read from RAM " range="23 - 0" rwaccess="R"/>
	</register>
	<register id="PAR_PAR_SDE__S_VBUSP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_L4_RAM" acronym="PAR_PAR_SDE__S_VBUSP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_L4_RAM" offset="0x3000" width="32" description="">
		<bitfield id="RSVD" width="8" begin="31" end="24" resetval="0x0" description="Always read as 0. Writes have no effect. " range="31 - 24" rwaccess="R"/> 
		<bitfield id="DATA" width="24" begin="23" end="0" resetval="0x0" description="Data read from RAM " range="23 - 0" rwaccess="R"/>
	</register>
	<register id="PAR_PAR_SDE__S_VBUSP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_L5_RAM" acronym="PAR_PAR_SDE__S_VBUSP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_L5_RAM" offset="0x3800" width="32" description="">
		<bitfield id="RSVD" width="8" begin="31" end="24" resetval="0x0" description="Always read as 0. Writes have no effect. " range="31 - 24" rwaccess="R"/> 
		<bitfield id="DATA" width="24" begin="23" end="0" resetval="0x0" description="Data read from RAM " range="23 - 0" rwaccess="R"/>
	</register>
	<register id="PAR_PAR_SDE__S_VBUSP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_L6_RAM" acronym="PAR_PAR_SDE__S_VBUSP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_L6_RAM" offset="0x4000" width="32" description="">
		<bitfield id="RSVD" width="8" begin="31" end="24" resetval="0x0" description="Always read as 0. Writes have no effect. " range="31 - 24" rwaccess="R"/> 
		<bitfield id="DATA" width="24" begin="23" end="0" resetval="0x0" description="Data read from RAM " range="23 - 0" rwaccess="R"/>
	</register>
	<register id="PAR_PAR_SDE__S_VBUSP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_DRCG_FAST_LR_RAM" acronym="PAR_PAR_SDE__S_VBUSP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_DRCG_FAST_LR_RAM" offset="0x6000" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PAR_PAR_SDE__S_VBUSP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_LCC_OP0_RAM" acronym="PAR_PAR_SDE__S_VBUSP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_LCC_OP0_RAM" offset="0x8000" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PAR_PAR_SDE__S_VBUSP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_LCC_OP1_RAM" acronym="PAR_PAR_SDE__S_VBUSP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_LCC_OP1_RAM" offset="0xC000" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PAR_PAR_SDE__S_VBUSP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_LCC_OP2_RAM" acronym="PAR_PAR_SDE__S_VBUSP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_LCC_OP2_RAM" offset="0x10000" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PAR_PAR_SDE__S_VBUSP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_LCC_OP3_RAM" acronym="PAR_PAR_SDE__S_VBUSP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_LCC_OP3_RAM" offset="0x14000" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PAR_PAR_SDE__S_VBUSP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_LCC_OP4_RAM" acronym="PAR_PAR_SDE__S_VBUSP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_LCC_OP4_RAM" offset="0x18000" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PAR_PAR_SDE__S_VBUSP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_DRCG_DISP_RAM" acronym="PAR_PAR_SDE__S_VBUSP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_DRCG_DISP_RAM" offset="0x1C000" width="32" description="">
		<bitfield id="RSVD" width="12" begin="31" end="20" resetval="0x0" description="Always read as 0. Writes have no effect. " range="31 - 20" rwaccess="R"/> 
		<bitfield id="DATA" width="20" begin="19" end="0" resetval="0x0" description="Data read from RAM " range="19 - 0" rwaccess="R"/>
	</register>
	<register id="PAR_PAR_SDE__S_VBUSP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_MF_LINE_RAM" acronym="PAR_PAR_SDE__S_VBUSP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_MF_LINE_RAM" offset="0x20000" width="32" description="">
		<bitfield id="RSVD" width="2" begin="31" end="30" resetval="0x0" description="Always read as 0. Writes have no effect. " range="31 - 30" rwaccess="R"/> 
		<bitfield id="DATA" width="30" begin="29" end="0" resetval="0x0" description="Data read from RAM " range="29 - 0" rwaccess="R"/>
	</register>
	<register id="PAR_PAR_SDE__S_VBUSP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SCA_BRC_RAM" acronym="PAR_PAR_SDE__S_VBUSP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SCA_BRC_RAM" offset="0x28000" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PAR_PAR_SDE__S_VBUSP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SCA_BPCC_RAM" acronym="PAR_PAR_SDE__S_VBUSP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SCA_BPCC_RAM" offset="0x30000" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " range="31 - 0" rwaccess="R"/>
	</register>
</module>