--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml VUMeter.twx VUMeter.ncd -o VUMeter.twr VUMeter.pcf -ucf
VUMeter.ucf

Design file:              VUMeter.ncd
Physical constraint file: VUMeter.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Paths for end point U0/div_3 (SLICE_X22Y16.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U0/div_0 (FF)
  Destination:          U0/div_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.378ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U0/div_0 to U0/div_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y16.AQ      Tcko                  0.447   U0/div<3>
                                                       U0/div_0
    SLICE_X22Y16.D2      net (fanout=3)        0.642   U0/div<0>
    SLICE_X22Y16.CLK     Tas                   0.289   U0/div<3>
                                                       U0/Mcount_div_xor<3>11
                                                       U0/div_3
    -------------------------------------------------  ---------------------------
    Total                                      1.378ns (0.736ns logic, 0.642ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------

Paths for end point U0/div_3 (SLICE_X22Y16.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U0/div_2 (FF)
  Destination:          U0/div_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.287ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U0/div_2 to U0/div_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y16.DMUX    Tshcko                0.488   U0/div<3>
                                                       U0/div_2
    SLICE_X22Y16.D1      net (fanout=1)        0.510   U0/div<2>
    SLICE_X22Y16.CLK     Tas                   0.289   U0/div<3>
                                                       U0/Mcount_div_xor<3>11
                                                       U0/div_3
    -------------------------------------------------  ---------------------------
    Total                                      1.287ns (0.777ns logic, 0.510ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------

Paths for end point U0/div_2 (SLICE_X22Y16.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U0/div_0 (FF)
  Destination:          U0/div_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.243ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U0/div_0 to U0/div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y16.AQ      Tcko                  0.447   U0/div<3>
                                                       U0/div_0
    SLICE_X22Y16.D2      net (fanout=3)        0.642   U0/div<0>
    SLICE_X22Y16.CLK     Tas                   0.154   U0/div<3>
                                                       U0/Mcount_div_xor<2>11
                                                       U0/div_2
    -------------------------------------------------  ---------------------------
    Total                                      1.243ns (0.601ns logic, 0.642ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U0/div_0 (SLICE_X22Y16.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.460ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U0/div_0 (FF)
  Destination:          U0/div_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.460ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U0/div_0 to U0/div_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y16.AQ      Tcko                  0.234   U0/div<3>
                                                       U0/div_0
    SLICE_X22Y16.A6      net (fanout=3)        0.029   U0/div<0>
    SLICE_X22Y16.CLK     Tah         (-Th)    -0.197   U0/div<3>
                                                       U0/Mcount_div_xor<0>11_INV_0
                                                       U0/div_0
    -------------------------------------------------  ---------------------------
    Total                                      0.460ns (0.431ns logic, 0.029ns route)
                                                       (93.7% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point U0/div_1 (SLICE_X22Y16.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.494ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U0/div_1 (FF)
  Destination:          U0/div_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.494ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U0/div_1 to U0/div_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y16.CQ      Tcko                  0.234   U0/div<3>
                                                       U0/div_1
    SLICE_X22Y16.C5      net (fanout=2)        0.063   U0/div<1>
    SLICE_X22Y16.CLK     Tah         (-Th)    -0.197   U0/div<3>
                                                       U0/Mcount_div_xor<1>11
                                                       U0/div_1
    -------------------------------------------------  ---------------------------
    Total                                      0.494ns (0.431ns logic, 0.063ns route)
                                                       (87.2% logic, 12.8% route)

--------------------------------------------------------------------------------

Paths for end point U0/div_1 (SLICE_X22Y16.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U0/div_0 (FF)
  Destination:          U0/div_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.611ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U0/div_0 to U0/div_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y16.AQ      Tcko                  0.234   U0/div<3>
                                                       U0/div_0
    SLICE_X22Y16.C3      net (fanout=3)        0.180   U0/div<0>
    SLICE_X22Y16.CLK     Tah         (-Th)    -0.197   U0/div<3>
                                                       U0/Mcount_div_xor<1>11
                                                       U0/div_1
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (0.431ns logic, 0.180ns route)
                                                       (70.5% logic, 29.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: U0/div<3>/SR
  Logical resource: U0/div_0/SR
  Location pin: SLICE_X22Y16.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: U0/div<3>/SR
  Logical resource: U0/div_1/SR
  Location pin: SLICE_X22Y16.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.413|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10 paths, 0 nets, and 9 connections

Design statistics:
   Minimum period:   1.730ns{1}   (Maximum frequency: 578.035MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 18 23:48:50 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 219 MB



