<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Spresense NuttX SDK: nuttx/arch/arm/src/tms570/chip/tms570_sys.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Spresense NuttX SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a087eb8c8217e7f024fc12aaad1b9d3e.html">nuttx</a></li><li class="navelem"><a class="el" href="dir_88610be0a0df6a45851e0b0324278b6c.html">arch</a></li><li class="navelem"><a class="el" href="dir_866c7ad0dc41518818f929c02064d5fe.html">arm</a></li><li class="navelem"><a class="el" href="dir_8471443f31d14d96bbf22349bee182fe.html">src</a></li><li class="navelem"><a class="el" href="dir_6d6501e97e8732cb351c3009d82a95d4.html">tms570</a></li><li class="navelem"><a class="el" href="dir_e92c345a6c6200db005bf4ebe5fa17fc.html">chip</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">tms570_sys.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/****************************************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * arch/arm/src/tms570/chip/tms570_sys.h</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Primary System Control Register Definitions</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *   Copyright (C) 2015 Gregory Nutt. All rights reserved.</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *   Author: Gregory Nutt &lt;gnutt@nuttx.org&gt;</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * References:</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *   TMS570LS04x/03x 16/32-Bit RISC Flash Microcontroller, Technical Reference Manual, Texas</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *   Instruments, Literature Number: SPNU517A, September 2013</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * are met:</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *    the documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *    distribution.</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * 3. Neither the name NuttX nor the names of its contributors may be</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *    used to endorse or promote products derived from this software</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> ****************************************************************************************************/</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_SRC_TMS570_CHIP_TMS570_SYS_H</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ARCH_ARM_SRC_TMS570_CHIP_TMS570_SYS_H</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/****************************************************************************************************</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> * Included Files</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> ****************************************************************************************************/</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &lt;nuttx/config.h&gt;</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;chip/tms570_memorymap.h&quot;</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/****************************************************************************************************</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"> * Pre-processor Definitions</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"> ****************************************************************************************************/</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/* The LPO trim value may be programmed into the TI OTP: */</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define TMS570_TITCM_LPOTRIM_OFFSET     0x01b4</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_TITCM_LPOTRIM            (TMS570_TITCM_BASE+TMS570_TITCM_LPOTRIM_OFFSET)</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define TMS570_TITCM_LPOTRIM_SHIFT    (16)    </span><span class="comment">/* Bits 16-31: LPO trim value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define TMS570_TITCM_LPOTRIM_MASK     (0xffff &lt;&lt; TMS570_TITCM_LPOTRIM_SHIFT)</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/* Register Offsets *********************************************************************************/</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define TMS570_SYS_PC1_OFFSET           0x0000  </span><span class="comment">/* SYS Pin Control Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_PC2_OFFSET           0x0004  </span><span class="comment">/* SYS Pin Control Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_PC3_OFFSET           0x0008  </span><span class="comment">/* SYS Pin Control Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_PC4_OFFSET           0x000c  </span><span class="comment">/* SYS Pin Control Register 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_PC5_OFFSET           0x0010  </span><span class="comment">/* SYS Pin Control Register 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_PC6_OFFSET           0x0014  </span><span class="comment">/* SYS Pin Control Register 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_PC7_OFFSET           0x0018  </span><span class="comment">/* SYS Pin Control Register 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_PC8_OFFSET           0x001c  </span><span class="comment">/* SYS Pin Control Register 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_PC9_OFFSET           0x0020  </span><span class="comment">/* SYS Pin Control Register 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_CSDIS_OFFSET         0x0030  </span><span class="comment">/* Clock Source Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_CSDISSET_OFFSET      0x0034  </span><span class="comment">/* Clock Source Disable Set Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_CSDISCLR_OFFSET      0x0038  </span><span class="comment">/* Clock Source Disable Clear Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_CDDIS_OFFSET         0x003c  </span><span class="comment">/* Clock Domain Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_CDDISSET_OFFSET      0x0040  </span><span class="comment">/* Clock Domain Disable Set Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_CDDISCLR_OFFSET      0x0044  </span><span class="comment">/* Clock Domain Disable Clear Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_GHVSRC_OFFSET        0x0048  </span><span class="comment">/* GCLK, HCLK, VCLK, and VCLK2 Source Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_VCLKASRC_OFFSET      0x004c  </span><span class="comment">/* Peripheral Asynchronous Clock Source Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_RCLKSRC_OFFSET       0x0050  </span><span class="comment">/* RTI Clock Source Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_CSVSTAT_OFFSET       0x0054  </span><span class="comment">/* Clock Source Valid Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_MSTGCR_OFFSET        0x0058  </span><span class="comment">/* Memory Self-Test Global Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_MINITGCR_OFFSET      0x005c  </span><span class="comment">/* Memory Hardware Initialization Global Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_MSIENA_OFFSET        0x0060  </span><span class="comment">/* Memory Self-Test/Initialization Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_MSTFAIL_OFFSET       0x0064  </span><span class="comment">/* Memory Self-Test Fail Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_MSTCGSTAT_OFFSET     0x0068  </span><span class="comment">/* MSTC Global Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_MINISTAT_OFFSET      0x006c  </span><span class="comment">/* Memory Hardware Initialization Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_PLLCTL1_OFFSET       0x0070  </span><span class="comment">/* PLL Control Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_PLLCTL2_OFFSET       0x0074  </span><span class="comment">/* PLL Control Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_PC10_OFFSET          0x0078  </span><span class="comment">/* SYS Pin Control Register 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_DIEIDL_OFFSET        0x007c  </span><span class="comment">/* Die Identification Register, Lower Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_DIEIDH_OFFSET        0x0080  </span><span class="comment">/* Die Identification Register, Upper Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_LPOMONCTL_OFFSET     0x0088  </span><span class="comment">/* LPO/Clock Monitor Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_CLKTEST_OFFSET       0x008c  </span><span class="comment">/* Clock Test Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_DFTCTRLREG_OFFSET    0x0090  </span><span class="comment">/* DFT Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_DFTCTRLREG2_OFFSET   0x0094  </span><span class="comment">/* DFT Control Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_GPREG1_OFFSET        0x00a0  </span><span class="comment">/* General Purpose Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_IMPFASTS_OFFSET      0x00a8  </span><span class="comment">/* Imprecise Fault Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_IMPFTADD_OFFSET      0x00ac  </span><span class="comment">/* Imprecise Fault Write Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_SSIR1_OFFSET         0x00b0  </span><span class="comment">/* System Software Interrupt Request 1 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_SSIR2_OFFSET         0x00b4  </span><span class="comment">/* System Software Interrupt Request 2 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_SSIR3_OFFSET         0x00b8  </span><span class="comment">/* System Software Interrupt Request 3 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_SSIR4_OFFSET         0x00bc  </span><span class="comment">/* System Software Interrupt Request 4 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_RAMGCR_OFFSET        0x00c0  </span><span class="comment">/* RAM Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_BMMCR1_OFFSET        0x00c4  </span><span class="comment">/* Bus Matrix Module Control Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_CPURSTCR_OFFSET      0x00cc  </span><span class="comment">/* CPU Reset Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_CLKCNTL_OFFSET       0x00d0  </span><span class="comment">/* Clock Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_ECPCNTL_OFFSET       0x00d4  </span><span class="comment">/* ECP Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_DEVCR1_OFFSET        0x00dc  </span><span class="comment">/* DEV Parity Control Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_ECR_OFFSET           0x00e0  </span><span class="comment">/* System Exception Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_ESR_OFFSET           0x00e4  </span><span class="comment">/* System Exception Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_TASR_OFFSET          0x00e8  </span><span class="comment">/* System Test Abort Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_GLBSTAT_OFFSET       0x00ec  </span><span class="comment">/* Global Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_DEVID_OFFSET         0x00f0  </span><span class="comment">/* Device Identification Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_SSIVEC_OFFSET        0x00f4  </span><span class="comment">/* Software Interrupt Vector Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_SSIF_OFFSET          0x00f8  </span><span class="comment">/* System Software Interrupt Flag Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">/* Register Addresses *******************************************************************************/</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define TMS570_SYS_PC1                  (TMS570_SYS_BASE+TMS570_SYS_PC1_OFFSET)</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_PC2                  (TMS570_SYS_BASE+TMS570_SYS_PC2_OFFSET)</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_PC3                  (TMS570_SYS_BASE+TMS570_SYS_PC3_OFFSET)</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_PC4                  (TMS570_SYS_BASE+TMS570_SYS_PC4_OFFSET)</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_PC5                  (TMS570_SYS_BASE+TMS570_SYS_PC5_OFFSET)</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_PC6                  (TMS570_SYS_BASE+TMS570_SYS_PC6_OFFSET)</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_PC7                  (TMS570_SYS_BASE+TMS570_SYS_PC7_OFFSET)</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_PC8                  (TMS570_SYS_BASE+TMS570_SYS_PC8_OFFSET)</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_PC9                  (TMS570_SYS_BASE+TMS570_SYS_PC9_OFFSET)</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_CSDIS                (TMS570_SYS_BASE+TMS570_SYS_CSDIS_OFFSET)</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_CSDISSET             (TMS570_SYS_BASE+TMS570_SYS_CSDISSET_OFFSET)</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_CSDISCLR             (TMS570_SYS_BASE+TMS570_SYS_CSDISCLR_OFFSET)</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_CDDIS                (TMS570_SYS_BASE+TMS570_SYS_CDDIS_OFFSET)</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_CDDISSET             (TMS570_SYS_BASE+TMS570_SYS_CDDISSET_OFFSET)</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_CDDISCLR             (TMS570_SYS_BASE+TMS570_SYS_CDDISCLR_OFFSET)</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_GHVSRC               (TMS570_SYS_BASE+TMS570_SYS_GHVSRC_OFFSET)</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_VCLKASRC             (TMS570_SYS_BASE+TMS570_SYS_VCLKASRC_OFFSET)</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_RCLKSRC              (TMS570_SYS_BASE+TMS570_SYS_RCLKSRC_OFFSET)</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_CSVSTAT              (TMS570_SYS_BASE+TMS570_SYS_CSVSTAT_OFFSET)</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_MSTGCR               (TMS570_SYS_BASE+TMS570_SYS_MSTGCR_OFFSET)</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_MINITGCR             (TMS570_SYS_BASE+TMS570_SYS_MINITGCR_OFFSET)</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_MSIENA               (TMS570_SYS_BASE+TMS570_SYS_MSIENA_OFFSET)</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_MSTFAIL              (TMS570_SYS_BASE+TMS570_SYS_MSTFAIL_OFFSET)</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_MSTCGSTAT            (TMS570_SYS_BASE+TMS570_SYS_MSTCGSTAT_OFFSET)</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_MINISTAT             (TMS570_SYS_BASE+TMS570_SYS_MINISTAT_OFFSET)</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_PLLCTL1              (TMS570_SYS_BASE+TMS570_SYS_PLLCTL1_OFFSET)</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_PLLCTL2              (TMS570_SYS_BASE+TMS570_SYS_PLLCTL2_OFFSET)</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_PC10                 (TMS570_SYS_BASE+TMS570_SYS_PC10_OFFSET)</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_DIEIDL               (TMS570_SYS_BASE+TMS570_SYS_DIEIDL_OFFSET)</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_DIEIDH               (TMS570_SYS_BASE+TMS570_SYS_DIEIDH_OFFSET)</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_LPOMONCTL            (TMS570_SYS_BASE+TMS570_SYS_LPOMONCTL_OFFSET)</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_CLKTEST              (TMS570_SYS_BASE+TMS570_SYS_CLKTEST_OFFSET)</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_DFTCTRLREG           (TMS570_SYS_BASE+TMS570_SYS_DFTCTRLREG_OFFSET)</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_DFTCTRLREG2          (TMS570_SYS_BASE+TMS570_SYS_DFTCTRLREG2_OFFSET)</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_GPREG1               (TMS570_SYS_BASE+TMS570_SYS_GPREG1_OFFSET)</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_IMPFASTS             (TMS570_SYS_BASE+TMS570_SYS_IMPFASTS_OFFSET)</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_IMPFTADD             (TMS570_SYS_BASE+TMS570_SYS_IMPFTADD_OFFSET)</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_SSIR1                (TMS570_SYS_BASE+TMS570_SYS_SSIR1_OFFSET)</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_SSIR2                (TMS570_SYS_BASE+TMS570_SYS_SSIR2_OFFSET)</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_SSIR3                (TMS570_SYS_BASE+TMS570_SYS_SSIR3_OFFSET)</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_SSIR4                (TMS570_SYS_BASE+TMS570_SYS_SSIR4_OFFSET)</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_RAMGCR               (TMS570_SYS_BASE+TMS570_SYS_RAMGCR_OFFSET)</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_BMMCR1               (TMS570_SYS_BASE+TMS570_SYS_BMMCR1_OFFSET)</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_CPURSTCR             (TMS570_SYS_BASE+TMS570_SYS_CPURSTCR_OFFSET)</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_CLKCNTL              (TMS570_SYS_BASE+TMS570_SYS_CLKCNTL_OFFSET)</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_ECPCNTL              (TMS570_SYS_BASE+TMS570_SYS_ECPCNTL_OFFSET)</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_DEVCR1               (TMS570_SYS_BASE+TMS570_SYS_DEVCR1_OFFSET)</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_ECR                  (TMS570_SYS_BASE+TMS570_SYS_ECR_OFFSET)</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_ESR                  (TMS570_SYS_BASE+TMS570_SYS_ESR_OFFSET)</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_TASR                 (TMS570_SYS_BASE+TMS570_SYS_TASR_OFFSET)</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_GLBSTAT              (TMS570_SYS_BASE+TMS570_SYS_GLBSTAT_OFFSET)</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_DEVID                (TMS570_SYS_BASE+TMS570_SYS_DEVID_OFFSET)</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_SSIVEC               (TMS570_SYS_BASE+TMS570_SYS_SSIVEC_OFFSET)</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TMS570_SYS_SSIF                 (TMS570_SYS_BASE+TMS570_SYS_SSIF_OFFSET)</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">/* Register Bit-Field Definitions *******************************************************************/</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">/* SYS Pin Control Register 1 */</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define SYS_PC1_ECPCLKFUN               (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: ECLK function */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">/* SYS Pin Control Register 2 */</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define SYS_PC2_ECPCLKDIR               (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: ECLK data direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">/* SYS Pin Control Register 3 */</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define SYS_PC3_ECPCLKDIN               (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: ECLK data in */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">/* SYS Pin Control Register 4 */</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define SYS_PC4_ECPCLKDOUT              (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: ECLK data out write */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">/* SYS Pin Control Register 5 */</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define SYS_PC5_ECPCLKSET               (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: ECLK data out set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">/* SYS Pin Control Register 6 */</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define SYS_PC6_ECPCLKCLR               (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: ECLK data out clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">/* SYS Pin Control Register 7 */</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define SYS_PC7_ECPCLKODE               (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: ECLK open drain enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">/* SYS Pin Control Register 8 */</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define SYS_PC8_ECPCLKPUE               (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: ECLK pull enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">/* SYS Pin Control Register 9 */</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define SYS_PC9_ECPCLKPS                (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: ECLK pull up/pull down select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">/* Clock Source Disable Register, Clock Source Disable Set Register, and Clock Source</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment"> * Disable Clear Register</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define SYS_CSDIS_CLKSR0OFF             (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Clock source 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CSDIS_CLKSR1OFF             (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: Clock source 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CSDIS_CLKSR3OFF             (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: Clock source 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CSDIS_CLKSR4OFF             (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: Clock source 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CSDIS_CLKSR5OFF             (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5: Clock source 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CSDIS_CLKSROFFALL           (0x3b)</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define SYS_CSDIS_CLKSRC_OSC            SYS_CSDIS_CLKSR0OFF </span><span class="comment">/* Oscillator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CSDIS_CLKSRC_PLL            SYS_CSDIS_CLKSR1OFF </span><span class="comment">/* PLL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CSDIS_CLKSRC_EXTCLKIN       SYS_CSDIS_CLKSR3OFF </span><span class="comment">/* EXTCLKIN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CSDIS_CLKSRC_LFLPO          SYS_CSDIS_CLKSR4OFF </span><span class="comment">/* Low Frequency LPO (Low Power Oscillator) clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CSDIS_CLKSRC_HFLPO          SYS_CSDIS_CLKSR5OFF </span><span class="comment">/* High Frequency LPO (Low Power Oscillator) clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">/* Clock Domain Disable Register, Clock Domain Disable Set Register, and Clock Domain</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment"> * Disable Clear Register.</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define SYS_CDDIS_GCLKOFF               (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  GCLK domain off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CDDIS_HCLKOFF               (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  HCLK and VCLK_sys domains off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CDDIS_VCLKPOFF              (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  VCLK_periph domain off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CDDIS_VCLK2OFF              (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  VCLK2 domain off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CDDIS_VCLKA1OFF             (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  VCLKA1 domain off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CDDIS_RTICLK1OFF            (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  RTICLK1 domain off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CDDIS_VCLKEQEPOFF           (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  VCLK_EQEP_OFF domain off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">/* GCLK, HCLK, VCLK, and VCLK2 Source Register */</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define SYS_CLKSRC_OSC                  0         </span><span class="comment">/* Alias for oscillator clock Source                */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CLKSRC_PLL1                 1         </span><span class="comment">/* Alias for Pll1 clock Source                      */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CLKSRC_EXTERNAL1            3         </span><span class="comment">/* Alias for external clock Source                  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CLKSRC_LPOLOW               4         </span><span class="comment">/* Alias for low power oscillator low clock Source  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CLKSRC_LPOHIGH              5         </span><span class="comment">/* Alias for low power oscillator high clock Source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CLKSRC_PLL2                 6         </span><span class="comment">/* Alias for Pll2 clock Source                      */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CLKSRC_EXTERNAL2            7         </span><span class="comment">/* Alias for external 2 clock Source                */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CLKSRC_VCLK                 9         </span><span class="comment">/* Alias for synchronous VCLK1 clock Source         */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define SYS_GHVSRC_GHVSRC_SHIFT         (0)       </span><span class="comment">/* Bits 0-3: GCLK, HCLK, VCLK, VCLK2 current source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_GHVSRC_GHVSRC_MASK          (15 &lt;&lt; SYS_GHVSRC_GHVSRC_SHIFT)</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_GHVSRC_SRC(n)      ((uint32_t)(n) &lt;&lt; SYS_GHVSRC_GHVSRC_SHIFT)</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_GHVSRC_SRC0        (0 &lt;&lt; SYS_GHVSRC_GHVSRC_SHIFT) </span><span class="comment">/* Clock source0 for GCLK, HCLK, VCLK, VCLK2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_GHVSRC_SRC1        (1 &lt;&lt; SYS_GHVSRC_GHVSRC_SHIFT) </span><span class="comment">/* Clock source1 for GCLK, HCLK, VCLK, VCLK2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_GHVSRC_SRC2        (2 &lt;&lt; SYS_GHVSRC_GHVSRC_SHIFT) </span><span class="comment">/* Clock source2 for GCLK, HCLK, VCLK, VCLK2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_GHVSRC_SRC3        (3 &lt;&lt; SYS_GHVSRC_GHVSRC_SHIFT) </span><span class="comment">/* Clock source3 for GCLK, HCLK, VCLK, VCLK2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_GHVSRC_SRC4        (4 &lt;&lt; SYS_GHVSRC_GHVSRC_SHIFT) </span><span class="comment">/* Clock source4 for GCLK, HCLK, VCLK, VCLK2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_GHVSRC_SRC5        (5 &lt;&lt; SYS_GHVSRC_GHVSRC_SHIFT) </span><span class="comment">/* Clock source5 for GCLK, HCLK, VCLK, VCLK2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_GHVSRC_SRC6        (6 &lt;&lt; SYS_GHVSRC_GHVSRC_SHIFT) </span><span class="comment">/* Clock source6 for GCLK, HCLK, VCLK, VCLK2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_GHVSRC_SRC7        (7 &lt;&lt; SYS_GHVSRC_GHVSRC_SHIFT) </span><span class="comment">/* Clock source7 for GCLK, HCLK, VCLK, VCLK2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#  define SYS_GHVSRC_GHVSRC_SRC(n)      ((uint32_t)(n) &lt;&lt; SYS_GHVSRC_GHVSRC_SHIFT)</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_GHVSRC_OSC         SYS_GHVSRC_GHVSRC_SRC(SYS_CLKSRC_OSC)</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_GHVSRC_PLL1        SYS_GHVSRC_GHVSRC_SRC(SYS_CLKSRC_PLL1)</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_GHVSRC_EXTERNAL1   SYS_GHVSRC_GHVSRC_SRC(SYS_CLKSRC_EXTERNAL1)</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_GHVSRC_LPOLOW      SYS_GHVSRC_GHVSRC_SRC(SYS_CLKSRC_LPOLOW)</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_GHVSRC_LPOHIGH     SYS_GHVSRC_GHVSRC_SRC(SYS_CLKSRC_LPOHIGH)</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_GHVSRC_PLL2        SYS_GHVSRC_GHVSRC_SRC(SYS_CLKSRC_PLL2)</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_GHVSRC_EXTERNAL2   SYS_GHVSRC_GHVSRC_SRC(SYS_CLKSRC_EXTERNAL2)</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_GHVSRC_VCLK        SYS_GHVSRC_GHVSRC_SRC(SYS_CLKSRC_VCLK)</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define SYS_GHVSRC_HVLPM_SHIFT          (16)      </span><span class="comment">/* Bits 16-19: HCLK, VCLK, VCLK2 source on wakeup when GCLK is turned off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_GHVSRC_HVLPM_MASK           (15 &lt;&lt; SYS_GHVSRC_HVLPM_SHIFT)</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_HVLPM_SRC0         (0 &lt;&lt; SYS_GHVSRC_HVLPM_SHIFT) </span><span class="comment">/* Clock source0 for HCLK, VCLK, VCLK2 on wakeup */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_HVLPM_SRC1         (1 &lt;&lt; SYS_GHVSRC_HVLPM_SHIFT) </span><span class="comment">/* Clock source1 for HCLK, VCLK, VCLK2 on wakeup */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_HVLPM_SRC2         (2 &lt;&lt; SYS_GHVSRC_HVLPM_SHIFT) </span><span class="comment">/* Clock source2 for HCLK, VCLK, VCLK2 on wakeup */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_HVLPM_SRC3         (3 &lt;&lt; SYS_GHVSRC_HVLPM_SHIFT) </span><span class="comment">/* Clock source3 for HCLK, VCLK, VCLK2 on wakeup */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_HVLPM_SRC4         (4 &lt;&lt; SYS_GHVSRC_HVLPM_SHIFT) </span><span class="comment">/* Clock source4 for HCLK, VCLK, VCLK2 on wakeup */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_HVLPM_SRC5         (5 &lt;&lt; SYS_GHVSRC_HVLPM_SHIFT) </span><span class="comment">/* Clock source5 for HCLK, VCLK, VCLK2 on wakeup */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_HVLPM_SRC6         (6 &lt;&lt; SYS_GHVSRC_HVLPM_SHIFT) </span><span class="comment">/* Clock source6 for HCLK, VCLK, VCLK2 on wakeup */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_HVLPM_SRC7         (7 &lt;&lt; SYS_GHVSRC_HVLPM_SHIFT) </span><span class="comment">/* Clock source7 for HCLK, VCLK, VCLK2 on wakeup */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#  define SYS_GHVSRC_HVLPM(n)           ((uint32_t)(n) &lt;&lt; SYS_GHVSRC_HVLPM_SHIFT)</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_HVLPM_OSC          SYS_GHVSRC_HVLPM(SYS_CLKSRC_OSC)</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_HVLPM_PLL1         SYS_GHVSRC_HVLPM(SYS_CLKSRC_PLL1)</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_HVLPM_EXTERNAL1    SYS_GHVSRC_HVLPM(SYS_CLKSRC_EXTERNAL1)</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_HVLPM_LPOLOW       SYS_GHVSRC_HVLPM(SYS_CLKSRC_LPOLOW)</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_HVLPM_LPOHIGH      SYS_GHVSRC_HVLPM(SYS_CLKSRC_LPOHIGH)</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_HVLPM_PLL2         SYS_GHVSRC_HVLPM(SYS_CLKSRC_PLL2)</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_HVLPM_EXTERNAL2    SYS_GHVSRC_HVLPM(SYS_CLKSRC_EXTERNAL2)</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_HVLPM_VCLK         SYS_GHVSRC_HVLPM(SYS_CLKSRC_VCLK)</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define SYS_GHVSRC_GHVWAKE_SHIFT        (24)      </span><span class="comment">/* Bits 24-17: GCLK, HCLK, VCLK, VCLK2 source on wakeup */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_GHVSRC_GHVWAKE_MASK         (15 &lt;&lt; SYS_GHVSRC_GHVWAKE_SHIFT)</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_GHVWAKE_SRC0       (0 &lt;&lt; SYS_GHVSRC_GHVWAKE_SHIFT) </span><span class="comment">/* Clock source0 for GCLK, HCLK, VCLK, VCLK2 on wakeup */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_GHVWAKE_SRC1       (1 &lt;&lt; SYS_GHVSRC_GHVWAKE_SHIFT) </span><span class="comment">/* Clock source1 for GCLK, HCLK, VCLK, VCLK2 on wakeup */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_GHVWAKE_SRC2       (2 &lt;&lt; SYS_GHVSRC_GHVWAKE_SHIFT) </span><span class="comment">/* Clock source2 for GCLK, HCLK, VCLK, VCLK2 on wakeup */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_GHVWAKE_SRC3       (3 &lt;&lt; SYS_GHVSRC_GHVWAKE_SHIFT) </span><span class="comment">/* Clock source3 for GCLK, HCLK, VCLK, VCLK2 on wakeup */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_GHVWAKE_SRC4       (4 &lt;&lt; SYS_GHVSRC_GHVWAKE_SHIFT) </span><span class="comment">/* Clock source4 for GCLK, HCLK, VCLK, VCLK2 on wakeup */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_GHVWAKE_SRC5       (5 &lt;&lt; SYS_GHVSRC_GHVWAKE_SHIFT) </span><span class="comment">/* Clock source5 for GCLK, HCLK, VCLK, VCLK2 on wakeup */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_GHVWAKE_SRC6       (6 &lt;&lt; SYS_GHVSRC_GHVWAKE_SHIFT) </span><span class="comment">/* Clock source6 for GCLK, HCLK, VCLK, VCLK2 on wakeup */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_GHVWAKE_SRC7       (7 &lt;&lt; SYS_GHVSRC_GHVWAKE_SHIFT) </span><span class="comment">/* Clock source7 for GCLK, HCLK, VCLK, VCLK2 on wakeup */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#  define SYS_GHVSRC_GHVWAKE(n)         ((uint32_t)(n) &lt;&lt; SYS_GHVSRC_GHVWAKE_SHIFT)</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_GHVWAKE_OSC        SYS_GHVSRC_GHVWAKE(SYS_CLKSRC_OSC)</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_GHVWAKE_PLL1       SYS_GHVSRC_GHVWAKE(SYS_CLKSRC_PLL1)</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_GHVWAKE_EXTERNAL1  SYS_GHVSRC_GHVWAKE(SYS_CLKSRC_EXTERNAL1)</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_GHVWAKE_LPOLOW     SYS_GHVSRC_GHVWAKE(SYS_CLKSRC_LPOLOW)</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_GHVWAKE_LPOHIGH    SYS_GHVSRC_GHVWAKE(SYS_CLKSRC_LPOHIGH)</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_GHVWAKE_PLL2       SYS_GHVSRC_GHVWAKE(SYS_CLKSRC_PLL2)</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_GHVWAKE_EXTERNAL2  SYS_GHVSRC_GHVWAKE(SYS_CLKSRC_EXTERNAL2)</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_GHVSRC_GHVWAKE_VCLK       SYS_GHVSRC_GHVWAKE(SYS_CLKSRC_VCLK)</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">/* Peripheral Asynchronous Clock Source Register */</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define SYS_VCLKASRC_VCLKA1S_SHIFT      (0)      </span><span class="comment">/* Bits 0-3: Peripheral asynchronous clock1 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_VCLKASRC_VCLKA1S_MASK       (15 &lt;&lt; SYS_VCLKASRC_VCLKA1S_SHIFT)</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_VCLKASRC_VCLKA1S_SRC0     (0 &lt;&lt; SYS_VCLKASRC_VCLKA1S_SHIFT) </span><span class="comment">/* Clock source0 for RTICLK1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_VCLKASRC_VCLKA1S_SRC1     (1 &lt;&lt; SYS_VCLKASRC_VCLKA1S_SHIFT) </span><span class="comment">/* Clock source1 for RTICLK1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_VCLKASRC_VCLKA1S_SRC2     (2 &lt;&lt; SYS_VCLKASRC_VCLKA1S_SHIFT) </span><span class="comment">/* Clock source2 for RTICLK1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_VCLKASRC_VCLKA1S_SRC3     (3 &lt;&lt; SYS_VCLKASRC_VCLKA1S_SHIFT) </span><span class="comment">/* Clock source3 for RTICLK1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_VCLKASRC_VCLKA1S_SRC4     (4 &lt;&lt; SYS_VCLKASRC_VCLKA1S_SHIFT) </span><span class="comment">/* Clock source4 for RTICLK1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_VCLKASRC_VCLKA1S_SRC5     (5 &lt;&lt; SYS_VCLKASRC_VCLKA1S_SHIFT) </span><span class="comment">/* Clock source5 for RTICLK1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_VCLKASRC_VCLKA1S_SRC6     (6 &lt;&lt; SYS_VCLKASRC_VCLKA1S_SHIFT) </span><span class="comment">/* Clock source6 for RTICLK1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_VCLKASRC_VCLKA1S_SRC7     (7 &lt;&lt; SYS_VCLKASRC_VCLKA1S_SHIFT) </span><span class="comment">/* Clock source7 for RTICLK1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#  define SYS_VCLKASRC_VCLKA1S(n)         ((uint32_t)(n) &lt;&lt; SYS_VCLKASRC_VCLKA1S_SHIFT)</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_VCLKASRC_VCLKA1S_OSC        SYS_VCLKASRC_VCLKA1S(SYS_CLKSRC_OSC)</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_VCLKASRC_VCLKA1S_PLL1       SYS_VCLKASRC_VCLKA1S(SYS_CLKSRC_PLL1)</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_VCLKASRC_VCLKA1S_EXTERNAL1  SYS_VCLKASRC_VCLKA1S(SYS_CLKSRC_EXTERNAL1)</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_VCLKASRC_VCLKA1S_LPOLOW     SYS_VCLKASRC_VCLKA1S(SYS_CLKSRC_LPOLOW)</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_VCLKASRC_VCLKA1S_LPOHIGH    SYS_VCLKASRC_VCLKA1S(SYS_CLKSRC_LPOHIGH)</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_VCLKASRC_VCLKA1S_PLL2       SYS_VCLKASRC_VCLKA1S(SYS_CLKSRC_PLL2)</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_VCLKASRC_VCLKA1S_EXTERNAL2  SYS_VCLKASRC_VCLKA1S(SYS_CLKSRC_EXTERNAL2)</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_VCLKASRC_VCLKA1S_VCLK       SYS_VCLKASRC_VCLKA1S(SYS_CLKSRC_VCLK)</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">/* RTI Clock Source Register */</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define SYS_RCLKSRC_RTI1SRC_SHIFT       (0)      </span><span class="comment">/* Bits 0-3: RTI clock1 source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_RCLKSRC_RTI1SRC_MASK        (15 &lt;&lt; SYS_RCLKSRC_RTI1SRC_SHIFT)</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_RCLKSRC_RTI1SRC_SRC0      (0 &lt;&lt; SYS_RCLKSRC_RTI1SRC_SHIFT) </span><span class="comment">/* Clock source0 for RTICLK1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_RCLKSRC_RTI1SRC_SRC1      (1 &lt;&lt; SYS_RCLKSRC_RTI1SRC_SHIFT) </span><span class="comment">/* Clock source1 for RTICLK1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_RCLKSRC_RTI1SRC_SRC2      (2 &lt;&lt; SYS_RCLKSRC_RTI1SRC_SHIFT) </span><span class="comment">/* Clock source2 for RTICLK1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_RCLKSRC_RTI1SRC_SRC3      (3 &lt;&lt; SYS_RCLKSRC_RTI1SRC_SHIFT) </span><span class="comment">/* Clock source3 for RTICLK1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_RCLKSRC_RTI1SRC_SRC4      (4 &lt;&lt; SYS_RCLKSRC_RTI1SRC_SHIFT) </span><span class="comment">/* Clock source4 for RTICLK1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_RCLKSRC_RTI1SRC_SRC5      (5 &lt;&lt; SYS_RCLKSRC_RTI1SRC_SHIFT) </span><span class="comment">/* Clock source5 for RTICLK1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_RCLKSRC_RTI1SRC_SRC6      (6 &lt;&lt; SYS_RCLKSRC_RTI1SRC_SHIFT) </span><span class="comment">/* Clock source6 for RTICLK1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_RCLKSRC_RTI1SRC_SRC7      (7 &lt;&lt; SYS_RCLKSRC_RTI1SRC_SHIFT) </span><span class="comment">/* Clock source7 for RTICLK1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#  define SYS_RCLKSRC_RTI1SRC(n)        ((uint32_t)(n) &lt;&lt; SYS_RCLKSRC_RTI1SRC_SHIFT)</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_RCLKSRC_RTI1SRC_OSC       SYS_RCLKSRC_RTI1SRC(SYS_CLKSRC_OSC)</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_RCLKSRC_RTI1SRC_PLL1      SYS_RCLKSRC_RTI1SRC(SYS_CLKSRC_PLL1)</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_RCLKSRC_RTI1SRC_EXTERNAL1 SYS_RCLKSRC_RTI1SRC(SYS_CLKSRC_EXTERNAL1)</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_RCLKSRC_RTI1SRC_LPOLOW    SYS_RCLKSRC_RTI1SRC(SYS_CLKSRC_LPOLOW)</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_RCLKSRC_RTI1SRC_LPOHIGH   SYS_RCLKSRC_RTI1SRC(SYS_CLKSRC_LPOHIGH)</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_RCLKSRC_RTI1SRC_PLL2      SYS_RCLKSRC_RTI1SRC(SYS_CLKSRC_PLL2)</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_RCLKSRC_RTI1SRC_EXTERNAL2 SYS_RCLKSRC_RTI1SRC(SYS_CLKSRC_EXTERNAL2)</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_RCLKSRC_RTI1SRC_VCLK      SYS_RCLKSRC_RTI1SRC(SYS_CLKSRC_VCLK)</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define SYS_RCLKSRC_RTI1DIV_SHIFT       (8)       </span><span class="comment">/* Bits 8-9: RTI clock 1 divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_RCLKSRC_RTI1DIV_MASK        (3 &lt;&lt; SYS_RCLKSRC_RTI1DIV_SHIFT)</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_RCLKSRC_RTI1DIV_DIV1      (0 &lt;&lt; SYS_RCLKSRC_RTI1DIV_SHIFT) </span><span class="comment">/* RTICLK1 divider value is 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_RCLKSRC_RTI1DIV_DIV2      (1 &lt;&lt; SYS_RCLKSRC_RTI1DIV_SHIFT) </span><span class="comment">/* RTICLK1 divider value is 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_RCLKSRC_RTI1DIV_DIV4      (2 &lt;&lt; SYS_RCLKSRC_RTI1DIV_SHIFT) </span><span class="comment">/* RTICLK1 divider value is 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_RCLKSRC_RTI1DIV_DIV8      (3 &lt;&lt; SYS_RCLKSRC_RTI1DIV_SHIFT) </span><span class="comment">/* RTICLK1 divider value is 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">/* Clock Source Valid Status Register */</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define SYS_CSVSTAT_CLKSR0V             (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Clock source xx valid */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CSVSTAT_CLKSR1V             (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Clock source xx valid */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CSVSTAT_CLKSR3V             (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Clock source xx valid */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CSVSTAT_CLKSR4V             (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Clock source xx valid */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CSVSTAT_CLKSR5V             (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Clock source xx valid */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CSVSTAT_CLKSRVALL           (0x3b)</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">/* Memory Self-Test Global Control Register */</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define SYS_MSTGCR_MSTGENA_SHIFT        (0)      </span><span class="comment">/* Bits 0-3:  Memory self-test controller global enable key */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_MSTGCR_MSTGENA_MASK         (15 &lt;&lt; SYS_MSTGCR_MSTGENA_SHIFT)</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_MSTGCR_MSTGENA_ENABLE     (10 &lt;&lt; SYS_MSTGCR_MSTGENA_SHIFT)</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_MSTGCR_MSTGENA_DISABLE    (5 &lt;&lt; SYS_MSTGCR_MSTGENA_SHIFT)</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_MSTGCR_ROMDIV_SHIFT         (8)      </span><span class="comment">/* Bits 8-9:  Prescaler divider bits for ROM clock source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_MSTGCR_ROMDIV_MASK          (3 &lt;&lt; SYS_MSTGCR_ROMDIV_SHIFT)</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_MSTGCR_ROMDIV_DIV1        (0 &lt;&lt; SYS_MSTGCR_ROMDIV_SHIFT) </span><span class="comment">/* ROM clock=HCL/1; PBIST reset=16 VBUS cycles */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_MSTGCR_ROMDIV_DIV2        (1 &lt;&lt; SYS_MSTGCR_ROMDIV_SHIFT) </span><span class="comment">/* ROM clock=HCLK/2; PBIST reset=32 VBUS cycles */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_MSTGCR_ROMDIV_DIV4        (2 &lt;&lt; SYS_MSTGCR_ROMDIV_SHIFT) </span><span class="comment">/* ROM clock=HCLK/4. PBIST reset=64 VBUS cycles */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_MSTGCR_ROMDIV_DIV8        (3 &lt;&lt; SYS_MSTGCR_ROMDIV_SHIFT) </span><span class="comment">/* ROM clock=HCLK/8. PBIST reset=96 VBUS cycles */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">/* Memory Hardware Initialization Global Control Register */</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define SYS_MINITGCR_MASK               (0xff)    </span><span class="comment">/* Bits 0-7: Memory hardware initialization key */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_MINITGCR_ENABLE           (0x0a)    </span><span class="comment">/*   Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_MINITGCR_DISABLE          (0x05)    </span><span class="comment">/*   Any other value disables */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">/* Memory Self-Test/Initialization Enable Register */</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#if defined(CONFIG_ARCH_CHIP_TMS570LS0332PZ) || defined(CONFIG_ARCH_CHIP_TMS570LS0432PZ)</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor"></span>  <span class="comment">/* From TMS570LS0x32 Data Sheet */</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#  define SYS_MSIENA_RAM                (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_MSIENA_VIM_RAM            (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_MSIENA_N2HET_RAM          (1 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_MSIENA_HTU_RAM            (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_MSIENA_DCAN1_RAM          (1 &lt;&lt; 5)</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_MSIENA_DCAN2_RAM          (1 &lt;&lt; 6)</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_MSIENA_MIBSPI1_RAM        (1 &lt;&lt; 7)</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_MSIENA_MIBADC_RAM         (1 &lt;&lt; 8)</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">/* Memory Self-Test Fail Status Register */</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define SYS_MSTFAIL_</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">/* MSTC Global Status Register */</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define SYS_MSTCGSTAT_MSTDONE           (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Memory self-test done */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_MSTCGSTAT_MINIDONE          (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8: Hardware initialization of all memory done */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">/* Memory Hardware Initialization Status Register */</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define SYS_MINISTAT_</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">/* PLL Control Register 1 */</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define SYS_PLLCTL1_PLLMUL_SHIFT        (0)       </span><span class="comment">/* Bits 0-15: PLL Multiplication Factor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_PLLCTL1_PLLMUL_MASK         (0xffff &lt;&lt; SYS_PLLCTL1_PLLMUL_SHIFT)</span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_PLLCTL1_PLLMUL(n)         ((uint32_t)(n) &lt;&lt; SYS_PLLCTL1_PLLMUL_SHIFT)</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_PLLCTL1_REFCLKDIV_SHIFT     (16)      </span><span class="comment">/* Bits 16-21: Reference Clock Divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_PLLCTL1_REFCLKDIV_MASK      (0x3f &lt;&lt; SYS_PLLCTL1_REFCLKDIV_SHIFT)</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_PLLCTL1_REFCLKDIV(n)      ((uint32_t)(n) &lt;&lt; SYS_PLLCTL1_REFCLKDIV_SHIFT)</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_PLLCTL1_ROF                 (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23:  Reset on Oscillator Fail */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_PLLCTL1_PLLDIV_SHIFT        (24)      </span><span class="comment">/* Bits 24-28: PLL Output Clock Divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_PLLCTL1_PLLDIV_MASK         (0x1f &lt;&lt; SYS_PLLCTL1_PLLDIV_SHIFT)</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_PLLCTL1_PLLDIV(n)         ((uint32_t)(n) &lt;&lt; SYS_PLLCTL1_PLLDIV_SHIFT)</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_PLLCTL1_PLLDIV_MAX        SYS_PLLCTL1_PLLDIV_MASK</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_PLLCTL1_MASKSLIP_SHIFT      (29)      </span><span class="comment">/* Bits 29-30: Mask detection of PLL slip */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_PLLCTL1_MASKSLIP_MASK       (3 &lt;&lt; SYS_PLLCTL1_MASKSLIP_SHIFT)</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_PLLCTL1_MASKSLIP_DISABLE  (0 &lt;&lt; SYS_PLLCTL1_MASKSLIP_SHIFT) </span><span class="comment">/* All values but 2 disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_PLLCTL1_MASKSLIP_ENABLE   (2 &lt;&lt; SYS_PLLCTL1_MASKSLIP_SHIFT)</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_PLLCTL1_ROS                 (1 &lt;&lt; 31)  </span><span class="comment">/* Bit 31:  Reset on PLL Slip */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">/* PLL Control Register 2 */</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define SYS_PLLCTL2_SPRAMOUNT_SHIFT     (0)        </span><span class="comment">/* Bits 0-8:  Spreading Amount */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_PLLCTL2_SPRAMOUNT_MASK      (0xff &lt;&lt; SYS_PLLCTL2_SPRAMOUNT_SHIFT)</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_PLLCTL2_SPRAMOUNT(n)      ((uint32_t)(n) &lt;&lt; SYS_PLLCTL2_SPRAMOUNT_SHIFT)</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_PLLCTL2_ODPLL_SHIFT         (9)        </span><span class="comment">/* Bits 9-11:  Internal PLL Output Divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_PLLCTL2_ODPLL_MASK          (7 &lt;&lt; SYS_PLLCTL2_ODPLL_SHIFT)</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_PLLCTL2_ODPLL(n)          ((uint32_t)(n) &lt;&lt; SYS_PLLCTL2_ODPLL_SHIFT)</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_PLLCTL2_MULMOD_SHIFT        (12)       </span><span class="comment">/* Bits 12-20:  Multiplier Correction when Frequency Modulation is enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_PLLCTL2_MULMOD_MASK         (0x1ff &lt;&lt; SYS_PLLCTL2_MULMOD_SHIFT)</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_PLLCTL2_MULMOD(n)         ((uint32_t)(n) &lt;&lt; SYS_PLLCTL2_MULMOD_SHIFT)</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_PLLCTL2_SPRRATE_SHIFT       (22)       </span><span class="comment">/* Bits 22-30:  NS = SPREADINGRATE + 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_PLLCTL2_SPRRATE_MASK        (0x1ff &lt;&lt; SYS_PLLCTL2_SPRRATE_SHIFT)</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_PLLCTL2_SPRRATE(n)        ((uint32_t)(n) &lt;&lt; SYS_PLLCTL2_SPRRATE_SHIFT)</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_PLLCTL2_FMENA               (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31:  Frequency Modulation Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">/* SYS Pin Control Register 10 */</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#define SYS_PC10_ECLCSLEW               (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: ECLK slew control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">/* Die Identification Register, Lower Word */</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define SYS_DIEIDL_</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor"></span><span class="comment">/* Die Identification Register, Upper Word */</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define SYS_DIEIDH_</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor"></span><span class="comment">/* LPO/Clock Monitor Control Register */</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define SYS_LPOMONCTL_LFTRIM_SHIFT      (0)       </span><span class="comment">/* Bits 0-4: Low frequency oscillator trim value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_LPOMONCTL_LFTRIM_MASK       (31 &lt;&lt; SYS_LPOMONCTL_LFTRIM_SHIFT)</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_20p67           (0 &lt;&lt; SYS_LPOMONCTL_LFTRIM_SHIFT) </span><span class="comment">/* 20.67% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_25p76           (1 &lt;&lt; SYS_LPOMONCTL_LFTRIM_SHIFT) </span><span class="comment">/* 25.76% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_30p84           (2 &lt;&lt; SYS_LPOMONCTL_LFTRIM_SHIFT) </span><span class="comment">/* 30.84% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_35p90           (3 &lt;&lt; SYS_LPOMONCTL_LFTRIM_SHIFT) </span><span class="comment">/* 35.90% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_40p93           (4 &lt;&lt; SYS_LPOMONCTL_LFTRIM_SHIFT) </span><span class="comment">/* 40.93% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_45p95           (5 &lt;&lt; SYS_LPOMONCTL_LFTRIM_SHIFT) </span><span class="comment">/* 45.95% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_50p97           (6 &lt;&lt; SYS_LPOMONCTL_LFTRIM_SHIFT) </span><span class="comment">/* 50.97% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_55p91           (7 &lt;&lt; SYS_LPOMONCTL_LFTRIM_SHIFT) </span><span class="comment">/* 55.91% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_60p86           (8 &lt;&lt; SYS_LPOMONCTL_LFTRIM_SHIFT) </span><span class="comment">/* 60.86% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_65p78           (9 &lt;&lt; SYS_LPOMONCTL_LFTRIM_SHIFT) </span><span class="comment">/* 65.78% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_70p75           (10 &lt;&lt; SYS_LPOMONCTL_LFTRIM_SHIFT) </span><span class="comment">/* 70.75% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_75p63           (11 &lt;&lt; SYS_LPOMONCTL_LFTRIM_SHIFT) </span><span class="comment">/* 75.63% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_80p61           (12 &lt;&lt; SYS_LPOMONCTL_LFTRIM_SHIFT) </span><span class="comment">/* 80.61% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_85p39           (13 &lt;&lt; SYS_LPOMONCTL_LFTRIM_SHIFT) </span><span class="comment">/* 85.39% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_90p23           (14 &lt;&lt; SYS_LPOMONCTL_LFTRIM_SHIFT) </span><span class="comment">/* 90.23% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_95p11           (15 &lt;&lt; SYS_LPOMONCTL_LFTRIM_SHIFT) </span><span class="comment">/* 95.11% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_100p00          (16 &lt;&lt; SYS_LPOMONCTL_LFTRIM_SHIFT) </span><span class="comment">/* 100.00% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_104p84          (17 &lt;&lt; SYS_LPOMONCTL_LFTRIM_SHIFT) </span><span class="comment">/* 104.84% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_109p51          (18 &lt;&lt; SYS_LPOMONCTL_LFTRIM_SHIFT) </span><span class="comment">/* 109.51% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_114p31          (19 &lt;&lt; SYS_LPOMONCTL_LFTRIM_SHIFT) </span><span class="comment">/* 114.31% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_119p01          (20 &lt;&lt; SYS_LPOMONCTL_LFTRIM_SHIFT) </span><span class="comment">/* 119.01% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_123p75          (21 &lt;&lt; SYS_LPOMONCTL_LFTRIM_SHIFT) </span><span class="comment">/* 123.75% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_128p62          (22 &lt;&lt; SYS_LPOMONCTL_LFTRIM_SHIFT) </span><span class="comment">/* 128.62% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_133p31          (23 &lt;&lt; SYS_LPOMONCTL_LFTRIM_SHIFT) </span><span class="comment">/* 133.31% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_138p03          (24 &lt;&lt; SYS_LPOMONCTL_LFTRIM_SHIFT) </span><span class="comment">/* 138.03% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_142p75          (25 &lt;&lt; SYS_LPOMONCTL_LFTRIM_SHIFT) </span><span class="comment">/* 142.75% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_147p32          (26 &lt;&lt; SYS_LPOMONCTL_LFTRIM_SHIFT) </span><span class="comment">/* 147.32% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_152p02          (27 &lt;&lt; SYS_LPOMONCTL_LFTRIM_SHIFT) </span><span class="comment">/* 152.02% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_156p63          (28 &lt;&lt; SYS_LPOMONCTL_LFTRIM_SHIFT) </span><span class="comment">/* 156.63% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_161p38          (29 &lt;&lt; SYS_LPOMONCTL_LFTRIM_SHIFT) </span><span class="comment">/* 161.38% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_165p90          (30 &lt;&lt; SYS_LPOMONCTL_LFTRIM_SHIFT) </span><span class="comment">/* 165.90% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_170p42          (31 &lt;&lt; SYS_LPOMONCTL_LFTRIM_SHIFT) </span><span class="comment">/* 170.42% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_LPOMONCTL_HFTRIM_SHIFT      (8)       </span><span class="comment">/* Bits 8-12: High frequency oscillator trim value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_LPOMONCTL_HFTRIM_MASK       (31 &lt;&lt; SYS_LPOMONCTL_HFTRIM_SHIFT)</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_HFTRIM_29p52    (0 &lt;&lt; SYS_LPOMONCTL_HFTRIM_SHIFT) </span><span class="comment">/* 29.52% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_HFTRIM_34p24    (1 &lt;&lt; SYS_LPOMONCTL_HFTRIM_SHIFT) </span><span class="comment">/* 34.24% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_HFTRIM_38p85    (2 &lt;&lt; SYS_LPOMONCTL_HFTRIM_SHIFT) </span><span class="comment">/* 38.85% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_HFTRIM_43p45    (3 &lt;&lt; SYS_LPOMONCTL_HFTRIM_SHIFT) </span><span class="comment">/* 43.45% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_HFTRIM_47p99    (4 &lt;&lt; SYS_LPOMONCTL_HFTRIM_SHIFT) </span><span class="comment">/* 47.99% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_HFTRIM_52p55    (5 &lt;&lt; SYS_LPOMONCTL_HFTRIM_SHIFT) </span><span class="comment">/* 52.55% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_HFTRIM_57p02    (6 &lt;&lt; SYS_LPOMONCTL_HFTRIM_SHIFT) </span><span class="comment">/* 57.02% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_HFTRIM_61p46    (7 &lt;&lt; SYS_LPOMONCTL_HFTRIM_SHIFT) </span><span class="comment">/* 61.46% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_HFTRIM_65p92    (8 &lt;&lt; SYS_LPOMONCTL_HFTRIM_SHIFT) </span><span class="comment">/* 65.92% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_HFTRIM_70p17    (9 &lt;&lt; SYS_LPOMONCTL_HFTRIM_SHIFT) </span><span class="comment">/* 70.17% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_HFTRIM_74p55    (10 &lt;&lt; SYS_LPOMONCTL_HFTRIM_SHIFT) </span><span class="comment">/* 74.55% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_HFTRIM_78p92    (11 &lt;&lt; SYS_LPOMONCTL_HFTRIM_SHIFT) </span><span class="comment">/* 78.92% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_HFTRIM_83p17    (12 &lt;&lt; SYS_LPOMONCTL_HFTRIM_SHIFT) </span><span class="comment">/* 83.17% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_HFTRIM_87p43    (13 &lt;&lt; SYS_LPOMONCTL_HFTRIM_SHIFT) </span><span class="comment">/* 87.43% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_HFTRIM_91p75    (14 &lt;&lt; SYS_LPOMONCTL_HFTRIM_SHIFT) </span><span class="comment">/* 91.75% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_HFTRIM_95p89    (15 &lt;&lt; SYS_LPOMONCTL_HFTRIM_SHIFT) </span><span class="comment">/* 95.89% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_HFTRIM_100p00   (16 &lt;&lt; SYS_LPOMONCTL_HFTRIM_SHIFT) </span><span class="comment">/* 100.00% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_HFTRIM_104p09   (17 &lt;&lt; SYS_LPOMONCTL_HFTRIM_SHIFT) </span><span class="comment">/* 104.09% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_HFTRIM_108p17   (18 &lt;&lt; SYS_LPOMONCTL_HFTRIM_SHIFT) </span><span class="comment">/* 108.17% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_HFTRIM_112p32   (19 &lt;&lt; SYS_LPOMONCTL_HFTRIM_SHIFT) </span><span class="comment">/* 112.32% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_HFTRIM_116p41   (20 &lt;&lt; SYS_LPOMONCTL_HFTRIM_SHIFT) </span><span class="comment">/* 116.41% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_HFTRIM_120p67   (21 &lt;&lt; SYS_LPOMONCTL_HFTRIM_SHIFT) </span><span class="comment">/* 120.67% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_HFTRIM_124p42   (22 &lt;&lt; SYS_LPOMONCTL_HFTRIM_SHIFT) </span><span class="comment">/* 124.42% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_HFTRIM_128p38   (23 &lt;&lt; SYS_LPOMONCTL_HFTRIM_SHIFT) </span><span class="comment">/* 128.38% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_HFTRIM_132p24   (24 &lt;&lt; SYS_LPOMONCTL_HFTRIM_SHIFT) </span><span class="comment">/* 132.24% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_HFTRIM_136p15   (25 &lt;&lt; SYS_LPOMONCTL_HFTRIM_SHIFT) </span><span class="comment">/* 136.15% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_HFTRIM_140p15   (26 &lt;&lt; SYS_LPOMONCTL_HFTRIM_SHIFT) </span><span class="comment">/* 140.15% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_HFTRIM_143p94   (27 &lt;&lt; SYS_LPOMONCTL_HFTRIM_SHIFT) </span><span class="comment">/* 143.94% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_HFTRIM_148p02   (28 &lt;&lt; SYS_LPOMONCTL_HFTRIM_SHIFT) </span><span class="comment">/* 148.02% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_HFTRIM_151p80   (29 &lt;&lt; SYS_LPOMONCTL_HFTRIM_SHIFT) </span><span class="comment">/* 151.80% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_HFTRIM_155p50   (30 &lt;&lt; SYS_LPOMONCTL_HFTRIM_SHIFT) </span><span class="comment">/* 155.50% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_LPOMONCTL_HFTRIM_159p35   (31 &lt;&lt; SYS_LPOMONCTL_HFTRIM_SHIFT) </span><span class="comment">/* 159.35% */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_LPOMONCTL_OSCFRQCONFIGCNT   (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16:  Configures the counter based on OSC frequency. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_LPOMONCTL_BIASENABLE        (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24:  Bias enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">/* Clock Test Register */</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor">#define SYS_CLKTEST_</span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor"></span><span class="comment">/* DFT Control Register */</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">#define SYS_DFTCTRLREG_</span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor"></span><span class="comment">/* DFT Control Register 2 */</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#define SYS_DFTCTRLREG2_</span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor"></span><span class="comment">/* General Purpose Register */</span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#define SYS_GPREG1_</span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor"></span><span class="comment">/* Imprecise Fault Status Register */</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#define SYS_IMPFASTS_</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor"></span><span class="comment">/* Imprecise Fault Write Address Register */</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#define SYS_IMPFTADD_</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor"></span><span class="comment">/* System Software Interrupt Request 1 Register */</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">#define SYS_SSIR1_</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor"></span><span class="comment">/* System Software Interrupt Request 2 Register */</span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#define SYS_SSIR2_</span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor"></span><span class="comment">/* System Software Interrupt Request 3 Register */</span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#define SYS_SSIR3_</span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor"></span><span class="comment">/* System Software Interrupt Request 4 Register */</span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define SYS_SSIR4_</span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor"></span><span class="comment">/* RAM Control Register */</span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">#define SYS_RAMGCR_</span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bus Matrix Module Control Register 1 */</span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">#define SYS_BMMCR1_</span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor"></span><span class="comment">/* CPU Reset Control Register */</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">#define SYS_CPURSTCR_</span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment">/* Clock Control Register */</span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;</div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor">#define SYS_CLKCNTL_PENA                (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Peripheral enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CLKCNTL_VCLKR_SHIFT         (16)      </span><span class="comment">/* Bits 16-19: VBUS clock ratio */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CLKCNTL_VCLKR_MASK          (15 &lt;&lt; SYS_CLKCNTL_VCLKR_SHIFT)</span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_CLKCNTL_VCLKR_DIV1        (0 &lt;&lt; SYS_CLKCNTL_VCLKR_SHIFT)</span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_CLKCNTL_VCLKR_DIV2        (1 &lt;&lt; SYS_CLKCNTL_VCLKR_SHIFT)</span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CLKCNTL_VCLKR2_SHIFT        (24)      </span><span class="comment">/* Bits 24-27: VBUS clock2 ratio */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_CLKCNTL_VCLKR2_MASK         (15 &lt;&lt; SYS_CLKCNTL_VCLKR2_SHIFT)</span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_CLKCNTL_VCLKR2_DIV1       (0 &lt;&lt; SYS_CLKCNTL_VCLKR2_SHIFT)</span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_CLKCNTL_VCLKR2_DIV2       (1 &lt;&lt; SYS_CLKCNTL_VCLKR2_SHIFT)</span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment">/* ECP Control Register */</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;</div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#define SYS_ECPCNTL_ECPDIV_SHIFT        (0)       </span><span class="comment">/* Bits 0-15: ECP divider value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_ECPCNTL_ECPDIV_MASK         (0xffff &lt;&lt; SYS_ECPCNTL_ECPDIV_SHIFT)</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_ECPCNTL_ECPDIV(n)         ((uint32_t)(n) &lt;&lt; SYS_ECPCNTL_ECPDIV_SHIFT)</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_ECPCNTL_ECPINSEL_SHIFT      (16)      </span><span class="comment">/* Bits 16-17: Select ECP input clock source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_ECPCNTL_ECPINSEL_MASK       (3 &lt;&lt; SYS_ECPCNTL_ECPINSEL_SHIFT)</span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_ECPCNTL_ECPINSEL_LOW      (0 &lt;&lt; SYS_ECPCNTL_ECPINSEL_SHIFT) </span><span class="comment">/* Tied Low */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_ECPCNTL_ECPINSEL_HCLK     (1 &lt;&lt; SYS_ECPCNTL_ECPINSEL_SHIFT) </span><span class="comment">/* HCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYS_ECPCNTL_ECPINSEL_EXTCLK   (2 &lt;&lt; SYS_ECPCNTL_ECPINSEL_SHIFT) </span><span class="comment">/* External clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_ECPCNTL_ECPCOS              (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23: ECP continue on suspend */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_ECPCNTL_ECPSSEL             (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: Select VCLK os OSCIN as for ECLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">/* DEV Parity Control Register 1 */</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define SYS_DEVCR1_</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor"></span><span class="comment">/* System Exception Control Register */</span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#define SYS_ECR_</span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor"></span><span class="comment">/* System Exception Status Register */</span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;</div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#define SYS_ESR_MPMODE                  (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Current memory protection unit (MPU) mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_ESR_EXTRST                  (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  External reset flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_ESR_SWRST                   (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Software reset flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_ESR_CPURST                  (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  CPU reset flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_ESR_WDRST                   (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Watchdog reset flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_ESR_OSCRST                  (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Reset caused by an oscillator failure or PLL cycle slip */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_ESR_PORST                   (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Power-up reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">#define SYS_ESR_RSTALL                  (0x0000e038)</span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYS_ESR_FAILALL                 (0x00006000)</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment">/* System Test Abort Status Register */</span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#define SYS_TASR_</span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor"></span><span class="comment">/* Global Status Register */</span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#define SYS_GLBSTAT_</span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor"></span><span class="comment">/* Device Identification Register */</span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define SYS_DEVID_</span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor"></span><span class="comment">/* Software Interrupt Vector Register */</span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define SYS_SSIVEC_</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor"></span><span class="comment">/* System Software Interrupt Flag Register */</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define SYS_SSIF_</span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __ARCH_ARM_SRC_TMS570_CHIP_TMS570_SYS_H */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
