--------------------------------- Version Log ----------------------------------
Version                                 Path
System Generator 11.4.2254              /tools/xilinx/11.4/DSP_Tools/lin64/sysgen
AccelDSP 11.4.2254                      /tools/xilinx/11.4/DSP_Tools/lin64/AccelDSP
Matlab 7.9.0.529 (R2009b)               /tools/commercial/mathworks/matlab2009b
ISE 11.4.i                              /tools/xilinx/11.4/ISE
--------------------------------------------------------------------------------
Summary of Errors:
Error 0001: Incorrect rate
     Block: 'cic_stage_test/Parallel_CIC_filter_stage/decimator_5/Down_sample4/Register'
--------------------------------------------------------------------------------

Error 0001:

Reported by:
  'cic_stage_test/Parallel_CIC_filter_stage/decimator_5/Down_sample4/Register'

Details:
The period of the signal driving the enable of this block is
inappropriate.  The period must be an integer multiple of the gcd
of signals driving the following input ports:
d : 4
enable period: 1

In the debugging of this problem, you may find it helpful to have
the sample rates displayed on the Simulink diagram. This will
happen if you open the System Generator block's dialog box, set
its "Block Icon Display" control to "Sample Rates", and then
update the diagram.


Error occurred during "Rate and Type Error Checking".

--------------------------------------------------------------------------------
