// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "11/20/2022 22:13:55"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module cpu (
	clk,
	rst_n,
	load,
	start,
	instr,
	waiting,
	out,
	N,
	V,
	Z);
input 	clk;
input 	rst_n;
input 	load;
input 	start;
input 	[15:0] instr;
output 	waiting;
output 	[15:0] out;
output 	N;
output 	V;
output 	Z;

// Design Ports Information
// waiting	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[1]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[2]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[3]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[4]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[5]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[6]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[7]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[8]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[9]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[10]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[11]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[12]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[13]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[14]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[15]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// N	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Z	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[13]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// load	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[14]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[15]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[11]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[4]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[3]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[12]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[10]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[7]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[2]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[9]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[6]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[1]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[8]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[5]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[0]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \rst_n~input_o ;
wire \instr[15]~input_o ;
wire \load~input_o ;
wire \instr[12]~input_o ;
wire \instr_reg_dec[12]~feeder_combout ;
wire \instr[13]~input_o ;
wire \instr[14]~input_o ;
wire \controller_fsm|states~42_combout ;
wire \start~input_o ;
wire \controller_fsm|states~29_combout ;
wire \controller_fsm|states.start_state~q ;
wire \instr[11]~input_o ;
wire \controller_fsm|states~43_combout ;
wire \controller_fsm|states.MVN1~q ;
wire \controller_fsm|states~40_combout ;
wire \controller_fsm|states.MVN2~q ;
wire \controller_fsm|states~36_combout ;
wire \controller_fsm|states.MVN3~q ;
wire \controller_fsm|states~48_combout ;
wire \controller_fsm|states.CMP1~q ;
wire \controller_fsm|states~41_combout ;
wire \controller_fsm|states.CMP2~q ;
wire \controller_fsm|states~32_combout ;
wire \controller_fsm|states.CMP3~q ;
wire \controller_fsm|states~30_combout ;
wire \controller_fsm|states~45_combout ;
wire \controller_fsm|states.MOVreg1~q ;
wire \controller_fsm|states~37_combout ;
wire \controller_fsm|states.MOVreg2~q ;
wire \controller_fsm|states~33_combout ;
wire \controller_fsm|states.MOVreg3~q ;
wire \controller_fsm|states~47_combout ;
wire \controller_fsm|states.ADD1~q ;
wire \controller_fsm|states~46_combout ;
wire \controller_fsm|states.ADD2~q ;
wire \controller_fsm|states~38_combout ;
wire \controller_fsm|states.ADD3~q ;
wire \controller_fsm|states~34_combout ;
wire \controller_fsm|states.ADD4~q ;
wire \controller_fsm|states~31_combout ;
wire \controller_fsm|states.MOVimm1~q ;
wire \controller_fsm|states~49_combout ;
wire \controller_fsm|states.AND1~q ;
wire \controller_fsm|states~44_combout ;
wire \controller_fsm|states.AND2~q ;
wire \controller_fsm|states~39_combout ;
wire \controller_fsm|states.AND3~q ;
wire \controller_fsm|states~35_combout ;
wire \controller_fsm|states.AND4~q ;
wire \controller_fsm|WideOr7~combout ;
wire \controller_fsm|WideOr0~0_combout ;
wire \controller_fsm|states~28_combout ;
wire \controller_fsm|states.wait_state~q ;
wire \instr[1]~input_o ;
wire \instr[4]~input_o ;
wire \instr[3]~input_o ;
wire \instr[5]~input_o ;
wire \controller_fsm|WideOr3~0_combout ;
wire \controller_fsm|WideOr3~1_combout ;
wire \instr[7]~input_o ;
wire \instr[10]~input_o ;
wire \instr[2]~input_o ;
wire \instruction_decoder|Mux3~0_combout ;
wire \instr[0]~input_o ;
wire \modified_datapath|Mux15~0_combout ;
wire \modified_datapath|myregfile|m~80feeder_combout ;
wire \instr[6]~input_o ;
wire \instr[9]~input_o ;
wire \instruction_decoder|Mux4~0_combout ;
wire \instr[8]~input_o ;
wire \instruction_decoder|Mux5~0_combout ;
wire \modified_datapath|myregfile|m~256_combout ;
wire \modified_datapath|myregfile|m~80_q ;
wire \modified_datapath|myregfile|m~96feeder_combout ;
wire \modified_datapath|myregfile|m~259_combout ;
wire \modified_datapath|myregfile|m~96_q ;
wire \modified_datapath|myregfile|m~261_combout ;
wire \modified_datapath|myregfile|m~48_q ;
wire \modified_datapath|myregfile|m~263_combout ;
wire \modified_datapath|myregfile|m~32_q ;
wire \modified_datapath|myregfile|m~16feeder_combout ;
wire \modified_datapath|myregfile|m~260_combout ;
wire \modified_datapath|myregfile|m~16_q ;
wire \modified_datapath|myregfile|m~0feeder_combout ;
wire \modified_datapath|myregfile|m~262_combout ;
wire \modified_datapath|myregfile|m~0_q ;
wire \modified_datapath|myregfile|m~196_combout ;
wire \modified_datapath|myregfile|m~257_combout ;
wire \modified_datapath|myregfile|m~112_q ;
wire \modified_datapath|myregfile|m~64feeder_combout ;
wire \modified_datapath|myregfile|m~258_combout ;
wire \modified_datapath|myregfile|m~64_q ;
wire \modified_datapath|myregfile|m~132_combout ;
wire \modified_datapath|myshifter|Mux0~0_combout ;
wire \controller_fsm|WideOr8~combout ;
wire \modified_datapath|A_out[14]~feeder_combout ;
wire \modified_datapath|B_out[13]~DUPLICATE_q ;
wire \modified_datapath|myshifter|Mux1~0_combout ;
wire \modified_datapath|myshifter|Mux2~1_combout ;
wire \modified_datapath|A_out[13]~feeder_combout ;
wire \modified_datapath|myshifter|Mux3~1_combout ;
wire \modified_datapath|myshifter|Mux4~1_combout ;
wire \modified_datapath|myshifter|Mux5~1_combout ;
wire \modified_datapath|A_out[10]~feeder_combout ;
wire \modified_datapath|B_out[8]~DUPLICATE_q ;
wire \modified_datapath|myshifter|Mux6~1_combout ;
wire \modified_datapath|A_out[9]~feeder_combout ;
wire \modified_datapath|myshifter|Mux7~1_combout ;
wire \modified_datapath|myshifter|Mux8~1_combout ;
wire \modified_datapath|B_out[6]~DUPLICATE_q ;
wire \modified_datapath|myshifter|Mux9~1_combout ;
wire \modified_datapath|myshifter|Mux10~1_combout ;
wire \modified_datapath|A_out[5]~feeder_combout ;
wire \modified_datapath|myshifter|Mux11~1_combout ;
wire \modified_datapath|myshifter|Mux12~1_combout ;
wire \modified_datapath|myshifter|Mux13~1_combout ;
wire \modified_datapath|myshifter|Mux14~1_combout ;
wire \modified_datapath|myshifter|Mux15~0_combout ;
wire \modified_datapath|myALU|Add0~66_cout ;
wire \modified_datapath|myALU|Add0~2 ;
wire \modified_datapath|myALU|Add0~6 ;
wire \modified_datapath|myALU|Add0~10 ;
wire \modified_datapath|myALU|Add0~14 ;
wire \modified_datapath|myALU|Add0~18 ;
wire \modified_datapath|myALU|Add0~22 ;
wire \modified_datapath|myALU|Add0~26 ;
wire \modified_datapath|myALU|Add0~30 ;
wire \modified_datapath|myALU|Add0~34 ;
wire \modified_datapath|myALU|Add0~38 ;
wire \modified_datapath|myALU|Add0~42 ;
wire \modified_datapath|myALU|Add0~46 ;
wire \modified_datapath|myALU|Add0~50 ;
wire \modified_datapath|myALU|Add0~54 ;
wire \modified_datapath|myALU|Add0~58 ;
wire \modified_datapath|myALU|Add0~61_sumout ;
wire \modified_datapath|myALU|Mux0~0_combout ;
wire \controller_fsm|WideOr10~combout ;
wire \modified_datapath|Mux0~0_combout ;
wire \modified_datapath|myregfile|m~127feeder_combout ;
wire \modified_datapath|myregfile|m~127_q ;
wire \modified_datapath|myregfile|m~95feeder_combout ;
wire \modified_datapath|myregfile|m~95_q ;
wire \modified_datapath|myregfile|m~111feeder_combout ;
wire \modified_datapath|myregfile|m~111_q ;
wire \modified_datapath|myregfile|m~63_q ;
wire \modified_datapath|myregfile|m~31feeder_combout ;
wire \modified_datapath|myregfile|m~31_q ;
wire \modified_datapath|myregfile|m~47_q ;
wire \modified_datapath|myregfile|m~15feeder_combout ;
wire \modified_datapath|myregfile|m~15_q ;
wire \modified_datapath|myregfile|m~252_combout ;
wire \modified_datapath|myregfile|m~79feeder_combout ;
wire \modified_datapath|myregfile|m~79_q ;
wire \modified_datapath|myregfile|m~188_combout ;
wire \modified_datapath|myALU|Add0~57_sumout ;
wire \modified_datapath|datapath_result[14]~feeder_combout ;
wire \modified_datapath|myALU|Mux1~0_combout ;
wire \modified_datapath|Mux1~0_combout ;
wire \modified_datapath|myregfile|m~126_q ;
wire \modified_datapath|myregfile|m~94feeder_combout ;
wire \modified_datapath|myregfile|m~94_q ;
wire \modified_datapath|myregfile|m~110feeder_combout ;
wire \modified_datapath|myregfile|m~110_q ;
wire \modified_datapath|myregfile|m~30_q ;
wire \modified_datapath|myregfile|m~62_q ;
wire \modified_datapath|myregfile|m~46feeder_combout ;
wire \modified_datapath|myregfile|m~46_q ;
wire \modified_datapath|myregfile|m~14_q ;
wire \modified_datapath|myregfile|m~248_combout ;
wire \modified_datapath|myregfile|m~78feeder_combout ;
wire \modified_datapath|myregfile|m~78_q ;
wire \modified_datapath|myregfile|m~184_combout ;
wire \modified_datapath|myALU|Add0~53_sumout ;
wire \modified_datapath|datapath_result[13]~feeder_combout ;
wire \modified_datapath|myshifter|Mux2~0_combout ;
wire \modified_datapath|myALU|Mux2~0_combout ;
wire \modified_datapath|Mux2~0_combout ;
wire \modified_datapath|myregfile|m~93feeder_combout ;
wire \modified_datapath|myregfile|m~93_q ;
wire \modified_datapath|myregfile|m~125feeder_combout ;
wire \modified_datapath|myregfile|m~125_q ;
wire \modified_datapath|myregfile|m~109_q ;
wire \modified_datapath|myregfile|m~61_q ;
wire \modified_datapath|myregfile|m~29feeder_combout ;
wire \modified_datapath|myregfile|m~29_q ;
wire \modified_datapath|myregfile|m~45_q ;
wire \modified_datapath|myregfile|m~13_q ;
wire \modified_datapath|myregfile|m~244_combout ;
wire \modified_datapath|myregfile|m~77_q ;
wire \modified_datapath|myregfile|m~180_combout ;
wire \modified_datapath|myALU|Add0~49_sumout ;
wire \modified_datapath|datapath_result[12]~feeder_combout ;
wire \modified_datapath|myshifter|Mux3~0_combout ;
wire \modified_datapath|myALU|Mux3~0_combout ;
wire \modified_datapath|Mux3~0_combout ;
wire \modified_datapath|myregfile|m~92feeder_combout ;
wire \modified_datapath|myregfile|m~92_q ;
wire \modified_datapath|myregfile|m~28feeder_combout ;
wire \modified_datapath|myregfile|m~28_q ;
wire \modified_datapath|myregfile|m~60_q ;
wire \modified_datapath|myregfile|m~44_q ;
wire \modified_datapath|myregfile|m~12_q ;
wire \modified_datapath|myregfile|m~240_combout ;
wire \modified_datapath|myregfile|m~108_q ;
wire \modified_datapath|myregfile|m~124feeder_combout ;
wire \modified_datapath|myregfile|m~124_q ;
wire \modified_datapath|myregfile|m~76_q ;
wire \modified_datapath|myregfile|m~176_combout ;
wire \modified_datapath|myALU|Add0~45_sumout ;
wire \modified_datapath|datapath_result[11]~feeder_combout ;
wire \modified_datapath|myshifter|Mux4~0_combout ;
wire \modified_datapath|myALU|Mux4~0_combout ;
wire \modified_datapath|Mux4~0_combout ;
wire \modified_datapath|myregfile|m~91_q ;
wire \modified_datapath|myregfile|m~107feeder_combout ;
wire \modified_datapath|myregfile|m~107_q ;
wire \modified_datapath|myregfile|m~123_q ;
wire \modified_datapath|myregfile|m~27_q ;
wire \modified_datapath|myregfile|m~59_q ;
wire \modified_datapath|myregfile|m~43_q ;
wire \modified_datapath|myregfile|m~11_q ;
wire \modified_datapath|myregfile|m~236_combout ;
wire \modified_datapath|myregfile|m~75feeder_combout ;
wire \modified_datapath|myregfile|m~75_q ;
wire \modified_datapath|myregfile|m~172_combout ;
wire \modified_datapath|myALU|Add0~41_sumout ;
wire \modified_datapath|datapath_result[10]~feeder_combout ;
wire \modified_datapath|myshifter|Mux5~0_combout ;
wire \modified_datapath|myALU|Mux5~0_combout ;
wire \modified_datapath|Mux5~0_combout ;
wire \modified_datapath|myregfile|m~122feeder_combout ;
wire \modified_datapath|myregfile|m~122_q ;
wire \modified_datapath|myregfile|m~90feeder_combout ;
wire \modified_datapath|myregfile|m~90_q ;
wire \modified_datapath|myregfile|m~106feeder_combout ;
wire \modified_datapath|myregfile|m~106_q ;
wire \modified_datapath|myregfile|m~58_q ;
wire \modified_datapath|myregfile|m~26feeder_combout ;
wire \modified_datapath|myregfile|m~26_q ;
wire \modified_datapath|myregfile|m~42_q ;
wire \modified_datapath|myregfile|m~10_q ;
wire \modified_datapath|myregfile|m~232_combout ;
wire \modified_datapath|myregfile|m~74_q ;
wire \modified_datapath|myregfile|m~168_combout ;
wire \modified_datapath|myALU|Add0~37_sumout ;
wire \modified_datapath|datapath_result[9]~feeder_combout ;
wire \modified_datapath|A_out[9]~DUPLICATE_q ;
wire \modified_datapath|myshifter|Mux6~0_combout ;
wire \modified_datapath|myALU|Mux6~0_combout ;
wire \modified_datapath|Mux6~0_combout ;
wire \modified_datapath|myregfile|m~121feeder_combout ;
wire \modified_datapath|myregfile|m~121_q ;
wire \modified_datapath|myregfile|m~89feeder_combout ;
wire \modified_datapath|myregfile|m~89_q ;
wire \modified_datapath|myregfile|m~105_q ;
wire \modified_datapath|myregfile|m~25_q ;
wire \modified_datapath|myregfile|m~57_q ;
wire \modified_datapath|myregfile|m~41_q ;
wire \modified_datapath|myregfile|m~9feeder_combout ;
wire \modified_datapath|myregfile|m~9_q ;
wire \modified_datapath|myregfile|m~228_combout ;
wire \modified_datapath|myregfile|m~73_q ;
wire \modified_datapath|myregfile|m~164_combout ;
wire \modified_datapath|B_out[9]~feeder_combout ;
wire \modified_datapath|B_out[9]~DUPLICATE_q ;
wire \modified_datapath|myALU|Add0~33_sumout ;
wire \modified_datapath|datapath_result[8]~feeder_combout ;
wire \modified_datapath|myshifter|Mux7~0_combout ;
wire \modified_datapath|myALU|Mux7~0_combout ;
wire \modified_datapath|Mux7~0_combout ;
wire \modified_datapath|myregfile|m~120feeder_combout ;
wire \modified_datapath|myregfile|m~120_q ;
wire \modified_datapath|myregfile|m~88feeder_combout ;
wire \modified_datapath|myregfile|m~88_q ;
wire \modified_datapath|myregfile|m~104feeder_combout ;
wire \modified_datapath|myregfile|m~104_q ;
wire \modified_datapath|myregfile|m~56_q ;
wire \modified_datapath|myregfile|m~24feeder_combout ;
wire \modified_datapath|myregfile|m~24_q ;
wire \modified_datapath|myregfile|m~40_q ;
wire \modified_datapath|myregfile|m~8feeder_combout ;
wire \modified_datapath|myregfile|m~8_q ;
wire \modified_datapath|myregfile|m~224_combout ;
wire \modified_datapath|myregfile|m~72feeder_combout ;
wire \modified_datapath|myregfile|m~72_q ;
wire \modified_datapath|myregfile|m~160_combout ;
wire \modified_datapath|myALU|Add0~29_sumout ;
wire \modified_datapath|datapath_result[7]~feeder_combout ;
wire \modified_datapath|myshifter|Mux8~0_combout ;
wire \modified_datapath|myALU|Mux8~0_combout ;
wire \modified_datapath|Mux8~0_combout ;
wire \modified_datapath|myregfile|m~119feeder_combout ;
wire \modified_datapath|myregfile|m~119_q ;
wire \modified_datapath|myregfile|m~103_q ;
wire \modified_datapath|myregfile|m~23feeder_combout ;
wire \modified_datapath|myregfile|m~23_q ;
wire \modified_datapath|myregfile|m~55_q ;
wire \modified_datapath|myregfile|m~39_q ;
wire \modified_datapath|myregfile|m~7_q ;
wire \modified_datapath|myregfile|m~220_combout ;
wire \modified_datapath|myregfile|m~87feeder_combout ;
wire \modified_datapath|myregfile|m~87_q ;
wire \modified_datapath|myregfile|m~71_q ;
wire \modified_datapath|myregfile|m~156_combout ;
wire \modified_datapath|myALU|Add0~25_sumout ;
wire \modified_datapath|datapath_result[6]~feeder_combout ;
wire \modified_datapath|myshifter|Mux9~0_combout ;
wire \modified_datapath|myALU|Mux9~0_combout ;
wire \modified_datapath|Mux9~0_combout ;
wire \modified_datapath|myregfile|m~86feeder_combout ;
wire \modified_datapath|myregfile|m~86_q ;
wire \modified_datapath|myregfile|m~102feeder_combout ;
wire \modified_datapath|myregfile|m~102_q ;
wire \modified_datapath|myregfile|m~118_q ;
wire \modified_datapath|myregfile|m~22feeder_combout ;
wire \modified_datapath|myregfile|m~22_q ;
wire \modified_datapath|myregfile|m~54_q ;
wire \modified_datapath|myregfile|m~38_q ;
wire \modified_datapath|myregfile|m~6_q ;
wire \modified_datapath|myregfile|m~216_combout ;
wire \modified_datapath|myregfile|m~70feeder_combout ;
wire \modified_datapath|myregfile|m~70_q ;
wire \modified_datapath|myregfile|m~152_combout ;
wire \modified_datapath|myALU|Add0~21_sumout ;
wire \modified_datapath|datapath_result[5]~feeder_combout ;
wire \modified_datapath|myshifter|Mux10~0_combout ;
wire \modified_datapath|myALU|Mux10~0_combout ;
wire \modified_datapath|Mux10~0_combout ;
wire \modified_datapath|myregfile|m~85feeder_combout ;
wire \modified_datapath|myregfile|m~85_q ;
wire \modified_datapath|myregfile|m~117feeder_combout ;
wire \modified_datapath|myregfile|m~117_q ;
wire \modified_datapath|myregfile|m~101feeder_combout ;
wire \modified_datapath|myregfile|m~101_q ;
wire \modified_datapath|myregfile|m~21feeder_combout ;
wire \modified_datapath|myregfile|m~21_q ;
wire \modified_datapath|myregfile|m~53_q ;
wire \modified_datapath|myregfile|m~37feeder_combout ;
wire \modified_datapath|myregfile|m~37_q ;
wire \modified_datapath|myregfile|m~5feeder_combout ;
wire \modified_datapath|myregfile|m~5_q ;
wire \modified_datapath|myregfile|m~212_combout ;
wire \modified_datapath|myregfile|m~69_q ;
wire \modified_datapath|myregfile|m~148_combout ;
wire \modified_datapath|myALU|Add0~17_sumout ;
wire \modified_datapath|datapath_result[4]~feeder_combout ;
wire \modified_datapath|A_out[4]~DUPLICATE_q ;
wire \modified_datapath|myshifter|Mux11~0_combout ;
wire \modified_datapath|myALU|Mux11~0_combout ;
wire \modified_datapath|Mux11~0_combout ;
wire \modified_datapath|myregfile|m~84_q ;
wire \modified_datapath|myregfile|m~116feeder_combout ;
wire \modified_datapath|myregfile|m~116_q ;
wire \modified_datapath|myregfile|m~100feeder_combout ;
wire \modified_datapath|myregfile|m~100_q ;
wire \modified_datapath|myregfile|m~52_q ;
wire \modified_datapath|myregfile|m~36_q ;
wire \modified_datapath|myregfile|m~20feeder_combout ;
wire \modified_datapath|myregfile|m~20_q ;
wire \modified_datapath|myregfile|m~4_q ;
wire \modified_datapath|myregfile|m~208_combout ;
wire \modified_datapath|myregfile|m~68feeder_combout ;
wire \modified_datapath|myregfile|m~68_q ;
wire \modified_datapath|myregfile|m~144_combout ;
wire \modified_datapath|myALU|Add0~13_sumout ;
wire \modified_datapath|datapath_result[3]~feeder_combout ;
wire \modified_datapath|myshifter|Mux12~0_combout ;
wire \modified_datapath|myALU|Mux12~0_combout ;
wire \modified_datapath|Mux12~0_combout ;
wire \modified_datapath|myregfile|m~83feeder_combout ;
wire \modified_datapath|myregfile|m~83_q ;
wire \modified_datapath|myregfile|m~99_q ;
wire \modified_datapath|myregfile|m~115_q ;
wire \modified_datapath|myregfile|m~19_q ;
wire \modified_datapath|myregfile|m~51_q ;
wire \modified_datapath|myregfile|m~35_q ;
wire \modified_datapath|myregfile|m~3_q ;
wire \modified_datapath|myregfile|m~204_combout ;
wire \modified_datapath|myregfile|m~67_q ;
wire \modified_datapath|myregfile|m~140_combout ;
wire \modified_datapath|myALU|Add0~9_sumout ;
wire \modified_datapath|datapath_result[2]~feeder_combout ;
wire \modified_datapath|myshifter|Mux13~0_combout ;
wire \modified_datapath|myALU|Mux13~0_combout ;
wire \modified_datapath|Mux13~0_combout ;
wire \modified_datapath|myregfile|m~82_q ;
wire \modified_datapath|myregfile|m~98feeder_combout ;
wire \modified_datapath|myregfile|m~98_q ;
wire \modified_datapath|myregfile|m~114feeder_combout ;
wire \modified_datapath|myregfile|m~114_q ;
wire \modified_datapath|myregfile|m~18feeder_combout ;
wire \modified_datapath|myregfile|m~18_q ;
wire \modified_datapath|myregfile|m~50_q ;
wire \modified_datapath|myregfile|m~34_q ;
wire \modified_datapath|myregfile|m~2feeder_combout ;
wire \modified_datapath|myregfile|m~2_q ;
wire \modified_datapath|myregfile|m~200_combout ;
wire \modified_datapath|myregfile|m~66feeder_combout ;
wire \modified_datapath|myregfile|m~66_q ;
wire \modified_datapath|myregfile|m~136_combout ;
wire \modified_datapath|myALU|Add0~5_sumout ;
wire \modified_datapath|datapath_result[1]~feeder_combout ;
wire \modified_datapath|myshifter|Mux14~0_combout ;
wire \modified_datapath|myALU|Mux14~0_combout ;
wire \modified_datapath|Mux14~0_combout ;
wire \modified_datapath|myregfile|m~113feeder_combout ;
wire \modified_datapath|myregfile|m~113_q ;
wire \modified_datapath|myregfile|m~81_q ;
wire \modified_datapath|myregfile|m~97feeder_combout ;
wire \modified_datapath|myregfile|m~97_q ;
wire \modified_datapath|myregfile|m~49_q ;
wire \modified_datapath|myregfile|m~17feeder_combout ;
wire \modified_datapath|myregfile|m~17_q ;
wire \modified_datapath|myregfile|m~33feeder_combout ;
wire \modified_datapath|myregfile|m~33_q ;
wire \modified_datapath|myregfile|m~1feeder_combout ;
wire \modified_datapath|myregfile|m~1_q ;
wire \modified_datapath|myregfile|m~192_combout ;
wire \modified_datapath|myregfile|m~65feeder_combout ;
wire \modified_datapath|myregfile|m~65_q ;
wire \modified_datapath|myregfile|m~128_combout ;
wire \modified_datapath|myALU|Add0~1_sumout ;
wire \modified_datapath|datapath_result[0]~feeder_combout ;
wire \modified_datapath|myALU|Mux15~0_combout ;
wire \modified_datapath|N_result~feeder_combout ;
wire \modified_datapath|N_result~q ;
wire \modified_datapath|myALU|ZNV[0]~0_combout ;
wire \modified_datapath|V_result~q ;
wire \modified_datapath|myALU|Equal0~1_combout ;
wire \modified_datapath|myALU|Equal0~8_combout ;
wire \modified_datapath|myALU|Equal0~9_combout ;
wire \modified_datapath|myALU|Equal0~2_combout ;
wire \modified_datapath|myALU|Equal0~5_combout ;
wire \modified_datapath|myALU|Equal0~6_combout ;
wire \modified_datapath|myALU|Equal0~4_combout ;
wire \modified_datapath|myALU|Equal0~3_combout ;
wire \modified_datapath|myALU|Equal0~7_combout ;
wire \modified_datapath|myALU|Equal0~11_combout ;
wire \modified_datapath|myALU|Equal0~0_combout ;
wire \modified_datapath|myALU|Equal0~12_combout ;
wire \modified_datapath|myALU|Equal0~10_combout ;
wire \modified_datapath|Z_result~q ;
wire [15:0] \modified_datapath|datapath_result ;
wire [15:0] instr_reg_dec;
wire [15:0] \modified_datapath|B_out ;
wire [15:0] \modified_datapath|A_out ;


// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \waiting~output (
	.i(!\controller_fsm|states.wait_state~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(waiting),
	.obar());
// synopsys translate_off
defparam \waiting~output .bus_hold = "false";
defparam \waiting~output .open_drain_output = "false";
defparam \waiting~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \out[0]~output (
	.i(\modified_datapath|datapath_result [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[0]),
	.obar());
// synopsys translate_off
defparam \out[0]~output .bus_hold = "false";
defparam \out[0]~output .open_drain_output = "false";
defparam \out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \out[1]~output (
	.i(\modified_datapath|datapath_result [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[1]),
	.obar());
// synopsys translate_off
defparam \out[1]~output .bus_hold = "false";
defparam \out[1]~output .open_drain_output = "false";
defparam \out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \out[2]~output (
	.i(\modified_datapath|datapath_result [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[2]),
	.obar());
// synopsys translate_off
defparam \out[2]~output .bus_hold = "false";
defparam \out[2]~output .open_drain_output = "false";
defparam \out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \out[3]~output (
	.i(\modified_datapath|datapath_result [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[3]),
	.obar());
// synopsys translate_off
defparam \out[3]~output .bus_hold = "false";
defparam \out[3]~output .open_drain_output = "false";
defparam \out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \out[4]~output (
	.i(\modified_datapath|datapath_result [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[4]),
	.obar());
// synopsys translate_off
defparam \out[4]~output .bus_hold = "false";
defparam \out[4]~output .open_drain_output = "false";
defparam \out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \out[5]~output (
	.i(\modified_datapath|datapath_result [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[5]),
	.obar());
// synopsys translate_off
defparam \out[5]~output .bus_hold = "false";
defparam \out[5]~output .open_drain_output = "false";
defparam \out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \out[6]~output (
	.i(\modified_datapath|datapath_result [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[6]),
	.obar());
// synopsys translate_off
defparam \out[6]~output .bus_hold = "false";
defparam \out[6]~output .open_drain_output = "false";
defparam \out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \out[7]~output (
	.i(\modified_datapath|datapath_result [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[7]),
	.obar());
// synopsys translate_off
defparam \out[7]~output .bus_hold = "false";
defparam \out[7]~output .open_drain_output = "false";
defparam \out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \out[8]~output (
	.i(\modified_datapath|datapath_result [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[8]),
	.obar());
// synopsys translate_off
defparam \out[8]~output .bus_hold = "false";
defparam \out[8]~output .open_drain_output = "false";
defparam \out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \out[9]~output (
	.i(\modified_datapath|datapath_result [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[9]),
	.obar());
// synopsys translate_off
defparam \out[9]~output .bus_hold = "false";
defparam \out[9]~output .open_drain_output = "false";
defparam \out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \out[10]~output (
	.i(\modified_datapath|datapath_result [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[10]),
	.obar());
// synopsys translate_off
defparam \out[10]~output .bus_hold = "false";
defparam \out[10]~output .open_drain_output = "false";
defparam \out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \out[11]~output (
	.i(\modified_datapath|datapath_result [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[11]),
	.obar());
// synopsys translate_off
defparam \out[11]~output .bus_hold = "false";
defparam \out[11]~output .open_drain_output = "false";
defparam \out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \out[12]~output (
	.i(\modified_datapath|datapath_result [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[12]),
	.obar());
// synopsys translate_off
defparam \out[12]~output .bus_hold = "false";
defparam \out[12]~output .open_drain_output = "false";
defparam \out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \out[13]~output (
	.i(\modified_datapath|datapath_result [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[13]),
	.obar());
// synopsys translate_off
defparam \out[13]~output .bus_hold = "false";
defparam \out[13]~output .open_drain_output = "false";
defparam \out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \out[14]~output (
	.i(\modified_datapath|datapath_result [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[14]),
	.obar());
// synopsys translate_off
defparam \out[14]~output .bus_hold = "false";
defparam \out[14]~output .open_drain_output = "false";
defparam \out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \out[15]~output (
	.i(\modified_datapath|datapath_result [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[15]),
	.obar());
// synopsys translate_off
defparam \out[15]~output .bus_hold = "false";
defparam \out[15]~output .open_drain_output = "false";
defparam \out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \N~output (
	.i(\modified_datapath|N_result~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(N),
	.obar());
// synopsys translate_off
defparam \N~output .bus_hold = "false";
defparam \N~output .open_drain_output = "false";
defparam \N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \V~output (
	.i(\modified_datapath|V_result~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V),
	.obar());
// synopsys translate_off
defparam \V~output .bus_hold = "false";
defparam \V~output .open_drain_output = "false";
defparam \V~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \Z~output (
	.i(\modified_datapath|Z_result~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Z),
	.obar());
// synopsys translate_off
defparam \Z~output .bus_hold = "false";
defparam \Z~output .open_drain_output = "false";
defparam \Z~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N52
cyclonev_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N35
cyclonev_io_ibuf \instr[15]~input (
	.i(instr[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[15]~input_o ));
// synopsys translate_off
defparam \instr[15]~input .bus_hold = "false";
defparam \instr[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \load~input (
	.i(load),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\load~input_o ));
// synopsys translate_off
defparam \load~input .bus_hold = "false";
defparam \load~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y2_N8
dffeas \instr_reg_dec[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instr[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg_dec[15]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg_dec[15] .is_wysiwyg = "true";
defparam \instr_reg_dec[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N35
cyclonev_io_ibuf \instr[12]~input (
	.i(instr[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[12]~input_o ));
// synopsys translate_off
defparam \instr[12]~input .bus_hold = "false";
defparam \instr[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N48
cyclonev_lcell_comb \instr_reg_dec[12]~feeder (
// Equation(s):
// \instr_reg_dec[12]~feeder_combout  = ( \instr[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instr[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instr_reg_dec[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instr_reg_dec[12]~feeder .extended_lut = "off";
defparam \instr_reg_dec[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \instr_reg_dec[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y1_N50
dffeas \instr_reg_dec[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instr_reg_dec[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg_dec[12]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg_dec[12] .is_wysiwyg = "true";
defparam \instr_reg_dec[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N92
cyclonev_io_ibuf \instr[13]~input (
	.i(instr[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[13]~input_o ));
// synopsys translate_off
defparam \instr[13]~input .bus_hold = "false";
defparam \instr[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y2_N50
dffeas \instr_reg_dec[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instr[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg_dec[13]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg_dec[13] .is_wysiwyg = "true";
defparam \instr_reg_dec[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N52
cyclonev_io_ibuf \instr[14]~input (
	.i(instr[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[14]~input_o ));
// synopsys translate_off
defparam \instr[14]~input .bus_hold = "false";
defparam \instr[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y2_N11
dffeas \instr_reg_dec[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instr[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg_dec[14]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg_dec[14] .is_wysiwyg = "true";
defparam \instr_reg_dec[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N6
cyclonev_lcell_comb \controller_fsm|states~42 (
// Equation(s):
// \controller_fsm|states~42_combout  = (instr_reg_dec[13] & !instr_reg_dec[14])

	.dataa(!instr_reg_dec[13]),
	.datab(gnd),
	.datac(!instr_reg_dec[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller_fsm|states~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller_fsm|states~42 .extended_lut = "off";
defparam \controller_fsm|states~42 .lut_mask = 64'h5050505050505050;
defparam \controller_fsm|states~42 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \start~input (
	.i(start),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start~input_o ));
// synopsys translate_off
defparam \start~input .bus_hold = "false";
defparam \start~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N54
cyclonev_lcell_comb \controller_fsm|states~29 (
// Equation(s):
// \controller_fsm|states~29_combout  = ( !\controller_fsm|states.wait_state~q  & ( (\rst_n~input_o  & \start~input_o ) ) )

	.dataa(!\rst_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\start~input_o ),
	.datae(gnd),
	.dataf(!\controller_fsm|states.wait_state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller_fsm|states~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller_fsm|states~29 .extended_lut = "off";
defparam \controller_fsm|states~29 .lut_mask = 64'h0055005500000000;
defparam \controller_fsm|states~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N56
dffeas \controller_fsm|states.start_state (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller_fsm|states~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_fsm|states.start_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_fsm|states.start_state .is_wysiwyg = "true";
defparam \controller_fsm|states.start_state .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \instr[11]~input (
	.i(instr[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[11]~input_o ));
// synopsys translate_off
defparam \instr[11]~input .bus_hold = "false";
defparam \instr[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y4_N8
dffeas \instr_reg_dec[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instr[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg_dec[11]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg_dec[11] .is_wysiwyg = "true";
defparam \instr_reg_dec[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N15
cyclonev_lcell_comb \controller_fsm|states~43 (
// Equation(s):
// \controller_fsm|states~43_combout  = ( \controller_fsm|states.start_state~q  & ( instr_reg_dec[11] & ( (\rst_n~input_o  & (instr_reg_dec[15] & (instr_reg_dec[12] & \controller_fsm|states~42_combout ))) ) ) )

	.dataa(!\rst_n~input_o ),
	.datab(!instr_reg_dec[15]),
	.datac(!instr_reg_dec[12]),
	.datad(!\controller_fsm|states~42_combout ),
	.datae(!\controller_fsm|states.start_state~q ),
	.dataf(!instr_reg_dec[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller_fsm|states~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller_fsm|states~43 .extended_lut = "off";
defparam \controller_fsm|states~43 .lut_mask = 64'h0000000000000001;
defparam \controller_fsm|states~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N8
dffeas \controller_fsm|states.MVN1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller_fsm|states~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_fsm|states.MVN1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_fsm|states.MVN1 .is_wysiwyg = "true";
defparam \controller_fsm|states.MVN1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N3
cyclonev_lcell_comb \controller_fsm|states~40 (
// Equation(s):
// \controller_fsm|states~40_combout  = ( \rst_n~input_o  & ( \controller_fsm|states.MVN1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller_fsm|states.MVN1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst_n~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller_fsm|states~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller_fsm|states~40 .extended_lut = "off";
defparam \controller_fsm|states~40 .lut_mask = 64'h000000000F0F0F0F;
defparam \controller_fsm|states~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N5
dffeas \controller_fsm|states.MVN2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller_fsm|states~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_fsm|states.MVN2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_fsm|states.MVN2 .is_wysiwyg = "true";
defparam \controller_fsm|states.MVN2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N30
cyclonev_lcell_comb \controller_fsm|states~36 (
// Equation(s):
// \controller_fsm|states~36_combout  = (\rst_n~input_o  & \controller_fsm|states.MVN2~q )

	.dataa(!\rst_n~input_o ),
	.datab(gnd),
	.datac(!\controller_fsm|states.MVN2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller_fsm|states~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller_fsm|states~36 .extended_lut = "off";
defparam \controller_fsm|states~36 .lut_mask = 64'h0505050505050505;
defparam \controller_fsm|states~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N38
dffeas \controller_fsm|states.MVN3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller_fsm|states~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_fsm|states.MVN3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_fsm|states.MVN3 .is_wysiwyg = "true";
defparam \controller_fsm|states.MVN3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N36
cyclonev_lcell_comb \controller_fsm|states~48 (
// Equation(s):
// \controller_fsm|states~48_combout  = ( instr_reg_dec[11] & ( !instr_reg_dec[12] & ( (\controller_fsm|states~42_combout  & (instr_reg_dec[15] & (\controller_fsm|states.start_state~q  & \rst_n~input_o ))) ) ) )

	.dataa(!\controller_fsm|states~42_combout ),
	.datab(!instr_reg_dec[15]),
	.datac(!\controller_fsm|states.start_state~q ),
	.datad(!\rst_n~input_o ),
	.datae(!instr_reg_dec[11]),
	.dataf(!instr_reg_dec[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller_fsm|states~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller_fsm|states~48 .extended_lut = "off";
defparam \controller_fsm|states~48 .lut_mask = 64'h0000000100000000;
defparam \controller_fsm|states~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N38
dffeas \controller_fsm|states.CMP1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller_fsm|states~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_fsm|states.CMP1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_fsm|states.CMP1 .is_wysiwyg = "true";
defparam \controller_fsm|states.CMP1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N12
cyclonev_lcell_comb \controller_fsm|states~41 (
// Equation(s):
// \controller_fsm|states~41_combout  = ( \controller_fsm|states.CMP1~q  & ( \rst_n~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst_n~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller_fsm|states.CMP1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller_fsm|states~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller_fsm|states~41 .extended_lut = "off";
defparam \controller_fsm|states~41 .lut_mask = 64'h000000000F0F0F0F;
defparam \controller_fsm|states~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N56
dffeas \controller_fsm|states.CMP2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller_fsm|states~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_fsm|states.CMP2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_fsm|states.CMP2 .is_wysiwyg = "true";
defparam \controller_fsm|states.CMP2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N42
cyclonev_lcell_comb \controller_fsm|states~32 (
// Equation(s):
// \controller_fsm|states~32_combout  = ( \controller_fsm|states.CMP2~q  & ( \rst_n~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rst_n~input_o ),
	.datae(gnd),
	.dataf(!\controller_fsm|states.CMP2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller_fsm|states~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller_fsm|states~32 .extended_lut = "off";
defparam \controller_fsm|states~32 .lut_mask = 64'h0000000000FF00FF;
defparam \controller_fsm|states~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N44
dffeas \controller_fsm|states.CMP3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller_fsm|states~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_fsm|states.CMP3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_fsm|states.CMP3 .is_wysiwyg = "true";
defparam \controller_fsm|states.CMP3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N9
cyclonev_lcell_comb \controller_fsm|states~30 (
// Equation(s):
// \controller_fsm|states~30_combout  = ( !instr_reg_dec[13] & ( (!instr_reg_dec[11] & instr_reg_dec[14]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!instr_reg_dec[11]),
	.datad(!instr_reg_dec[14]),
	.datae(gnd),
	.dataf(!instr_reg_dec[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller_fsm|states~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller_fsm|states~30 .extended_lut = "off";
defparam \controller_fsm|states~30 .lut_mask = 64'h00F000F000000000;
defparam \controller_fsm|states~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N0
cyclonev_lcell_comb \controller_fsm|states~45 (
// Equation(s):
// \controller_fsm|states~45_combout  = ( \controller_fsm|states.start_state~q  & ( (\controller_fsm|states~30_combout  & (!instr_reg_dec[12] & (\rst_n~input_o  & instr_reg_dec[15]))) ) )

	.dataa(!\controller_fsm|states~30_combout ),
	.datab(!instr_reg_dec[12]),
	.datac(!\rst_n~input_o ),
	.datad(!instr_reg_dec[15]),
	.datae(gnd),
	.dataf(!\controller_fsm|states.start_state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller_fsm|states~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller_fsm|states~45 .extended_lut = "off";
defparam \controller_fsm|states~45 .lut_mask = 64'h0000000000040004;
defparam \controller_fsm|states~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N2
dffeas \controller_fsm|states.MOVreg1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller_fsm|states~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_fsm|states.MOVreg1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_fsm|states.MOVreg1 .is_wysiwyg = "true";
defparam \controller_fsm|states.MOVreg1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N39
cyclonev_lcell_comb \controller_fsm|states~37 (
// Equation(s):
// \controller_fsm|states~37_combout  = (\rst_n~input_o  & \controller_fsm|states.MOVreg1~q )

	.dataa(!\rst_n~input_o ),
	.datab(gnd),
	.datac(!\controller_fsm|states.MOVreg1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller_fsm|states~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller_fsm|states~37 .extended_lut = "off";
defparam \controller_fsm|states~37 .lut_mask = 64'h0505050505050505;
defparam \controller_fsm|states~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N41
dffeas \controller_fsm|states.MOVreg2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller_fsm|states~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_fsm|states.MOVreg2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_fsm|states.MOVreg2 .is_wysiwyg = "true";
defparam \controller_fsm|states.MOVreg2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N18
cyclonev_lcell_comb \controller_fsm|states~33 (
// Equation(s):
// \controller_fsm|states~33_combout  = ( \controller_fsm|states.MOVreg2~q  & ( \rst_n~input_o  ) )

	.dataa(!\rst_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller_fsm|states.MOVreg2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller_fsm|states~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller_fsm|states~33 .extended_lut = "off";
defparam \controller_fsm|states~33 .lut_mask = 64'h0000000055555555;
defparam \controller_fsm|states~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N14
dffeas \controller_fsm|states.MOVreg3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller_fsm|states~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_fsm|states.MOVreg3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_fsm|states.MOVreg3 .is_wysiwyg = "true";
defparam \controller_fsm|states.MOVreg3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N18
cyclonev_lcell_comb \controller_fsm|states~47 (
// Equation(s):
// \controller_fsm|states~47_combout  = ( \rst_n~input_o  & ( \controller_fsm|states.start_state~q  & ( (\controller_fsm|states~42_combout  & (!instr_reg_dec[12] & (!instr_reg_dec[11] & instr_reg_dec[15]))) ) ) )

	.dataa(!\controller_fsm|states~42_combout ),
	.datab(!instr_reg_dec[12]),
	.datac(!instr_reg_dec[11]),
	.datad(!instr_reg_dec[15]),
	.datae(!\rst_n~input_o ),
	.dataf(!\controller_fsm|states.start_state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller_fsm|states~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller_fsm|states~47 .extended_lut = "off";
defparam \controller_fsm|states~47 .lut_mask = 64'h0000000000000040;
defparam \controller_fsm|states~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N20
dffeas \controller_fsm|states.ADD1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller_fsm|states~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_fsm|states.ADD1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_fsm|states.ADD1 .is_wysiwyg = "true";
defparam \controller_fsm|states.ADD1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N39
cyclonev_lcell_comb \controller_fsm|states~46 (
// Equation(s):
// \controller_fsm|states~46_combout  = (\rst_n~input_o  & \controller_fsm|states.ADD1~q )

	.dataa(!\rst_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller_fsm|states.ADD1~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller_fsm|states~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller_fsm|states~46 .extended_lut = "off";
defparam \controller_fsm|states~46 .lut_mask = 64'h0055005500550055;
defparam \controller_fsm|states~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N41
dffeas \controller_fsm|states.ADD2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller_fsm|states~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_fsm|states.ADD2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_fsm|states.ADD2 .is_wysiwyg = "true";
defparam \controller_fsm|states.ADD2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N36
cyclonev_lcell_comb \controller_fsm|states~38 (
// Equation(s):
// \controller_fsm|states~38_combout  = ( \controller_fsm|states.ADD2~q  & ( \rst_n~input_o  ) )

	.dataa(!\rst_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller_fsm|states.ADD2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller_fsm|states~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller_fsm|states~38 .extended_lut = "off";
defparam \controller_fsm|states~38 .lut_mask = 64'h0000000055555555;
defparam \controller_fsm|states~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N38
dffeas \controller_fsm|states.ADD3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller_fsm|states~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_fsm|states.ADD3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_fsm|states.ADD3 .is_wysiwyg = "true";
defparam \controller_fsm|states.ADD3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N21
cyclonev_lcell_comb \controller_fsm|states~34 (
// Equation(s):
// \controller_fsm|states~34_combout  = (\rst_n~input_o  & \controller_fsm|states.ADD3~q )

	.dataa(!\rst_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller_fsm|states.ADD3~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller_fsm|states~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller_fsm|states~34 .extended_lut = "off";
defparam \controller_fsm|states~34 .lut_mask = 64'h0055005500550055;
defparam \controller_fsm|states~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N50
dffeas \controller_fsm|states.ADD4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller_fsm|states~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_fsm|states.ADD4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_fsm|states.ADD4 .is_wysiwyg = "true";
defparam \controller_fsm|states.ADD4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N57
cyclonev_lcell_comb \controller_fsm|states~31 (
// Equation(s):
// \controller_fsm|states~31_combout  = ( \controller_fsm|states.start_state~q  & ( (\rst_n~input_o  & (\controller_fsm|states~30_combout  & (instr_reg_dec[15] & instr_reg_dec[12]))) ) )

	.dataa(!\rst_n~input_o ),
	.datab(!\controller_fsm|states~30_combout ),
	.datac(!instr_reg_dec[15]),
	.datad(!instr_reg_dec[12]),
	.datae(gnd),
	.dataf(!\controller_fsm|states.start_state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller_fsm|states~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller_fsm|states~31 .extended_lut = "off";
defparam \controller_fsm|states~31 .lut_mask = 64'h0000000000010001;
defparam \controller_fsm|states~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N59
dffeas \controller_fsm|states.MOVimm1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller_fsm|states~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_fsm|states.MOVimm1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_fsm|states.MOVimm1 .is_wysiwyg = "true";
defparam \controller_fsm|states.MOVimm1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N39
cyclonev_lcell_comb \controller_fsm|states~49 (
// Equation(s):
// \controller_fsm|states~49_combout  = ( instr_reg_dec[12] & ( !instr_reg_dec[11] & ( (\controller_fsm|states~42_combout  & (instr_reg_dec[15] & (\rst_n~input_o  & \controller_fsm|states.start_state~q ))) ) ) )

	.dataa(!\controller_fsm|states~42_combout ),
	.datab(!instr_reg_dec[15]),
	.datac(!\rst_n~input_o ),
	.datad(!\controller_fsm|states.start_state~q ),
	.datae(!instr_reg_dec[12]),
	.dataf(!instr_reg_dec[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller_fsm|states~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller_fsm|states~49 .extended_lut = "off";
defparam \controller_fsm|states~49 .lut_mask = 64'h0000000100000000;
defparam \controller_fsm|states~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N41
dffeas \controller_fsm|states.AND1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller_fsm|states~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_fsm|states.AND1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_fsm|states.AND1 .is_wysiwyg = "true";
defparam \controller_fsm|states.AND1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N51
cyclonev_lcell_comb \controller_fsm|states~44 (
// Equation(s):
// \controller_fsm|states~44_combout  = ( \controller_fsm|states.AND1~q  & ( \rst_n~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rst_n~input_o ),
	.datae(gnd),
	.dataf(!\controller_fsm|states.AND1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller_fsm|states~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller_fsm|states~44 .extended_lut = "off";
defparam \controller_fsm|states~44 .lut_mask = 64'h0000000000FF00FF;
defparam \controller_fsm|states~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N53
dffeas \controller_fsm|states.AND2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller_fsm|states~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_fsm|states.AND2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_fsm|states.AND2 .is_wysiwyg = "true";
defparam \controller_fsm|states.AND2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N33
cyclonev_lcell_comb \controller_fsm|states~39 (
// Equation(s):
// \controller_fsm|states~39_combout  = ( \controller_fsm|states.AND2~q  & ( \rst_n~input_o  ) )

	.dataa(!\rst_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller_fsm|states.AND2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller_fsm|states~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller_fsm|states~39 .extended_lut = "off";
defparam \controller_fsm|states~39 .lut_mask = 64'h0000000055555555;
defparam \controller_fsm|states~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N35
dffeas \controller_fsm|states.AND3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller_fsm|states~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_fsm|states.AND3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_fsm|states.AND3 .is_wysiwyg = "true";
defparam \controller_fsm|states.AND3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N57
cyclonev_lcell_comb \controller_fsm|states~35 (
// Equation(s):
// \controller_fsm|states~35_combout  = (\controller_fsm|states.AND3~q  & \rst_n~input_o )

	.dataa(!\controller_fsm|states.AND3~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rst_n~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller_fsm|states~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller_fsm|states~35 .extended_lut = "off";
defparam \controller_fsm|states~35 .lut_mask = 64'h0055005500550055;
defparam \controller_fsm|states~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N59
dffeas \controller_fsm|states.AND4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller_fsm|states~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_fsm|states.AND4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_fsm|states.AND4 .is_wysiwyg = "true";
defparam \controller_fsm|states.AND4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N51
cyclonev_lcell_comb \controller_fsm|WideOr7 (
// Equation(s):
// \controller_fsm|WideOr7~combout  = ( !\controller_fsm|states.MOVimm1~q  & ( !\controller_fsm|states.AND4~q  & ( (!\controller_fsm|states.MVN3~q  & (!\controller_fsm|states.CMP3~q  & (!\controller_fsm|states.MOVreg3~q  & !\controller_fsm|states.ADD4~q ))) 
// ) ) )

	.dataa(!\controller_fsm|states.MVN3~q ),
	.datab(!\controller_fsm|states.CMP3~q ),
	.datac(!\controller_fsm|states.MOVreg3~q ),
	.datad(!\controller_fsm|states.ADD4~q ),
	.datae(!\controller_fsm|states.MOVimm1~q ),
	.dataf(!\controller_fsm|states.AND4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller_fsm|WideOr7~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller_fsm|WideOr7 .extended_lut = "off";
defparam \controller_fsm|WideOr7 .lut_mask = 64'h8000000000000000;
defparam \controller_fsm|WideOr7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N24
cyclonev_lcell_comb \controller_fsm|WideOr0~0 (
// Equation(s):
// \controller_fsm|WideOr0~0_combout  = ( !instr_reg_dec[14] & ( instr_reg_dec[13] & ( instr_reg_dec[15] ) ) ) # ( instr_reg_dec[14] & ( !instr_reg_dec[13] & ( (instr_reg_dec[15] & !instr_reg_dec[11]) ) ) )

	.dataa(gnd),
	.datab(!instr_reg_dec[15]),
	.datac(gnd),
	.datad(!instr_reg_dec[11]),
	.datae(!instr_reg_dec[14]),
	.dataf(!instr_reg_dec[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller_fsm|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller_fsm|WideOr0~0 .extended_lut = "off";
defparam \controller_fsm|WideOr0~0 .lut_mask = 64'h0000330033330000;
defparam \controller_fsm|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N3
cyclonev_lcell_comb \controller_fsm|states~28 (
// Equation(s):
// \controller_fsm|states~28_combout  = ( \controller_fsm|states.wait_state~q  & ( \controller_fsm|WideOr0~0_combout  & ( (\controller_fsm|WideOr7~combout  & \rst_n~input_o ) ) ) ) # ( !\controller_fsm|states.wait_state~q  & ( 
// \controller_fsm|WideOr0~0_combout  & ( (\controller_fsm|WideOr7~combout  & (\start~input_o  & \rst_n~input_o )) ) ) ) # ( \controller_fsm|states.wait_state~q  & ( !\controller_fsm|WideOr0~0_combout  & ( (\controller_fsm|WideOr7~combout  & (\rst_n~input_o  
// & !\controller_fsm|states.start_state~q )) ) ) ) # ( !\controller_fsm|states.wait_state~q  & ( !\controller_fsm|WideOr0~0_combout  & ( (\controller_fsm|WideOr7~combout  & (\start~input_o  & (\rst_n~input_o  & !\controller_fsm|states.start_state~q ))) ) ) 
// )

	.dataa(!\controller_fsm|WideOr7~combout ),
	.datab(!\start~input_o ),
	.datac(!\rst_n~input_o ),
	.datad(!\controller_fsm|states.start_state~q ),
	.datae(!\controller_fsm|states.wait_state~q ),
	.dataf(!\controller_fsm|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller_fsm|states~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller_fsm|states~28 .extended_lut = "off";
defparam \controller_fsm|states~28 .lut_mask = 64'h0100050001010505;
defparam \controller_fsm|states~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N5
dffeas \controller_fsm|states.wait_state (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller_fsm|states~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_fsm|states.wait_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_fsm|states.wait_state .is_wysiwyg = "true";
defparam \controller_fsm|states.wait_state .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \instr[1]~input (
	.i(instr[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[1]~input_o ));
// synopsys translate_off
defparam \instr[1]~input .bus_hold = "false";
defparam \instr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y2_N29
dffeas \instr_reg_dec[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instr[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg_dec[1]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg_dec[1] .is_wysiwyg = "true";
defparam \instr_reg_dec[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \instr[4]~input (
	.i(instr[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[4]~input_o ));
// synopsys translate_off
defparam \instr[4]~input .bus_hold = "false";
defparam \instr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y4_N11
dffeas \instr_reg_dec[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instr[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg_dec[4]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg_dec[4] .is_wysiwyg = "true";
defparam \instr_reg_dec[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf \instr[3]~input (
	.i(instr[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[3]~input_o ));
// synopsys translate_off
defparam \instr[3]~input .bus_hold = "false";
defparam \instr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y3_N59
dffeas \instr_reg_dec[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instr[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg_dec[3]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg_dec[3] .is_wysiwyg = "true";
defparam \instr_reg_dec[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \instr[5]~input (
	.i(instr[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[5]~input_o ));
// synopsys translate_off
defparam \instr[5]~input .bus_hold = "false";
defparam \instr[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y2_N32
dffeas \instr_reg_dec[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instr[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg_dec[5]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg_dec[5] .is_wysiwyg = "true";
defparam \instr_reg_dec[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N33
cyclonev_lcell_comb \controller_fsm|WideOr3~0 (
// Equation(s):
// \controller_fsm|WideOr3~0_combout  = ( \controller_fsm|states.CMP2~q  & ( \controller_fsm|states.MVN1~q  ) ) # ( !\controller_fsm|states.CMP2~q  & ( \controller_fsm|states.MVN1~q  ) ) # ( \controller_fsm|states.CMP2~q  & ( !\controller_fsm|states.MVN1~q  
// ) ) # ( !\controller_fsm|states.CMP2~q  & ( !\controller_fsm|states.MVN1~q  & ( ((\controller_fsm|states.AND2~q ) # (\controller_fsm|states.ADD2~q )) # (\controller_fsm|states.MOVreg1~q ) ) ) )

	.dataa(!\controller_fsm|states.MOVreg1~q ),
	.datab(gnd),
	.datac(!\controller_fsm|states.ADD2~q ),
	.datad(!\controller_fsm|states.AND2~q ),
	.datae(!\controller_fsm|states.CMP2~q ),
	.dataf(!\controller_fsm|states.MVN1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller_fsm|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller_fsm|WideOr3~0 .extended_lut = "off";
defparam \controller_fsm|WideOr3~0 .lut_mask = 64'h5FFFFFFFFFFFFFFF;
defparam \controller_fsm|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N9
cyclonev_lcell_comb \controller_fsm|WideOr3~1 (
// Equation(s):
// \controller_fsm|WideOr3~1_combout  = (!\controller_fsm|states.ADD4~q  & (!\controller_fsm|states.AND4~q  & (!\controller_fsm|states.MOVreg3~q  & !\controller_fsm|states.MVN3~q )))

	.dataa(!\controller_fsm|states.ADD4~q ),
	.datab(!\controller_fsm|states.AND4~q ),
	.datac(!\controller_fsm|states.MOVreg3~q ),
	.datad(!\controller_fsm|states.MVN3~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller_fsm|WideOr3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller_fsm|WideOr3~1 .extended_lut = "off";
defparam \controller_fsm|WideOr3~1 .lut_mask = 64'h8000800080008000;
defparam \controller_fsm|WideOr3~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N35
cyclonev_io_ibuf \instr[7]~input (
	.i(instr[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[7]~input_o ));
// synopsys translate_off
defparam \instr[7]~input .bus_hold = "false";
defparam \instr[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y2_N26
dffeas \instr_reg_dec[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instr[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg_dec[7]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg_dec[7] .is_wysiwyg = "true";
defparam \instr_reg_dec[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N61
cyclonev_io_ibuf \instr[10]~input (
	.i(instr[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[10]~input_o ));
// synopsys translate_off
defparam \instr[10]~input .bus_hold = "false";
defparam \instr[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y2_N23
dffeas \instr_reg_dec[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instr[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg_dec[10]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg_dec[10] .is_wysiwyg = "true";
defparam \instr_reg_dec[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N75
cyclonev_io_ibuf \instr[2]~input (
	.i(instr[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[2]~input_o ));
// synopsys translate_off
defparam \instr[2]~input .bus_hold = "false";
defparam \instr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y2_N29
dffeas \instr_reg_dec[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instr[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg_dec[2]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg_dec[2] .is_wysiwyg = "true";
defparam \instr_reg_dec[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N21
cyclonev_lcell_comb \instruction_decoder|Mux3~0 (
// Equation(s):
// \instruction_decoder|Mux3~0_combout  = ( instr_reg_dec[2] & ( (!\controller_fsm|WideOr3~1_combout  & (((instr_reg_dec[7])))) # (\controller_fsm|WideOr3~1_combout  & (((instr_reg_dec[10])) # (\controller_fsm|WideOr3~0_combout ))) ) ) # ( !instr_reg_dec[2] 
// & ( (!\controller_fsm|WideOr3~1_combout  & (((instr_reg_dec[7])))) # (\controller_fsm|WideOr3~1_combout  & (!\controller_fsm|WideOr3~0_combout  & ((instr_reg_dec[10])))) ) )

	.dataa(!\controller_fsm|WideOr3~0_combout ),
	.datab(!\controller_fsm|WideOr3~1_combout ),
	.datac(!instr_reg_dec[7]),
	.datad(!instr_reg_dec[10]),
	.datae(gnd),
	.dataf(!instr_reg_dec[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_decoder|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_decoder|Mux3~0 .extended_lut = "off";
defparam \instruction_decoder|Mux3~0 .lut_mask = 64'h0C2E0C2E1D3F1D3F;
defparam \instruction_decoder|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cyclonev_io_ibuf \instr[0]~input (
	.i(instr[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[0]~input_o ));
// synopsys translate_off
defparam \instr[0]~input .bus_hold = "false";
defparam \instr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y2_N19
dffeas \instr_reg_dec[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instr[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg_dec[0]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg_dec[0] .is_wysiwyg = "true";
defparam \instr_reg_dec[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N33
cyclonev_lcell_comb \modified_datapath|Mux15~0 (
// Equation(s):
// \modified_datapath|Mux15~0_combout  = ( instr_reg_dec[0] & ( \modified_datapath|datapath_result [0] ) ) # ( !instr_reg_dec[0] & ( \modified_datapath|datapath_result [0] & ( (((\controller_fsm|states.MVN3~q ) # (\controller_fsm|states.MOVreg3~q )) # 
// (\controller_fsm|states.AND4~q )) # (\controller_fsm|states.ADD4~q ) ) ) ) # ( instr_reg_dec[0] & ( !\modified_datapath|datapath_result [0] & ( (!\controller_fsm|states.ADD4~q  & (!\controller_fsm|states.AND4~q  & (!\controller_fsm|states.MOVreg3~q  & 
// !\controller_fsm|states.MVN3~q ))) ) ) )

	.dataa(!\controller_fsm|states.ADD4~q ),
	.datab(!\controller_fsm|states.AND4~q ),
	.datac(!\controller_fsm|states.MOVreg3~q ),
	.datad(!\controller_fsm|states.MVN3~q ),
	.datae(!instr_reg_dec[0]),
	.dataf(!\modified_datapath|datapath_result [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|Mux15~0 .extended_lut = "off";
defparam \modified_datapath|Mux15~0 .lut_mask = 64'h000080007FFFFFFF;
defparam \modified_datapath|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N57
cyclonev_lcell_comb \modified_datapath|myregfile|m~80feeder (
// Equation(s):
// \modified_datapath|myregfile|m~80feeder_combout  = ( \modified_datapath|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~80feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~80feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~80feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~80feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N58
cyclonev_io_ibuf \instr[6]~input (
	.i(instr[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[6]~input_o ));
// synopsys translate_off
defparam \instr[6]~input .bus_hold = "false";
defparam \instr[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y2_N32
dffeas \instr_reg_dec[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instr[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg_dec[6]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg_dec[6] .is_wysiwyg = "true";
defparam \instr_reg_dec[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N18
cyclonev_io_ibuf \instr[9]~input (
	.i(instr[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[9]~input_o ));
// synopsys translate_off
defparam \instr[9]~input .bus_hold = "false";
defparam \instr[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y2_N34
dffeas \instr_reg_dec[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instr[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg_dec[9]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg_dec[9] .is_wysiwyg = "true";
defparam \instr_reg_dec[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N15
cyclonev_lcell_comb \instruction_decoder|Mux4~0 (
// Equation(s):
// \instruction_decoder|Mux4~0_combout  = ( \controller_fsm|WideOr3~0_combout  & ( (!\controller_fsm|WideOr3~1_combout  & ((instr_reg_dec[6]))) # (\controller_fsm|WideOr3~1_combout  & (instr_reg_dec[1])) ) ) # ( !\controller_fsm|WideOr3~0_combout  & ( 
// (!\controller_fsm|WideOr3~1_combout  & (instr_reg_dec[6])) # (\controller_fsm|WideOr3~1_combout  & ((instr_reg_dec[9]))) ) )

	.dataa(!instr_reg_dec[1]),
	.datab(!instr_reg_dec[6]),
	.datac(!\controller_fsm|WideOr3~1_combout ),
	.datad(!instr_reg_dec[9]),
	.datae(gnd),
	.dataf(!\controller_fsm|WideOr3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_decoder|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_decoder|Mux4~0 .extended_lut = "off";
defparam \instruction_decoder|Mux4~0 .lut_mask = 64'h303F303F35353535;
defparam \instruction_decoder|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \instr[8]~input (
	.i(instr[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[8]~input_o ));
// synopsys translate_off
defparam \instr[8]~input .bus_hold = "false";
defparam \instr[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y2_N14
dffeas \instr_reg_dec[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instr[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\load~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg_dec[8]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg_dec[8] .is_wysiwyg = "true";
defparam \instr_reg_dec[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N18
cyclonev_lcell_comb \instruction_decoder|Mux5~0 (
// Equation(s):
// \instruction_decoder|Mux5~0_combout  = ( instr_reg_dec[8] & ( (!\controller_fsm|WideOr3~1_combout  & (((instr_reg_dec[5])))) # (\controller_fsm|WideOr3~1_combout  & ((!\controller_fsm|WideOr3~0_combout ) # ((instr_reg_dec[0])))) ) ) # ( !instr_reg_dec[8] 
// & ( (!\controller_fsm|WideOr3~1_combout  & (((instr_reg_dec[5])))) # (\controller_fsm|WideOr3~1_combout  & (\controller_fsm|WideOr3~0_combout  & ((instr_reg_dec[0])))) ) )

	.dataa(!\controller_fsm|WideOr3~0_combout ),
	.datab(!\controller_fsm|WideOr3~1_combout ),
	.datac(!instr_reg_dec[5]),
	.datad(!instr_reg_dec[0]),
	.datae(gnd),
	.dataf(!instr_reg_dec[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_decoder|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_decoder|Mux5~0 .extended_lut = "off";
defparam \instruction_decoder|Mux5~0 .lut_mask = 64'h0C1D0C1D2E3F2E3F;
defparam \instruction_decoder|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N54
cyclonev_lcell_comb \modified_datapath|myregfile|m~256 (
// Equation(s):
// \modified_datapath|myregfile|m~256_combout  = ( !\controller_fsm|WideOr7~combout  & ( (!\instruction_decoder|Mux4~0_combout  & (\instruction_decoder|Mux5~0_combout  & \instruction_decoder|Mux3~0_combout )) ) )

	.dataa(gnd),
	.datab(!\instruction_decoder|Mux4~0_combout ),
	.datac(!\instruction_decoder|Mux5~0_combout ),
	.datad(!\instruction_decoder|Mux3~0_combout ),
	.datae(gnd),
	.dataf(!\controller_fsm|WideOr7~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~256 .extended_lut = "off";
defparam \modified_datapath|myregfile|m~256 .lut_mask = 64'h000C000C00000000;
defparam \modified_datapath|myregfile|m~256 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N58
dffeas \modified_datapath|myregfile|m~80 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~80feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~80 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~80 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N21
cyclonev_lcell_comb \modified_datapath|myregfile|m~96feeder (
// Equation(s):
// \modified_datapath|myregfile|m~96feeder_combout  = ( \modified_datapath|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~96feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~96feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~96feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~96feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N24
cyclonev_lcell_comb \modified_datapath|myregfile|m~259 (
// Equation(s):
// \modified_datapath|myregfile|m~259_combout  = ( \instruction_decoder|Mux3~0_combout  & ( !\instruction_decoder|Mux5~0_combout  & ( (\instruction_decoder|Mux4~0_combout  & !\controller_fsm|WideOr7~combout ) ) ) )

	.dataa(gnd),
	.datab(!\instruction_decoder|Mux4~0_combout ),
	.datac(!\controller_fsm|WideOr7~combout ),
	.datad(gnd),
	.datae(!\instruction_decoder|Mux3~0_combout ),
	.dataf(!\instruction_decoder|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~259_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~259 .extended_lut = "off";
defparam \modified_datapath|myregfile|m~259 .lut_mask = 64'h0000303000000000;
defparam \modified_datapath|myregfile|m~259 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y2_N23
dffeas \modified_datapath|myregfile|m~96 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~96feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~96 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~96 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N27
cyclonev_lcell_comb \modified_datapath|myregfile|m~261 (
// Equation(s):
// \modified_datapath|myregfile|m~261_combout  = ( !\instruction_decoder|Mux3~0_combout  & ( \instruction_decoder|Mux5~0_combout  & ( (!\controller_fsm|WideOr7~combout  & \instruction_decoder|Mux4~0_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller_fsm|WideOr7~combout ),
	.datad(!\instruction_decoder|Mux4~0_combout ),
	.datae(!\instruction_decoder|Mux3~0_combout ),
	.dataf(!\instruction_decoder|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~261 .extended_lut = "off";
defparam \modified_datapath|myregfile|m~261 .lut_mask = 64'h0000000000F00000;
defparam \modified_datapath|myregfile|m~261 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N14
dffeas \modified_datapath|myregfile|m~48 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~48 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~48 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N48
cyclonev_lcell_comb \modified_datapath|myregfile|m~263 (
// Equation(s):
// \modified_datapath|myregfile|m~263_combout  = ( !\instruction_decoder|Mux5~0_combout  & ( (!\controller_fsm|WideOr7~combout  & (\instruction_decoder|Mux4~0_combout  & !\instruction_decoder|Mux3~0_combout )) ) )

	.dataa(!\controller_fsm|WideOr7~combout ),
	.datab(!\instruction_decoder|Mux4~0_combout ),
	.datac(!\instruction_decoder|Mux3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_decoder|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~263_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~263 .extended_lut = "off";
defparam \modified_datapath|myregfile|m~263 .lut_mask = 64'h2020202000000000;
defparam \modified_datapath|myregfile|m~263 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N29
dffeas \modified_datapath|myregfile|m~32 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~32 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~32 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N48
cyclonev_lcell_comb \modified_datapath|myregfile|m~16feeder (
// Equation(s):
// \modified_datapath|myregfile|m~16feeder_combout  = ( \modified_datapath|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~16feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~16feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~16feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~16feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N36
cyclonev_lcell_comb \modified_datapath|myregfile|m~260 (
// Equation(s):
// \modified_datapath|myregfile|m~260_combout  = ( \instruction_decoder|Mux5~0_combout  & ( (!\instruction_decoder|Mux4~0_combout  & (!\controller_fsm|WideOr7~combout  & !\instruction_decoder|Mux3~0_combout )) ) )

	.dataa(gnd),
	.datab(!\instruction_decoder|Mux4~0_combout ),
	.datac(!\controller_fsm|WideOr7~combout ),
	.datad(!\instruction_decoder|Mux3~0_combout ),
	.datae(gnd),
	.dataf(!\instruction_decoder|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~260 .extended_lut = "off";
defparam \modified_datapath|myregfile|m~260 .lut_mask = 64'h00000000C000C000;
defparam \modified_datapath|myregfile|m~260 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y2_N49
dffeas \modified_datapath|myregfile|m~16 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~16feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~16 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N42
cyclonev_lcell_comb \modified_datapath|myregfile|m~0feeder (
// Equation(s):
// \modified_datapath|myregfile|m~0feeder_combout  = ( \modified_datapath|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~0feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~0feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N42
cyclonev_lcell_comb \modified_datapath|myregfile|m~262 (
// Equation(s):
// \modified_datapath|myregfile|m~262_combout  = ( !\instruction_decoder|Mux3~0_combout  & ( (!\controller_fsm|WideOr7~combout  & (!\instruction_decoder|Mux4~0_combout  & !\instruction_decoder|Mux5~0_combout )) ) )

	.dataa(!\controller_fsm|WideOr7~combout ),
	.datab(!\instruction_decoder|Mux4~0_combout ),
	.datac(!\instruction_decoder|Mux5~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_decoder|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~262 .extended_lut = "off";
defparam \modified_datapath|myregfile|m~262 .lut_mask = 64'h8080808000000000;
defparam \modified_datapath|myregfile|m~262 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N44
dffeas \modified_datapath|myregfile|m~0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~0 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N12
cyclonev_lcell_comb \modified_datapath|myregfile|m~196 (
// Equation(s):
// \modified_datapath|myregfile|m~196_combout  = ( !\instruction_decoder|Mux4~0_combout  & ( (!\instruction_decoder|Mux3~0_combout  & (((!\instruction_decoder|Mux5~0_combout  & (\modified_datapath|myregfile|m~0_q )) # (\instruction_decoder|Mux5~0_combout  & 
// ((\modified_datapath|myregfile|m~16_q )))))) # (\instruction_decoder|Mux3~0_combout  & ((((\instruction_decoder|Mux5~0_combout ))))) ) ) # ( \instruction_decoder|Mux4~0_combout  & ( (!\instruction_decoder|Mux3~0_combout  & 
// (((!\instruction_decoder|Mux5~0_combout  & ((\modified_datapath|myregfile|m~32_q ))) # (\instruction_decoder|Mux5~0_combout  & (\modified_datapath|myregfile|m~48_q ))))) # (\instruction_decoder|Mux3~0_combout  & ((((\instruction_decoder|Mux5~0_combout 
// ))))) ) )

	.dataa(!\instruction_decoder|Mux3~0_combout ),
	.datab(!\modified_datapath|myregfile|m~48_q ),
	.datac(!\modified_datapath|myregfile|m~32_q ),
	.datad(!\modified_datapath|myregfile|m~16_q ),
	.datae(!\instruction_decoder|Mux4~0_combout ),
	.dataf(!\instruction_decoder|Mux5~0_combout ),
	.datag(!\modified_datapath|myregfile|m~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~196 .extended_lut = "on";
defparam \modified_datapath|myregfile|m~196 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \modified_datapath|myregfile|m~196 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N3
cyclonev_lcell_comb \modified_datapath|myregfile|m~257 (
// Equation(s):
// \modified_datapath|myregfile|m~257_combout  = ( \instruction_decoder|Mux3~0_combout  & ( \instruction_decoder|Mux5~0_combout  & ( (!\controller_fsm|WideOr7~combout  & \instruction_decoder|Mux4~0_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller_fsm|WideOr7~combout ),
	.datad(!\instruction_decoder|Mux4~0_combout ),
	.datae(!\instruction_decoder|Mux3~0_combout ),
	.dataf(!\instruction_decoder|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~257 .extended_lut = "off";
defparam \modified_datapath|myregfile|m~257 .lut_mask = 64'h00000000000000F0;
defparam \modified_datapath|myregfile|m~257 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N11
dffeas \modified_datapath|myregfile|m~112 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~112 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~112 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N3
cyclonev_lcell_comb \modified_datapath|myregfile|m~64feeder (
// Equation(s):
// \modified_datapath|myregfile|m~64feeder_combout  = ( \modified_datapath|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~64feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~64feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~64feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~64feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N45
cyclonev_lcell_comb \modified_datapath|myregfile|m~258 (
// Equation(s):
// \modified_datapath|myregfile|m~258_combout  = ( !\instruction_decoder|Mux5~0_combout  & ( (!\controller_fsm|WideOr7~combout  & (!\instruction_decoder|Mux4~0_combout  & \instruction_decoder|Mux3~0_combout )) ) )

	.dataa(!\controller_fsm|WideOr7~combout ),
	.datab(!\instruction_decoder|Mux4~0_combout ),
	.datac(!\instruction_decoder|Mux3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_decoder|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~258_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~258 .extended_lut = "off";
defparam \modified_datapath|myregfile|m~258 .lut_mask = 64'h0808080800000000;
defparam \modified_datapath|myregfile|m~258 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y2_N4
dffeas \modified_datapath|myregfile|m~64 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~64feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~64 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~64 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N36
cyclonev_lcell_comb \modified_datapath|myregfile|m~132 (
// Equation(s):
// \modified_datapath|myregfile|m~132_combout  = ( !\instruction_decoder|Mux4~0_combout  & ( (!\instruction_decoder|Mux3~0_combout  & ((((\modified_datapath|myregfile|m~196_combout ))))) # (\instruction_decoder|Mux3~0_combout  & 
// ((!\modified_datapath|myregfile|m~196_combout  & (((\modified_datapath|myregfile|m~64_q )))) # (\modified_datapath|myregfile|m~196_combout  & (\modified_datapath|myregfile|m~80_q )))) ) ) # ( \instruction_decoder|Mux4~0_combout  & ( 
// (!\instruction_decoder|Mux3~0_combout  & ((((\modified_datapath|myregfile|m~196_combout ))))) # (\instruction_decoder|Mux3~0_combout  & (((!\modified_datapath|myregfile|m~196_combout  & (\modified_datapath|myregfile|m~96_q )) # 
// (\modified_datapath|myregfile|m~196_combout  & ((\modified_datapath|myregfile|m~112_q )))))) ) )

	.dataa(!\instruction_decoder|Mux3~0_combout ),
	.datab(!\modified_datapath|myregfile|m~80_q ),
	.datac(!\modified_datapath|myregfile|m~96_q ),
	.datad(!\modified_datapath|myregfile|m~196_combout ),
	.datae(!\instruction_decoder|Mux4~0_combout ),
	.dataf(!\modified_datapath|myregfile|m~112_q ),
	.datag(!\modified_datapath|myregfile|m~64_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~132 .extended_lut = "on";
defparam \modified_datapath|myregfile|m~132 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \modified_datapath|myregfile|m~132 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N38
dffeas \modified_datapath|B_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|myregfile|m~132_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_fsm|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|B_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|B_out[0] .is_wysiwyg = "true";
defparam \modified_datapath|B_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N48
cyclonev_lcell_comb \modified_datapath|myshifter|Mux0~0 (
// Equation(s):
// \modified_datapath|myshifter|Mux0~0_combout  = ( instr_reg_dec[4] & ( (instr_reg_dec[3] & \modified_datapath|B_out [0]) ) ) # ( !instr_reg_dec[4] & ( (!instr_reg_dec[3] & (\modified_datapath|B_out [15])) # (instr_reg_dec[3] & ((\modified_datapath|B_out 
// [14]))) ) )

	.dataa(!\modified_datapath|B_out [15]),
	.datab(!instr_reg_dec[3]),
	.datac(!\modified_datapath|B_out [0]),
	.datad(!\modified_datapath|B_out [14]),
	.datae(gnd),
	.dataf(!instr_reg_dec[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myshifter|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myshifter|Mux0~0 .extended_lut = "off";
defparam \modified_datapath|myshifter|Mux0~0 .lut_mask = 64'h4477447703030303;
defparam \modified_datapath|myshifter|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N3
cyclonev_lcell_comb \controller_fsm|WideOr8 (
// Equation(s):
// \controller_fsm|WideOr8~combout  = ( \controller_fsm|states.AND1~q  ) # ( !\controller_fsm|states.AND1~q  & ( (\controller_fsm|states.CMP1~q ) # (\controller_fsm|states.ADD1~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller_fsm|states.ADD1~q ),
	.datad(!\controller_fsm|states.CMP1~q ),
	.datae(gnd),
	.dataf(!\controller_fsm|states.AND1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller_fsm|WideOr8~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller_fsm|WideOr8 .extended_lut = "off";
defparam \controller_fsm|WideOr8 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \controller_fsm|WideOr8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N32
dffeas \modified_datapath|A_out[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|myregfile|m~188_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_fsm|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|A_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|A_out[15] .is_wysiwyg = "true";
defparam \modified_datapath|A_out[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N15
cyclonev_lcell_comb \modified_datapath|A_out[14]~feeder (
// Equation(s):
// \modified_datapath|A_out[14]~feeder_combout  = ( \modified_datapath|myregfile|m~184_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|myregfile|m~184_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|A_out[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|A_out[14]~feeder .extended_lut = "off";
defparam \modified_datapath|A_out[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|A_out[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y2_N16
dffeas \modified_datapath|A_out[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|A_out[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_fsm|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|A_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|A_out[14] .is_wysiwyg = "true";
defparam \modified_datapath|A_out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N35
dffeas \modified_datapath|B_out[13]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|myregfile|m~180_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_fsm|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|B_out[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|B_out[13]~DUPLICATE .is_wysiwyg = "true";
defparam \modified_datapath|B_out[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N18
cyclonev_lcell_comb \modified_datapath|myshifter|Mux1~0 (
// Equation(s):
// \modified_datapath|myshifter|Mux1~0_combout  = ( \modified_datapath|B_out[13]~DUPLICATE_q  & ( (instr_reg_dec[3]) # (\modified_datapath|B_out [14]) ) ) # ( !\modified_datapath|B_out[13]~DUPLICATE_q  & ( (\modified_datapath|B_out [14] & !instr_reg_dec[3]) 
// ) )

	.dataa(gnd),
	.datab(!\modified_datapath|B_out [14]),
	.datac(gnd),
	.datad(!instr_reg_dec[3]),
	.datae(gnd),
	.dataf(!\modified_datapath|B_out[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myshifter|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myshifter|Mux1~0 .extended_lut = "off";
defparam \modified_datapath|myshifter|Mux1~0 .lut_mask = 64'h3300330033FF33FF;
defparam \modified_datapath|myshifter|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N54
cyclonev_lcell_comb \modified_datapath|myshifter|Mux2~1 (
// Equation(s):
// \modified_datapath|myshifter|Mux2~1_combout  = ( \modified_datapath|B_out[13]~DUPLICATE_q  & ( (!instr_reg_dec[3]) # (\modified_datapath|B_out [12]) ) ) # ( !\modified_datapath|B_out[13]~DUPLICATE_q  & ( (instr_reg_dec[3] & \modified_datapath|B_out [12]) 
// ) )

	.dataa(gnd),
	.datab(!instr_reg_dec[3]),
	.datac(!\modified_datapath|B_out [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|B_out[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myshifter|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myshifter|Mux2~1 .extended_lut = "off";
defparam \modified_datapath|myshifter|Mux2~1 .lut_mask = 64'h03030303CFCFCFCF;
defparam \modified_datapath|myshifter|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N3
cyclonev_lcell_comb \modified_datapath|A_out[13]~feeder (
// Equation(s):
// \modified_datapath|A_out[13]~feeder_combout  = ( \modified_datapath|myregfile|m~180_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|myregfile|m~180_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|A_out[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|A_out[13]~feeder .extended_lut = "off";
defparam \modified_datapath|A_out[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|A_out[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N4
dffeas \modified_datapath|A_out[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|A_out[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_fsm|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|A_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|A_out[13] .is_wysiwyg = "true";
defparam \modified_datapath|A_out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N45
cyclonev_lcell_comb \modified_datapath|myshifter|Mux3~1 (
// Equation(s):
// \modified_datapath|myshifter|Mux3~1_combout  = ( \modified_datapath|B_out [11] & ( (\modified_datapath|B_out [12]) # (instr_reg_dec[3]) ) ) # ( !\modified_datapath|B_out [11] & ( (!instr_reg_dec[3] & \modified_datapath|B_out [12]) ) )

	.dataa(gnd),
	.datab(!instr_reg_dec[3]),
	.datac(gnd),
	.datad(!\modified_datapath|B_out [12]),
	.datae(gnd),
	.dataf(!\modified_datapath|B_out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myshifter|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myshifter|Mux3~1 .extended_lut = "off";
defparam \modified_datapath|myshifter|Mux3~1 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \modified_datapath|myshifter|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N19
dffeas \modified_datapath|A_out[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|myregfile|m~176_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_fsm|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|A_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|A_out[12] .is_wysiwyg = "true";
defparam \modified_datapath|A_out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N27
cyclonev_lcell_comb \modified_datapath|myshifter|Mux4~1 (
// Equation(s):
// \modified_datapath|myshifter|Mux4~1_combout  = ( \modified_datapath|B_out [11] & ( (!instr_reg_dec[3]) # (\modified_datapath|B_out [10]) ) ) # ( !\modified_datapath|B_out [11] & ( (instr_reg_dec[3] & \modified_datapath|B_out [10]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!instr_reg_dec[3]),
	.datad(!\modified_datapath|B_out [10]),
	.datae(gnd),
	.dataf(!\modified_datapath|B_out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myshifter|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myshifter|Mux4~1 .extended_lut = "off";
defparam \modified_datapath|myshifter|Mux4~1 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \modified_datapath|myshifter|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N2
dffeas \modified_datapath|A_out[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|myregfile|m~172_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_fsm|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|A_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|A_out[11] .is_wysiwyg = "true";
defparam \modified_datapath|A_out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N36
cyclonev_lcell_comb \modified_datapath|myshifter|Mux5~1 (
// Equation(s):
// \modified_datapath|myshifter|Mux5~1_combout  = ( \modified_datapath|B_out[9]~DUPLICATE_q  & ( (\modified_datapath|B_out [10]) # (instr_reg_dec[3]) ) ) # ( !\modified_datapath|B_out[9]~DUPLICATE_q  & ( (!instr_reg_dec[3] & \modified_datapath|B_out [10]) ) 
// )

	.dataa(gnd),
	.datab(!instr_reg_dec[3]),
	.datac(!\modified_datapath|B_out [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|B_out[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myshifter|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myshifter|Mux5~1 .extended_lut = "off";
defparam \modified_datapath|myshifter|Mux5~1 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \modified_datapath|myshifter|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N18
cyclonev_lcell_comb \modified_datapath|A_out[10]~feeder (
// Equation(s):
// \modified_datapath|A_out[10]~feeder_combout  = ( \modified_datapath|myregfile|m~168_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|myregfile|m~168_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|A_out[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|A_out[10]~feeder .extended_lut = "off";
defparam \modified_datapath|A_out[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|A_out[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N20
dffeas \modified_datapath|A_out[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|A_out[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_fsm|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|A_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|A_out[10] .is_wysiwyg = "true";
defparam \modified_datapath|A_out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N56
dffeas \modified_datapath|B_out[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|B_out[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_fsm|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|B_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|B_out[9] .is_wysiwyg = "true";
defparam \modified_datapath|B_out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y4_N14
dffeas \modified_datapath|B_out[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|myregfile|m~160_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_fsm|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|B_out[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|B_out[8]~DUPLICATE .is_wysiwyg = "true";
defparam \modified_datapath|B_out[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N30
cyclonev_lcell_comb \modified_datapath|myshifter|Mux6~1 (
// Equation(s):
// \modified_datapath|myshifter|Mux6~1_combout  = ( instr_reg_dec[3] & ( \modified_datapath|B_out[8]~DUPLICATE_q  ) ) # ( !instr_reg_dec[3] & ( \modified_datapath|B_out [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\modified_datapath|B_out [9]),
	.datad(!\modified_datapath|B_out[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!instr_reg_dec[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myshifter|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myshifter|Mux6~1 .extended_lut = "off";
defparam \modified_datapath|myshifter|Mux6~1 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \modified_datapath|myshifter|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N0
cyclonev_lcell_comb \modified_datapath|A_out[9]~feeder (
// Equation(s):
// \modified_datapath|A_out[9]~feeder_combout  = ( \modified_datapath|myregfile|m~164_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|myregfile|m~164_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|A_out[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|A_out[9]~feeder .extended_lut = "off";
defparam \modified_datapath|A_out[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|A_out[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N1
dffeas \modified_datapath|A_out[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|A_out[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_fsm|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|A_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|A_out[9] .is_wysiwyg = "true";
defparam \modified_datapath|A_out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N42
cyclonev_lcell_comb \modified_datapath|myshifter|Mux7~1 (
// Equation(s):
// \modified_datapath|myshifter|Mux7~1_combout  = ( instr_reg_dec[3] & ( \modified_datapath|B_out [7] ) ) # ( !instr_reg_dec[3] & ( \modified_datapath|B_out[8]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\modified_datapath|B_out[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\modified_datapath|B_out [7]),
	.datae(gnd),
	.dataf(!instr_reg_dec[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myshifter|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myshifter|Mux7~1 .extended_lut = "off";
defparam \modified_datapath|myshifter|Mux7~1 .lut_mask = 64'h3333333300FF00FF;
defparam \modified_datapath|myshifter|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N38
dffeas \modified_datapath|A_out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|myregfile|m~160_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_fsm|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|A_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|A_out[8] .is_wysiwyg = "true";
defparam \modified_datapath|A_out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N57
cyclonev_lcell_comb \modified_datapath|myshifter|Mux8~1 (
// Equation(s):
// \modified_datapath|myshifter|Mux8~1_combout  = ( instr_reg_dec[3] & ( \modified_datapath|B_out [6] ) ) # ( !instr_reg_dec[3] & ( \modified_datapath|B_out [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\modified_datapath|B_out [6]),
	.datad(!\modified_datapath|B_out [7]),
	.datae(gnd),
	.dataf(!instr_reg_dec[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myshifter|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myshifter|Mux8~1 .extended_lut = "off";
defparam \modified_datapath|myshifter|Mux8~1 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \modified_datapath|myshifter|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N26
dffeas \modified_datapath|A_out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~156_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_fsm|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|A_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|A_out[7] .is_wysiwyg = "true";
defparam \modified_datapath|A_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y4_N20
dffeas \modified_datapath|B_out[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|myregfile|m~152_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_fsm|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|B_out[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|B_out[6]~DUPLICATE .is_wysiwyg = "true";
defparam \modified_datapath|B_out[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N6
cyclonev_lcell_comb \modified_datapath|myshifter|Mux9~1 (
// Equation(s):
// \modified_datapath|myshifter|Mux9~1_combout  = ( instr_reg_dec[3] & ( \modified_datapath|B_out [5] ) ) # ( !instr_reg_dec[3] & ( \modified_datapath|B_out[6]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\modified_datapath|B_out[6]~DUPLICATE_q ),
	.datad(!\modified_datapath|B_out [5]),
	.datae(gnd),
	.dataf(!instr_reg_dec[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myshifter|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myshifter|Mux9~1 .extended_lut = "off";
defparam \modified_datapath|myshifter|Mux9~1 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \modified_datapath|myshifter|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N35
dffeas \modified_datapath|A_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|myregfile|m~152_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_fsm|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|A_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|A_out[6] .is_wysiwyg = "true";
defparam \modified_datapath|A_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N51
cyclonev_lcell_comb \modified_datapath|myshifter|Mux10~1 (
// Equation(s):
// \modified_datapath|myshifter|Mux10~1_combout  = ( instr_reg_dec[3] & ( \modified_datapath|B_out [4] ) ) # ( !instr_reg_dec[3] & ( \modified_datapath|B_out [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\modified_datapath|B_out [4]),
	.datad(!\modified_datapath|B_out [5]),
	.datae(gnd),
	.dataf(!instr_reg_dec[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myshifter|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myshifter|Mux10~1 .extended_lut = "off";
defparam \modified_datapath|myshifter|Mux10~1 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \modified_datapath|myshifter|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N15
cyclonev_lcell_comb \modified_datapath|A_out[5]~feeder (
// Equation(s):
// \modified_datapath|A_out[5]~feeder_combout  = ( \modified_datapath|myregfile|m~148_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|myregfile|m~148_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|A_out[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|A_out[5]~feeder .extended_lut = "off";
defparam \modified_datapath|A_out[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|A_out[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N17
dffeas \modified_datapath|A_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|A_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_fsm|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|A_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|A_out[5] .is_wysiwyg = "true";
defparam \modified_datapath|A_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N24
cyclonev_lcell_comb \modified_datapath|myshifter|Mux11~1 (
// Equation(s):
// \modified_datapath|myshifter|Mux11~1_combout  = ( \modified_datapath|B_out [4] & ( instr_reg_dec[3] & ( \modified_datapath|B_out [3] ) ) ) # ( !\modified_datapath|B_out [4] & ( instr_reg_dec[3] & ( \modified_datapath|B_out [3] ) ) ) # ( 
// \modified_datapath|B_out [4] & ( !instr_reg_dec[3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\modified_datapath|B_out [3]),
	.datae(!\modified_datapath|B_out [4]),
	.dataf(!instr_reg_dec[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myshifter|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myshifter|Mux11~1 .extended_lut = "off";
defparam \modified_datapath|myshifter|Mux11~1 .lut_mask = 64'h0000FFFF00FF00FF;
defparam \modified_datapath|myshifter|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N14
dffeas \modified_datapath|A_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|myregfile|m~144_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_fsm|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|A_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|A_out[4] .is_wysiwyg = "true";
defparam \modified_datapath|A_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N0
cyclonev_lcell_comb \modified_datapath|myshifter|Mux12~1 (
// Equation(s):
// \modified_datapath|myshifter|Mux12~1_combout  = ( \modified_datapath|B_out [2] & ( (instr_reg_dec[3]) # (\modified_datapath|B_out [3]) ) ) # ( !\modified_datapath|B_out [2] & ( (\modified_datapath|B_out [3] & !instr_reg_dec[3]) ) )

	.dataa(gnd),
	.datab(!\modified_datapath|B_out [3]),
	.datac(!instr_reg_dec[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|B_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myshifter|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myshifter|Mux12~1 .extended_lut = "off";
defparam \modified_datapath|myshifter|Mux12~1 .lut_mask = 64'h303030303F3F3F3F;
defparam \modified_datapath|myshifter|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N20
dffeas \modified_datapath|A_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|myregfile|m~140_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_fsm|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|A_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|A_out[3] .is_wysiwyg = "true";
defparam \modified_datapath|A_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N3
cyclonev_lcell_comb \modified_datapath|myshifter|Mux13~1 (
// Equation(s):
// \modified_datapath|myshifter|Mux13~1_combout  = ( instr_reg_dec[3] & ( \modified_datapath|B_out [1] ) ) # ( !instr_reg_dec[3] & ( \modified_datapath|B_out [2] ) )

	.dataa(!\modified_datapath|B_out [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\modified_datapath|B_out [2]),
	.datae(gnd),
	.dataf(!instr_reg_dec[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myshifter|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myshifter|Mux13~1 .extended_lut = "off";
defparam \modified_datapath|myshifter|Mux13~1 .lut_mask = 64'h00FF00FF55555555;
defparam \modified_datapath|myshifter|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N14
dffeas \modified_datapath|A_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|myregfile|m~136_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_fsm|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|A_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|A_out[2] .is_wysiwyg = "true";
defparam \modified_datapath|A_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N42
cyclonev_lcell_comb \modified_datapath|myshifter|Mux14~1 (
// Equation(s):
// \modified_datapath|myshifter|Mux14~1_combout  = ( \modified_datapath|B_out [1] & ( (!instr_reg_dec[3]) # (\modified_datapath|B_out [0]) ) ) # ( !\modified_datapath|B_out [1] & ( (\modified_datapath|B_out [0] & instr_reg_dec[3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\modified_datapath|B_out [0]),
	.datad(!instr_reg_dec[3]),
	.datae(gnd),
	.dataf(!\modified_datapath|B_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myshifter|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myshifter|Mux14~1 .extended_lut = "off";
defparam \modified_datapath|myshifter|Mux14~1 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \modified_datapath|myshifter|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N29
dffeas \modified_datapath|A_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|myregfile|m~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_fsm|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|A_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|A_out[1] .is_wysiwyg = "true";
defparam \modified_datapath|A_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N48
cyclonev_lcell_comb \modified_datapath|myshifter|Mux15~0 (
// Equation(s):
// \modified_datapath|myshifter|Mux15~0_combout  = ( \modified_datapath|B_out [0] & ( !instr_reg_dec[3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!instr_reg_dec[3]),
	.datae(gnd),
	.dataf(!\modified_datapath|B_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myshifter|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myshifter|Mux15~0 .extended_lut = "off";
defparam \modified_datapath|myshifter|Mux15~0 .lut_mask = 64'h00000000FF00FF00;
defparam \modified_datapath|myshifter|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N50
dffeas \modified_datapath|A_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|myregfile|m~132_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_fsm|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|A_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|A_out[0] .is_wysiwyg = "true";
defparam \modified_datapath|A_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N30
cyclonev_lcell_comb \modified_datapath|myALU|Add0~66 (
// Equation(s):
// \modified_datapath|myALU|Add0~66_cout  = CARRY(( instr_reg_dec[11] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!instr_reg_dec[11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\modified_datapath|myALU|Add0~66_cout ),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myALU|Add0~66 .extended_lut = "off";
defparam \modified_datapath|myALU|Add0~66 .lut_mask = 64'h0000000000003333;
defparam \modified_datapath|myALU|Add0~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N33
cyclonev_lcell_comb \modified_datapath|myALU|Add0~1 (
// Equation(s):
// \modified_datapath|myALU|Add0~1_sumout  = SUM(( !instr_reg_dec[11] $ (((!instr_reg_dec[4] & ((!\modified_datapath|myshifter|Mux15~0_combout ))) # (instr_reg_dec[4] & (!\modified_datapath|B_out [1])))) ) + ( \modified_datapath|A_out [0] ) + ( 
// \modified_datapath|myALU|Add0~66_cout  ))
// \modified_datapath|myALU|Add0~2  = CARRY(( !instr_reg_dec[11] $ (((!instr_reg_dec[4] & ((!\modified_datapath|myshifter|Mux15~0_combout ))) # (instr_reg_dec[4] & (!\modified_datapath|B_out [1])))) ) + ( \modified_datapath|A_out [0] ) + ( 
// \modified_datapath|myALU|Add0~66_cout  ))

	.dataa(!\modified_datapath|B_out [1]),
	.datab(!instr_reg_dec[11]),
	.datac(!instr_reg_dec[4]),
	.datad(!\modified_datapath|myshifter|Mux15~0_combout ),
	.datae(gnd),
	.dataf(!\modified_datapath|A_out [0]),
	.datag(gnd),
	.cin(\modified_datapath|myALU|Add0~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\modified_datapath|myALU|Add0~1_sumout ),
	.cout(\modified_datapath|myALU|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myALU|Add0~1 .extended_lut = "off";
defparam \modified_datapath|myALU|Add0~1 .lut_mask = 64'h0000FF00000036C6;
defparam \modified_datapath|myALU|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N36
cyclonev_lcell_comb \modified_datapath|myALU|Add0~5 (
// Equation(s):
// \modified_datapath|myALU|Add0~5_sumout  = SUM(( !instr_reg_dec[11] $ (((!instr_reg_dec[4] & ((!\modified_datapath|myshifter|Mux14~1_combout ))) # (instr_reg_dec[4] & (!\modified_datapath|B_out [2])))) ) + ( \modified_datapath|A_out [1] ) + ( 
// \modified_datapath|myALU|Add0~2  ))
// \modified_datapath|myALU|Add0~6  = CARRY(( !instr_reg_dec[11] $ (((!instr_reg_dec[4] & ((!\modified_datapath|myshifter|Mux14~1_combout ))) # (instr_reg_dec[4] & (!\modified_datapath|B_out [2])))) ) + ( \modified_datapath|A_out [1] ) + ( 
// \modified_datapath|myALU|Add0~2  ))

	.dataa(!instr_reg_dec[4]),
	.datab(!instr_reg_dec[11]),
	.datac(!\modified_datapath|B_out [2]),
	.datad(!\modified_datapath|myshifter|Mux14~1_combout ),
	.datae(gnd),
	.dataf(!\modified_datapath|A_out [1]),
	.datag(gnd),
	.cin(\modified_datapath|myALU|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\modified_datapath|myALU|Add0~5_sumout ),
	.cout(\modified_datapath|myALU|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myALU|Add0~5 .extended_lut = "off";
defparam \modified_datapath|myALU|Add0~5 .lut_mask = 64'h0000FF000000369C;
defparam \modified_datapath|myALU|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N39
cyclonev_lcell_comb \modified_datapath|myALU|Add0~9 (
// Equation(s):
// \modified_datapath|myALU|Add0~9_sumout  = SUM(( !instr_reg_dec[11] $ (((!instr_reg_dec[4] & ((!\modified_datapath|myshifter|Mux13~1_combout ))) # (instr_reg_dec[4] & (!\modified_datapath|B_out [3])))) ) + ( \modified_datapath|A_out [2] ) + ( 
// \modified_datapath|myALU|Add0~6  ))
// \modified_datapath|myALU|Add0~10  = CARRY(( !instr_reg_dec[11] $ (((!instr_reg_dec[4] & ((!\modified_datapath|myshifter|Mux13~1_combout ))) # (instr_reg_dec[4] & (!\modified_datapath|B_out [3])))) ) + ( \modified_datapath|A_out [2] ) + ( 
// \modified_datapath|myALU|Add0~6  ))

	.dataa(!instr_reg_dec[4]),
	.datab(!instr_reg_dec[11]),
	.datac(!\modified_datapath|B_out [3]),
	.datad(!\modified_datapath|myshifter|Mux13~1_combout ),
	.datae(gnd),
	.dataf(!\modified_datapath|A_out [2]),
	.datag(gnd),
	.cin(\modified_datapath|myALU|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\modified_datapath|myALU|Add0~9_sumout ),
	.cout(\modified_datapath|myALU|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myALU|Add0~9 .extended_lut = "off";
defparam \modified_datapath|myALU|Add0~9 .lut_mask = 64'h0000FF000000369C;
defparam \modified_datapath|myALU|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N42
cyclonev_lcell_comb \modified_datapath|myALU|Add0~13 (
// Equation(s):
// \modified_datapath|myALU|Add0~13_sumout  = SUM(( !instr_reg_dec[11] $ (((!instr_reg_dec[4] & ((!\modified_datapath|myshifter|Mux12~1_combout ))) # (instr_reg_dec[4] & (!\modified_datapath|B_out [4])))) ) + ( \modified_datapath|A_out [3] ) + ( 
// \modified_datapath|myALU|Add0~10  ))
// \modified_datapath|myALU|Add0~14  = CARRY(( !instr_reg_dec[11] $ (((!instr_reg_dec[4] & ((!\modified_datapath|myshifter|Mux12~1_combout ))) # (instr_reg_dec[4] & (!\modified_datapath|B_out [4])))) ) + ( \modified_datapath|A_out [3] ) + ( 
// \modified_datapath|myALU|Add0~10  ))

	.dataa(!instr_reg_dec[4]),
	.datab(!instr_reg_dec[11]),
	.datac(!\modified_datapath|B_out [4]),
	.datad(!\modified_datapath|myshifter|Mux12~1_combout ),
	.datae(gnd),
	.dataf(!\modified_datapath|A_out [3]),
	.datag(gnd),
	.cin(\modified_datapath|myALU|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\modified_datapath|myALU|Add0~13_sumout ),
	.cout(\modified_datapath|myALU|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myALU|Add0~13 .extended_lut = "off";
defparam \modified_datapath|myALU|Add0~13 .lut_mask = 64'h0000FF000000369C;
defparam \modified_datapath|myALU|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N45
cyclonev_lcell_comb \modified_datapath|myALU|Add0~17 (
// Equation(s):
// \modified_datapath|myALU|Add0~17_sumout  = SUM(( !instr_reg_dec[11] $ (((!instr_reg_dec[4] & ((!\modified_datapath|myshifter|Mux11~1_combout ))) # (instr_reg_dec[4] & (!\modified_datapath|B_out [5])))) ) + ( \modified_datapath|A_out [4] ) + ( 
// \modified_datapath|myALU|Add0~14  ))
// \modified_datapath|myALU|Add0~18  = CARRY(( !instr_reg_dec[11] $ (((!instr_reg_dec[4] & ((!\modified_datapath|myshifter|Mux11~1_combout ))) # (instr_reg_dec[4] & (!\modified_datapath|B_out [5])))) ) + ( \modified_datapath|A_out [4] ) + ( 
// \modified_datapath|myALU|Add0~14  ))

	.dataa(!instr_reg_dec[4]),
	.datab(!instr_reg_dec[11]),
	.datac(!\modified_datapath|B_out [5]),
	.datad(!\modified_datapath|myshifter|Mux11~1_combout ),
	.datae(gnd),
	.dataf(!\modified_datapath|A_out [4]),
	.datag(gnd),
	.cin(\modified_datapath|myALU|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\modified_datapath|myALU|Add0~17_sumout ),
	.cout(\modified_datapath|myALU|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myALU|Add0~17 .extended_lut = "off";
defparam \modified_datapath|myALU|Add0~17 .lut_mask = 64'h0000FF000000369C;
defparam \modified_datapath|myALU|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N48
cyclonev_lcell_comb \modified_datapath|myALU|Add0~21 (
// Equation(s):
// \modified_datapath|myALU|Add0~21_sumout  = SUM(( !instr_reg_dec[11] $ (((!instr_reg_dec[4] & ((!\modified_datapath|myshifter|Mux10~1_combout ))) # (instr_reg_dec[4] & (!\modified_datapath|B_out [6])))) ) + ( \modified_datapath|A_out [5] ) + ( 
// \modified_datapath|myALU|Add0~18  ))
// \modified_datapath|myALU|Add0~22  = CARRY(( !instr_reg_dec[11] $ (((!instr_reg_dec[4] & ((!\modified_datapath|myshifter|Mux10~1_combout ))) # (instr_reg_dec[4] & (!\modified_datapath|B_out [6])))) ) + ( \modified_datapath|A_out [5] ) + ( 
// \modified_datapath|myALU|Add0~18  ))

	.dataa(!instr_reg_dec[4]),
	.datab(!instr_reg_dec[11]),
	.datac(!\modified_datapath|B_out [6]),
	.datad(!\modified_datapath|myshifter|Mux10~1_combout ),
	.datae(gnd),
	.dataf(!\modified_datapath|A_out [5]),
	.datag(gnd),
	.cin(\modified_datapath|myALU|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\modified_datapath|myALU|Add0~21_sumout ),
	.cout(\modified_datapath|myALU|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myALU|Add0~21 .extended_lut = "off";
defparam \modified_datapath|myALU|Add0~21 .lut_mask = 64'h0000FF000000369C;
defparam \modified_datapath|myALU|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N51
cyclonev_lcell_comb \modified_datapath|myALU|Add0~25 (
// Equation(s):
// \modified_datapath|myALU|Add0~25_sumout  = SUM(( !instr_reg_dec[11] $ (((!instr_reg_dec[4] & ((!\modified_datapath|myshifter|Mux9~1_combout ))) # (instr_reg_dec[4] & (!\modified_datapath|B_out [7])))) ) + ( \modified_datapath|A_out [6] ) + ( 
// \modified_datapath|myALU|Add0~22  ))
// \modified_datapath|myALU|Add0~26  = CARRY(( !instr_reg_dec[11] $ (((!instr_reg_dec[4] & ((!\modified_datapath|myshifter|Mux9~1_combout ))) # (instr_reg_dec[4] & (!\modified_datapath|B_out [7])))) ) + ( \modified_datapath|A_out [6] ) + ( 
// \modified_datapath|myALU|Add0~22  ))

	.dataa(!instr_reg_dec[4]),
	.datab(!instr_reg_dec[11]),
	.datac(!\modified_datapath|B_out [7]),
	.datad(!\modified_datapath|myshifter|Mux9~1_combout ),
	.datae(gnd),
	.dataf(!\modified_datapath|A_out [6]),
	.datag(gnd),
	.cin(\modified_datapath|myALU|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\modified_datapath|myALU|Add0~25_sumout ),
	.cout(\modified_datapath|myALU|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myALU|Add0~25 .extended_lut = "off";
defparam \modified_datapath|myALU|Add0~25 .lut_mask = 64'h0000FF000000369C;
defparam \modified_datapath|myALU|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N54
cyclonev_lcell_comb \modified_datapath|myALU|Add0~29 (
// Equation(s):
// \modified_datapath|myALU|Add0~29_sumout  = SUM(( !instr_reg_dec[11] $ (((!instr_reg_dec[4] & ((!\modified_datapath|myshifter|Mux8~1_combout ))) # (instr_reg_dec[4] & (!\modified_datapath|B_out [8])))) ) + ( \modified_datapath|A_out [7] ) + ( 
// \modified_datapath|myALU|Add0~26  ))
// \modified_datapath|myALU|Add0~30  = CARRY(( !instr_reg_dec[11] $ (((!instr_reg_dec[4] & ((!\modified_datapath|myshifter|Mux8~1_combout ))) # (instr_reg_dec[4] & (!\modified_datapath|B_out [8])))) ) + ( \modified_datapath|A_out [7] ) + ( 
// \modified_datapath|myALU|Add0~26  ))

	.dataa(!instr_reg_dec[4]),
	.datab(!instr_reg_dec[11]),
	.datac(!\modified_datapath|B_out [8]),
	.datad(!\modified_datapath|myshifter|Mux8~1_combout ),
	.datae(gnd),
	.dataf(!\modified_datapath|A_out [7]),
	.datag(gnd),
	.cin(\modified_datapath|myALU|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\modified_datapath|myALU|Add0~29_sumout ),
	.cout(\modified_datapath|myALU|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myALU|Add0~29 .extended_lut = "off";
defparam \modified_datapath|myALU|Add0~29 .lut_mask = 64'h0000FF000000369C;
defparam \modified_datapath|myALU|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N57
cyclonev_lcell_comb \modified_datapath|myALU|Add0~33 (
// Equation(s):
// \modified_datapath|myALU|Add0~33_sumout  = SUM(( !instr_reg_dec[11] $ (((!instr_reg_dec[4] & ((!\modified_datapath|myshifter|Mux7~1_combout ))) # (instr_reg_dec[4] & (!\modified_datapath|B_out[9]~DUPLICATE_q )))) ) + ( \modified_datapath|A_out [8] ) + ( 
// \modified_datapath|myALU|Add0~30  ))
// \modified_datapath|myALU|Add0~34  = CARRY(( !instr_reg_dec[11] $ (((!instr_reg_dec[4] & ((!\modified_datapath|myshifter|Mux7~1_combout ))) # (instr_reg_dec[4] & (!\modified_datapath|B_out[9]~DUPLICATE_q )))) ) + ( \modified_datapath|A_out [8] ) + ( 
// \modified_datapath|myALU|Add0~30  ))

	.dataa(!instr_reg_dec[4]),
	.datab(!instr_reg_dec[11]),
	.datac(!\modified_datapath|B_out[9]~DUPLICATE_q ),
	.datad(!\modified_datapath|myshifter|Mux7~1_combout ),
	.datae(gnd),
	.dataf(!\modified_datapath|A_out [8]),
	.datag(gnd),
	.cin(\modified_datapath|myALU|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\modified_datapath|myALU|Add0~33_sumout ),
	.cout(\modified_datapath|myALU|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myALU|Add0~33 .extended_lut = "off";
defparam \modified_datapath|myALU|Add0~33 .lut_mask = 64'h0000FF000000369C;
defparam \modified_datapath|myALU|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N0
cyclonev_lcell_comb \modified_datapath|myALU|Add0~37 (
// Equation(s):
// \modified_datapath|myALU|Add0~37_sumout  = SUM(( !instr_reg_dec[11] $ (((!instr_reg_dec[4] & ((!\modified_datapath|myshifter|Mux6~1_combout ))) # (instr_reg_dec[4] & (!\modified_datapath|B_out [10])))) ) + ( \modified_datapath|A_out [9] ) + ( 
// \modified_datapath|myALU|Add0~34  ))
// \modified_datapath|myALU|Add0~38  = CARRY(( !instr_reg_dec[11] $ (((!instr_reg_dec[4] & ((!\modified_datapath|myshifter|Mux6~1_combout ))) # (instr_reg_dec[4] & (!\modified_datapath|B_out [10])))) ) + ( \modified_datapath|A_out [9] ) + ( 
// \modified_datapath|myALU|Add0~34  ))

	.dataa(!instr_reg_dec[11]),
	.datab(!instr_reg_dec[4]),
	.datac(!\modified_datapath|B_out [10]),
	.datad(!\modified_datapath|myshifter|Mux6~1_combout ),
	.datae(gnd),
	.dataf(!\modified_datapath|A_out [9]),
	.datag(gnd),
	.cin(\modified_datapath|myALU|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\modified_datapath|myALU|Add0~37_sumout ),
	.cout(\modified_datapath|myALU|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myALU|Add0~37 .extended_lut = "off";
defparam \modified_datapath|myALU|Add0~37 .lut_mask = 64'h0000FF000000569A;
defparam \modified_datapath|myALU|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N3
cyclonev_lcell_comb \modified_datapath|myALU|Add0~41 (
// Equation(s):
// \modified_datapath|myALU|Add0~41_sumout  = SUM(( !instr_reg_dec[11] $ (((!instr_reg_dec[4] & ((!\modified_datapath|myshifter|Mux5~1_combout ))) # (instr_reg_dec[4] & (!\modified_datapath|B_out [11])))) ) + ( \modified_datapath|A_out [10] ) + ( 
// \modified_datapath|myALU|Add0~38  ))
// \modified_datapath|myALU|Add0~42  = CARRY(( !instr_reg_dec[11] $ (((!instr_reg_dec[4] & ((!\modified_datapath|myshifter|Mux5~1_combout ))) # (instr_reg_dec[4] & (!\modified_datapath|B_out [11])))) ) + ( \modified_datapath|A_out [10] ) + ( 
// \modified_datapath|myALU|Add0~38  ))

	.dataa(!instr_reg_dec[11]),
	.datab(!instr_reg_dec[4]),
	.datac(!\modified_datapath|B_out [11]),
	.datad(!\modified_datapath|myshifter|Mux5~1_combout ),
	.datae(gnd),
	.dataf(!\modified_datapath|A_out [10]),
	.datag(gnd),
	.cin(\modified_datapath|myALU|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\modified_datapath|myALU|Add0~41_sumout ),
	.cout(\modified_datapath|myALU|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myALU|Add0~41 .extended_lut = "off";
defparam \modified_datapath|myALU|Add0~41 .lut_mask = 64'h0000FF000000569A;
defparam \modified_datapath|myALU|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N6
cyclonev_lcell_comb \modified_datapath|myALU|Add0~45 (
// Equation(s):
// \modified_datapath|myALU|Add0~45_sumout  = SUM(( !instr_reg_dec[11] $ (((!instr_reg_dec[4] & ((!\modified_datapath|myshifter|Mux4~1_combout ))) # (instr_reg_dec[4] & (!\modified_datapath|B_out [12])))) ) + ( \modified_datapath|A_out [11] ) + ( 
// \modified_datapath|myALU|Add0~42  ))
// \modified_datapath|myALU|Add0~46  = CARRY(( !instr_reg_dec[11] $ (((!instr_reg_dec[4] & ((!\modified_datapath|myshifter|Mux4~1_combout ))) # (instr_reg_dec[4] & (!\modified_datapath|B_out [12])))) ) + ( \modified_datapath|A_out [11] ) + ( 
// \modified_datapath|myALU|Add0~42  ))

	.dataa(!instr_reg_dec[11]),
	.datab(!instr_reg_dec[4]),
	.datac(!\modified_datapath|B_out [12]),
	.datad(!\modified_datapath|myshifter|Mux4~1_combout ),
	.datae(gnd),
	.dataf(!\modified_datapath|A_out [11]),
	.datag(gnd),
	.cin(\modified_datapath|myALU|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\modified_datapath|myALU|Add0~45_sumout ),
	.cout(\modified_datapath|myALU|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myALU|Add0~45 .extended_lut = "off";
defparam \modified_datapath|myALU|Add0~45 .lut_mask = 64'h0000FF000000569A;
defparam \modified_datapath|myALU|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N9
cyclonev_lcell_comb \modified_datapath|myALU|Add0~49 (
// Equation(s):
// \modified_datapath|myALU|Add0~49_sumout  = SUM(( !instr_reg_dec[11] $ (((!instr_reg_dec[4] & ((!\modified_datapath|myshifter|Mux3~1_combout ))) # (instr_reg_dec[4] & (!\modified_datapath|B_out [13])))) ) + ( \modified_datapath|A_out [12] ) + ( 
// \modified_datapath|myALU|Add0~46  ))
// \modified_datapath|myALU|Add0~50  = CARRY(( !instr_reg_dec[11] $ (((!instr_reg_dec[4] & ((!\modified_datapath|myshifter|Mux3~1_combout ))) # (instr_reg_dec[4] & (!\modified_datapath|B_out [13])))) ) + ( \modified_datapath|A_out [12] ) + ( 
// \modified_datapath|myALU|Add0~46  ))

	.dataa(!instr_reg_dec[11]),
	.datab(!instr_reg_dec[4]),
	.datac(!\modified_datapath|B_out [13]),
	.datad(!\modified_datapath|myshifter|Mux3~1_combout ),
	.datae(gnd),
	.dataf(!\modified_datapath|A_out [12]),
	.datag(gnd),
	.cin(\modified_datapath|myALU|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\modified_datapath|myALU|Add0~49_sumout ),
	.cout(\modified_datapath|myALU|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myALU|Add0~49 .extended_lut = "off";
defparam \modified_datapath|myALU|Add0~49 .lut_mask = 64'h0000FF000000569A;
defparam \modified_datapath|myALU|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N12
cyclonev_lcell_comb \modified_datapath|myALU|Add0~53 (
// Equation(s):
// \modified_datapath|myALU|Add0~53_sumout  = SUM(( !instr_reg_dec[11] $ (((!instr_reg_dec[4] & ((!\modified_datapath|myshifter|Mux2~1_combout ))) # (instr_reg_dec[4] & (!\modified_datapath|B_out [14])))) ) + ( \modified_datapath|A_out [13] ) + ( 
// \modified_datapath|myALU|Add0~50  ))
// \modified_datapath|myALU|Add0~54  = CARRY(( !instr_reg_dec[11] $ (((!instr_reg_dec[4] & ((!\modified_datapath|myshifter|Mux2~1_combout ))) # (instr_reg_dec[4] & (!\modified_datapath|B_out [14])))) ) + ( \modified_datapath|A_out [13] ) + ( 
// \modified_datapath|myALU|Add0~50  ))

	.dataa(!instr_reg_dec[11]),
	.datab(!instr_reg_dec[4]),
	.datac(!\modified_datapath|B_out [14]),
	.datad(!\modified_datapath|myshifter|Mux2~1_combout ),
	.datae(gnd),
	.dataf(!\modified_datapath|A_out [13]),
	.datag(gnd),
	.cin(\modified_datapath|myALU|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\modified_datapath|myALU|Add0~53_sumout ),
	.cout(\modified_datapath|myALU|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myALU|Add0~53 .extended_lut = "off";
defparam \modified_datapath|myALU|Add0~53 .lut_mask = 64'h0000FF000000569A;
defparam \modified_datapath|myALU|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N15
cyclonev_lcell_comb \modified_datapath|myALU|Add0~57 (
// Equation(s):
// \modified_datapath|myALU|Add0~57_sumout  = SUM(( \modified_datapath|A_out [14] ) + ( !instr_reg_dec[11] $ (((!instr_reg_dec[4] & ((!\modified_datapath|myshifter|Mux1~0_combout ))) # (instr_reg_dec[4] & (!\modified_datapath|B_out [15])))) ) + ( 
// \modified_datapath|myALU|Add0~54  ))
// \modified_datapath|myALU|Add0~58  = CARRY(( \modified_datapath|A_out [14] ) + ( !instr_reg_dec[11] $ (((!instr_reg_dec[4] & ((!\modified_datapath|myshifter|Mux1~0_combout ))) # (instr_reg_dec[4] & (!\modified_datapath|B_out [15])))) ) + ( 
// \modified_datapath|myALU|Add0~54  ))

	.dataa(!instr_reg_dec[11]),
	.datab(!instr_reg_dec[4]),
	.datac(!\modified_datapath|B_out [15]),
	.datad(!\modified_datapath|A_out [14]),
	.datae(gnd),
	.dataf(!\modified_datapath|myshifter|Mux1~0_combout ),
	.datag(gnd),
	.cin(\modified_datapath|myALU|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\modified_datapath|myALU|Add0~57_sumout ),
	.cout(\modified_datapath|myALU|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myALU|Add0~57 .extended_lut = "off";
defparam \modified_datapath|myALU|Add0~57 .lut_mask = 64'h0000A965000000FF;
defparam \modified_datapath|myALU|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N18
cyclonev_lcell_comb \modified_datapath|myALU|Add0~61 (
// Equation(s):
// \modified_datapath|myALU|Add0~61_sumout  = SUM(( \modified_datapath|A_out [15] ) + ( !instr_reg_dec[11] $ (!\modified_datapath|myshifter|Mux0~0_combout ) ) + ( \modified_datapath|myALU|Add0~58  ))

	.dataa(gnd),
	.datab(!instr_reg_dec[11]),
	.datac(!\modified_datapath|myshifter|Mux0~0_combout ),
	.datad(!\modified_datapath|A_out [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\modified_datapath|myALU|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\modified_datapath|myALU|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myALU|Add0~61 .extended_lut = "off";
defparam \modified_datapath|myALU|Add0~61 .lut_mask = 64'h0000C3C3000000FF;
defparam \modified_datapath|myALU|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N9
cyclonev_lcell_comb \modified_datapath|myALU|Mux0~0 (
// Equation(s):
// \modified_datapath|myALU|Mux0~0_combout  = ( \modified_datapath|myshifter|Mux0~0_combout  & ( (\modified_datapath|A_out [15] & !instr_reg_dec[11]) ) ) # ( !\modified_datapath|myshifter|Mux0~0_combout  & ( instr_reg_dec[11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\modified_datapath|A_out [15]),
	.datad(!instr_reg_dec[11]),
	.datae(gnd),
	.dataf(!\modified_datapath|myshifter|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myALU|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myALU|Mux0~0 .extended_lut = "off";
defparam \modified_datapath|myALU|Mux0~0 .lut_mask = 64'h00FF00FF0F000F00;
defparam \modified_datapath|myALU|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N0
cyclonev_lcell_comb \controller_fsm|WideOr10 (
// Equation(s):
// \controller_fsm|WideOr10~combout  = ( \controller_fsm|states.MOVreg2~q  ) # ( !\controller_fsm|states.MOVreg2~q  & ( ((\controller_fsm|states.ADD3~q ) # (\controller_fsm|states.AND3~q )) # (\controller_fsm|states.MVN2~q ) ) )

	.dataa(!\controller_fsm|states.MVN2~q ),
	.datab(gnd),
	.datac(!\controller_fsm|states.AND3~q ),
	.datad(!\controller_fsm|states.ADD3~q ),
	.datae(gnd),
	.dataf(!\controller_fsm|states.MOVreg2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller_fsm|WideOr10~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller_fsm|WideOr10 .extended_lut = "off";
defparam \controller_fsm|WideOr10 .lut_mask = 64'h5FFF5FFFFFFFFFFF;
defparam \controller_fsm|WideOr10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N20
dffeas \modified_datapath|datapath_result[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myALU|Add0~61_sumout ),
	.asdata(\modified_datapath|myALU|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(instr_reg_dec[12]),
	.ena(\controller_fsm|WideOr10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|datapath_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|datapath_result[15] .is_wysiwyg = "true";
defparam \modified_datapath|datapath_result[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N18
cyclonev_lcell_comb \modified_datapath|Mux0~0 (
// Equation(s):
// \modified_datapath|Mux0~0_combout  = ( \controller_fsm|states.AND4~q  & ( \controller_fsm|states.ADD4~q  & ( \modified_datapath|datapath_result [15] ) ) ) # ( !\controller_fsm|states.AND4~q  & ( \controller_fsm|states.ADD4~q  & ( 
// \modified_datapath|datapath_result [15] ) ) ) # ( \controller_fsm|states.AND4~q  & ( !\controller_fsm|states.ADD4~q  & ( \modified_datapath|datapath_result [15] ) ) ) # ( !\controller_fsm|states.AND4~q  & ( !\controller_fsm|states.ADD4~q  & ( 
// (\modified_datapath|datapath_result [15] & ((\controller_fsm|states.MOVreg3~q ) # (\controller_fsm|states.MVN3~q ))) ) ) )

	.dataa(!\controller_fsm|states.MVN3~q ),
	.datab(gnd),
	.datac(!\modified_datapath|datapath_result [15]),
	.datad(!\controller_fsm|states.MOVreg3~q ),
	.datae(!\controller_fsm|states.AND4~q ),
	.dataf(!\controller_fsm|states.ADD4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|Mux0~0 .extended_lut = "off";
defparam \modified_datapath|Mux0~0 .lut_mask = 64'h050F0F0F0F0F0F0F;
defparam \modified_datapath|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N12
cyclonev_lcell_comb \modified_datapath|myregfile|m~127feeder (
// Equation(s):
// \modified_datapath|myregfile|m~127feeder_combout  = ( \modified_datapath|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~127feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~127feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~127feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~127feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N13
dffeas \modified_datapath|myregfile|m~127 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~127feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~127 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~127 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N18
cyclonev_lcell_comb \modified_datapath|myregfile|m~95feeder (
// Equation(s):
// \modified_datapath|myregfile|m~95feeder_combout  = ( \modified_datapath|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~95feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~95feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~95feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~95feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N20
dffeas \modified_datapath|myregfile|m~95 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~95feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~95 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~95 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N15
cyclonev_lcell_comb \modified_datapath|myregfile|m~111feeder (
// Equation(s):
// \modified_datapath|myregfile|m~111feeder_combout  = ( \modified_datapath|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~111feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~111feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~111feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~111feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N16
dffeas \modified_datapath|myregfile|m~111 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~111feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~111 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N7
dffeas \modified_datapath|myregfile|m~63 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~63 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~63 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N33
cyclonev_lcell_comb \modified_datapath|myregfile|m~31feeder (
// Equation(s):
// \modified_datapath|myregfile|m~31feeder_combout  = ( \modified_datapath|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~31feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~31feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~31feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~31feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N34
dffeas \modified_datapath|myregfile|m~31 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~31feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~31 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y2_N19
dffeas \modified_datapath|myregfile|m~47 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~47 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~47 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N42
cyclonev_lcell_comb \modified_datapath|myregfile|m~15feeder (
// Equation(s):
// \modified_datapath|myregfile|m~15feeder_combout  = ( \modified_datapath|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~15feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~15feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~15feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~15feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y2_N43
dffeas \modified_datapath|myregfile|m~15 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~15feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~15 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~15 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N24
cyclonev_lcell_comb \modified_datapath|myregfile|m~252 (
// Equation(s):
// \modified_datapath|myregfile|m~252_combout  = ( !\instruction_decoder|Mux4~0_combout  & ( ((!\instruction_decoder|Mux5~0_combout  & (((\modified_datapath|myregfile|m~15_q  & !\instruction_decoder|Mux3~0_combout )))) # (\instruction_decoder|Mux5~0_combout  
// & (((\instruction_decoder|Mux3~0_combout )) # (\modified_datapath|myregfile|m~31_q )))) ) ) # ( \instruction_decoder|Mux4~0_combout  & ( ((!\instruction_decoder|Mux5~0_combout  & (((\modified_datapath|myregfile|m~47_q  & 
// !\instruction_decoder|Mux3~0_combout )))) # (\instruction_decoder|Mux5~0_combout  & (((\instruction_decoder|Mux3~0_combout )) # (\modified_datapath|myregfile|m~63_q )))) ) )

	.dataa(!\modified_datapath|myregfile|m~63_q ),
	.datab(!\modified_datapath|myregfile|m~31_q ),
	.datac(!\modified_datapath|myregfile|m~47_q ),
	.datad(!\instruction_decoder|Mux5~0_combout ),
	.datae(!\instruction_decoder|Mux4~0_combout ),
	.dataf(!\instruction_decoder|Mux3~0_combout ),
	.datag(!\modified_datapath|myregfile|m~15_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~252 .extended_lut = "on";
defparam \modified_datapath|myregfile|m~252 .lut_mask = 64'h0F330F5500FF00FF;
defparam \modified_datapath|myregfile|m~252 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N51
cyclonev_lcell_comb \modified_datapath|myregfile|m~79feeder (
// Equation(s):
// \modified_datapath|myregfile|m~79feeder_combout  = ( \modified_datapath|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~79feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~79feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~79feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~79feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N52
dffeas \modified_datapath|myregfile|m~79 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~79feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~79 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~79 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N36
cyclonev_lcell_comb \modified_datapath|myregfile|m~188 (
// Equation(s):
// \modified_datapath|myregfile|m~188_combout  = ( !\instruction_decoder|Mux4~0_combout  & ( ((!\instruction_decoder|Mux3~0_combout  & (((\modified_datapath|myregfile|m~252_combout )))) # (\instruction_decoder|Mux3~0_combout  & 
// ((!\modified_datapath|myregfile|m~252_combout  & ((\modified_datapath|myregfile|m~79_q ))) # (\modified_datapath|myregfile|m~252_combout  & (\modified_datapath|myregfile|m~95_q ))))) ) ) # ( \instruction_decoder|Mux4~0_combout  & ( 
// ((!\instruction_decoder|Mux3~0_combout  & (((\modified_datapath|myregfile|m~252_combout )))) # (\instruction_decoder|Mux3~0_combout  & ((!\modified_datapath|myregfile|m~252_combout  & ((\modified_datapath|myregfile|m~111_q ))) # 
// (\modified_datapath|myregfile|m~252_combout  & (\modified_datapath|myregfile|m~127_q ))))) ) )

	.dataa(!\modified_datapath|myregfile|m~127_q ),
	.datab(!\modified_datapath|myregfile|m~95_q ),
	.datac(!\modified_datapath|myregfile|m~111_q ),
	.datad(!\instruction_decoder|Mux3~0_combout ),
	.datae(!\instruction_decoder|Mux4~0_combout ),
	.dataf(!\modified_datapath|myregfile|m~252_combout ),
	.datag(!\modified_datapath|myregfile|m~79_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~188 .extended_lut = "on";
defparam \modified_datapath|myregfile|m~188 .lut_mask = 64'h000F000FFF33FF55;
defparam \modified_datapath|myregfile|m~188 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N49
dffeas \modified_datapath|B_out[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|myregfile|m~188_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_fsm|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|B_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|B_out[15] .is_wysiwyg = "true";
defparam \modified_datapath|B_out[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N0
cyclonev_lcell_comb \modified_datapath|datapath_result[14]~feeder (
// Equation(s):
// \modified_datapath|datapath_result[14]~feeder_combout  = ( \modified_datapath|myALU|Add0~57_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|myALU|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|datapath_result[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|datapath_result[14]~feeder .extended_lut = "off";
defparam \modified_datapath|datapath_result[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|datapath_result[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N3
cyclonev_lcell_comb \modified_datapath|myALU|Mux1~0 (
// Equation(s):
// \modified_datapath|myALU|Mux1~0_combout  = ( \modified_datapath|myshifter|Mux1~0_combout  & ( (!instr_reg_dec[11] & (\modified_datapath|A_out [14] & ((!instr_reg_dec[4]) # (\modified_datapath|B_out [15])))) # (instr_reg_dec[11] & 
// (!\modified_datapath|B_out [15] & ((instr_reg_dec[4])))) ) ) # ( !\modified_datapath|myshifter|Mux1~0_combout  & ( (!\modified_datapath|B_out [15] & (((instr_reg_dec[11])))) # (\modified_datapath|B_out [15] & ((!instr_reg_dec[4] & ((instr_reg_dec[11]))) # 
// (instr_reg_dec[4] & (\modified_datapath|A_out [14] & !instr_reg_dec[11])))) ) )

	.dataa(!\modified_datapath|B_out [15]),
	.datab(!\modified_datapath|A_out [14]),
	.datac(!instr_reg_dec[4]),
	.datad(!instr_reg_dec[11]),
	.datae(gnd),
	.dataf(!\modified_datapath|myshifter|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myALU|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myALU|Mux1~0 .extended_lut = "off";
defparam \modified_datapath|myALU|Mux1~0 .lut_mask = 64'h01FA01FA310A310A;
defparam \modified_datapath|myALU|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N1
dffeas \modified_datapath|datapath_result[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|datapath_result[14]~feeder_combout ),
	.asdata(\modified_datapath|myALU|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(instr_reg_dec[12]),
	.ena(\controller_fsm|WideOr10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|datapath_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|datapath_result[14] .is_wysiwyg = "true";
defparam \modified_datapath|datapath_result[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N36
cyclonev_lcell_comb \modified_datapath|Mux1~0 (
// Equation(s):
// \modified_datapath|Mux1~0_combout  = ( \modified_datapath|datapath_result [14] & ( (((\controller_fsm|states.MVN3~q ) # (\controller_fsm|states.AND4~q )) # (\controller_fsm|states.MOVreg3~q )) # (\controller_fsm|states.ADD4~q ) ) )

	.dataa(!\controller_fsm|states.ADD4~q ),
	.datab(!\controller_fsm|states.MOVreg3~q ),
	.datac(!\controller_fsm|states.AND4~q ),
	.datad(!\controller_fsm|states.MVN3~q ),
	.datae(gnd),
	.dataf(!\modified_datapath|datapath_result [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|Mux1~0 .extended_lut = "off";
defparam \modified_datapath|Mux1~0 .lut_mask = 64'h000000007FFF7FFF;
defparam \modified_datapath|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N38
dffeas \modified_datapath|myregfile|m~126 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~126 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~126 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N36
cyclonev_lcell_comb \modified_datapath|myregfile|m~94feeder (
// Equation(s):
// \modified_datapath|myregfile|m~94feeder_combout  = ( \modified_datapath|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~94feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~94feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~94feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~94feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N37
dffeas \modified_datapath|myregfile|m~94 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~94feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~94 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~94 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N45
cyclonev_lcell_comb \modified_datapath|myregfile|m~110feeder (
// Equation(s):
// \modified_datapath|myregfile|m~110feeder_combout  = ( \modified_datapath|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~110feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~110feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~110feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~110feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y2_N46
dffeas \modified_datapath|myregfile|m~110 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~110feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~110 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~110 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y2_N35
dffeas \modified_datapath|myregfile|m~30 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~30 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y2_N56
dffeas \modified_datapath|myregfile|m~62 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~62 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~62 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N27
cyclonev_lcell_comb \modified_datapath|myregfile|m~46feeder (
// Equation(s):
// \modified_datapath|myregfile|m~46feeder_combout  = ( \modified_datapath|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~46feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~46feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~46feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~46feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y2_N29
dffeas \modified_datapath|myregfile|m~46 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~46feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~46 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~46 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N7
dffeas \modified_datapath|myregfile|m~14 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~14 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~14 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N6
cyclonev_lcell_comb \modified_datapath|myregfile|m~248 (
// Equation(s):
// \modified_datapath|myregfile|m~248_combout  = ( !\instruction_decoder|Mux4~0_combout  & ( ((!\instruction_decoder|Mux5~0_combout  & (((\modified_datapath|myregfile|m~14_q  & !\instruction_decoder|Mux3~0_combout )))) # (\instruction_decoder|Mux5~0_combout  
// & (((\instruction_decoder|Mux3~0_combout )) # (\modified_datapath|myregfile|m~30_q )))) ) ) # ( \instruction_decoder|Mux4~0_combout  & ( ((!\instruction_decoder|Mux5~0_combout  & (((\modified_datapath|myregfile|m~46_q  & 
// !\instruction_decoder|Mux3~0_combout )))) # (\instruction_decoder|Mux5~0_combout  & (((\instruction_decoder|Mux3~0_combout )) # (\modified_datapath|myregfile|m~62_q )))) ) )

	.dataa(!\modified_datapath|myregfile|m~30_q ),
	.datab(!\modified_datapath|myregfile|m~62_q ),
	.datac(!\modified_datapath|myregfile|m~46_q ),
	.datad(!\instruction_decoder|Mux5~0_combout ),
	.datae(!\instruction_decoder|Mux4~0_combout ),
	.dataf(!\instruction_decoder|Mux3~0_combout ),
	.datag(!\modified_datapath|myregfile|m~14_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~248 .extended_lut = "on";
defparam \modified_datapath|myregfile|m~248 .lut_mask = 64'h0F550F3300FF00FF;
defparam \modified_datapath|myregfile|m~248 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N12
cyclonev_lcell_comb \modified_datapath|myregfile|m~78feeder (
// Equation(s):
// \modified_datapath|myregfile|m~78feeder_combout  = ( \modified_datapath|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~78feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~78feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~78feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~78feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y2_N13
dffeas \modified_datapath|myregfile|m~78 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~78feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~78 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~78 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N51
cyclonev_lcell_comb \modified_datapath|myregfile|m~184 (
// Equation(s):
// \modified_datapath|myregfile|m~184_combout  = ( !\instruction_decoder|Mux4~0_combout  & ( ((!\instruction_decoder|Mux3~0_combout  & (((\modified_datapath|myregfile|m~248_combout )))) # (\instruction_decoder|Mux3~0_combout  & 
// ((!\modified_datapath|myregfile|m~248_combout  & ((\modified_datapath|myregfile|m~78_q ))) # (\modified_datapath|myregfile|m~248_combout  & (\modified_datapath|myregfile|m~94_q ))))) ) ) # ( \instruction_decoder|Mux4~0_combout  & ( 
// ((!\instruction_decoder|Mux3~0_combout  & (((\modified_datapath|myregfile|m~248_combout )))) # (\instruction_decoder|Mux3~0_combout  & ((!\modified_datapath|myregfile|m~248_combout  & ((\modified_datapath|myregfile|m~110_q ))) # 
// (\modified_datapath|myregfile|m~248_combout  & (\modified_datapath|myregfile|m~126_q ))))) ) )

	.dataa(!\modified_datapath|myregfile|m~126_q ),
	.datab(!\modified_datapath|myregfile|m~94_q ),
	.datac(!\modified_datapath|myregfile|m~110_q ),
	.datad(!\instruction_decoder|Mux3~0_combout ),
	.datae(!\instruction_decoder|Mux4~0_combout ),
	.dataf(!\modified_datapath|myregfile|m~248_combout ),
	.datag(!\modified_datapath|myregfile|m~78_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~184 .extended_lut = "on";
defparam \modified_datapath|myregfile|m~184 .lut_mask = 64'h000F000FFF33FF55;
defparam \modified_datapath|myregfile|m~184 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N47
dffeas \modified_datapath|B_out[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|myregfile|m~184_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_fsm|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|B_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|B_out[14] .is_wysiwyg = "true";
defparam \modified_datapath|B_out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N33
cyclonev_lcell_comb \modified_datapath|datapath_result[13]~feeder (
// Equation(s):
// \modified_datapath|datapath_result[13]~feeder_combout  = ( \modified_datapath|myALU|Add0~53_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|myALU|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|datapath_result[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|datapath_result[13]~feeder .extended_lut = "off";
defparam \modified_datapath|datapath_result[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|datapath_result[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N24
cyclonev_lcell_comb \modified_datapath|myshifter|Mux2~0 (
// Equation(s):
// \modified_datapath|myshifter|Mux2~0_combout  = ( \modified_datapath|B_out [14] & ( ((!instr_reg_dec[3] & (\modified_datapath|B_out[13]~DUPLICATE_q )) # (instr_reg_dec[3] & ((\modified_datapath|B_out [12])))) # (instr_reg_dec[4]) ) ) # ( 
// !\modified_datapath|B_out [14] & ( (!instr_reg_dec[4] & ((!instr_reg_dec[3] & (\modified_datapath|B_out[13]~DUPLICATE_q )) # (instr_reg_dec[3] & ((\modified_datapath|B_out [12]))))) ) )

	.dataa(!\modified_datapath|B_out[13]~DUPLICATE_q ),
	.datab(!instr_reg_dec[3]),
	.datac(!\modified_datapath|B_out [12]),
	.datad(!instr_reg_dec[4]),
	.datae(gnd),
	.dataf(!\modified_datapath|B_out [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myshifter|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myshifter|Mux2~0 .extended_lut = "off";
defparam \modified_datapath|myshifter|Mux2~0 .lut_mask = 64'h4700470047FF47FF;
defparam \modified_datapath|myshifter|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N57
cyclonev_lcell_comb \modified_datapath|myALU|Mux2~0 (
// Equation(s):
// \modified_datapath|myALU|Mux2~0_combout  = ( \modified_datapath|A_out [13] & ( !\modified_datapath|myshifter|Mux2~0_combout  $ (!instr_reg_dec[11]) ) ) # ( !\modified_datapath|A_out [13] & ( (!\modified_datapath|myshifter|Mux2~0_combout  & 
// instr_reg_dec[11]) ) )

	.dataa(!\modified_datapath|myshifter|Mux2~0_combout ),
	.datab(gnd),
	.datac(!instr_reg_dec[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|A_out [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myALU|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myALU|Mux2~0 .extended_lut = "off";
defparam \modified_datapath|myALU|Mux2~0 .lut_mask = 64'h0A0A0A0A5A5A5A5A;
defparam \modified_datapath|myALU|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N35
dffeas \modified_datapath|datapath_result[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|datapath_result[13]~feeder_combout ),
	.asdata(\modified_datapath|myALU|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(instr_reg_dec[12]),
	.ena(\controller_fsm|WideOr10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|datapath_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|datapath_result[13] .is_wysiwyg = "true";
defparam \modified_datapath|datapath_result[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N33
cyclonev_lcell_comb \modified_datapath|Mux2~0 (
// Equation(s):
// \modified_datapath|Mux2~0_combout  = ( \controller_fsm|states.AND4~q  & ( \controller_fsm|states.ADD4~q  & ( \modified_datapath|datapath_result [13] ) ) ) # ( !\controller_fsm|states.AND4~q  & ( \controller_fsm|states.ADD4~q  & ( 
// \modified_datapath|datapath_result [13] ) ) ) # ( \controller_fsm|states.AND4~q  & ( !\controller_fsm|states.ADD4~q  & ( \modified_datapath|datapath_result [13] ) ) ) # ( !\controller_fsm|states.AND4~q  & ( !\controller_fsm|states.ADD4~q  & ( 
// (\modified_datapath|datapath_result [13] & ((\controller_fsm|states.MVN3~q ) # (\controller_fsm|states.MOVreg3~q ))) ) ) )

	.dataa(gnd),
	.datab(!\modified_datapath|datapath_result [13]),
	.datac(!\controller_fsm|states.MOVreg3~q ),
	.datad(!\controller_fsm|states.MVN3~q ),
	.datae(!\controller_fsm|states.AND4~q ),
	.dataf(!\controller_fsm|states.ADD4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|Mux2~0 .extended_lut = "off";
defparam \modified_datapath|Mux2~0 .lut_mask = 64'h0333333333333333;
defparam \modified_datapath|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N30
cyclonev_lcell_comb \modified_datapath|myregfile|m~93feeder (
// Equation(s):
// \modified_datapath|myregfile|m~93feeder_combout  = ( \modified_datapath|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~93feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~93feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~93feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~93feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N31
dffeas \modified_datapath|myregfile|m~93 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~93feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~93 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~93 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N45
cyclonev_lcell_comb \modified_datapath|myregfile|m~125feeder (
// Equation(s):
// \modified_datapath|myregfile|m~125feeder_combout  = ( \modified_datapath|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~125feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~125feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~125feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~125feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N46
dffeas \modified_datapath|myregfile|m~125 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~125feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~125 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~125 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y2_N19
dffeas \modified_datapath|myregfile|m~109 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~109 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~109 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y2_N20
dffeas \modified_datapath|myregfile|m~61 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~61 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~61 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N30
cyclonev_lcell_comb \modified_datapath|myregfile|m~29feeder (
// Equation(s):
// \modified_datapath|myregfile|m~29feeder_combout  = ( \modified_datapath|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~29feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~29feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~29feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~29feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N32
dffeas \modified_datapath|myregfile|m~29 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~29feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~29 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N4
dffeas \modified_datapath|myregfile|m~45 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~45 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N53
dffeas \modified_datapath|myregfile|m~13 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~13 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~13 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N18
cyclonev_lcell_comb \modified_datapath|myregfile|m~244 (
// Equation(s):
// \modified_datapath|myregfile|m~244_combout  = ( !\instruction_decoder|Mux4~0_combout  & ( ((!\instruction_decoder|Mux5~0_combout  & (((\modified_datapath|myregfile|m~13_q  & !\instruction_decoder|Mux3~0_combout )))) # (\instruction_decoder|Mux5~0_combout  
// & (((\instruction_decoder|Mux3~0_combout )) # (\modified_datapath|myregfile|m~29_q )))) ) ) # ( \instruction_decoder|Mux4~0_combout  & ( ((!\instruction_decoder|Mux5~0_combout  & (((\modified_datapath|myregfile|m~45_q  & 
// !\instruction_decoder|Mux3~0_combout )))) # (\instruction_decoder|Mux5~0_combout  & (((\instruction_decoder|Mux3~0_combout )) # (\modified_datapath|myregfile|m~61_q )))) ) )

	.dataa(!\modified_datapath|myregfile|m~61_q ),
	.datab(!\modified_datapath|myregfile|m~29_q ),
	.datac(!\modified_datapath|myregfile|m~45_q ),
	.datad(!\instruction_decoder|Mux5~0_combout ),
	.datae(!\instruction_decoder|Mux4~0_combout ),
	.dataf(!\instruction_decoder|Mux3~0_combout ),
	.datag(!\modified_datapath|myregfile|m~13_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~244 .extended_lut = "on";
defparam \modified_datapath|myregfile|m~244 .lut_mask = 64'h0F330F5500FF00FF;
defparam \modified_datapath|myregfile|m~244 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y2_N1
dffeas \modified_datapath|myregfile|m~77 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~77 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~77 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N24
cyclonev_lcell_comb \modified_datapath|myregfile|m~180 (
// Equation(s):
// \modified_datapath|myregfile|m~180_combout  = ( !\instruction_decoder|Mux4~0_combout  & ( ((!\instruction_decoder|Mux3~0_combout  & (((\modified_datapath|myregfile|m~244_combout )))) # (\instruction_decoder|Mux3~0_combout  & 
// ((!\modified_datapath|myregfile|m~244_combout  & ((\modified_datapath|myregfile|m~77_q ))) # (\modified_datapath|myregfile|m~244_combout  & (\modified_datapath|myregfile|m~93_q ))))) ) ) # ( \instruction_decoder|Mux4~0_combout  & ( 
// ((!\instruction_decoder|Mux3~0_combout  & (((\modified_datapath|myregfile|m~244_combout )))) # (\instruction_decoder|Mux3~0_combout  & ((!\modified_datapath|myregfile|m~244_combout  & ((\modified_datapath|myregfile|m~109_q ))) # 
// (\modified_datapath|myregfile|m~244_combout  & (\modified_datapath|myregfile|m~125_q ))))) ) )

	.dataa(!\modified_datapath|myregfile|m~93_q ),
	.datab(!\modified_datapath|myregfile|m~125_q ),
	.datac(!\modified_datapath|myregfile|m~109_q ),
	.datad(!\instruction_decoder|Mux3~0_combout ),
	.datae(!\instruction_decoder|Mux4~0_combout ),
	.dataf(!\modified_datapath|myregfile|m~244_combout ),
	.datag(!\modified_datapath|myregfile|m~77_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~180 .extended_lut = "on";
defparam \modified_datapath|myregfile|m~180 .lut_mask = 64'h000F000FFF55FF33;
defparam \modified_datapath|myregfile|m~180 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N34
dffeas \modified_datapath|B_out[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|myregfile|m~180_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_fsm|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|B_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|B_out[13] .is_wysiwyg = "true";
defparam \modified_datapath|B_out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N21
cyclonev_lcell_comb \modified_datapath|datapath_result[12]~feeder (
// Equation(s):
// \modified_datapath|datapath_result[12]~feeder_combout  = ( \modified_datapath|myALU|Add0~49_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|myALU|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|datapath_result[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|datapath_result[12]~feeder .extended_lut = "off";
defparam \modified_datapath|datapath_result[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|datapath_result[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N51
cyclonev_lcell_comb \modified_datapath|myshifter|Mux3~0 (
// Equation(s):
// \modified_datapath|myshifter|Mux3~0_combout  = ( \modified_datapath|B_out[13]~DUPLICATE_q  & ( ((!instr_reg_dec[3] & (\modified_datapath|B_out [12])) # (instr_reg_dec[3] & ((\modified_datapath|B_out [11])))) # (instr_reg_dec[4]) ) ) # ( 
// !\modified_datapath|B_out[13]~DUPLICATE_q  & ( (!instr_reg_dec[4] & ((!instr_reg_dec[3] & (\modified_datapath|B_out [12])) # (instr_reg_dec[3] & ((\modified_datapath|B_out [11]))))) ) )

	.dataa(!\modified_datapath|B_out [12]),
	.datab(!instr_reg_dec[3]),
	.datac(!\modified_datapath|B_out [11]),
	.datad(!instr_reg_dec[4]),
	.datae(gnd),
	.dataf(!\modified_datapath|B_out[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myshifter|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myshifter|Mux3~0 .extended_lut = "off";
defparam \modified_datapath|myshifter|Mux3~0 .lut_mask = 64'h4700470047FF47FF;
defparam \modified_datapath|myshifter|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N39
cyclonev_lcell_comb \modified_datapath|myALU|Mux3~0 (
// Equation(s):
// \modified_datapath|myALU|Mux3~0_combout  = ( \modified_datapath|A_out [12] & ( !\modified_datapath|myshifter|Mux3~0_combout  $ (!instr_reg_dec[11]) ) ) # ( !\modified_datapath|A_out [12] & ( (!\modified_datapath|myshifter|Mux3~0_combout  & 
// instr_reg_dec[11]) ) )

	.dataa(!\modified_datapath|myshifter|Mux3~0_combout ),
	.datab(gnd),
	.datac(!instr_reg_dec[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|A_out [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myALU|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myALU|Mux3~0 .extended_lut = "off";
defparam \modified_datapath|myALU|Mux3~0 .lut_mask = 64'h0A0A0A0A5A5A5A5A;
defparam \modified_datapath|myALU|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N22
dffeas \modified_datapath|datapath_result[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|datapath_result[12]~feeder_combout ),
	.asdata(\modified_datapath|myALU|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(instr_reg_dec[12]),
	.ena(\controller_fsm|WideOr10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|datapath_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|datapath_result[12] .is_wysiwyg = "true";
defparam \modified_datapath|datapath_result[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N6
cyclonev_lcell_comb \modified_datapath|Mux3~0 (
// Equation(s):
// \modified_datapath|Mux3~0_combout  = ( \modified_datapath|datapath_result [12] & ( (((\controller_fsm|states.MOVreg3~q ) # (\controller_fsm|states.MVN3~q )) # (\controller_fsm|states.AND4~q )) # (\controller_fsm|states.ADD4~q ) ) )

	.dataa(!\controller_fsm|states.ADD4~q ),
	.datab(!\controller_fsm|states.AND4~q ),
	.datac(!\controller_fsm|states.MVN3~q ),
	.datad(!\controller_fsm|states.MOVreg3~q ),
	.datae(gnd),
	.dataf(!\modified_datapath|datapath_result [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|Mux3~0 .extended_lut = "off";
defparam \modified_datapath|Mux3~0 .lut_mask = 64'h000000007FFF7FFF;
defparam \modified_datapath|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N51
cyclonev_lcell_comb \modified_datapath|myregfile|m~92feeder (
// Equation(s):
// \modified_datapath|myregfile|m~92feeder_combout  = ( \modified_datapath|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~92feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~92feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~92feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~92feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y1_N52
dffeas \modified_datapath|myregfile|m~92 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~92feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~92 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~92 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N45
cyclonev_lcell_comb \modified_datapath|myregfile|m~28feeder (
// Equation(s):
// \modified_datapath|myregfile|m~28feeder_combout  = ( \modified_datapath|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~28feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~28feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~28feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~28feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N47
dffeas \modified_datapath|myregfile|m~28 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~28feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~28 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N31
dffeas \modified_datapath|myregfile|m~60 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~60 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y2_N31
dffeas \modified_datapath|myregfile|m~44 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~44 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y2_N43
dffeas \modified_datapath|myregfile|m~12 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~12 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~12 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N30
cyclonev_lcell_comb \modified_datapath|myregfile|m~240 (
// Equation(s):
// \modified_datapath|myregfile|m~240_combout  = ( !\instruction_decoder|Mux4~0_combout  & ( ((!\instruction_decoder|Mux3~0_combout  & ((!\instruction_decoder|Mux5~0_combout  & ((\modified_datapath|myregfile|m~12_q ))) # (\instruction_decoder|Mux5~0_combout  
// & (\modified_datapath|myregfile|m~28_q )))) # (\instruction_decoder|Mux3~0_combout  & (((\instruction_decoder|Mux5~0_combout ))))) ) ) # ( \instruction_decoder|Mux4~0_combout  & ( ((!\instruction_decoder|Mux3~0_combout  & 
// ((!\instruction_decoder|Mux5~0_combout  & ((\modified_datapath|myregfile|m~44_q ))) # (\instruction_decoder|Mux5~0_combout  & (\modified_datapath|myregfile|m~60_q )))) # (\instruction_decoder|Mux3~0_combout  & (((\instruction_decoder|Mux5~0_combout ))))) 
// ) )

	.dataa(!\modified_datapath|myregfile|m~28_q ),
	.datab(!\modified_datapath|myregfile|m~60_q ),
	.datac(!\modified_datapath|myregfile|m~44_q ),
	.datad(!\instruction_decoder|Mux3~0_combout ),
	.datae(!\instruction_decoder|Mux4~0_combout ),
	.dataf(!\instruction_decoder|Mux5~0_combout ),
	.datag(!\modified_datapath|myregfile|m~12_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~240 .extended_lut = "on";
defparam \modified_datapath|myregfile|m~240 .lut_mask = 64'h0F000F0055FF33FF;
defparam \modified_datapath|myregfile|m~240 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y2_N34
dffeas \modified_datapath|myregfile|m~108 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~108 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~108 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N42
cyclonev_lcell_comb \modified_datapath|myregfile|m~124feeder (
// Equation(s):
// \modified_datapath|myregfile|m~124feeder_combout  = ( \modified_datapath|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~124feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~124feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~124feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~124feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N44
dffeas \modified_datapath|myregfile|m~124 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~124feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~124 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~124 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y2_N40
dffeas \modified_datapath|myregfile|m~76 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~76 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~76 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N57
cyclonev_lcell_comb \modified_datapath|myregfile|m~176 (
// Equation(s):
// \modified_datapath|myregfile|m~176_combout  = ( !\instruction_decoder|Mux4~0_combout  & ( (!\modified_datapath|myregfile|m~240_combout  & (((\modified_datapath|myregfile|m~76_q  & (\instruction_decoder|Mux3~0_combout ))))) # 
// (\modified_datapath|myregfile|m~240_combout  & ((((!\instruction_decoder|Mux3~0_combout ))) # (\modified_datapath|myregfile|m~92_q ))) ) ) # ( \instruction_decoder|Mux4~0_combout  & ( ((!\modified_datapath|myregfile|m~240_combout  & 
// (\modified_datapath|myregfile|m~108_q  & (\instruction_decoder|Mux3~0_combout ))) # (\modified_datapath|myregfile|m~240_combout  & (((!\instruction_decoder|Mux3~0_combout ) # (\modified_datapath|myregfile|m~124_q ))))) ) )

	.dataa(!\modified_datapath|myregfile|m~92_q ),
	.datab(!\modified_datapath|myregfile|m~240_combout ),
	.datac(!\modified_datapath|myregfile|m~108_q ),
	.datad(!\instruction_decoder|Mux3~0_combout ),
	.datae(!\instruction_decoder|Mux4~0_combout ),
	.dataf(!\modified_datapath|myregfile|m~124_q ),
	.datag(!\modified_datapath|myregfile|m~76_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~176 .extended_lut = "on";
defparam \modified_datapath|myregfile|m~176 .lut_mask = 64'h331D330C331D333F;
defparam \modified_datapath|myregfile|m~176 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N47
dffeas \modified_datapath|B_out[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|myregfile|m~176_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_fsm|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|B_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|B_out[12] .is_wysiwyg = "true";
defparam \modified_datapath|B_out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N39
cyclonev_lcell_comb \modified_datapath|datapath_result[11]~feeder (
// Equation(s):
// \modified_datapath|datapath_result[11]~feeder_combout  = \modified_datapath|myALU|Add0~45_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\modified_datapath|myALU|Add0~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|datapath_result[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|datapath_result[11]~feeder .extended_lut = "off";
defparam \modified_datapath|datapath_result[11]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \modified_datapath|datapath_result[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N9
cyclonev_lcell_comb \modified_datapath|myshifter|Mux4~0 (
// Equation(s):
// \modified_datapath|myshifter|Mux4~0_combout  = ( instr_reg_dec[3] & ( (!instr_reg_dec[4] & (\modified_datapath|B_out [10])) # (instr_reg_dec[4] & ((\modified_datapath|B_out [12]))) ) ) # ( !instr_reg_dec[3] & ( (!instr_reg_dec[4] & 
// (\modified_datapath|B_out [11])) # (instr_reg_dec[4] & ((\modified_datapath|B_out [12]))) ) )

	.dataa(!\modified_datapath|B_out [11]),
	.datab(!instr_reg_dec[4]),
	.datac(!\modified_datapath|B_out [10]),
	.datad(!\modified_datapath|B_out [12]),
	.datae(gnd),
	.dataf(!instr_reg_dec[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myshifter|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myshifter|Mux4~0 .extended_lut = "off";
defparam \modified_datapath|myshifter|Mux4~0 .lut_mask = 64'h447744770C3F0C3F;
defparam \modified_datapath|myshifter|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N39
cyclonev_lcell_comb \modified_datapath|myALU|Mux4~0 (
// Equation(s):
// \modified_datapath|myALU|Mux4~0_combout  = ( \modified_datapath|A_out [11] & ( !instr_reg_dec[11] $ (!\modified_datapath|myshifter|Mux4~0_combout ) ) ) # ( !\modified_datapath|A_out [11] & ( (instr_reg_dec[11] & 
// !\modified_datapath|myshifter|Mux4~0_combout ) ) )

	.dataa(!instr_reg_dec[11]),
	.datab(gnd),
	.datac(!\modified_datapath|myshifter|Mux4~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|A_out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myALU|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myALU|Mux4~0 .extended_lut = "off";
defparam \modified_datapath|myALU|Mux4~0 .lut_mask = 64'h505050505A5A5A5A;
defparam \modified_datapath|myALU|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N40
dffeas \modified_datapath|datapath_result[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|datapath_result[11]~feeder_combout ),
	.asdata(\modified_datapath|myALU|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(instr_reg_dec[12]),
	.ena(\controller_fsm|WideOr10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|datapath_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|datapath_result[11] .is_wysiwyg = "true";
defparam \modified_datapath|datapath_result[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N39
cyclonev_lcell_comb \modified_datapath|Mux4~0 (
// Equation(s):
// \modified_datapath|Mux4~0_combout  = ( \controller_fsm|states.MVN3~q  & ( \modified_datapath|datapath_result [11] ) ) # ( !\controller_fsm|states.MVN3~q  & ( (\modified_datapath|datapath_result [11] & (((\controller_fsm|states.AND4~q ) # 
// (\controller_fsm|states.MOVreg3~q )) # (\controller_fsm|states.ADD4~q ))) ) )

	.dataa(!\controller_fsm|states.ADD4~q ),
	.datab(!\controller_fsm|states.MOVreg3~q ),
	.datac(!\controller_fsm|states.AND4~q ),
	.datad(!\modified_datapath|datapath_result [11]),
	.datae(gnd),
	.dataf(!\controller_fsm|states.MVN3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|Mux4~0 .extended_lut = "off";
defparam \modified_datapath|Mux4~0 .lut_mask = 64'h007F007F00FF00FF;
defparam \modified_datapath|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N34
dffeas \modified_datapath|myregfile|m~91 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~91 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~91 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N30
cyclonev_lcell_comb \modified_datapath|myregfile|m~107feeder (
// Equation(s):
// \modified_datapath|myregfile|m~107feeder_combout  = ( \modified_datapath|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~107feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~107feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~107feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~107feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y2_N32
dffeas \modified_datapath|myregfile|m~107 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~107feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~107 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~107 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N59
dffeas \modified_datapath|myregfile|m~123 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~123 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y2_N40
dffeas \modified_datapath|myregfile|m~27 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~27 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y2_N49
dffeas \modified_datapath|myregfile|m~59 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~59 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y2_N55
dffeas \modified_datapath|myregfile|m~43 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~43 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N19
dffeas \modified_datapath|myregfile|m~11 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~11 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~11 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N48
cyclonev_lcell_comb \modified_datapath|myregfile|m~236 (
// Equation(s):
// \modified_datapath|myregfile|m~236_combout  = ( !\instruction_decoder|Mux4~0_combout  & ( ((!\instruction_decoder|Mux5~0_combout  & (((\modified_datapath|myregfile|m~11_q  & !\instruction_decoder|Mux3~0_combout )))) # (\instruction_decoder|Mux5~0_combout  
// & (((\instruction_decoder|Mux3~0_combout )) # (\modified_datapath|myregfile|m~27_q )))) ) ) # ( \instruction_decoder|Mux4~0_combout  & ( ((!\instruction_decoder|Mux5~0_combout  & (((\modified_datapath|myregfile|m~43_q  & 
// !\instruction_decoder|Mux3~0_combout )))) # (\instruction_decoder|Mux5~0_combout  & (((\instruction_decoder|Mux3~0_combout )) # (\modified_datapath|myregfile|m~59_q )))) ) )

	.dataa(!\modified_datapath|myregfile|m~27_q ),
	.datab(!\modified_datapath|myregfile|m~59_q ),
	.datac(!\modified_datapath|myregfile|m~43_q ),
	.datad(!\instruction_decoder|Mux5~0_combout ),
	.datae(!\instruction_decoder|Mux4~0_combout ),
	.dataf(!\instruction_decoder|Mux3~0_combout ),
	.datag(!\modified_datapath|myregfile|m~11_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~236 .extended_lut = "on";
defparam \modified_datapath|myregfile|m~236 .lut_mask = 64'h0F550F3300FF00FF;
defparam \modified_datapath|myregfile|m~236 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N27
cyclonev_lcell_comb \modified_datapath|myregfile|m~75feeder (
// Equation(s):
// \modified_datapath|myregfile|m~75feeder_combout  = ( \modified_datapath|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~75feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~75feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~75feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~75feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y2_N29
dffeas \modified_datapath|myregfile|m~75 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~75feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~75 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~75 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N54
cyclonev_lcell_comb \modified_datapath|myregfile|m~172 (
// Equation(s):
// \modified_datapath|myregfile|m~172_combout  = ( !\instruction_decoder|Mux4~0_combout  & ( (!\instruction_decoder|Mux3~0_combout  & ((((\modified_datapath|myregfile|m~236_combout ))))) # (\instruction_decoder|Mux3~0_combout  & 
// (((!\modified_datapath|myregfile|m~236_combout  & ((\modified_datapath|myregfile|m~75_q ))) # (\modified_datapath|myregfile|m~236_combout  & (\modified_datapath|myregfile|m~91_q ))))) ) ) # ( \instruction_decoder|Mux4~0_combout  & ( 
// (!\instruction_decoder|Mux3~0_combout  & ((((\modified_datapath|myregfile|m~236_combout ))))) # (\instruction_decoder|Mux3~0_combout  & (((!\modified_datapath|myregfile|m~236_combout  & (\modified_datapath|myregfile|m~107_q )) # 
// (\modified_datapath|myregfile|m~236_combout  & ((\modified_datapath|myregfile|m~123_q )))))) ) )

	.dataa(!\instruction_decoder|Mux3~0_combout ),
	.datab(!\modified_datapath|myregfile|m~91_q ),
	.datac(!\modified_datapath|myregfile|m~107_q ),
	.datad(!\modified_datapath|myregfile|m~123_q ),
	.datae(!\instruction_decoder|Mux4~0_combout ),
	.dataf(!\modified_datapath|myregfile|m~236_combout ),
	.datag(!\modified_datapath|myregfile|m~75_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~172 .extended_lut = "on";
defparam \modified_datapath|myregfile|m~172 .lut_mask = 64'h05050505BBBBAAFF;
defparam \modified_datapath|myregfile|m~172 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N41
dffeas \modified_datapath|B_out[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|myregfile|m~172_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_fsm|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|B_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|B_out[11] .is_wysiwyg = "true";
defparam \modified_datapath|B_out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N24
cyclonev_lcell_comb \modified_datapath|datapath_result[10]~feeder (
// Equation(s):
// \modified_datapath|datapath_result[10]~feeder_combout  = ( \modified_datapath|myALU|Add0~41_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|myALU|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|datapath_result[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|datapath_result[10]~feeder .extended_lut = "off";
defparam \modified_datapath|datapath_result[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|datapath_result[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N6
cyclonev_lcell_comb \modified_datapath|myshifter|Mux5~0 (
// Equation(s):
// \modified_datapath|myshifter|Mux5~0_combout  = ( \modified_datapath|B_out[9]~DUPLICATE_q  & ( (!instr_reg_dec[4] & (((\modified_datapath|B_out [10]) # (instr_reg_dec[3])))) # (instr_reg_dec[4] & (\modified_datapath|B_out [11])) ) ) # ( 
// !\modified_datapath|B_out[9]~DUPLICATE_q  & ( (!instr_reg_dec[4] & (((!instr_reg_dec[3] & \modified_datapath|B_out [10])))) # (instr_reg_dec[4] & (\modified_datapath|B_out [11])) ) )

	.dataa(!\modified_datapath|B_out [11]),
	.datab(!instr_reg_dec[4]),
	.datac(!instr_reg_dec[3]),
	.datad(!\modified_datapath|B_out [10]),
	.datae(gnd),
	.dataf(!\modified_datapath|B_out[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myshifter|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myshifter|Mux5~0 .extended_lut = "off";
defparam \modified_datapath|myshifter|Mux5~0 .lut_mask = 64'h11D111D11DDD1DDD;
defparam \modified_datapath|myshifter|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N36
cyclonev_lcell_comb \modified_datapath|myALU|Mux5~0 (
// Equation(s):
// \modified_datapath|myALU|Mux5~0_combout  = ( \modified_datapath|myshifter|Mux5~0_combout  & ( (!instr_reg_dec[11] & \modified_datapath|A_out [10]) ) ) # ( !\modified_datapath|myshifter|Mux5~0_combout  & ( instr_reg_dec[11] ) )

	.dataa(!instr_reg_dec[11]),
	.datab(gnd),
	.datac(!\modified_datapath|A_out [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|myshifter|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myALU|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myALU|Mux5~0 .extended_lut = "off";
defparam \modified_datapath|myALU|Mux5~0 .lut_mask = 64'h555555550A0A0A0A;
defparam \modified_datapath|myALU|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N25
dffeas \modified_datapath|datapath_result[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|datapath_result[10]~feeder_combout ),
	.asdata(\modified_datapath|myALU|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(instr_reg_dec[12]),
	.ena(\controller_fsm|WideOr10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|datapath_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|datapath_result[10] .is_wysiwyg = "true";
defparam \modified_datapath|datapath_result[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N45
cyclonev_lcell_comb \modified_datapath|Mux5~0 (
// Equation(s):
// \modified_datapath|Mux5~0_combout  = ( \modified_datapath|datapath_result [10] & ( (((\controller_fsm|states.AND4~q ) # (\controller_fsm|states.MVN3~q )) # (\controller_fsm|states.MOVreg3~q )) # (\controller_fsm|states.ADD4~q ) ) )

	.dataa(!\controller_fsm|states.ADD4~q ),
	.datab(!\controller_fsm|states.MOVreg3~q ),
	.datac(!\controller_fsm|states.MVN3~q ),
	.datad(!\controller_fsm|states.AND4~q ),
	.datae(gnd),
	.dataf(!\modified_datapath|datapath_result [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|Mux5~0 .extended_lut = "off";
defparam \modified_datapath|Mux5~0 .lut_mask = 64'h000000007FFF7FFF;
defparam \modified_datapath|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N39
cyclonev_lcell_comb \modified_datapath|myregfile|m~122feeder (
// Equation(s):
// \modified_datapath|myregfile|m~122feeder_combout  = ( \modified_datapath|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~122feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~122feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~122feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~122feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N40
dffeas \modified_datapath|myregfile|m~122 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~122feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~122 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~122 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N57
cyclonev_lcell_comb \modified_datapath|myregfile|m~90feeder (
// Equation(s):
// \modified_datapath|myregfile|m~90feeder_combout  = ( \modified_datapath|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~90feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~90feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~90feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~90feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N58
dffeas \modified_datapath|myregfile|m~90 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~90feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~90 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~90 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N9
cyclonev_lcell_comb \modified_datapath|myregfile|m~106feeder (
// Equation(s):
// \modified_datapath|myregfile|m~106feeder_combout  = ( \modified_datapath|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~106feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~106feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~106feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~106feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N10
dffeas \modified_datapath|myregfile|m~106 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~106feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~106 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N43
dffeas \modified_datapath|myregfile|m~58 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~58 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~58 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N27
cyclonev_lcell_comb \modified_datapath|myregfile|m~26feeder (
// Equation(s):
// \modified_datapath|myregfile|m~26feeder_combout  = ( \modified_datapath|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~26feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~26feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~26feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~26feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N28
dffeas \modified_datapath|myregfile|m~26 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~26feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~26 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y2_N46
dffeas \modified_datapath|myregfile|m~42 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~42 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y2_N16
dffeas \modified_datapath|myregfile|m~10 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~10 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~10 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N42
cyclonev_lcell_comb \modified_datapath|myregfile|m~232 (
// Equation(s):
// \modified_datapath|myregfile|m~232_combout  = ( !\instruction_decoder|Mux4~0_combout  & ( ((!\instruction_decoder|Mux5~0_combout  & (((\modified_datapath|myregfile|m~10_q  & !\instruction_decoder|Mux3~0_combout )))) # (\instruction_decoder|Mux5~0_combout  
// & (((\instruction_decoder|Mux3~0_combout )) # (\modified_datapath|myregfile|m~26_q )))) ) ) # ( \instruction_decoder|Mux4~0_combout  & ( ((!\instruction_decoder|Mux5~0_combout  & (((\modified_datapath|myregfile|m~42_q  & 
// !\instruction_decoder|Mux3~0_combout )))) # (\instruction_decoder|Mux5~0_combout  & (((\instruction_decoder|Mux3~0_combout )) # (\modified_datapath|myregfile|m~58_q )))) ) )

	.dataa(!\modified_datapath|myregfile|m~58_q ),
	.datab(!\modified_datapath|myregfile|m~26_q ),
	.datac(!\modified_datapath|myregfile|m~42_q ),
	.datad(!\instruction_decoder|Mux5~0_combout ),
	.datae(!\instruction_decoder|Mux4~0_combout ),
	.dataf(!\instruction_decoder|Mux3~0_combout ),
	.datag(!\modified_datapath|myregfile|m~10_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~232 .extended_lut = "on";
defparam \modified_datapath|myregfile|m~232 .lut_mask = 64'h0F330F5500FF00FF;
defparam \modified_datapath|myregfile|m~232 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N22
dffeas \modified_datapath|myregfile|m~74 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~74 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~74 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N6
cyclonev_lcell_comb \modified_datapath|myregfile|m~168 (
// Equation(s):
// \modified_datapath|myregfile|m~168_combout  = ( !\instruction_decoder|Mux4~0_combout  & ( ((!\instruction_decoder|Mux3~0_combout  & (((\modified_datapath|myregfile|m~232_combout )))) # (\instruction_decoder|Mux3~0_combout  & 
// ((!\modified_datapath|myregfile|m~232_combout  & ((\modified_datapath|myregfile|m~74_q ))) # (\modified_datapath|myregfile|m~232_combout  & (\modified_datapath|myregfile|m~90_q ))))) ) ) # ( \instruction_decoder|Mux4~0_combout  & ( 
// ((!\instruction_decoder|Mux3~0_combout  & (((\modified_datapath|myregfile|m~232_combout )))) # (\instruction_decoder|Mux3~0_combout  & ((!\modified_datapath|myregfile|m~232_combout  & ((\modified_datapath|myregfile|m~106_q ))) # 
// (\modified_datapath|myregfile|m~232_combout  & (\modified_datapath|myregfile|m~122_q ))))) ) )

	.dataa(!\modified_datapath|myregfile|m~122_q ),
	.datab(!\modified_datapath|myregfile|m~90_q ),
	.datac(!\modified_datapath|myregfile|m~106_q ),
	.datad(!\instruction_decoder|Mux3~0_combout ),
	.datae(!\instruction_decoder|Mux4~0_combout ),
	.dataf(!\modified_datapath|myregfile|m~232_combout ),
	.datag(!\modified_datapath|myregfile|m~74_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~168 .extended_lut = "on";
defparam \modified_datapath|myregfile|m~168 .lut_mask = 64'h000F000FFF33FF55;
defparam \modified_datapath|myregfile|m~168 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N29
dffeas \modified_datapath|B_out[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|myregfile|m~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_fsm|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|B_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|B_out[10] .is_wysiwyg = "true";
defparam \modified_datapath|B_out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N51
cyclonev_lcell_comb \modified_datapath|datapath_result[9]~feeder (
// Equation(s):
// \modified_datapath|datapath_result[9]~feeder_combout  = ( \modified_datapath|myALU|Add0~37_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|myALU|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|datapath_result[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|datapath_result[9]~feeder .extended_lut = "off";
defparam \modified_datapath|datapath_result[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|datapath_result[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N2
dffeas \modified_datapath|A_out[9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|A_out[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_fsm|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|A_out[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|A_out[9]~DUPLICATE .is_wysiwyg = "true";
defparam \modified_datapath|A_out[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N9
cyclonev_lcell_comb \modified_datapath|myshifter|Mux6~0 (
// Equation(s):
// \modified_datapath|myshifter|Mux6~0_combout  = ( instr_reg_dec[4] & ( \modified_datapath|B_out[8]~DUPLICATE_q  & ( \modified_datapath|B_out [10] ) ) ) # ( !instr_reg_dec[4] & ( \modified_datapath|B_out[8]~DUPLICATE_q  & ( (instr_reg_dec[3]) # 
// (\modified_datapath|B_out[9]~DUPLICATE_q ) ) ) ) # ( instr_reg_dec[4] & ( !\modified_datapath|B_out[8]~DUPLICATE_q  & ( \modified_datapath|B_out [10] ) ) ) # ( !instr_reg_dec[4] & ( !\modified_datapath|B_out[8]~DUPLICATE_q  & ( 
// (\modified_datapath|B_out[9]~DUPLICATE_q  & !instr_reg_dec[3]) ) ) )

	.dataa(!\modified_datapath|B_out[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\modified_datapath|B_out [10]),
	.datad(!instr_reg_dec[3]),
	.datae(!instr_reg_dec[4]),
	.dataf(!\modified_datapath|B_out[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myshifter|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myshifter|Mux6~0 .extended_lut = "off";
defparam \modified_datapath|myshifter|Mux6~0 .lut_mask = 64'h55000F0F55FF0F0F;
defparam \modified_datapath|myshifter|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N27
cyclonev_lcell_comb \modified_datapath|myALU|Mux6~0 (
// Equation(s):
// \modified_datapath|myALU|Mux6~0_combout  = ( \modified_datapath|myshifter|Mux6~0_combout  & ( (!instr_reg_dec[11] & \modified_datapath|A_out[9]~DUPLICATE_q ) ) ) # ( !\modified_datapath|myshifter|Mux6~0_combout  & ( instr_reg_dec[11] ) )

	.dataa(gnd),
	.datab(!instr_reg_dec[11]),
	.datac(!\modified_datapath|A_out[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|myshifter|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myALU|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myALU|Mux6~0 .extended_lut = "off";
defparam \modified_datapath|myALU|Mux6~0 .lut_mask = 64'h333333330C0C0C0C;
defparam \modified_datapath|myALU|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N52
dffeas \modified_datapath|datapath_result[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|datapath_result[9]~feeder_combout ),
	.asdata(\modified_datapath|myALU|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(instr_reg_dec[12]),
	.ena(\controller_fsm|WideOr10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|datapath_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|datapath_result[9] .is_wysiwyg = "true";
defparam \modified_datapath|datapath_result[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N45
cyclonev_lcell_comb \modified_datapath|Mux6~0 (
// Equation(s):
// \modified_datapath|Mux6~0_combout  = ( \controller_fsm|states.ADD4~q  & ( \modified_datapath|datapath_result [9] ) ) # ( !\controller_fsm|states.ADD4~q  & ( (\modified_datapath|datapath_result [9] & (((\controller_fsm|states.MOVreg3~q ) # 
// (\controller_fsm|states.AND4~q )) # (\controller_fsm|states.MVN3~q ))) ) )

	.dataa(!\controller_fsm|states.MVN3~q ),
	.datab(!\controller_fsm|states.AND4~q ),
	.datac(!\controller_fsm|states.MOVreg3~q ),
	.datad(!\modified_datapath|datapath_result [9]),
	.datae(gnd),
	.dataf(!\controller_fsm|states.ADD4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|Mux6~0 .extended_lut = "off";
defparam \modified_datapath|Mux6~0 .lut_mask = 64'h007F007F00FF00FF;
defparam \modified_datapath|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N51
cyclonev_lcell_comb \modified_datapath|myregfile|m~121feeder (
// Equation(s):
// \modified_datapath|myregfile|m~121feeder_combout  = ( \modified_datapath|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~121feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~121feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~121feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~121feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N52
dffeas \modified_datapath|myregfile|m~121 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~121feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~121 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~121 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N42
cyclonev_lcell_comb \modified_datapath|myregfile|m~89feeder (
// Equation(s):
// \modified_datapath|myregfile|m~89feeder_combout  = ( \modified_datapath|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~89feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~89feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~89feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~89feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N44
dffeas \modified_datapath|myregfile|m~89 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~89feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~89 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~89 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y3_N28
dffeas \modified_datapath|myregfile|m~105 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~105 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y2_N38
dffeas \modified_datapath|myregfile|m~25 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~25 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N32
dffeas \modified_datapath|myregfile|m~57 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~57 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N26
dffeas \modified_datapath|myregfile|m~41 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~41 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~41 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N45
cyclonev_lcell_comb \modified_datapath|myregfile|m~9feeder (
// Equation(s):
// \modified_datapath|myregfile|m~9feeder_combout  = ( \modified_datapath|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~9feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~9feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~9feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~9feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N46
dffeas \modified_datapath|myregfile|m~9 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~9feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~9 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~9 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N30
cyclonev_lcell_comb \modified_datapath|myregfile|m~228 (
// Equation(s):
// \modified_datapath|myregfile|m~228_combout  = ( !\instruction_decoder|Mux4~0_combout  & ( ((!\instruction_decoder|Mux5~0_combout  & (((\modified_datapath|myregfile|m~9_q  & !\instruction_decoder|Mux3~0_combout )))) # (\instruction_decoder|Mux5~0_combout  
// & (((\instruction_decoder|Mux3~0_combout )) # (\modified_datapath|myregfile|m~25_q )))) ) ) # ( \instruction_decoder|Mux4~0_combout  & ( ((!\instruction_decoder|Mux5~0_combout  & (((\modified_datapath|myregfile|m~41_q  & 
// !\instruction_decoder|Mux3~0_combout )))) # (\instruction_decoder|Mux5~0_combout  & (((\instruction_decoder|Mux3~0_combout )) # (\modified_datapath|myregfile|m~57_q )))) ) )

	.dataa(!\modified_datapath|myregfile|m~25_q ),
	.datab(!\modified_datapath|myregfile|m~57_q ),
	.datac(!\modified_datapath|myregfile|m~41_q ),
	.datad(!\instruction_decoder|Mux5~0_combout ),
	.datae(!\instruction_decoder|Mux4~0_combout ),
	.dataf(!\instruction_decoder|Mux3~0_combout ),
	.datag(!\modified_datapath|myregfile|m~9_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~228 .extended_lut = "on";
defparam \modified_datapath|myregfile|m~228 .lut_mask = 64'h0F550F3300FF00FF;
defparam \modified_datapath|myregfile|m~228 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N43
dffeas \modified_datapath|myregfile|m~73 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~73 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~73 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N12
cyclonev_lcell_comb \modified_datapath|myregfile|m~164 (
// Equation(s):
// \modified_datapath|myregfile|m~164_combout  = ( !\instruction_decoder|Mux4~0_combout  & ( ((!\instruction_decoder|Mux3~0_combout  & (((\modified_datapath|myregfile|m~228_combout )))) # (\instruction_decoder|Mux3~0_combout  & 
// ((!\modified_datapath|myregfile|m~228_combout  & ((\modified_datapath|myregfile|m~73_q ))) # (\modified_datapath|myregfile|m~228_combout  & (\modified_datapath|myregfile|m~89_q ))))) ) ) # ( \instruction_decoder|Mux4~0_combout  & ( 
// ((!\instruction_decoder|Mux3~0_combout  & (((\modified_datapath|myregfile|m~228_combout )))) # (\instruction_decoder|Mux3~0_combout  & ((!\modified_datapath|myregfile|m~228_combout  & ((\modified_datapath|myregfile|m~105_q ))) # 
// (\modified_datapath|myregfile|m~228_combout  & (\modified_datapath|myregfile|m~121_q ))))) ) )

	.dataa(!\modified_datapath|myregfile|m~121_q ),
	.datab(!\modified_datapath|myregfile|m~89_q ),
	.datac(!\modified_datapath|myregfile|m~105_q ),
	.datad(!\instruction_decoder|Mux3~0_combout ),
	.datae(!\instruction_decoder|Mux4~0_combout ),
	.dataf(!\modified_datapath|myregfile|m~228_combout ),
	.datag(!\modified_datapath|myregfile|m~73_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~164 .extended_lut = "on";
defparam \modified_datapath|myregfile|m~164 .lut_mask = 64'h000F000FFF33FF55;
defparam \modified_datapath|myregfile|m~164 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N54
cyclonev_lcell_comb \modified_datapath|B_out[9]~feeder (
// Equation(s):
// \modified_datapath|B_out[9]~feeder_combout  = ( \modified_datapath|myregfile|m~164_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|myregfile|m~164_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|B_out[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|B_out[9]~feeder .extended_lut = "off";
defparam \modified_datapath|B_out[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|B_out[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N55
dffeas \modified_datapath|B_out[9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|B_out[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_fsm|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|B_out[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|B_out[9]~DUPLICATE .is_wysiwyg = "true";
defparam \modified_datapath|B_out[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N36
cyclonev_lcell_comb \modified_datapath|datapath_result[8]~feeder (
// Equation(s):
// \modified_datapath|datapath_result[8]~feeder_combout  = ( \modified_datapath|myALU|Add0~33_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|myALU|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|datapath_result[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|datapath_result[8]~feeder .extended_lut = "off";
defparam \modified_datapath|datapath_result[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|datapath_result[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N36
cyclonev_lcell_comb \modified_datapath|myshifter|Mux7~0 (
// Equation(s):
// \modified_datapath|myshifter|Mux7~0_combout  = ( \modified_datapath|B_out[9]~DUPLICATE_q  & ( ((!instr_reg_dec[3] & (\modified_datapath|B_out[8]~DUPLICATE_q )) # (instr_reg_dec[3] & ((\modified_datapath|B_out [7])))) # (instr_reg_dec[4]) ) ) # ( 
// !\modified_datapath|B_out[9]~DUPLICATE_q  & ( (!instr_reg_dec[4] & ((!instr_reg_dec[3] & (\modified_datapath|B_out[8]~DUPLICATE_q )) # (instr_reg_dec[3] & ((\modified_datapath|B_out [7]))))) ) )

	.dataa(!\modified_datapath|B_out[8]~DUPLICATE_q ),
	.datab(!\modified_datapath|B_out [7]),
	.datac(!instr_reg_dec[4]),
	.datad(!instr_reg_dec[3]),
	.datae(gnd),
	.dataf(!\modified_datapath|B_out[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myshifter|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myshifter|Mux7~0 .extended_lut = "off";
defparam \modified_datapath|myshifter|Mux7~0 .lut_mask = 64'h503050305F3F5F3F;
defparam \modified_datapath|myshifter|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N39
cyclonev_lcell_comb \modified_datapath|myALU|Mux7~0 (
// Equation(s):
// \modified_datapath|myALU|Mux7~0_combout  = ( \modified_datapath|A_out [8] & ( !instr_reg_dec[11] $ (!\modified_datapath|myshifter|Mux7~0_combout ) ) ) # ( !\modified_datapath|A_out [8] & ( (instr_reg_dec[11] & !\modified_datapath|myshifter|Mux7~0_combout 
// ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!instr_reg_dec[11]),
	.datad(!\modified_datapath|myshifter|Mux7~0_combout ),
	.datae(gnd),
	.dataf(!\modified_datapath|A_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myALU|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myALU|Mux7~0 .extended_lut = "off";
defparam \modified_datapath|myALU|Mux7~0 .lut_mask = 64'h0F000F000FF00FF0;
defparam \modified_datapath|myALU|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N38
dffeas \modified_datapath|datapath_result[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|datapath_result[8]~feeder_combout ),
	.asdata(\modified_datapath|myALU|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(instr_reg_dec[12]),
	.ena(\controller_fsm|WideOr10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|datapath_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|datapath_result[8] .is_wysiwyg = "true";
defparam \modified_datapath|datapath_result[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N42
cyclonev_lcell_comb \modified_datapath|Mux7~0 (
// Equation(s):
// \modified_datapath|Mux7~0_combout  = ( \modified_datapath|datapath_result [8] & ( (((\controller_fsm|states.AND4~q ) # (\controller_fsm|states.MVN3~q )) # (\controller_fsm|states.MOVreg3~q )) # (\controller_fsm|states.ADD4~q ) ) )

	.dataa(!\controller_fsm|states.ADD4~q ),
	.datab(!\controller_fsm|states.MOVreg3~q ),
	.datac(!\controller_fsm|states.MVN3~q ),
	.datad(!\controller_fsm|states.AND4~q ),
	.datae(gnd),
	.dataf(!\modified_datapath|datapath_result [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|Mux7~0 .extended_lut = "off";
defparam \modified_datapath|Mux7~0 .lut_mask = 64'h000000007FFF7FFF;
defparam \modified_datapath|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N0
cyclonev_lcell_comb \modified_datapath|myregfile|m~120feeder (
// Equation(s):
// \modified_datapath|myregfile|m~120feeder_combout  = ( \modified_datapath|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~120feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~120feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~120feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~120feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N2
dffeas \modified_datapath|myregfile|m~120 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~120feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~120 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~120 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N39
cyclonev_lcell_comb \modified_datapath|myregfile|m~88feeder (
// Equation(s):
// \modified_datapath|myregfile|m~88feeder_combout  = ( \modified_datapath|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~88feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~88feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~88feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~88feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N40
dffeas \modified_datapath|myregfile|m~88 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~88feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~88 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~88 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N3
cyclonev_lcell_comb \modified_datapath|myregfile|m~104feeder (
// Equation(s):
// \modified_datapath|myregfile|m~104feeder_combout  = ( \modified_datapath|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~104feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~104feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~104feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~104feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N4
dffeas \modified_datapath|myregfile|m~104 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~104feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~104 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N50
dffeas \modified_datapath|myregfile|m~56 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~56 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~56 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N24
cyclonev_lcell_comb \modified_datapath|myregfile|m~24feeder (
// Equation(s):
// \modified_datapath|myregfile|m~24feeder_combout  = ( \modified_datapath|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~24feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~24feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~24feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~24feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N25
dffeas \modified_datapath|myregfile|m~24 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~24feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~24 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y2_N43
dffeas \modified_datapath|myregfile|m~40 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~40 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~40 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N54
cyclonev_lcell_comb \modified_datapath|myregfile|m~8feeder (
// Equation(s):
// \modified_datapath|myregfile|m~8feeder_combout  = ( \modified_datapath|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~8feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~8feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~8feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~8feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N56
dffeas \modified_datapath|myregfile|m~8 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~8feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~8 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N48
cyclonev_lcell_comb \modified_datapath|myregfile|m~224 (
// Equation(s):
// \modified_datapath|myregfile|m~224_combout  = ( !\instruction_decoder|Mux4~0_combout  & ( ((!\instruction_decoder|Mux5~0_combout  & (((\modified_datapath|myregfile|m~8_q  & !\instruction_decoder|Mux3~0_combout )))) # (\instruction_decoder|Mux5~0_combout  
// & (((\instruction_decoder|Mux3~0_combout )) # (\modified_datapath|myregfile|m~24_q )))) ) ) # ( \instruction_decoder|Mux4~0_combout  & ( ((!\instruction_decoder|Mux5~0_combout  & (((\modified_datapath|myregfile|m~40_q  & 
// !\instruction_decoder|Mux3~0_combout )))) # (\instruction_decoder|Mux5~0_combout  & (((\instruction_decoder|Mux3~0_combout )) # (\modified_datapath|myregfile|m~56_q )))) ) )

	.dataa(!\modified_datapath|myregfile|m~56_q ),
	.datab(!\modified_datapath|myregfile|m~24_q ),
	.datac(!\modified_datapath|myregfile|m~40_q ),
	.datad(!\instruction_decoder|Mux5~0_combout ),
	.datae(!\instruction_decoder|Mux4~0_combout ),
	.dataf(!\instruction_decoder|Mux3~0_combout ),
	.datag(!\modified_datapath|myregfile|m~8_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~224 .extended_lut = "on";
defparam \modified_datapath|myregfile|m~224 .lut_mask = 64'h0F330F5500FF00FF;
defparam \modified_datapath|myregfile|m~224 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N39
cyclonev_lcell_comb \modified_datapath|myregfile|m~72feeder (
// Equation(s):
// \modified_datapath|myregfile|m~72feeder_combout  = ( \modified_datapath|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~72feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~72feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~72feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~72feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N40
dffeas \modified_datapath|myregfile|m~72 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~72feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~72 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~72 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N3
cyclonev_lcell_comb \modified_datapath|myregfile|m~160 (
// Equation(s):
// \modified_datapath|myregfile|m~160_combout  = ( !\instruction_decoder|Mux4~0_combout  & ( ((!\instruction_decoder|Mux3~0_combout  & (((\modified_datapath|myregfile|m~224_combout )))) # (\instruction_decoder|Mux3~0_combout  & 
// ((!\modified_datapath|myregfile|m~224_combout  & ((\modified_datapath|myregfile|m~72_q ))) # (\modified_datapath|myregfile|m~224_combout  & (\modified_datapath|myregfile|m~88_q ))))) ) ) # ( \instruction_decoder|Mux4~0_combout  & ( 
// ((!\instruction_decoder|Mux3~0_combout  & (((\modified_datapath|myregfile|m~224_combout )))) # (\instruction_decoder|Mux3~0_combout  & ((!\modified_datapath|myregfile|m~224_combout  & ((\modified_datapath|myregfile|m~104_q ))) # 
// (\modified_datapath|myregfile|m~224_combout  & (\modified_datapath|myregfile|m~120_q ))))) ) )

	.dataa(!\modified_datapath|myregfile|m~120_q ),
	.datab(!\modified_datapath|myregfile|m~88_q ),
	.datac(!\modified_datapath|myregfile|m~104_q ),
	.datad(!\instruction_decoder|Mux3~0_combout ),
	.datae(!\instruction_decoder|Mux4~0_combout ),
	.dataf(!\modified_datapath|myregfile|m~224_combout ),
	.datag(!\modified_datapath|myregfile|m~72_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~160 .extended_lut = "on";
defparam \modified_datapath|myregfile|m~160 .lut_mask = 64'h000F000FFF33FF55;
defparam \modified_datapath|myregfile|m~160 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N13
dffeas \modified_datapath|B_out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|myregfile|m~160_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_fsm|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|B_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|B_out[8] .is_wysiwyg = "true";
defparam \modified_datapath|B_out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N51
cyclonev_lcell_comb \modified_datapath|datapath_result[7]~feeder (
// Equation(s):
// \modified_datapath|datapath_result[7]~feeder_combout  = ( \modified_datapath|myALU|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|myALU|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|datapath_result[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|datapath_result[7]~feeder .extended_lut = "off";
defparam \modified_datapath|datapath_result[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|datapath_result[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N0
cyclonev_lcell_comb \modified_datapath|myshifter|Mux8~0 (
// Equation(s):
// \modified_datapath|myshifter|Mux8~0_combout  = ( instr_reg_dec[4] & ( instr_reg_dec[3] & ( \modified_datapath|B_out [8] ) ) ) # ( !instr_reg_dec[4] & ( instr_reg_dec[3] & ( \modified_datapath|B_out[6]~DUPLICATE_q  ) ) ) # ( instr_reg_dec[4] & ( 
// !instr_reg_dec[3] & ( \modified_datapath|B_out [8] ) ) ) # ( !instr_reg_dec[4] & ( !instr_reg_dec[3] & ( \modified_datapath|B_out [7] ) ) )

	.dataa(gnd),
	.datab(!\modified_datapath|B_out [8]),
	.datac(!\modified_datapath|B_out[6]~DUPLICATE_q ),
	.datad(!\modified_datapath|B_out [7]),
	.datae(!instr_reg_dec[4]),
	.dataf(!instr_reg_dec[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myshifter|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myshifter|Mux8~0 .extended_lut = "off";
defparam \modified_datapath|myshifter|Mux8~0 .lut_mask = 64'h00FF33330F0F3333;
defparam \modified_datapath|myshifter|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N48
cyclonev_lcell_comb \modified_datapath|myALU|Mux8~0 (
// Equation(s):
// \modified_datapath|myALU|Mux8~0_combout  = (!\modified_datapath|myshifter|Mux8~0_combout  & ((instr_reg_dec[11]))) # (\modified_datapath|myshifter|Mux8~0_combout  & (\modified_datapath|A_out [7] & !instr_reg_dec[11]))

	.dataa(!\modified_datapath|A_out [7]),
	.datab(gnd),
	.datac(!\modified_datapath|myshifter|Mux8~0_combout ),
	.datad(!instr_reg_dec[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myALU|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myALU|Mux8~0 .extended_lut = "off";
defparam \modified_datapath|myALU|Mux8~0 .lut_mask = 64'h05F005F005F005F0;
defparam \modified_datapath|myALU|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N52
dffeas \modified_datapath|datapath_result[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|datapath_result[7]~feeder_combout ),
	.asdata(\modified_datapath|myALU|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(instr_reg_dec[12]),
	.ena(\controller_fsm|WideOr10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|datapath_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|datapath_result[7] .is_wysiwyg = "true";
defparam \modified_datapath|datapath_result[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N3
cyclonev_lcell_comb \modified_datapath|Mux8~0 (
// Equation(s):
// \modified_datapath|Mux8~0_combout  = ( \modified_datapath|datapath_result [7] & ( instr_reg_dec[7] ) ) # ( !\modified_datapath|datapath_result [7] & ( instr_reg_dec[7] & ( (!\controller_fsm|states.ADD4~q  & (!\controller_fsm|states.AND4~q  & 
// (!\controller_fsm|states.MOVreg3~q  & !\controller_fsm|states.MVN3~q ))) ) ) ) # ( \modified_datapath|datapath_result [7] & ( !instr_reg_dec[7] & ( (((\controller_fsm|states.MVN3~q ) # (\controller_fsm|states.MOVreg3~q )) # (\controller_fsm|states.AND4~q 
// )) # (\controller_fsm|states.ADD4~q ) ) ) )

	.dataa(!\controller_fsm|states.ADD4~q ),
	.datab(!\controller_fsm|states.AND4~q ),
	.datac(!\controller_fsm|states.MOVreg3~q ),
	.datad(!\controller_fsm|states.MVN3~q ),
	.datae(!\modified_datapath|datapath_result [7]),
	.dataf(!instr_reg_dec[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|Mux8~0 .extended_lut = "off";
defparam \modified_datapath|Mux8~0 .lut_mask = 64'h00007FFF8000FFFF;
defparam \modified_datapath|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N21
cyclonev_lcell_comb \modified_datapath|myregfile|m~119feeder (
// Equation(s):
// \modified_datapath|myregfile|m~119feeder_combout  = ( \modified_datapath|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~119feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~119feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~119feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~119feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N22
dffeas \modified_datapath|myregfile|m~119 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~119feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~119 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N1
dffeas \modified_datapath|myregfile|m~103 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~103 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~103 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N9
cyclonev_lcell_comb \modified_datapath|myregfile|m~23feeder (
// Equation(s):
// \modified_datapath|myregfile|m~23feeder_combout  = ( \modified_datapath|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~23feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~23feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~23feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~23feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y2_N10
dffeas \modified_datapath|myregfile|m~23 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~23feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~23 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N8
dffeas \modified_datapath|myregfile|m~55 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~55 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N2
dffeas \modified_datapath|myregfile|m~39 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~39 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~39 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y2_N13
dffeas \modified_datapath|myregfile|m~7 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~7 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N6
cyclonev_lcell_comb \modified_datapath|myregfile|m~220 (
// Equation(s):
// \modified_datapath|myregfile|m~220_combout  = ( !\instruction_decoder|Mux4~0_combout  & ( ((!\instruction_decoder|Mux5~0_combout  & (((\modified_datapath|myregfile|m~7_q  & !\instruction_decoder|Mux3~0_combout )))) # (\instruction_decoder|Mux5~0_combout  
// & (((\instruction_decoder|Mux3~0_combout )) # (\modified_datapath|myregfile|m~23_q )))) ) ) # ( \instruction_decoder|Mux4~0_combout  & ( ((!\instruction_decoder|Mux5~0_combout  & (((\modified_datapath|myregfile|m~39_q  & 
// !\instruction_decoder|Mux3~0_combout )))) # (\instruction_decoder|Mux5~0_combout  & (((\instruction_decoder|Mux3~0_combout )) # (\modified_datapath|myregfile|m~55_q )))) ) )

	.dataa(!\modified_datapath|myregfile|m~23_q ),
	.datab(!\modified_datapath|myregfile|m~55_q ),
	.datac(!\modified_datapath|myregfile|m~39_q ),
	.datad(!\instruction_decoder|Mux5~0_combout ),
	.datae(!\instruction_decoder|Mux4~0_combout ),
	.dataf(!\instruction_decoder|Mux3~0_combout ),
	.datag(!\modified_datapath|myregfile|m~7_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~220 .extended_lut = "on";
defparam \modified_datapath|myregfile|m~220 .lut_mask = 64'h0F550F3300FF00FF;
defparam \modified_datapath|myregfile|m~220 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N36
cyclonev_lcell_comb \modified_datapath|myregfile|m~87feeder (
// Equation(s):
// \modified_datapath|myregfile|m~87feeder_combout  = ( \modified_datapath|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~87feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~87feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~87feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~87feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N37
dffeas \modified_datapath|myregfile|m~87 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~87feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~87 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N32
dffeas \modified_datapath|myregfile|m~71 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~71 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~71 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N24
cyclonev_lcell_comb \modified_datapath|myregfile|m~156 (
// Equation(s):
// \modified_datapath|myregfile|m~156_combout  = ( !\instruction_decoder|Mux4~0_combout  & ( ((!\instruction_decoder|Mux3~0_combout  & (((\modified_datapath|myregfile|m~220_combout )))) # (\instruction_decoder|Mux3~0_combout  & 
// ((!\modified_datapath|myregfile|m~220_combout  & (\modified_datapath|myregfile|m~71_q )) # (\modified_datapath|myregfile|m~220_combout  & ((\modified_datapath|myregfile|m~87_q )))))) ) ) # ( \instruction_decoder|Mux4~0_combout  & ( 
// (!\instruction_decoder|Mux3~0_combout  & ((((\modified_datapath|myregfile|m~220_combout ))))) # (\instruction_decoder|Mux3~0_combout  & ((!\modified_datapath|myregfile|m~220_combout  & (((\modified_datapath|myregfile|m~103_q )))) # 
// (\modified_datapath|myregfile|m~220_combout  & (\modified_datapath|myregfile|m~119_q )))) ) )

	.dataa(!\modified_datapath|myregfile|m~119_q ),
	.datab(!\instruction_decoder|Mux3~0_combout ),
	.datac(!\modified_datapath|myregfile|m~103_q ),
	.datad(!\modified_datapath|myregfile|m~220_combout ),
	.datae(!\instruction_decoder|Mux4~0_combout ),
	.dataf(!\modified_datapath|myregfile|m~87_q ),
	.datag(!\modified_datapath|myregfile|m~71_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~156 .extended_lut = "on";
defparam \modified_datapath|myregfile|m~156 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \modified_datapath|myregfile|m~156 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N23
dffeas \modified_datapath|B_out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|myregfile|m~156_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_fsm|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|B_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|B_out[7] .is_wysiwyg = "true";
defparam \modified_datapath|B_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N33
cyclonev_lcell_comb \modified_datapath|datapath_result[6]~feeder (
// Equation(s):
// \modified_datapath|datapath_result[6]~feeder_combout  = ( \modified_datapath|myALU|Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|myALU|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|datapath_result[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|datapath_result[6]~feeder .extended_lut = "off";
defparam \modified_datapath|datapath_result[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|datapath_result[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N9
cyclonev_lcell_comb \modified_datapath|myshifter|Mux9~0 (
// Equation(s):
// \modified_datapath|myshifter|Mux9~0_combout  = ( instr_reg_dec[3] & ( (!instr_reg_dec[4] & (\modified_datapath|B_out [5])) # (instr_reg_dec[4] & ((\modified_datapath|B_out [7]))) ) ) # ( !instr_reg_dec[3] & ( (!instr_reg_dec[4] & (\modified_datapath|B_out 
// [6])) # (instr_reg_dec[4] & ((\modified_datapath|B_out [7]))) ) )

	.dataa(!\modified_datapath|B_out [5]),
	.datab(!\modified_datapath|B_out [6]),
	.datac(!instr_reg_dec[4]),
	.datad(!\modified_datapath|B_out [7]),
	.datae(gnd),
	.dataf(!instr_reg_dec[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myshifter|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myshifter|Mux9~0 .extended_lut = "off";
defparam \modified_datapath|myshifter|Mux9~0 .lut_mask = 64'h303F303F505F505F;
defparam \modified_datapath|myshifter|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N30
cyclonev_lcell_comb \modified_datapath|myALU|Mux9~0 (
// Equation(s):
// \modified_datapath|myALU|Mux9~0_combout  = (!instr_reg_dec[11] & (\modified_datapath|A_out [6] & \modified_datapath|myshifter|Mux9~0_combout )) # (instr_reg_dec[11] & ((!\modified_datapath|myshifter|Mux9~0_combout )))

	.dataa(!instr_reg_dec[11]),
	.datab(!\modified_datapath|A_out [6]),
	.datac(gnd),
	.datad(!\modified_datapath|myshifter|Mux9~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myALU|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myALU|Mux9~0 .extended_lut = "off";
defparam \modified_datapath|myALU|Mux9~0 .lut_mask = 64'h5522552255225522;
defparam \modified_datapath|myALU|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N34
dffeas \modified_datapath|datapath_result[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|datapath_result[6]~feeder_combout ),
	.asdata(\modified_datapath|myALU|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(instr_reg_dec[12]),
	.ena(\controller_fsm|WideOr10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|datapath_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|datapath_result[6] .is_wysiwyg = "true";
defparam \modified_datapath|datapath_result[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N0
cyclonev_lcell_comb \modified_datapath|Mux9~0 (
// Equation(s):
// \modified_datapath|Mux9~0_combout  = ( \modified_datapath|datapath_result [6] & ( instr_reg_dec[6] ) ) # ( !\modified_datapath|datapath_result [6] & ( instr_reg_dec[6] & ( (!\controller_fsm|states.ADD4~q  & (!\controller_fsm|states.AND4~q  & 
// (!\controller_fsm|states.MVN3~q  & !\controller_fsm|states.MOVreg3~q ))) ) ) ) # ( \modified_datapath|datapath_result [6] & ( !instr_reg_dec[6] & ( (((\controller_fsm|states.MOVreg3~q ) # (\controller_fsm|states.MVN3~q )) # (\controller_fsm|states.AND4~q 
// )) # (\controller_fsm|states.ADD4~q ) ) ) )

	.dataa(!\controller_fsm|states.ADD4~q ),
	.datab(!\controller_fsm|states.AND4~q ),
	.datac(!\controller_fsm|states.MVN3~q ),
	.datad(!\controller_fsm|states.MOVreg3~q ),
	.datae(!\modified_datapath|datapath_result [6]),
	.dataf(!instr_reg_dec[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|Mux9~0 .extended_lut = "off";
defparam \modified_datapath|Mux9~0 .lut_mask = 64'h00007FFF8000FFFF;
defparam \modified_datapath|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N9
cyclonev_lcell_comb \modified_datapath|myregfile|m~86feeder (
// Equation(s):
// \modified_datapath|myregfile|m~86feeder_combout  = ( \modified_datapath|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~86feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~86feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~86feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~86feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N10
dffeas \modified_datapath|myregfile|m~86 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~86feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~86 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~86 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N27
cyclonev_lcell_comb \modified_datapath|myregfile|m~102feeder (
// Equation(s):
// \modified_datapath|myregfile|m~102feeder_combout  = ( \modified_datapath|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~102feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~102feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~102feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~102feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N28
dffeas \modified_datapath|myregfile|m~102 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~102feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~102 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N52
dffeas \modified_datapath|myregfile|m~118 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~118 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~118 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N30
cyclonev_lcell_comb \modified_datapath|myregfile|m~22feeder (
// Equation(s):
// \modified_datapath|myregfile|m~22feeder_combout  = ( \modified_datapath|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~22feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~22feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~22feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~22feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N31
dffeas \modified_datapath|myregfile|m~22 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~22feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~22 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N14
dffeas \modified_datapath|myregfile|m~54 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~54 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y2_N7
dffeas \modified_datapath|myregfile|m~38 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~38 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y2_N47
dffeas \modified_datapath|myregfile|m~6 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~6 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~6 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N12
cyclonev_lcell_comb \modified_datapath|myregfile|m~216 (
// Equation(s):
// \modified_datapath|myregfile|m~216_combout  = ( !\instruction_decoder|Mux4~0_combout  & ( ((!\instruction_decoder|Mux5~0_combout  & (((\modified_datapath|myregfile|m~6_q  & !\instruction_decoder|Mux3~0_combout )))) # (\instruction_decoder|Mux5~0_combout  
// & (((\instruction_decoder|Mux3~0_combout )) # (\modified_datapath|myregfile|m~22_q )))) ) ) # ( \instruction_decoder|Mux4~0_combout  & ( ((!\instruction_decoder|Mux5~0_combout  & (((\modified_datapath|myregfile|m~38_q  & 
// !\instruction_decoder|Mux3~0_combout )))) # (\instruction_decoder|Mux5~0_combout  & (((\instruction_decoder|Mux3~0_combout )) # (\modified_datapath|myregfile|m~54_q )))) ) )

	.dataa(!\modified_datapath|myregfile|m~22_q ),
	.datab(!\modified_datapath|myregfile|m~54_q ),
	.datac(!\modified_datapath|myregfile|m~38_q ),
	.datad(!\instruction_decoder|Mux5~0_combout ),
	.datae(!\instruction_decoder|Mux4~0_combout ),
	.dataf(!\instruction_decoder|Mux3~0_combout ),
	.datag(!\modified_datapath|myregfile|m~6_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~216 .extended_lut = "on";
defparam \modified_datapath|myregfile|m~216 .lut_mask = 64'h0F550F3300FF00FF;
defparam \modified_datapath|myregfile|m~216 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N45
cyclonev_lcell_comb \modified_datapath|myregfile|m~70feeder (
// Equation(s):
// \modified_datapath|myregfile|m~70feeder_combout  = ( \modified_datapath|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~70feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~70feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~70feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~70feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N46
dffeas \modified_datapath|myregfile|m~70 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~70feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~70 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~70 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N36
cyclonev_lcell_comb \modified_datapath|myregfile|m~152 (
// Equation(s):
// \modified_datapath|myregfile|m~152_combout  = ( !\instruction_decoder|Mux4~0_combout  & ( (!\instruction_decoder|Mux3~0_combout  & ((((\modified_datapath|myregfile|m~216_combout ))))) # (\instruction_decoder|Mux3~0_combout  & 
// (((!\modified_datapath|myregfile|m~216_combout  & ((\modified_datapath|myregfile|m~70_q ))) # (\modified_datapath|myregfile|m~216_combout  & (\modified_datapath|myregfile|m~86_q ))))) ) ) # ( \instruction_decoder|Mux4~0_combout  & ( 
// (!\instruction_decoder|Mux3~0_combout  & ((((\modified_datapath|myregfile|m~216_combout ))))) # (\instruction_decoder|Mux3~0_combout  & (((!\modified_datapath|myregfile|m~216_combout  & (\modified_datapath|myregfile|m~102_q )) # 
// (\modified_datapath|myregfile|m~216_combout  & ((\modified_datapath|myregfile|m~118_q )))))) ) )

	.dataa(!\instruction_decoder|Mux3~0_combout ),
	.datab(!\modified_datapath|myregfile|m~86_q ),
	.datac(!\modified_datapath|myregfile|m~102_q ),
	.datad(!\modified_datapath|myregfile|m~118_q ),
	.datae(!\instruction_decoder|Mux4~0_combout ),
	.dataf(!\modified_datapath|myregfile|m~216_combout ),
	.datag(!\modified_datapath|myregfile|m~70_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~152 .extended_lut = "on";
defparam \modified_datapath|myregfile|m~152 .lut_mask = 64'h05050505BBBBAAFF;
defparam \modified_datapath|myregfile|m~152 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N19
dffeas \modified_datapath|B_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|myregfile|m~152_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_fsm|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|B_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|B_out[6] .is_wysiwyg = "true";
defparam \modified_datapath|B_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N24
cyclonev_lcell_comb \modified_datapath|datapath_result[5]~feeder (
// Equation(s):
// \modified_datapath|datapath_result[5]~feeder_combout  = ( \modified_datapath|myALU|Add0~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|myALU|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|datapath_result[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|datapath_result[5]~feeder .extended_lut = "off";
defparam \modified_datapath|datapath_result[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|datapath_result[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N30
cyclonev_lcell_comb \modified_datapath|myshifter|Mux10~0 (
// Equation(s):
// \modified_datapath|myshifter|Mux10~0_combout  = ( \modified_datapath|B_out [5] & ( instr_reg_dec[4] & ( \modified_datapath|B_out[6]~DUPLICATE_q  ) ) ) # ( !\modified_datapath|B_out [5] & ( instr_reg_dec[4] & ( \modified_datapath|B_out[6]~DUPLICATE_q  ) ) 
// ) # ( \modified_datapath|B_out [5] & ( !instr_reg_dec[4] & ( (!instr_reg_dec[3]) # (\modified_datapath|B_out [4]) ) ) ) # ( !\modified_datapath|B_out [5] & ( !instr_reg_dec[4] & ( (instr_reg_dec[3] & \modified_datapath|B_out [4]) ) ) )

	.dataa(!instr_reg_dec[3]),
	.datab(!\modified_datapath|B_out [4]),
	.datac(!\modified_datapath|B_out[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\modified_datapath|B_out [5]),
	.dataf(!instr_reg_dec[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myshifter|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myshifter|Mux10~0 .extended_lut = "off";
defparam \modified_datapath|myshifter|Mux10~0 .lut_mask = 64'h1111BBBB0F0F0F0F;
defparam \modified_datapath|myshifter|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N27
cyclonev_lcell_comb \modified_datapath|myALU|Mux10~0 (
// Equation(s):
// \modified_datapath|myALU|Mux10~0_combout  = ( \modified_datapath|myshifter|Mux10~0_combout  & ( (\modified_datapath|A_out [5] & !instr_reg_dec[11]) ) ) # ( !\modified_datapath|myshifter|Mux10~0_combout  & ( instr_reg_dec[11] ) )

	.dataa(!\modified_datapath|A_out [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!instr_reg_dec[11]),
	.datae(gnd),
	.dataf(!\modified_datapath|myshifter|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myALU|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myALU|Mux10~0 .extended_lut = "off";
defparam \modified_datapath|myALU|Mux10~0 .lut_mask = 64'h00FF00FF55005500;
defparam \modified_datapath|myALU|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N26
dffeas \modified_datapath|datapath_result[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|datapath_result[5]~feeder_combout ),
	.asdata(\modified_datapath|myALU|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(instr_reg_dec[12]),
	.ena(\controller_fsm|WideOr10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|datapath_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|datapath_result[5] .is_wysiwyg = "true";
defparam \modified_datapath|datapath_result[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N30
cyclonev_lcell_comb \modified_datapath|Mux10~0 (
// Equation(s):
// \modified_datapath|Mux10~0_combout  = ( instr_reg_dec[5] & ( \modified_datapath|datapath_result [5] ) ) # ( !instr_reg_dec[5] & ( \modified_datapath|datapath_result [5] & ( (((\controller_fsm|states.MOVreg3~q ) # (\controller_fsm|states.MVN3~q )) # 
// (\controller_fsm|states.AND4~q )) # (\controller_fsm|states.ADD4~q ) ) ) ) # ( instr_reg_dec[5] & ( !\modified_datapath|datapath_result [5] & ( (!\controller_fsm|states.ADD4~q  & (!\controller_fsm|states.AND4~q  & (!\controller_fsm|states.MVN3~q  & 
// !\controller_fsm|states.MOVreg3~q ))) ) ) )

	.dataa(!\controller_fsm|states.ADD4~q ),
	.datab(!\controller_fsm|states.AND4~q ),
	.datac(!\controller_fsm|states.MVN3~q ),
	.datad(!\controller_fsm|states.MOVreg3~q ),
	.datae(!instr_reg_dec[5]),
	.dataf(!\modified_datapath|datapath_result [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|Mux10~0 .extended_lut = "off";
defparam \modified_datapath|Mux10~0 .lut_mask = 64'h000080007FFFFFFF;
defparam \modified_datapath|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N48
cyclonev_lcell_comb \modified_datapath|myregfile|m~85feeder (
// Equation(s):
// \modified_datapath|myregfile|m~85feeder_combout  = ( \modified_datapath|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~85feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~85feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~85feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~85feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N50
dffeas \modified_datapath|myregfile|m~85 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~85feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~85 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~85 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N3
cyclonev_lcell_comb \modified_datapath|myregfile|m~117feeder (
// Equation(s):
// \modified_datapath|myregfile|m~117feeder_combout  = ( \modified_datapath|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~117feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~117feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~117feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~117feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N4
dffeas \modified_datapath|myregfile|m~117 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~117feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~117 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~117 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N12
cyclonev_lcell_comb \modified_datapath|myregfile|m~101feeder (
// Equation(s):
// \modified_datapath|myregfile|m~101feeder_combout  = ( \modified_datapath|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~101feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~101feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~101feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~101feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N13
dffeas \modified_datapath|myregfile|m~101 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~101feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~101 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~101 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N30
cyclonev_lcell_comb \modified_datapath|myregfile|m~21feeder (
// Equation(s):
// \modified_datapath|myregfile|m~21feeder_combout  = ( \modified_datapath|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~21feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~21feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~21feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~21feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N31
dffeas \modified_datapath|myregfile|m~21 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~21feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~21 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N37
dffeas \modified_datapath|myregfile|m~53 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~53 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~53 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N0
cyclonev_lcell_comb \modified_datapath|myregfile|m~37feeder (
// Equation(s):
// \modified_datapath|myregfile|m~37feeder_combout  = ( \modified_datapath|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~37feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~37feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~37feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~37feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y2_N1
dffeas \modified_datapath|myregfile|m~37 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~37feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~37 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~37 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N57
cyclonev_lcell_comb \modified_datapath|myregfile|m~5feeder (
// Equation(s):
// \modified_datapath|myregfile|m~5feeder_combout  = ( \modified_datapath|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~5feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~5feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~5feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~5feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N59
dffeas \modified_datapath|myregfile|m~5 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~5feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~5 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N36
cyclonev_lcell_comb \modified_datapath|myregfile|m~212 (
// Equation(s):
// \modified_datapath|myregfile|m~212_combout  = ( !\instruction_decoder|Mux4~0_combout  & ( ((!\instruction_decoder|Mux5~0_combout  & (((\modified_datapath|myregfile|m~5_q  & !\instruction_decoder|Mux3~0_combout )))) # (\instruction_decoder|Mux5~0_combout  
// & (((\instruction_decoder|Mux3~0_combout )) # (\modified_datapath|myregfile|m~21_q )))) ) ) # ( \instruction_decoder|Mux4~0_combout  & ( ((!\instruction_decoder|Mux5~0_combout  & (((\modified_datapath|myregfile|m~37_q  & 
// !\instruction_decoder|Mux3~0_combout )))) # (\instruction_decoder|Mux5~0_combout  & (((\instruction_decoder|Mux3~0_combout )) # (\modified_datapath|myregfile|m~53_q )))) ) )

	.dataa(!\modified_datapath|myregfile|m~21_q ),
	.datab(!\modified_datapath|myregfile|m~53_q ),
	.datac(!\modified_datapath|myregfile|m~37_q ),
	.datad(!\instruction_decoder|Mux5~0_combout ),
	.datae(!\instruction_decoder|Mux4~0_combout ),
	.dataf(!\instruction_decoder|Mux3~0_combout ),
	.datag(!\modified_datapath|myregfile|m~5_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~212 .extended_lut = "on";
defparam \modified_datapath|myregfile|m~212 .lut_mask = 64'h0F550F3300FF00FF;
defparam \modified_datapath|myregfile|m~212 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N37
dffeas \modified_datapath|myregfile|m~69 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~69 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~69 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N24
cyclonev_lcell_comb \modified_datapath|myregfile|m~148 (
// Equation(s):
// \modified_datapath|myregfile|m~148_combout  = ( !\instruction_decoder|Mux4~0_combout  & ( ((!\instruction_decoder|Mux3~0_combout  & (((\modified_datapath|myregfile|m~212_combout )))) # (\instruction_decoder|Mux3~0_combout  & 
// ((!\modified_datapath|myregfile|m~212_combout  & ((\modified_datapath|myregfile|m~69_q ))) # (\modified_datapath|myregfile|m~212_combout  & (\modified_datapath|myregfile|m~85_q ))))) ) ) # ( \instruction_decoder|Mux4~0_combout  & ( 
// ((!\instruction_decoder|Mux3~0_combout  & (((\modified_datapath|myregfile|m~212_combout )))) # (\instruction_decoder|Mux3~0_combout  & ((!\modified_datapath|myregfile|m~212_combout  & ((\modified_datapath|myregfile|m~101_q ))) # 
// (\modified_datapath|myregfile|m~212_combout  & (\modified_datapath|myregfile|m~117_q ))))) ) )

	.dataa(!\modified_datapath|myregfile|m~85_q ),
	.datab(!\modified_datapath|myregfile|m~117_q ),
	.datac(!\modified_datapath|myregfile|m~101_q ),
	.datad(!\instruction_decoder|Mux3~0_combout ),
	.datae(!\instruction_decoder|Mux4~0_combout ),
	.dataf(!\modified_datapath|myregfile|m~212_combout ),
	.datag(!\modified_datapath|myregfile|m~69_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~148 .extended_lut = "on";
defparam \modified_datapath|myregfile|m~148 .lut_mask = 64'h000F000FFF55FF33;
defparam \modified_datapath|myregfile|m~148 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N5
dffeas \modified_datapath|B_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|myregfile|m~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_fsm|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|B_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|B_out[5] .is_wysiwyg = "true";
defparam \modified_datapath|B_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N30
cyclonev_lcell_comb \modified_datapath|datapath_result[4]~feeder (
// Equation(s):
// \modified_datapath|datapath_result[4]~feeder_combout  = ( \modified_datapath|myALU|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|myALU|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|datapath_result[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|datapath_result[4]~feeder .extended_lut = "off";
defparam \modified_datapath|datapath_result[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|datapath_result[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N13
dffeas \modified_datapath|A_out[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|myregfile|m~144_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_fsm|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|A_out[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|A_out[4]~DUPLICATE .is_wysiwyg = "true";
defparam \modified_datapath|A_out[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N15
cyclonev_lcell_comb \modified_datapath|myshifter|Mux11~0 (
// Equation(s):
// \modified_datapath|myshifter|Mux11~0_combout  = ( \modified_datapath|B_out [4] & ( (!instr_reg_dec[4] & (((!instr_reg_dec[3]) # (\modified_datapath|B_out [3])))) # (instr_reg_dec[4] & (\modified_datapath|B_out [5])) ) ) # ( !\modified_datapath|B_out [4] & 
// ( (!instr_reg_dec[4] & (((\modified_datapath|B_out [3] & instr_reg_dec[3])))) # (instr_reg_dec[4] & (\modified_datapath|B_out [5])) ) )

	.dataa(!\modified_datapath|B_out [5]),
	.datab(!\modified_datapath|B_out [3]),
	.datac(!instr_reg_dec[4]),
	.datad(!instr_reg_dec[3]),
	.datae(!\modified_datapath|B_out [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myshifter|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myshifter|Mux11~0 .extended_lut = "off";
defparam \modified_datapath|myshifter|Mux11~0 .lut_mask = 64'h0535F5350535F535;
defparam \modified_datapath|myshifter|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N48
cyclonev_lcell_comb \modified_datapath|myALU|Mux11~0 (
// Equation(s):
// \modified_datapath|myALU|Mux11~0_combout  = ( \modified_datapath|myshifter|Mux11~0_combout  & ( (\modified_datapath|A_out[4]~DUPLICATE_q  & !instr_reg_dec[11]) ) ) # ( !\modified_datapath|myshifter|Mux11~0_combout  & ( instr_reg_dec[11] ) )

	.dataa(gnd),
	.datab(!\modified_datapath|A_out[4]~DUPLICATE_q ),
	.datac(!instr_reg_dec[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|myshifter|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myALU|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myALU|Mux11~0 .extended_lut = "off";
defparam \modified_datapath|myALU|Mux11~0 .lut_mask = 64'h0F0F0F0F30303030;
defparam \modified_datapath|myALU|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y1_N31
dffeas \modified_datapath|datapath_result[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|datapath_result[4]~feeder_combout ),
	.asdata(\modified_datapath|myALU|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(instr_reg_dec[12]),
	.ena(\controller_fsm|WideOr10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|datapath_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|datapath_result[4] .is_wysiwyg = "true";
defparam \modified_datapath|datapath_result[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N15
cyclonev_lcell_comb \modified_datapath|Mux11~0 (
// Equation(s):
// \modified_datapath|Mux11~0_combout  = ( instr_reg_dec[4] & ( \controller_fsm|states.ADD4~q  & ( \modified_datapath|datapath_result [4] ) ) ) # ( !instr_reg_dec[4] & ( \controller_fsm|states.ADD4~q  & ( \modified_datapath|datapath_result [4] ) ) ) # ( 
// instr_reg_dec[4] & ( !\controller_fsm|states.ADD4~q  & ( ((!\controller_fsm|states.MVN3~q  & (!\controller_fsm|states.MOVreg3~q  & !\controller_fsm|states.AND4~q ))) # (\modified_datapath|datapath_result [4]) ) ) ) # ( !instr_reg_dec[4] & ( 
// !\controller_fsm|states.ADD4~q  & ( (\modified_datapath|datapath_result [4] & (((\controller_fsm|states.AND4~q ) # (\controller_fsm|states.MOVreg3~q )) # (\controller_fsm|states.MVN3~q ))) ) ) )

	.dataa(!\controller_fsm|states.MVN3~q ),
	.datab(!\controller_fsm|states.MOVreg3~q ),
	.datac(!\modified_datapath|datapath_result [4]),
	.datad(!\controller_fsm|states.AND4~q ),
	.datae(!instr_reg_dec[4]),
	.dataf(!\controller_fsm|states.ADD4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|Mux11~0 .extended_lut = "off";
defparam \modified_datapath|Mux11~0 .lut_mask = 64'h070F8F0F0F0F0F0F;
defparam \modified_datapath|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N56
dffeas \modified_datapath|myregfile|m~84 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~84 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~84 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N9
cyclonev_lcell_comb \modified_datapath|myregfile|m~116feeder (
// Equation(s):
// \modified_datapath|myregfile|m~116feeder_combout  = ( \modified_datapath|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~116feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~116feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~116feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~116feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N10
dffeas \modified_datapath|myregfile|m~116 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~116feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~116 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~116 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N21
cyclonev_lcell_comb \modified_datapath|myregfile|m~100feeder (
// Equation(s):
// \modified_datapath|myregfile|m~100feeder_combout  = ( \modified_datapath|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~100feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~100feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~100feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~100feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N22
dffeas \modified_datapath|myregfile|m~100 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~100feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~100 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N19
dffeas \modified_datapath|myregfile|m~52 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~52 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y2_N22
dffeas \modified_datapath|myregfile|m~36 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~36 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~36 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N6
cyclonev_lcell_comb \modified_datapath|myregfile|m~20feeder (
// Equation(s):
// \modified_datapath|myregfile|m~20feeder_combout  = ( \modified_datapath|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~20feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~20feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~20feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~20feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y2_N7
dffeas \modified_datapath|myregfile|m~20 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~20feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~20 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N47
dffeas \modified_datapath|myregfile|m~4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~4 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N18
cyclonev_lcell_comb \modified_datapath|myregfile|m~208 (
// Equation(s):
// \modified_datapath|myregfile|m~208_combout  = ( !\instruction_decoder|Mux4~0_combout  & ( (!\instruction_decoder|Mux3~0_combout  & (((!\instruction_decoder|Mux5~0_combout  & (\modified_datapath|myregfile|m~4_q )) # (\instruction_decoder|Mux5~0_combout  & 
// ((\modified_datapath|myregfile|m~20_q )))))) # (\instruction_decoder|Mux3~0_combout  & ((((\instruction_decoder|Mux5~0_combout ))))) ) ) # ( \instruction_decoder|Mux4~0_combout  & ( (!\instruction_decoder|Mux3~0_combout  & 
// (((!\instruction_decoder|Mux5~0_combout  & ((\modified_datapath|myregfile|m~36_q ))) # (\instruction_decoder|Mux5~0_combout  & (\modified_datapath|myregfile|m~52_q ))))) # (\instruction_decoder|Mux3~0_combout  & ((((\instruction_decoder|Mux5~0_combout 
// ))))) ) )

	.dataa(!\instruction_decoder|Mux3~0_combout ),
	.datab(!\modified_datapath|myregfile|m~52_q ),
	.datac(!\modified_datapath|myregfile|m~36_q ),
	.datad(!\modified_datapath|myregfile|m~20_q ),
	.datae(!\instruction_decoder|Mux4~0_combout ),
	.dataf(!\instruction_decoder|Mux5~0_combout ),
	.datag(!\modified_datapath|myregfile|m~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~208 .extended_lut = "on";
defparam \modified_datapath|myregfile|m~208 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \modified_datapath|myregfile|m~208 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N15
cyclonev_lcell_comb \modified_datapath|myregfile|m~68feeder (
// Equation(s):
// \modified_datapath|myregfile|m~68feeder_combout  = ( \modified_datapath|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~68feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~68feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~68feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~68feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N17
dffeas \modified_datapath|myregfile|m~68 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~68feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~68 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~68 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N54
cyclonev_lcell_comb \modified_datapath|myregfile|m~144 (
// Equation(s):
// \modified_datapath|myregfile|m~144_combout  = ( !\instruction_decoder|Mux4~0_combout  & ( ((!\instruction_decoder|Mux3~0_combout  & (((\modified_datapath|myregfile|m~208_combout )))) # (\instruction_decoder|Mux3~0_combout  & 
// ((!\modified_datapath|myregfile|m~208_combout  & ((\modified_datapath|myregfile|m~68_q ))) # (\modified_datapath|myregfile|m~208_combout  & (\modified_datapath|myregfile|m~84_q ))))) ) ) # ( \instruction_decoder|Mux4~0_combout  & ( 
// ((!\instruction_decoder|Mux3~0_combout  & (((\modified_datapath|myregfile|m~208_combout )))) # (\instruction_decoder|Mux3~0_combout  & ((!\modified_datapath|myregfile|m~208_combout  & ((\modified_datapath|myregfile|m~100_q ))) # 
// (\modified_datapath|myregfile|m~208_combout  & (\modified_datapath|myregfile|m~116_q ))))) ) )

	.dataa(!\modified_datapath|myregfile|m~84_q ),
	.datab(!\modified_datapath|myregfile|m~116_q ),
	.datac(!\modified_datapath|myregfile|m~100_q ),
	.datad(!\instruction_decoder|Mux3~0_combout ),
	.datae(!\instruction_decoder|Mux4~0_combout ),
	.dataf(!\modified_datapath|myregfile|m~208_combout ),
	.datag(!\modified_datapath|myregfile|m~68_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~144 .extended_lut = "on";
defparam \modified_datapath|myregfile|m~144 .lut_mask = 64'h000F000FFF55FF33;
defparam \modified_datapath|myregfile|m~144 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N17
dffeas \modified_datapath|B_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|myregfile|m~144_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_fsm|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|B_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|B_out[4] .is_wysiwyg = "true";
defparam \modified_datapath|B_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N12
cyclonev_lcell_comb \modified_datapath|datapath_result[3]~feeder (
// Equation(s):
// \modified_datapath|datapath_result[3]~feeder_combout  = ( \modified_datapath|myALU|Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|myALU|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|datapath_result[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|datapath_result[3]~feeder .extended_lut = "off";
defparam \modified_datapath|datapath_result[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|datapath_result[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N54
cyclonev_lcell_comb \modified_datapath|myshifter|Mux12~0 (
// Equation(s):
// \modified_datapath|myshifter|Mux12~0_combout  = ( \modified_datapath|B_out [4] & ( ((!instr_reg_dec[3] & (\modified_datapath|B_out [3])) # (instr_reg_dec[3] & ((\modified_datapath|B_out [2])))) # (instr_reg_dec[4]) ) ) # ( !\modified_datapath|B_out [4] & 
// ( (!instr_reg_dec[4] & ((!instr_reg_dec[3] & (\modified_datapath|B_out [3])) # (instr_reg_dec[3] & ((\modified_datapath|B_out [2]))))) ) )

	.dataa(!instr_reg_dec[3]),
	.datab(!instr_reg_dec[4]),
	.datac(!\modified_datapath|B_out [3]),
	.datad(!\modified_datapath|B_out [2]),
	.datae(gnd),
	.dataf(!\modified_datapath|B_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myshifter|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myshifter|Mux12~0 .extended_lut = "off";
defparam \modified_datapath|myshifter|Mux12~0 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \modified_datapath|myshifter|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N0
cyclonev_lcell_comb \modified_datapath|myALU|Mux12~0 (
// Equation(s):
// \modified_datapath|myALU|Mux12~0_combout  = ( !instr_reg_dec[11] & ( \modified_datapath|myshifter|Mux12~0_combout  & ( \modified_datapath|A_out [3] ) ) ) # ( instr_reg_dec[11] & ( !\modified_datapath|myshifter|Mux12~0_combout  ) )

	.dataa(gnd),
	.datab(!\modified_datapath|A_out [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(!instr_reg_dec[11]),
	.dataf(!\modified_datapath|myshifter|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myALU|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myALU|Mux12~0 .extended_lut = "off";
defparam \modified_datapath|myALU|Mux12~0 .lut_mask = 64'h0000FFFF33330000;
defparam \modified_datapath|myALU|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y1_N13
dffeas \modified_datapath|datapath_result[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|datapath_result[3]~feeder_combout ),
	.asdata(\modified_datapath|myALU|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(instr_reg_dec[12]),
	.ena(\controller_fsm|WideOr10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|datapath_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|datapath_result[3] .is_wysiwyg = "true";
defparam \modified_datapath|datapath_result[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N9
cyclonev_lcell_comb \modified_datapath|Mux12~0 (
// Equation(s):
// \modified_datapath|Mux12~0_combout  = ( \controller_fsm|states.AND4~q  & ( \controller_fsm|states.ADD4~q  & ( \modified_datapath|datapath_result [3] ) ) ) # ( !\controller_fsm|states.AND4~q  & ( \controller_fsm|states.ADD4~q  & ( 
// \modified_datapath|datapath_result [3] ) ) ) # ( \controller_fsm|states.AND4~q  & ( !\controller_fsm|states.ADD4~q  & ( \modified_datapath|datapath_result [3] ) ) ) # ( !\controller_fsm|states.AND4~q  & ( !\controller_fsm|states.ADD4~q  & ( 
// (!\controller_fsm|states.MOVreg3~q  & ((!\controller_fsm|states.MVN3~q  & (instr_reg_dec[3])) # (\controller_fsm|states.MVN3~q  & ((\modified_datapath|datapath_result [3]))))) # (\controller_fsm|states.MOVreg3~q  & (((\modified_datapath|datapath_result 
// [3])))) ) ) )

	.dataa(!instr_reg_dec[3]),
	.datab(!\controller_fsm|states.MOVreg3~q ),
	.datac(!\modified_datapath|datapath_result [3]),
	.datad(!\controller_fsm|states.MVN3~q ),
	.datae(!\controller_fsm|states.AND4~q ),
	.dataf(!\controller_fsm|states.ADD4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|Mux12~0 .extended_lut = "off";
defparam \modified_datapath|Mux12~0 .lut_mask = 64'h470F0F0F0F0F0F0F;
defparam \modified_datapath|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N21
cyclonev_lcell_comb \modified_datapath|myregfile|m~83feeder (
// Equation(s):
// \modified_datapath|myregfile|m~83feeder_combout  = ( \modified_datapath|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~83feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~83feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~83feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~83feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N23
dffeas \modified_datapath|myregfile|m~83 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~83feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~83 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N5
dffeas \modified_datapath|myregfile|m~99 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~99 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~99 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N52
dffeas \modified_datapath|myregfile|m~115 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~115 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~115 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N5
dffeas \modified_datapath|myregfile|m~19 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~19 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N43
dffeas \modified_datapath|myregfile|m~51 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~51 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y2_N59
dffeas \modified_datapath|myregfile|m~35 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~35 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y2_N49
dffeas \modified_datapath|myregfile|m~3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~3 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N42
cyclonev_lcell_comb \modified_datapath|myregfile|m~204 (
// Equation(s):
// \modified_datapath|myregfile|m~204_combout  = ( !\instruction_decoder|Mux4~0_combout  & ( ((!\instruction_decoder|Mux5~0_combout  & (((\modified_datapath|myregfile|m~3_q  & !\instruction_decoder|Mux3~0_combout )))) # (\instruction_decoder|Mux5~0_combout  
// & (((\instruction_decoder|Mux3~0_combout )) # (\modified_datapath|myregfile|m~19_q )))) ) ) # ( \instruction_decoder|Mux4~0_combout  & ( ((!\instruction_decoder|Mux5~0_combout  & (((\modified_datapath|myregfile|m~35_q  & 
// !\instruction_decoder|Mux3~0_combout )))) # (\instruction_decoder|Mux5~0_combout  & (((\instruction_decoder|Mux3~0_combout )) # (\modified_datapath|myregfile|m~51_q )))) ) )

	.dataa(!\modified_datapath|myregfile|m~19_q ),
	.datab(!\modified_datapath|myregfile|m~51_q ),
	.datac(!\modified_datapath|myregfile|m~35_q ),
	.datad(!\instruction_decoder|Mux5~0_combout ),
	.datae(!\instruction_decoder|Mux4~0_combout ),
	.dataf(!\instruction_decoder|Mux3~0_combout ),
	.datag(!\modified_datapath|myregfile|m~3_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~204 .extended_lut = "on";
defparam \modified_datapath|myregfile|m~204 .lut_mask = 64'h0F550F3300FF00FF;
defparam \modified_datapath|myregfile|m~204 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N59
dffeas \modified_datapath|myregfile|m~67 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~67 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~67 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N3
cyclonev_lcell_comb \modified_datapath|myregfile|m~140 (
// Equation(s):
// \modified_datapath|myregfile|m~140_combout  = ( !\instruction_decoder|Mux4~0_combout  & ( (!\instruction_decoder|Mux3~0_combout  & ((((\modified_datapath|myregfile|m~204_combout ))))) # (\instruction_decoder|Mux3~0_combout  & 
// (((!\modified_datapath|myregfile|m~204_combout  & ((\modified_datapath|myregfile|m~67_q ))) # (\modified_datapath|myregfile|m~204_combout  & (\modified_datapath|myregfile|m~83_q ))))) ) ) # ( \instruction_decoder|Mux4~0_combout  & ( 
// ((!\instruction_decoder|Mux3~0_combout  & (((\modified_datapath|myregfile|m~204_combout )))) # (\instruction_decoder|Mux3~0_combout  & ((!\modified_datapath|myregfile|m~204_combout  & (\modified_datapath|myregfile|m~99_q )) # 
// (\modified_datapath|myregfile|m~204_combout  & ((\modified_datapath|myregfile|m~115_q )))))) ) )

	.dataa(!\modified_datapath|myregfile|m~83_q ),
	.datab(!\instruction_decoder|Mux3~0_combout ),
	.datac(!\modified_datapath|myregfile|m~99_q ),
	.datad(!\modified_datapath|myregfile|m~115_q ),
	.datae(!\instruction_decoder|Mux4~0_combout ),
	.dataf(!\modified_datapath|myregfile|m~204_combout ),
	.datag(!\modified_datapath|myregfile|m~67_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~140 .extended_lut = "on";
defparam \modified_datapath|myregfile|m~140 .lut_mask = 64'h03030303DDDDCCFF;
defparam \modified_datapath|myregfile|m~140 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N50
dffeas \modified_datapath|B_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|myregfile|m~140_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_fsm|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|B_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|B_out[3] .is_wysiwyg = "true";
defparam \modified_datapath|B_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N45
cyclonev_lcell_comb \modified_datapath|datapath_result[2]~feeder (
// Equation(s):
// \modified_datapath|datapath_result[2]~feeder_combout  = ( \modified_datapath|myALU|Add0~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|myALU|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|datapath_result[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|datapath_result[2]~feeder .extended_lut = "off";
defparam \modified_datapath|datapath_result[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|datapath_result[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N21
cyclonev_lcell_comb \modified_datapath|myshifter|Mux13~0 (
// Equation(s):
// \modified_datapath|myshifter|Mux13~0_combout  = ( \modified_datapath|B_out [2] & ( instr_reg_dec[3] & ( (!instr_reg_dec[4] & (\modified_datapath|B_out [1])) # (instr_reg_dec[4] & ((\modified_datapath|B_out [3]))) ) ) ) # ( !\modified_datapath|B_out [2] & 
// ( instr_reg_dec[3] & ( (!instr_reg_dec[4] & (\modified_datapath|B_out [1])) # (instr_reg_dec[4] & ((\modified_datapath|B_out [3]))) ) ) ) # ( \modified_datapath|B_out [2] & ( !instr_reg_dec[3] & ( (!instr_reg_dec[4]) # (\modified_datapath|B_out [3]) ) ) ) 
// # ( !\modified_datapath|B_out [2] & ( !instr_reg_dec[3] & ( (\modified_datapath|B_out [3] & instr_reg_dec[4]) ) ) )

	.dataa(!\modified_datapath|B_out [1]),
	.datab(!\modified_datapath|B_out [3]),
	.datac(!instr_reg_dec[4]),
	.datad(gnd),
	.datae(!\modified_datapath|B_out [2]),
	.dataf(!instr_reg_dec[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myshifter|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myshifter|Mux13~0 .extended_lut = "off";
defparam \modified_datapath|myshifter|Mux13~0 .lut_mask = 64'h0303F3F353535353;
defparam \modified_datapath|myshifter|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N45
cyclonev_lcell_comb \modified_datapath|myALU|Mux13~0 (
// Equation(s):
// \modified_datapath|myALU|Mux13~0_combout  = ( \modified_datapath|myshifter|Mux13~0_combout  & ( (!instr_reg_dec[11] & \modified_datapath|A_out [2]) ) ) # ( !\modified_datapath|myshifter|Mux13~0_combout  & ( instr_reg_dec[11] ) )

	.dataa(!instr_reg_dec[11]),
	.datab(gnd),
	.datac(!\modified_datapath|A_out [2]),
	.datad(gnd),
	.datae(!\modified_datapath|myshifter|Mux13~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myALU|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myALU|Mux13~0 .extended_lut = "off";
defparam \modified_datapath|myALU|Mux13~0 .lut_mask = 64'h55550A0A55550A0A;
defparam \modified_datapath|myALU|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N46
dffeas \modified_datapath|datapath_result[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|datapath_result[2]~feeder_combout ),
	.asdata(\modified_datapath|myALU|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(instr_reg_dec[12]),
	.ena(\controller_fsm|WideOr10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|datapath_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|datapath_result[2] .is_wysiwyg = "true";
defparam \modified_datapath|datapath_result[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N54
cyclonev_lcell_comb \modified_datapath|Mux13~0 (
// Equation(s):
// \modified_datapath|Mux13~0_combout  = ( \controller_fsm|states.AND4~q  & ( \controller_fsm|states.MOVreg3~q  & ( \modified_datapath|datapath_result [2] ) ) ) # ( !\controller_fsm|states.AND4~q  & ( \controller_fsm|states.MOVreg3~q  & ( 
// \modified_datapath|datapath_result [2] ) ) ) # ( \controller_fsm|states.AND4~q  & ( !\controller_fsm|states.MOVreg3~q  & ( \modified_datapath|datapath_result [2] ) ) ) # ( !\controller_fsm|states.AND4~q  & ( !\controller_fsm|states.MOVreg3~q  & ( 
// (!\controller_fsm|states.MVN3~q  & ((!\controller_fsm|states.ADD4~q  & ((instr_reg_dec[2]))) # (\controller_fsm|states.ADD4~q  & (\modified_datapath|datapath_result [2])))) # (\controller_fsm|states.MVN3~q  & (\modified_datapath|datapath_result [2])) ) ) 
// )

	.dataa(!\controller_fsm|states.MVN3~q ),
	.datab(!\modified_datapath|datapath_result [2]),
	.datac(!\controller_fsm|states.ADD4~q ),
	.datad(!instr_reg_dec[2]),
	.datae(!\controller_fsm|states.AND4~q ),
	.dataf(!\controller_fsm|states.MOVreg3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|Mux13~0 .extended_lut = "off";
defparam \modified_datapath|Mux13~0 .lut_mask = 64'h13B3333333333333;
defparam \modified_datapath|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N13
dffeas \modified_datapath|myregfile|m~82 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~82 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~82 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N54
cyclonev_lcell_comb \modified_datapath|myregfile|m~98feeder (
// Equation(s):
// \modified_datapath|myregfile|m~98feeder_combout  = ( \modified_datapath|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~98feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~98feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~98feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~98feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y2_N55
dffeas \modified_datapath|myregfile|m~98 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~98feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~98 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~98 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N3
cyclonev_lcell_comb \modified_datapath|myregfile|m~114feeder (
// Equation(s):
// \modified_datapath|myregfile|m~114feeder_combout  = ( \modified_datapath|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~114feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~114feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~114feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~114feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N4
dffeas \modified_datapath|myregfile|m~114 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~114feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~114 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~114 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N36
cyclonev_lcell_comb \modified_datapath|myregfile|m~18feeder (
// Equation(s):
// \modified_datapath|myregfile|m~18feeder_combout  = ( \modified_datapath|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~18feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~18feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~18feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~18feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N37
dffeas \modified_datapath|myregfile|m~18 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~18feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~18 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N14
dffeas \modified_datapath|myregfile|m~50 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~50 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y2_N26
dffeas \modified_datapath|myregfile|m~34 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~34 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~34 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N57
cyclonev_lcell_comb \modified_datapath|myregfile|m~2feeder (
// Equation(s):
// \modified_datapath|myregfile|m~2feeder_combout  = ( \modified_datapath|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~2feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y2_N58
dffeas \modified_datapath|myregfile|m~2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~2feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~2 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N12
cyclonev_lcell_comb \modified_datapath|myregfile|m~200 (
// Equation(s):
// \modified_datapath|myregfile|m~200_combout  = ( !\instruction_decoder|Mux4~0_combout  & ( ((!\instruction_decoder|Mux3~0_combout  & ((!\instruction_decoder|Mux5~0_combout  & ((\modified_datapath|myregfile|m~2_q ))) # (\instruction_decoder|Mux5~0_combout  
// & (\modified_datapath|myregfile|m~18_q )))) # (\instruction_decoder|Mux3~0_combout  & (((\instruction_decoder|Mux5~0_combout ))))) ) ) # ( \instruction_decoder|Mux4~0_combout  & ( ((!\instruction_decoder|Mux3~0_combout  & 
// ((!\instruction_decoder|Mux5~0_combout  & ((\modified_datapath|myregfile|m~34_q ))) # (\instruction_decoder|Mux5~0_combout  & (\modified_datapath|myregfile|m~50_q )))) # (\instruction_decoder|Mux3~0_combout  & (((\instruction_decoder|Mux5~0_combout ))))) 
// ) )

	.dataa(!\modified_datapath|myregfile|m~18_q ),
	.datab(!\modified_datapath|myregfile|m~50_q ),
	.datac(!\modified_datapath|myregfile|m~34_q ),
	.datad(!\instruction_decoder|Mux3~0_combout ),
	.datae(!\instruction_decoder|Mux4~0_combout ),
	.dataf(!\instruction_decoder|Mux5~0_combout ),
	.datag(!\modified_datapath|myregfile|m~2_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~200 .extended_lut = "on";
defparam \modified_datapath|myregfile|m~200 .lut_mask = 64'h0F000F0055FF33FF;
defparam \modified_datapath|myregfile|m~200 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N24
cyclonev_lcell_comb \modified_datapath|myregfile|m~66feeder (
// Equation(s):
// \modified_datapath|myregfile|m~66feeder_combout  = ( \modified_datapath|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~66feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~66feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~66feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~66feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y2_N26
dffeas \modified_datapath|myregfile|m~66 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~66feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~66 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~66 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N6
cyclonev_lcell_comb \modified_datapath|myregfile|m~136 (
// Equation(s):
// \modified_datapath|myregfile|m~136_combout  = ( !\instruction_decoder|Mux4~0_combout  & ( (!\instruction_decoder|Mux3~0_combout  & ((((\modified_datapath|myregfile|m~200_combout ))))) # (\instruction_decoder|Mux3~0_combout  & 
// (((!\modified_datapath|myregfile|m~200_combout  & ((\modified_datapath|myregfile|m~66_q ))) # (\modified_datapath|myregfile|m~200_combout  & (\modified_datapath|myregfile|m~82_q ))))) ) ) # ( \instruction_decoder|Mux4~0_combout  & ( 
// ((!\instruction_decoder|Mux3~0_combout  & (((\modified_datapath|myregfile|m~200_combout )))) # (\instruction_decoder|Mux3~0_combout  & ((!\modified_datapath|myregfile|m~200_combout  & (\modified_datapath|myregfile|m~98_q )) # 
// (\modified_datapath|myregfile|m~200_combout  & ((\modified_datapath|myregfile|m~114_q )))))) ) )

	.dataa(!\modified_datapath|myregfile|m~82_q ),
	.datab(!\instruction_decoder|Mux3~0_combout ),
	.datac(!\modified_datapath|myregfile|m~98_q ),
	.datad(!\modified_datapath|myregfile|m~114_q ),
	.datae(!\instruction_decoder|Mux4~0_combout ),
	.dataf(!\modified_datapath|myregfile|m~200_combout ),
	.datag(!\modified_datapath|myregfile|m~66_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~136 .extended_lut = "on";
defparam \modified_datapath|myregfile|m~136 .lut_mask = 64'h03030303DDDDCCFF;
defparam \modified_datapath|myregfile|m~136 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N5
dffeas \modified_datapath|B_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|myregfile|m~136_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_fsm|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|B_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|B_out[2] .is_wysiwyg = "true";
defparam \modified_datapath|B_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N18
cyclonev_lcell_comb \modified_datapath|datapath_result[1]~feeder (
// Equation(s):
// \modified_datapath|datapath_result[1]~feeder_combout  = ( \modified_datapath|myALU|Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|myALU|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|datapath_result[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|datapath_result[1]~feeder .extended_lut = "off";
defparam \modified_datapath|datapath_result[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|datapath_result[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N57
cyclonev_lcell_comb \modified_datapath|myshifter|Mux14~0 (
// Equation(s):
// \modified_datapath|myshifter|Mux14~0_combout  = ( instr_reg_dec[3] & ( (!instr_reg_dec[4] & (\modified_datapath|B_out [0])) # (instr_reg_dec[4] & ((\modified_datapath|B_out [2]))) ) ) # ( !instr_reg_dec[3] & ( (!instr_reg_dec[4] & 
// ((\modified_datapath|B_out [1]))) # (instr_reg_dec[4] & (\modified_datapath|B_out [2])) ) )

	.dataa(!instr_reg_dec[4]),
	.datab(!\modified_datapath|B_out [0]),
	.datac(!\modified_datapath|B_out [2]),
	.datad(!\modified_datapath|B_out [1]),
	.datae(gnd),
	.dataf(!instr_reg_dec[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myshifter|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myshifter|Mux14~0 .extended_lut = "off";
defparam \modified_datapath|myshifter|Mux14~0 .lut_mask = 64'h05AF05AF27272727;
defparam \modified_datapath|myshifter|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N54
cyclonev_lcell_comb \modified_datapath|myALU|Mux14~0 (
// Equation(s):
// \modified_datapath|myALU|Mux14~0_combout  = ( instr_reg_dec[11] & ( !\modified_datapath|myshifter|Mux14~0_combout  ) ) # ( !instr_reg_dec[11] & ( (\modified_datapath|A_out [1] & \modified_datapath|myshifter|Mux14~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\modified_datapath|A_out [1]),
	.datad(!\modified_datapath|myshifter|Mux14~0_combout ),
	.datae(gnd),
	.dataf(!instr_reg_dec[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myALU|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myALU|Mux14~0 .extended_lut = "off";
defparam \modified_datapath|myALU|Mux14~0 .lut_mask = 64'h000F000FFF00FF00;
defparam \modified_datapath|myALU|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N20
dffeas \modified_datapath|datapath_result[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|datapath_result[1]~feeder_combout ),
	.asdata(\modified_datapath|myALU|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(instr_reg_dec[12]),
	.ena(\controller_fsm|WideOr10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|datapath_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|datapath_result[1] .is_wysiwyg = "true";
defparam \modified_datapath|datapath_result[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N51
cyclonev_lcell_comb \modified_datapath|Mux14~0 (
// Equation(s):
// \modified_datapath|Mux14~0_combout  = ( \modified_datapath|datapath_result [1] & ( \controller_fsm|states.MVN3~q  ) ) # ( \modified_datapath|datapath_result [1] & ( !\controller_fsm|states.MVN3~q  & ( (((\controller_fsm|states.AND4~q ) # 
// (instr_reg_dec[1])) # (\controller_fsm|states.MOVreg3~q )) # (\controller_fsm|states.ADD4~q ) ) ) ) # ( !\modified_datapath|datapath_result [1] & ( !\controller_fsm|states.MVN3~q  & ( (!\controller_fsm|states.ADD4~q  & (!\controller_fsm|states.MOVreg3~q  
// & (instr_reg_dec[1] & !\controller_fsm|states.AND4~q ))) ) ) )

	.dataa(!\controller_fsm|states.ADD4~q ),
	.datab(!\controller_fsm|states.MOVreg3~q ),
	.datac(!instr_reg_dec[1]),
	.datad(!\controller_fsm|states.AND4~q ),
	.datae(!\modified_datapath|datapath_result [1]),
	.dataf(!\controller_fsm|states.MVN3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|Mux14~0 .extended_lut = "off";
defparam \modified_datapath|Mux14~0 .lut_mask = 64'h08007FFF0000FFFF;
defparam \modified_datapath|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N6
cyclonev_lcell_comb \modified_datapath|myregfile|m~113feeder (
// Equation(s):
// \modified_datapath|myregfile|m~113feeder_combout  = ( \modified_datapath|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~113feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~113feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~113feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~113feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N8
dffeas \modified_datapath|myregfile|m~113 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~113feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~113 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~113 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y1_N52
dffeas \modified_datapath|myregfile|m~81 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~81 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~81 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N57
cyclonev_lcell_comb \modified_datapath|myregfile|m~97feeder (
// Equation(s):
// \modified_datapath|myregfile|m~97feeder_combout  = ( \modified_datapath|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~97feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~97feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~97feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~97feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y2_N59
dffeas \modified_datapath|myregfile|m~97 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~97feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~97 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~97 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y2_N7
dffeas \modified_datapath|myregfile|m~49 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\modified_datapath|myregfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~49 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~49 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N42
cyclonev_lcell_comb \modified_datapath|myregfile|m~17feeder (
// Equation(s):
// \modified_datapath|myregfile|m~17feeder_combout  = ( \modified_datapath|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~17feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~17feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~17feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~17feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N44
dffeas \modified_datapath|myregfile|m~17 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~17feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~17 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~17 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N36
cyclonev_lcell_comb \modified_datapath|myregfile|m~33feeder (
// Equation(s):
// \modified_datapath|myregfile|m~33feeder_combout  = ( \modified_datapath|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~33feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~33feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~33feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~33feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y2_N37
dffeas \modified_datapath|myregfile|m~33 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~33feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~33 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~33 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N33
cyclonev_lcell_comb \modified_datapath|myregfile|m~1feeder (
// Equation(s):
// \modified_datapath|myregfile|m~1feeder_combout  = ( \modified_datapath|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~1feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y2_N34
dffeas \modified_datapath|myregfile|m~1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~1 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N6
cyclonev_lcell_comb \modified_datapath|myregfile|m~192 (
// Equation(s):
// \modified_datapath|myregfile|m~192_combout  = ( !\instruction_decoder|Mux4~0_combout  & ( ((!\instruction_decoder|Mux5~0_combout  & (((\modified_datapath|myregfile|m~1_q  & !\instruction_decoder|Mux3~0_combout )))) # (\instruction_decoder|Mux5~0_combout  
// & (((\instruction_decoder|Mux3~0_combout )) # (\modified_datapath|myregfile|m~17_q )))) ) ) # ( \instruction_decoder|Mux4~0_combout  & ( ((!\instruction_decoder|Mux5~0_combout  & (((\modified_datapath|myregfile|m~33_q  & 
// !\instruction_decoder|Mux3~0_combout )))) # (\instruction_decoder|Mux5~0_combout  & (((\instruction_decoder|Mux3~0_combout )) # (\modified_datapath|myregfile|m~49_q )))) ) )

	.dataa(!\modified_datapath|myregfile|m~49_q ),
	.datab(!\modified_datapath|myregfile|m~17_q ),
	.datac(!\modified_datapath|myregfile|m~33_q ),
	.datad(!\instruction_decoder|Mux5~0_combout ),
	.datae(!\instruction_decoder|Mux4~0_combout ),
	.dataf(!\instruction_decoder|Mux3~0_combout ),
	.datag(!\modified_datapath|myregfile|m~1_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~192 .extended_lut = "on";
defparam \modified_datapath|myregfile|m~192 .lut_mask = 64'h0F330F5500FF00FF;
defparam \modified_datapath|myregfile|m~192 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N36
cyclonev_lcell_comb \modified_datapath|myregfile|m~65feeder (
// Equation(s):
// \modified_datapath|myregfile|m~65feeder_combout  = ( \modified_datapath|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~65feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~65feeder .extended_lut = "off";
defparam \modified_datapath|myregfile|m~65feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|myregfile|m~65feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y2_N37
dffeas \modified_datapath|myregfile|m~65 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myregfile|m~65feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\modified_datapath|myregfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|myregfile|m~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|myregfile|m~65 .is_wysiwyg = "true";
defparam \modified_datapath|myregfile|m~65 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N12
cyclonev_lcell_comb \modified_datapath|myregfile|m~128 (
// Equation(s):
// \modified_datapath|myregfile|m~128_combout  = ( !\instruction_decoder|Mux4~0_combout  & ( ((!\instruction_decoder|Mux3~0_combout  & (((\modified_datapath|myregfile|m~192_combout )))) # (\instruction_decoder|Mux3~0_combout  & 
// ((!\modified_datapath|myregfile|m~192_combout  & ((\modified_datapath|myregfile|m~65_q ))) # (\modified_datapath|myregfile|m~192_combout  & (\modified_datapath|myregfile|m~81_q ))))) ) ) # ( \instruction_decoder|Mux4~0_combout  & ( 
// ((!\instruction_decoder|Mux3~0_combout  & (((\modified_datapath|myregfile|m~192_combout )))) # (\instruction_decoder|Mux3~0_combout  & ((!\modified_datapath|myregfile|m~192_combout  & ((\modified_datapath|myregfile|m~97_q ))) # 
// (\modified_datapath|myregfile|m~192_combout  & (\modified_datapath|myregfile|m~113_q ))))) ) )

	.dataa(!\modified_datapath|myregfile|m~113_q ),
	.datab(!\modified_datapath|myregfile|m~81_q ),
	.datac(!\modified_datapath|myregfile|m~97_q ),
	.datad(!\instruction_decoder|Mux3~0_combout ),
	.datae(!\instruction_decoder|Mux4~0_combout ),
	.dataf(!\modified_datapath|myregfile|m~192_combout ),
	.datag(!\modified_datapath|myregfile|m~65_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myregfile|m~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myregfile|m~128 .extended_lut = "on";
defparam \modified_datapath|myregfile|m~128 .lut_mask = 64'h000F000FFF33FF55;
defparam \modified_datapath|myregfile|m~128 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N2
dffeas \modified_datapath|B_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\modified_datapath|myregfile|m~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_fsm|WideOr3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|B_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|B_out[1] .is_wysiwyg = "true";
defparam \modified_datapath|B_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N39
cyclonev_lcell_comb \modified_datapath|datapath_result[0]~feeder (
// Equation(s):
// \modified_datapath|datapath_result[0]~feeder_combout  = ( \modified_datapath|myALU|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|myALU|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|datapath_result[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|datapath_result[0]~feeder .extended_lut = "off";
defparam \modified_datapath|datapath_result[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|datapath_result[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N15
cyclonev_lcell_comb \modified_datapath|myALU|Mux15~0 (
// Equation(s):
// \modified_datapath|myALU|Mux15~0_combout  = ( \modified_datapath|B_out [0] & ( instr_reg_dec[3] & ( (!\modified_datapath|B_out [1] & (instr_reg_dec[11])) # (\modified_datapath|B_out [1] & ((!instr_reg_dec[11] & (\modified_datapath|A_out [0] & 
// instr_reg_dec[4])) # (instr_reg_dec[11] & ((!instr_reg_dec[4]))))) ) ) ) # ( !\modified_datapath|B_out [0] & ( instr_reg_dec[3] & ( (!\modified_datapath|B_out [1] & (instr_reg_dec[11])) # (\modified_datapath|B_out [1] & ((!instr_reg_dec[11] & 
// (\modified_datapath|A_out [0] & instr_reg_dec[4])) # (instr_reg_dec[11] & ((!instr_reg_dec[4]))))) ) ) ) # ( \modified_datapath|B_out [0] & ( !instr_reg_dec[3] & ( (!instr_reg_dec[11] & (\modified_datapath|A_out [0] & ((!instr_reg_dec[4]) # 
// (\modified_datapath|B_out [1])))) # (instr_reg_dec[11] & (!\modified_datapath|B_out [1] & ((instr_reg_dec[4])))) ) ) ) # ( !\modified_datapath|B_out [0] & ( !instr_reg_dec[3] & ( (!\modified_datapath|B_out [1] & (instr_reg_dec[11])) # 
// (\modified_datapath|B_out [1] & ((!instr_reg_dec[11] & (\modified_datapath|A_out [0] & instr_reg_dec[4])) # (instr_reg_dec[11] & ((!instr_reg_dec[4]))))) ) ) )

	.dataa(!\modified_datapath|B_out [1]),
	.datab(!instr_reg_dec[11]),
	.datac(!\modified_datapath|A_out [0]),
	.datad(!instr_reg_dec[4]),
	.datae(!\modified_datapath|B_out [0]),
	.dataf(!instr_reg_dec[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myALU|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myALU|Mux15~0 .extended_lut = "off";
defparam \modified_datapath|myALU|Mux15~0 .lut_mask = 64'h33260C2633263326;
defparam \modified_datapath|myALU|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N40
dffeas \modified_datapath|datapath_result[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|datapath_result[0]~feeder_combout ),
	.asdata(\modified_datapath|myALU|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(instr_reg_dec[12]),
	.ena(\controller_fsm|WideOr10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|datapath_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|datapath_result[0] .is_wysiwyg = "true";
defparam \modified_datapath|datapath_result[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N15
cyclonev_lcell_comb \modified_datapath|N_result~feeder (
// Equation(s):
// \modified_datapath|N_result~feeder_combout  = ( \modified_datapath|myALU|Add0~61_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\modified_datapath|myALU|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|N_result~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|N_result~feeder .extended_lut = "off";
defparam \modified_datapath|N_result~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \modified_datapath|N_result~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N16
dffeas \modified_datapath|N_result (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|N_result~feeder_combout ),
	.asdata(\modified_datapath|myALU|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(instr_reg_dec[12]),
	.ena(\controller_fsm|states.CMP3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|N_result~q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|N_result .is_wysiwyg = "true";
defparam \modified_datapath|N_result .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N12
cyclonev_lcell_comb \modified_datapath|myALU|ZNV[0]~0 (
// Equation(s):
// \modified_datapath|myALU|ZNV[0]~0_combout  = ( \modified_datapath|myshifter|Mux0~0_combout  & ( (\modified_datapath|A_out [15] & ((!instr_reg_dec[12] & ((!\modified_datapath|myALU|Add0~61_sumout ))) # (instr_reg_dec[12] & (instr_reg_dec[11])))) ) ) # ( 
// !\modified_datapath|myshifter|Mux0~0_combout  & ( (!\modified_datapath|A_out [15] & ((!instr_reg_dec[12] & ((\modified_datapath|myALU|Add0~61_sumout ))) # (instr_reg_dec[12] & (instr_reg_dec[11])))) ) )

	.dataa(!instr_reg_dec[12]),
	.datab(!\modified_datapath|A_out [15]),
	.datac(!instr_reg_dec[11]),
	.datad(!\modified_datapath|myALU|Add0~61_sumout ),
	.datae(gnd),
	.dataf(!\modified_datapath|myshifter|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myALU|ZNV[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myALU|ZNV[0]~0 .extended_lut = "off";
defparam \modified_datapath|myALU|ZNV[0]~0 .lut_mask = 64'h048C048C23012301;
defparam \modified_datapath|myALU|ZNV[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N14
dffeas \modified_datapath|V_result (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myALU|ZNV[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_fsm|states.CMP3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|V_result~q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|V_result .is_wysiwyg = "true";
defparam \modified_datapath|V_result .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N54
cyclonev_lcell_comb \modified_datapath|myALU|Equal0~1 (
// Equation(s):
// \modified_datapath|myALU|Equal0~1_combout  = ( \modified_datapath|A_out [10] & ( \modified_datapath|myshifter|Mux5~0_combout  & ( (instr_reg_dec[12] & ((!\modified_datapath|myshifter|Mux4~0_combout ) # (!instr_reg_dec[11]))) ) ) ) # ( 
// !\modified_datapath|A_out [10] & ( \modified_datapath|myshifter|Mux5~0_combout  & ( (instr_reg_dec[12] & ((!\modified_datapath|myshifter|Mux4~0_combout  & (instr_reg_dec[11])) # (\modified_datapath|myshifter|Mux4~0_combout  & (!instr_reg_dec[11] & 
// \modified_datapath|A_out [11])))) ) ) ) # ( \modified_datapath|A_out [10] & ( !\modified_datapath|myshifter|Mux5~0_combout  & ( (instr_reg_dec[12] & (((\modified_datapath|myshifter|Mux4~0_combout  & \modified_datapath|A_out [11])) # (instr_reg_dec[11]))) 
// ) ) ) # ( !\modified_datapath|A_out [10] & ( !\modified_datapath|myshifter|Mux5~0_combout  & ( (instr_reg_dec[12] & (((\modified_datapath|myshifter|Mux4~0_combout  & \modified_datapath|A_out [11])) # (instr_reg_dec[11]))) ) ) )

	.dataa(!instr_reg_dec[12]),
	.datab(!\modified_datapath|myshifter|Mux4~0_combout ),
	.datac(!instr_reg_dec[11]),
	.datad(!\modified_datapath|A_out [11]),
	.datae(!\modified_datapath|A_out [10]),
	.dataf(!\modified_datapath|myshifter|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myALU|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myALU|Equal0~1 .extended_lut = "off";
defparam \modified_datapath|myALU|Equal0~1 .lut_mask = 64'h0515051504145454;
defparam \modified_datapath|myALU|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N30
cyclonev_lcell_comb \modified_datapath|myALU|Equal0~8 (
// Equation(s):
// \modified_datapath|myALU|Equal0~8_combout  = ( instr_reg_dec[12] & ( \modified_datapath|A_out [13] & ( (!\modified_datapath|myshifter|Mux2~0_combout  & (((\modified_datapath|myshifter|Mux3~0_combout  & \modified_datapath|A_out [12])) # 
// (instr_reg_dec[11]))) # (\modified_datapath|myshifter|Mux2~0_combout  & ((!instr_reg_dec[11]) # ((!\modified_datapath|myshifter|Mux3~0_combout )))) ) ) ) # ( instr_reg_dec[12] & ( !\modified_datapath|A_out [13] & ( (!instr_reg_dec[11] & 
// (((\modified_datapath|myshifter|Mux3~0_combout  & \modified_datapath|A_out [12])))) # (instr_reg_dec[11] & ((!\modified_datapath|myshifter|Mux2~0_combout ) # ((!\modified_datapath|myshifter|Mux3~0_combout )))) ) ) )

	.dataa(!\modified_datapath|myshifter|Mux2~0_combout ),
	.datab(!instr_reg_dec[11]),
	.datac(!\modified_datapath|myshifter|Mux3~0_combout ),
	.datad(!\modified_datapath|A_out [12]),
	.datae(!instr_reg_dec[12]),
	.dataf(!\modified_datapath|A_out [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myALU|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myALU|Equal0~8 .extended_lut = "off";
defparam \modified_datapath|myALU|Equal0~8 .lut_mask = 64'h0000323E0000767E;
defparam \modified_datapath|myALU|Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N42
cyclonev_lcell_comb \modified_datapath|myALU|Equal0~9 (
// Equation(s):
// \modified_datapath|myALU|Equal0~9_combout  = ( instr_reg_dec[12] & ( \modified_datapath|myALU|Add0~9_sumout  & ( (!\modified_datapath|myALU|Mux1~0_combout  & !\modified_datapath|myALU|Equal0~8_combout ) ) ) ) # ( instr_reg_dec[12] & ( 
// !\modified_datapath|myALU|Add0~9_sumout  & ( (!\modified_datapath|myALU|Mux1~0_combout  & !\modified_datapath|myALU|Equal0~8_combout ) ) ) ) # ( !instr_reg_dec[12] & ( !\modified_datapath|myALU|Add0~9_sumout  & ( 
// (!\modified_datapath|myALU|Equal0~8_combout  & (!\modified_datapath|myALU|Add0~1_sumout  & !\modified_datapath|myALU|Add0~5_sumout )) ) ) )

	.dataa(!\modified_datapath|myALU|Mux1~0_combout ),
	.datab(!\modified_datapath|myALU|Equal0~8_combout ),
	.datac(!\modified_datapath|myALU|Add0~1_sumout ),
	.datad(!\modified_datapath|myALU|Add0~5_sumout ),
	.datae(!instr_reg_dec[12]),
	.dataf(!\modified_datapath|myALU|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myALU|Equal0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myALU|Equal0~9 .extended_lut = "off";
defparam \modified_datapath|myALU|Equal0~9 .lut_mask = 64'hC000888800008888;
defparam \modified_datapath|myALU|Equal0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N21
cyclonev_lcell_comb \modified_datapath|myALU|Equal0~2 (
// Equation(s):
// \modified_datapath|myALU|Equal0~2_combout  = ( \modified_datapath|myALU|Mux15~0_combout  & ( instr_reg_dec[12] ) ) # ( !\modified_datapath|myALU|Mux15~0_combout  & ( (instr_reg_dec[12] & ((!\modified_datapath|myshifter|Mux14~0_combout  & 
// ((instr_reg_dec[11]))) # (\modified_datapath|myshifter|Mux14~0_combout  & (\modified_datapath|A_out [1] & !instr_reg_dec[11])))) ) )

	.dataa(!\modified_datapath|A_out [1]),
	.datab(!instr_reg_dec[12]),
	.datac(!\modified_datapath|myshifter|Mux14~0_combout ),
	.datad(!instr_reg_dec[11]),
	.datae(gnd),
	.dataf(!\modified_datapath|myALU|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myALU|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myALU|Equal0~2 .extended_lut = "off";
defparam \modified_datapath|myALU|Equal0~2 .lut_mask = 64'h0130013033333333;
defparam \modified_datapath|myALU|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N24
cyclonev_lcell_comb \modified_datapath|myALU|Equal0~5 (
// Equation(s):
// \modified_datapath|myALU|Equal0~5_combout  = ( \modified_datapath|myshifter|Mux8~0_combout  & ( \modified_datapath|myshifter|Mux9~0_combout  & ( (instr_reg_dec[12] & (!instr_reg_dec[11] & ((\modified_datapath|A_out [7]) # (\modified_datapath|A_out [6])))) 
// ) ) ) # ( !\modified_datapath|myshifter|Mux8~0_combout  & ( \modified_datapath|myshifter|Mux9~0_combout  & ( (instr_reg_dec[12] & ((\modified_datapath|A_out [6]) # (instr_reg_dec[11]))) ) ) ) # ( \modified_datapath|myshifter|Mux8~0_combout  & ( 
// !\modified_datapath|myshifter|Mux9~0_combout  & ( (instr_reg_dec[12] & ((\modified_datapath|A_out [7]) # (instr_reg_dec[11]))) ) ) ) # ( !\modified_datapath|myshifter|Mux8~0_combout  & ( !\modified_datapath|myshifter|Mux9~0_combout  & ( (instr_reg_dec[12] 
// & instr_reg_dec[11]) ) ) )

	.dataa(!instr_reg_dec[12]),
	.datab(!instr_reg_dec[11]),
	.datac(!\modified_datapath|A_out [6]),
	.datad(!\modified_datapath|A_out [7]),
	.datae(!\modified_datapath|myshifter|Mux8~0_combout ),
	.dataf(!\modified_datapath|myshifter|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myALU|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myALU|Equal0~5 .extended_lut = "off";
defparam \modified_datapath|myALU|Equal0~5 .lut_mask = 64'h1111115515150444;
defparam \modified_datapath|myALU|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N54
cyclonev_lcell_comb \modified_datapath|myALU|Equal0~6 (
// Equation(s):
// \modified_datapath|myALU|Equal0~6_combout  = ( instr_reg_dec[11] & ( \modified_datapath|myshifter|Mux6~0_combout  & ( (!\modified_datapath|myshifter|Mux7~0_combout  & instr_reg_dec[12]) ) ) ) # ( !instr_reg_dec[11] & ( 
// \modified_datapath|myshifter|Mux6~0_combout  & ( (instr_reg_dec[12] & (((\modified_datapath|myshifter|Mux7~0_combout  & \modified_datapath|A_out [8])) # (\modified_datapath|A_out[9]~DUPLICATE_q ))) ) ) ) # ( instr_reg_dec[11] & ( 
// !\modified_datapath|myshifter|Mux6~0_combout  & ( instr_reg_dec[12] ) ) ) # ( !instr_reg_dec[11] & ( !\modified_datapath|myshifter|Mux6~0_combout  & ( (\modified_datapath|myshifter|Mux7~0_combout  & (\modified_datapath|A_out [8] & instr_reg_dec[12])) ) ) 
// )

	.dataa(!\modified_datapath|myshifter|Mux7~0_combout ),
	.datab(!\modified_datapath|A_out[9]~DUPLICATE_q ),
	.datac(!\modified_datapath|A_out [8]),
	.datad(!instr_reg_dec[12]),
	.datae(!instr_reg_dec[11]),
	.dataf(!\modified_datapath|myshifter|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myALU|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myALU|Equal0~6 .extended_lut = "off";
defparam \modified_datapath|myALU|Equal0~6 .lut_mask = 64'h000500FF003700AA;
defparam \modified_datapath|myALU|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N21
cyclonev_lcell_comb \modified_datapath|myALU|Equal0~4 (
// Equation(s):
// \modified_datapath|myALU|Equal0~4_combout  = ( \modified_datapath|A_out [5] & ( \modified_datapath|myshifter|Mux11~0_combout  & ( (instr_reg_dec[12] & ((!instr_reg_dec[11] & ((\modified_datapath|myshifter|Mux10~0_combout ) # 
// (\modified_datapath|A_out[4]~DUPLICATE_q ))) # (instr_reg_dec[11] & ((!\modified_datapath|myshifter|Mux10~0_combout ))))) ) ) ) # ( !\modified_datapath|A_out [5] & ( \modified_datapath|myshifter|Mux11~0_combout  & ( (instr_reg_dec[12] & 
// ((!instr_reg_dec[11] & (\modified_datapath|A_out[4]~DUPLICATE_q )) # (instr_reg_dec[11] & ((!\modified_datapath|myshifter|Mux10~0_combout ))))) ) ) ) # ( \modified_datapath|A_out [5] & ( !\modified_datapath|myshifter|Mux11~0_combout  & ( 
// (instr_reg_dec[12] & ((\modified_datapath|myshifter|Mux10~0_combout ) # (instr_reg_dec[11]))) ) ) ) # ( !\modified_datapath|A_out [5] & ( !\modified_datapath|myshifter|Mux11~0_combout  & ( (instr_reg_dec[11] & instr_reg_dec[12]) ) ) )

	.dataa(!instr_reg_dec[11]),
	.datab(!\modified_datapath|A_out[4]~DUPLICATE_q ),
	.datac(!\modified_datapath|myshifter|Mux10~0_combout ),
	.datad(!instr_reg_dec[12]),
	.datae(!\modified_datapath|A_out [5]),
	.dataf(!\modified_datapath|myshifter|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myALU|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myALU|Equal0~4 .extended_lut = "off";
defparam \modified_datapath|myALU|Equal0~4 .lut_mask = 64'h0055005F0072007A;
defparam \modified_datapath|myALU|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N27
cyclonev_lcell_comb \modified_datapath|myALU|Equal0~3 (
// Equation(s):
// \modified_datapath|myALU|Equal0~3_combout  = ( \modified_datapath|myshifter|Mux13~0_combout  & ( \modified_datapath|myshifter|Mux12~0_combout  & ( (!instr_reg_dec[11] & (instr_reg_dec[12] & ((\modified_datapath|A_out [2]) # (\modified_datapath|A_out 
// [3])))) ) ) ) # ( !\modified_datapath|myshifter|Mux13~0_combout  & ( \modified_datapath|myshifter|Mux12~0_combout  & ( (instr_reg_dec[12] & ((\modified_datapath|A_out [3]) # (instr_reg_dec[11]))) ) ) ) # ( \modified_datapath|myshifter|Mux13~0_combout  & ( 
// !\modified_datapath|myshifter|Mux12~0_combout  & ( (instr_reg_dec[12] & ((\modified_datapath|A_out [2]) # (instr_reg_dec[11]))) ) ) ) # ( !\modified_datapath|myshifter|Mux13~0_combout  & ( !\modified_datapath|myshifter|Mux12~0_combout  & ( 
// (instr_reg_dec[11] & instr_reg_dec[12]) ) ) )

	.dataa(!instr_reg_dec[11]),
	.datab(!\modified_datapath|A_out [3]),
	.datac(!\modified_datapath|A_out [2]),
	.datad(!instr_reg_dec[12]),
	.datae(!\modified_datapath|myshifter|Mux13~0_combout ),
	.dataf(!\modified_datapath|myshifter|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myALU|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myALU|Equal0~3 .extended_lut = "off";
defparam \modified_datapath|myALU|Equal0~3 .lut_mask = 64'h0055005F0077002A;
defparam \modified_datapath|myALU|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N30
cyclonev_lcell_comb \modified_datapath|myALU|Equal0~7 (
// Equation(s):
// \modified_datapath|myALU|Equal0~7_combout  = ( !\modified_datapath|myALU|Equal0~3_combout  & ( (!\modified_datapath|myALU|Equal0~2_combout  & (!\modified_datapath|myALU|Equal0~5_combout  & (!\modified_datapath|myALU|Equal0~6_combout  & 
// !\modified_datapath|myALU|Equal0~4_combout ))) ) )

	.dataa(!\modified_datapath|myALU|Equal0~2_combout ),
	.datab(!\modified_datapath|myALU|Equal0~5_combout ),
	.datac(!\modified_datapath|myALU|Equal0~6_combout ),
	.datad(!\modified_datapath|myALU|Equal0~4_combout ),
	.datae(gnd),
	.dataf(!\modified_datapath|myALU|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myALU|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myALU|Equal0~7 .extended_lut = "off";
defparam \modified_datapath|myALU|Equal0~7 .lut_mask = 64'h8000800000000000;
defparam \modified_datapath|myALU|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N42
cyclonev_lcell_comb \modified_datapath|myALU|Equal0~11 (
// Equation(s):
// \modified_datapath|myALU|Equal0~11_combout  = ( \modified_datapath|myALU|Add0~33_sumout  & ( \modified_datapath|myALU|Add0~57_sumout  & ( (instr_reg_dec[12] & !\modified_datapath|myALU|Mux0~0_combout ) ) ) ) # ( !\modified_datapath|myALU|Add0~33_sumout  & 
// ( \modified_datapath|myALU|Add0~57_sumout  & ( (instr_reg_dec[12] & !\modified_datapath|myALU|Mux0~0_combout ) ) ) ) # ( \modified_datapath|myALU|Add0~33_sumout  & ( !\modified_datapath|myALU|Add0~57_sumout  & ( (instr_reg_dec[12] & 
// !\modified_datapath|myALU|Mux0~0_combout ) ) ) ) # ( !\modified_datapath|myALU|Add0~33_sumout  & ( !\modified_datapath|myALU|Add0~57_sumout  & ( (!instr_reg_dec[12] & (!\modified_datapath|myALU|Add0~37_sumout  & (!\modified_datapath|myALU|Add0~41_sumout 
// ))) # (instr_reg_dec[12] & (((!\modified_datapath|myALU|Mux0~0_combout )))) ) ) )

	.dataa(!\modified_datapath|myALU|Add0~37_sumout ),
	.datab(!instr_reg_dec[12]),
	.datac(!\modified_datapath|myALU|Add0~41_sumout ),
	.datad(!\modified_datapath|myALU|Mux0~0_combout ),
	.datae(!\modified_datapath|myALU|Add0~33_sumout ),
	.dataf(!\modified_datapath|myALU|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myALU|Equal0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myALU|Equal0~11 .extended_lut = "off";
defparam \modified_datapath|myALU|Equal0~11 .lut_mask = 64'hB380330033003300;
defparam \modified_datapath|myALU|Equal0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N9
cyclonev_lcell_comb \modified_datapath|myALU|Equal0~0 (
// Equation(s):
// \modified_datapath|myALU|Equal0~0_combout  = ( \modified_datapath|myALU|Add0~29_sumout  & ( \modified_datapath|myALU|Add0~25_sumout  & ( !instr_reg_dec[12] ) ) ) # ( !\modified_datapath|myALU|Add0~29_sumout  & ( \modified_datapath|myALU|Add0~25_sumout  & 
// ( !instr_reg_dec[12] ) ) ) # ( \modified_datapath|myALU|Add0~29_sumout  & ( !\modified_datapath|myALU|Add0~25_sumout  & ( !instr_reg_dec[12] ) ) ) # ( !\modified_datapath|myALU|Add0~29_sumout  & ( !\modified_datapath|myALU|Add0~25_sumout  & ( 
// (!instr_reg_dec[12] & (((\modified_datapath|myALU|Add0~21_sumout ) # (\modified_datapath|myALU|Add0~17_sumout )) # (\modified_datapath|myALU|Add0~13_sumout ))) ) ) )

	.dataa(!instr_reg_dec[12]),
	.datab(!\modified_datapath|myALU|Add0~13_sumout ),
	.datac(!\modified_datapath|myALU|Add0~17_sumout ),
	.datad(!\modified_datapath|myALU|Add0~21_sumout ),
	.datae(!\modified_datapath|myALU|Add0~29_sumout ),
	.dataf(!\modified_datapath|myALU|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myALU|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myALU|Equal0~0 .extended_lut = "off";
defparam \modified_datapath|myALU|Equal0~0 .lut_mask = 64'h2AAAAAAAAAAAAAAA;
defparam \modified_datapath|myALU|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N6
cyclonev_lcell_comb \modified_datapath|myALU|Equal0~12 (
// Equation(s):
// \modified_datapath|myALU|Equal0~12_combout  = ( \modified_datapath|myALU|Add0~61_sumout  & ( !instr_reg_dec[12] ) ) # ( !\modified_datapath|myALU|Add0~61_sumout  & ( (!instr_reg_dec[12] & (((\modified_datapath|myALU|Add0~45_sumout ) # 
// (\modified_datapath|myALU|Add0~49_sumout )) # (\modified_datapath|myALU|Add0~53_sumout ))) ) )

	.dataa(!instr_reg_dec[12]),
	.datab(!\modified_datapath|myALU|Add0~53_sumout ),
	.datac(!\modified_datapath|myALU|Add0~49_sumout ),
	.datad(!\modified_datapath|myALU|Add0~45_sumout ),
	.datae(gnd),
	.dataf(!\modified_datapath|myALU|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myALU|Equal0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myALU|Equal0~12 .extended_lut = "off";
defparam \modified_datapath|myALU|Equal0~12 .lut_mask = 64'h2AAA2AAAAAAAAAAA;
defparam \modified_datapath|myALU|Equal0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N54
cyclonev_lcell_comb \modified_datapath|myALU|Equal0~10 (
// Equation(s):
// \modified_datapath|myALU|Equal0~10_combout  = ( !\modified_datapath|myALU|Equal0~0_combout  & ( !\modified_datapath|myALU|Equal0~12_combout  & ( (!\modified_datapath|myALU|Equal0~1_combout  & (\modified_datapath|myALU|Equal0~9_combout  & 
// (\modified_datapath|myALU|Equal0~7_combout  & \modified_datapath|myALU|Equal0~11_combout ))) ) ) )

	.dataa(!\modified_datapath|myALU|Equal0~1_combout ),
	.datab(!\modified_datapath|myALU|Equal0~9_combout ),
	.datac(!\modified_datapath|myALU|Equal0~7_combout ),
	.datad(!\modified_datapath|myALU|Equal0~11_combout ),
	.datae(!\modified_datapath|myALU|Equal0~0_combout ),
	.dataf(!\modified_datapath|myALU|Equal0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\modified_datapath|myALU|Equal0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \modified_datapath|myALU|Equal0~10 .extended_lut = "off";
defparam \modified_datapath|myALU|Equal0~10 .lut_mask = 64'h0002000000000000;
defparam \modified_datapath|myALU|Equal0~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N55
dffeas \modified_datapath|Z_result (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\modified_datapath|myALU|Equal0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_fsm|states.CMP3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\modified_datapath|Z_result~q ),
	.prn(vcc));
// synopsys translate_off
defparam \modified_datapath|Z_result .is_wysiwyg = "true";
defparam \modified_datapath|Z_result .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y33_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
