<Root>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="10" e="8"/>
<c f="1" b="38" e="38"/>
<c f="1" b="39" e="38"/>
<c f="1" b="43" e="43"/>
<c f="1" b="44" e="43"/>
<c f="1" b="46" e="46"/>
<c f="1" b="47" e="47"/>
<c f="1" b="48" e="48"/>
<c f="1" b="49" e="49"/>
<c f="1" b="50" e="50"/>
<c f="1" b="51" e="51"/>
<c f="1" b="52" e="52"/>
<c f="1" b="53" e="53"/>
<c f="1" b="54" e="54"/>
<c f="1" b="55" e="55"/>
<c f="1" b="56" e="56"/>
<c f="1" b="57" e="57"/>
<c f="1" b="58" e="58"/>
<c f="1" b="59" e="59"/>
<c f="1" b="61" e="59"/>
<c f="1" b="64" e="64"/>
<c f="1" b="65" e="64"/>
<c f="1" b="69" e="69"/>
<c f="1" b="70" e="69"/>
<c f="1" b="72" e="72"/>
<c f="1" b="73" e="72"/>
<c f="1" b="77" e="77"/>
<c f="1" b="78" e="77"/>
<c f="1" b="86" e="86"/>
<c f="1" b="87" e="86"/>
<c f="1" b="91" e="91"/>
<c f="1" b="92" e="91"/>
<c f="1" b="97" e="97"/>
<c f="1" b="98" e="97"/>
<c f="1" b="102" e="102"/>
<c f="1" b="103" e="102"/>
<c f="1" b="107" e="107"/>
<c f="1" b="108" e="107"/>
<c f="1" b="111" e="111"/>
<c f="1" b="112" e="111"/>
<c f="1" b="115" e="115"/>
<c f="1" b="116" e="115"/>
<c f="1" b="129" e="129"/>
<c f="1" b="131" e="131"/>
<c f="1" b="132" e="131"/>
<c f="1" b="133" e="133"/>
<c f="1" b="134" e="133"/>
</Comments>
<Macros/>
<Comments>
<c f="2" b="1" e="1"/>
<c f="2" b="2" e="2"/>
<c f="2" b="3" e="3"/>
<c f="2" b="4" e="4"/>
<c f="2" b="5" e="5"/>
<c f="2" b="6" e="6"/>
<c f="2" b="7" e="7"/>
<c f="2" b="8" e="8"/>
<c f="2" b="9" e="9"/>
<c f="2" b="10" e="10"/>
<c f="2" b="11" e="11"/>
<c f="2" b="12" e="12"/>
<c f="2" b="14" e="12"/>
<c f="2" b="37" e="37"/>
<c f="2" b="38" e="38"/>
<c f="2" b="39" e="38"/>
<c f="2" b="45" e="45"/>
<c f="2" b="46" e="46"/>
<c f="2" b="47" e="46"/>
<c f="2" b="56" e="56"/>
<c f="2" b="57" e="57"/>
<c f="2" b="58" e="57"/>
<c f="2" b="60" e="60"/>
<c f="2" b="61" e="61"/>
<c f="2" b="62" e="62"/>
<c f="2" b="63" e="62"/>
<c f="2" b="72" e="72"/>
<c f="2" b="73" e="73"/>
<c f="2" b="74" e="74"/>
<c f="2" b="75" e="74"/>
<c f="2" b="89" e="89"/>
<c f="2" b="90" e="90"/>
<c f="2" b="91" e="91"/>
<c f="2" b="92" e="92"/>
<c f="2" b="93" e="92"/>
<c f="2" b="97" e="97"/>
<c f="2" b="98" e="97"/>
<c f="2" b="103" e="103"/>
<c f="2" b="104" e="103"/>
<c f="2" b="108" e="108"/>
<c f="2" b="109" e="108"/>
<c f="2" b="111" e="111"/>
<c f="2" b="112" e="111"/>
<c f="2" b="114" e="114"/>
<c f="2" b="115" e="114"/>
<c f="2" b="116" e="116"/>
<c f="2" b="119" e="119"/>
<c f="2" b="120" e="120"/>
<c f="2" b="121" e="121"/>
<c f="2" b="122" e="121"/>
<c f="2" b="125" e="125"/>
<c f="2" b="126" e="126"/>
<c f="2" b="127" e="126"/>
</Comments>
<Macros/>
<tun>
<ns name="llvm" id="7e2f639c99379107de68afe8e73fe429_544dadc8774ac7e8cdf9804c9bca3e1f" file="2" linestart="20" lineend="116">
<cr namespace="llvm" access="none" kind="class" name="MCAsmBackend" id="7e2f639c99379107de68afe8e73fe429_349d511eccf30687ee1a1b76545b88ad" file="2" linestart="21" lineend="21"/>
<cr namespace="llvm" access="none" kind="class" name="MCCodeEmitter" id="7e2f639c99379107de68afe8e73fe429_af4399f4437e115c3386bc7c1443e314" file="2" linestart="22" lineend="22"/>
<cr namespace="llvm" access="none" kind="class" name="MCContext" id="7e2f639c99379107de68afe8e73fe429_66d5a04d181dc2d379aee3c1da9a8316" file="2" linestart="23" lineend="23"/>
<cr namespace="llvm" access="none" kind="class" name="MCInstrInfo" id="7e2f639c99379107de68afe8e73fe429_3154168936e3cc4a9a27a3297d84f582" file="2" linestart="24" lineend="24"/>
<cr namespace="llvm" access="none" kind="class" name="MCObjectWriter" id="7e2f639c99379107de68afe8e73fe429_4e073ab275d03ee1a33c7f36dfe72918" file="2" linestart="25" lineend="25"/>
<cr namespace="llvm" access="none" kind="class" name="MCRegisterInfo" id="7e2f639c99379107de68afe8e73fe429_7954e37c4b10f3a785d361edefa9f2d1" file="2" linestart="26" lineend="26"/>
<cr namespace="llvm" access="none" kind="class" name="MCSubtargetInfo" id="7e2f639c99379107de68afe8e73fe429_85fb6388fd852e64748b49bf30717000" file="2" linestart="27" lineend="27"/>
<cr namespace="llvm" access="none" kind="class" name="MCRelocationInfo" id="7e2f639c99379107de68afe8e73fe429_71187bd4a24ddfad4ee667deb379b3b5" file="2" linestart="28" lineend="28"/>
<cr namespace="llvm" access="none" kind="class" name="MCStreamer" id="7e2f639c99379107de68afe8e73fe429_d43ee9d6c82592155c8c2c9057faef5e" file="2" linestart="29" lineend="29"/>
<cr namespace="llvm" access="none" kind="class" name="Target" id="7e2f639c99379107de68afe8e73fe429_85d396bdb7770902808a18c6f2b3bb61" file="2" linestart="30" lineend="30"/>
<cr namespace="llvm" access="none" kind="class" name="Triple" id="7e2f639c99379107de68afe8e73fe429_f187657d74874d999705b05021f1c276" file="2" linestart="31" lineend="31"/>
<cr namespace="llvm" access="none" kind="class" name="StringRef" id="7e2f639c99379107de68afe8e73fe429_1025e290e4030296f4991e57e4952f33" file="2" linestart="32" lineend="32"/>
<cr namespace="llvm" access="none" kind="class" name="raw_ostream" id="7e2f639c99379107de68afe8e73fe429_a0739cdc4bf02ac0124031b03f4267a6" file="2" linestart="33" lineend="33"/>
<v namespace="llvm" name="TheX86_32Target" proto="llvm::Target" id="7e2f639c99379107de68afe8e73fe429_d4ed9629c12db7231ece415a5076434f" file="2" linestart="35" lineend="35" storage="extern" access2="none">
<rt>
<cr id="7e2f639c99379107de68afe8e73fe429_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
<Stmt>

</Stmt>
</v>
<v namespace="llvm" name="TheX86_64Target" proto="llvm::Target" id="7e2f639c99379107de68afe8e73fe429_b1f655d759fd94d165898db23b3bc7fa" file="2" linestart="35" lineend="35" storage="extern" access2="none">
<rt>
<cr id="7e2f639c99379107de68afe8e73fe429_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
<Stmt>

</Stmt>
</v>
<ns name="DWARFFlavour" id="7e2f639c99379107de68afe8e73fe429_e73aad5be273dd362abc4cbe2eec1b5d" file="2" linestart="39" lineend="43">
<e namespace="llvm.DWARFFlavour" access="none" name="" id="7e2f639c99379107de68afe8e73fe429_b2524ef4c551b8d31e256e248451fe54" file="2" linestart="40" lineend="42" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
<ec name="X86_64" id="7e2f639c99379107de68afe8e73fe429_8c6c80bff761de2259daf4a54cfe439d" file="2" linestart="41" lineend="41">
<et>
<e id="7e2f639c99379107de68afe8e73fe429_b2524ef4c551b8d31e256e248451fe54"/>
</et>
<Stmt>
<n45 lb="41" cb="14">
<flit/>
</n45>

</Stmt>
</ec>
<ec name="X86_32_DarwinEH" id="7e2f639c99379107de68afe8e73fe429_dccce257dbf9e76f450522bfa850ecf8" file="2" linestart="41" lineend="41">
<et>
<e id="7e2f639c99379107de68afe8e73fe429_b2524ef4c551b8d31e256e248451fe54"/>
</et>
<Stmt>
<n45 lb="41" cb="35">
<flit/>
</n45>

</Stmt>
</ec>
<ec name="X86_32_Generic" id="7e2f639c99379107de68afe8e73fe429_e8f3db5bddc0b0ac111d09d39c2feea3" file="2" linestart="41" lineend="41">
<et>
<e id="7e2f639c99379107de68afe8e73fe429_b2524ef4c551b8d31e256e248451fe54"/>
</et>
<Stmt>
<n45 lb="41" cb="55">
<flit/>
</n45>

</Stmt>
</ec>
</e>
</ns>
<ns name="N86" id="7e2f639c99379107de68afe8e73fe429_922c77090f0aae6c2a127ca6df1b4c59" file="2" linestart="47" lineend="51">
<e namespace="llvm.N86" access="none" name="" id="7e2f639c99379107de68afe8e73fe429_e31cf99bcb31e7cf3c22150a2050850e" file="2" linestart="48" lineend="50" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
<ec name="EAX" id="7e2f639c99379107de68afe8e73fe429_aded07c79d902949be28e7965e42b3f1" file="2" linestart="49" lineend="49">
<et>
<e id="7e2f639c99379107de68afe8e73fe429_e31cf99bcb31e7cf3c22150a2050850e"/>
</et>
<Stmt>
<n45 lb="49" cb="11"/>

</Stmt>
</ec>
<ec name="ECX" id="7e2f639c99379107de68afe8e73fe429_f1002c41c47faf600b6466153a51f4bd" file="2" linestart="49" lineend="49">
<et>
<e id="7e2f639c99379107de68afe8e73fe429_e31cf99bcb31e7cf3c22150a2050850e"/>
</et>
<Stmt>
<n45 lb="49" cb="20"/>

</Stmt>
</ec>
<ec name="EDX" id="7e2f639c99379107de68afe8e73fe429_79b380adb190cf509fb856b7af3652f9" file="2" linestart="49" lineend="49">
<et>
<e id="7e2f639c99379107de68afe8e73fe429_e31cf99bcb31e7cf3c22150a2050850e"/>
</et>
<Stmt>
<n45 lb="49" cb="29"/>

</Stmt>
</ec>
<ec name="EBX" id="7e2f639c99379107de68afe8e73fe429_c4c9fac0ab761dd764777ca76cb9471a" file="2" linestart="49" lineend="49">
<et>
<e id="7e2f639c99379107de68afe8e73fe429_e31cf99bcb31e7cf3c22150a2050850e"/>
</et>
<Stmt>
<n45 lb="49" cb="38">
<flit/>
</n45>

</Stmt>
</ec>
<ec name="ESP" id="7e2f639c99379107de68afe8e73fe429_c885a598caa2eafc9c1badabba10bf54" file="2" linestart="49" lineend="49">
<et>
<e id="7e2f639c99379107de68afe8e73fe429_e31cf99bcb31e7cf3c22150a2050850e"/>
</et>
<Stmt>
<n45 lb="49" cb="47">
<flit/>
</n45>

</Stmt>
</ec>
<ec name="EBP" id="7e2f639c99379107de68afe8e73fe429_4ab7c6587f5dab4c4dbf93473992ef90" file="2" linestart="49" lineend="49">
<et>
<e id="7e2f639c99379107de68afe8e73fe429_e31cf99bcb31e7cf3c22150a2050850e"/>
</et>
<Stmt>
<n45 lb="49" cb="56">
<flit/>
</n45>

</Stmt>
</ec>
<ec name="ESI" id="7e2f639c99379107de68afe8e73fe429_40fbb26688005da383ad555865c7d766" file="2" linestart="49" lineend="49">
<et>
<e id="7e2f639c99379107de68afe8e73fe429_e31cf99bcb31e7cf3c22150a2050850e"/>
</et>
<Stmt>
<n45 lb="49" cb="65">
<flit/>
</n45>

</Stmt>
</ec>
<ec name="EDI" id="7e2f639c99379107de68afe8e73fe429_3500e840d7f8f40d844f8df13f1a126f" file="2" linestart="49" lineend="49">
<et>
<e id="7e2f639c99379107de68afe8e73fe429_e31cf99bcb31e7cf3c22150a2050850e"/>
</et>
<Stmt>
<n45 lb="49" cb="74">
<flit/>
</n45>

</Stmt>
</ec>
</e>
</ns>
<ns name="X86_MC" id="7e2f639c99379107de68afe8e73fe429_8c87e1d98c6804eba717669a0d28c7a0" file="2" linestart="53" lineend="77">
<f namespace="llvm.X86_MC" name="ParseX86Triple" id="7e2f639c99379107de68afe8e73fe429_463664d21a6e89002690ea06eb09875a" file="2" linestart="54" lineend="54" access="none">
<fpt proto="std::string">
<ety>
<Tdef>
<tss>
<templatebase id="f2e96efeaba09e7d8921632d675962d4_6ecc822215ca97386606c5e8e95c56fb"/>
<template_arguments>
<bt name="char"/>
<tss>
<templatebase id="dc6a030260fdce02a4552ddbd0ff2ec9_bf3447e13ccfc57e5fa847f5d78e7639"/>
<template_arguments>
<bt name="char"/>
</template_arguments>
</tss>
<tss>
<templatebase id="e709ea4c3e9ceb4cc0600c1bf8d29ceb_07566aa809aee0bdf1c0fac16e19fa85"/>
<template_arguments>
<bt name="char"/>
</template_arguments>
</tss>
</template_arguments>
</tss>
</Tdef>
</ety>
</fpt>
<p name="TT" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm.X86_MC" name="GetCpuIDAndInfo" id="7e2f639c99379107de68afe8e73fe429_1efcd1d46e022eded5e2265a9f68aa07" file="2" linestart="58" lineend="59" access="none">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="value" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="rEAX" proto="unsigned int *" isPtr="true" isLiteral="true" access2="none">
<pt>
<bt name="unsigned int"/>
</pt>
<Stmt>

</Stmt>
</p>
<p name="rEBX" proto="unsigned int *" isPtr="true" isLiteral="true" access2="none">
<pt>
<bt name="unsigned int"/>
</pt>
<Stmt>

</Stmt>
</p>
<p name="rECX" proto="unsigned int *" isPtr="true" isLiteral="true" access2="none">
<pt>
<bt name="unsigned int"/>
</pt>
<Stmt>

</Stmt>
</p>
<p name="rEDX" proto="unsigned int *" isPtr="true" isLiteral="true" access2="none">
<pt>
<bt name="unsigned int"/>
</pt>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm.X86_MC" name="GetCpuIDAndInfoEx" id="7e2f639c99379107de68afe8e73fe429_76c4d99d407eec1798d2f12db402c8e9" file="2" linestart="63" lineend="64" access="none">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="value" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="subleaf" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="rEAX" proto="unsigned int *" isPtr="true" isLiteral="true" access2="none">
<pt>
<bt name="unsigned int"/>
</pt>
<Stmt>

</Stmt>
</p>
<p name="rEBX" proto="unsigned int *" isPtr="true" isLiteral="true" access2="none">
<pt>
<bt name="unsigned int"/>
</pt>
<Stmt>

</Stmt>
</p>
<p name="rECX" proto="unsigned int *" isPtr="true" isLiteral="true" access2="none">
<pt>
<bt name="unsigned int"/>
</pt>
<Stmt>

</Stmt>
</p>
<p name="rEDX" proto="unsigned int *" isPtr="true" isLiteral="true" access2="none">
<pt>
<bt name="unsigned int"/>
</pt>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm.X86_MC" name="DetectFamilyModel" id="7e2f639c99379107de68afe8e73fe429_ea0c146e642cd25c113720d5fe5f78bb" file="2" linestart="66" lineend="66" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="EAX" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Family" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Model" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm.X86_MC" name="getDwarfRegFlavour" id="7e2f639c99379107de68afe8e73fe429_14fd249691a80b9c1317ed0a5661ae52" file="2" linestart="68" lineend="68" access="none">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="TT" proto="llvm::Triple" access2="none">
<rt>
<cr id="9306b6949f28c3a31f519bc736944721_f187657d74874d999705b05021f1c276"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="isEH" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm.X86_MC" name="InitLLVM2SEHRegisterMapping" id="7e2f639c99379107de68afe8e73fe429_8a915245adcb4ab356df594996236c12" file="2" linestart="70" lineend="70" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="MRI" proto="llvm::MCRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="7e2f639c99379107de68afe8e73fe429_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm.X86_MC" name="createX86MCSubtargetInfo" id="7e2f639c99379107de68afe8e73fe429_e9d6b57b885fdd411dadc20e2471725a" file="2" linestart="75" lineend="76" access="none">
<fpt proto="llvm::MCSubtargetInfo *">
<pt>
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</pt>
</fpt>
<p name="TT" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="FS" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
</f>
</ns>
<f namespace="llvm" name="createX86MCCodeEmitter" id="7e2f639c99379107de68afe8e73fe429_8c537cc2e1c0cca031f0544766637398" file="2" linestart="79" lineend="82" access="none">
<fpt proto="llvm::MCCodeEmitter *">
<pt>
<rt>
<cr id="7e2f639c99379107de68afe8e73fe429_af4399f4437e115c3386bc7c1443e314"/>
</rt>
</pt>
</fpt>
<p name="MCII" proto="const llvm::MCInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="7e2f639c99379107de68afe8e73fe429_3154168936e3cc4a9a27a3297d84f582"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MCRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="7e2f639c99379107de68afe8e73fe429_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Ctx" proto="llvm::MCContext &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0521a692a6291d3af05cf9d97c086513_66d5a04d181dc2d379aee3c1da9a8316"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createX86_32AsmBackend" id="7e2f639c99379107de68afe8e73fe429_d082e35ef493b6128f166672f2e3a609" file="2" linestart="84" lineend="85" access="none">
<fpt proto="llvm::MCAsmBackend *">
<pt>
<rt>
<cr id="7e2f639c99379107de68afe8e73fe429_349d511eccf30687ee1a1b76545b88ad"/>
</rt>
</pt>
</fpt>
<p name="T" proto="const llvm::Target &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="7e2f639c99379107de68afe8e73fe429_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MCRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="7e2f639c99379107de68afe8e73fe429_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TT" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createX86_64AsmBackend" id="7e2f639c99379107de68afe8e73fe429_53a9e5e37d14a92506f24d1cc4515dd1" file="2" linestart="86" lineend="87" access="none">
<fpt proto="llvm::MCAsmBackend *">
<pt>
<rt>
<cr id="7e2f639c99379107de68afe8e73fe429_349d511eccf30687ee1a1b76545b88ad"/>
</rt>
</pt>
</fpt>
<p name="T" proto="const llvm::Target &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="7e2f639c99379107de68afe8e73fe429_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MCRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="7e2f639c99379107de68afe8e73fe429_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TT" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createX86WinCOFFStreamer" id="7e2f639c99379107de68afe8e73fe429_a3165ffec03a22ee7c67a6772ca02503" file="2" linestart="93" lineend="95" access="none">
<fpt proto="llvm::MCStreamer *">
<pt>
<rt>
<cr id="7345c616ef5527975f62b8656367364b_d43ee9d6c82592155c8c2c9057faef5e"/>
</rt>
</pt>
</fpt>
<p name="C" proto="llvm::MCContext &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0521a692a6291d3af05cf9d97c086513_66d5a04d181dc2d379aee3c1da9a8316"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="AB" proto="llvm::MCAsmBackend &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="7e2f639c99379107de68afe8e73fe429_349d511eccf30687ee1a1b76545b88ad"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="CE" proto="llvm::MCCodeEmitter *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="7e2f639c99379107de68afe8e73fe429_af4399f4437e115c3386bc7c1443e314"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="RelaxAll" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createX86MachObjectWriter" id="7e2f639c99379107de68afe8e73fe429_1ae9675a9697b37d55cdeb0e4f2b1c05" file="2" linestart="98" lineend="101" access="none">
<fpt proto="llvm::MCObjectWriter *">
<pt>
<rt>
<cr id="d40db948024fca4b42b0715f2a933104_4e073ab275d03ee1a33c7f36dfe72918"/>
</rt>
</pt>
</fpt>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Is64Bit" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<p name="CPUType" proto="uint32_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="CPUSubtype" proto="uint32_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createX86ELFObjectWriter" id="7e2f639c99379107de68afe8e73fe429_6db9e8793a2e600823ba94fd84c8d376" file="2" linestart="104" lineend="107" access="none">
<fpt proto="llvm::MCObjectWriter *">
<pt>
<rt>
<cr id="d40db948024fca4b42b0715f2a933104_4e073ab275d03ee1a33c7f36dfe72918"/>
</rt>
</pt>
</fpt>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="IsELF64" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<p name="OSABI" proto="uint8_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="EMachine" proto="uint16_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createX86WinCOFFObjectWriter" id="7e2f639c99379107de68afe8e73fe429_3db892494f436a2a38ece89a272357c1" file="2" linestart="109" lineend="109" access="none">
<fpt proto="llvm::MCObjectWriter *">
<pt>
<rt>
<cr id="d40db948024fca4b42b0715f2a933104_4e073ab275d03ee1a33c7f36dfe72918"/>
</rt>
</pt>
</fpt>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Is64Bit" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createX86_64MachORelocationInfo" id="7e2f639c99379107de68afe8e73fe429_7000352d65f4832e552fdf193bbc8bf1" file="2" linestart="112" lineend="112" access="none">
<fpt proto="llvm::MCRelocationInfo *">
<pt>
<rt>
<cr id="f3aac646b694042497c6bb9f9d46dee2_71187bd4a24ddfad4ee667deb379b3b5"/>
</rt>
</pt>
</fpt>
<p name="Ctx" proto="llvm::MCContext &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0521a692a6291d3af05cf9d97c086513_66d5a04d181dc2d379aee3c1da9a8316"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createX86_64ELFRelocationInfo" id="7e2f639c99379107de68afe8e73fe429_0de1f8611b5362b0f0734e2ec9cccf19" file="2" linestart="115" lineend="115" access="none" hasbody="true">
<fpt proto="llvm::MCRelocationInfo *">
<pt>
<rt>
<cr id="f3aac646b694042497c6bb9f9d46dee2_71187bd4a24ddfad4ee667deb379b3b5"/>
</rt>
</pt>
</fpt>
<p name="Ctx" proto="llvm::MCContext &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0521a692a6291d3af05cf9d97c086513_66d5a04d181dc2d379aee3c1da9a8316"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
</ns>
<NamedDecl name="&lt;using-directive&gt;" id="08398f8ca8098181cc0d9844c93c9878_6728b6b0f829183eb7bbd3d3d987c87d" file="1" linestart="19" lineend="19"/>
<NamedDecl name="&lt;using-directive&gt;" id="08398f8ca8098181cc0d9844c93c9878_6728b6b0f829183eb7bbd3d3d987c87d" file="1" linestart="20" lineend="20"/>
<NamedDecl name="&lt;using-directive&gt;" id="08398f8ca8098181cc0d9844c93c9878_6728b6b0f829183eb7bbd3d3d987c87d" file="1" linestart="21" lineend="21"/>
<ns name="" id="08398f8ca8098181cc0d9844c93c9878_43bdcff846069eec8f780891b4754c4e" file="1" linestart="23" lineend="129">
<cr namespace="anonymous_namespace{x86elfrelocationinfo.cpp}" access="none" depth="1" kind="class" name="X86_64ELFRelocationInfo" id="08398f8ca8098181cc0d9844c93c9878_3be867d24e3806caaa2bccb9a13f6b38" file="1" linestart="24" lineend="128">
<base access="public">
<rt>
<cr id="f3aac646b694042497c6bb9f9d46dee2_71187bd4a24ddfad4ee667deb379b3b5"/>
</rt>
</base>
<cr access="public" kind="class" name="X86_64ELFRelocationInfo" id="08398f8ca8098181cc0d9844c93c9878_e32c9ff05a52700e8f470f136400b9d3" file="1" linestart="24" lineend="24"/>
<Decl access="public"/>
<c name="X86_64ELFRelocationInfo" id="08398f8ca8098181cc0d9844c93c9878_b35a10fd66e869f088d087722bafee14" file="1" linestart="26" lineend="26" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="Ctx" proto="llvm::MCContext &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0521a692a6291d3af05cf9d97c086513_66d5a04d181dc2d379aee3c1da9a8316"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<BaseInit>
<n10 lb="26" cb="45" le="26" ce="65">
<typeptr id="f3aac646b694042497c6bb9f9d46dee2_b21990b6991ad7ace954968280d4dc91"/>
<temp/>
<drx lb="26" cb="62" kind="lvalue" nm="Ctx"/>
</n10>

</BaseInit>
<Stmt>
<u lb="26" cb="67" le="26" ce="68"/>

</Stmt>
</c>
<m name="createExprForRelocation" id="08398f8ca8098181cc0d9844c93c9878_45b52e747e96f11f42672e9091e1cabb" file="1" linestart="28" lineend="127" access="public" hasbody="true" isdef="true">
<fpt proto="const llvm::MCExpr *">
<pt>
<QualType const="true">
<rt>
<cr id="c6c8e579ec4c80fd3bfd5c18c764ca89_0f29b7896b35764a545396257701b0ee"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="Rel" proto="llvm::object::RelocationRef" access2="none">
<rt>
<cr id="de3c5db4187cbda7427d3cd5f89046d5_c779a4b4d5056342dbec2f906173d045"/>
</rt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="28" cb="69" le="127" ce="3">
<dst lb="29" cb="5" le="29" ce="21">
<exp pvirg="true"/>
<Var nm="RelType" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</Var>
</dst>
<mce lb="29" cb="23" le="29" ce="42" nbparm="1" id="de3c5db4187cbda7427d3cd5f89046d5_3f9f6c5fa8dc8895849b8ec4743e1881">
<exp pvirg="true"/>
<mex lb="29" cb="23" le="29" ce="27" id="de3c5db4187cbda7427d3cd5f89046d5_3f9f6c5fa8dc8895849b8ec4743e1881" nm="getType" point="1">
<n32 lb="29" cb="23">
<drx lb="29" cb="23" kind="lvalue" nm="Rel"/>
</n32>
</mex>
<drx lb="29" cb="35" kind="lvalue" nm="RelType"/>
</mce>
<dst lb="30" cb="5" le="30" ce="43">
<exp pvirg="true"/>
<Var nm="SymI" value="true">
<rt>
<cr id="de3c5db4187cbda7427d3cd5f89046d5_a4390fc674f74852798a7e4dd7ac12f7"/>
</rt>
<n10 lb="30" cb="28" le="30" ce="42">
<typeptr id="de3c5db4187cbda7427d3cd5f89046d5_0df1247a3083f46b71e4a5c357e5d931"/>
<temp/>
<mte lb="30" cb="28" le="30" ce="42">
<exp pvirg="true"/>
<mce lb="30" cb="28" le="30" ce="42" nbparm="0" id="de3c5db4187cbda7427d3cd5f89046d5_eac6575dbadb980b595ec9294fad5282">
<exp pvirg="true"/>
<mex lb="30" cb="28" le="30" ce="32" id="de3c5db4187cbda7427d3cd5f89046d5_eac6575dbadb980b595ec9294fad5282" nm="getSymbol" point="1">
<n32 lb="30" cb="28">
<drx lb="30" cb="28" kind="lvalue" nm="Rel"/>
</n32>
</mex>
</mce>
</mte>
</n10>
</Var>
</dst>
<dst lb="32" cb="5" le="32" ce="22">
<exp pvirg="true"/>
<Var nm="SymName" value="true">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<n10 lb="32" cb="15">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_ff6de9e1f10b9b18a3af1e53bbffc57b"/>
<temp/>
</n10>
</Var>
</dst>
<mce lb="32" cb="24" le="32" ce="45" nbparm="1" id="de3c5db4187cbda7427d3cd5f89046d5_f4c2b5fbf36ab4d53610449e7bebfde4">
<exp pvirg="true"/>
<mex lb="32" cb="24" le="32" ce="30" id="de3c5db4187cbda7427d3cd5f89046d5_f4c2b5fbf36ab4d53610449e7bebfde4" nm="getName" arrow="1">
<ocx lb="32" cb="24" nbparm="1" id="de3c5db4187cbda7427d3cd5f89046d5_065ee277a4726018f270542ada05c14c">
<exp pvirg="true"/>
<n32 lb="32" cb="28">
<drx lb="32" cb="28" kind="lvalue" id="de3c5db4187cbda7427d3cd5f89046d5_065ee277a4726018f270542ada05c14c" nm="operator-&gt;"/>
</n32>
<n32 lb="32" cb="24">
<drx lb="32" cb="24" kind="lvalue" nm="SymI"/>
</n32>
</ocx>
</mex>
<drx lb="32" cb="38" kind="lvalue" nm="SymName"/>
</mce>
<dst lb="33" cb="5" le="33" ce="22">
<exp pvirg="true"/>
<Var nm="SymAddr" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</Var>
</dst>
<mce lb="33" cb="24" le="33" ce="48" nbparm="1" id="de3c5db4187cbda7427d3cd5f89046d5_44312ff4c376c8f350e22b1030e39253">
<exp pvirg="true"/>
<mex lb="33" cb="24" le="33" ce="30" id="de3c5db4187cbda7427d3cd5f89046d5_44312ff4c376c8f350e22b1030e39253" nm="getAddress" arrow="1">
<ocx lb="33" cb="24" nbparm="1" id="de3c5db4187cbda7427d3cd5f89046d5_065ee277a4726018f270542ada05c14c">
<exp pvirg="true"/>
<n32 lb="33" cb="28">
<drx lb="33" cb="28" kind="lvalue" id="de3c5db4187cbda7427d3cd5f89046d5_065ee277a4726018f270542ada05c14c" nm="operator-&gt;"/>
</n32>
<n32 lb="33" cb="24">
<drx lb="33" cb="24" kind="lvalue" nm="SymI"/>
</n32>
</ocx>
</mex>
<drx lb="33" cb="41" kind="lvalue" nm="SymAddr"/>
</mce>
<dst lb="34" cb="5" le="34" ce="22">
<exp pvirg="true"/>
<Var nm="SymSize" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</Var>
</dst>
<mce lb="34" cb="24" le="34" ce="45" nbparm="1" id="de3c5db4187cbda7427d3cd5f89046d5_158a07b614472f1b3a80c6bfa02c1d9f">
<exp pvirg="true"/>
<mex lb="34" cb="24" le="34" ce="30" id="de3c5db4187cbda7427d3cd5f89046d5_158a07b614472f1b3a80c6bfa02c1d9f" nm="getSize" arrow="1">
<ocx lb="34" cb="24" nbparm="1" id="de3c5db4187cbda7427d3cd5f89046d5_065ee277a4726018f270542ada05c14c">
<exp pvirg="true"/>
<n32 lb="34" cb="28">
<drx lb="34" cb="28" kind="lvalue" id="de3c5db4187cbda7427d3cd5f89046d5_065ee277a4726018f270542ada05c14c" nm="operator-&gt;"/>
</n32>
<n32 lb="34" cb="24">
<drx lb="34" cb="24" kind="lvalue" nm="SymI"/>
</n32>
</ocx>
</mex>
<drx lb="34" cb="38" kind="lvalue" nm="SymSize"/>
</mce>
<dst lb="35" cb="5" le="35" ce="20">
<exp pvirg="true"/>
<Var nm="Addend" value="true">
<Tdef>
<bt name="long long"/>
</Tdef>
</Var>
</dst>
<ce lb="35" cb="23" le="35" ce="57" nbparm="2" id="f0db483ca0ee9c1b0fe9fb7a8e4abe6d_d14dd988f2cc2f3cb840012489098775">
<exp pvirg="true"/>
<n32 lb="35" cb="23">
<drx lb="35" cb="23" kind="lvalue" id="f0db483ca0ee9c1b0fe9fb7a8e4abe6d_d14dd988f2cc2f3cb840012489098775" nm="getELFRelocationAddend"/>
</n32>
<n10 lb="35" cb="46">
<typeptr id="de3c5db4187cbda7427d3cd5f89046d5_d86110b70ffaa35850c1bce12210b0c7"/>
<temp/>
<n32 lb="35" cb="46">
<drx lb="35" cb="46" kind="lvalue" nm="Rel"/>
</n32>
</n10>
<drx lb="35" cb="51" kind="lvalue" nm="Addend"/>
</ce>
<dst lb="37" cb="5" le="37" ce="51">
<exp pvirg="true"/>
<Var nm="Sym">
<pt>
<rt>
<cr id="72923913e303ae46e643e8378c86badb_a4b7885e159e2a7bcf4cb7e2efdfe4ea"/>
</rt>
</pt>
<mce lb="37" cb="21" le="37" ce="50" nbparm="1" id="0521a692a6291d3af05cf9d97c086513_4f45fe82a1cf5159e4d349e3e50959c0">
<exp pvirg="true"/>
<mex lb="37" cb="21" le="37" ce="25" id="0521a692a6291d3af05cf9d97c086513_4f45fe82a1cf5159e4d349e3e50959c0" nm="GetOrCreateSymbol" point="1">
<mex lb="37" cb="21" kind="lvalue" id="f3aac646b694042497c6bb9f9d46dee2_30e03b8f2acfd1a5b7a5b001932d637b" nm="Ctx" arrow="1">
<n32 lb="37" cb="21">
<n19 lb="37" cb="21"/>
</n32>
</mex>
</mex>
<n10 lb="37" cb="43">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_2c12b94cfe93d23e408e72744a845b6e"/>
<temp/>
<n32 lb="37" cb="43">
<drx lb="37" cb="43" kind="lvalue" nm="SymName"/>
</n32>
</n10>
</mce>
</Var>
</dst>
<if lb="39" cb="5" le="40" ce="65">
<xop lb="39" cb="9" le="39" ce="30" kind="==">
<n32 lb="39" cb="9" le="39" ce="25">
<mce lb="39" cb="9" le="39" ce="25" nbparm="0" id="72923913e303ae46e643e8378c86badb_ef417cd8cabb9326713f4c1eead27039">
<exp pvirg="true"/>
<mex lb="39" cb="9" le="39" ce="14" id="72923913e303ae46e643e8378c86badb_ef417cd8cabb9326713f4c1eead27039" nm="isVariable" arrow="1">
<n32 lb="39" cb="9">
<n32 lb="39" cb="9">
<drx lb="39" cb="9" kind="lvalue" nm="Sym"/>
</n32>
</n32>
</mex>
</mce>
</n32>
<n32 lb="39" cb="30">
<n9 lb="39" cb="30"/>
</n32>
</xop>
<mce lb="40" cb="7" le="40" ce="65" nbparm="1" id="72923913e303ae46e643e8378c86badb_9a447901dc3bfadd3b768ea40215cdaf">
<exp pvirg="true"/>
<mex lb="40" cb="7" le="40" ce="12" id="72923913e303ae46e643e8378c86badb_9a447901dc3bfadd3b768ea40215cdaf" nm="setVariableValue" arrow="1">
<n32 lb="40" cb="7">
<drx lb="40" cb="7" kind="lvalue" nm="Sym"/>
</n32>
</mex>
<n32 lb="40" cb="29" le="40" ce="64">
<ce lb="40" cb="29" le="40" ce="64" nbparm="2" id="c6c8e579ec4c80fd3bfd5c18c764ca89_140ea9e0ff852d8d271c1818026157f2">
<exp pvirg="true"/>
<n32 lb="40" cb="29" le="40" ce="45">
<drx lb="40" cb="29" le="40" ce="45" kind="lvalue" id="c6c8e579ec4c80fd3bfd5c18c764ca89_140ea9e0ff852d8d271c1818026157f2" nm="Create"/>
</n32>
<n32 lb="40" cb="52">
<n32 lb="40" cb="52">
<drx lb="40" cb="52" kind="lvalue" nm="SymAddr"/>
</n32>
</n32>
<mex lb="40" cb="61" kind="lvalue" id="f3aac646b694042497c6bb9f9d46dee2_30e03b8f2acfd1a5b7a5b001932d637b" nm="Ctx" arrow="1">
<n32 lb="40" cb="61">
<n19 lb="40" cb="61"/>
</n32>
</mex>
</ce>
</n32>
</mce>
</if>
<dst lb="42" cb="5" le="42" ce="33">
<exp pvirg="true"/>
<Var nm="Expr">
<pt>
<QualType const="true">
<rt>
<cr id="c6c8e579ec4c80fd3bfd5c18c764ca89_0f29b7896b35764a545396257701b0ee"/>
</rt>
</QualType>
</pt>
<n32 lb="42" cb="26">
<n16 lb="42" cb="26">
<exp pvirg="true"/>
</n16>
</n32>
</Var>
</dst>
<dst lb="44" cb="5" le="44" ce="27">
<exp pvirg="true"/>
<Var nm="hasAddend" value="true">
<bt name="bool"/>
<n9 lb="44" cb="22"/>
</Var>
</dst>
<sy lb="61" cb="5" le="121" ce="5">
<n32 lb="61" cb="12">
<drx lb="61" cb="12" kind="lvalue" nm="RelType"/>
</n32>
<u lb="61" cb="21" le="121" ce="5">
<cax lb="62" cb="5" le="65" ce="7">
<n32 lb="62" cb="10">
<drx lb="62" cb="10" id="63dc5295b8c49c9d3ab8f488c40b300e_382243ab04a6a683ddc3a963037db394" nm="R_X86_64_NONE"/>
</n32>
<cax lb="63" cb="5" le="65" ce="7">
<n32 lb="63" cb="10">
<drx lb="63" cb="10" id="63dc5295b8c49c9d3ab8f488c40b300e_88cccdfb19d62044c6fe26e30a7a717e" nm="R_X86_64_COPY"/>
</n32>
<bks lb="65" cb="7"/>
</cax>
</cax>
<cax lb="66" cb="5" le="78" ce="19">
<n32 lb="66" cb="10">
<drx lb="66" cb="10" id="63dc5295b8c49c9d3ab8f488c40b300e_2f322ed3c6a8a8d26513f75bcae65e07" nm="R_X86_64_64"/>
</n32>
<cax lb="67" cb="5" le="78" ce="19">
<n32 lb="67" cb="10">
<drx lb="67" cb="10" id="63dc5295b8c49c9d3ab8f488c40b300e_3c604cd9dbc91f0d59428d69619a7d6d" nm="R_X86_64_16"/>
</n32>
<cax lb="68" cb="5" le="78" ce="19">
<n32 lb="68" cb="10">
<drx lb="68" cb="10" id="63dc5295b8c49c9d3ab8f488c40b300e_e92fc114dd727011cb95fca466e78234" nm="R_X86_64_8"/>
</n32>
<cax lb="70" cb="5" le="78" ce="19">
<n32 lb="70" cb="10">
<drx lb="70" cb="10" id="63dc5295b8c49c9d3ab8f488c40b300e_611a47b2166af9df366e044745347d31" nm="R_X86_64_32"/>
</n32>
<cax lb="71" cb="5" le="78" ce="19">
<n32 lb="71" cb="10">
<drx lb="71" cb="10" id="63dc5295b8c49c9d3ab8f488c40b300e_88f159d8d68cbe5da0a656ae772e84d4" nm="R_X86_64_32S"/>
</n32>
<cax lb="73" cb="5" le="78" ce="19">
<n32 lb="73" cb="10">
<drx lb="73" cb="10" id="63dc5295b8c49c9d3ab8f488c40b300e_dc1121329b57216f7afe15592bd71465" nm="R_X86_64_PC32"/>
</n32>
<cax lb="74" cb="5" le="78" ce="19">
<n32 lb="74" cb="10">
<drx lb="74" cb="10" id="63dc5295b8c49c9d3ab8f488c40b300e_cc854cdab49eb3e3039e4b0daf64a6f3" nm="R_X86_64_PC16"/>
</n32>
<cax lb="75" cb="5" le="78" ce="19">
<n32 lb="75" cb="10">
<drx lb="75" cb="10" id="63dc5295b8c49c9d3ab8f488c40b300e_e6db40da1fb65e3597b2f39eafd59fa0" nm="R_X86_64_PC8"/>
</n32>
<cax lb="76" cb="5" le="78" ce="19">
<n32 lb="76" cb="10">
<drx lb="76" cb="10" id="63dc5295b8c49c9d3ab8f488c40b300e_27f883328a0108b48dce551312c532c7" nm="R_X86_64_PC64"/>
</n32>
<xop lb="78" cb="7" le="78" ce="19" kind="=">
<drx lb="78" cb="7" kind="lvalue" nm="hasAddend"/>
<n9 lb="78" cb="19"/>
</xop>
</cax>
</cax>
</cax>
</cax>
</cax>
</cax>
</cax>
</cax>
</cax>
<xop lb="79" cb="7" le="79" ce="46" kind="=">
<drx lb="79" cb="7" kind="lvalue" nm="Expr"/>
<n32 lb="79" cb="14" le="79" ce="46">
<ce lb="79" cb="14" le="79" ce="46" nbparm="2" id="c6c8e579ec4c80fd3bfd5c18c764ca89_40a0185f09695e398e07eeb7593516da">
<exp pvirg="true"/>
<n32 lb="79" cb="14" le="79" ce="31">
<drx lb="79" cb="14" le="79" ce="31" kind="lvalue" id="c6c8e579ec4c80fd3bfd5c18c764ca89_40a0185f09695e398e07eeb7593516da" nm="Create"/>
</n32>
<n32 lb="79" cb="38">
<n32 lb="79" cb="38">
<drx lb="79" cb="38" kind="lvalue" nm="Sym"/>
</n32>
</n32>
<mex lb="79" cb="43" kind="lvalue" id="f3aac646b694042497c6bb9f9d46dee2_30e03b8f2acfd1a5b7a5b001932d637b" nm="Ctx" arrow="1">
<n32 lb="79" cb="43">
<n19 lb="79" cb="43"/>
</n32>
</mex>
</ce>
</n32>
</xop>
<bks lb="80" cb="7"/>
<cax lb="81" cb="5" le="87" ce="19">
<n32 lb="81" cb="10">
<drx lb="81" cb="10" id="63dc5295b8c49c9d3ab8f488c40b300e_f813959fd5f39956b1483c0f45a8526f" nm="R_X86_64_GOT32"/>
</n32>
<cax lb="82" cb="5" le="87" ce="19">
<n32 lb="82" cb="10">
<drx lb="82" cb="10" id="63dc5295b8c49c9d3ab8f488c40b300e_3869999f6b41f6a0d6b884c8b687cb27" nm="R_X86_64_GOT64"/>
</n32>
<cax lb="83" cb="5" le="87" ce="19">
<n32 lb="83" cb="10">
<drx lb="83" cb="10" id="63dc5295b8c49c9d3ab8f488c40b300e_b87e93d5a2e9d7cd7e0d2859ccdd5a9b" nm="R_X86_64_GOTPC32"/>
</n32>
<cax lb="84" cb="5" le="87" ce="19">
<n32 lb="84" cb="10">
<drx lb="84" cb="10" id="63dc5295b8c49c9d3ab8f488c40b300e_2ee155f499f2ccff8b52c67e58678d2b" nm="R_X86_64_GOTPC64"/>
</n32>
<cax lb="85" cb="5" le="87" ce="19">
<n32 lb="85" cb="10">
<drx lb="85" cb="10" id="63dc5295b8c49c9d3ab8f488c40b300e_ffe29dbc5a239c823a6ab8cafde24511" nm="R_X86_64_GOTPLT64"/>
</n32>
<xop lb="87" cb="7" le="87" ce="19" kind="=">
<drx lb="87" cb="7" kind="lvalue" nm="hasAddend"/>
<n9 lb="87" cb="19"/>
</xop>
</cax>
</cax>
</cax>
</cax>
</cax>
<xop lb="88" cb="7" le="88" ce="71" kind="=">
<drx lb="88" cb="7" kind="lvalue" nm="Expr"/>
<n32 lb="88" cb="14" le="88" ce="71">
<ce lb="88" cb="14" le="88" ce="71" nbparm="3" id="c6c8e579ec4c80fd3bfd5c18c764ca89_779856bc1249fbf3d434e288a9dfa07d">
<exp pvirg="true"/>
<n32 lb="88" cb="14" le="88" ce="31">
<drx lb="88" cb="14" le="88" ce="31" kind="lvalue" id="c6c8e579ec4c80fd3bfd5c18c764ca89_779856bc1249fbf3d434e288a9dfa07d" nm="Create"/>
</n32>
<n32 lb="88" cb="38">
<n32 lb="88" cb="38">
<drx lb="88" cb="38" kind="lvalue" nm="Sym"/>
</n32>
</n32>
<drx lb="88" cb="43" le="88" ce="60" id="c6c8e579ec4c80fd3bfd5c18c764ca89_a7bb39dfece40991292f60ced31a6631" nm="VK_GOT"/>
<mex lb="88" cb="68" kind="lvalue" id="f3aac646b694042497c6bb9f9d46dee2_30e03b8f2acfd1a5b7a5b001932d637b" nm="Ctx" arrow="1">
<n32 lb="88" cb="68">
<n19 lb="88" cb="68"/>
</n32>
</mex>
</ce>
</n32>
</xop>
<bks lb="89" cb="7"/>
<cax lb="90" cb="5" le="92" ce="19">
<n32 lb="90" cb="10">
<drx lb="90" cb="10" id="63dc5295b8c49c9d3ab8f488c40b300e_229b9f0ca52a75c46533537248bb8db9" nm="R_X86_64_PLT32"/>
</n32>
<xop lb="92" cb="7" le="92" ce="19" kind="=">
<drx lb="92" cb="7" kind="lvalue" nm="hasAddend"/>
<n9 lb="92" cb="19"/>
</xop>
</cax>
<xop lb="93" cb="7" le="93" ce="71" kind="=">
<drx lb="93" cb="7" kind="lvalue" nm="Expr"/>
<n32 lb="93" cb="14" le="93" ce="71">
<ce lb="93" cb="14" le="93" ce="71" nbparm="3" id="c6c8e579ec4c80fd3bfd5c18c764ca89_779856bc1249fbf3d434e288a9dfa07d">
<exp pvirg="true"/>
<n32 lb="93" cb="14" le="93" ce="31">
<drx lb="93" cb="14" le="93" ce="31" kind="lvalue" id="c6c8e579ec4c80fd3bfd5c18c764ca89_779856bc1249fbf3d434e288a9dfa07d" nm="Create"/>
</n32>
<n32 lb="93" cb="38">
<n32 lb="93" cb="38">
<drx lb="93" cb="38" kind="lvalue" nm="Sym"/>
</n32>
</n32>
<drx lb="93" cb="43" le="93" ce="60" id="c6c8e579ec4c80fd3bfd5c18c764ca89_6f10767892ad34a3375c48f1df7ece36" nm="VK_PLT"/>
<mex lb="93" cb="68" kind="lvalue" id="f3aac646b694042497c6bb9f9d46dee2_30e03b8f2acfd1a5b7a5b001932d637b" nm="Ctx" arrow="1">
<n32 lb="93" cb="68">
<n19 lb="93" cb="68"/>
</n32>
</mex>
</ce>
</n32>
</xop>
<bks lb="94" cb="7"/>
<cax lb="95" cb="5" le="98" ce="46">
<n32 lb="95" cb="10">
<drx lb="95" cb="10" id="63dc5295b8c49c9d3ab8f488c40b300e_dc9cea6568bea63bcdfc13133e266d28" nm="R_X86_64_GLOB_DAT"/>
</n32>
<cax lb="96" cb="5" le="98" ce="46">
<n32 lb="96" cb="10">
<drx lb="96" cb="10" id="63dc5295b8c49c9d3ab8f488c40b300e_2a0bfcb78e9290c2909170fca26890b7" nm="R_X86_64_JUMP_SLOT"/>
</n32>
<xop lb="98" cb="7" le="98" ce="46" kind="=">
<drx lb="98" cb="7" kind="lvalue" nm="Expr"/>
<n32 lb="98" cb="14" le="98" ce="46">
<ce lb="98" cb="14" le="98" ce="46" nbparm="2" id="c6c8e579ec4c80fd3bfd5c18c764ca89_40a0185f09695e398e07eeb7593516da">
<exp pvirg="true"/>
<n32 lb="98" cb="14" le="98" ce="31">
<drx lb="98" cb="14" le="98" ce="31" kind="lvalue" id="c6c8e579ec4c80fd3bfd5c18c764ca89_40a0185f09695e398e07eeb7593516da" nm="Create"/>
</n32>
<n32 lb="98" cb="38">
<n32 lb="98" cb="38">
<drx lb="98" cb="38" kind="lvalue" nm="Sym"/>
</n32>
</n32>
<mex lb="98" cb="43" kind="lvalue" id="f3aac646b694042497c6bb9f9d46dee2_30e03b8f2acfd1a5b7a5b001932d637b" nm="Ctx" arrow="1">
<n32 lb="98" cb="43">
<n19 lb="98" cb="43"/>
</n32>
</mex>
</ce>
</n32>
</xop>
</cax>
</cax>
<bks lb="99" cb="7"/>
<cax lb="100" cb="5" le="103" ce="19">
<n32 lb="100" cb="10">
<drx lb="100" cb="10" id="63dc5295b8c49c9d3ab8f488c40b300e_151bca19b33499694fef7d532e6684c9" nm="R_X86_64_GOTPCREL"/>
</n32>
<cax lb="101" cb="5" le="103" ce="19">
<n32 lb="101" cb="10">
<drx lb="101" cb="10" id="63dc5295b8c49c9d3ab8f488c40b300e_0759fd535d49b1c4533eb68bba10810f" nm="R_X86_64_GOTPCREL64"/>
</n32>
<xop lb="103" cb="7" le="103" ce="19" kind="=">
<drx lb="103" cb="7" kind="lvalue" nm="hasAddend"/>
<n9 lb="103" cb="19"/>
</xop>
</cax>
</cax>
<xop lb="104" cb="7" le="104" ce="76" kind="=">
<drx lb="104" cb="7" kind="lvalue" nm="Expr"/>
<n32 lb="104" cb="14" le="104" ce="76">
<ce lb="104" cb="14" le="104" ce="76" nbparm="3" id="c6c8e579ec4c80fd3bfd5c18c764ca89_779856bc1249fbf3d434e288a9dfa07d">
<exp pvirg="true"/>
<n32 lb="104" cb="14" le="104" ce="31">
<drx lb="104" cb="14" le="104" ce="31" kind="lvalue" id="c6c8e579ec4c80fd3bfd5c18c764ca89_779856bc1249fbf3d434e288a9dfa07d" nm="Create"/>
</n32>
<n32 lb="104" cb="38">
<n32 lb="104" cb="38">
<drx lb="104" cb="38" kind="lvalue" nm="Sym"/>
</n32>
</n32>
<drx lb="104" cb="43" le="104" ce="60" id="c6c8e579ec4c80fd3bfd5c18c764ca89_7f20cdddfcf8301656a7ad33f981d1a2" nm="VK_GOTPCREL"/>
<mex lb="104" cb="73" kind="lvalue" id="f3aac646b694042497c6bb9f9d46dee2_30e03b8f2acfd1a5b7a5b001932d637b" nm="Ctx" arrow="1">
<n32 lb="104" cb="73">
<n19 lb="104" cb="73"/>
</n32>
</mex>
</ce>
</n32>
</xop>
<bks lb="105" cb="7"/>
<cax lb="106" cb="5" le="108" ce="74">
<n32 lb="106" cb="10">
<drx lb="106" cb="10" id="63dc5295b8c49c9d3ab8f488c40b300e_78bacdcaf5523bda550f837148768f39" nm="R_X86_64_GOTOFF64"/>
</n32>
<xop lb="108" cb="7" le="108" ce="74" kind="=">
<drx lb="108" cb="7" kind="lvalue" nm="Expr"/>
<n32 lb="108" cb="14" le="108" ce="74">
<ce lb="108" cb="14" le="108" ce="74" nbparm="3" id="c6c8e579ec4c80fd3bfd5c18c764ca89_779856bc1249fbf3d434e288a9dfa07d">
<exp pvirg="true"/>
<n32 lb="108" cb="14" le="108" ce="31">
<drx lb="108" cb="14" le="108" ce="31" kind="lvalue" id="c6c8e579ec4c80fd3bfd5c18c764ca89_779856bc1249fbf3d434e288a9dfa07d" nm="Create"/>
</n32>
<n32 lb="108" cb="38">
<n32 lb="108" cb="38">
<drx lb="108" cb="38" kind="lvalue" nm="Sym"/>
</n32>
</n32>
<drx lb="108" cb="43" le="108" ce="60" id="c6c8e579ec4c80fd3bfd5c18c764ca89_29de1dbbc0d8c8c1b7c45a0ef5c447ae" nm="VK_GOTOFF"/>
<mex lb="108" cb="71" kind="lvalue" id="f3aac646b694042497c6bb9f9d46dee2_30e03b8f2acfd1a5b7a5b001932d637b" nm="Ctx" arrow="1">
<n32 lb="108" cb="71">
<n19 lb="108" cb="71"/>
</n32>
</mex>
</ce>
</n32>
</xop>
</cax>
<bks lb="109" cb="7"/>
<cax lb="110" cb="5" le="112" ce="7">
<n32 lb="110" cb="10">
<drx lb="110" cb="10" id="63dc5295b8c49c9d3ab8f488c40b300e_12962102c55c3a27d154daa167a060ff" nm="R_X86_64_PLTOFF64"/>
</n32>
<bks lb="112" cb="7"/>
</cax>
<cax lb="113" cb="5" le="116" ce="49">
<n32 lb="113" cb="10">
<drx lb="113" cb="10" id="63dc5295b8c49c9d3ab8f488c40b300e_614b9589a8b3bd528332426816436cf4" nm="R_X86_64_SIZE32"/>
</n32>
<cax lb="114" cb="5" le="116" ce="49">
<n32 lb="114" cb="10">
<drx lb="114" cb="10" id="63dc5295b8c49c9d3ab8f488c40b300e_00373a76bee2bb2fa27694759822d356" nm="R_X86_64_SIZE64"/>
</n32>
<xop lb="116" cb="7" le="116" ce="49" kind="=">
<drx lb="116" cb="7" kind="lvalue" nm="Expr"/>
<n32 lb="116" cb="14" le="116" ce="49">
<ce lb="116" cb="14" le="116" ce="49" nbparm="2" id="c6c8e579ec4c80fd3bfd5c18c764ca89_140ea9e0ff852d8d271c1818026157f2">
<exp pvirg="true"/>
<n32 lb="116" cb="14" le="116" ce="30">
<drx lb="116" cb="14" le="116" ce="30" kind="lvalue" id="c6c8e579ec4c80fd3bfd5c18c764ca89_140ea9e0ff852d8d271c1818026157f2" nm="Create"/>
</n32>
<n32 lb="116" cb="37">
<n32 lb="116" cb="37">
<drx lb="116" cb="37" kind="lvalue" nm="SymSize"/>
</n32>
</n32>
<mex lb="116" cb="46" kind="lvalue" id="f3aac646b694042497c6bb9f9d46dee2_30e03b8f2acfd1a5b7a5b001932d637b" nm="Ctx" arrow="1">
<n32 lb="116" cb="46">
<n19 lb="116" cb="46"/>
</n32>
</mex>
</ce>
</n32>
</xop>
</cax>
</cax>
<bks lb="117" cb="7"/>
<dx lb="118" cb="5" le="119" ce="46">
<xop lb="119" cb="7" le="119" ce="46" kind="=">
<drx lb="119" cb="7" kind="lvalue" nm="Expr"/>
<n32 lb="119" cb="14" le="119" ce="46">
<ce lb="119" cb="14" le="119" ce="46" nbparm="2" id="c6c8e579ec4c80fd3bfd5c18c764ca89_40a0185f09695e398e07eeb7593516da">
<exp pvirg="true"/>
<n32 lb="119" cb="14" le="119" ce="31">
<drx lb="119" cb="14" le="119" ce="31" kind="lvalue" id="c6c8e579ec4c80fd3bfd5c18c764ca89_40a0185f09695e398e07eeb7593516da" nm="Create"/>
</n32>
<n32 lb="119" cb="38">
<n32 lb="119" cb="38">
<drx lb="119" cb="38" kind="lvalue" nm="Sym"/>
</n32>
</n32>
<mex lb="119" cb="43" kind="lvalue" id="f3aac646b694042497c6bb9f9d46dee2_30e03b8f2acfd1a5b7a5b001932d637b" nm="Ctx" arrow="1">
<n32 lb="119" cb="43">
<n19 lb="119" cb="43"/>
</n32>
</mex>
</ce>
</n32>
</xop>
</dx>
<bks lb="120" cb="7"/>
</u>
</sy>
<if lb="122" cb="5" le="125" ce="41">
<xop lb="122" cb="9" le="122" ce="40" kind="&amp;&amp;">
<xop lb="122" cb="9" le="122" ce="17" kind="&amp;&amp;">
<n32 lb="122" cb="9">
<n32 lb="122" cb="9">
<drx lb="122" cb="9" kind="lvalue" nm="Expr"/>
</n32>
</n32>
<n32 lb="122" cb="17">
<drx lb="122" cb="17" kind="lvalue" nm="hasAddend"/>
</n32>
</xop>
<xop lb="122" cb="30" le="122" ce="40" kind="!=">
<n32 lb="122" cb="30">
<drx lb="122" cb="30" kind="lvalue" nm="Addend"/>
</n32>
<n32 lb="122" cb="40">
<n45 lb="122" cb="40">
<flit/>
</n45>
</n32>
</xop>
</xop>
<xop lb="123" cb="7" le="125" ce="41" kind="=">
<drx lb="123" cb="7" kind="lvalue" nm="Expr"/>
<n32 lb="123" cb="14" le="125" ce="41">
<ce lb="123" cb="14" le="125" ce="41" nbparm="3" id="c6c8e579ec4c80fd3bfd5c18c764ca89_02ebb2ce438cc6c0555641ba948c5107">
<exp pvirg="true"/>
<n32 lb="123" cb="14" le="123" ce="28">
<drx lb="123" cb="14" le="123" ce="28" kind="lvalue" id="c6c8e579ec4c80fd3bfd5c18c764ca89_02ebb2ce438cc6c0555641ba948c5107" nm="CreateAdd"/>
</n32>
<n32 lb="123" cb="38">
<drx lb="123" cb="38" kind="lvalue" nm="Expr"/>
</n32>
<n32 lb="124" cb="38" le="124" ce="72">
<ce lb="124" cb="38" le="124" ce="72" nbparm="2" id="c6c8e579ec4c80fd3bfd5c18c764ca89_140ea9e0ff852d8d271c1818026157f2">
<exp pvirg="true"/>
<n32 lb="124" cb="38" le="124" ce="54">
<drx lb="124" cb="38" le="124" ce="54" kind="lvalue" id="c6c8e579ec4c80fd3bfd5c18c764ca89_140ea9e0ff852d8d271c1818026157f2" nm="Create"/>
</n32>
<n32 lb="124" cb="61">
<drx lb="124" cb="61" kind="lvalue" nm="Addend"/>
</n32>
<mex lb="124" cb="69" kind="lvalue" id="f3aac646b694042497c6bb9f9d46dee2_30e03b8f2acfd1a5b7a5b001932d637b" nm="Ctx" arrow="1">
<n32 lb="124" cb="69">
<n19 lb="124" cb="69"/>
</n32>
</mex>
</ce>
</n32>
<mex lb="125" cb="38" kind="lvalue" id="f3aac646b694042497c6bb9f9d46dee2_30e03b8f2acfd1a5b7a5b001932d637b" nm="Ctx" arrow="1">
<n32 lb="125" cb="38">
<n19 lb="125" cb="38"/>
</n32>
</mex>
</ce>
</n32>
</xop>
</if>
<rx lb="126" cb="5" le="126" ce="12" pvirg="true">
<n32 lb="126" cb="12">
<drx lb="126" cb="12" kind="lvalue" nm="Expr"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="operator=" id="08398f8ca8098181cc0d9844c93c9878_dde356b19d6148fb8a385da3308c2d28" file="1" linestart="24" implicit="true" operator="true" access="public" inline="true" isdef="true">
<fpt proto="&lt;anonymous&gt;::X86_64ELFRelocationInfo &amp;">
<lrf>
<rt>
<cr id="08398f8ca8098181cc0d9844c93c9878_3be867d24e3806caaa2bccb9a13f6b38"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const &lt;anonymous&gt;::X86_64ELFRelocationInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="08398f8ca8098181cc0d9844c93c9878_3be867d24e3806caaa2bccb9a13f6b38"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<d name="~X86_64ELFRelocationInfo" id="08398f8ca8098181cc0d9844c93c9878_2588b4b1ac65d4f3f0aa4c723a1b3c96" file="1" linestart="24" lineend="24" implicit="true" access="public" inline="true" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="24" cb="7"/>

</Stmt>
</d>
<c name="X86_64ELFRelocationInfo" id="08398f8ca8098181cc0d9844c93c9878_98b0db44d9c5a6428747ad03582e6512" file="1" linestart="24" lineend="24" copyconst="true" implicit="true" access="public" inline="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const &lt;anonymous&gt;::X86_64ELFRelocationInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="08398f8ca8098181cc0d9844c93c9878_3be867d24e3806caaa2bccb9a13f6b38"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
</cr>
</ns>
<f namespace="llvm" name="createX86_64ELFRelocationInfo" id="08398f8ca8098181cc0d9844c93c9878_0de1f8611b5362b0f0734e2ec9cccf19" file="1" linestart="132" lineend="135" previous="7e2f639c99379107de68afe8e73fe429_0de1f8611b5362b0f0734e2ec9cccf19" access="none" hasbody="true" isdef="true">
<fpt proto="llvm::MCRelocationInfo *">
<pt>
<rt>
<cr id="f3aac646b694042497c6bb9f9d46dee2_71187bd4a24ddfad4ee667deb379b3b5"/>
</rt>
</pt>
</fpt>
<p name="Ctx" proto="llvm::MCContext &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0521a692a6291d3af05cf9d97c086513_66d5a04d181dc2d379aee3c1da9a8316"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="132" cb="71" le="135" ce="1">
<rx lb="134" cb="3" le="134" ce="41" pvirg="true">
<n32 lb="134" cb="10" le="134" ce="41">
<new lb="134" cb="10" le="134" ce="41">
<typeptr id="08398f8ca8098181cc0d9844c93c9878_b35a10fd66e869f088d087722bafee14"/>
<exp pvirg="true"/>
<n10 lb="134" cb="14" le="134" ce="41">
<typeptr id="08398f8ca8098181cc0d9844c93c9878_b35a10fd66e869f088d087722bafee14"/>
<temp/>
<drx lb="134" cb="38" kind="lvalue" nm="Ctx"/>
</n10>
</new>
</n32>
</rx>
</u>

</Stmt>
</f>
</tun>
</Root>
