#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Apr  2 13:06:54 2023
# Process ID: 72416
# Current directory: D:/FPGA_study/projects/0010_HDMI_Display_STA/vivado_proj/HDMI_display
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent70432 D:\FPGA_study\projects\0010_HDMI_Display_STA\vivado_proj\HDMI_display\HDMI_display.xpr
# Log file: D:/FPGA_study/projects/0010_HDMI_Display_STA/vivado_proj/HDMI_display/vivado.log
# Journal file: D:/FPGA_study/projects/0010_HDMI_Display_STA/vivado_proj/HDMI_display\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_study/projects/0010_HDMI_Display_STA/vivado_proj/HDMI_display/HDMI_display.xpr
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
open_run impl_1
current_design synth_1
current_design impl_1
current_design synth_1
refresh_design
report_clocks
refresh_design
refresh_design
report_clocks
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
report_clocks
refresh_design
report_clocks
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
open_report -name {timing_1 (1)} D:/FPGA_study/projects/0010_HDMI_Display_STA/vivado_proj/STA_report/IMP/timing_1.rpx
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_imp_1 -file D:/FPGA_study/projects/0010_HDMI_Display_STA/vivado_proj/STA_report/IMP/timing_report_imp.txt -rpx D:/FPGA_study/projects/0010_HDMI_Display_STA/vivado_proj/STA_report/IMP/timing_imp_1.rpx
current_design synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name syth_timing_1 -file D:/FPGA_study/projects/0010_HDMI_Display_STA/vivado_proj/STA_report/IMP/timing_report_syth.txt -rpx D:/FPGA_study/projects/0010_HDMI_Display_STA/vivado_proj/STA_report/IMP/timing_syns_1.rpx
open_report -name timing_imp_1 D:/FPGA_study/projects/0010_HDMI_Display_STA/vivado_proj/STA_report/IMP/timing_imp_1.rpx
current_design impl_1
open_report -name timing_syns_1 D:/FPGA_study/projects/0010_HDMI_Display_STA/vivado_proj/STA_report/IMP/timing_syns_1.rpx
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
current_design synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_syth_2 -file D:/FPGA_study/projects/0010_HDMI_Display_STA/vivado_proj/STA_report/timing_report_2/timing_report_syth_2.txt -rpx D:/FPGA_study/projects/0010_HDMI_Display_STA/vivado_proj/STA_report/timing_report_2/timing_syns_2.rpx
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_syth_2
current_design impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_imp_2
current_design synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_syth_2(1) -rpx D:/FPGA_study/projects/0010_HDMI_Display_STA/vivado_proj/STA_report/timing_report_2/timing_syth_2.rpx
current_design impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -rpx D:/FPGA_study/projects/0010_HDMI_Display_STA/vivado_proj/STA_report/timing_report_2/timing_imp_2.rpx
open_report -name timing_syth_2 D:/FPGA_study/projects/0010_HDMI_Display_STA/vivado_proj/STA_report/timing_report_2/timing_syth_2.rpx
open_report -name timing_imp_2 D:/FPGA_study/projects/0010_HDMI_Display_STA/vivado_proj/STA_report/timing_report_2/timing_imp_2.rpx
refresh_design
open_report -name timing_syth_2 D:/FPGA_study/projects/0010_HDMI_Display_STA/vivado_proj/STA_report/timing_report_2/timing_syth_2.rpx
open_report -name timing_syns_1 D:/FPGA_study/projects/0010_HDMI_Display_STA/vivado_proj/STA_report/IMP/timing_syns_1.rpx
current_design synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
close_design
close_design
open_run synth_1 -name synth_1
report_utilization -file D:/FPGA_study/projects/0010_HDMI_Display_STA/vivado_proj/syth_report/utilization_report_1.txt -name utilization_1
open_run impl_1
report_utilization -file D:/FPGA_study/projects/0010_HDMI_Display_STA/vivado_proj/imp_report/utilization_report_1.txt -name imp_utilization_1
