{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750936219625 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750936219625 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 26 16:40:19 2025 " "Processing started: Thu Jun 26 16:40:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750936219625 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936219625 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off thread -c thread " "Command: quartus_map --read_settings_files=on --write_settings_files=off thread -c thread" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936219625 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750936219963 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750936219963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-arch " "Found design unit 1: alu-arch" {  } { { "alu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750936227227 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/alu.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750936227227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936227227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rf-arch " "Found design unit 1: rf-arch" {  } { { "rf.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/rf.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750936227229 ""} { "Info" "ISGN_ENTITY_NAME" "1 rf " "Found entity 1: rf" {  } { { "rf.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/rf.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750936227229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936227229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-arch " "Found design unit 1: pc-arch" {  } { { "pc.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/pc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750936227230 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/pc.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750936227230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936227230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lsu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lsu-arch " "Found design unit 1: lsu-arch" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750936227230 ""} { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750936227230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936227230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thread.vhd 2 1 " "Found 2 design units, including 1 entities, in source file thread.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 thread-arch " "Found design unit 1: thread-arch" {  } { { "thread.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/thread.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750936227231 ""} { "Info" "ISGN_ENTITY_NAME" "1 thread " "Found entity 1: thread" {  } { { "thread.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/thread.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750936227231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936227231 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "thread " "Elaborating entity \"thread\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1750936227250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu0 " "Elaborating entity \"alu\" for hierarchy \"alu:alu0\"" {  } { { "thread.vhd" "alu0" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/thread.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750936227279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf rf:reg_file " "Elaborating entity \"rf\" for hierarchy \"rf:reg_file\"" {  } { { "thread.vhd" "reg_file" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/thread.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750936227298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:counter " "Elaborating entity \"pc\" for hierarchy \"pc:counter\"" {  } { { "thread.vhd" "counter" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/thread.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750936227332 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nzp_reg pc.vhd(18) " "Verilog HDL or VHDL warning at pc.vhd(18): object \"nzp_reg\" assigned a value but never read" {  } { { "pc.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/pc.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750936227332 "|thread|pc:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu lsu:load_store " "Elaborating entity \"lsu\" for hierarchy \"lsu:load_store\"" {  } { { "thread.vhd" "load_store" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/thread.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750936227340 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset lsu.vhd(30) " "VHDL Process Statement warning at lsu.vhd(30): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1750936227341 "|thread|lsu:load_store"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en lsu.vhd(37) " "VHDL Process Statement warning at lsu.vhd(37): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1750936227341 "|thread|lsu:load_store"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_read_en lsu.vhd(38) " "VHDL Process Statement warning at lsu.vhd(38): signal \"mem_read_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1750936227341 "|thread|lsu:load_store"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lsu_state lsu.vhd(39) " "VHDL Process Statement warning at lsu.vhd(39): signal \"lsu_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1750936227341 "|thread|lsu:load_store"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state lsu.vhd(40) " "VHDL Process Statement warning at lsu.vhd(40): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1750936227341 "|thread|lsu:load_store"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lsu_state lsu.vhd(43) " "VHDL Process Statement warning at lsu.vhd(43): signal \"lsu_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1750936227341 "|thread|lsu:load_store"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rs_out lsu.vhd(44) " "VHDL Process Statement warning at lsu.vhd(44): signal \"rs_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1750936227341 "|thread|lsu:load_store"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lsu_state lsu.vhd(46) " "VHDL Process Statement warning at lsu.vhd(46): signal \"lsu_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1750936227341 "|thread|lsu:load_store"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_read_ready lsu.vhd(47) " "VHDL Process Statement warning at lsu.vhd(47): signal \"mem_read_ready\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1750936227341 "|thread|lsu:load_store"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_read_data lsu.vhd(48) " "VHDL Process Statement warning at lsu.vhd(48): signal \"mem_read_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1750936227341 "|thread|lsu:load_store"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lsu_state lsu.vhd(51) " "VHDL Process Statement warning at lsu.vhd(51): signal \"lsu_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1750936227342 "|thread|lsu:load_store"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state lsu.vhd(52) " "VHDL Process Statement warning at lsu.vhd(52): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1750936227342 "|thread|lsu:load_store"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_write_en lsu.vhd(58) " "VHDL Process Statement warning at lsu.vhd(58): signal \"mem_write_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1750936227342 "|thread|lsu:load_store"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lsu_state lsu.vhd(59) " "VHDL Process Statement warning at lsu.vhd(59): signal \"lsu_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1750936227342 "|thread|lsu:load_store"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state lsu.vhd(60) " "VHDL Process Statement warning at lsu.vhd(60): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1750936227342 "|thread|lsu:load_store"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lsu_state lsu.vhd(63) " "VHDL Process Statement warning at lsu.vhd(63): signal \"lsu_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1750936227342 "|thread|lsu:load_store"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rs_out lsu.vhd(64) " "VHDL Process Statement warning at lsu.vhd(64): signal \"rs_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1750936227342 "|thread|lsu:load_store"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rt_out lsu.vhd(65) " "VHDL Process Statement warning at lsu.vhd(65): signal \"rt_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1750936227342 "|thread|lsu:load_store"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lsu_state lsu.vhd(67) " "VHDL Process Statement warning at lsu.vhd(67): signal \"lsu_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1750936227342 "|thread|lsu:load_store"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_write_ready lsu.vhd(68) " "VHDL Process Statement warning at lsu.vhd(68): signal \"mem_write_ready\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1750936227342 "|thread|lsu:load_store"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lsu_state lsu.vhd(71) " "VHDL Process Statement warning at lsu.vhd(71): signal \"lsu_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1750936227342 "|thread|lsu:load_store"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state lsu.vhd(72) " "VHDL Process Statement warning at lsu.vhd(72): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1750936227342 "|thread|lsu:load_store"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lsu_state lsu.vhd(27) " "VHDL Process Statement warning at lsu.vhd(27): inferring latch(es) for signal or variable \"lsu_state\", which holds its previous value in one or more paths through the process" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1750936227343 "|thread|lsu:load_store"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lsu_out lsu.vhd(27) " "VHDL Process Statement warning at lsu.vhd(27): inferring latch(es) for signal or variable \"lsu_out\", which holds its previous value in one or more paths through the process" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1750936227343 "|thread|lsu:load_store"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_read_add lsu.vhd(27) " "VHDL Process Statement warning at lsu.vhd(27): inferring latch(es) for signal or variable \"mem_read_add\", which holds its previous value in one or more paths through the process" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1750936227343 "|thread|lsu:load_store"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_write_add lsu.vhd(27) " "VHDL Process Statement warning at lsu.vhd(27): inferring latch(es) for signal or variable \"mem_write_add\", which holds its previous value in one or more paths through the process" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1750936227343 "|thread|lsu:load_store"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_write_data lsu.vhd(27) " "VHDL Process Statement warning at lsu.vhd(27): inferring latch(es) for signal or variable \"mem_write_data\", which holds its previous value in one or more paths through the process" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1750936227343 "|thread|lsu:load_store"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data\[0\] lsu.vhd(27) " "Inferred latch for \"mem_write_data\[0\]\" at lsu.vhd(27)" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936227343 "|thread|lsu:load_store"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data\[1\] lsu.vhd(27) " "Inferred latch for \"mem_write_data\[1\]\" at lsu.vhd(27)" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936227344 "|thread|lsu:load_store"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data\[2\] lsu.vhd(27) " "Inferred latch for \"mem_write_data\[2\]\" at lsu.vhd(27)" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936227344 "|thread|lsu:load_store"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data\[3\] lsu.vhd(27) " "Inferred latch for \"mem_write_data\[3\]\" at lsu.vhd(27)" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936227344 "|thread|lsu:load_store"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data\[4\] lsu.vhd(27) " "Inferred latch for \"mem_write_data\[4\]\" at lsu.vhd(27)" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936227344 "|thread|lsu:load_store"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data\[5\] lsu.vhd(27) " "Inferred latch for \"mem_write_data\[5\]\" at lsu.vhd(27)" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936227344 "|thread|lsu:load_store"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data\[6\] lsu.vhd(27) " "Inferred latch for \"mem_write_data\[6\]\" at lsu.vhd(27)" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936227344 "|thread|lsu:load_store"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_data\[7\] lsu.vhd(27) " "Inferred latch for \"mem_write_data\[7\]\" at lsu.vhd(27)" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936227344 "|thread|lsu:load_store"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_add\[0\] lsu.vhd(27) " "Inferred latch for \"mem_write_add\[0\]\" at lsu.vhd(27)" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936227344 "|thread|lsu:load_store"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_add\[1\] lsu.vhd(27) " "Inferred latch for \"mem_write_add\[1\]\" at lsu.vhd(27)" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936227344 "|thread|lsu:load_store"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_add\[2\] lsu.vhd(27) " "Inferred latch for \"mem_write_add\[2\]\" at lsu.vhd(27)" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936227344 "|thread|lsu:load_store"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_add\[3\] lsu.vhd(27) " "Inferred latch for \"mem_write_add\[3\]\" at lsu.vhd(27)" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936227344 "|thread|lsu:load_store"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_add\[4\] lsu.vhd(27) " "Inferred latch for \"mem_write_add\[4\]\" at lsu.vhd(27)" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936227344 "|thread|lsu:load_store"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_add\[5\] lsu.vhd(27) " "Inferred latch for \"mem_write_add\[5\]\" at lsu.vhd(27)" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936227344 "|thread|lsu:load_store"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_add\[6\] lsu.vhd(27) " "Inferred latch for \"mem_write_add\[6\]\" at lsu.vhd(27)" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936227344 "|thread|lsu:load_store"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write_add\[7\] lsu.vhd(27) " "Inferred latch for \"mem_write_add\[7\]\" at lsu.vhd(27)" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936227344 "|thread|lsu:load_store"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_add\[0\] lsu.vhd(27) " "Inferred latch for \"mem_read_add\[0\]\" at lsu.vhd(27)" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936227344 "|thread|lsu:load_store"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_add\[1\] lsu.vhd(27) " "Inferred latch for \"mem_read_add\[1\]\" at lsu.vhd(27)" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936227344 "|thread|lsu:load_store"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_add\[2\] lsu.vhd(27) " "Inferred latch for \"mem_read_add\[2\]\" at lsu.vhd(27)" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936227344 "|thread|lsu:load_store"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_add\[3\] lsu.vhd(27) " "Inferred latch for \"mem_read_add\[3\]\" at lsu.vhd(27)" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936227344 "|thread|lsu:load_store"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_add\[4\] lsu.vhd(27) " "Inferred latch for \"mem_read_add\[4\]\" at lsu.vhd(27)" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936227345 "|thread|lsu:load_store"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_add\[5\] lsu.vhd(27) " "Inferred latch for \"mem_read_add\[5\]\" at lsu.vhd(27)" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936227345 "|thread|lsu:load_store"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_add\[6\] lsu.vhd(27) " "Inferred latch for \"mem_read_add\[6\]\" at lsu.vhd(27)" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936227345 "|thread|lsu:load_store"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_add\[7\] lsu.vhd(27) " "Inferred latch for \"mem_read_add\[7\]\" at lsu.vhd(27)" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936227345 "|thread|lsu:load_store"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lsu_out\[0\] lsu.vhd(27) " "Inferred latch for \"lsu_out\[0\]\" at lsu.vhd(27)" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936227345 "|thread|lsu:load_store"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lsu_out\[1\] lsu.vhd(27) " "Inferred latch for \"lsu_out\[1\]\" at lsu.vhd(27)" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936227345 "|thread|lsu:load_store"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lsu_out\[2\] lsu.vhd(27) " "Inferred latch for \"lsu_out\[2\]\" at lsu.vhd(27)" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936227345 "|thread|lsu:load_store"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lsu_out\[3\] lsu.vhd(27) " "Inferred latch for \"lsu_out\[3\]\" at lsu.vhd(27)" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936227345 "|thread|lsu:load_store"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lsu_out\[4\] lsu.vhd(27) " "Inferred latch for \"lsu_out\[4\]\" at lsu.vhd(27)" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936227345 "|thread|lsu:load_store"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lsu_out\[5\] lsu.vhd(27) " "Inferred latch for \"lsu_out\[5\]\" at lsu.vhd(27)" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936227345 "|thread|lsu:load_store"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lsu_out\[6\] lsu.vhd(27) " "Inferred latch for \"lsu_out\[6\]\" at lsu.vhd(27)" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936227345 "|thread|lsu:load_store"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lsu_out\[7\] lsu.vhd(27) " "Inferred latch for \"lsu_out\[7\]\" at lsu.vhd(27)" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936227345 "|thread|lsu:load_store"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lsu_state\[0\] lsu.vhd(27) " "Inferred latch for \"lsu_state\[0\]\" at lsu.vhd(27)" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936227345 "|thread|lsu:load_store"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lsu_state\[1\] lsu.vhd(27) " "Inferred latch for \"lsu_state\[1\]\" at lsu.vhd(27)" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936227345 "|thread|lsu:load_store"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rf:reg_file\|rt_data\[0\] " "Converted tri-state buffer \"rf:reg_file\|rt_data\[0\]\" feeding internal logic into a wire" {  } { { "rf.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/rf.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1750936227637 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rf:reg_file\|rt_data\[1\] " "Converted tri-state buffer \"rf:reg_file\|rt_data\[1\]\" feeding internal logic into a wire" {  } { { "rf.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/rf.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1750936227637 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rf:reg_file\|rt_data\[2\] " "Converted tri-state buffer \"rf:reg_file\|rt_data\[2\]\" feeding internal logic into a wire" {  } { { "rf.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/rf.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1750936227637 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rf:reg_file\|rt_data\[3\] " "Converted tri-state buffer \"rf:reg_file\|rt_data\[3\]\" feeding internal logic into a wire" {  } { { "rf.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/rf.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1750936227637 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rf:reg_file\|rt_data\[4\] " "Converted tri-state buffer \"rf:reg_file\|rt_data\[4\]\" feeding internal logic into a wire" {  } { { "rf.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/rf.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1750936227637 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rf:reg_file\|rt_data\[5\] " "Converted tri-state buffer \"rf:reg_file\|rt_data\[5\]\" feeding internal logic into a wire" {  } { { "rf.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/rf.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1750936227637 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rf:reg_file\|rt_data\[6\] " "Converted tri-state buffer \"rf:reg_file\|rt_data\[6\]\" feeding internal logic into a wire" {  } { { "rf.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/rf.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1750936227637 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rf:reg_file\|rt_data\[7\] " "Converted tri-state buffer \"rf:reg_file\|rt_data\[7\]\" feeding internal logic into a wire" {  } { { "rf.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/rf.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1750936227637 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rf:reg_file\|rs_data\[0\] " "Converted tri-state buffer \"rf:reg_file\|rs_data\[0\]\" feeding internal logic into a wire" {  } { { "rf.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/rf.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1750936227637 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rf:reg_file\|rs_data\[1\] " "Converted tri-state buffer \"rf:reg_file\|rs_data\[1\]\" feeding internal logic into a wire" {  } { { "rf.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/rf.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1750936227637 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rf:reg_file\|rs_data\[2\] " "Converted tri-state buffer \"rf:reg_file\|rs_data\[2\]\" feeding internal logic into a wire" {  } { { "rf.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/rf.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1750936227637 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rf:reg_file\|rs_data\[3\] " "Converted tri-state buffer \"rf:reg_file\|rs_data\[3\]\" feeding internal logic into a wire" {  } { { "rf.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/rf.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1750936227637 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rf:reg_file\|rs_data\[4\] " "Converted tri-state buffer \"rf:reg_file\|rs_data\[4\]\" feeding internal logic into a wire" {  } { { "rf.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/rf.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1750936227637 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rf:reg_file\|rs_data\[5\] " "Converted tri-state buffer \"rf:reg_file\|rs_data\[5\]\" feeding internal logic into a wire" {  } { { "rf.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/rf.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1750936227637 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rf:reg_file\|rs_data\[6\] " "Converted tri-state buffer \"rf:reg_file\|rs_data\[6\]\" feeding internal logic into a wire" {  } { { "rf.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/rf.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1750936227637 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rf:reg_file\|rs_data\[7\] " "Converted tri-state buffer \"rf:reg_file\|rs_data\[7\]\" feeding internal logic into a wire" {  } { { "rf.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/rf.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1750936227637 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:alu0\|oo\[7\] " "Converted tri-state buffer \"alu:alu0\|oo\[7\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/alu.vhd" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1750936227637 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:alu0\|oo\[6\] " "Converted tri-state buffer \"alu:alu0\|oo\[6\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/alu.vhd" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1750936227637 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:alu0\|oo\[5\] " "Converted tri-state buffer \"alu:alu0\|oo\[5\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/alu.vhd" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1750936227637 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:alu0\|oo\[4\] " "Converted tri-state buffer \"alu:alu0\|oo\[4\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/alu.vhd" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1750936227637 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:alu0\|oo\[3\] " "Converted tri-state buffer \"alu:alu0\|oo\[3\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/alu.vhd" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1750936227637 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:alu0\|oo\[2\] " "Converted tri-state buffer \"alu:alu0\|oo\[2\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/alu.vhd" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1750936227637 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:alu0\|oo\[1\] " "Converted tri-state buffer \"alu:alu0\|oo\[1\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/alu.vhd" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1750936227637 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:alu0\|oo\[0\] " "Converted tri-state buffer \"alu:alu0\|oo\[0\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/alu.vhd" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1750936227637 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:alu0\|alu_nzp\[2\] " "Converted tri-state buffer \"alu:alu0\|alu_nzp\[2\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/alu.vhd" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1750936227637 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:alu0\|alu_nzp\[1\] " "Converted tri-state buffer \"alu:alu0\|alu_nzp\[1\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/alu.vhd" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1750936227637 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:alu0\|alu_nzp\[0\] " "Converted tri-state buffer \"alu:alu0\|alu_nzp\[0\]\" feeding internal logic into a wire" {  } { { "alu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/alu.vhd" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1750936227637 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1750936227637 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "alu:alu0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"alu:alu0\|Mult0\"" {  } { { "alu.vhd" "Mult0" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/alu.vhd" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750936227811 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:alu0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:alu0\|Div0\"" {  } { { "alu.vhd" "Div0" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/alu.vhd" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750936227811 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1750936227811 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"alu:alu0\|lpm_mult:Mult0\"" {  } { { "alu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/alu.vhd" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750936228044 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu0\|lpm_mult:Mult0 " "Instantiated megafunction \"alu:alu0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750936228045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750936228045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750936228045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750936228045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750936228045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750936228045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750936228045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750936228045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750936228045 ""}  } { { "alu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/alu.vhd" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750936228045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tds.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tds.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tds " "Found entity 1: mult_tds" {  } { { "db/mult_tds.tdf" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/db/mult_tds.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750936228108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936228108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"alu:alu0\|lpm_divide:Div0\"" {  } { { "alu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/alu.vhd" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750936228259 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu0\|lpm_divide:Div0 " "Instantiated megafunction \"alu:alu0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750936228259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750936228259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750936228259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750936228259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750936228259 ""}  } { { "alu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/alu.vhd" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750936228259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5ao.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5ao.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5ao " "Found entity 1: lpm_divide_5ao" {  } { { "db/lpm_divide_5ao.tdf" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/db/lpm_divide_5ao.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750936228301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936228301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_aag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_aag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_aag " "Found entity 1: abs_divider_aag" {  } { { "db/abs_divider_aag.tdf" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/db/abs_divider_aag.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750936228314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936228314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8fe " "Found entity 1: alt_u_div_8fe" {  } { { "db/alt_u_div_8fe.tdf" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/db/alt_u_div_8fe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750936228331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936228331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750936228393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936228393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750936228427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936228427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_r99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_r99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_r99 " "Found entity 1: lpm_abs_r99" {  } { { "db/lpm_abs_r99.tdf" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/db/lpm_abs_r99.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750936228440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936228440 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "14 " "Ignored 14 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "14 " "Ignored 14 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1750936228640 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1750936228640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lsu:load_store\|lsu_state\[1\] " "Latch lsu:load_store\|lsu_state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lsu:load_store\|lsu_state\[1\] " "Ports D and ENA on the latch are fed by the same signal lsu:load_store\|lsu_state\[1\]" {  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750936228642 ""}  } { { "lsu.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/lsu.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750936228642 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1750936228836 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 " "27 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1750936229189 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1750936229480 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750936229480 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nzp_write_en " "No output dependent on input pin \"nzp_write_en\"" {  } { { "thread.vhd" "" { Text "C:/Users/harsh/Desktop/Coding/quartus_arch_design/thread/thread.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750936229698 "|thread|nzp_write_en"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1750936229698 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "615 " "Implemented 615 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "64 " "Implemented 64 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1750936229698 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1750936229698 ""} { "Info" "ICUT_CUT_TM_LCELLS" "518 " "Implemented 518 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1750936229698 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1750936229698 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1750936229698 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750936229714 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 26 16:40:29 2025 " "Processing ended: Thu Jun 26 16:40:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750936229714 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750936229714 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750936229714 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750936229714 ""}
