<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>WebAssemblyGenRegisterInfo.inc source code [llvm/build/lib/Target/WebAssembly/WebAssemblyGenRegisterInfo.inc] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::WebAssemblyGenRegisterInfo "/>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/build/lib/Target/WebAssembly/WebAssemblyGenRegisterInfo.inc'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>build</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>WebAssembly</a>/<a href='WebAssemblyGenRegisterInfo.inc.html'>WebAssemblyGenRegisterInfo.inc</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="2">2</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3">3</th><td><i>|* Target Register Enum Values                                                *|</i></td></tr>
<tr><th id="4">4</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="5">5</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="6">6</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="7">7</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><u>#<span data-ppcond="10">ifdef</span> <span class="macro" data-ref="_M/GET_REGINFO_ENUM">GET_REGINFO_ENUM</span></u></td></tr>
<tr><th id="11">11</th><td><u>#undef GET_REGINFO_ENUM</u></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><b>class</b> MCRegisterClass;</td></tr>
<tr><th id="16">16</th><td><b>extern</b> <em>const</em> MCRegisterClass WebAssemblyMCRegisterClasses[];</td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><b>namespace</b> WebAssembly {</td></tr>
<tr><th id="19">19</th><td><b>enum</b> {</td></tr>
<tr><th id="20">20</th><td>  NoRegister,</td></tr>
<tr><th id="21">21</th><td>  ARGUMENTS = <var>1</var>,</td></tr>
<tr><th id="22">22</th><td>  VALUE_STACK = <var>2</var>,</td></tr>
<tr><th id="23">23</th><td>  EXTERNREF_0 = <var>3</var>,</td></tr>
<tr><th id="24">24</th><td>  FP32 = <var>4</var>,</td></tr>
<tr><th id="25">25</th><td>  FP64 = <var>5</var>,</td></tr>
<tr><th id="26">26</th><td>  FUNCREF_0 = <var>6</var>,</td></tr>
<tr><th id="27">27</th><td>  SP32 = <var>7</var>,</td></tr>
<tr><th id="28">28</th><td>  SP64 = <var>8</var>,</td></tr>
<tr><th id="29">29</th><td>  F32_0 = <var>9</var>,</td></tr>
<tr><th id="30">30</th><td>  F64_0 = <var>10</var>,</td></tr>
<tr><th id="31">31</th><td>  I32_0 = <var>11</var>,</td></tr>
<tr><th id="32">32</th><td>  I64_0 = <var>12</var>,</td></tr>
<tr><th id="33">33</th><td>  V128_0 = <var>13</var>,</td></tr>
<tr><th id="34">34</th><td>  NUM_TARGET_REGS <i>// 14</i></td></tr>
<tr><th id="35">35</th><td>};</td></tr>
<tr><th id="36">36</th><td>} <i>// end namespace WebAssembly</i></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><i>// Register classes</i></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><b>namespace</b> WebAssembly {</td></tr>
<tr><th id="41">41</th><td><b>enum</b> {</td></tr>
<tr><th id="42">42</th><td>  EXTERNREFRegClassID = <var>0</var>,</td></tr>
<tr><th id="43">43</th><td>  FUNCREFRegClassID = <var>1</var>,</td></tr>
<tr><th id="44">44</th><td>  I32RegClassID = <var>2</var>,</td></tr>
<tr><th id="45">45</th><td>  F32RegClassID = <var>3</var>,</td></tr>
<tr><th id="46">46</th><td>  I64RegClassID = <var>4</var>,</td></tr>
<tr><th id="47">47</th><td>  F64RegClassID = <var>5</var>,</td></tr>
<tr><th id="48">48</th><td>  V128RegClassID = <var>6</var>,</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td>};</td></tr>
<tr><th id="51">51</th><td>} <i>// end namespace WebAssembly</i></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><i>// Register pressure sets enum.</i></td></tr>
<tr><th id="54">54</th><td><b>namespace</b> WebAssembly {</td></tr>
<tr><th id="55">55</th><td><b>enum</b> RegisterPressureSets {</td></tr>
<tr><th id="56">56</th><td>  EXTERNREF = <var>0</var>,</td></tr>
<tr><th id="57">57</th><td>  FUNCREF = <var>1</var>,</td></tr>
<tr><th id="58">58</th><td>  F32 = <var>2</var>,</td></tr>
<tr><th id="59">59</th><td>  F64 = <var>3</var>,</td></tr>
<tr><th id="60">60</th><td>  V128 = <var>4</var>,</td></tr>
<tr><th id="61">61</th><td>  I32 = <var>5</var>,</td></tr>
<tr><th id="62">62</th><td>  I64 = <var>6</var>,</td></tr>
<tr><th id="63">63</th><td>};</td></tr>
<tr><th id="64">64</th><td>} <i>// end namespace WebAssembly</i></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><u>#<span data-ppcond="10">endif</span> // GET_REGINFO_ENUM</u></td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="71">71</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="72">72</th><td><i>|* MC Register Information                                                    *|</i></td></tr>
<tr><th id="73">73</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="74">74</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="75">75</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="76">76</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><u>#<span data-ppcond="79">ifdef</span> <span class="macro" data-ref="_M/GET_REGINFO_MC_DESC">GET_REGINFO_MC_DESC</span></u></td></tr>
<tr><th id="80">80</th><td><u>#undef GET_REGINFO_MC_DESC</u></td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><b>extern</b> <em>const</em> MCPhysReg WebAssemblyRegDiffLists[] = {</td></tr>
<tr><th id="85">85</th><td>  <i>/* 0 */</i> <var>65535</var>, <var>0</var>,</td></tr>
<tr><th id="86">86</th><td>};</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><b>extern</b> <em>const</em> LaneBitmask WebAssemblyLaneMaskLists[] = {</td></tr>
<tr><th id="89">89</th><td>  <i>/* 0 */</i> LaneBitmask(<var>0x0000000000000000</var>), LaneBitmask::getAll(),</td></tr>
<tr><th id="90">90</th><td>};</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><b>extern</b> <em>const</em> uint16_t WebAssemblySubRegIdxLists[] = {</td></tr>
<tr><th id="93">93</th><td>  <i>/* 0 */</i> <var>0</var>,</td></tr>
<tr><th id="94">94</th><td>};</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><b>extern</b> <em>const</em> MCRegisterInfo::SubRegCoveredBits WebAssemblySubRegIdxRanges[] = {</td></tr>
<tr><th id="97">97</th><td>  { <var>65535</var>, <var>65535</var> },</td></tr>
<tr><th id="98">98</th><td>};</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><u>#ifdef __GNUC__</u></td></tr>
<tr><th id="102">102</th><td><u>#pragma GCC diagnostic push</u></td></tr>
<tr><th id="103">103</th><td><u>#pragma GCC diagnostic ignored "-Woverlength-strings"</u></td></tr>
<tr><th id="104">104</th><td><u>#endif</u></td></tr>
<tr><th id="105">105</th><td><b>extern</b> <em>const</em> <em>char</em> WebAssemblyRegStrings[] = {</td></tr>
<tr><th id="106">106</th><td>  <i>/* 0 */</i> <q>"F32_0\0"</q></td></tr>
<tr><th id="107">107</th><td>  <i>/* 6 */</i> <q>"I32_0\0"</q></td></tr>
<tr><th id="108">108</th><td>  <i>/* 12 */</i> <q>"F64_0\0"</q></td></tr>
<tr><th id="109">109</th><td>  <i>/* 18 */</i> <q>"I64_0\0"</q></td></tr>
<tr><th id="110">110</th><td>  <i>/* 24 */</i> <q>"V128_0\0"</q></td></tr>
<tr><th id="111">111</th><td>  <i>/* 31 */</i> <q>"FUNCREF_0\0"</q></td></tr>
<tr><th id="112">112</th><td>  <i>/* 41 */</i> <q>"EXTERNREF_0\0"</q></td></tr>
<tr><th id="113">113</th><td>  <i>/* 53 */</i> <q>"FP32\0"</q></td></tr>
<tr><th id="114">114</th><td>  <i>/* 58 */</i> <q>"SP32\0"</q></td></tr>
<tr><th id="115">115</th><td>  <i>/* 63 */</i> <q>"FP64\0"</q></td></tr>
<tr><th id="116">116</th><td>  <i>/* 68 */</i> <q>"SP64\0"</q></td></tr>
<tr><th id="117">117</th><td>  <i>/* 73 */</i> <q>"VALUE_STACK\0"</q></td></tr>
<tr><th id="118">118</th><td>  <i>/* 85 */</i> <q>"ARGUMENTS\0"</q></td></tr>
<tr><th id="119">119</th><td>};</td></tr>
<tr><th id="120">120</th><td><u>#ifdef __GNUC__</u></td></tr>
<tr><th id="121">121</th><td><u>#pragma GCC diagnostic pop</u></td></tr>
<tr><th id="122">122</th><td><u>#endif</u></td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><b>extern</b> <em>const</em> MCRegisterDesc WebAssemblyRegDesc[] = { <i>// Descriptors</i></td></tr>
<tr><th id="125">125</th><td>  { <var>5</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="126">126</th><td>  { <var>85</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="127">127</th><td>  { <var>73</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="128">128</th><td>  { <var>41</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="129">129</th><td>  { <var>53</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="130">130</th><td>  { <var>63</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="131">131</th><td>  { <var>31</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="132">132</th><td>  { <var>58</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="133">133</th><td>  { <var>68</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="134">134</th><td>  { <var>0</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="135">135</th><td>  { <var>12</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="136">136</th><td>  { <var>6</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="137">137</th><td>  { <var>18</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="138">138</th><td>  { <var>24</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="139">139</th><td>};</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><b>extern</b> <em>const</em> MCPhysReg WebAssemblyRegUnitRoots[][<var>2</var>] = {</td></tr>
<tr><th id="142">142</th><td>  { WebAssembly::ARGUMENTS },</td></tr>
<tr><th id="143">143</th><td>  { WebAssembly::VALUE_STACK },</td></tr>
<tr><th id="144">144</th><td>  { WebAssembly::EXTERNREF_0 },</td></tr>
<tr><th id="145">145</th><td>  { WebAssembly::FP32 },</td></tr>
<tr><th id="146">146</th><td>  { WebAssembly::FP64 },</td></tr>
<tr><th id="147">147</th><td>  { WebAssembly::FUNCREF_0 },</td></tr>
<tr><th id="148">148</th><td>  { WebAssembly::SP32 },</td></tr>
<tr><th id="149">149</th><td>  { WebAssembly::SP64 },</td></tr>
<tr><th id="150">150</th><td>  { WebAssembly::F32_0 },</td></tr>
<tr><th id="151">151</th><td>  { WebAssembly::F64_0 },</td></tr>
<tr><th id="152">152</th><td>  { WebAssembly::I32_0 },</td></tr>
<tr><th id="153">153</th><td>  { WebAssembly::I64_0 },</td></tr>
<tr><th id="154">154</th><td>  { WebAssembly::V128_0 },</td></tr>
<tr><th id="155">155</th><td>};</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td><b>namespace</b> {     <i>// Register classes...</i></td></tr>
<tr><th id="158">158</th><td>  <i>// EXTERNREF Register Class...</i></td></tr>
<tr><th id="159">159</th><td>  <em>const</em> MCPhysReg EXTERNREF[] = {</td></tr>
<tr><th id="160">160</th><td>    WebAssembly::EXTERNREF_0, </td></tr>
<tr><th id="161">161</th><td>  };</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td>  <i>// EXTERNREF Bit set.</i></td></tr>
<tr><th id="164">164</th><td>  <em>const</em> uint8_t EXTERNREFBits[] = {</td></tr>
<tr><th id="165">165</th><td>    <var>0x08</var>, </td></tr>
<tr><th id="166">166</th><td>  };</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>  <i>// FUNCREF Register Class...</i></td></tr>
<tr><th id="169">169</th><td>  <em>const</em> MCPhysReg FUNCREF[] = {</td></tr>
<tr><th id="170">170</th><td>    WebAssembly::FUNCREF_0, </td></tr>
<tr><th id="171">171</th><td>  };</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td>  <i>// FUNCREF Bit set.</i></td></tr>
<tr><th id="174">174</th><td>  <em>const</em> uint8_t FUNCREFBits[] = {</td></tr>
<tr><th id="175">175</th><td>    <var>0x40</var>, </td></tr>
<tr><th id="176">176</th><td>  };</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>  <i>// I32 Register Class...</i></td></tr>
<tr><th id="179">179</th><td>  <em>const</em> MCPhysReg I32[] = {</td></tr>
<tr><th id="180">180</th><td>    WebAssembly::FP32, WebAssembly::SP32, WebAssembly::I32_0, </td></tr>
<tr><th id="181">181</th><td>  };</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td>  <i>// I32 Bit set.</i></td></tr>
<tr><th id="184">184</th><td>  <em>const</em> uint8_t I32Bits[] = {</td></tr>
<tr><th id="185">185</th><td>    <var>0x90</var>, <var>0x08</var>, </td></tr>
<tr><th id="186">186</th><td>  };</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td>  <i>// F32 Register Class...</i></td></tr>
<tr><th id="189">189</th><td>  <em>const</em> MCPhysReg F32[] = {</td></tr>
<tr><th id="190">190</th><td>    WebAssembly::F32_0, </td></tr>
<tr><th id="191">191</th><td>  };</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td>  <i>// F32 Bit set.</i></td></tr>
<tr><th id="194">194</th><td>  <em>const</em> uint8_t F32Bits[] = {</td></tr>
<tr><th id="195">195</th><td>    <var>0x00</var>, <var>0x02</var>, </td></tr>
<tr><th id="196">196</th><td>  };</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td>  <i>// I64 Register Class...</i></td></tr>
<tr><th id="199">199</th><td>  <em>const</em> MCPhysReg I64[] = {</td></tr>
<tr><th id="200">200</th><td>    WebAssembly::FP64, WebAssembly::SP64, WebAssembly::I64_0, </td></tr>
<tr><th id="201">201</th><td>  };</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>  <i>// I64 Bit set.</i></td></tr>
<tr><th id="204">204</th><td>  <em>const</em> uint8_t I64Bits[] = {</td></tr>
<tr><th id="205">205</th><td>    <var>0x20</var>, <var>0x11</var>, </td></tr>
<tr><th id="206">206</th><td>  };</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td>  <i>// F64 Register Class...</i></td></tr>
<tr><th id="209">209</th><td>  <em>const</em> MCPhysReg F64[] = {</td></tr>
<tr><th id="210">210</th><td>    WebAssembly::F64_0, </td></tr>
<tr><th id="211">211</th><td>  };</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td>  <i>// F64 Bit set.</i></td></tr>
<tr><th id="214">214</th><td>  <em>const</em> uint8_t F64Bits[] = {</td></tr>
<tr><th id="215">215</th><td>    <var>0x00</var>, <var>0x04</var>, </td></tr>
<tr><th id="216">216</th><td>  };</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td>  <i>// V128 Register Class...</i></td></tr>
<tr><th id="219">219</th><td>  <em>const</em> MCPhysReg V128[] = {</td></tr>
<tr><th id="220">220</th><td>    WebAssembly::V128_0, </td></tr>
<tr><th id="221">221</th><td>  };</td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td>  <i>// V128 Bit set.</i></td></tr>
<tr><th id="224">224</th><td>  <em>const</em> uint8_t V128Bits[] = {</td></tr>
<tr><th id="225">225</th><td>    <var>0x00</var>, <var>0x20</var>, </td></tr>
<tr><th id="226">226</th><td>  };</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td><u>#ifdef __GNUC__</u></td></tr>
<tr><th id="232">232</th><td><u>#pragma GCC diagnostic push</u></td></tr>
<tr><th id="233">233</th><td><u>#pragma GCC diagnostic ignored "-Woverlength-strings"</u></td></tr>
<tr><th id="234">234</th><td><u>#endif</u></td></tr>
<tr><th id="235">235</th><td><b>extern</b> <em>const</em> <em>char</em> WebAssemblyRegClassStrings[] = {</td></tr>
<tr><th id="236">236</th><td>  <i>/* 0 */</i> <q>"F32\0"</q></td></tr>
<tr><th id="237">237</th><td>  <i>/* 4 */</i> <q>"I32\0"</q></td></tr>
<tr><th id="238">238</th><td>  <i>/* 8 */</i> <q>"F64\0"</q></td></tr>
<tr><th id="239">239</th><td>  <i>/* 12 */</i> <q>"I64\0"</q></td></tr>
<tr><th id="240">240</th><td>  <i>/* 16 */</i> <q>"V128\0"</q></td></tr>
<tr><th id="241">241</th><td>  <i>/* 21 */</i> <q>"FUNCREF\0"</q></td></tr>
<tr><th id="242">242</th><td>  <i>/* 29 */</i> <q>"EXTERNREF\0"</q></td></tr>
<tr><th id="243">243</th><td>};</td></tr>
<tr><th id="244">244</th><td><u>#ifdef __GNUC__</u></td></tr>
<tr><th id="245">245</th><td><u>#pragma GCC diagnostic pop</u></td></tr>
<tr><th id="246">246</th><td><u>#endif</u></td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td><b>extern</b> <em>const</em> MCRegisterClass WebAssemblyMCRegisterClasses[] = {</td></tr>
<tr><th id="249">249</th><td>  { EXTERNREF, EXTERNREFBits, <var>29</var>, <var>1</var>, <b>sizeof</b>(EXTERNREFBits), WebAssembly::EXTERNREFRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="250">250</th><td>  { FUNCREF, FUNCREFBits, <var>21</var>, <var>1</var>, <b>sizeof</b>(FUNCREFBits), WebAssembly::FUNCREFRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="251">251</th><td>  { I32, I32Bits, <var>4</var>, <var>3</var>, <b>sizeof</b>(I32Bits), WebAssembly::I32RegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="252">252</th><td>  { F32, F32Bits, <var>0</var>, <var>1</var>, <b>sizeof</b>(F32Bits), WebAssembly::F32RegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="253">253</th><td>  { I64, I64Bits, <var>12</var>, <var>3</var>, <b>sizeof</b>(I64Bits), WebAssembly::I64RegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="254">254</th><td>  { F64, F64Bits, <var>8</var>, <var>1</var>, <b>sizeof</b>(F64Bits), WebAssembly::F64RegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="255">255</th><td>  { V128, V128Bits, <var>16</var>, <var>1</var>, <b>sizeof</b>(V128Bits), WebAssembly::V128RegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="256">256</th><td>};</td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td><b>extern</b> <em>const</em> uint16_t WebAssemblyRegEncodingTable[] = {</td></tr>
<tr><th id="259">259</th><td>  <var>0</var>,</td></tr>
<tr><th id="260">260</th><td>  <var>0</var>,</td></tr>
<tr><th id="261">261</th><td>  <var>0</var>,</td></tr>
<tr><th id="262">262</th><td>  <var>0</var>,</td></tr>
<tr><th id="263">263</th><td>  <var>0</var>,</td></tr>
<tr><th id="264">264</th><td>  <var>0</var>,</td></tr>
<tr><th id="265">265</th><td>  <var>0</var>,</td></tr>
<tr><th id="266">266</th><td>  <var>0</var>,</td></tr>
<tr><th id="267">267</th><td>  <var>0</var>,</td></tr>
<tr><th id="268">268</th><td>  <var>0</var>,</td></tr>
<tr><th id="269">269</th><td>  <var>0</var>,</td></tr>
<tr><th id="270">270</th><td>  <var>0</var>,</td></tr>
<tr><th id="271">271</th><td>  <var>0</var>,</td></tr>
<tr><th id="272">272</th><td>  <var>0</var>,</td></tr>
<tr><th id="273">273</th><td>};</td></tr>
<tr><th id="274">274</th><td><em>static</em> <b>inline</b> <em>void</em> InitWebAssemblyMCRegisterInfo(MCRegisterInfo *RI, <em>unsigned</em> RA, <em>unsigned</em> DwarfFlavour = <var>0</var>, <em>unsigned</em> EHFlavour = <var>0</var>, <em>unsigned</em> PC = <var>0</var>) {</td></tr>
<tr><th id="275">275</th><td>  RI-&gt;InitMCRegisterInfo(WebAssemblyRegDesc, <var>14</var>, RA, PC, WebAssemblyMCRegisterClasses, <var>7</var>, WebAssemblyRegUnitRoots, <var>13</var>, WebAssemblyRegDiffLists, WebAssemblyLaneMaskLists, WebAssemblyRegStrings, WebAssemblyRegClassStrings, WebAssemblySubRegIdxLists, <var>1</var>,</td></tr>
<tr><th id="276">276</th><td>WebAssemblySubRegIdxRanges, WebAssemblyRegEncodingTable);</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td>}</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td><u>#<span data-ppcond="79">endif</span> // GET_REGINFO_MC_DESC</u></td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="285">285</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="286">286</th><td><i>|* Register Information Header Fragment                                       *|</i></td></tr>
<tr><th id="287">287</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="288">288</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="289">289</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="290">290</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td><u>#<span data-ppcond="293">ifdef</span> <a class="macro" href="../../../../llvm/lib/Target/WebAssembly/WebAssemblyRegisterInfo.h.html#18" data-ref="_M/GET_REGINFO_HEADER">GET_REGINFO_HEADER</a></u></td></tr>
<tr><th id="294">294</th><td><u>#undef <a class="macro" href="../../../../llvm/lib/Target/WebAssembly/WebAssemblyRegisterInfo.h.html#18" data-ref="_M/GET_REGINFO_HEADER">GET_REGINFO_HEADER</a></u></td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td><u>#include <a href="../../../../llvm/include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td><b>class</b> <a class="type" href="../../../../llvm/lib/Target/WebAssembly/WebAssemblyFrameLowering.h.html#llvm::WebAssemblyFrameLowering" title='llvm::WebAssemblyFrameLowering' data-ref="llvm::WebAssemblyFrameLowering" data-ref-filename="llvm..WebAssemblyFrameLowering" id="llvm::WebAssemblyFrameLowering">WebAssemblyFrameLowering</a>;</td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td><b>struct</b> <dfn class="type def" id="llvm::WebAssemblyGenRegisterInfo" title='llvm::WebAssemblyGenRegisterInfo' data-ref="llvm::WebAssemblyGenRegisterInfo" data-ref-filename="llvm..WebAssemblyGenRegisterInfo">WebAssemblyGenRegisterInfo</dfn> : <b>public</b> <a class="type" href="../../../../llvm/include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> {</td></tr>
<tr><th id="303">303</th><td>  <b>explicit</b> <dfn class="decl fn" id="_ZN4llvm26WebAssemblyGenRegisterInfoC1Ejjjjj" title='llvm::WebAssemblyGenRegisterInfo::WebAssemblyGenRegisterInfo' data-ref="_ZN4llvm26WebAssemblyGenRegisterInfoC1Ejjjjj" data-ref-filename="_ZN4llvm26WebAssemblyGenRegisterInfoC1Ejjjjj">WebAssemblyGenRegisterInfo</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="123RA" title='RA' data-type='unsigned int' data-ref="123RA" data-ref-filename="123RA">RA</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="124D" title='D' data-type='unsigned int' data-ref="124D" data-ref-filename="124D">D</dfn> = <var>0</var>, <em>unsigned</em> <dfn class="local col5 decl" id="125E" title='E' data-type='unsigned int' data-ref="125E" data-ref-filename="125E">E</dfn> = <var>0</var>,</td></tr>
<tr><th id="304">304</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="126PC" title='PC' data-type='unsigned int' data-ref="126PC" data-ref-filename="126PC">PC</dfn> = <var>0</var>, <em>unsigned</em> <dfn class="local col7 decl" id="127HwMode" title='HwMode' data-type='unsigned int' data-ref="127HwMode" data-ref-filename="127HwMode">HwMode</dfn> = <var>0</var>);</td></tr>
<tr><th id="305">305</th><td>  <em>const</em> <a class="type" href="../../../../llvm/include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::RegClassWeight" title='llvm::RegClassWeight' data-ref="llvm::RegClassWeight" data-ref-filename="llvm..RegClassWeight">RegClassWeight</a> &amp;<dfn class="virtual decl fn" id="_ZNK4llvm26WebAssemblyGenRegisterInfo17getRegClassWeightEPKNS_19TargetRegisterClassE" title='llvm::WebAssemblyGenRegisterInfo::getRegClassWeight' data-ref="_ZNK4llvm26WebAssemblyGenRegisterInfo17getRegClassWeightEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm26WebAssemblyGenRegisterInfo17getRegClassWeightEPKNS_19TargetRegisterClassE">getRegClassWeight</dfn>(<em>const</em> <a class="type" href="../../../../llvm/include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="128RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="128RC" data-ref-filename="128RC">RC</dfn>) <em>const</em> override;</td></tr>
<tr><th id="306">306</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm26WebAssemblyGenRegisterInfo16getRegUnitWeightEj" title='llvm::WebAssemblyGenRegisterInfo::getRegUnitWeight' data-ref="_ZNK4llvm26WebAssemblyGenRegisterInfo16getRegUnitWeightEj" data-ref-filename="_ZNK4llvm26WebAssemblyGenRegisterInfo16getRegUnitWeightEj">getRegUnitWeight</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="129RegUnit" title='RegUnit' data-type='unsigned int' data-ref="129RegUnit" data-ref-filename="129RegUnit">RegUnit</dfn>) <em>const</em> override;</td></tr>
<tr><th id="307">307</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm26WebAssemblyGenRegisterInfo21getNumRegPressureSetsEv" title='llvm::WebAssemblyGenRegisterInfo::getNumRegPressureSets' data-ref="_ZNK4llvm26WebAssemblyGenRegisterInfo21getNumRegPressureSetsEv" data-ref-filename="_ZNK4llvm26WebAssemblyGenRegisterInfo21getNumRegPressureSetsEv">getNumRegPressureSets</dfn>() <em>const</em> override;</td></tr>
<tr><th id="308">308</th><td>  <em>const</em> <em>char</em> *<dfn class="virtual decl fn" id="_ZNK4llvm26WebAssemblyGenRegisterInfo21getRegPressureSetNameEj" title='llvm::WebAssemblyGenRegisterInfo::getRegPressureSetName' data-ref="_ZNK4llvm26WebAssemblyGenRegisterInfo21getRegPressureSetNameEj" data-ref-filename="_ZNK4llvm26WebAssemblyGenRegisterInfo21getRegPressureSetNameEj">getRegPressureSetName</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="130Idx" title='Idx' data-type='unsigned int' data-ref="130Idx" data-ref-filename="130Idx">Idx</dfn>) <em>const</em> override;</td></tr>
<tr><th id="309">309</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm26WebAssemblyGenRegisterInfo22getRegPressureSetLimitERKNS_15MachineFunctionEj" title='llvm::WebAssemblyGenRegisterInfo::getRegPressureSetLimit' data-ref="_ZNK4llvm26WebAssemblyGenRegisterInfo22getRegPressureSetLimitERKNS_15MachineFunctionEj" data-ref-filename="_ZNK4llvm26WebAssemblyGenRegisterInfo22getRegPressureSetLimitERKNS_15MachineFunctionEj">getRegPressureSetLimit</dfn>(<em>const</em> <a class="type" href="../../../../llvm/include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="131MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="131MF" data-ref-filename="131MF">MF</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="132Idx" title='Idx' data-type='unsigned int' data-ref="132Idx" data-ref-filename="132Idx">Idx</dfn>) <em>const</em> override;</td></tr>
<tr><th id="310">310</th><td>  <em>const</em> <em>int</em> *<dfn class="virtual decl fn" id="_ZNK4llvm26WebAssemblyGenRegisterInfo23getRegClassPressureSetsEPKNS_19TargetRegisterClassE" title='llvm::WebAssemblyGenRegisterInfo::getRegClassPressureSets' data-ref="_ZNK4llvm26WebAssemblyGenRegisterInfo23getRegClassPressureSetsEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm26WebAssemblyGenRegisterInfo23getRegClassPressureSetsEPKNS_19TargetRegisterClassE">getRegClassPressureSets</dfn>(<em>const</em> <a class="type" href="../../../../llvm/include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="133RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="133RC" data-ref-filename="133RC">RC</dfn>) <em>const</em> override;</td></tr>
<tr><th id="311">311</th><td>  <em>const</em> <em>int</em> *<dfn class="virtual decl fn" id="_ZNK4llvm26WebAssemblyGenRegisterInfo22getRegUnitPressureSetsEj" title='llvm::WebAssemblyGenRegisterInfo::getRegUnitPressureSets' data-ref="_ZNK4llvm26WebAssemblyGenRegisterInfo22getRegUnitPressureSetsEj" data-ref-filename="_ZNK4llvm26WebAssemblyGenRegisterInfo22getRegUnitPressureSetsEj">getRegUnitPressureSets</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="134RegUnit" title='RegUnit' data-type='unsigned int' data-ref="134RegUnit" data-ref-filename="134RegUnit">RegUnit</dfn>) <em>const</em> override;</td></tr>
<tr><th id="312">312</th><td>  <a class="type" href="../../../../llvm/include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>const</em> <em>char</em> *&gt; <dfn class="virtual decl fn" id="_ZNK4llvm26WebAssemblyGenRegisterInfo15getRegMaskNamesEv" title='llvm::WebAssemblyGenRegisterInfo::getRegMaskNames' data-ref="_ZNK4llvm26WebAssemblyGenRegisterInfo15getRegMaskNamesEv" data-ref-filename="_ZNK4llvm26WebAssemblyGenRegisterInfo15getRegMaskNamesEv">getRegMaskNames</dfn>() <em>const</em> override;</td></tr>
<tr><th id="313">313</th><td>  <a class="type" href="../../../../llvm/include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *&gt; <dfn class="virtual decl fn" id="_ZNK4llvm26WebAssemblyGenRegisterInfo11getRegMasksEv" title='llvm::WebAssemblyGenRegisterInfo::getRegMasks' data-ref="_ZNK4llvm26WebAssemblyGenRegisterInfo11getRegMasksEv" data-ref-filename="_ZNK4llvm26WebAssemblyGenRegisterInfo11getRegMasksEv">getRegMasks</dfn>() <em>const</em> override;</td></tr>
<tr><th id="314">314</th><td>  <i class="doc">/// Devirtualized TargetFrameLowering.</i></td></tr>
<tr><th id="315">315</th><td>  <em>static</em> <em>const</em> <a class="type" href="../../../../llvm/lib/Target/WebAssembly/WebAssemblyFrameLowering.h.html#llvm::WebAssemblyFrameLowering" title='llvm::WebAssemblyFrameLowering' data-ref="llvm::WebAssemblyFrameLowering" data-ref-filename="llvm..WebAssemblyFrameLowering">WebAssemblyFrameLowering</a> *<dfn class="decl fn" id="_ZN4llvm26WebAssemblyGenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" title='llvm::WebAssemblyGenRegisterInfo::getFrameLowering' data-ref="_ZN4llvm26WebAssemblyGenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm26WebAssemblyGenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE">getFrameLowering</dfn>(</td></tr>
<tr><th id="316">316</th><td>      <em>const</em> <a class="type" href="../../../../llvm/include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="135MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="135MF" data-ref-filename="135MF">MF</dfn>);</td></tr>
<tr><th id="317">317</th><td>};</td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td><b>namespace</b> <span class="namespace">WebAssembly</span> { <i>// Register classes</i></td></tr>
<tr><th id="320">320</th><td>  <b>extern</b> <em>const</em> <a class="type" href="../../../../llvm/include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> <dfn class="decl" id="llvm::WebAssembly::EXTERNREFRegClass" title='llvm::WebAssembly::EXTERNREFRegClass' data-ref="llvm::WebAssembly::EXTERNREFRegClass" data-ref-filename="llvm..WebAssembly..EXTERNREFRegClass">EXTERNREFRegClass</dfn>;</td></tr>
<tr><th id="321">321</th><td>  <b>extern</b> <em>const</em> <a class="type" href="../../../../llvm/include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> <dfn class="decl" id="llvm::WebAssembly::FUNCREFRegClass" title='llvm::WebAssembly::FUNCREFRegClass' data-ref="llvm::WebAssembly::FUNCREFRegClass" data-ref-filename="llvm..WebAssembly..FUNCREFRegClass">FUNCREFRegClass</dfn>;</td></tr>
<tr><th id="322">322</th><td>  <b>extern</b> <em>const</em> <a class="type" href="../../../../llvm/include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> <dfn class="decl" id="llvm::WebAssembly::I32RegClass" title='llvm::WebAssembly::I32RegClass' data-ref="llvm::WebAssembly::I32RegClass" data-ref-filename="llvm..WebAssembly..I32RegClass">I32RegClass</dfn>;</td></tr>
<tr><th id="323">323</th><td>  <b>extern</b> <em>const</em> <a class="type" href="../../../../llvm/include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> <dfn class="decl" id="llvm::WebAssembly::F32RegClass" title='llvm::WebAssembly::F32RegClass' data-ref="llvm::WebAssembly::F32RegClass" data-ref-filename="llvm..WebAssembly..F32RegClass">F32RegClass</dfn>;</td></tr>
<tr><th id="324">324</th><td>  <b>extern</b> <em>const</em> <a class="type" href="../../../../llvm/include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> <dfn class="decl" id="llvm::WebAssembly::I64RegClass" title='llvm::WebAssembly::I64RegClass' data-ref="llvm::WebAssembly::I64RegClass" data-ref-filename="llvm..WebAssembly..I64RegClass">I64RegClass</dfn>;</td></tr>
<tr><th id="325">325</th><td>  <b>extern</b> <em>const</em> <a class="type" href="../../../../llvm/include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> <dfn class="decl" id="llvm::WebAssembly::F64RegClass" title='llvm::WebAssembly::F64RegClass' data-ref="llvm::WebAssembly::F64RegClass" data-ref-filename="llvm..WebAssembly..F64RegClass">F64RegClass</dfn>;</td></tr>
<tr><th id="326">326</th><td>  <b>extern</b> <em>const</em> <a class="type" href="../../../../llvm/include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> <dfn class="decl" id="llvm::WebAssembly::V128RegClass" title='llvm::WebAssembly::V128RegClass' data-ref="llvm::WebAssembly::V128RegClass" data-ref-filename="llvm..WebAssembly..V128RegClass">V128RegClass</dfn>;</td></tr>
<tr><th id="327">327</th><td>} <i>// end namespace WebAssembly</i></td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td><u>#<span data-ppcond="293">endif</span> // GET_REGINFO_HEADER</u></td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="334">334</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="335">335</th><td><i>|* Target Register and Register Classes Information                           *|</i></td></tr>
<tr><th id="336">336</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="337">337</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="338">338</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="339">339</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td><u>#<span data-ppcond="342">ifdef</span> <span class="macro" data-ref="_M/GET_REGINFO_TARGET_DESC">GET_REGINFO_TARGET_DESC</span></u></td></tr>
<tr><th id="343">343</th><td><u>#undef GET_REGINFO_TARGET_DESC</u></td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td><b>extern</b> <em>const</em> MCRegisterClass WebAssemblyMCRegisterClasses[];</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td><em>static</em> <em>const</em> MVT::SimpleValueType VTLists[] = {</td></tr>
<tr><th id="350">350</th><td>  <i>/* 0 */</i> MVT::i32, MVT::Other,</td></tr>
<tr><th id="351">351</th><td>  <i>/* 2 */</i> MVT::i64, MVT::Other,</td></tr>
<tr><th id="352">352</th><td>  <i>/* 4 */</i> MVT::f32, MVT::Other,</td></tr>
<tr><th id="353">353</th><td>  <i>/* 6 */</i> MVT::f64, MVT::Other,</td></tr>
<tr><th id="354">354</th><td>  <i>/* 8 */</i> MVT::v4f32, MVT::v2f64, MVT::v2i64, MVT::v4i32, MVT::v16i8, MVT::v8i16, MVT::Other,</td></tr>
<tr><th id="355">355</th><td>  <i>/* 15 */</i> MVT::funcref, MVT::Other,</td></tr>
<tr><th id="356">356</th><td>  <i>/* 17 */</i> MVT::externref, MVT::Other,</td></tr>
<tr><th id="357">357</th><td>};</td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td><em>static</em> <em>const</em> <em>char</em> *<em>const</em> SubRegIndexNameTable[] = { <q>""</q> };</td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td><em>static</em> <em>const</em> LaneBitmask SubRegIndexLaneMaskTable[] = {</td></tr>
<tr><th id="363">363</th><td>  LaneBitmask::getAll(),</td></tr>
<tr><th id="364">364</th><td> };</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td><em>static</em> <em>const</em> TargetRegisterInfo::RegClassInfo RegClassInfos[] = {</td></tr>
<tr><th id="369">369</th><td>  <i>// Mode = 0 (Default)</i></td></tr>
<tr><th id="370">370</th><td>  { <var>0</var>, <var>0</var>, <var>0</var>, VTLists+<var>17</var> },    <i>// EXTERNREF</i></td></tr>
<tr><th id="371">371</th><td>  { <var>0</var>, <var>0</var>, <var>0</var>, VTLists+<var>15</var> },    <i>// FUNCREF</i></td></tr>
<tr><th id="372">372</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>0</var> },    <i>// I32</i></td></tr>
<tr><th id="373">373</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>4</var> },    <i>// F32</i></td></tr>
<tr><th id="374">374</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>2</var> },    <i>// I64</i></td></tr>
<tr><th id="375">375</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>6</var> },    <i>// F64</i></td></tr>
<tr><th id="376">376</th><td>  { <var>128</var>, <var>128</var>, <var>128</var>, VTLists+<var>8</var> },    <i>// V128</i></td></tr>
<tr><th id="377">377</th><td>};</td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> NullRegClasses[] = { <b>nullptr</b> };</td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td><em>static</em> <em>const</em> uint32_t EXTERNREFSubClassMask[] = {</td></tr>
<tr><th id="382">382</th><td>  <var>0x00000001</var>, </td></tr>
<tr><th id="383">383</th><td>};</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td><em>static</em> <em>const</em> uint32_t FUNCREFSubClassMask[] = {</td></tr>
<tr><th id="386">386</th><td>  <var>0x00000002</var>, </td></tr>
<tr><th id="387">387</th><td>};</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td><em>static</em> <em>const</em> uint32_t I32SubClassMask[] = {</td></tr>
<tr><th id="390">390</th><td>  <var>0x00000004</var>, </td></tr>
<tr><th id="391">391</th><td>};</td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td><em>static</em> <em>const</em> uint32_t F32SubClassMask[] = {</td></tr>
<tr><th id="394">394</th><td>  <var>0x00000008</var>, </td></tr>
<tr><th id="395">395</th><td>};</td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td><em>static</em> <em>const</em> uint32_t I64SubClassMask[] = {</td></tr>
<tr><th id="398">398</th><td>  <var>0x00000010</var>, </td></tr>
<tr><th id="399">399</th><td>};</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td><em>static</em> <em>const</em> uint32_t F64SubClassMask[] = {</td></tr>
<tr><th id="402">402</th><td>  <var>0x00000020</var>, </td></tr>
<tr><th id="403">403</th><td>};</td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td><em>static</em> <em>const</em> uint32_t V128SubClassMask[] = {</td></tr>
<tr><th id="406">406</th><td>  <var>0x00000040</var>, </td></tr>
<tr><th id="407">407</th><td>};</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td><em>static</em> <em>const</em> uint16_t SuperRegIdxSeqs[] = {</td></tr>
<tr><th id="410">410</th><td>  <i>/* 0 */</i> <var>0</var>,</td></tr>
<tr><th id="411">411</th><td>};</td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td><b>namespace</b> WebAssembly {   <i>// Register class instances</i></td></tr>
<tr><th id="415">415</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass EXTERNREFRegClass = {</td></tr>
<tr><th id="416">416</th><td>    &amp;WebAssemblyMCRegisterClasses[EXTERNREFRegClassID],</td></tr>
<tr><th id="417">417</th><td>    EXTERNREFSubClassMask,</td></tr>
<tr><th id="418">418</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="419">419</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="420">420</th><td>    <var>0</var>,</td></tr>
<tr><th id="421">421</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="422">422</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="423">423</th><td>    NullRegClasses,</td></tr>
<tr><th id="424">424</th><td>    <b>nullptr</b></td></tr>
<tr><th id="425">425</th><td>  };</td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass FUNCREFRegClass = {</td></tr>
<tr><th id="428">428</th><td>    &amp;WebAssemblyMCRegisterClasses[FUNCREFRegClassID],</td></tr>
<tr><th id="429">429</th><td>    FUNCREFSubClassMask,</td></tr>
<tr><th id="430">430</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="431">431</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="432">432</th><td>    <var>0</var>,</td></tr>
<tr><th id="433">433</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="434">434</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="435">435</th><td>    NullRegClasses,</td></tr>
<tr><th id="436">436</th><td>    <b>nullptr</b></td></tr>
<tr><th id="437">437</th><td>  };</td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass I32RegClass = {</td></tr>
<tr><th id="440">440</th><td>    &amp;WebAssemblyMCRegisterClasses[I32RegClassID],</td></tr>
<tr><th id="441">441</th><td>    I32SubClassMask,</td></tr>
<tr><th id="442">442</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="443">443</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="444">444</th><td>    <var>0</var>,</td></tr>
<tr><th id="445">445</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="446">446</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="447">447</th><td>    NullRegClasses,</td></tr>
<tr><th id="448">448</th><td>    <b>nullptr</b></td></tr>
<tr><th id="449">449</th><td>  };</td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass F32RegClass = {</td></tr>
<tr><th id="452">452</th><td>    &amp;WebAssemblyMCRegisterClasses[F32RegClassID],</td></tr>
<tr><th id="453">453</th><td>    F32SubClassMask,</td></tr>
<tr><th id="454">454</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="455">455</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="456">456</th><td>    <var>0</var>,</td></tr>
<tr><th id="457">457</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="458">458</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="459">459</th><td>    NullRegClasses,</td></tr>
<tr><th id="460">460</th><td>    <b>nullptr</b></td></tr>
<tr><th id="461">461</th><td>  };</td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass I64RegClass = {</td></tr>
<tr><th id="464">464</th><td>    &amp;WebAssemblyMCRegisterClasses[I64RegClassID],</td></tr>
<tr><th id="465">465</th><td>    I64SubClassMask,</td></tr>
<tr><th id="466">466</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="467">467</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="468">468</th><td>    <var>0</var>,</td></tr>
<tr><th id="469">469</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="470">470</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="471">471</th><td>    NullRegClasses,</td></tr>
<tr><th id="472">472</th><td>    <b>nullptr</b></td></tr>
<tr><th id="473">473</th><td>  };</td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass F64RegClass = {</td></tr>
<tr><th id="476">476</th><td>    &amp;WebAssemblyMCRegisterClasses[F64RegClassID],</td></tr>
<tr><th id="477">477</th><td>    F64SubClassMask,</td></tr>
<tr><th id="478">478</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="479">479</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="480">480</th><td>    <var>0</var>,</td></tr>
<tr><th id="481">481</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="482">482</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="483">483</th><td>    NullRegClasses,</td></tr>
<tr><th id="484">484</th><td>    <b>nullptr</b></td></tr>
<tr><th id="485">485</th><td>  };</td></tr>
<tr><th id="486">486</th><td></td></tr>
<tr><th id="487">487</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass V128RegClass = {</td></tr>
<tr><th id="488">488</th><td>    &amp;WebAssemblyMCRegisterClasses[V128RegClassID],</td></tr>
<tr><th id="489">489</th><td>    V128SubClassMask,</td></tr>
<tr><th id="490">490</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="491">491</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="492">492</th><td>    <var>0</var>,</td></tr>
<tr><th id="493">493</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="494">494</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="495">495</th><td>    NullRegClasses,</td></tr>
<tr><th id="496">496</th><td>    <b>nullptr</b></td></tr>
<tr><th id="497">497</th><td>  };</td></tr>
<tr><th id="498">498</th><td></td></tr>
<tr><th id="499">499</th><td>} <i>// end namespace WebAssembly</i></td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td><b>namespace</b> {</td></tr>
<tr><th id="502">502</th><td>  <em>const</em> TargetRegisterClass *<em>const</em> RegisterClasses[] = {</td></tr>
<tr><th id="503">503</th><td>    &amp;WebAssembly::EXTERNREFRegClass,</td></tr>
<tr><th id="504">504</th><td>    &amp;WebAssembly::FUNCREFRegClass,</td></tr>
<tr><th id="505">505</th><td>    &amp;WebAssembly::I32RegClass,</td></tr>
<tr><th id="506">506</th><td>    &amp;WebAssembly::F32RegClass,</td></tr>
<tr><th id="507">507</th><td>    &amp;WebAssembly::I64RegClass,</td></tr>
<tr><th id="508">508</th><td>    &amp;WebAssembly::F64RegClass,</td></tr>
<tr><th id="509">509</th><td>    &amp;WebAssembly::V128RegClass,</td></tr>
<tr><th id="510">510</th><td>  };</td></tr>
<tr><th id="511">511</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td><em>static</em> <em>const</em> TargetRegisterInfoDesc WebAssemblyRegInfoDesc[] = { <i>// Extra Descriptors</i></td></tr>
<tr><th id="514">514</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="515">515</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="516">516</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="517">517</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="518">518</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="519">519</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="520">520</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="521">521</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="522">522</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="523">523</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="524">524</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="525">525</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="526">526</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="527">527</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="528">528</th><td>};</td></tr>
<tr><th id="529">529</th><td><i class="doc">/// Get the weight in units of pressure for this register class.</i></td></tr>
<tr><th id="530">530</th><td><em>const</em> RegClassWeight &amp;WebAssemblyGenRegisterInfo::</td></tr>
<tr><th id="531">531</th><td>getRegClassWeight(<em>const</em> TargetRegisterClass *RC) <em>const</em> {</td></tr>
<tr><th id="532">532</th><td>  <em>static</em> <em>const</em> RegClassWeight RCWeightTable[] = {</td></tr>
<tr><th id="533">533</th><td>    {<var>1</var>, <var>1</var>},  	<i>// EXTERNREF</i></td></tr>
<tr><th id="534">534</th><td>    {<var>1</var>, <var>1</var>},  	<i>// FUNCREF</i></td></tr>
<tr><th id="535">535</th><td>    {<var>1</var>, <var>3</var>},  	<i>// I32</i></td></tr>
<tr><th id="536">536</th><td>    {<var>1</var>, <var>1</var>},  	<i>// F32</i></td></tr>
<tr><th id="537">537</th><td>    {<var>1</var>, <var>3</var>},  	<i>// I64</i></td></tr>
<tr><th id="538">538</th><td>    {<var>1</var>, <var>1</var>},  	<i>// F64</i></td></tr>
<tr><th id="539">539</th><td>    {<var>1</var>, <var>1</var>},  	<i>// V128</i></td></tr>
<tr><th id="540">540</th><td>  };</td></tr>
<tr><th id="541">541</th><td>  <b>return</b> RCWeightTable[RC-&gt;getID()];</td></tr>
<tr><th id="542">542</th><td>}</td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td><i class="doc">/// Get the weight in units of pressure for this register unit.</i></td></tr>
<tr><th id="545">545</th><td><em>unsigned</em> WebAssemblyGenRegisterInfo::</td></tr>
<tr><th id="546">546</th><td>getRegUnitWeight(<em>unsigned</em> RegUnit) <em>const</em> {</td></tr>
<tr><th id="547">547</th><td>  assert(RegUnit &lt; <var>13</var> &amp;&amp; <q>"invalid register unit"</q>);</td></tr>
<tr><th id="548">548</th><td>  <i>// All register units have unit weight.</i></td></tr>
<tr><th id="549">549</th><td>  <b>return</b> <var>1</var>;</td></tr>
<tr><th id="550">550</th><td>}</td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td><i>// Get the number of dimensions of register pressure.</i></td></tr>
<tr><th id="554">554</th><td><em>unsigned</em> WebAssemblyGenRegisterInfo::getNumRegPressureSets() <em>const</em> {</td></tr>
<tr><th id="555">555</th><td>  <b>return</b> <var>7</var>;</td></tr>
<tr><th id="556">556</th><td>}</td></tr>
<tr><th id="557">557</th><td></td></tr>
<tr><th id="558">558</th><td><i>// Get the name of this register unit pressure set.</i></td></tr>
<tr><th id="559">559</th><td><em>const</em> <em>char</em> *WebAssemblyGenRegisterInfo::</td></tr>
<tr><th id="560">560</th><td>getRegPressureSetName(<em>unsigned</em> Idx) <em>const</em> {</td></tr>
<tr><th id="561">561</th><td>  <em>static</em> <em>const</em> <em>char</em> *<em>const</em> PressureNameTable[] = {</td></tr>
<tr><th id="562">562</th><td>    <q>"EXTERNREF"</q>,</td></tr>
<tr><th id="563">563</th><td>    <q>"FUNCREF"</q>,</td></tr>
<tr><th id="564">564</th><td>    <q>"F32"</q>,</td></tr>
<tr><th id="565">565</th><td>    <q>"F64"</q>,</td></tr>
<tr><th id="566">566</th><td>    <q>"V128"</q>,</td></tr>
<tr><th id="567">567</th><td>    <q>"I32"</q>,</td></tr>
<tr><th id="568">568</th><td>    <q>"I64"</q>,</td></tr>
<tr><th id="569">569</th><td>  };</td></tr>
<tr><th id="570">570</th><td>  <b>return</b> PressureNameTable[Idx];</td></tr>
<tr><th id="571">571</th><td>}</td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td><i>// Get the register unit pressure limit for this dimension.</i></td></tr>
<tr><th id="574">574</th><td><i>// This limit must be adjusted dynamically for reserved registers.</i></td></tr>
<tr><th id="575">575</th><td><em>unsigned</em> WebAssemblyGenRegisterInfo::</td></tr>
<tr><th id="576">576</th><td>getRegPressureSetLimit(<em>const</em> MachineFunction &amp;MF, <em>unsigned</em> Idx) <em>const</em> {</td></tr>
<tr><th id="577">577</th><td>  <em>static</em> <em>const</em> uint8_t PressureLimitTable[] = {</td></tr>
<tr><th id="578">578</th><td>    <var>1</var>,  	<i>// 0: EXTERNREF</i></td></tr>
<tr><th id="579">579</th><td>    <var>1</var>,  	<i>// 1: FUNCREF</i></td></tr>
<tr><th id="580">580</th><td>    <var>1</var>,  	<i>// 2: F32</i></td></tr>
<tr><th id="581">581</th><td>    <var>1</var>,  	<i>// 3: F64</i></td></tr>
<tr><th id="582">582</th><td>    <var>1</var>,  	<i>// 4: V128</i></td></tr>
<tr><th id="583">583</th><td>    <var>3</var>,  	<i>// 5: I32</i></td></tr>
<tr><th id="584">584</th><td>    <var>3</var>,  	<i>// 6: I64</i></td></tr>
<tr><th id="585">585</th><td>  };</td></tr>
<tr><th id="586">586</th><td>  <b>return</b> PressureLimitTable[Idx];</td></tr>
<tr><th id="587">587</th><td>}</td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td><i class="doc">/// Table of pressure sets per register class or unit.</i></td></tr>
<tr><th id="590">590</th><td><em>static</em> <em>const</em> <em>int</em> RCSetsTable[] = {</td></tr>
<tr><th id="591">591</th><td>  <i>/* 0 */</i> <var>0</var>, -<var>1</var>,</td></tr>
<tr><th id="592">592</th><td>  <i>/* 2 */</i> <var>1</var>, -<var>1</var>,</td></tr>
<tr><th id="593">593</th><td>  <i>/* 4 */</i> <var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="594">594</th><td>  <i>/* 6 */</i> <var>3</var>, -<var>1</var>,</td></tr>
<tr><th id="595">595</th><td>  <i>/* 8 */</i> <var>4</var>, -<var>1</var>,</td></tr>
<tr><th id="596">596</th><td>  <i>/* 10 */</i> <var>5</var>, -<var>1</var>,</td></tr>
<tr><th id="597">597</th><td>  <i>/* 12 */</i> <var>6</var>, -<var>1</var>,</td></tr>
<tr><th id="598">598</th><td>};</td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td><i class="doc">/// Get the dimensions of register pressure impacted by this register class.</i></td></tr>
<tr><th id="601">601</th><td><i class="doc">/// Returns a -1 terminated array of pressure set IDs</i></td></tr>
<tr><th id="602">602</th><td><em>const</em> <em>int</em> *WebAssemblyGenRegisterInfo::</td></tr>
<tr><th id="603">603</th><td>getRegClassPressureSets(<em>const</em> TargetRegisterClass *RC) <em>const</em> {</td></tr>
<tr><th id="604">604</th><td>  <em>static</em> <em>const</em> uint8_t RCSetStartTable[] = {</td></tr>
<tr><th id="605">605</th><td>    <var>0</var>,<var>2</var>,<var>10</var>,<var>4</var>,<var>12</var>,<var>6</var>,<var>8</var>,};</td></tr>
<tr><th id="606">606</th><td>  <b>return</b> &amp;RCSetsTable[RCSetStartTable[RC-&gt;getID()]];</td></tr>
<tr><th id="607">607</th><td>}</td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td><i class="doc">/// Get the dimensions of register pressure impacted by this register unit.</i></td></tr>
<tr><th id="610">610</th><td><i class="doc">/// Returns a -1 terminated array of pressure set IDs</i></td></tr>
<tr><th id="611">611</th><td><em>const</em> <em>int</em> *WebAssemblyGenRegisterInfo::</td></tr>
<tr><th id="612">612</th><td>getRegUnitPressureSets(<em>unsigned</em> RegUnit) <em>const</em> {</td></tr>
<tr><th id="613">613</th><td>  assert(RegUnit &lt; <var>13</var> &amp;&amp; <q>"invalid register unit"</q>);</td></tr>
<tr><th id="614">614</th><td>  <em>static</em> <em>const</em> uint8_t RUSetStartTable[] = {</td></tr>
<tr><th id="615">615</th><td>    <var>1</var>,<var>1</var>,<var>0</var>,<var>10</var>,<var>12</var>,<var>2</var>,<var>10</var>,<var>12</var>,<var>4</var>,<var>6</var>,<var>10</var>,<var>12</var>,<var>8</var>,};</td></tr>
<tr><th id="616">616</th><td>  <b>return</b> &amp;RCSetsTable[RUSetStartTable[RegUnit]];</td></tr>
<tr><th id="617">617</th><td>}</td></tr>
<tr><th id="618">618</th><td></td></tr>
<tr><th id="619">619</th><td><b>extern</b> <em>const</em> MCRegisterDesc WebAssemblyRegDesc[];</td></tr>
<tr><th id="620">620</th><td><b>extern</b> <em>const</em> MCPhysReg WebAssemblyRegDiffLists[];</td></tr>
<tr><th id="621">621</th><td><b>extern</b> <em>const</em> LaneBitmask WebAssemblyLaneMaskLists[];</td></tr>
<tr><th id="622">622</th><td><b>extern</b> <em>const</em> <em>char</em> WebAssemblyRegStrings[];</td></tr>
<tr><th id="623">623</th><td><b>extern</b> <em>const</em> <em>char</em> WebAssemblyRegClassStrings[];</td></tr>
<tr><th id="624">624</th><td><b>extern</b> <em>const</em> MCPhysReg WebAssemblyRegUnitRoots[][<var>2</var>];</td></tr>
<tr><th id="625">625</th><td><b>extern</b> <em>const</em> uint16_t WebAssemblySubRegIdxLists[];</td></tr>
<tr><th id="626">626</th><td><b>extern</b> <em>const</em> MCRegisterInfo::SubRegCoveredBits WebAssemblySubRegIdxRanges[];</td></tr>
<tr><th id="627">627</th><td><b>extern</b> <em>const</em> uint16_t WebAssemblyRegEncodingTable[];</td></tr>
<tr><th id="628">628</th><td>WebAssemblyGenRegisterInfo::</td></tr>
<tr><th id="629">629</th><td>WebAssemblyGenRegisterInfo(<em>unsigned</em> RA, <em>unsigned</em> DwarfFlavour, <em>unsigned</em> EHFlavour,</td></tr>
<tr><th id="630">630</th><td>      <em>unsigned</em> PC, <em>unsigned</em> HwMode)</td></tr>
<tr><th id="631">631</th><td>  : TargetRegisterInfo(WebAssemblyRegInfoDesc, RegisterClasses, RegisterClasses+<var>7</var>,</td></tr>
<tr><th id="632">632</th><td>             SubRegIndexNameTable, SubRegIndexLaneMaskTable,</td></tr>
<tr><th id="633">633</th><td>             LaneBitmask(<var>0xFFFFFFFFFFFFFFFF</var>), RegClassInfos, HwMode) {</td></tr>
<tr><th id="634">634</th><td>  InitMCRegisterInfo(WebAssemblyRegDesc, <var>14</var>, RA, PC,</td></tr>
<tr><th id="635">635</th><td>                     WebAssemblyMCRegisterClasses, <var>7</var>,</td></tr>
<tr><th id="636">636</th><td>                     WebAssemblyRegUnitRoots,</td></tr>
<tr><th id="637">637</th><td>                     <var>13</var>,</td></tr>
<tr><th id="638">638</th><td>                     WebAssemblyRegDiffLists,</td></tr>
<tr><th id="639">639</th><td>                     WebAssemblyLaneMaskLists,</td></tr>
<tr><th id="640">640</th><td>                     WebAssemblyRegStrings,</td></tr>
<tr><th id="641">641</th><td>                     WebAssemblyRegClassStrings,</td></tr>
<tr><th id="642">642</th><td>                     WebAssemblySubRegIdxLists,</td></tr>
<tr><th id="643">643</th><td>                     <var>1</var>,</td></tr>
<tr><th id="644">644</th><td>                     WebAssemblySubRegIdxRanges,</td></tr>
<tr><th id="645">645</th><td>                     WebAssemblyRegEncodingTable);</td></tr>
<tr><th id="646">646</th><td></td></tr>
<tr><th id="647">647</th><td>}</td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td></td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td>ArrayRef&lt;<em>const</em> uint32_t *&gt; WebAssemblyGenRegisterInfo::getRegMasks() <em>const</em> {</td></tr>
<tr><th id="652">652</th><td>  <b>return</b> None;</td></tr>
<tr><th id="653">653</th><td>}</td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td>ArrayRef&lt;<em>const</em> <em>char</em> *&gt; WebAssemblyGenRegisterInfo::getRegMaskNames() <em>const</em> {</td></tr>
<tr><th id="656">656</th><td>  <b>return</b> None;</td></tr>
<tr><th id="657">657</th><td>}</td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td><em>const</em> WebAssemblyFrameLowering *</td></tr>
<tr><th id="660">660</th><td>WebAssemblyGenRegisterInfo::getFrameLowering(<em>const</em> MachineFunction &amp;MF) {</td></tr>
<tr><th id="661">661</th><td>  <b>return</b> <b>static_cast</b>&lt;<em>const</em> WebAssemblyFrameLowering *&gt;(</td></tr>
<tr><th id="662">662</th><td>      MF.getSubtarget().getFrameLowering());</td></tr>
<tr><th id="663">663</th><td>}</td></tr>
<tr><th id="664">664</th><td></td></tr>
<tr><th id="665">665</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="666">666</th><td></td></tr>
<tr><th id="667">667</th><td><u>#<span data-ppcond="342">endif</span> // GET_REGINFO_TARGET_DESC</u></td></tr>
<tr><th id="668">668</th><td></td></tr>
<tr><th id="669">669</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../llvm/lib/Target/WebAssembly/AsmParser/WebAssemblyAsmParser.cpp.html'>llvm/llvm/lib/Target/WebAssembly/AsmParser/WebAssemblyAsmParser.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>