
DC_Control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007710  080002d0  080002d0  000102d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  080079e0  080079e0  000179e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08007a18  08007a18  00017a18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08007a20  08007a20  00017a20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08007a24  08007a24  00017a24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000038  24000000  08007a28  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000330  24000038  08007a60  00020038  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24000368  08007a60  00020368  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001e3a9  00000000  00000000  00020066  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002a73  00000000  00000000  0003e40f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001018  00000000  00000000  00040e88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00000f60  00000000  00000000  00041ea0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00032786  00000000  00000000  00042e00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00013edb  00000000  00000000  00075586  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0014c27d  00000000  00000000  00089461  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  001d56de  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000449c  00000000  00000000  001d5734  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	; (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	; (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	; (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000038 	.word	0x24000038
 80002ec:	00000000 	.word	0x00000000
 80002f0:	080079c8 	.word	0x080079c8

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	; (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	; (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	; (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	2400003c 	.word	0x2400003c
 800030c:	080079c8 	.word	0x080079c8

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b96e 	b.w	8000604 <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	4604      	mov	r4, r0
 8000348:	468c      	mov	ip, r1
 800034a:	2b00      	cmp	r3, #0
 800034c:	f040 8083 	bne.w	8000456 <__udivmoddi4+0x116>
 8000350:	428a      	cmp	r2, r1
 8000352:	4617      	mov	r7, r2
 8000354:	d947      	bls.n	80003e6 <__udivmoddi4+0xa6>
 8000356:	fab2 f282 	clz	r2, r2
 800035a:	b142      	cbz	r2, 800036e <__udivmoddi4+0x2e>
 800035c:	f1c2 0020 	rsb	r0, r2, #32
 8000360:	fa24 f000 	lsr.w	r0, r4, r0
 8000364:	4091      	lsls	r1, r2
 8000366:	4097      	lsls	r7, r2
 8000368:	ea40 0c01 	orr.w	ip, r0, r1
 800036c:	4094      	lsls	r4, r2
 800036e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000372:	0c23      	lsrs	r3, r4, #16
 8000374:	fbbc f6f8 	udiv	r6, ip, r8
 8000378:	fa1f fe87 	uxth.w	lr, r7
 800037c:	fb08 c116 	mls	r1, r8, r6, ip
 8000380:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000384:	fb06 f10e 	mul.w	r1, r6, lr
 8000388:	4299      	cmp	r1, r3
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x60>
 800038c:	18fb      	adds	r3, r7, r3
 800038e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000392:	f080 8119 	bcs.w	80005c8 <__udivmoddi4+0x288>
 8000396:	4299      	cmp	r1, r3
 8000398:	f240 8116 	bls.w	80005c8 <__udivmoddi4+0x288>
 800039c:	3e02      	subs	r6, #2
 800039e:	443b      	add	r3, r7
 80003a0:	1a5b      	subs	r3, r3, r1
 80003a2:	b2a4      	uxth	r4, r4
 80003a4:	fbb3 f0f8 	udiv	r0, r3, r8
 80003a8:	fb08 3310 	mls	r3, r8, r0, r3
 80003ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003b0:	fb00 fe0e 	mul.w	lr, r0, lr
 80003b4:	45a6      	cmp	lr, r4
 80003b6:	d909      	bls.n	80003cc <__udivmoddi4+0x8c>
 80003b8:	193c      	adds	r4, r7, r4
 80003ba:	f100 33ff 	add.w	r3, r0, #4294967295
 80003be:	f080 8105 	bcs.w	80005cc <__udivmoddi4+0x28c>
 80003c2:	45a6      	cmp	lr, r4
 80003c4:	f240 8102 	bls.w	80005cc <__udivmoddi4+0x28c>
 80003c8:	3802      	subs	r0, #2
 80003ca:	443c      	add	r4, r7
 80003cc:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003d0:	eba4 040e 	sub.w	r4, r4, lr
 80003d4:	2600      	movs	r6, #0
 80003d6:	b11d      	cbz	r5, 80003e0 <__udivmoddi4+0xa0>
 80003d8:	40d4      	lsrs	r4, r2
 80003da:	2300      	movs	r3, #0
 80003dc:	e9c5 4300 	strd	r4, r3, [r5]
 80003e0:	4631      	mov	r1, r6
 80003e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e6:	b902      	cbnz	r2, 80003ea <__udivmoddi4+0xaa>
 80003e8:	deff      	udf	#255	; 0xff
 80003ea:	fab2 f282 	clz	r2, r2
 80003ee:	2a00      	cmp	r2, #0
 80003f0:	d150      	bne.n	8000494 <__udivmoddi4+0x154>
 80003f2:	1bcb      	subs	r3, r1, r7
 80003f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f8:	fa1f f887 	uxth.w	r8, r7
 80003fc:	2601      	movs	r6, #1
 80003fe:	fbb3 fcfe 	udiv	ip, r3, lr
 8000402:	0c21      	lsrs	r1, r4, #16
 8000404:	fb0e 331c 	mls	r3, lr, ip, r3
 8000408:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800040c:	fb08 f30c 	mul.w	r3, r8, ip
 8000410:	428b      	cmp	r3, r1
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0xe4>
 8000414:	1879      	adds	r1, r7, r1
 8000416:	f10c 30ff 	add.w	r0, ip, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0xe2>
 800041c:	428b      	cmp	r3, r1
 800041e:	f200 80e9 	bhi.w	80005f4 <__udivmoddi4+0x2b4>
 8000422:	4684      	mov	ip, r0
 8000424:	1ac9      	subs	r1, r1, r3
 8000426:	b2a3      	uxth	r3, r4
 8000428:	fbb1 f0fe 	udiv	r0, r1, lr
 800042c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000430:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000434:	fb08 f800 	mul.w	r8, r8, r0
 8000438:	45a0      	cmp	r8, r4
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x10c>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x10a>
 8000444:	45a0      	cmp	r8, r4
 8000446:	f200 80d9 	bhi.w	80005fc <__udivmoddi4+0x2bc>
 800044a:	4618      	mov	r0, r3
 800044c:	eba4 0408 	sub.w	r4, r4, r8
 8000450:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000454:	e7bf      	b.n	80003d6 <__udivmoddi4+0x96>
 8000456:	428b      	cmp	r3, r1
 8000458:	d909      	bls.n	800046e <__udivmoddi4+0x12e>
 800045a:	2d00      	cmp	r5, #0
 800045c:	f000 80b1 	beq.w	80005c2 <__udivmoddi4+0x282>
 8000460:	2600      	movs	r6, #0
 8000462:	e9c5 0100 	strd	r0, r1, [r5]
 8000466:	4630      	mov	r0, r6
 8000468:	4631      	mov	r1, r6
 800046a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046e:	fab3 f683 	clz	r6, r3
 8000472:	2e00      	cmp	r6, #0
 8000474:	d14a      	bne.n	800050c <__udivmoddi4+0x1cc>
 8000476:	428b      	cmp	r3, r1
 8000478:	d302      	bcc.n	8000480 <__udivmoddi4+0x140>
 800047a:	4282      	cmp	r2, r0
 800047c:	f200 80b8 	bhi.w	80005f0 <__udivmoddi4+0x2b0>
 8000480:	1a84      	subs	r4, r0, r2
 8000482:	eb61 0103 	sbc.w	r1, r1, r3
 8000486:	2001      	movs	r0, #1
 8000488:	468c      	mov	ip, r1
 800048a:	2d00      	cmp	r5, #0
 800048c:	d0a8      	beq.n	80003e0 <__udivmoddi4+0xa0>
 800048e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000492:	e7a5      	b.n	80003e0 <__udivmoddi4+0xa0>
 8000494:	f1c2 0320 	rsb	r3, r2, #32
 8000498:	fa20 f603 	lsr.w	r6, r0, r3
 800049c:	4097      	lsls	r7, r2
 800049e:	fa01 f002 	lsl.w	r0, r1, r2
 80004a2:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a6:	40d9      	lsrs	r1, r3
 80004a8:	4330      	orrs	r0, r6
 80004aa:	0c03      	lsrs	r3, r0, #16
 80004ac:	fbb1 f6fe 	udiv	r6, r1, lr
 80004b0:	fa1f f887 	uxth.w	r8, r7
 80004b4:	fb0e 1116 	mls	r1, lr, r6, r1
 80004b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004bc:	fb06 f108 	mul.w	r1, r6, r8
 80004c0:	4299      	cmp	r1, r3
 80004c2:	fa04 f402 	lsl.w	r4, r4, r2
 80004c6:	d909      	bls.n	80004dc <__udivmoddi4+0x19c>
 80004c8:	18fb      	adds	r3, r7, r3
 80004ca:	f106 3cff 	add.w	ip, r6, #4294967295
 80004ce:	f080 808d 	bcs.w	80005ec <__udivmoddi4+0x2ac>
 80004d2:	4299      	cmp	r1, r3
 80004d4:	f240 808a 	bls.w	80005ec <__udivmoddi4+0x2ac>
 80004d8:	3e02      	subs	r6, #2
 80004da:	443b      	add	r3, r7
 80004dc:	1a5b      	subs	r3, r3, r1
 80004de:	b281      	uxth	r1, r0
 80004e0:	fbb3 f0fe 	udiv	r0, r3, lr
 80004e4:	fb0e 3310 	mls	r3, lr, r0, r3
 80004e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ec:	fb00 f308 	mul.w	r3, r0, r8
 80004f0:	428b      	cmp	r3, r1
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x1c4>
 80004f4:	1879      	adds	r1, r7, r1
 80004f6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004fa:	d273      	bcs.n	80005e4 <__udivmoddi4+0x2a4>
 80004fc:	428b      	cmp	r3, r1
 80004fe:	d971      	bls.n	80005e4 <__udivmoddi4+0x2a4>
 8000500:	3802      	subs	r0, #2
 8000502:	4439      	add	r1, r7
 8000504:	1acb      	subs	r3, r1, r3
 8000506:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800050a:	e778      	b.n	80003fe <__udivmoddi4+0xbe>
 800050c:	f1c6 0c20 	rsb	ip, r6, #32
 8000510:	fa03 f406 	lsl.w	r4, r3, r6
 8000514:	fa22 f30c 	lsr.w	r3, r2, ip
 8000518:	431c      	orrs	r4, r3
 800051a:	fa20 f70c 	lsr.w	r7, r0, ip
 800051e:	fa01 f306 	lsl.w	r3, r1, r6
 8000522:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000526:	fa21 f10c 	lsr.w	r1, r1, ip
 800052a:	431f      	orrs	r7, r3
 800052c:	0c3b      	lsrs	r3, r7, #16
 800052e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000532:	fa1f f884 	uxth.w	r8, r4
 8000536:	fb0e 1119 	mls	r1, lr, r9, r1
 800053a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800053e:	fb09 fa08 	mul.w	sl, r9, r8
 8000542:	458a      	cmp	sl, r1
 8000544:	fa02 f206 	lsl.w	r2, r2, r6
 8000548:	fa00 f306 	lsl.w	r3, r0, r6
 800054c:	d908      	bls.n	8000560 <__udivmoddi4+0x220>
 800054e:	1861      	adds	r1, r4, r1
 8000550:	f109 30ff 	add.w	r0, r9, #4294967295
 8000554:	d248      	bcs.n	80005e8 <__udivmoddi4+0x2a8>
 8000556:	458a      	cmp	sl, r1
 8000558:	d946      	bls.n	80005e8 <__udivmoddi4+0x2a8>
 800055a:	f1a9 0902 	sub.w	r9, r9, #2
 800055e:	4421      	add	r1, r4
 8000560:	eba1 010a 	sub.w	r1, r1, sl
 8000564:	b2bf      	uxth	r7, r7
 8000566:	fbb1 f0fe 	udiv	r0, r1, lr
 800056a:	fb0e 1110 	mls	r1, lr, r0, r1
 800056e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000572:	fb00 f808 	mul.w	r8, r0, r8
 8000576:	45b8      	cmp	r8, r7
 8000578:	d907      	bls.n	800058a <__udivmoddi4+0x24a>
 800057a:	19e7      	adds	r7, r4, r7
 800057c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000580:	d22e      	bcs.n	80005e0 <__udivmoddi4+0x2a0>
 8000582:	45b8      	cmp	r8, r7
 8000584:	d92c      	bls.n	80005e0 <__udivmoddi4+0x2a0>
 8000586:	3802      	subs	r0, #2
 8000588:	4427      	add	r7, r4
 800058a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800058e:	eba7 0708 	sub.w	r7, r7, r8
 8000592:	fba0 8902 	umull	r8, r9, r0, r2
 8000596:	454f      	cmp	r7, r9
 8000598:	46c6      	mov	lr, r8
 800059a:	4649      	mov	r1, r9
 800059c:	d31a      	bcc.n	80005d4 <__udivmoddi4+0x294>
 800059e:	d017      	beq.n	80005d0 <__udivmoddi4+0x290>
 80005a0:	b15d      	cbz	r5, 80005ba <__udivmoddi4+0x27a>
 80005a2:	ebb3 020e 	subs.w	r2, r3, lr
 80005a6:	eb67 0701 	sbc.w	r7, r7, r1
 80005aa:	fa07 fc0c 	lsl.w	ip, r7, ip
 80005ae:	40f2      	lsrs	r2, r6
 80005b0:	ea4c 0202 	orr.w	r2, ip, r2
 80005b4:	40f7      	lsrs	r7, r6
 80005b6:	e9c5 2700 	strd	r2, r7, [r5]
 80005ba:	2600      	movs	r6, #0
 80005bc:	4631      	mov	r1, r6
 80005be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005c2:	462e      	mov	r6, r5
 80005c4:	4628      	mov	r0, r5
 80005c6:	e70b      	b.n	80003e0 <__udivmoddi4+0xa0>
 80005c8:	4606      	mov	r6, r0
 80005ca:	e6e9      	b.n	80003a0 <__udivmoddi4+0x60>
 80005cc:	4618      	mov	r0, r3
 80005ce:	e6fd      	b.n	80003cc <__udivmoddi4+0x8c>
 80005d0:	4543      	cmp	r3, r8
 80005d2:	d2e5      	bcs.n	80005a0 <__udivmoddi4+0x260>
 80005d4:	ebb8 0e02 	subs.w	lr, r8, r2
 80005d8:	eb69 0104 	sbc.w	r1, r9, r4
 80005dc:	3801      	subs	r0, #1
 80005de:	e7df      	b.n	80005a0 <__udivmoddi4+0x260>
 80005e0:	4608      	mov	r0, r1
 80005e2:	e7d2      	b.n	800058a <__udivmoddi4+0x24a>
 80005e4:	4660      	mov	r0, ip
 80005e6:	e78d      	b.n	8000504 <__udivmoddi4+0x1c4>
 80005e8:	4681      	mov	r9, r0
 80005ea:	e7b9      	b.n	8000560 <__udivmoddi4+0x220>
 80005ec:	4666      	mov	r6, ip
 80005ee:	e775      	b.n	80004dc <__udivmoddi4+0x19c>
 80005f0:	4630      	mov	r0, r6
 80005f2:	e74a      	b.n	800048a <__udivmoddi4+0x14a>
 80005f4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f8:	4439      	add	r1, r7
 80005fa:	e713      	b.n	8000424 <__udivmoddi4+0xe4>
 80005fc:	3802      	subs	r0, #2
 80005fe:	443c      	add	r4, r7
 8000600:	e724      	b.n	800044c <__udivmoddi4+0x10c>
 8000602:	bf00      	nop

08000604 <__aeabi_idiv0>:
 8000604:	4770      	bx	lr
 8000606:	bf00      	nop

08000608 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800060c:	f001 fb10 	bl	8001c30 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000610:	f000 f9d6 	bl	80009c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000614:	f000 fd1a 	bl	800104c <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000618:	f000 fcc4 	bl	8000fa4 <MX_USART3_UART_Init>
  MX_USB_OTG_HS_USB_Init();
 800061c:	f000 fd0e 	bl	800103c <MX_USB_OTG_HS_USB_Init>
  MX_TIM4_Init();
 8000620:	f000 fae2 	bl	8000be8 <MX_TIM4_Init>
  MX_TIM3_Init();
 8000624:	f000 fa8a 	bl	8000b3c <MX_TIM3_Init>
  MX_TIM8_Init();
 8000628:	f000 fba6 	bl	8000d78 <MX_TIM8_Init>
  MX_TIM2_Init();
 800062c:	f000 fa38 	bl	8000aa0 <MX_TIM2_Init>
  MX_TIM5_Init();
 8000630:	f000 fb52 	bl	8000cd8 <MX_TIM5_Init>
  MX_TIM23_Init();
 8000634:	f000 fc18 	bl	8000e68 <MX_TIM23_Init>
  MX_TIM24_Init();
 8000638:	f000 fc66 	bl	8000f08 <MX_TIM24_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,GPIO_PIN_RESET);
 800063c:	2200      	movs	r2, #0
 800063e:	2101      	movs	r1, #1
 8000640:	4891      	ldr	r0, [pc, #580]	; (8000888 <main+0x280>)
 8000642:	f001 fe3f 	bl	80022c4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_2,GPIO_PIN_SET);
 8000646:	2201      	movs	r2, #1
 8000648:	2104      	movs	r1, #4
 800064a:	488f      	ldr	r0, [pc, #572]	; (8000888 <main+0x280>)
 800064c:	f001 fe3a 	bl	80022c4 <HAL_GPIO_WritePin>
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_4);
 8000650:	210c      	movs	r1, #12
 8000652:	488e      	ldr	r0, [pc, #568]	; (800088c <main+0x284>)
 8000654:	f004 fa42 	bl	8004adc <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 8000658:	213c      	movs	r1, #60	; 0x3c
 800065a:	488d      	ldr	r0, [pc, #564]	; (8000890 <main+0x288>)
 800065c:	f004 fd74 	bl	8005148 <HAL_TIM_Encoder_Start>
  HAL_TIM_IC_Start (&htim8,TIM_CHANNEL_3);
 8000660:	2108      	movs	r1, #8
 8000662:	488c      	ldr	r0, [pc, #560]	; (8000894 <main+0x28c>)
 8000664:	f004 fbb8 	bl	8004dd8 <HAL_TIM_IC_Start>
  //HAL_TIM_Base_Start_IT(&htim2);
  HAL_TIM_Base_Start_IT(&htim23);
 8000668:	488b      	ldr	r0, [pc, #556]	; (8000898 <main+0x290>)
 800066a:	f004 f94f 	bl	800490c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim24);
 800066e:	488b      	ldr	r0, [pc, #556]	; (800089c <main+0x294>)
 8000670:	f004 f94c 	bl	800490c <HAL_TIM_Base_Start_IT>

	  	  	 }*/


 while(1)
 {	DIR = (TIM3->CR1) & (1U << 4);
 8000674:	4b8a      	ldr	r3, [pc, #552]	; (80008a0 <main+0x298>)
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	f003 0310 	and.w	r3, r3, #16
 800067c:	2b00      	cmp	r3, #0
 800067e:	bf14      	ite	ne
 8000680:	2301      	movne	r3, #1
 8000682:	2300      	moveq	r3, #0
 8000684:	b2da      	uxtb	r2, r3
 8000686:	4b87      	ldr	r3, [pc, #540]	; (80008a4 <main+0x29c>)
 8000688:	701a      	strb	r2, [r3, #0]
	 if (((ref ^ DIR) != false) & (DIR == false)) //falling edge => sens : inv -> dir
 800068a:	4b87      	ldr	r3, [pc, #540]	; (80008a8 <main+0x2a0>)
 800068c:	781a      	ldrb	r2, [r3, #0]
 800068e:	4b85      	ldr	r3, [pc, #532]	; (80008a4 <main+0x29c>)
 8000690:	781b      	ldrb	r3, [r3, #0]
 8000692:	429a      	cmp	r2, r3
 8000694:	bf14      	ite	ne
 8000696:	2301      	movne	r3, #1
 8000698:	2300      	moveq	r3, #0
 800069a:	b2db      	uxtb	r3, r3
 800069c:	461a      	mov	r2, r3
 800069e:	4b81      	ldr	r3, [pc, #516]	; (80008a4 <main+0x29c>)
 80006a0:	781b      	ldrb	r3, [r3, #0]
 80006a2:	f083 0301 	eor.w	r3, r3, #1
 80006a6:	b2db      	uxtb	r3, r3
 80006a8:	4013      	ands	r3, r2
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d010      	beq.n	80006d0 <main+0xc8>
 	 {
	 	 reset_d = __HAL_TIM_GET_COUNTER(&htim3); //Point de reference, nouvelle origine de l'encodeur
 80006ae:	4b78      	ldr	r3, [pc, #480]	; (8000890 <main+0x288>)
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80006b4:	461a      	mov	r2, r3
 80006b6:	4b7d      	ldr	r3, [pc, #500]	; (80008ac <main+0x2a4>)
 80006b8:	601a      	str	r2, [r3, #0]
	 	 sum_inv = sum_inv + Pulse_Inv; //Somme de l'ensemble des ticks avant changement de sens de rotation
 80006ba:	4b7d      	ldr	r3, [pc, #500]	; (80008b0 <main+0x2a8>)
 80006bc:	681a      	ldr	r2, [r3, #0]
 80006be:	4b7d      	ldr	r3, [pc, #500]	; (80008b4 <main+0x2ac>)
 80006c0:	681b      	ldr	r3, [r3, #0]
 80006c2:	4413      	add	r3, r2
 80006c4:	4a7a      	ldr	r2, [pc, #488]	; (80008b0 <main+0x2a8>)
 80006c6:	6013      	str	r3, [r2, #0]
	 	 Pulse_Inv = 0;
 80006c8:	4b7a      	ldr	r3, [pc, #488]	; (80008b4 <main+0x2ac>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	601a      	str	r2, [r3, #0]
 80006ce:	e147      	b.n	8000960 <main+0x358>
 	 }
	 else if (((ref ^ DIR) != false) & (DIR != false)) // Rising edge => Sens Dir -> inv
 80006d0:	4b75      	ldr	r3, [pc, #468]	; (80008a8 <main+0x2a0>)
 80006d2:	781a      	ldrb	r2, [r3, #0]
 80006d4:	4b73      	ldr	r3, [pc, #460]	; (80008a4 <main+0x29c>)
 80006d6:	781b      	ldrb	r3, [r3, #0]
 80006d8:	429a      	cmp	r2, r3
 80006da:	bf14      	ite	ne
 80006dc:	2301      	movne	r3, #1
 80006de:	2300      	moveq	r3, #0
 80006e0:	b2da      	uxtb	r2, r3
 80006e2:	4b70      	ldr	r3, [pc, #448]	; (80008a4 <main+0x29c>)
 80006e4:	781b      	ldrb	r3, [r3, #0]
 80006e6:	4013      	ands	r3, r2
 80006e8:	b2db      	uxtb	r3, r3
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d010      	beq.n	8000710 <main+0x108>
 	 {
	 	 reset_inv = __HAL_TIM_GET_COUNTER(&htim3);
 80006ee:	4b68      	ldr	r3, [pc, #416]	; (8000890 <main+0x288>)
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80006f4:	461a      	mov	r2, r3
 80006f6:	4b70      	ldr	r3, [pc, #448]	; (80008b8 <main+0x2b0>)
 80006f8:	601a      	str	r2, [r3, #0]
	 	 sum_d = sum_d + Pulse_d;
 80006fa:	4b70      	ldr	r3, [pc, #448]	; (80008bc <main+0x2b4>)
 80006fc:	681a      	ldr	r2, [r3, #0]
 80006fe:	4b70      	ldr	r3, [pc, #448]	; (80008c0 <main+0x2b8>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	4413      	add	r3, r2
 8000704:	4a6d      	ldr	r2, [pc, #436]	; (80008bc <main+0x2b4>)
 8000706:	6013      	str	r3, [r2, #0]
	 	 Pulse_d = 0;
 8000708:	4b6d      	ldr	r3, [pc, #436]	; (80008c0 <main+0x2b8>)
 800070a:	2200      	movs	r2, #0
 800070c:	601a      	str	r2, [r3, #0]
 800070e:	e127      	b.n	8000960 <main+0x358>
 	 }
	 else if (((ref ^ DIR) == false) & (DIR == false)) // Sens :dir post transition
 8000710:	4b65      	ldr	r3, [pc, #404]	; (80008a8 <main+0x2a0>)
 8000712:	781a      	ldrb	r2, [r3, #0]
 8000714:	4b63      	ldr	r3, [pc, #396]	; (80008a4 <main+0x29c>)
 8000716:	781b      	ldrb	r3, [r3, #0]
 8000718:	429a      	cmp	r2, r3
 800071a:	bf0c      	ite	eq
 800071c:	2301      	moveq	r3, #1
 800071e:	2300      	movne	r3, #0
 8000720:	b2db      	uxtb	r3, r3
 8000722:	461a      	mov	r2, r3
 8000724:	4b5f      	ldr	r3, [pc, #380]	; (80008a4 <main+0x29c>)
 8000726:	781b      	ldrb	r3, [r3, #0]
 8000728:	f083 0301 	eor.w	r3, r3, #1
 800072c:	b2db      	uxtb	r3, r3
 800072e:	4013      	ands	r3, r2
 8000730:	2b00      	cmp	r3, #0
 8000732:	d072      	beq.n	800081a <main+0x212>
 	 {
	 	 if (reset_d == 0)
 8000734:	4b5d      	ldr	r3, [pc, #372]	; (80008ac <main+0x2a4>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	2b00      	cmp	r3, #0
 800073a:	d124      	bne.n	8000786 <main+0x17e>
	 	 {
	 	 	 if ((__HAL_TIM_GET_COUNTER(&htim3)) == (ARR_Val-offset_d))
 800073c:	4b54      	ldr	r3, [pc, #336]	; (8000890 <main+0x288>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000742:	4a60      	ldr	r2, [pc, #384]	; (80008c4 <main+0x2bc>)
 8000744:	6811      	ldr	r1, [r2, #0]
 8000746:	4a60      	ldr	r2, [pc, #384]	; (80008c8 <main+0x2c0>)
 8000748:	6812      	ldr	r2, [r2, #0]
 800074a:	1a8a      	subs	r2, r1, r2
 800074c:	4293      	cmp	r3, r2
 800074e:	d110      	bne.n	8000772 <main+0x16a>
	 	 	 {	while ((__HAL_TIM_GET_COUNTER(&htim3)) == (ARR_Val-offset_d)){} // Delay until CNT get's incremented by 1
 8000750:	bf00      	nop
 8000752:	4b4f      	ldr	r3, [pc, #316]	; (8000890 <main+0x288>)
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000758:	4a5a      	ldr	r2, [pc, #360]	; (80008c4 <main+0x2bc>)
 800075a:	6811      	ldr	r1, [r2, #0]
 800075c:	4a5a      	ldr	r2, [pc, #360]	; (80008c8 <main+0x2c0>)
 800075e:	6812      	ldr	r2, [r2, #0]
 8000760:	1a8a      	subs	r2, r1, r2
 8000762:	4293      	cmp	r3, r2
 8000764:	d0f5      	beq.n	8000752 <main+0x14a>
	 	 		 d++;
 8000766:	4b59      	ldr	r3, [pc, #356]	; (80008cc <main+0x2c4>)
 8000768:	681b      	ldr	r3, [r3, #0]
 800076a:	3301      	adds	r3, #1
 800076c:	4a57      	ldr	r2, [pc, #348]	; (80008cc <main+0x2c4>)
 800076e:	6013      	str	r3, [r2, #0]
 8000770:	e0f6      	b.n	8000960 <main+0x358>
	 	 	 }

	 	 	 else
	 	 	{
	 	 		 Pulse_d = __HAL_TIM_GET_COUNTER(&htim3)+ offset_d ; //Valeur de ticks dans l'iteration courante
 8000772:	4b47      	ldr	r3, [pc, #284]	; (8000890 <main+0x288>)
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000778:	4a53      	ldr	r2, [pc, #332]	; (80008c8 <main+0x2c0>)
 800077a:	6812      	ldr	r2, [r2, #0]
 800077c:	4413      	add	r3, r2
 800077e:	461a      	mov	r2, r3
 8000780:	4b4f      	ldr	r3, [pc, #316]	; (80008c0 <main+0x2b8>)
 8000782:	601a      	str	r2, [r3, #0]
 8000784:	e0ec      	b.n	8000960 <main+0x358>

	 	 	}
	 	 }
	 	 else if ((reset_d != 0) & (flag != 0))
 8000786:	4b49      	ldr	r3, [pc, #292]	; (80008ac <main+0x2a4>)
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	2b00      	cmp	r3, #0
 800078c:	bf14      	ite	ne
 800078e:	2301      	movne	r3, #1
 8000790:	2300      	moveq	r3, #0
 8000792:	b2da      	uxtb	r2, r3
 8000794:	4b4e      	ldr	r3, [pc, #312]	; (80008d0 <main+0x2c8>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	2b00      	cmp	r3, #0
 800079a:	bf14      	ite	ne
 800079c:	2301      	movne	r3, #1
 800079e:	2300      	moveq	r3, #0
 80007a0:	b2db      	uxtb	r3, r3
 80007a2:	4013      	ands	r3, r2
 80007a4:	b2db      	uxtb	r3, r3
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d003      	beq.n	80007b2 <main+0x1aa>
	 	 {
	 		flag = 0; //Debut Iteration !=0
 80007aa:	4b49      	ldr	r3, [pc, #292]	; (80008d0 <main+0x2c8>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	601a      	str	r2, [r3, #0]
 80007b0:	e0d6      	b.n	8000960 <main+0x358>
	 	 }
	 	else if ((reset_d != 0) & (flag == 0))
 80007b2:	4b3e      	ldr	r3, [pc, #248]	; (80008ac <main+0x2a4>)
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	bf14      	ite	ne
 80007ba:	2301      	movne	r3, #1
 80007bc:	2300      	moveq	r3, #0
 80007be:	b2da      	uxtb	r2, r3
 80007c0:	4b43      	ldr	r3, [pc, #268]	; (80008d0 <main+0x2c8>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	bf0c      	ite	eq
 80007c8:	2301      	moveq	r3, #1
 80007ca:	2300      	movne	r3, #0
 80007cc:	b2db      	uxtb	r3, r3
 80007ce:	4013      	ands	r3, r2
 80007d0:	b2db      	uxtb	r3, r3
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	f000 80c4 	beq.w	8000960 <main+0x358>
	 	{
	 		if (__HAL_TIM_GET_COUNTER(&htim3) < ARR_Val)
 80007d8:	4b2d      	ldr	r3, [pc, #180]	; (8000890 <main+0x288>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80007de:	4a39      	ldr	r2, [pc, #228]	; (80008c4 <main+0x2bc>)
 80007e0:	6812      	ldr	r2, [r2, #0]
 80007e2:	4293      	cmp	r3, r2
 80007e4:	d20a      	bcs.n	80007fc <main+0x1f4>
	 		{
	 			Pulse_d= __HAL_TIM_GET_COUNTER(&htim3) - reset_d +1; // Calcul de ticks a partir de nouvelle origine de l'encodeur
 80007e6:	4b2a      	ldr	r3, [pc, #168]	; (8000890 <main+0x288>)
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80007ec:	4a2f      	ldr	r2, [pc, #188]	; (80008ac <main+0x2a4>)
 80007ee:	6812      	ldr	r2, [r2, #0]
 80007f0:	1a9b      	subs	r3, r3, r2
 80007f2:	3301      	adds	r3, #1
 80007f4:	461a      	mov	r2, r3
 80007f6:	4b32      	ldr	r3, [pc, #200]	; (80008c0 <main+0x2b8>)
 80007f8:	601a      	str	r2, [r3, #0]
 80007fa:	e0b1      	b.n	8000960 <main+0x358>

	 		}
	 		else
	 		{
	 			offset_d = (ARR_Val +1 - reset_d) ; // Offset Update so it looks like we are incrementing the counter (CNT) from 0
 80007fc:	4b31      	ldr	r3, [pc, #196]	; (80008c4 <main+0x2bc>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	1c5a      	adds	r2, r3, #1
 8000802:	4b2a      	ldr	r3, [pc, #168]	; (80008ac <main+0x2a4>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	1ad3      	subs	r3, r2, r3
 8000808:	4a2f      	ldr	r2, [pc, #188]	; (80008c8 <main+0x2c0>)
 800080a:	6013      	str	r3, [r2, #0]
	 			reset_d = 0;
 800080c:	4b27      	ldr	r3, [pc, #156]	; (80008ac <main+0x2a4>)
 800080e:	2200      	movs	r2, #0
 8000810:	601a      	str	r2, [r3, #0]
	 			flag = 1 ; // Add the offset val to the pulses and start counting from 0
 8000812:	4b2f      	ldr	r3, [pc, #188]	; (80008d0 <main+0x2c8>)
 8000814:	2201      	movs	r2, #1
 8000816:	601a      	str	r2, [r3, #0]
 8000818:	e0a2      	b.n	8000960 <main+0x358>

	 		}
	 	}
 	 }
	 else if (((ref ^ DIR) == false) & (DIR != false)) // Sens :inv
 800081a:	4b23      	ldr	r3, [pc, #140]	; (80008a8 <main+0x2a0>)
 800081c:	781a      	ldrb	r2, [r3, #0]
 800081e:	4b21      	ldr	r3, [pc, #132]	; (80008a4 <main+0x29c>)
 8000820:	781b      	ldrb	r3, [r3, #0]
 8000822:	429a      	cmp	r2, r3
 8000824:	bf0c      	ite	eq
 8000826:	2301      	moveq	r3, #1
 8000828:	2300      	movne	r3, #0
 800082a:	b2da      	uxtb	r2, r3
 800082c:	4b1d      	ldr	r3, [pc, #116]	; (80008a4 <main+0x29c>)
 800082e:	781b      	ldrb	r3, [r3, #0]
 8000830:	4013      	ands	r3, r2
 8000832:	b2db      	uxtb	r3, r3
 8000834:	2b00      	cmp	r3, #0
 8000836:	f000 8093 	beq.w	8000960 <main+0x358>
 	 {
	 	 if (reset_inv == 0)
 800083a:	4b1f      	ldr	r3, [pc, #124]	; (80008b8 <main+0x2b0>)
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	2b00      	cmp	r3, #0
 8000840:	d14c      	bne.n	80008dc <main+0x2d4>
	 	 {
	 	 	 if (__HAL_TIM_GET_COUNTER(&htim3) == offset_inv)
 8000842:	4b13      	ldr	r3, [pc, #76]	; (8000890 <main+0x288>)
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000848:	4a22      	ldr	r2, [pc, #136]	; (80008d4 <main+0x2cc>)
 800084a:	6812      	ldr	r2, [r2, #0]
 800084c:	4293      	cmp	r3, r2
 800084e:	d10d      	bne.n	800086c <main+0x264>
	 	 	 {	while (__HAL_TIM_GET_COUNTER(&htim3) == offset_inv){}
 8000850:	bf00      	nop
 8000852:	4b0f      	ldr	r3, [pc, #60]	; (8000890 <main+0x288>)
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000858:	4a1e      	ldr	r2, [pc, #120]	; (80008d4 <main+0x2cc>)
 800085a:	6812      	ldr	r2, [r2, #0]
 800085c:	4293      	cmp	r3, r2
 800085e:	d0f8      	beq.n	8000852 <main+0x24a>
	 	 		 i++;
 8000860:	4b1d      	ldr	r3, [pc, #116]	; (80008d8 <main+0x2d0>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	3301      	adds	r3, #1
 8000866:	4a1c      	ldr	r2, [pc, #112]	; (80008d8 <main+0x2d0>)
 8000868:	6013      	str	r3, [r2, #0]
 800086a:	e079      	b.n	8000960 <main+0x358>
	 	 	 }
	 	 	 else
			 {
				 Pulse_Inv = __HAL_TIM_GET_COUNTER(&htim3) - offset_inv - (ARR_Val +1) ;
 800086c:	4b08      	ldr	r3, [pc, #32]	; (8000890 <main+0x288>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000872:	4a18      	ldr	r2, [pc, #96]	; (80008d4 <main+0x2cc>)
 8000874:	6812      	ldr	r2, [r2, #0]
 8000876:	1a9b      	subs	r3, r3, r2
 8000878:	4a12      	ldr	r2, [pc, #72]	; (80008c4 <main+0x2bc>)
 800087a:	6812      	ldr	r2, [r2, #0]
 800087c:	1a9b      	subs	r3, r3, r2
 800087e:	3b01      	subs	r3, #1
 8000880:	461a      	mov	r2, r3
 8000882:	4b0c      	ldr	r3, [pc, #48]	; (80008b4 <main+0x2ac>)
 8000884:	601a      	str	r2, [r3, #0]
 8000886:	e06b      	b.n	8000960 <main+0x358>
 8000888:	58020800 	.word	0x58020800
 800088c:	2400013c 	.word	0x2400013c
 8000890:	24000268 	.word	0x24000268
 8000894:	240000f0 	.word	0x240000f0
 8000898:	24000318 	.word	0x24000318
 800089c:	240000a4 	.word	0x240000a4
 80008a0:	40000400 	.word	0x40000400
 80008a4:	24000218 	.word	0x24000218
 80008a8:	24000219 	.word	0x24000219
 80008ac:	2400006c 	.word	0x2400006c
 80008b0:	2400007c 	.word	0x2400007c
 80008b4:	24000058 	.word	0x24000058
 80008b8:	24000070 	.word	0x24000070
 80008bc:	24000080 	.word	0x24000080
 80008c0:	24000054 	.word	0x24000054
 80008c4:	24000000 	.word	0x24000000
 80008c8:	24000074 	.word	0x24000074
 80008cc:	24000064 	.word	0x24000064
 80008d0:	24000004 	.word	0x24000004
 80008d4:	24000078 	.word	0x24000078
 80008d8:	24000068 	.word	0x24000068
			 }
	 	 }
	 	 else if ((reset_inv != 0) & (flag != 0))
 80008dc:	4b2c      	ldr	r3, [pc, #176]	; (8000990 <main+0x388>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	bf14      	ite	ne
 80008e4:	2301      	movne	r3, #1
 80008e6:	2300      	moveq	r3, #0
 80008e8:	b2da      	uxtb	r2, r3
 80008ea:	4b2a      	ldr	r3, [pc, #168]	; (8000994 <main+0x38c>)
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	bf14      	ite	ne
 80008f2:	2301      	movne	r3, #1
 80008f4:	2300      	moveq	r3, #0
 80008f6:	b2db      	uxtb	r3, r3
 80008f8:	4013      	ands	r3, r2
 80008fa:	b2db      	uxtb	r3, r3
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d003      	beq.n	8000908 <main+0x300>
	 	 {
	 		 flag = 0;
 8000900:	4b24      	ldr	r3, [pc, #144]	; (8000994 <main+0x38c>)
 8000902:	2200      	movs	r2, #0
 8000904:	601a      	str	r2, [r3, #0]
 8000906:	e02b      	b.n	8000960 <main+0x358>
	 	 }
	 	else if ((reset_inv != 0) & (flag == 0))
 8000908:	4b21      	ldr	r3, [pc, #132]	; (8000990 <main+0x388>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	2b00      	cmp	r3, #0
 800090e:	bf14      	ite	ne
 8000910:	2301      	movne	r3, #1
 8000912:	2300      	moveq	r3, #0
 8000914:	b2da      	uxtb	r2, r3
 8000916:	4b1f      	ldr	r3, [pc, #124]	; (8000994 <main+0x38c>)
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	2b00      	cmp	r3, #0
 800091c:	bf0c      	ite	eq
 800091e:	2301      	moveq	r3, #1
 8000920:	2300      	movne	r3, #0
 8000922:	b2db      	uxtb	r3, r3
 8000924:	4013      	ands	r3, r2
 8000926:	b2db      	uxtb	r3, r3
 8000928:	2b00      	cmp	r3, #0
 800092a:	d019      	beq.n	8000960 <main+0x358>
	 	{
	 		if (__HAL_TIM_GET_COUNTER(&htim3) > 0)
 800092c:	4b1a      	ldr	r3, [pc, #104]	; (8000998 <main+0x390>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000932:	2b00      	cmp	r3, #0
 8000934:	d00a      	beq.n	800094c <main+0x344>
	 		{
	 			Pulse_Inv = __HAL_TIM_GET_COUNTER(&htim3) - reset_inv - 1;
 8000936:	4b18      	ldr	r3, [pc, #96]	; (8000998 <main+0x390>)
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800093c:	4a14      	ldr	r2, [pc, #80]	; (8000990 <main+0x388>)
 800093e:	6812      	ldr	r2, [r2, #0]
 8000940:	1a9b      	subs	r3, r3, r2
 8000942:	3b01      	subs	r3, #1
 8000944:	461a      	mov	r2, r3
 8000946:	4b15      	ldr	r3, [pc, #84]	; (800099c <main+0x394>)
 8000948:	601a      	str	r2, [r3, #0]
 800094a:	e009      	b.n	8000960 <main+0x358>
	 		}
	 		else
	 		{
	 			offset_inv = reset_inv;
 800094c:	4b10      	ldr	r3, [pc, #64]	; (8000990 <main+0x388>)
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	4a13      	ldr	r2, [pc, #76]	; (80009a0 <main+0x398>)
 8000952:	6013      	str	r3, [r2, #0]
	 			reset_inv = 0;
 8000954:	4b0e      	ldr	r3, [pc, #56]	; (8000990 <main+0x388>)
 8000956:	2200      	movs	r2, #0
 8000958:	601a      	str	r2, [r3, #0]
	 			flag = 1 ;
 800095a:	4b0e      	ldr	r3, [pc, #56]	; (8000994 <main+0x38c>)
 800095c:	2201      	movs	r2, #1
 800095e:	601a      	str	r2, [r3, #0]

	 		}
	 	}
 	 }

 Pulses =(d-i)*ARR_Val + Pulse_d  + sum_d + Pulse_Inv +sum_inv;
 8000960:	4b10      	ldr	r3, [pc, #64]	; (80009a4 <main+0x39c>)
 8000962:	681a      	ldr	r2, [r3, #0]
 8000964:	4b10      	ldr	r3, [pc, #64]	; (80009a8 <main+0x3a0>)
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	1ad3      	subs	r3, r2, r3
 800096a:	4a10      	ldr	r2, [pc, #64]	; (80009ac <main+0x3a4>)
 800096c:	6812      	ldr	r2, [r2, #0]
 800096e:	fb02 f203 	mul.w	r2, r2, r3
 8000972:	4b0f      	ldr	r3, [pc, #60]	; (80009b0 <main+0x3a8>)
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	441a      	add	r2, r3
 8000978:	4b0e      	ldr	r3, [pc, #56]	; (80009b4 <main+0x3ac>)
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	441a      	add	r2, r3
 800097e:	4b07      	ldr	r3, [pc, #28]	; (800099c <main+0x394>)
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	441a      	add	r2, r3
 8000984:	4b0c      	ldr	r3, [pc, #48]	; (80009b8 <main+0x3b0>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	4413      	add	r3, r2
 800098a:	4a0c      	ldr	r2, [pc, #48]	; (80009bc <main+0x3b4>)
 800098c:	6013      	str	r3, [r2, #0]
 {	DIR = (TIM3->CR1) & (1U << 4);
 800098e:	e671      	b.n	8000674 <main+0x6c>
 8000990:	24000070 	.word	0x24000070
 8000994:	24000004 	.word	0x24000004
 8000998:	24000268 	.word	0x24000268
 800099c:	24000058 	.word	0x24000058
 80009a0:	24000078 	.word	0x24000078
 80009a4:	24000064 	.word	0x24000064
 80009a8:	24000068 	.word	0x24000068
 80009ac:	24000000 	.word	0x24000000
 80009b0:	24000054 	.word	0x24000054
 80009b4:	24000080 	.word	0x24000080
 80009b8:	2400007c 	.word	0x2400007c
 80009bc:	24000060 	.word	0x24000060

080009c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b09c      	sub	sp, #112	; 0x70
 80009c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009ca:	224c      	movs	r2, #76	; 0x4c
 80009cc:	2100      	movs	r1, #0
 80009ce:	4618      	mov	r0, r3
 80009d0:	f006 fff2 	bl	80079b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009d4:	1d3b      	adds	r3, r7, #4
 80009d6:	2220      	movs	r2, #32
 80009d8:	2100      	movs	r1, #0
 80009da:	4618      	mov	r0, r3
 80009dc:	f006 ffec 	bl	80079b8 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80009e0:	2002      	movs	r0, #2
 80009e2:	f001 fcad 	bl	8002340 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80009e6:	2300      	movs	r3, #0
 80009e8:	603b      	str	r3, [r7, #0]
 80009ea:	4b2c      	ldr	r3, [pc, #176]	; (8000a9c <SystemClock_Config+0xdc>)
 80009ec:	699b      	ldr	r3, [r3, #24]
 80009ee:	4a2b      	ldr	r2, [pc, #172]	; (8000a9c <SystemClock_Config+0xdc>)
 80009f0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80009f4:	6193      	str	r3, [r2, #24]
 80009f6:	4b29      	ldr	r3, [pc, #164]	; (8000a9c <SystemClock_Config+0xdc>)
 80009f8:	699b      	ldr	r3, [r3, #24]
 80009fa:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80009fe:	603b      	str	r3, [r7, #0]
 8000a00:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000a02:	bf00      	nop
 8000a04:	4b25      	ldr	r3, [pc, #148]	; (8000a9c <SystemClock_Config+0xdc>)
 8000a06:	699b      	ldr	r3, [r3, #24]
 8000a08:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000a0c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000a10:	d1f8      	bne.n	8000a04 <SystemClock_Config+0x44>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8000a12:	2321      	movs	r3, #33	; 0x21
 8000a14:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000a16:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000a1a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000a1c:	2301      	movs	r3, #1
 8000a1e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a20:	2302      	movs	r3, #2
 8000a22:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a24:	2302      	movs	r3, #2
 8000a26:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000a28:	2304      	movs	r3, #4
 8000a2a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 275;
 8000a2c:	f240 1313 	movw	r3, #275	; 0x113
 8000a30:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8000a32:	2301      	movs	r3, #1
 8000a34:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000a36:	2304      	movs	r3, #4
 8000a38:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000a3a:	2302      	movs	r3, #2
 8000a3c:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 8000a3e:	2304      	movs	r3, #4
 8000a40:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000a42:	2300      	movs	r3, #0
 8000a44:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000a46:	2300      	movs	r3, #0
 8000a48:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a4e:	4618      	mov	r0, r3
 8000a50:	f001 fcb0 	bl	80023b4 <HAL_RCC_OscConfig>
 8000a54:	4603      	mov	r3, r0
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d001      	beq.n	8000a5e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000a5a:	f000 fe17 	bl	800168c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a5e:	233f      	movs	r3, #63	; 0x3f
 8000a60:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a62:	2303      	movs	r3, #3
 8000a64:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000a66:	2300      	movs	r3, #0
 8000a68:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000a6a:	2308      	movs	r3, #8
 8000a6c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000a6e:	2340      	movs	r3, #64	; 0x40
 8000a70:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000a72:	2340      	movs	r3, #64	; 0x40
 8000a74:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000a76:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a7a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000a7c:	2340      	movs	r3, #64	; 0x40
 8000a7e:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000a80:	1d3b      	adds	r3, r7, #4
 8000a82:	2103      	movs	r1, #3
 8000a84:	4618      	mov	r0, r3
 8000a86:	f002 f841 	bl	8002b0c <HAL_RCC_ClockConfig>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d001      	beq.n	8000a94 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000a90:	f000 fdfc 	bl	800168c <Error_Handler>
  }
}
 8000a94:	bf00      	nop
 8000a96:	3770      	adds	r7, #112	; 0x70
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	bd80      	pop	{r7, pc}
 8000a9c:	58024800 	.word	0x58024800

08000aa0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b088      	sub	sp, #32
 8000aa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000aa6:	f107 0310 	add.w	r3, r7, #16
 8000aaa:	2200      	movs	r2, #0
 8000aac:	601a      	str	r2, [r3, #0]
 8000aae:	605a      	str	r2, [r3, #4]
 8000ab0:	609a      	str	r2, [r3, #8]
 8000ab2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ab4:	1d3b      	adds	r3, r7, #4
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	601a      	str	r2, [r3, #0]
 8000aba:	605a      	str	r2, [r3, #4]
 8000abc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000abe:	4b1e      	ldr	r3, [pc, #120]	; (8000b38 <MX_TIM2_Init+0x98>)
 8000ac0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000ac4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 549;
 8000ac6:	4b1c      	ldr	r3, [pc, #112]	; (8000b38 <MX_TIM2_Init+0x98>)
 8000ac8:	f240 2225 	movw	r2, #549	; 0x225
 8000acc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ace:	4b1a      	ldr	r3, [pc, #104]	; (8000b38 <MX_TIM2_Init+0x98>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 8000ad4:	4b18      	ldr	r3, [pc, #96]	; (8000b38 <MX_TIM2_Init+0x98>)
 8000ad6:	f242 720f 	movw	r2, #9999	; 0x270f
 8000ada:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000adc:	4b16      	ldr	r3, [pc, #88]	; (8000b38 <MX_TIM2_Init+0x98>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ae2:	4b15      	ldr	r3, [pc, #84]	; (8000b38 <MX_TIM2_Init+0x98>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000ae8:	4813      	ldr	r0, [pc, #76]	; (8000b38 <MX_TIM2_Init+0x98>)
 8000aea:	f003 feb7 	bl	800485c <HAL_TIM_Base_Init>
 8000aee:	4603      	mov	r3, r0
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d001      	beq.n	8000af8 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8000af4:	f000 fdca 	bl	800168c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000af8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000afc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000afe:	f107 0310 	add.w	r3, r7, #16
 8000b02:	4619      	mov	r1, r3
 8000b04:	480c      	ldr	r0, [pc, #48]	; (8000b38 <MX_TIM2_Init+0x98>)
 8000b06:	f004 fe7d 	bl	8005804 <HAL_TIM_ConfigClockSource>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d001      	beq.n	8000b14 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8000b10:	f000 fdbc 	bl	800168c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b14:	2300      	movs	r3, #0
 8000b16:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000b1c:	1d3b      	adds	r3, r7, #4
 8000b1e:	4619      	mov	r1, r3
 8000b20:	4805      	ldr	r0, [pc, #20]	; (8000b38 <MX_TIM2_Init+0x98>)
 8000b22:	f005 fd05 	bl	8006530 <HAL_TIMEx_MasterConfigSynchronization>
 8000b26:	4603      	mov	r3, r0
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d001      	beq.n	8000b30 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8000b2c:	f000 fdae 	bl	800168c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000b30:	bf00      	nop
 8000b32:	3720      	adds	r7, #32
 8000b34:	46bd      	mov	sp, r7
 8000b36:	bd80      	pop	{r7, pc}
 8000b38:	240002cc 	.word	0x240002cc

08000b3c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b08c      	sub	sp, #48	; 0x30
 8000b40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000b42:	f107 030c 	add.w	r3, r7, #12
 8000b46:	2224      	movs	r2, #36	; 0x24
 8000b48:	2100      	movs	r1, #0
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f006 ff34 	bl	80079b8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b50:	463b      	mov	r3, r7
 8000b52:	2200      	movs	r2, #0
 8000b54:	601a      	str	r2, [r3, #0]
 8000b56:	605a      	str	r2, [r3, #4]
 8000b58:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000b5a:	4b21      	ldr	r3, [pc, #132]	; (8000be0 <MX_TIM3_Init+0xa4>)
 8000b5c:	4a21      	ldr	r2, [pc, #132]	; (8000be4 <MX_TIM3_Init+0xa8>)
 8000b5e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000b60:	4b1f      	ldr	r3, [pc, #124]	; (8000be0 <MX_TIM3_Init+0xa4>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b66:	4b1e      	ldr	r3, [pc, #120]	; (8000be0 <MX_TIM3_Init+0xa4>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65531;
 8000b6c:	4b1c      	ldr	r3, [pc, #112]	; (8000be0 <MX_TIM3_Init+0xa4>)
 8000b6e:	f64f 72fb 	movw	r2, #65531	; 0xfffb
 8000b72:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b74:	4b1a      	ldr	r3, [pc, #104]	; (8000be0 <MX_TIM3_Init+0xa4>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b7a:	4b19      	ldr	r3, [pc, #100]	; (8000be0 <MX_TIM3_Init+0xa4>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000b80:	2303      	movs	r3, #3
 8000b82:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000b84:	2300      	movs	r3, #0
 8000b86:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000b88:	2301      	movs	r3, #1
 8000b8a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8000b90:	230a      	movs	r3, #10
 8000b92:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000b94:	2300      	movs	r3, #0
 8000b96:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000b98:	2301      	movs	r3, #1
 8000b9a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 8000ba0:	230a      	movs	r3, #10
 8000ba2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8000ba4:	f107 030c 	add.w	r3, r7, #12
 8000ba8:	4619      	mov	r1, r3
 8000baa:	480d      	ldr	r0, [pc, #52]	; (8000be0 <MX_TIM3_Init+0xa4>)
 8000bac:	f004 fa26 	bl	8004ffc <HAL_TIM_Encoder_Init>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d001      	beq.n	8000bba <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8000bb6:	f000 fd69 	bl	800168c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000bc2:	463b      	mov	r3, r7
 8000bc4:	4619      	mov	r1, r3
 8000bc6:	4806      	ldr	r0, [pc, #24]	; (8000be0 <MX_TIM3_Init+0xa4>)
 8000bc8:	f005 fcb2 	bl	8006530 <HAL_TIMEx_MasterConfigSynchronization>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d001      	beq.n	8000bd6 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8000bd2:	f000 fd5b 	bl	800168c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000bd6:	bf00      	nop
 8000bd8:	3730      	adds	r7, #48	; 0x30
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	24000268 	.word	0x24000268
 8000be4:	40000400 	.word	0x40000400

08000be8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b08e      	sub	sp, #56	; 0x38
 8000bec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000bee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	601a      	str	r2, [r3, #0]
 8000bf6:	605a      	str	r2, [r3, #4]
 8000bf8:	609a      	str	r2, [r3, #8]
 8000bfa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bfc:	f107 031c 	add.w	r3, r7, #28
 8000c00:	2200      	movs	r2, #0
 8000c02:	601a      	str	r2, [r3, #0]
 8000c04:	605a      	str	r2, [r3, #4]
 8000c06:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000c08:	463b      	mov	r3, r7
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	601a      	str	r2, [r3, #0]
 8000c0e:	605a      	str	r2, [r3, #4]
 8000c10:	609a      	str	r2, [r3, #8]
 8000c12:	60da      	str	r2, [r3, #12]
 8000c14:	611a      	str	r2, [r3, #16]
 8000c16:	615a      	str	r2, [r3, #20]
 8000c18:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000c1a:	4b2d      	ldr	r3, [pc, #180]	; (8000cd0 <MX_TIM4_Init+0xe8>)
 8000c1c:	4a2d      	ldr	r2, [pc, #180]	; (8000cd4 <MX_TIM4_Init+0xec>)
 8000c1e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 99;
 8000c20:	4b2b      	ldr	r3, [pc, #172]	; (8000cd0 <MX_TIM4_Init+0xe8>)
 8000c22:	2263      	movs	r2, #99	; 0x63
 8000c24:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c26:	4b2a      	ldr	r3, [pc, #168]	; (8000cd0 <MX_TIM4_Init+0xe8>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8000c2c:	4b28      	ldr	r3, [pc, #160]	; (8000cd0 <MX_TIM4_Init+0xe8>)
 8000c2e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000c32:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c34:	4b26      	ldr	r3, [pc, #152]	; (8000cd0 <MX_TIM4_Init+0xe8>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c3a:	4b25      	ldr	r3, [pc, #148]	; (8000cd0 <MX_TIM4_Init+0xe8>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000c40:	4823      	ldr	r0, [pc, #140]	; (8000cd0 <MX_TIM4_Init+0xe8>)
 8000c42:	f003 fe0b 	bl	800485c <HAL_TIM_Base_Init>
 8000c46:	4603      	mov	r3, r0
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d001      	beq.n	8000c50 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8000c4c:	f000 fd1e 	bl	800168c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c50:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c54:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000c56:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000c5a:	4619      	mov	r1, r3
 8000c5c:	481c      	ldr	r0, [pc, #112]	; (8000cd0 <MX_TIM4_Init+0xe8>)
 8000c5e:	f004 fdd1 	bl	8005804 <HAL_TIM_ConfigClockSource>
 8000c62:	4603      	mov	r3, r0
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d001      	beq.n	8000c6c <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8000c68:	f000 fd10 	bl	800168c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000c6c:	4818      	ldr	r0, [pc, #96]	; (8000cd0 <MX_TIM4_Init+0xe8>)
 8000c6e:	f003 fed3 	bl	8004a18 <HAL_TIM_PWM_Init>
 8000c72:	4603      	mov	r3, r0
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d001      	beq.n	8000c7c <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8000c78:	f000 fd08 	bl	800168c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c80:	2300      	movs	r3, #0
 8000c82:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000c84:	f107 031c 	add.w	r3, r7, #28
 8000c88:	4619      	mov	r1, r3
 8000c8a:	4811      	ldr	r0, [pc, #68]	; (8000cd0 <MX_TIM4_Init+0xe8>)
 8000c8c:	f005 fc50 	bl	8006530 <HAL_TIMEx_MasterConfigSynchronization>
 8000c90:	4603      	mov	r3, r0
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d001      	beq.n	8000c9a <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8000c96:	f000 fcf9 	bl	800168c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000c9a:	2360      	movs	r3, #96	; 0x60
 8000c9c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 4999;
 8000c9e:	f241 3387 	movw	r3, #4999	; 0x1387
 8000ca2:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000cac:	463b      	mov	r3, r7
 8000cae:	220c      	movs	r2, #12
 8000cb0:	4619      	mov	r1, r3
 8000cb2:	4807      	ldr	r0, [pc, #28]	; (8000cd0 <MX_TIM4_Init+0xe8>)
 8000cb4:	f004 fc92 	bl	80055dc <HAL_TIM_PWM_ConfigChannel>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d001      	beq.n	8000cc2 <MX_TIM4_Init+0xda>
  {
    Error_Handler();
 8000cbe:	f000 fce5 	bl	800168c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8000cc2:	4803      	ldr	r0, [pc, #12]	; (8000cd0 <MX_TIM4_Init+0xe8>)
 8000cc4:	f000 fe20 	bl	8001908 <HAL_TIM_MspPostInit>

}
 8000cc8:	bf00      	nop
 8000cca:	3738      	adds	r7, #56	; 0x38
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bd80      	pop	{r7, pc}
 8000cd0:	2400013c 	.word	0x2400013c
 8000cd4:	40000800 	.word	0x40000800

08000cd8 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b088      	sub	sp, #32
 8000cdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000cde:	f107 0310 	add.w	r3, r7, #16
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	601a      	str	r2, [r3, #0]
 8000ce6:	605a      	str	r2, [r3, #4]
 8000ce8:	609a      	str	r2, [r3, #8]
 8000cea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cec:	1d3b      	adds	r3, r7, #4
 8000cee:	2200      	movs	r2, #0
 8000cf0:	601a      	str	r2, [r3, #0]
 8000cf2:	605a      	str	r2, [r3, #4]
 8000cf4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8000cf6:	4b1d      	ldr	r3, [pc, #116]	; (8000d6c <MX_TIM5_Init+0x94>)
 8000cf8:	4a1d      	ldr	r2, [pc, #116]	; (8000d70 <MX_TIM5_Init+0x98>)
 8000cfa:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 5499;
 8000cfc:	4b1b      	ldr	r3, [pc, #108]	; (8000d6c <MX_TIM5_Init+0x94>)
 8000cfe:	f241 527b 	movw	r2, #5499	; 0x157b
 8000d02:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d04:	4b19      	ldr	r3, [pc, #100]	; (8000d6c <MX_TIM5_Init+0x94>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 99999;
 8000d0a:	4b18      	ldr	r3, [pc, #96]	; (8000d6c <MX_TIM5_Init+0x94>)
 8000d0c:	4a19      	ldr	r2, [pc, #100]	; (8000d74 <MX_TIM5_Init+0x9c>)
 8000d0e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d10:	4b16      	ldr	r3, [pc, #88]	; (8000d6c <MX_TIM5_Init+0x94>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d16:	4b15      	ldr	r3, [pc, #84]	; (8000d6c <MX_TIM5_Init+0x94>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8000d1c:	4813      	ldr	r0, [pc, #76]	; (8000d6c <MX_TIM5_Init+0x94>)
 8000d1e:	f003 fd9d 	bl	800485c <HAL_TIM_Base_Init>
 8000d22:	4603      	mov	r3, r0
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d001      	beq.n	8000d2c <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8000d28:	f000 fcb0 	bl	800168c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d2c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d30:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8000d32:	f107 0310 	add.w	r3, r7, #16
 8000d36:	4619      	mov	r1, r3
 8000d38:	480c      	ldr	r0, [pc, #48]	; (8000d6c <MX_TIM5_Init+0x94>)
 8000d3a:	f004 fd63 	bl	8005804 <HAL_TIM_ConfigClockSource>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d001      	beq.n	8000d48 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8000d44:	f000 fca2 	bl	800168c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8000d50:	1d3b      	adds	r3, r7, #4
 8000d52:	4619      	mov	r1, r3
 8000d54:	4805      	ldr	r0, [pc, #20]	; (8000d6c <MX_TIM5_Init+0x94>)
 8000d56:	f005 fbeb 	bl	8006530 <HAL_TIMEx_MasterConfigSynchronization>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d001      	beq.n	8000d64 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8000d60:	f000 fc94 	bl	800168c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8000d64:	bf00      	nop
 8000d66:	3720      	adds	r7, #32
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bd80      	pop	{r7, pc}
 8000d6c:	2400021c 	.word	0x2400021c
 8000d70:	40000c00 	.word	0x40000c00
 8000d74:	0001869f 	.word	0x0001869f

08000d78 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b08c      	sub	sp, #48	; 0x30
 8000d7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d7e:	f107 0320 	add.w	r3, r7, #32
 8000d82:	2200      	movs	r2, #0
 8000d84:	601a      	str	r2, [r3, #0]
 8000d86:	605a      	str	r2, [r3, #4]
 8000d88:	609a      	str	r2, [r3, #8]
 8000d8a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d8c:	f107 0314 	add.w	r3, r7, #20
 8000d90:	2200      	movs	r2, #0
 8000d92:	601a      	str	r2, [r3, #0]
 8000d94:	605a      	str	r2, [r3, #4]
 8000d96:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000d98:	1d3b      	adds	r3, r7, #4
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	601a      	str	r2, [r3, #0]
 8000d9e:	605a      	str	r2, [r3, #4]
 8000da0:	609a      	str	r2, [r3, #8]
 8000da2:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8000da4:	4b2e      	ldr	r3, [pc, #184]	; (8000e60 <MX_TIM8_Init+0xe8>)
 8000da6:	4a2f      	ldr	r2, [pc, #188]	; (8000e64 <MX_TIM8_Init+0xec>)
 8000da8:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 9999;
 8000daa:	4b2d      	ldr	r3, [pc, #180]	; (8000e60 <MX_TIM8_Init+0xe8>)
 8000dac:	f242 720f 	movw	r2, #9999	; 0x270f
 8000db0:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000db2:	4b2b      	ldr	r3, [pc, #172]	; (8000e60 <MX_TIM8_Init+0xe8>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8000db8:	4b29      	ldr	r3, [pc, #164]	; (8000e60 <MX_TIM8_Init+0xe8>)
 8000dba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000dbe:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dc0:	4b27      	ldr	r3, [pc, #156]	; (8000e60 <MX_TIM8_Init+0xe8>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 10;
 8000dc6:	4b26      	ldr	r3, [pc, #152]	; (8000e60 <MX_TIM8_Init+0xe8>)
 8000dc8:	220a      	movs	r2, #10
 8000dca:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dcc:	4b24      	ldr	r3, [pc, #144]	; (8000e60 <MX_TIM8_Init+0xe8>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8000dd2:	4823      	ldr	r0, [pc, #140]	; (8000e60 <MX_TIM8_Init+0xe8>)
 8000dd4:	f003 fd42 	bl	800485c <HAL_TIM_Base_Init>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d001      	beq.n	8000de2 <MX_TIM8_Init+0x6a>
  {
    Error_Handler();
 8000dde:	f000 fc55 	bl	800168c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000de2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000de6:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8000de8:	f107 0320 	add.w	r3, r7, #32
 8000dec:	4619      	mov	r1, r3
 8000dee:	481c      	ldr	r0, [pc, #112]	; (8000e60 <MX_TIM8_Init+0xe8>)
 8000df0:	f004 fd08 	bl	8005804 <HAL_TIM_ConfigClockSource>
 8000df4:	4603      	mov	r3, r0
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d001      	beq.n	8000dfe <MX_TIM8_Init+0x86>
  {
    Error_Handler();
 8000dfa:	f000 fc47 	bl	800168c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim8) != HAL_OK)
 8000dfe:	4818      	ldr	r0, [pc, #96]	; (8000e60 <MX_TIM8_Init+0xe8>)
 8000e00:	f003 ff88 	bl	8004d14 <HAL_TIM_IC_Init>
 8000e04:	4603      	mov	r3, r0
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d001      	beq.n	8000e0e <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8000e0a:	f000 fc3f 	bl	800168c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000e12:	2300      	movs	r3, #0
 8000e14:	61bb      	str	r3, [r7, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e16:	2300      	movs	r3, #0
 8000e18:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8000e1a:	f107 0314 	add.w	r3, r7, #20
 8000e1e:	4619      	mov	r1, r3
 8000e20:	480f      	ldr	r0, [pc, #60]	; (8000e60 <MX_TIM8_Init+0xe8>)
 8000e22:	f005 fb85 	bl	8006530 <HAL_TIMEx_MasterConfigSynchronization>
 8000e26:	4603      	mov	r3, r0
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d001      	beq.n	8000e30 <MX_TIM8_Init+0xb8>
  {
    Error_Handler();
 8000e2c:	f000 fc2e 	bl	800168c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000e30:	2300      	movs	r3, #0
 8000e32:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000e34:	2301      	movs	r3, #1
 8000e36:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 10;
 8000e3c:	230a      	movs	r3, #10
 8000e3e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8000e40:	1d3b      	adds	r3, r7, #4
 8000e42:	2208      	movs	r2, #8
 8000e44:	4619      	mov	r1, r3
 8000e46:	4806      	ldr	r0, [pc, #24]	; (8000e60 <MX_TIM8_Init+0xe8>)
 8000e48:	f004 fb2b 	bl	80054a2 <HAL_TIM_IC_ConfigChannel>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d001      	beq.n	8000e56 <MX_TIM8_Init+0xde>
  {
    Error_Handler();
 8000e52:	f000 fc1b 	bl	800168c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8000e56:	bf00      	nop
 8000e58:	3730      	adds	r7, #48	; 0x30
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	240000f0 	.word	0x240000f0
 8000e64:	40010400 	.word	0x40010400

08000e68 <MX_TIM23_Init>:
  * @brief TIM23 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM23_Init(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b088      	sub	sp, #32
 8000e6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM23_Init 0 */

  /* USER CODE END TIM23_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e6e:	f107 0310 	add.w	r3, r7, #16
 8000e72:	2200      	movs	r2, #0
 8000e74:	601a      	str	r2, [r3, #0]
 8000e76:	605a      	str	r2, [r3, #4]
 8000e78:	609a      	str	r2, [r3, #8]
 8000e7a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e7c:	1d3b      	adds	r3, r7, #4
 8000e7e:	2200      	movs	r2, #0
 8000e80:	601a      	str	r2, [r3, #0]
 8000e82:	605a      	str	r2, [r3, #4]
 8000e84:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM23_Init 1 */

  /* USER CODE END TIM23_Init 1 */
  htim23.Instance = TIM23;
 8000e86:	4b1e      	ldr	r3, [pc, #120]	; (8000f00 <MX_TIM23_Init+0x98>)
 8000e88:	4a1e      	ldr	r2, [pc, #120]	; (8000f04 <MX_TIM23_Init+0x9c>)
 8000e8a:	601a      	str	r2, [r3, #0]
  htim23.Init.Prescaler = 549;
 8000e8c:	4b1c      	ldr	r3, [pc, #112]	; (8000f00 <MX_TIM23_Init+0x98>)
 8000e8e:	f240 2225 	movw	r2, #549	; 0x225
 8000e92:	605a      	str	r2, [r3, #4]
  htim23.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e94:	4b1a      	ldr	r3, [pc, #104]	; (8000f00 <MX_TIM23_Init+0x98>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	609a      	str	r2, [r3, #8]
  htim23.Init.Period = 9999;
 8000e9a:	4b19      	ldr	r3, [pc, #100]	; (8000f00 <MX_TIM23_Init+0x98>)
 8000e9c:	f242 720f 	movw	r2, #9999	; 0x270f
 8000ea0:	60da      	str	r2, [r3, #12]
  htim23.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ea2:	4b17      	ldr	r3, [pc, #92]	; (8000f00 <MX_TIM23_Init+0x98>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	611a      	str	r2, [r3, #16]
  htim23.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ea8:	4b15      	ldr	r3, [pc, #84]	; (8000f00 <MX_TIM23_Init+0x98>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim23) != HAL_OK)
 8000eae:	4814      	ldr	r0, [pc, #80]	; (8000f00 <MX_TIM23_Init+0x98>)
 8000eb0:	f003 fcd4 	bl	800485c <HAL_TIM_Base_Init>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d001      	beq.n	8000ebe <MX_TIM23_Init+0x56>
  {
    Error_Handler();
 8000eba:	f000 fbe7 	bl	800168c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ebe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ec2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim23, &sClockSourceConfig) != HAL_OK)
 8000ec4:	f107 0310 	add.w	r3, r7, #16
 8000ec8:	4619      	mov	r1, r3
 8000eca:	480d      	ldr	r0, [pc, #52]	; (8000f00 <MX_TIM23_Init+0x98>)
 8000ecc:	f004 fc9a 	bl	8005804 <HAL_TIM_ConfigClockSource>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d001      	beq.n	8000eda <MX_TIM23_Init+0x72>
  {
    Error_Handler();
 8000ed6:	f000 fbd9 	bl	800168c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000eda:	2300      	movs	r3, #0
 8000edc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim23, &sMasterConfig) != HAL_OK)
 8000ee2:	1d3b      	adds	r3, r7, #4
 8000ee4:	4619      	mov	r1, r3
 8000ee6:	4806      	ldr	r0, [pc, #24]	; (8000f00 <MX_TIM23_Init+0x98>)
 8000ee8:	f005 fb22 	bl	8006530 <HAL_TIMEx_MasterConfigSynchronization>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d001      	beq.n	8000ef6 <MX_TIM23_Init+0x8e>
  {
    Error_Handler();
 8000ef2:	f000 fbcb 	bl	800168c <Error_Handler>
  }
  /* USER CODE BEGIN TIM23_Init 2 */

  /* USER CODE END TIM23_Init 2 */

}
 8000ef6:	bf00      	nop
 8000ef8:	3720      	adds	r7, #32
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	24000318 	.word	0x24000318
 8000f04:	4000e000 	.word	0x4000e000

08000f08 <MX_TIM24_Init>:
  * @brief TIM24 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM24_Init(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b088      	sub	sp, #32
 8000f0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM24_Init 0 */

  /* USER CODE END TIM24_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f0e:	f107 0310 	add.w	r3, r7, #16
 8000f12:	2200      	movs	r2, #0
 8000f14:	601a      	str	r2, [r3, #0]
 8000f16:	605a      	str	r2, [r3, #4]
 8000f18:	609a      	str	r2, [r3, #8]
 8000f1a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f1c:	1d3b      	adds	r3, r7, #4
 8000f1e:	2200      	movs	r2, #0
 8000f20:	601a      	str	r2, [r3, #0]
 8000f22:	605a      	str	r2, [r3, #4]
 8000f24:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM24_Init 1 */

  /* USER CODE END TIM24_Init 1 */
  htim24.Instance = TIM24;
 8000f26:	4b1d      	ldr	r3, [pc, #116]	; (8000f9c <MX_TIM24_Init+0x94>)
 8000f28:	4a1d      	ldr	r2, [pc, #116]	; (8000fa0 <MX_TIM24_Init+0x98>)
 8000f2a:	601a      	str	r2, [r3, #0]
  htim24.Init.Prescaler = 65530;
 8000f2c:	4b1b      	ldr	r3, [pc, #108]	; (8000f9c <MX_TIM24_Init+0x94>)
 8000f2e:	f64f 72fa 	movw	r2, #65530	; 0xfffa
 8000f32:	605a      	str	r2, [r3, #4]
  htim24.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f34:	4b19      	ldr	r3, [pc, #100]	; (8000f9c <MX_TIM24_Init+0x94>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	609a      	str	r2, [r3, #8]
  htim24.Init.Period = 14;
 8000f3a:	4b18      	ldr	r3, [pc, #96]	; (8000f9c <MX_TIM24_Init+0x94>)
 8000f3c:	220e      	movs	r2, #14
 8000f3e:	60da      	str	r2, [r3, #12]
  htim24.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f40:	4b16      	ldr	r3, [pc, #88]	; (8000f9c <MX_TIM24_Init+0x94>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	611a      	str	r2, [r3, #16]
  htim24.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f46:	4b15      	ldr	r3, [pc, #84]	; (8000f9c <MX_TIM24_Init+0x94>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim24) != HAL_OK)
 8000f4c:	4813      	ldr	r0, [pc, #76]	; (8000f9c <MX_TIM24_Init+0x94>)
 8000f4e:	f003 fc85 	bl	800485c <HAL_TIM_Base_Init>
 8000f52:	4603      	mov	r3, r0
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d001      	beq.n	8000f5c <MX_TIM24_Init+0x54>
  {
    Error_Handler();
 8000f58:	f000 fb98 	bl	800168c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f5c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f60:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim24, &sClockSourceConfig) != HAL_OK)
 8000f62:	f107 0310 	add.w	r3, r7, #16
 8000f66:	4619      	mov	r1, r3
 8000f68:	480c      	ldr	r0, [pc, #48]	; (8000f9c <MX_TIM24_Init+0x94>)
 8000f6a:	f004 fc4b 	bl	8005804 <HAL_TIM_ConfigClockSource>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d001      	beq.n	8000f78 <MX_TIM24_Init+0x70>
  {
    Error_Handler();
 8000f74:	f000 fb8a 	bl	800168c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim24, &sMasterConfig) != HAL_OK)
 8000f80:	1d3b      	adds	r3, r7, #4
 8000f82:	4619      	mov	r1, r3
 8000f84:	4805      	ldr	r0, [pc, #20]	; (8000f9c <MX_TIM24_Init+0x94>)
 8000f86:	f005 fad3 	bl	8006530 <HAL_TIMEx_MasterConfigSynchronization>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d001      	beq.n	8000f94 <MX_TIM24_Init+0x8c>
  {
    Error_Handler();
 8000f90:	f000 fb7c 	bl	800168c <Error_Handler>
  }
  /* USER CODE BEGIN TIM24_Init 2 */

  /* USER CODE END TIM24_Init 2 */

}
 8000f94:	bf00      	nop
 8000f96:	3720      	adds	r7, #32
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	240000a4 	.word	0x240000a4
 8000fa0:	4000e400 	.word	0x4000e400

08000fa4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000fa8:	4b22      	ldr	r3, [pc, #136]	; (8001034 <MX_USART3_UART_Init+0x90>)
 8000faa:	4a23      	ldr	r2, [pc, #140]	; (8001038 <MX_USART3_UART_Init+0x94>)
 8000fac:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000fae:	4b21      	ldr	r3, [pc, #132]	; (8001034 <MX_USART3_UART_Init+0x90>)
 8000fb0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000fb4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000fb6:	4b1f      	ldr	r3, [pc, #124]	; (8001034 <MX_USART3_UART_Init+0x90>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000fbc:	4b1d      	ldr	r3, [pc, #116]	; (8001034 <MX_USART3_UART_Init+0x90>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000fc2:	4b1c      	ldr	r3, [pc, #112]	; (8001034 <MX_USART3_UART_Init+0x90>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000fc8:	4b1a      	ldr	r3, [pc, #104]	; (8001034 <MX_USART3_UART_Init+0x90>)
 8000fca:	220c      	movs	r2, #12
 8000fcc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000fce:	4b19      	ldr	r3, [pc, #100]	; (8001034 <MX_USART3_UART_Init+0x90>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000fd4:	4b17      	ldr	r3, [pc, #92]	; (8001034 <MX_USART3_UART_Init+0x90>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000fda:	4b16      	ldr	r3, [pc, #88]	; (8001034 <MX_USART3_UART_Init+0x90>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000fe0:	4b14      	ldr	r3, [pc, #80]	; (8001034 <MX_USART3_UART_Init+0x90>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000fe6:	4b13      	ldr	r3, [pc, #76]	; (8001034 <MX_USART3_UART_Init+0x90>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000fec:	4811      	ldr	r0, [pc, #68]	; (8001034 <MX_USART3_UART_Init+0x90>)
 8000fee:	f005 fb59 	bl	80066a4 <HAL_UART_Init>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000ff8:	f000 fb48 	bl	800168c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ffc:	2100      	movs	r1, #0
 8000ffe:	480d      	ldr	r0, [pc, #52]	; (8001034 <MX_USART3_UART_Init+0x90>)
 8001000:	f006 fbec 	bl	80077dc <HAL_UARTEx_SetTxFifoThreshold>
 8001004:	4603      	mov	r3, r0
 8001006:	2b00      	cmp	r3, #0
 8001008:	d001      	beq.n	800100e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800100a:	f000 fb3f 	bl	800168c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800100e:	2100      	movs	r1, #0
 8001010:	4808      	ldr	r0, [pc, #32]	; (8001034 <MX_USART3_UART_Init+0x90>)
 8001012:	f006 fc21 	bl	8007858 <HAL_UARTEx_SetRxFifoThreshold>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d001      	beq.n	8001020 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 800101c:	f000 fb36 	bl	800168c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001020:	4804      	ldr	r0, [pc, #16]	; (8001034 <MX_USART3_UART_Init+0x90>)
 8001022:	f006 fba2 	bl	800776a <HAL_UARTEx_DisableFifoMode>
 8001026:	4603      	mov	r3, r0
 8001028:	2b00      	cmp	r3, #0
 800102a:	d001      	beq.n	8001030 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 800102c:	f000 fb2e 	bl	800168c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001030:	bf00      	nop
 8001032:	bd80      	pop	{r7, pc}
 8001034:	24000188 	.word	0x24000188
 8001038:	40004800 	.word	0x40004800

0800103c <MX_USB_OTG_HS_USB_Init>:
  * @brief USB_OTG_HS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_HS_USB_Init(void)
{
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_HS_Init 1 */
  /* USER CODE BEGIN USB_OTG_HS_Init 2 */

  /* USER CODE END USB_OTG_HS_Init 2 */

}
 8001040:	bf00      	nop
 8001042:	46bd      	mov	sp, r7
 8001044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001048:	4770      	bx	lr
	...

0800104c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b08c      	sub	sp, #48	; 0x30
 8001050:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001052:	f107 031c 	add.w	r3, r7, #28
 8001056:	2200      	movs	r2, #0
 8001058:	601a      	str	r2, [r3, #0]
 800105a:	605a      	str	r2, [r3, #4]
 800105c:	609a      	str	r2, [r3, #8]
 800105e:	60da      	str	r2, [r3, #12]
 8001060:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001062:	4ba6      	ldr	r3, [pc, #664]	; (80012fc <MX_GPIO_Init+0x2b0>)
 8001064:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001068:	4aa4      	ldr	r2, [pc, #656]	; (80012fc <MX_GPIO_Init+0x2b0>)
 800106a:	f043 0304 	orr.w	r3, r3, #4
 800106e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001072:	4ba2      	ldr	r3, [pc, #648]	; (80012fc <MX_GPIO_Init+0x2b0>)
 8001074:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001078:	f003 0304 	and.w	r3, r3, #4
 800107c:	61bb      	str	r3, [r7, #24]
 800107e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001080:	4b9e      	ldr	r3, [pc, #632]	; (80012fc <MX_GPIO_Init+0x2b0>)
 8001082:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001086:	4a9d      	ldr	r2, [pc, #628]	; (80012fc <MX_GPIO_Init+0x2b0>)
 8001088:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800108c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001090:	4b9a      	ldr	r3, [pc, #616]	; (80012fc <MX_GPIO_Init+0x2b0>)
 8001092:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001096:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800109a:	617b      	str	r3, [r7, #20]
 800109c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800109e:	4b97      	ldr	r3, [pc, #604]	; (80012fc <MX_GPIO_Init+0x2b0>)
 80010a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80010a4:	4a95      	ldr	r2, [pc, #596]	; (80012fc <MX_GPIO_Init+0x2b0>)
 80010a6:	f043 0301 	orr.w	r3, r3, #1
 80010aa:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80010ae:	4b93      	ldr	r3, [pc, #588]	; (80012fc <MX_GPIO_Init+0x2b0>)
 80010b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80010b4:	f003 0301 	and.w	r3, r3, #1
 80010b8:	613b      	str	r3, [r7, #16]
 80010ba:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010bc:	4b8f      	ldr	r3, [pc, #572]	; (80012fc <MX_GPIO_Init+0x2b0>)
 80010be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80010c2:	4a8e      	ldr	r2, [pc, #568]	; (80012fc <MX_GPIO_Init+0x2b0>)
 80010c4:	f043 0302 	orr.w	r3, r3, #2
 80010c8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80010cc:	4b8b      	ldr	r3, [pc, #556]	; (80012fc <MX_GPIO_Init+0x2b0>)
 80010ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80010d2:	f003 0302 	and.w	r3, r3, #2
 80010d6:	60fb      	str	r3, [r7, #12]
 80010d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80010da:	4b88      	ldr	r3, [pc, #544]	; (80012fc <MX_GPIO_Init+0x2b0>)
 80010dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80010e0:	4a86      	ldr	r2, [pc, #536]	; (80012fc <MX_GPIO_Init+0x2b0>)
 80010e2:	f043 0308 	orr.w	r3, r3, #8
 80010e6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80010ea:	4b84      	ldr	r3, [pc, #528]	; (80012fc <MX_GPIO_Init+0x2b0>)
 80010ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80010f0:	f003 0308 	and.w	r3, r3, #8
 80010f4:	60bb      	str	r3, [r7, #8]
 80010f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80010f8:	4b80      	ldr	r3, [pc, #512]	; (80012fc <MX_GPIO_Init+0x2b0>)
 80010fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80010fe:	4a7f      	ldr	r2, [pc, #508]	; (80012fc <MX_GPIO_Init+0x2b0>)
 8001100:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001104:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001108:	4b7c      	ldr	r3, [pc, #496]	; (80012fc <MX_GPIO_Init+0x2b0>)
 800110a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800110e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001112:	607b      	str	r3, [r7, #4]
 8001114:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001116:	4b79      	ldr	r3, [pc, #484]	; (80012fc <MX_GPIO_Init+0x2b0>)
 8001118:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800111c:	4a77      	ldr	r2, [pc, #476]	; (80012fc <MX_GPIO_Init+0x2b0>)
 800111e:	f043 0310 	orr.w	r3, r3, #16
 8001122:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001126:	4b75      	ldr	r3, [pc, #468]	; (80012fc <MX_GPIO_Init+0x2b0>)
 8001128:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800112c:	f003 0310 	and.w	r3, r3, #16
 8001130:	603b      	str	r3, [r7, #0]
 8001132:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, C0_Pin|C2_Pin, GPIO_PIN_RESET);
 8001134:	2200      	movs	r2, #0
 8001136:	2105      	movs	r1, #5
 8001138:	4871      	ldr	r0, [pc, #452]	; (8001300 <MX_GPIO_Init+0x2b4>)
 800113a:	f001 f8c3 	bl	80022c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 800113e:	2200      	movs	r2, #0
 8001140:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001144:	486f      	ldr	r0, [pc, #444]	; (8001304 <MX_GPIO_Init+0x2b8>)
 8001146:	f001 f8bd 	bl	80022c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_FS_PWR_EN_GPIO_Port, USB_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 800114a:	2200      	movs	r2, #0
 800114c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001150:	486d      	ldr	r0, [pc, #436]	; (8001308 <MX_GPIO_Init+0x2bc>)
 8001152:	f001 f8b7 	bl	80022c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin, GPIO_PIN_RESET);
 8001156:	2200      	movs	r2, #0
 8001158:	2102      	movs	r1, #2
 800115a:	486c      	ldr	r0, [pc, #432]	; (800130c <MX_GPIO_Init+0x2c0>)
 800115c:	f001 f8b2 	bl	80022c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : C13_Pin */
  GPIO_InitStruct.Pin = C13_Pin;
 8001160:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001164:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001166:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800116a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116c:	2300      	movs	r3, #0
 800116e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(C13_GPIO_Port, &GPIO_InitStruct);
 8001170:	f107 031c 	add.w	r3, r7, #28
 8001174:	4619      	mov	r1, r3
 8001176:	4862      	ldr	r0, [pc, #392]	; (8001300 <MX_GPIO_Init+0x2b4>)
 8001178:	f000 fefc 	bl	8001f74 <HAL_GPIO_Init>

  /*Configure GPIO pins : C0_Pin C2_Pin */
  GPIO_InitStruct.Pin = C0_Pin|C2_Pin;
 800117c:	2305      	movs	r3, #5
 800117e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001180:	2301      	movs	r3, #1
 8001182:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001184:	2300      	movs	r3, #0
 8001186:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001188:	2300      	movs	r3, #0
 800118a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800118c:	f107 031c 	add.w	r3, r7, #28
 8001190:	4619      	mov	r1, r3
 8001192:	485b      	ldr	r0, [pc, #364]	; (8001300 <MX_GPIO_Init+0x2b4>)
 8001194:	f000 feee 	bl	8001f74 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001198:	2332      	movs	r3, #50	; 0x32
 800119a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800119c:	2302      	movs	r3, #2
 800119e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a0:	2300      	movs	r3, #0
 80011a2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011a4:	2300      	movs	r3, #0
 80011a6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80011a8:	230b      	movs	r3, #11
 80011aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011ac:	f107 031c 	add.w	r3, r7, #28
 80011b0:	4619      	mov	r1, r3
 80011b2:	4853      	ldr	r0, [pc, #332]	; (8001300 <MX_GPIO_Init+0x2b4>)
 80011b4:	f000 fede 	bl	8001f74 <HAL_GPIO_Init>

  /*Configure GPIO pin : C3_Pin */
  GPIO_InitStruct.Pin = C3_Pin;
 80011b8:	2308      	movs	r3, #8
 80011ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011bc:	2300      	movs	r3, #0
 80011be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c0:	2300      	movs	r3, #0
 80011c2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(C3_GPIO_Port, &GPIO_InitStruct);
 80011c4:	f107 031c 	add.w	r3, r7, #28
 80011c8:	4619      	mov	r1, r3
 80011ca:	484d      	ldr	r0, [pc, #308]	; (8001300 <MX_GPIO_Init+0x2b4>)
 80011cc:	f000 fed2 	bl	8001f74 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80011d0:	2384      	movs	r3, #132	; 0x84
 80011d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011d4:	2302      	movs	r3, #2
 80011d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d8:	2300      	movs	r3, #0
 80011da:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011dc:	2300      	movs	r3, #0
 80011de:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80011e0:	230b      	movs	r3, #11
 80011e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011e4:	f107 031c 	add.w	r3, r7, #28
 80011e8:	4619      	mov	r1, r3
 80011ea:	4849      	ldr	r0, [pc, #292]	; (8001310 <MX_GPIO_Init+0x2c4>)
 80011ec:	f000 fec2 	bl	8001f74 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80011f0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80011f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011f6:	2302      	movs	r3, #2
 80011f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fa:	2300      	movs	r3, #0
 80011fc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011fe:	2300      	movs	r3, #0
 8001200:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001202:	230b      	movs	r3, #11
 8001204:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001206:	f107 031c 	add.w	r3, r7, #28
 800120a:	4619      	mov	r1, r3
 800120c:	483d      	ldr	r0, [pc, #244]	; (8001304 <MX_GPIO_Init+0x2b8>)
 800120e:	f000 feb1 	bl	8001f74 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_RED_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin;
 8001212:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001216:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001218:	2301      	movs	r3, #1
 800121a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121c:	2300      	movs	r3, #0
 800121e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001220:	2300      	movs	r3, #0
 8001222:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LED_RED_GPIO_Port, &GPIO_InitStruct);
 8001224:	f107 031c 	add.w	r3, r7, #28
 8001228:	4619      	mov	r1, r3
 800122a:	4836      	ldr	r0, [pc, #216]	; (8001304 <MX_GPIO_Init+0x2b8>)
 800122c:	f000 fea2 	bl	8001f74 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_PWR_EN_Pin */
  GPIO_InitStruct.Pin = USB_FS_PWR_EN_Pin;
 8001230:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001234:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001236:	2301      	movs	r3, #1
 8001238:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800123a:	2300      	movs	r3, #0
 800123c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800123e:	2300      	movs	r3, #0
 8001240:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8001242:	f107 031c 	add.w	r3, r7, #28
 8001246:	4619      	mov	r1, r3
 8001248:	482f      	ldr	r0, [pc, #188]	; (8001308 <MX_GPIO_Init+0x2bc>)
 800124a:	f000 fe93 	bl	8001f74 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_FS_OVCR_Pin;
 800124e:	2380      	movs	r3, #128	; 0x80
 8001250:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001252:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001256:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001258:	2300      	movs	r3, #0
 800125a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 800125c:	f107 031c 	add.w	r3, r7, #28
 8001260:	4619      	mov	r1, r3
 8001262:	482c      	ldr	r0, [pc, #176]	; (8001314 <MX_GPIO_Init+0x2c8>)
 8001264:	f000 fe86 	bl	8001f74 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_FS_VBUS_Pin;
 8001268:	f44f 7300 	mov.w	r3, #512	; 0x200
 800126c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800126e:	2300      	movs	r3, #0
 8001270:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001272:	2300      	movs	r3, #0
 8001274:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001276:	f107 031c 	add.w	r3, r7, #28
 800127a:	4619      	mov	r1, r3
 800127c:	4824      	ldr	r0, [pc, #144]	; (8001310 <MX_GPIO_Init+0x2c4>)
 800127e:	f000 fe79 	bl	8001f74 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_ID_Pin */
  GPIO_InitStruct.Pin = USB_FS_ID_Pin;
 8001282:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001286:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001288:	2302      	movs	r3, #2
 800128a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128c:	2300      	movs	r3, #0
 800128e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001290:	2300      	movs	r3, #0
 8001292:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 8001294:	230a      	movs	r3, #10
 8001296:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_FS_ID_GPIO_Port, &GPIO_InitStruct);
 8001298:	f107 031c 	add.w	r3, r7, #28
 800129c:	4619      	mov	r1, r3
 800129e:	481c      	ldr	r0, [pc, #112]	; (8001310 <MX_GPIO_Init+0x2c4>)
 80012a0:	f000 fe68 	bl	8001f74 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80012a4:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80012a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012aa:	2302      	movs	r3, #2
 80012ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ae:	2300      	movs	r3, #0
 80012b0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012b2:	2300      	movs	r3, #0
 80012b4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80012b6:	230b      	movs	r3, #11
 80012b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80012ba:	f107 031c 	add.w	r3, r7, #28
 80012be:	4619      	mov	r1, r3
 80012c0:	4814      	ldr	r0, [pc, #80]	; (8001314 <MX_GPIO_Init+0x2c8>)
 80012c2:	f000 fe57 	bl	8001f74 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_YELLOW_Pin */
  GPIO_InitStruct.Pin = LED_YELLOW_Pin;
 80012c6:	2302      	movs	r3, #2
 80012c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012ca:	2301      	movs	r3, #1
 80012cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ce:	2300      	movs	r3, #0
 80012d0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012d2:	2300      	movs	r3, #0
 80012d4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LED_YELLOW_GPIO_Port, &GPIO_InitStruct);
 80012d6:	f107 031c 	add.w	r3, r7, #28
 80012da:	4619      	mov	r1, r3
 80012dc:	480b      	ldr	r0, [pc, #44]	; (800130c <MX_GPIO_Init+0x2c0>)
 80012de:	f000 fe49 	bl	8001f74 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80012e2:	2200      	movs	r2, #0
 80012e4:	2100      	movs	r1, #0
 80012e6:	2028      	movs	r0, #40	; 0x28
 80012e8:	f000 fe0f 	bl	8001f0a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80012ec:	2028      	movs	r0, #40	; 0x28
 80012ee:	f000 fe26 	bl	8001f3e <HAL_NVIC_EnableIRQ>

}
 80012f2:	bf00      	nop
 80012f4:	3730      	adds	r7, #48	; 0x30
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	58024400 	.word	0x58024400
 8001300:	58020800 	.word	0x58020800
 8001304:	58020400 	.word	0x58020400
 8001308:	58020c00 	.word	0x58020c00
 800130c:	58021000 	.word	0x58021000
 8001310:	58020000 	.word	0x58020000
 8001314:	58021800 	.word	0x58021800

08001318 <HAL_TIM_PeriodElapsedCallback>:
int diff_err_pos;



void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{ if ( htim == &htim2)
 8001318:	b580      	push	{r7, lr}
 800131a:	b082      	sub	sp, #8
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	4ab7      	ldr	r2, [pc, #732]	; (8001600 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8001324:	4293      	cmp	r3, r2
 8001326:	f040 80b0 	bne.w	800148a <HAL_TIM_PeriodElapsedCallback+0x172>
  {
	v_flt = (1/((1/taux) +100))*((1/taux)*(speed + past_speed) - ((1/taux) - 100)*v_flt_past);
 800132a:	4bb6      	ldr	r3, [pc, #728]	; (8001604 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 800132c:	ed93 7a00 	vldr	s14, [r3]
 8001330:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001334:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001338:	ed9f 7ab3 	vldr	s14, [pc, #716]	; 8001608 <HAL_TIM_PeriodElapsedCallback+0x2f0>
 800133c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001340:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001344:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001348:	4bae      	ldr	r3, [pc, #696]	; (8001604 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 800134a:	edd3 7a00 	vldr	s15, [r3]
 800134e:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8001352:	eec6 6a27 	vdiv.f32	s13, s12, s15
 8001356:	4bad      	ldr	r3, [pc, #692]	; (800160c <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8001358:	ed93 6a00 	vldr	s12, [r3]
 800135c:	4bac      	ldr	r3, [pc, #688]	; (8001610 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 800135e:	edd3 7a00 	vldr	s15, [r3]
 8001362:	ee76 7a27 	vadd.f32	s15, s12, s15
 8001366:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800136a:	4ba6      	ldr	r3, [pc, #664]	; (8001604 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 800136c:	ed93 6a00 	vldr	s12, [r3]
 8001370:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8001374:	eec5 7a86 	vdiv.f32	s15, s11, s12
 8001378:	ed9f 6aa3 	vldr	s12, [pc, #652]	; 8001608 <HAL_TIM_PeriodElapsedCallback+0x2f0>
 800137c:	ee37 6ac6 	vsub.f32	s12, s15, s12
 8001380:	4ba4      	ldr	r3, [pc, #656]	; (8001614 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8001382:	edd3 7a00 	vldr	s15, [r3]
 8001386:	ee66 7a27 	vmul.f32	s15, s12, s15
 800138a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800138e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001392:	4ba1      	ldr	r3, [pc, #644]	; (8001618 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8001394:	edc3 7a00 	vstr	s15, [r3]
	v_flt_past = v_flt;
 8001398:	4b9f      	ldr	r3, [pc, #636]	; (8001618 <HAL_TIM_PeriodElapsedCallback+0x300>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	4a9d      	ldr	r2, [pc, #628]	; (8001614 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 800139e:	6013      	str	r3, [r2, #0]
	past_speed = speed;
 80013a0:	4b9a      	ldr	r3, [pc, #616]	; (800160c <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	4a9a      	ldr	r2, [pc, #616]	; (8001610 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 80013a6:	6013      	str	r3, [r2, #0]

	err = speed_d - speed;
 80013a8:	4b9c      	ldr	r3, [pc, #624]	; (800161c <HAL_TIM_PeriodElapsedCallback+0x304>)
 80013aa:	ed93 7a00 	vldr	s14, [r3]
 80013ae:	4b97      	ldr	r3, [pc, #604]	; (800160c <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 80013b0:	edd3 7a00 	vldr	s15, [r3]
 80013b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013b8:	4b99      	ldr	r3, [pc, #612]	; (8001620 <HAL_TIM_PeriodElapsedCallback+0x308>)
 80013ba:	edc3 7a00 	vstr	s15, [r3]
	sum_err += err;
 80013be:	4b99      	ldr	r3, [pc, #612]	; (8001624 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 80013c0:	ed93 7a00 	vldr	s14, [r3]
 80013c4:	4b96      	ldr	r3, [pc, #600]	; (8001620 <HAL_TIM_PeriodElapsedCallback+0x308>)
 80013c6:	edd3 7a00 	vldr	s15, [r3]
 80013ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013ce:	4b95      	ldr	r3, [pc, #596]	; (8001624 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 80013d0:	edc3 7a00 	vstr	s15, [r3]
	diff_err = err - err_past;
 80013d4:	4b92      	ldr	r3, [pc, #584]	; (8001620 <HAL_TIM_PeriodElapsedCallback+0x308>)
 80013d6:	ed93 7a00 	vldr	s14, [r3]
 80013da:	4b93      	ldr	r3, [pc, #588]	; (8001628 <HAL_TIM_PeriodElapsedCallback+0x310>)
 80013dc:	edd3 7a00 	vldr	s15, [r3]
 80013e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013e4:	4b91      	ldr	r3, [pc, #580]	; (800162c <HAL_TIM_PeriodElapsedCallback+0x314>)
 80013e6:	edc3 7a00 	vstr	s15, [r3]
	err_past = err;
 80013ea:	4b8d      	ldr	r3, [pc, #564]	; (8001620 <HAL_TIM_PeriodElapsedCallback+0x308>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	4a8e      	ldr	r2, [pc, #568]	; (8001628 <HAL_TIM_PeriodElapsedCallback+0x310>)
 80013f0:	6013      	str	r3, [r2, #0]
	DutyC = Kp*err + Ki*sum_err + Kd*diff_err;
 80013f2:	4b8f      	ldr	r3, [pc, #572]	; (8001630 <HAL_TIM_PeriodElapsedCallback+0x318>)
 80013f4:	ed93 7a00 	vldr	s14, [r3]
 80013f8:	4b89      	ldr	r3, [pc, #548]	; (8001620 <HAL_TIM_PeriodElapsedCallback+0x308>)
 80013fa:	edd3 7a00 	vldr	s15, [r3]
 80013fe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001402:	4b8c      	ldr	r3, [pc, #560]	; (8001634 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 8001404:	edd3 6a00 	vldr	s13, [r3]
 8001408:	4b86      	ldr	r3, [pc, #536]	; (8001624 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 800140a:	edd3 7a00 	vldr	s15, [r3]
 800140e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001412:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001416:	4b88      	ldr	r3, [pc, #544]	; (8001638 <HAL_TIM_PeriodElapsedCallback+0x320>)
 8001418:	edd3 6a00 	vldr	s13, [r3]
 800141c:	4b83      	ldr	r3, [pc, #524]	; (800162c <HAL_TIM_PeriodElapsedCallback+0x314>)
 800141e:	edd3 7a00 	vldr	s15, [r3]
 8001422:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001426:	ee77 7a27 	vadd.f32	s15, s14, s15
 800142a:	4b84      	ldr	r3, [pc, #528]	; (800163c <HAL_TIM_PeriodElapsedCallback+0x324>)
 800142c:	edc3 7a00 	vstr	s15, [r3]

	if (DutyC > 100)
 8001430:	4b82      	ldr	r3, [pc, #520]	; (800163c <HAL_TIM_PeriodElapsedCallback+0x324>)
 8001432:	edd3 7a00 	vldr	s15, [r3]
 8001436:	ed9f 7a74 	vldr	s14, [pc, #464]	; 8001608 <HAL_TIM_PeriodElapsedCallback+0x2f0>
 800143a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800143e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001442:	dd03      	ble.n	800144c <HAL_TIM_PeriodElapsedCallback+0x134>
						{ DutyC = 100 ; }
 8001444:	4b7d      	ldr	r3, [pc, #500]	; (800163c <HAL_TIM_PeriodElapsedCallback+0x324>)
 8001446:	4a7e      	ldr	r2, [pc, #504]	; (8001640 <HAL_TIM_PeriodElapsedCallback+0x328>)
 8001448:	601a      	str	r2, [r3, #0]
 800144a:	e00b      	b.n	8001464 <HAL_TIM_PeriodElapsedCallback+0x14c>
	else if ( DutyC < 0)
 800144c:	4b7b      	ldr	r3, [pc, #492]	; (800163c <HAL_TIM_PeriodElapsedCallback+0x324>)
 800144e:	edd3 7a00 	vldr	s15, [r3]
 8001452:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001456:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800145a:	d503      	bpl.n	8001464 <HAL_TIM_PeriodElapsedCallback+0x14c>
						{ DutyC = 0 ;}
 800145c:	4b77      	ldr	r3, [pc, #476]	; (800163c <HAL_TIM_PeriodElapsedCallback+0x324>)
 800145e:	f04f 0200 	mov.w	r2, #0
 8001462:	601a      	str	r2, [r3, #0]

	ccr_reg = (int) ( DutyC * (13107/20) ) ;
 8001464:	4b75      	ldr	r3, [pc, #468]	; (800163c <HAL_TIM_PeriodElapsedCallback+0x324>)
 8001466:	edd3 7a00 	vldr	s15, [r3]
 800146a:	ed9f 7a76 	vldr	s14, [pc, #472]	; 8001644 <HAL_TIM_PeriodElapsedCallback+0x32c>
 800146e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001472:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001476:	ee17 2a90 	vmov	r2, s15
 800147a:	4b73      	ldr	r3, [pc, #460]	; (8001648 <HAL_TIM_PeriodElapsedCallback+0x330>)
 800147c:	601a      	str	r2, [r3, #0]
	__HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_4, ccr_reg);
 800147e:	4b72      	ldr	r3, [pc, #456]	; (8001648 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001480:	681a      	ldr	r2, [r3, #0]
 8001482:	4b72      	ldr	r3, [pc, #456]	; (800164c <HAL_TIM_PeriodElapsedCallback+0x334>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	641a      	str	r2, [r3, #64]	; 0x40
{
	ref = (TIM3->CR1) & (1U << 4);
}


}
 8001488:	e0b1      	b.n	80015ee <HAL_TIM_PeriodElapsedCallback+0x2d6>
else if ( htim == &htim23)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	4a70      	ldr	r2, [pc, #448]	; (8001650 <HAL_TIM_PeriodElapsedCallback+0x338>)
 800148e:	4293      	cmp	r3, r2
 8001490:	f040 809e 	bne.w	80015d0 <HAL_TIM_PeriodElapsedCallback+0x2b8>
	err_pos = pulses_d - Pulses;
 8001494:	4b6f      	ldr	r3, [pc, #444]	; (8001654 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 8001496:	681a      	ldr	r2, [r3, #0]
 8001498:	4b6f      	ldr	r3, [pc, #444]	; (8001658 <HAL_TIM_PeriodElapsedCallback+0x340>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	1ad3      	subs	r3, r2, r3
 800149e:	4a6f      	ldr	r2, [pc, #444]	; (800165c <HAL_TIM_PeriodElapsedCallback+0x344>)
 80014a0:	6013      	str	r3, [r2, #0]
	sum_err_pos += err_pos;
 80014a2:	4b6f      	ldr	r3, [pc, #444]	; (8001660 <HAL_TIM_PeriodElapsedCallback+0x348>)
 80014a4:	681a      	ldr	r2, [r3, #0]
 80014a6:	4b6d      	ldr	r3, [pc, #436]	; (800165c <HAL_TIM_PeriodElapsedCallback+0x344>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	4413      	add	r3, r2
 80014ac:	4a6c      	ldr	r2, [pc, #432]	; (8001660 <HAL_TIM_PeriodElapsedCallback+0x348>)
 80014ae:	6013      	str	r3, [r2, #0]
	diff_err_pos = err_pos - err_past_pos;
 80014b0:	4b6a      	ldr	r3, [pc, #424]	; (800165c <HAL_TIM_PeriodElapsedCallback+0x344>)
 80014b2:	681a      	ldr	r2, [r3, #0]
 80014b4:	4b6b      	ldr	r3, [pc, #428]	; (8001664 <HAL_TIM_PeriodElapsedCallback+0x34c>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	1ad3      	subs	r3, r2, r3
 80014ba:	4a6b      	ldr	r2, [pc, #428]	; (8001668 <HAL_TIM_PeriodElapsedCallback+0x350>)
 80014bc:	6013      	str	r3, [r2, #0]
	err_past_pos = err_pos;
 80014be:	4b67      	ldr	r3, [pc, #412]	; (800165c <HAL_TIM_PeriodElapsedCallback+0x344>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	4a68      	ldr	r2, [pc, #416]	; (8001664 <HAL_TIM_PeriodElapsedCallback+0x34c>)
 80014c4:	6013      	str	r3, [r2, #0]
	DutyC = Kp1*err_pos + Ki1*sum_err_pos + Kd1*diff_err_pos;
 80014c6:	4b65      	ldr	r3, [pc, #404]	; (800165c <HAL_TIM_PeriodElapsedCallback+0x344>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	ee07 3a90 	vmov	s15, r3
 80014ce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014d2:	4b66      	ldr	r3, [pc, #408]	; (800166c <HAL_TIM_PeriodElapsedCallback+0x354>)
 80014d4:	edd3 7a00 	vldr	s15, [r3]
 80014d8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014dc:	4b60      	ldr	r3, [pc, #384]	; (8001660 <HAL_TIM_PeriodElapsedCallback+0x348>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	ee07 3a90 	vmov	s15, r3
 80014e4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80014e8:	4b61      	ldr	r3, [pc, #388]	; (8001670 <HAL_TIM_PeriodElapsedCallback+0x358>)
 80014ea:	edd3 7a00 	vldr	s15, [r3]
 80014ee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014f2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80014f6:	4b5c      	ldr	r3, [pc, #368]	; (8001668 <HAL_TIM_PeriodElapsedCallback+0x350>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	ee07 3a90 	vmov	s15, r3
 80014fe:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001502:	4b5c      	ldr	r3, [pc, #368]	; (8001674 <HAL_TIM_PeriodElapsedCallback+0x35c>)
 8001504:	edd3 7a00 	vldr	s15, [r3]
 8001508:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800150c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001510:	4b4a      	ldr	r3, [pc, #296]	; (800163c <HAL_TIM_PeriodElapsedCallback+0x324>)
 8001512:	edc3 7a00 	vstr	s15, [r3]
	if (DutyC >= 0)
 8001516:	4b49      	ldr	r3, [pc, #292]	; (800163c <HAL_TIM_PeriodElapsedCallback+0x324>)
 8001518:	edd3 7a00 	vldr	s15, [r3]
 800151c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001520:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001524:	db17      	blt.n	8001556 <HAL_TIM_PeriodElapsedCallback+0x23e>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,GPIO_PIN_RESET);
 8001526:	2200      	movs	r2, #0
 8001528:	2101      	movs	r1, #1
 800152a:	4853      	ldr	r0, [pc, #332]	; (8001678 <HAL_TIM_PeriodElapsedCallback+0x360>)
 800152c:	f000 feca 	bl	80022c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_2,GPIO_PIN_SET);
 8001530:	2201      	movs	r2, #1
 8001532:	2104      	movs	r1, #4
 8001534:	4850      	ldr	r0, [pc, #320]	; (8001678 <HAL_TIM_PeriodElapsedCallback+0x360>)
 8001536:	f000 fec5 	bl	80022c4 <HAL_GPIO_WritePin>
		if (DutyC > 100 )
 800153a:	4b40      	ldr	r3, [pc, #256]	; (800163c <HAL_TIM_PeriodElapsedCallback+0x324>)
 800153c:	edd3 7a00 	vldr	s15, [r3]
 8001540:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8001608 <HAL_TIM_PeriodElapsedCallback+0x2f0>
 8001544:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001548:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800154c:	dd2b      	ble.n	80015a6 <HAL_TIM_PeriodElapsedCallback+0x28e>
			DutyC = 100;
 800154e:	4b3b      	ldr	r3, [pc, #236]	; (800163c <HAL_TIM_PeriodElapsedCallback+0x324>)
 8001550:	4a3b      	ldr	r2, [pc, #236]	; (8001640 <HAL_TIM_PeriodElapsedCallback+0x328>)
 8001552:	601a      	str	r2, [r3, #0]
 8001554:	e027      	b.n	80015a6 <HAL_TIM_PeriodElapsedCallback+0x28e>
	else if ( DutyC < 0)
 8001556:	4b39      	ldr	r3, [pc, #228]	; (800163c <HAL_TIM_PeriodElapsedCallback+0x324>)
 8001558:	edd3 7a00 	vldr	s15, [r3]
 800155c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001560:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001564:	d51f      	bpl.n	80015a6 <HAL_TIM_PeriodElapsedCallback+0x28e>
	{	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,GPIO_PIN_SET);
 8001566:	2201      	movs	r2, #1
 8001568:	2101      	movs	r1, #1
 800156a:	4843      	ldr	r0, [pc, #268]	; (8001678 <HAL_TIM_PeriodElapsedCallback+0x360>)
 800156c:	f000 feaa 	bl	80022c4 <HAL_GPIO_WritePin>
	  	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_2,GPIO_PIN_RESET);
 8001570:	2200      	movs	r2, #0
 8001572:	2104      	movs	r1, #4
 8001574:	4840      	ldr	r0, [pc, #256]	; (8001678 <HAL_TIM_PeriodElapsedCallback+0x360>)
 8001576:	f000 fea5 	bl	80022c4 <HAL_GPIO_WritePin>
		if (DutyC > -100)
 800157a:	4b30      	ldr	r3, [pc, #192]	; (800163c <HAL_TIM_PeriodElapsedCallback+0x324>)
 800157c:	edd3 7a00 	vldr	s15, [r3]
 8001580:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 800167c <HAL_TIM_PeriodElapsedCallback+0x364>
 8001584:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001588:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800158c:	dd08      	ble.n	80015a0 <HAL_TIM_PeriodElapsedCallback+0x288>
			DutyC = - DutyC;
 800158e:	4b2b      	ldr	r3, [pc, #172]	; (800163c <HAL_TIM_PeriodElapsedCallback+0x324>)
 8001590:	edd3 7a00 	vldr	s15, [r3]
 8001594:	eef1 7a67 	vneg.f32	s15, s15
 8001598:	4b28      	ldr	r3, [pc, #160]	; (800163c <HAL_TIM_PeriodElapsedCallback+0x324>)
 800159a:	edc3 7a00 	vstr	s15, [r3]
 800159e:	e002      	b.n	80015a6 <HAL_TIM_PeriodElapsedCallback+0x28e>
			DutyC = 100;
 80015a0:	4b26      	ldr	r3, [pc, #152]	; (800163c <HAL_TIM_PeriodElapsedCallback+0x324>)
 80015a2:	4a27      	ldr	r2, [pc, #156]	; (8001640 <HAL_TIM_PeriodElapsedCallback+0x328>)
 80015a4:	601a      	str	r2, [r3, #0]
		ccr_reg = (int) ( DutyC * 655.34 ) ;
 80015a6:	4b25      	ldr	r3, [pc, #148]	; (800163c <HAL_TIM_PeriodElapsedCallback+0x324>)
 80015a8:	edd3 7a00 	vldr	s15, [r3]
 80015ac:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80015b0:	ed9f 6b11 	vldr	d6, [pc, #68]	; 80015f8 <HAL_TIM_PeriodElapsedCallback+0x2e0>
 80015b4:	ee27 7b06 	vmul.f64	d7, d7, d6
 80015b8:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 80015bc:	ee17 2a90 	vmov	r2, s15
 80015c0:	4b21      	ldr	r3, [pc, #132]	; (8001648 <HAL_TIM_PeriodElapsedCallback+0x330>)
 80015c2:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_4, ccr_reg);
 80015c4:	4b20      	ldr	r3, [pc, #128]	; (8001648 <HAL_TIM_PeriodElapsedCallback+0x330>)
 80015c6:	681a      	ldr	r2, [r3, #0]
 80015c8:	4b20      	ldr	r3, [pc, #128]	; (800164c <HAL_TIM_PeriodElapsedCallback+0x334>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	641a      	str	r2, [r3, #64]	; 0x40
}
 80015ce:	e00e      	b.n	80015ee <HAL_TIM_PeriodElapsedCallback+0x2d6>
else if (htim == &htim24)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	4a2b      	ldr	r2, [pc, #172]	; (8001680 <HAL_TIM_PeriodElapsedCallback+0x368>)
 80015d4:	4293      	cmp	r3, r2
 80015d6:	d10a      	bne.n	80015ee <HAL_TIM_PeriodElapsedCallback+0x2d6>
	ref = (TIM3->CR1) & (1U << 4);
 80015d8:	4b2a      	ldr	r3, [pc, #168]	; (8001684 <HAL_TIM_PeriodElapsedCallback+0x36c>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f003 0310 	and.w	r3, r3, #16
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	bf14      	ite	ne
 80015e4:	2301      	movne	r3, #1
 80015e6:	2300      	moveq	r3, #0
 80015e8:	b2da      	uxtb	r2, r3
 80015ea:	4b27      	ldr	r3, [pc, #156]	; (8001688 <HAL_TIM_PeriodElapsedCallback+0x370>)
 80015ec:	701a      	strb	r2, [r3, #0]
}
 80015ee:	bf00      	nop
 80015f0:	3708      	adds	r7, #8
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	51eb851f 	.word	0x51eb851f
 80015fc:	40847ab8 	.word	0x40847ab8
 8001600:	240002cc 	.word	0x240002cc
 8001604:	24000018 	.word	0x24000018
 8001608:	42c80000 	.word	0x42c80000
 800160c:	2400005c 	.word	0x2400005c
 8001610:	24000084 	.word	0x24000084
 8001614:	24000098 	.word	0x24000098
 8001618:	240002bc 	.word	0x240002bc
 800161c:	24000008 	.word	0x24000008
 8001620:	240002c0 	.word	0x240002c0
 8001624:	24000088 	.word	0x24000088
 8001628:	24000090 	.word	0x24000090
 800162c:	2400008c 	.word	0x2400008c
 8001630:	2400000c 	.word	0x2400000c
 8001634:	24000010 	.word	0x24000010
 8001638:	24000014 	.word	0x24000014
 800163c:	24000094 	.word	0x24000094
 8001640:	42c80000 	.word	0x42c80000
 8001644:	4423c000 	.word	0x4423c000
 8001648:	240002c8 	.word	0x240002c8
 800164c:	2400013c 	.word	0x2400013c
 8001650:	24000318 	.word	0x24000318
 8001654:	2400001c 	.word	0x2400001c
 8001658:	24000060 	.word	0x24000060
 800165c:	240002b4 	.word	0x240002b4
 8001660:	240002c4 	.word	0x240002c4
 8001664:	240000a0 	.word	0x240000a0
 8001668:	240002b8 	.word	0x240002b8
 800166c:	24000020 	.word	0x24000020
 8001670:	2400009c 	.word	0x2400009c
 8001674:	24000024 	.word	0x24000024
 8001678:	58020800 	.word	0x58020800
 800167c:	c2c80000 	.word	0xc2c80000
 8001680:	240000a4 	.word	0x240000a4
 8001684:	40000400 	.word	0x40000400
 8001688:	24000219 	.word	0x24000219

0800168c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800168c:	b480      	push	{r7}
 800168e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001690:	b672      	cpsid	i
}
 8001692:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001694:	e7fe      	b.n	8001694 <Error_Handler+0x8>
	...

08001698 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001698:	b480      	push	{r7}
 800169a:	b083      	sub	sp, #12
 800169c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800169e:	4b0a      	ldr	r3, [pc, #40]	; (80016c8 <HAL_MspInit+0x30>)
 80016a0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80016a4:	4a08      	ldr	r2, [pc, #32]	; (80016c8 <HAL_MspInit+0x30>)
 80016a6:	f043 0302 	orr.w	r3, r3, #2
 80016aa:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80016ae:	4b06      	ldr	r3, [pc, #24]	; (80016c8 <HAL_MspInit+0x30>)
 80016b0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80016b4:	f003 0302 	and.w	r3, r3, #2
 80016b8:	607b      	str	r3, [r7, #4]
 80016ba:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016bc:	bf00      	nop
 80016be:	370c      	adds	r7, #12
 80016c0:	46bd      	mov	sp, r7
 80016c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c6:	4770      	bx	lr
 80016c8:	58024400 	.word	0x58024400

080016cc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b08e      	sub	sp, #56	; 0x38
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016d8:	2200      	movs	r2, #0
 80016da:	601a      	str	r2, [r3, #0]
 80016dc:	605a      	str	r2, [r3, #4]
 80016de:	609a      	str	r2, [r3, #8]
 80016e0:	60da      	str	r2, [r3, #12]
 80016e2:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80016ec:	d117      	bne.n	800171e <HAL_TIM_Base_MspInit+0x52>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80016ee:	4b5a      	ldr	r3, [pc, #360]	; (8001858 <HAL_TIM_Base_MspInit+0x18c>)
 80016f0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80016f4:	4a58      	ldr	r2, [pc, #352]	; (8001858 <HAL_TIM_Base_MspInit+0x18c>)
 80016f6:	f043 0301 	orr.w	r3, r3, #1
 80016fa:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80016fe:	4b56      	ldr	r3, [pc, #344]	; (8001858 <HAL_TIM_Base_MspInit+0x18c>)
 8001700:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001704:	f003 0301 	and.w	r3, r3, #1
 8001708:	623b      	str	r3, [r7, #32]
 800170a:	6a3b      	ldr	r3, [r7, #32]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800170c:	2200      	movs	r2, #0
 800170e:	2100      	movs	r1, #0
 8001710:	201c      	movs	r0, #28
 8001712:	f000 fbfa 	bl	8001f0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001716:	201c      	movs	r0, #28
 8001718:	f000 fc11 	bl	8001f3e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM24_MspInit 1 */

  /* USER CODE END TIM24_MspInit 1 */
  }

}
 800171c:	e097      	b.n	800184e <HAL_TIM_Base_MspInit+0x182>
  else if(htim_base->Instance==TIM4)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4a4e      	ldr	r2, [pc, #312]	; (800185c <HAL_TIM_Base_MspInit+0x190>)
 8001724:	4293      	cmp	r3, r2
 8001726:	d10f      	bne.n	8001748 <HAL_TIM_Base_MspInit+0x7c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001728:	4b4b      	ldr	r3, [pc, #300]	; (8001858 <HAL_TIM_Base_MspInit+0x18c>)
 800172a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800172e:	4a4a      	ldr	r2, [pc, #296]	; (8001858 <HAL_TIM_Base_MspInit+0x18c>)
 8001730:	f043 0304 	orr.w	r3, r3, #4
 8001734:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001738:	4b47      	ldr	r3, [pc, #284]	; (8001858 <HAL_TIM_Base_MspInit+0x18c>)
 800173a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800173e:	f003 0304 	and.w	r3, r3, #4
 8001742:	61fb      	str	r3, [r7, #28]
 8001744:	69fb      	ldr	r3, [r7, #28]
}
 8001746:	e082      	b.n	800184e <HAL_TIM_Base_MspInit+0x182>
  else if(htim_base->Instance==TIM5)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	4a44      	ldr	r2, [pc, #272]	; (8001860 <HAL_TIM_Base_MspInit+0x194>)
 800174e:	4293      	cmp	r3, r2
 8001750:	d10f      	bne.n	8001772 <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001752:	4b41      	ldr	r3, [pc, #260]	; (8001858 <HAL_TIM_Base_MspInit+0x18c>)
 8001754:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001758:	4a3f      	ldr	r2, [pc, #252]	; (8001858 <HAL_TIM_Base_MspInit+0x18c>)
 800175a:	f043 0308 	orr.w	r3, r3, #8
 800175e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001762:	4b3d      	ldr	r3, [pc, #244]	; (8001858 <HAL_TIM_Base_MspInit+0x18c>)
 8001764:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001768:	f003 0308 	and.w	r3, r3, #8
 800176c:	61bb      	str	r3, [r7, #24]
 800176e:	69bb      	ldr	r3, [r7, #24]
}
 8001770:	e06d      	b.n	800184e <HAL_TIM_Base_MspInit+0x182>
  else if(htim_base->Instance==TIM8)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	4a3b      	ldr	r2, [pc, #236]	; (8001864 <HAL_TIM_Base_MspInit+0x198>)
 8001778:	4293      	cmp	r3, r2
 800177a:	d12f      	bne.n	80017dc <HAL_TIM_Base_MspInit+0x110>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800177c:	4b36      	ldr	r3, [pc, #216]	; (8001858 <HAL_TIM_Base_MspInit+0x18c>)
 800177e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001782:	4a35      	ldr	r2, [pc, #212]	; (8001858 <HAL_TIM_Base_MspInit+0x18c>)
 8001784:	f043 0302 	orr.w	r3, r3, #2
 8001788:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800178c:	4b32      	ldr	r3, [pc, #200]	; (8001858 <HAL_TIM_Base_MspInit+0x18c>)
 800178e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001792:	f003 0302 	and.w	r3, r3, #2
 8001796:	617b      	str	r3, [r7, #20]
 8001798:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800179a:	4b2f      	ldr	r3, [pc, #188]	; (8001858 <HAL_TIM_Base_MspInit+0x18c>)
 800179c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80017a0:	4a2d      	ldr	r2, [pc, #180]	; (8001858 <HAL_TIM_Base_MspInit+0x18c>)
 80017a2:	f043 0304 	orr.w	r3, r3, #4
 80017a6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80017aa:	4b2b      	ldr	r3, [pc, #172]	; (8001858 <HAL_TIM_Base_MspInit+0x18c>)
 80017ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80017b0:	f003 0304 	and.w	r3, r3, #4
 80017b4:	613b      	str	r3, [r7, #16]
 80017b6:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80017b8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80017bc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017be:	2302      	movs	r3, #2
 80017c0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c2:	2300      	movs	r3, #0
 80017c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017c6:	2300      	movs	r3, #0
 80017c8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80017ca:	2303      	movs	r3, #3
 80017cc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017d2:	4619      	mov	r1, r3
 80017d4:	4824      	ldr	r0, [pc, #144]	; (8001868 <HAL_TIM_Base_MspInit+0x19c>)
 80017d6:	f000 fbcd 	bl	8001f74 <HAL_GPIO_Init>
}
 80017da:	e038      	b.n	800184e <HAL_TIM_Base_MspInit+0x182>
  else if(htim_base->Instance==TIM23)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4a22      	ldr	r2, [pc, #136]	; (800186c <HAL_TIM_Base_MspInit+0x1a0>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d117      	bne.n	8001816 <HAL_TIM_Base_MspInit+0x14a>
    __HAL_RCC_TIM23_CLK_ENABLE();
 80017e6:	4b1c      	ldr	r3, [pc, #112]	; (8001858 <HAL_TIM_Base_MspInit+0x18c>)
 80017e8:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 80017ec:	4a1a      	ldr	r2, [pc, #104]	; (8001858 <HAL_TIM_Base_MspInit+0x18c>)
 80017ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80017f2:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 80017f6:	4b18      	ldr	r3, [pc, #96]	; (8001858 <HAL_TIM_Base_MspInit+0x18c>)
 80017f8:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 80017fc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001800:	60fb      	str	r3, [r7, #12]
 8001802:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM23_IRQn, 0, 0);
 8001804:	2200      	movs	r2, #0
 8001806:	2100      	movs	r1, #0
 8001808:	20a1      	movs	r0, #161	; 0xa1
 800180a:	f000 fb7e 	bl	8001f0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM23_IRQn);
 800180e:	20a1      	movs	r0, #161	; 0xa1
 8001810:	f000 fb95 	bl	8001f3e <HAL_NVIC_EnableIRQ>
}
 8001814:	e01b      	b.n	800184e <HAL_TIM_Base_MspInit+0x182>
  else if(htim_base->Instance==TIM24)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	4a15      	ldr	r2, [pc, #84]	; (8001870 <HAL_TIM_Base_MspInit+0x1a4>)
 800181c:	4293      	cmp	r3, r2
 800181e:	d116      	bne.n	800184e <HAL_TIM_Base_MspInit+0x182>
    __HAL_RCC_TIM24_CLK_ENABLE();
 8001820:	4b0d      	ldr	r3, [pc, #52]	; (8001858 <HAL_TIM_Base_MspInit+0x18c>)
 8001822:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8001826:	4a0c      	ldr	r2, [pc, #48]	; (8001858 <HAL_TIM_Base_MspInit+0x18c>)
 8001828:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800182c:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 8001830:	4b09      	ldr	r3, [pc, #36]	; (8001858 <HAL_TIM_Base_MspInit+0x18c>)
 8001832:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8001836:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800183a:	60bb      	str	r3, [r7, #8]
 800183c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM24_IRQn, 0, 0);
 800183e:	2200      	movs	r2, #0
 8001840:	2100      	movs	r1, #0
 8001842:	20a2      	movs	r0, #162	; 0xa2
 8001844:	f000 fb61 	bl	8001f0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM24_IRQn);
 8001848:	20a2      	movs	r0, #162	; 0xa2
 800184a:	f000 fb78 	bl	8001f3e <HAL_NVIC_EnableIRQ>
}
 800184e:	bf00      	nop
 8001850:	3738      	adds	r7, #56	; 0x38
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	58024400 	.word	0x58024400
 800185c:	40000800 	.word	0x40000800
 8001860:	40000c00 	.word	0x40000c00
 8001864:	40010400 	.word	0x40010400
 8001868:	58020800 	.word	0x58020800
 800186c:	4000e000 	.word	0x4000e000
 8001870:	4000e400 	.word	0x4000e400

08001874 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b08a      	sub	sp, #40	; 0x28
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800187c:	f107 0314 	add.w	r3, r7, #20
 8001880:	2200      	movs	r2, #0
 8001882:	601a      	str	r2, [r3, #0]
 8001884:	605a      	str	r2, [r3, #4]
 8001886:	609a      	str	r2, [r3, #8]
 8001888:	60da      	str	r2, [r3, #12]
 800188a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a1a      	ldr	r2, [pc, #104]	; (80018fc <HAL_TIM_Encoder_MspInit+0x88>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d12d      	bne.n	80018f2 <HAL_TIM_Encoder_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001896:	4b1a      	ldr	r3, [pc, #104]	; (8001900 <HAL_TIM_Encoder_MspInit+0x8c>)
 8001898:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800189c:	4a18      	ldr	r2, [pc, #96]	; (8001900 <HAL_TIM_Encoder_MspInit+0x8c>)
 800189e:	f043 0302 	orr.w	r3, r3, #2
 80018a2:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80018a6:	4b16      	ldr	r3, [pc, #88]	; (8001900 <HAL_TIM_Encoder_MspInit+0x8c>)
 80018a8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80018ac:	f003 0302 	and.w	r3, r3, #2
 80018b0:	613b      	str	r3, [r7, #16]
 80018b2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018b4:	4b12      	ldr	r3, [pc, #72]	; (8001900 <HAL_TIM_Encoder_MspInit+0x8c>)
 80018b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80018ba:	4a11      	ldr	r2, [pc, #68]	; (8001900 <HAL_TIM_Encoder_MspInit+0x8c>)
 80018bc:	f043 0302 	orr.w	r3, r3, #2
 80018c0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80018c4:	4b0e      	ldr	r3, [pc, #56]	; (8001900 <HAL_TIM_Encoder_MspInit+0x8c>)
 80018c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80018ca:	f003 0302 	and.w	r3, r3, #2
 80018ce:	60fb      	str	r3, [r7, #12]
 80018d0:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB4(NJTRST)     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80018d2:	2330      	movs	r3, #48	; 0x30
 80018d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018d6:	2302      	movs	r3, #2
 80018d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018da:	2300      	movs	r3, #0
 80018dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018de:	2300      	movs	r3, #0
 80018e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80018e2:	2302      	movs	r3, #2
 80018e4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018e6:	f107 0314 	add.w	r3, r7, #20
 80018ea:	4619      	mov	r1, r3
 80018ec:	4805      	ldr	r0, [pc, #20]	; (8001904 <HAL_TIM_Encoder_MspInit+0x90>)
 80018ee:	f000 fb41 	bl	8001f74 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80018f2:	bf00      	nop
 80018f4:	3728      	adds	r7, #40	; 0x28
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	40000400 	.word	0x40000400
 8001900:	58024400 	.word	0x58024400
 8001904:	58020400 	.word	0x58020400

08001908 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b088      	sub	sp, #32
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001910:	f107 030c 	add.w	r3, r7, #12
 8001914:	2200      	movs	r2, #0
 8001916:	601a      	str	r2, [r3, #0]
 8001918:	605a      	str	r2, [r3, #4]
 800191a:	609a      	str	r2, [r3, #8]
 800191c:	60da      	str	r2, [r3, #12]
 800191e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4a13      	ldr	r2, [pc, #76]	; (8001974 <HAL_TIM_MspPostInit+0x6c>)
 8001926:	4293      	cmp	r3, r2
 8001928:	d11f      	bne.n	800196a <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800192a:	4b13      	ldr	r3, [pc, #76]	; (8001978 <HAL_TIM_MspPostInit+0x70>)
 800192c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001930:	4a11      	ldr	r2, [pc, #68]	; (8001978 <HAL_TIM_MspPostInit+0x70>)
 8001932:	f043 0308 	orr.w	r3, r3, #8
 8001936:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800193a:	4b0f      	ldr	r3, [pc, #60]	; (8001978 <HAL_TIM_MspPostInit+0x70>)
 800193c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001940:	f003 0308 	and.w	r3, r3, #8
 8001944:	60bb      	str	r3, [r7, #8]
 8001946:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PD15     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001948:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800194c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800194e:	2302      	movs	r3, #2
 8001950:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001952:	2300      	movs	r3, #0
 8001954:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001956:	2300      	movs	r3, #0
 8001958:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800195a:	2302      	movs	r3, #2
 800195c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800195e:	f107 030c 	add.w	r3, r7, #12
 8001962:	4619      	mov	r1, r3
 8001964:	4805      	ldr	r0, [pc, #20]	; (800197c <HAL_TIM_MspPostInit+0x74>)
 8001966:	f000 fb05 	bl	8001f74 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800196a:	bf00      	nop
 800196c:	3720      	adds	r7, #32
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	40000800 	.word	0x40000800
 8001978:	58024400 	.word	0x58024400
 800197c:	58020c00 	.word	0x58020c00

08001980 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b0b6      	sub	sp, #216	; 0xd8
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001988:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800198c:	2200      	movs	r2, #0
 800198e:	601a      	str	r2, [r3, #0]
 8001990:	605a      	str	r2, [r3, #4]
 8001992:	609a      	str	r2, [r3, #8]
 8001994:	60da      	str	r2, [r3, #12]
 8001996:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001998:	f107 0310 	add.w	r3, r7, #16
 800199c:	22b4      	movs	r2, #180	; 0xb4
 800199e:	2100      	movs	r1, #0
 80019a0:	4618      	mov	r0, r3
 80019a2:	f006 f809 	bl	80079b8 <memset>
  if(huart->Instance==USART3)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	4a25      	ldr	r2, [pc, #148]	; (8001a40 <HAL_UART_MspInit+0xc0>)
 80019ac:	4293      	cmp	r3, r2
 80019ae:	d142      	bne.n	8001a36 <HAL_UART_MspInit+0xb6>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80019b0:	2302      	movs	r3, #2
 80019b2:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80019b4:	2300      	movs	r3, #0
 80019b6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80019ba:	f107 0310 	add.w	r3, r7, #16
 80019be:	4618      	mov	r0, r3
 80019c0:	f001 fc30 	bl	8003224 <HAL_RCCEx_PeriphCLKConfig>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d001      	beq.n	80019ce <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80019ca:	f7ff fe5f 	bl	800168c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80019ce:	4b1d      	ldr	r3, [pc, #116]	; (8001a44 <HAL_UART_MspInit+0xc4>)
 80019d0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80019d4:	4a1b      	ldr	r2, [pc, #108]	; (8001a44 <HAL_UART_MspInit+0xc4>)
 80019d6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80019da:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80019de:	4b19      	ldr	r3, [pc, #100]	; (8001a44 <HAL_UART_MspInit+0xc4>)
 80019e0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80019e4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80019e8:	60fb      	str	r3, [r7, #12]
 80019ea:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80019ec:	4b15      	ldr	r3, [pc, #84]	; (8001a44 <HAL_UART_MspInit+0xc4>)
 80019ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80019f2:	4a14      	ldr	r2, [pc, #80]	; (8001a44 <HAL_UART_MspInit+0xc4>)
 80019f4:	f043 0308 	orr.w	r3, r3, #8
 80019f8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80019fc:	4b11      	ldr	r3, [pc, #68]	; (8001a44 <HAL_UART_MspInit+0xc4>)
 80019fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001a02:	f003 0308 	and.w	r3, r3, #8
 8001a06:	60bb      	str	r3, [r7, #8]
 8001a08:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_VCP_RX_Pin|STLK_VCP_TX_Pin;
 8001a0a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001a0e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a12:	2302      	movs	r3, #2
 8001a14:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001a24:	2307      	movs	r3, #7
 8001a26:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a2a:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001a2e:	4619      	mov	r1, r3
 8001a30:	4805      	ldr	r0, [pc, #20]	; (8001a48 <HAL_UART_MspInit+0xc8>)
 8001a32:	f000 fa9f 	bl	8001f74 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001a36:	bf00      	nop
 8001a38:	37d8      	adds	r7, #216	; 0xd8
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	40004800 	.word	0x40004800
 8001a44:	58024400 	.word	0x58024400
 8001a48:	58020c00 	.word	0x58020c00

08001a4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a50:	e7fe      	b.n	8001a50 <NMI_Handler+0x4>

08001a52 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a52:	b480      	push	{r7}
 8001a54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a56:	e7fe      	b.n	8001a56 <HardFault_Handler+0x4>

08001a58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a5c:	e7fe      	b.n	8001a5c <MemManage_Handler+0x4>

08001a5e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a5e:	b480      	push	{r7}
 8001a60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a62:	e7fe      	b.n	8001a62 <BusFault_Handler+0x4>

08001a64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a64:	b480      	push	{r7}
 8001a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a68:	e7fe      	b.n	8001a68 <UsageFault_Handler+0x4>

08001a6a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a6a:	b480      	push	{r7}
 8001a6c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a6e:	bf00      	nop
 8001a70:	46bd      	mov	sp, r7
 8001a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a76:	4770      	bx	lr

08001a78 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a7c:	bf00      	nop
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a84:	4770      	bx	lr

08001a86 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a86:	b480      	push	{r7}
 8001a88:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a8a:	bf00      	nop
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a92:	4770      	bx	lr

08001a94 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a98:	f000 f93c 	bl	8001d14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a9c:	bf00      	nop
 8001a9e:	bd80      	pop	{r7, pc}

08001aa0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001aa4:	4802      	ldr	r0, [pc, #8]	; (8001ab0 <TIM2_IRQHandler+0x10>)
 8001aa6:	f003 fbdd 	bl	8005264 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001aaa:	bf00      	nop
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	240002cc 	.word	0x240002cc

08001ab4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001ab8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001abc:	f000 fc1b 	bl	80022f6 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001ac0:	bf00      	nop
 8001ac2:	bd80      	pop	{r7, pc}

08001ac4 <TIM23_IRQHandler>:

/**
  * @brief This function handles TIM23 global interrupt.
  */
void TIM23_IRQHandler(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM23_IRQn 0 */

  /* USER CODE END TIM23_IRQn 0 */
  HAL_TIM_IRQHandler(&htim23);
 8001ac8:	4802      	ldr	r0, [pc, #8]	; (8001ad4 <TIM23_IRQHandler+0x10>)
 8001aca:	f003 fbcb 	bl	8005264 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM23_IRQn 1 */

  /* USER CODE END TIM23_IRQn 1 */
}
 8001ace:	bf00      	nop
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	24000318 	.word	0x24000318

08001ad8 <TIM24_IRQHandler>:

/**
  * @brief This function handles TIM24 global interrupt.
  */
void TIM24_IRQHandler(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM24_IRQn 0 */

  /* USER CODE END TIM24_IRQn 0 */
  HAL_TIM_IRQHandler(&htim24);
 8001adc:	4802      	ldr	r0, [pc, #8]	; (8001ae8 <TIM24_IRQHandler+0x10>)
 8001ade:	f003 fbc1 	bl	8005264 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM24_IRQn 1 */

  /* USER CODE END TIM24_IRQn 1 */
}
 8001ae2:	bf00      	nop
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	240000a4 	.word	0x240000a4

08001aec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001aec:	b480      	push	{r7}
 8001aee:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001af0:	4b32      	ldr	r3, [pc, #200]	; (8001bbc <SystemInit+0xd0>)
 8001af2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001af6:	4a31      	ldr	r2, [pc, #196]	; (8001bbc <SystemInit+0xd0>)
 8001af8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001afc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001b00:	4b2f      	ldr	r3, [pc, #188]	; (8001bc0 <SystemInit+0xd4>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f003 030f 	and.w	r3, r3, #15
 8001b08:	2b06      	cmp	r3, #6
 8001b0a:	d807      	bhi.n	8001b1c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001b0c:	4b2c      	ldr	r3, [pc, #176]	; (8001bc0 <SystemInit+0xd4>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f023 030f 	bic.w	r3, r3, #15
 8001b14:	4a2a      	ldr	r2, [pc, #168]	; (8001bc0 <SystemInit+0xd4>)
 8001b16:	f043 0307 	orr.w	r3, r3, #7
 8001b1a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001b1c:	4b29      	ldr	r3, [pc, #164]	; (8001bc4 <SystemInit+0xd8>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a28      	ldr	r2, [pc, #160]	; (8001bc4 <SystemInit+0xd8>)
 8001b22:	f043 0301 	orr.w	r3, r3, #1
 8001b26:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001b28:	4b26      	ldr	r3, [pc, #152]	; (8001bc4 <SystemInit+0xd8>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001b2e:	4b25      	ldr	r3, [pc, #148]	; (8001bc4 <SystemInit+0xd8>)
 8001b30:	681a      	ldr	r2, [r3, #0]
 8001b32:	4924      	ldr	r1, [pc, #144]	; (8001bc4 <SystemInit+0xd8>)
 8001b34:	4b24      	ldr	r3, [pc, #144]	; (8001bc8 <SystemInit+0xdc>)
 8001b36:	4013      	ands	r3, r2
 8001b38:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001b3a:	4b21      	ldr	r3, [pc, #132]	; (8001bc0 <SystemInit+0xd4>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f003 0308 	and.w	r3, r3, #8
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d007      	beq.n	8001b56 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001b46:	4b1e      	ldr	r3, [pc, #120]	; (8001bc0 <SystemInit+0xd4>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f023 030f 	bic.w	r3, r3, #15
 8001b4e:	4a1c      	ldr	r2, [pc, #112]	; (8001bc0 <SystemInit+0xd4>)
 8001b50:	f043 0307 	orr.w	r3, r3, #7
 8001b54:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001b56:	4b1b      	ldr	r3, [pc, #108]	; (8001bc4 <SystemInit+0xd8>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001b5c:	4b19      	ldr	r3, [pc, #100]	; (8001bc4 <SystemInit+0xd8>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001b62:	4b18      	ldr	r3, [pc, #96]	; (8001bc4 <SystemInit+0xd8>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001b68:	4b16      	ldr	r3, [pc, #88]	; (8001bc4 <SystemInit+0xd8>)
 8001b6a:	4a18      	ldr	r2, [pc, #96]	; (8001bcc <SystemInit+0xe0>)
 8001b6c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001b6e:	4b15      	ldr	r3, [pc, #84]	; (8001bc4 <SystemInit+0xd8>)
 8001b70:	4a17      	ldr	r2, [pc, #92]	; (8001bd0 <SystemInit+0xe4>)
 8001b72:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001b74:	4b13      	ldr	r3, [pc, #76]	; (8001bc4 <SystemInit+0xd8>)
 8001b76:	4a17      	ldr	r2, [pc, #92]	; (8001bd4 <SystemInit+0xe8>)
 8001b78:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001b7a:	4b12      	ldr	r3, [pc, #72]	; (8001bc4 <SystemInit+0xd8>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001b80:	4b10      	ldr	r3, [pc, #64]	; (8001bc4 <SystemInit+0xd8>)
 8001b82:	4a14      	ldr	r2, [pc, #80]	; (8001bd4 <SystemInit+0xe8>)
 8001b84:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001b86:	4b0f      	ldr	r3, [pc, #60]	; (8001bc4 <SystemInit+0xd8>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001b8c:	4b0d      	ldr	r3, [pc, #52]	; (8001bc4 <SystemInit+0xd8>)
 8001b8e:	4a11      	ldr	r2, [pc, #68]	; (8001bd4 <SystemInit+0xe8>)
 8001b90:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001b92:	4b0c      	ldr	r3, [pc, #48]	; (8001bc4 <SystemInit+0xd8>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001b98:	4b0a      	ldr	r3, [pc, #40]	; (8001bc4 <SystemInit+0xd8>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4a09      	ldr	r2, [pc, #36]	; (8001bc4 <SystemInit+0xd8>)
 8001b9e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ba2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001ba4:	4b07      	ldr	r3, [pc, #28]	; (8001bc4 <SystemInit+0xd8>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001baa:	4b0b      	ldr	r3, [pc, #44]	; (8001bd8 <SystemInit+0xec>)
 8001bac:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8001bb0:	601a      	str	r2, [r3, #0]
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/

}
 8001bb2:	bf00      	nop
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bba:	4770      	bx	lr
 8001bbc:	e000ed00 	.word	0xe000ed00
 8001bc0:	52002000 	.word	0x52002000
 8001bc4:	58024400 	.word	0x58024400
 8001bc8:	eaf6ed7f 	.word	0xeaf6ed7f
 8001bcc:	02020200 	.word	0x02020200
 8001bd0:	01ff0000 	.word	0x01ff0000
 8001bd4:	01010280 	.word	0x01010280
 8001bd8:	52004000 	.word	0x52004000

08001bdc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001bdc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c14 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001be0:	f7ff ff84 	bl	8001aec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001be4:	480c      	ldr	r0, [pc, #48]	; (8001c18 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001be6:	490d      	ldr	r1, [pc, #52]	; (8001c1c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001be8:	4a0d      	ldr	r2, [pc, #52]	; (8001c20 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001bea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bec:	e002      	b.n	8001bf4 <LoopCopyDataInit>

08001bee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bf0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bf2:	3304      	adds	r3, #4

08001bf4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bf4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bf6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bf8:	d3f9      	bcc.n	8001bee <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bfa:	4a0a      	ldr	r2, [pc, #40]	; (8001c24 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001bfc:	4c0a      	ldr	r4, [pc, #40]	; (8001c28 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001bfe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c00:	e001      	b.n	8001c06 <LoopFillZerobss>

08001c02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c04:	3204      	adds	r2, #4

08001c06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c08:	d3fb      	bcc.n	8001c02 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c0a:	f005 feb1 	bl	8007970 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c0e:	f7fe fcfb 	bl	8000608 <main>
  bx  lr
 8001c12:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001c14:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8001c18:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001c1c:	24000038 	.word	0x24000038
  ldr r2, =_sidata
 8001c20:	08007a28 	.word	0x08007a28
  ldr r2, =_sbss
 8001c24:	24000038 	.word	0x24000038
  ldr r4, =_ebss
 8001c28:	24000368 	.word	0x24000368

08001c2c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c2c:	e7fe      	b.n	8001c2c <ADC3_IRQHandler>
	...

08001c30 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b082      	sub	sp, #8
 8001c34:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c36:	2003      	movs	r0, #3
 8001c38:	f000 f95c 	bl	8001ef4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001c3c:	f001 f91c 	bl	8002e78 <HAL_RCC_GetSysClockFreq>
 8001c40:	4602      	mov	r2, r0
 8001c42:	4b15      	ldr	r3, [pc, #84]	; (8001c98 <HAL_Init+0x68>)
 8001c44:	699b      	ldr	r3, [r3, #24]
 8001c46:	0a1b      	lsrs	r3, r3, #8
 8001c48:	f003 030f 	and.w	r3, r3, #15
 8001c4c:	4913      	ldr	r1, [pc, #76]	; (8001c9c <HAL_Init+0x6c>)
 8001c4e:	5ccb      	ldrb	r3, [r1, r3]
 8001c50:	f003 031f 	and.w	r3, r3, #31
 8001c54:	fa22 f303 	lsr.w	r3, r2, r3
 8001c58:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001c5a:	4b0f      	ldr	r3, [pc, #60]	; (8001c98 <HAL_Init+0x68>)
 8001c5c:	699b      	ldr	r3, [r3, #24]
 8001c5e:	f003 030f 	and.w	r3, r3, #15
 8001c62:	4a0e      	ldr	r2, [pc, #56]	; (8001c9c <HAL_Init+0x6c>)
 8001c64:	5cd3      	ldrb	r3, [r2, r3]
 8001c66:	f003 031f 	and.w	r3, r3, #31
 8001c6a:	687a      	ldr	r2, [r7, #4]
 8001c6c:	fa22 f303 	lsr.w	r3, r2, r3
 8001c70:	4a0b      	ldr	r2, [pc, #44]	; (8001ca0 <HAL_Init+0x70>)
 8001c72:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001c74:	4a0b      	ldr	r2, [pc, #44]	; (8001ca4 <HAL_Init+0x74>)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c7a:	2000      	movs	r0, #0
 8001c7c:	f000 f814 	bl	8001ca8 <HAL_InitTick>
 8001c80:	4603      	mov	r3, r0
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d001      	beq.n	8001c8a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001c86:	2301      	movs	r3, #1
 8001c88:	e002      	b.n	8001c90 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001c8a:	f7ff fd05 	bl	8001698 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c8e:	2300      	movs	r3, #0
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	3708      	adds	r7, #8
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}
 8001c98:	58024400 	.word	0x58024400
 8001c9c:	080079e0 	.word	0x080079e0
 8001ca0:	2400002c 	.word	0x2400002c
 8001ca4:	24000028 	.word	0x24000028

08001ca8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b082      	sub	sp, #8
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001cb0:	4b15      	ldr	r3, [pc, #84]	; (8001d08 <HAL_InitTick+0x60>)
 8001cb2:	781b      	ldrb	r3, [r3, #0]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d101      	bne.n	8001cbc <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001cb8:	2301      	movs	r3, #1
 8001cba:	e021      	b.n	8001d00 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001cbc:	4b13      	ldr	r3, [pc, #76]	; (8001d0c <HAL_InitTick+0x64>)
 8001cbe:	681a      	ldr	r2, [r3, #0]
 8001cc0:	4b11      	ldr	r3, [pc, #68]	; (8001d08 <HAL_InitTick+0x60>)
 8001cc2:	781b      	ldrb	r3, [r3, #0]
 8001cc4:	4619      	mov	r1, r3
 8001cc6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001cca:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cce:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f000 f941 	bl	8001f5a <HAL_SYSTICK_Config>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d001      	beq.n	8001ce2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	e00e      	b.n	8001d00 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	2b0f      	cmp	r3, #15
 8001ce6:	d80a      	bhi.n	8001cfe <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ce8:	2200      	movs	r2, #0
 8001cea:	6879      	ldr	r1, [r7, #4]
 8001cec:	f04f 30ff 	mov.w	r0, #4294967295
 8001cf0:	f000 f90b 	bl	8001f0a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001cf4:	4a06      	ldr	r2, [pc, #24]	; (8001d10 <HAL_InitTick+0x68>)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	e000      	b.n	8001d00 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001cfe:	2301      	movs	r3, #1
}
 8001d00:	4618      	mov	r0, r3
 8001d02:	3708      	adds	r7, #8
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}
 8001d08:	24000034 	.word	0x24000034
 8001d0c:	24000028 	.word	0x24000028
 8001d10:	24000030 	.word	0x24000030

08001d14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d14:	b480      	push	{r7}
 8001d16:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001d18:	4b06      	ldr	r3, [pc, #24]	; (8001d34 <HAL_IncTick+0x20>)
 8001d1a:	781b      	ldrb	r3, [r3, #0]
 8001d1c:	461a      	mov	r2, r3
 8001d1e:	4b06      	ldr	r3, [pc, #24]	; (8001d38 <HAL_IncTick+0x24>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	4413      	add	r3, r2
 8001d24:	4a04      	ldr	r2, [pc, #16]	; (8001d38 <HAL_IncTick+0x24>)
 8001d26:	6013      	str	r3, [r2, #0]
}
 8001d28:	bf00      	nop
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d30:	4770      	bx	lr
 8001d32:	bf00      	nop
 8001d34:	24000034 	.word	0x24000034
 8001d38:	24000364 	.word	0x24000364

08001d3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	af00      	add	r7, sp, #0
  return uwTick;
 8001d40:	4b03      	ldr	r3, [pc, #12]	; (8001d50 <HAL_GetTick+0x14>)
 8001d42:	681b      	ldr	r3, [r3, #0]
}
 8001d44:	4618      	mov	r0, r3
 8001d46:	46bd      	mov	sp, r7
 8001d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4c:	4770      	bx	lr
 8001d4e:	bf00      	nop
 8001d50:	24000364 	.word	0x24000364

08001d54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d54:	b480      	push	{r7}
 8001d56:	b085      	sub	sp, #20
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	f003 0307 	and.w	r3, r3, #7
 8001d62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d64:	4b0b      	ldr	r3, [pc, #44]	; (8001d94 <__NVIC_SetPriorityGrouping+0x40>)
 8001d66:	68db      	ldr	r3, [r3, #12]
 8001d68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d6a:	68ba      	ldr	r2, [r7, #8]
 8001d6c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d70:	4013      	ands	r3, r2
 8001d72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d78:	68bb      	ldr	r3, [r7, #8]
 8001d7a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001d7c:	4b06      	ldr	r3, [pc, #24]	; (8001d98 <__NVIC_SetPriorityGrouping+0x44>)
 8001d7e:	4313      	orrs	r3, r2
 8001d80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d82:	4a04      	ldr	r2, [pc, #16]	; (8001d94 <__NVIC_SetPriorityGrouping+0x40>)
 8001d84:	68bb      	ldr	r3, [r7, #8]
 8001d86:	60d3      	str	r3, [r2, #12]
}
 8001d88:	bf00      	nop
 8001d8a:	3714      	adds	r7, #20
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d92:	4770      	bx	lr
 8001d94:	e000ed00 	.word	0xe000ed00
 8001d98:	05fa0000 	.word	0x05fa0000

08001d9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001da0:	4b04      	ldr	r3, [pc, #16]	; (8001db4 <__NVIC_GetPriorityGrouping+0x18>)
 8001da2:	68db      	ldr	r3, [r3, #12]
 8001da4:	0a1b      	lsrs	r3, r3, #8
 8001da6:	f003 0307 	and.w	r3, r3, #7
}
 8001daa:	4618      	mov	r0, r3
 8001dac:	46bd      	mov	sp, r7
 8001dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db2:	4770      	bx	lr
 8001db4:	e000ed00 	.word	0xe000ed00

08001db8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001db8:	b480      	push	{r7}
 8001dba:	b083      	sub	sp, #12
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001dc2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	db0b      	blt.n	8001de2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001dca:	88fb      	ldrh	r3, [r7, #6]
 8001dcc:	f003 021f 	and.w	r2, r3, #31
 8001dd0:	4907      	ldr	r1, [pc, #28]	; (8001df0 <__NVIC_EnableIRQ+0x38>)
 8001dd2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001dd6:	095b      	lsrs	r3, r3, #5
 8001dd8:	2001      	movs	r0, #1
 8001dda:	fa00 f202 	lsl.w	r2, r0, r2
 8001dde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001de2:	bf00      	nop
 8001de4:	370c      	adds	r7, #12
 8001de6:	46bd      	mov	sp, r7
 8001de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dec:	4770      	bx	lr
 8001dee:	bf00      	nop
 8001df0:	e000e100 	.word	0xe000e100

08001df4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b083      	sub	sp, #12
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	6039      	str	r1, [r7, #0]
 8001dfe:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001e00:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	db0a      	blt.n	8001e1e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	b2da      	uxtb	r2, r3
 8001e0c:	490c      	ldr	r1, [pc, #48]	; (8001e40 <__NVIC_SetPriority+0x4c>)
 8001e0e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e12:	0112      	lsls	r2, r2, #4
 8001e14:	b2d2      	uxtb	r2, r2
 8001e16:	440b      	add	r3, r1
 8001e18:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e1c:	e00a      	b.n	8001e34 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	b2da      	uxtb	r2, r3
 8001e22:	4908      	ldr	r1, [pc, #32]	; (8001e44 <__NVIC_SetPriority+0x50>)
 8001e24:	88fb      	ldrh	r3, [r7, #6]
 8001e26:	f003 030f 	and.w	r3, r3, #15
 8001e2a:	3b04      	subs	r3, #4
 8001e2c:	0112      	lsls	r2, r2, #4
 8001e2e:	b2d2      	uxtb	r2, r2
 8001e30:	440b      	add	r3, r1
 8001e32:	761a      	strb	r2, [r3, #24]
}
 8001e34:	bf00      	nop
 8001e36:	370c      	adds	r7, #12
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr
 8001e40:	e000e100 	.word	0xe000e100
 8001e44:	e000ed00 	.word	0xe000ed00

08001e48 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b089      	sub	sp, #36	; 0x24
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	60f8      	str	r0, [r7, #12]
 8001e50:	60b9      	str	r1, [r7, #8]
 8001e52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	f003 0307 	and.w	r3, r3, #7
 8001e5a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e5c:	69fb      	ldr	r3, [r7, #28]
 8001e5e:	f1c3 0307 	rsb	r3, r3, #7
 8001e62:	2b04      	cmp	r3, #4
 8001e64:	bf28      	it	cs
 8001e66:	2304      	movcs	r3, #4
 8001e68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e6a:	69fb      	ldr	r3, [r7, #28]
 8001e6c:	3304      	adds	r3, #4
 8001e6e:	2b06      	cmp	r3, #6
 8001e70:	d902      	bls.n	8001e78 <NVIC_EncodePriority+0x30>
 8001e72:	69fb      	ldr	r3, [r7, #28]
 8001e74:	3b03      	subs	r3, #3
 8001e76:	e000      	b.n	8001e7a <NVIC_EncodePriority+0x32>
 8001e78:	2300      	movs	r3, #0
 8001e7a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e7c:	f04f 32ff 	mov.w	r2, #4294967295
 8001e80:	69bb      	ldr	r3, [r7, #24]
 8001e82:	fa02 f303 	lsl.w	r3, r2, r3
 8001e86:	43da      	mvns	r2, r3
 8001e88:	68bb      	ldr	r3, [r7, #8]
 8001e8a:	401a      	ands	r2, r3
 8001e8c:	697b      	ldr	r3, [r7, #20]
 8001e8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e90:	f04f 31ff 	mov.w	r1, #4294967295
 8001e94:	697b      	ldr	r3, [r7, #20]
 8001e96:	fa01 f303 	lsl.w	r3, r1, r3
 8001e9a:	43d9      	mvns	r1, r3
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ea0:	4313      	orrs	r3, r2
         );
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	3724      	adds	r7, #36	; 0x24
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eac:	4770      	bx	lr
	...

08001eb0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b082      	sub	sp, #8
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	3b01      	subs	r3, #1
 8001ebc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ec0:	d301      	bcc.n	8001ec6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	e00f      	b.n	8001ee6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ec6:	4a0a      	ldr	r2, [pc, #40]	; (8001ef0 <SysTick_Config+0x40>)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	3b01      	subs	r3, #1
 8001ecc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ece:	210f      	movs	r1, #15
 8001ed0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ed4:	f7ff ff8e 	bl	8001df4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ed8:	4b05      	ldr	r3, [pc, #20]	; (8001ef0 <SysTick_Config+0x40>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ede:	4b04      	ldr	r3, [pc, #16]	; (8001ef0 <SysTick_Config+0x40>)
 8001ee0:	2207      	movs	r2, #7
 8001ee2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ee4:	2300      	movs	r3, #0
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	3708      	adds	r7, #8
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	e000e010 	.word	0xe000e010

08001ef4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b082      	sub	sp, #8
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001efc:	6878      	ldr	r0, [r7, #4]
 8001efe:	f7ff ff29 	bl	8001d54 <__NVIC_SetPriorityGrouping>
}
 8001f02:	bf00      	nop
 8001f04:	3708      	adds	r7, #8
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}

08001f0a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f0a:	b580      	push	{r7, lr}
 8001f0c:	b086      	sub	sp, #24
 8001f0e:	af00      	add	r7, sp, #0
 8001f10:	4603      	mov	r3, r0
 8001f12:	60b9      	str	r1, [r7, #8]
 8001f14:	607a      	str	r2, [r7, #4]
 8001f16:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001f18:	f7ff ff40 	bl	8001d9c <__NVIC_GetPriorityGrouping>
 8001f1c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f1e:	687a      	ldr	r2, [r7, #4]
 8001f20:	68b9      	ldr	r1, [r7, #8]
 8001f22:	6978      	ldr	r0, [r7, #20]
 8001f24:	f7ff ff90 	bl	8001e48 <NVIC_EncodePriority>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001f2e:	4611      	mov	r1, r2
 8001f30:	4618      	mov	r0, r3
 8001f32:	f7ff ff5f 	bl	8001df4 <__NVIC_SetPriority>
}
 8001f36:	bf00      	nop
 8001f38:	3718      	adds	r7, #24
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}

08001f3e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f3e:	b580      	push	{r7, lr}
 8001f40:	b082      	sub	sp, #8
 8001f42:	af00      	add	r7, sp, #0
 8001f44:	4603      	mov	r3, r0
 8001f46:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f48:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f7ff ff33 	bl	8001db8 <__NVIC_EnableIRQ>
}
 8001f52:	bf00      	nop
 8001f54:	3708      	adds	r7, #8
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}

08001f5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f5a:	b580      	push	{r7, lr}
 8001f5c:	b082      	sub	sp, #8
 8001f5e:	af00      	add	r7, sp, #0
 8001f60:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f62:	6878      	ldr	r0, [r7, #4]
 8001f64:	f7ff ffa4 	bl	8001eb0 <SysTick_Config>
 8001f68:	4603      	mov	r3, r0
}
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	3708      	adds	r7, #8
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}
	...

08001f74 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b089      	sub	sp, #36	; 0x24
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
 8001f7c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001f82:	4b86      	ldr	r3, [pc, #536]	; (800219c <HAL_GPIO_Init+0x228>)
 8001f84:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001f86:	e18c      	b.n	80022a2 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	681a      	ldr	r2, [r3, #0]
 8001f8c:	2101      	movs	r1, #1
 8001f8e:	69fb      	ldr	r3, [r7, #28]
 8001f90:	fa01 f303 	lsl.w	r3, r1, r3
 8001f94:	4013      	ands	r3, r2
 8001f96:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001f98:	693b      	ldr	r3, [r7, #16]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	f000 817e 	beq.w	800229c <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	685b      	ldr	r3, [r3, #4]
 8001fa4:	f003 0303 	and.w	r3, r3, #3
 8001fa8:	2b01      	cmp	r3, #1
 8001faa:	d005      	beq.n	8001fb8 <HAL_GPIO_Init+0x44>
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	f003 0303 	and.w	r3, r3, #3
 8001fb4:	2b02      	cmp	r3, #2
 8001fb6:	d130      	bne.n	800201a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	689b      	ldr	r3, [r3, #8]
 8001fbc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001fbe:	69fb      	ldr	r3, [r7, #28]
 8001fc0:	005b      	lsls	r3, r3, #1
 8001fc2:	2203      	movs	r2, #3
 8001fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc8:	43db      	mvns	r3, r3
 8001fca:	69ba      	ldr	r2, [r7, #24]
 8001fcc:	4013      	ands	r3, r2
 8001fce:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	68da      	ldr	r2, [r3, #12]
 8001fd4:	69fb      	ldr	r3, [r7, #28]
 8001fd6:	005b      	lsls	r3, r3, #1
 8001fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fdc:	69ba      	ldr	r2, [r7, #24]
 8001fde:	4313      	orrs	r3, r2
 8001fe0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	69ba      	ldr	r2, [r7, #24]
 8001fe6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001fee:	2201      	movs	r2, #1
 8001ff0:	69fb      	ldr	r3, [r7, #28]
 8001ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff6:	43db      	mvns	r3, r3
 8001ff8:	69ba      	ldr	r2, [r7, #24]
 8001ffa:	4013      	ands	r3, r2
 8001ffc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	091b      	lsrs	r3, r3, #4
 8002004:	f003 0201 	and.w	r2, r3, #1
 8002008:	69fb      	ldr	r3, [r7, #28]
 800200a:	fa02 f303 	lsl.w	r3, r2, r3
 800200e:	69ba      	ldr	r2, [r7, #24]
 8002010:	4313      	orrs	r3, r2
 8002012:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	69ba      	ldr	r2, [r7, #24]
 8002018:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	f003 0303 	and.w	r3, r3, #3
 8002022:	2b03      	cmp	r3, #3
 8002024:	d017      	beq.n	8002056 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	68db      	ldr	r3, [r3, #12]
 800202a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800202c:	69fb      	ldr	r3, [r7, #28]
 800202e:	005b      	lsls	r3, r3, #1
 8002030:	2203      	movs	r2, #3
 8002032:	fa02 f303 	lsl.w	r3, r2, r3
 8002036:	43db      	mvns	r3, r3
 8002038:	69ba      	ldr	r2, [r7, #24]
 800203a:	4013      	ands	r3, r2
 800203c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	689a      	ldr	r2, [r3, #8]
 8002042:	69fb      	ldr	r3, [r7, #28]
 8002044:	005b      	lsls	r3, r3, #1
 8002046:	fa02 f303 	lsl.w	r3, r2, r3
 800204a:	69ba      	ldr	r2, [r7, #24]
 800204c:	4313      	orrs	r3, r2
 800204e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	69ba      	ldr	r2, [r7, #24]
 8002054:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	f003 0303 	and.w	r3, r3, #3
 800205e:	2b02      	cmp	r3, #2
 8002060:	d123      	bne.n	80020aa <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002062:	69fb      	ldr	r3, [r7, #28]
 8002064:	08da      	lsrs	r2, r3, #3
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	3208      	adds	r2, #8
 800206a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800206e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002070:	69fb      	ldr	r3, [r7, #28]
 8002072:	f003 0307 	and.w	r3, r3, #7
 8002076:	009b      	lsls	r3, r3, #2
 8002078:	220f      	movs	r2, #15
 800207a:	fa02 f303 	lsl.w	r3, r2, r3
 800207e:	43db      	mvns	r3, r3
 8002080:	69ba      	ldr	r2, [r7, #24]
 8002082:	4013      	ands	r3, r2
 8002084:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	691a      	ldr	r2, [r3, #16]
 800208a:	69fb      	ldr	r3, [r7, #28]
 800208c:	f003 0307 	and.w	r3, r3, #7
 8002090:	009b      	lsls	r3, r3, #2
 8002092:	fa02 f303 	lsl.w	r3, r2, r3
 8002096:	69ba      	ldr	r2, [r7, #24]
 8002098:	4313      	orrs	r3, r2
 800209a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800209c:	69fb      	ldr	r3, [r7, #28]
 800209e:	08da      	lsrs	r2, r3, #3
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	3208      	adds	r2, #8
 80020a4:	69b9      	ldr	r1, [r7, #24]
 80020a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80020b0:	69fb      	ldr	r3, [r7, #28]
 80020b2:	005b      	lsls	r3, r3, #1
 80020b4:	2203      	movs	r2, #3
 80020b6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ba:	43db      	mvns	r3, r3
 80020bc:	69ba      	ldr	r2, [r7, #24]
 80020be:	4013      	ands	r3, r2
 80020c0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	f003 0203 	and.w	r2, r3, #3
 80020ca:	69fb      	ldr	r3, [r7, #28]
 80020cc:	005b      	lsls	r3, r3, #1
 80020ce:	fa02 f303 	lsl.w	r3, r2, r3
 80020d2:	69ba      	ldr	r2, [r7, #24]
 80020d4:	4313      	orrs	r3, r2
 80020d6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	69ba      	ldr	r2, [r7, #24]
 80020dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	685b      	ldr	r3, [r3, #4]
 80020e2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	f000 80d8 	beq.w	800229c <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020ec:	4b2c      	ldr	r3, [pc, #176]	; (80021a0 <HAL_GPIO_Init+0x22c>)
 80020ee:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80020f2:	4a2b      	ldr	r2, [pc, #172]	; (80021a0 <HAL_GPIO_Init+0x22c>)
 80020f4:	f043 0302 	orr.w	r3, r3, #2
 80020f8:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80020fc:	4b28      	ldr	r3, [pc, #160]	; (80021a0 <HAL_GPIO_Init+0x22c>)
 80020fe:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002102:	f003 0302 	and.w	r3, r3, #2
 8002106:	60fb      	str	r3, [r7, #12]
 8002108:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800210a:	4a26      	ldr	r2, [pc, #152]	; (80021a4 <HAL_GPIO_Init+0x230>)
 800210c:	69fb      	ldr	r3, [r7, #28]
 800210e:	089b      	lsrs	r3, r3, #2
 8002110:	3302      	adds	r3, #2
 8002112:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002116:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002118:	69fb      	ldr	r3, [r7, #28]
 800211a:	f003 0303 	and.w	r3, r3, #3
 800211e:	009b      	lsls	r3, r3, #2
 8002120:	220f      	movs	r2, #15
 8002122:	fa02 f303 	lsl.w	r3, r2, r3
 8002126:	43db      	mvns	r3, r3
 8002128:	69ba      	ldr	r2, [r7, #24]
 800212a:	4013      	ands	r3, r2
 800212c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	4a1d      	ldr	r2, [pc, #116]	; (80021a8 <HAL_GPIO_Init+0x234>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d04a      	beq.n	80021cc <HAL_GPIO_Init+0x258>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	4a1c      	ldr	r2, [pc, #112]	; (80021ac <HAL_GPIO_Init+0x238>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d02b      	beq.n	8002196 <HAL_GPIO_Init+0x222>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	4a1b      	ldr	r2, [pc, #108]	; (80021b0 <HAL_GPIO_Init+0x23c>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d025      	beq.n	8002192 <HAL_GPIO_Init+0x21e>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	4a1a      	ldr	r2, [pc, #104]	; (80021b4 <HAL_GPIO_Init+0x240>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d01f      	beq.n	800218e <HAL_GPIO_Init+0x21a>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	4a19      	ldr	r2, [pc, #100]	; (80021b8 <HAL_GPIO_Init+0x244>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d019      	beq.n	800218a <HAL_GPIO_Init+0x216>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	4a18      	ldr	r2, [pc, #96]	; (80021bc <HAL_GPIO_Init+0x248>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d013      	beq.n	8002186 <HAL_GPIO_Init+0x212>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	4a17      	ldr	r2, [pc, #92]	; (80021c0 <HAL_GPIO_Init+0x24c>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d00d      	beq.n	8002182 <HAL_GPIO_Init+0x20e>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	4a16      	ldr	r2, [pc, #88]	; (80021c4 <HAL_GPIO_Init+0x250>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d007      	beq.n	800217e <HAL_GPIO_Init+0x20a>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	4a15      	ldr	r2, [pc, #84]	; (80021c8 <HAL_GPIO_Init+0x254>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d101      	bne.n	800217a <HAL_GPIO_Init+0x206>
 8002176:	2309      	movs	r3, #9
 8002178:	e029      	b.n	80021ce <HAL_GPIO_Init+0x25a>
 800217a:	230a      	movs	r3, #10
 800217c:	e027      	b.n	80021ce <HAL_GPIO_Init+0x25a>
 800217e:	2307      	movs	r3, #7
 8002180:	e025      	b.n	80021ce <HAL_GPIO_Init+0x25a>
 8002182:	2306      	movs	r3, #6
 8002184:	e023      	b.n	80021ce <HAL_GPIO_Init+0x25a>
 8002186:	2305      	movs	r3, #5
 8002188:	e021      	b.n	80021ce <HAL_GPIO_Init+0x25a>
 800218a:	2304      	movs	r3, #4
 800218c:	e01f      	b.n	80021ce <HAL_GPIO_Init+0x25a>
 800218e:	2303      	movs	r3, #3
 8002190:	e01d      	b.n	80021ce <HAL_GPIO_Init+0x25a>
 8002192:	2302      	movs	r3, #2
 8002194:	e01b      	b.n	80021ce <HAL_GPIO_Init+0x25a>
 8002196:	2301      	movs	r3, #1
 8002198:	e019      	b.n	80021ce <HAL_GPIO_Init+0x25a>
 800219a:	bf00      	nop
 800219c:	58000080 	.word	0x58000080
 80021a0:	58024400 	.word	0x58024400
 80021a4:	58000400 	.word	0x58000400
 80021a8:	58020000 	.word	0x58020000
 80021ac:	58020400 	.word	0x58020400
 80021b0:	58020800 	.word	0x58020800
 80021b4:	58020c00 	.word	0x58020c00
 80021b8:	58021000 	.word	0x58021000
 80021bc:	58021400 	.word	0x58021400
 80021c0:	58021800 	.word	0x58021800
 80021c4:	58021c00 	.word	0x58021c00
 80021c8:	58022400 	.word	0x58022400
 80021cc:	2300      	movs	r3, #0
 80021ce:	69fa      	ldr	r2, [r7, #28]
 80021d0:	f002 0203 	and.w	r2, r2, #3
 80021d4:	0092      	lsls	r2, r2, #2
 80021d6:	4093      	lsls	r3, r2
 80021d8:	69ba      	ldr	r2, [r7, #24]
 80021da:	4313      	orrs	r3, r2
 80021dc:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80021de:	4938      	ldr	r1, [pc, #224]	; (80022c0 <HAL_GPIO_Init+0x34c>)
 80021e0:	69fb      	ldr	r3, [r7, #28]
 80021e2:	089b      	lsrs	r3, r3, #2
 80021e4:	3302      	adds	r3, #2
 80021e6:	69ba      	ldr	r2, [r7, #24]
 80021e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80021ec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80021f4:	693b      	ldr	r3, [r7, #16]
 80021f6:	43db      	mvns	r3, r3
 80021f8:	69ba      	ldr	r2, [r7, #24]
 80021fa:	4013      	ands	r3, r2
 80021fc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002206:	2b00      	cmp	r3, #0
 8002208:	d003      	beq.n	8002212 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800220a:	69ba      	ldr	r2, [r7, #24]
 800220c:	693b      	ldr	r3, [r7, #16]
 800220e:	4313      	orrs	r3, r2
 8002210:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8002212:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002216:	69bb      	ldr	r3, [r7, #24]
 8002218:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800221a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002222:	693b      	ldr	r3, [r7, #16]
 8002224:	43db      	mvns	r3, r3
 8002226:	69ba      	ldr	r2, [r7, #24]
 8002228:	4013      	ands	r3, r2
 800222a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002234:	2b00      	cmp	r3, #0
 8002236:	d003      	beq.n	8002240 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8002238:	69ba      	ldr	r2, [r7, #24]
 800223a:	693b      	ldr	r3, [r7, #16]
 800223c:	4313      	orrs	r3, r2
 800223e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002240:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002244:	69bb      	ldr	r3, [r7, #24]
 8002246:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800224e:	693b      	ldr	r3, [r7, #16]
 8002250:	43db      	mvns	r3, r3
 8002252:	69ba      	ldr	r2, [r7, #24]
 8002254:	4013      	ands	r3, r2
 8002256:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002260:	2b00      	cmp	r3, #0
 8002262:	d003      	beq.n	800226c <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8002264:	69ba      	ldr	r2, [r7, #24]
 8002266:	693b      	ldr	r3, [r7, #16]
 8002268:	4313      	orrs	r3, r2
 800226a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800226c:	697b      	ldr	r3, [r7, #20]
 800226e:	69ba      	ldr	r2, [r7, #24]
 8002270:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8002272:	697b      	ldr	r3, [r7, #20]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002278:	693b      	ldr	r3, [r7, #16]
 800227a:	43db      	mvns	r3, r3
 800227c:	69ba      	ldr	r2, [r7, #24]
 800227e:	4013      	ands	r3, r2
 8002280:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800228a:	2b00      	cmp	r3, #0
 800228c:	d003      	beq.n	8002296 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 800228e:	69ba      	ldr	r2, [r7, #24]
 8002290:	693b      	ldr	r3, [r7, #16]
 8002292:	4313      	orrs	r3, r2
 8002294:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002296:	697b      	ldr	r3, [r7, #20]
 8002298:	69ba      	ldr	r2, [r7, #24]
 800229a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800229c:	69fb      	ldr	r3, [r7, #28]
 800229e:	3301      	adds	r3, #1
 80022a0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	681a      	ldr	r2, [r3, #0]
 80022a6:	69fb      	ldr	r3, [r7, #28]
 80022a8:	fa22 f303 	lsr.w	r3, r2, r3
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	f47f ae6b 	bne.w	8001f88 <HAL_GPIO_Init+0x14>
  }
}
 80022b2:	bf00      	nop
 80022b4:	bf00      	nop
 80022b6:	3724      	adds	r7, #36	; 0x24
 80022b8:	46bd      	mov	sp, r7
 80022ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022be:	4770      	bx	lr
 80022c0:	58000400 	.word	0x58000400

080022c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022c4:	b480      	push	{r7}
 80022c6:	b083      	sub	sp, #12
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
 80022cc:	460b      	mov	r3, r1
 80022ce:	807b      	strh	r3, [r7, #2]
 80022d0:	4613      	mov	r3, r2
 80022d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80022d4:	787b      	ldrb	r3, [r7, #1]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d003      	beq.n	80022e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80022da:	887a      	ldrh	r2, [r7, #2]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80022e0:	e003      	b.n	80022ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80022e2:	887b      	ldrh	r3, [r7, #2]
 80022e4:	041a      	lsls	r2, r3, #16
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	619a      	str	r2, [r3, #24]
}
 80022ea:	bf00      	nop
 80022ec:	370c      	adds	r7, #12
 80022ee:	46bd      	mov	sp, r7
 80022f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f4:	4770      	bx	lr

080022f6 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80022f6:	b580      	push	{r7, lr}
 80022f8:	b082      	sub	sp, #8
 80022fa:	af00      	add	r7, sp, #0
 80022fc:	4603      	mov	r3, r0
 80022fe:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8002300:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002304:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002308:	88fb      	ldrh	r3, [r7, #6]
 800230a:	4013      	ands	r3, r2
 800230c:	2b00      	cmp	r3, #0
 800230e:	d008      	beq.n	8002322 <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002310:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002314:	88fb      	ldrh	r3, [r7, #6]
 8002316:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800231a:	88fb      	ldrh	r3, [r7, #6]
 800231c:	4618      	mov	r0, r3
 800231e:	f000 f804 	bl	800232a <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8002322:	bf00      	nop
 8002324:	3708      	adds	r7, #8
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}

0800232a <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800232a:	b480      	push	{r7}
 800232c:	b083      	sub	sp, #12
 800232e:	af00      	add	r7, sp, #0
 8002330:	4603      	mov	r3, r0
 8002332:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002334:	bf00      	nop
 8002336:	370c      	adds	r7, #12
 8002338:	46bd      	mov	sp, r7
 800233a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233e:	4770      	bx	lr

08002340 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b084      	sub	sp, #16
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8002348:	4b19      	ldr	r3, [pc, #100]	; (80023b0 <HAL_PWREx_ConfigSupply+0x70>)
 800234a:	68db      	ldr	r3, [r3, #12]
 800234c:	f003 0304 	and.w	r3, r3, #4
 8002350:	2b04      	cmp	r3, #4
 8002352:	d00a      	beq.n	800236a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002354:	4b16      	ldr	r3, [pc, #88]	; (80023b0 <HAL_PWREx_ConfigSupply+0x70>)
 8002356:	68db      	ldr	r3, [r3, #12]
 8002358:	f003 0307 	and.w	r3, r3, #7
 800235c:	687a      	ldr	r2, [r7, #4]
 800235e:	429a      	cmp	r2, r3
 8002360:	d001      	beq.n	8002366 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002362:	2301      	movs	r3, #1
 8002364:	e01f      	b.n	80023a6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002366:	2300      	movs	r3, #0
 8002368:	e01d      	b.n	80023a6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800236a:	4b11      	ldr	r3, [pc, #68]	; (80023b0 <HAL_PWREx_ConfigSupply+0x70>)
 800236c:	68db      	ldr	r3, [r3, #12]
 800236e:	f023 0207 	bic.w	r2, r3, #7
 8002372:	490f      	ldr	r1, [pc, #60]	; (80023b0 <HAL_PWREx_ConfigSupply+0x70>)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	4313      	orrs	r3, r2
 8002378:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800237a:	f7ff fcdf 	bl	8001d3c <HAL_GetTick>
 800237e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002380:	e009      	b.n	8002396 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002382:	f7ff fcdb 	bl	8001d3c <HAL_GetTick>
 8002386:	4602      	mov	r2, r0
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	1ad3      	subs	r3, r2, r3
 800238c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002390:	d901      	bls.n	8002396 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	e007      	b.n	80023a6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002396:	4b06      	ldr	r3, [pc, #24]	; (80023b0 <HAL_PWREx_ConfigSupply+0x70>)
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800239e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80023a2:	d1ee      	bne.n	8002382 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80023a4:	2300      	movs	r3, #0
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	3710      	adds	r7, #16
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	58024800 	.word	0x58024800

080023b4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b08c      	sub	sp, #48	; 0x30
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d101      	bne.n	80023c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80023c2:	2301      	movs	r3, #1
 80023c4:	e397      	b.n	8002af6 <HAL_RCC_OscConfig+0x742>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f003 0301 	and.w	r3, r3, #1
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	f000 8087 	beq.w	80024e2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80023d4:	4b9e      	ldr	r3, [pc, #632]	; (8002650 <HAL_RCC_OscConfig+0x29c>)
 80023d6:	691b      	ldr	r3, [r3, #16]
 80023d8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80023dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80023de:	4b9c      	ldr	r3, [pc, #624]	; (8002650 <HAL_RCC_OscConfig+0x29c>)
 80023e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023e2:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80023e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023e6:	2b10      	cmp	r3, #16
 80023e8:	d007      	beq.n	80023fa <HAL_RCC_OscConfig+0x46>
 80023ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023ec:	2b18      	cmp	r3, #24
 80023ee:	d110      	bne.n	8002412 <HAL_RCC_OscConfig+0x5e>
 80023f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023f2:	f003 0303 	and.w	r3, r3, #3
 80023f6:	2b02      	cmp	r3, #2
 80023f8:	d10b      	bne.n	8002412 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023fa:	4b95      	ldr	r3, [pc, #596]	; (8002650 <HAL_RCC_OscConfig+0x29c>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002402:	2b00      	cmp	r3, #0
 8002404:	d06c      	beq.n	80024e0 <HAL_RCC_OscConfig+0x12c>
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d168      	bne.n	80024e0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800240e:	2301      	movs	r3, #1
 8002410:	e371      	b.n	8002af6 <HAL_RCC_OscConfig+0x742>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800241a:	d106      	bne.n	800242a <HAL_RCC_OscConfig+0x76>
 800241c:	4b8c      	ldr	r3, [pc, #560]	; (8002650 <HAL_RCC_OscConfig+0x29c>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a8b      	ldr	r2, [pc, #556]	; (8002650 <HAL_RCC_OscConfig+0x29c>)
 8002422:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002426:	6013      	str	r3, [r2, #0]
 8002428:	e02e      	b.n	8002488 <HAL_RCC_OscConfig+0xd4>
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d10c      	bne.n	800244c <HAL_RCC_OscConfig+0x98>
 8002432:	4b87      	ldr	r3, [pc, #540]	; (8002650 <HAL_RCC_OscConfig+0x29c>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4a86      	ldr	r2, [pc, #536]	; (8002650 <HAL_RCC_OscConfig+0x29c>)
 8002438:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800243c:	6013      	str	r3, [r2, #0]
 800243e:	4b84      	ldr	r3, [pc, #528]	; (8002650 <HAL_RCC_OscConfig+0x29c>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4a83      	ldr	r2, [pc, #524]	; (8002650 <HAL_RCC_OscConfig+0x29c>)
 8002444:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002448:	6013      	str	r3, [r2, #0]
 800244a:	e01d      	b.n	8002488 <HAL_RCC_OscConfig+0xd4>
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002454:	d10c      	bne.n	8002470 <HAL_RCC_OscConfig+0xbc>
 8002456:	4b7e      	ldr	r3, [pc, #504]	; (8002650 <HAL_RCC_OscConfig+0x29c>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4a7d      	ldr	r2, [pc, #500]	; (8002650 <HAL_RCC_OscConfig+0x29c>)
 800245c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002460:	6013      	str	r3, [r2, #0]
 8002462:	4b7b      	ldr	r3, [pc, #492]	; (8002650 <HAL_RCC_OscConfig+0x29c>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4a7a      	ldr	r2, [pc, #488]	; (8002650 <HAL_RCC_OscConfig+0x29c>)
 8002468:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800246c:	6013      	str	r3, [r2, #0]
 800246e:	e00b      	b.n	8002488 <HAL_RCC_OscConfig+0xd4>
 8002470:	4b77      	ldr	r3, [pc, #476]	; (8002650 <HAL_RCC_OscConfig+0x29c>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	4a76      	ldr	r2, [pc, #472]	; (8002650 <HAL_RCC_OscConfig+0x29c>)
 8002476:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800247a:	6013      	str	r3, [r2, #0]
 800247c:	4b74      	ldr	r3, [pc, #464]	; (8002650 <HAL_RCC_OscConfig+0x29c>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a73      	ldr	r2, [pc, #460]	; (8002650 <HAL_RCC_OscConfig+0x29c>)
 8002482:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002486:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d013      	beq.n	80024b8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002490:	f7ff fc54 	bl	8001d3c <HAL_GetTick>
 8002494:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002496:	e008      	b.n	80024aa <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002498:	f7ff fc50 	bl	8001d3c <HAL_GetTick>
 800249c:	4602      	mov	r2, r0
 800249e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024a0:	1ad3      	subs	r3, r2, r3
 80024a2:	2b64      	cmp	r3, #100	; 0x64
 80024a4:	d901      	bls.n	80024aa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80024a6:	2303      	movs	r3, #3
 80024a8:	e325      	b.n	8002af6 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80024aa:	4b69      	ldr	r3, [pc, #420]	; (8002650 <HAL_RCC_OscConfig+0x29c>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d0f0      	beq.n	8002498 <HAL_RCC_OscConfig+0xe4>
 80024b6:	e014      	b.n	80024e2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024b8:	f7ff fc40 	bl	8001d3c <HAL_GetTick>
 80024bc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80024be:	e008      	b.n	80024d2 <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80024c0:	f7ff fc3c 	bl	8001d3c <HAL_GetTick>
 80024c4:	4602      	mov	r2, r0
 80024c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024c8:	1ad3      	subs	r3, r2, r3
 80024ca:	2b64      	cmp	r3, #100	; 0x64
 80024cc:	d901      	bls.n	80024d2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80024ce:	2303      	movs	r3, #3
 80024d0:	e311      	b.n	8002af6 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80024d2:	4b5f      	ldr	r3, [pc, #380]	; (8002650 <HAL_RCC_OscConfig+0x29c>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d1f0      	bne.n	80024c0 <HAL_RCC_OscConfig+0x10c>
 80024de:	e000      	b.n	80024e2 <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f003 0302 	and.w	r3, r3, #2
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	f000 808a 	beq.w	8002604 <HAL_RCC_OscConfig+0x250>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80024f0:	4b57      	ldr	r3, [pc, #348]	; (8002650 <HAL_RCC_OscConfig+0x29c>)
 80024f2:	691b      	ldr	r3, [r3, #16]
 80024f4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80024f8:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80024fa:	4b55      	ldr	r3, [pc, #340]	; (8002650 <HAL_RCC_OscConfig+0x29c>)
 80024fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024fe:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002500:	6a3b      	ldr	r3, [r7, #32]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d007      	beq.n	8002516 <HAL_RCC_OscConfig+0x162>
 8002506:	6a3b      	ldr	r3, [r7, #32]
 8002508:	2b18      	cmp	r3, #24
 800250a:	d137      	bne.n	800257c <HAL_RCC_OscConfig+0x1c8>
 800250c:	69fb      	ldr	r3, [r7, #28]
 800250e:	f003 0303 	and.w	r3, r3, #3
 8002512:	2b00      	cmp	r3, #0
 8002514:	d132      	bne.n	800257c <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002516:	4b4e      	ldr	r3, [pc, #312]	; (8002650 <HAL_RCC_OscConfig+0x29c>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f003 0304 	and.w	r3, r3, #4
 800251e:	2b00      	cmp	r3, #0
 8002520:	d005      	beq.n	800252e <HAL_RCC_OscConfig+0x17a>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	68db      	ldr	r3, [r3, #12]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d101      	bne.n	800252e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800252a:	2301      	movs	r3, #1
 800252c:	e2e3      	b.n	8002af6 <HAL_RCC_OscConfig+0x742>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800252e:	4b48      	ldr	r3, [pc, #288]	; (8002650 <HAL_RCC_OscConfig+0x29c>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f023 0219 	bic.w	r2, r3, #25
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	68db      	ldr	r3, [r3, #12]
 800253a:	4945      	ldr	r1, [pc, #276]	; (8002650 <HAL_RCC_OscConfig+0x29c>)
 800253c:	4313      	orrs	r3, r2
 800253e:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002540:	f7ff fbfc 	bl	8001d3c <HAL_GetTick>
 8002544:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002546:	e008      	b.n	800255a <HAL_RCC_OscConfig+0x1a6>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002548:	f7ff fbf8 	bl	8001d3c <HAL_GetTick>
 800254c:	4602      	mov	r2, r0
 800254e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002550:	1ad3      	subs	r3, r2, r3
 8002552:	2b02      	cmp	r3, #2
 8002554:	d901      	bls.n	800255a <HAL_RCC_OscConfig+0x1a6>
            {
              return HAL_TIMEOUT;
 8002556:	2303      	movs	r3, #3
 8002558:	e2cd      	b.n	8002af6 <HAL_RCC_OscConfig+0x742>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800255a:	4b3d      	ldr	r3, [pc, #244]	; (8002650 <HAL_RCC_OscConfig+0x29c>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f003 0304 	and.w	r3, r3, #4
 8002562:	2b00      	cmp	r3, #0
 8002564:	d0f0      	beq.n	8002548 <HAL_RCC_OscConfig+0x194>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002566:	4b3a      	ldr	r3, [pc, #232]	; (8002650 <HAL_RCC_OscConfig+0x29c>)
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	691b      	ldr	r3, [r3, #16]
 8002572:	061b      	lsls	r3, r3, #24
 8002574:	4936      	ldr	r1, [pc, #216]	; (8002650 <HAL_RCC_OscConfig+0x29c>)
 8002576:	4313      	orrs	r3, r2
 8002578:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800257a:	e043      	b.n	8002604 <HAL_RCC_OscConfig+0x250>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	68db      	ldr	r3, [r3, #12]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d026      	beq.n	80025d2 <HAL_RCC_OscConfig+0x21e>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002584:	4b32      	ldr	r3, [pc, #200]	; (8002650 <HAL_RCC_OscConfig+0x29c>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f023 0219 	bic.w	r2, r3, #25
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	68db      	ldr	r3, [r3, #12]
 8002590:	492f      	ldr	r1, [pc, #188]	; (8002650 <HAL_RCC_OscConfig+0x29c>)
 8002592:	4313      	orrs	r3, r2
 8002594:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002596:	f7ff fbd1 	bl	8001d3c <HAL_GetTick>
 800259a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800259c:	e008      	b.n	80025b0 <HAL_RCC_OscConfig+0x1fc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800259e:	f7ff fbcd 	bl	8001d3c <HAL_GetTick>
 80025a2:	4602      	mov	r2, r0
 80025a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025a6:	1ad3      	subs	r3, r2, r3
 80025a8:	2b02      	cmp	r3, #2
 80025aa:	d901      	bls.n	80025b0 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80025ac:	2303      	movs	r3, #3
 80025ae:	e2a2      	b.n	8002af6 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80025b0:	4b27      	ldr	r3, [pc, #156]	; (8002650 <HAL_RCC_OscConfig+0x29c>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f003 0304 	and.w	r3, r3, #4
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d0f0      	beq.n	800259e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025bc:	4b24      	ldr	r3, [pc, #144]	; (8002650 <HAL_RCC_OscConfig+0x29c>)
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	691b      	ldr	r3, [r3, #16]
 80025c8:	061b      	lsls	r3, r3, #24
 80025ca:	4921      	ldr	r1, [pc, #132]	; (8002650 <HAL_RCC_OscConfig+0x29c>)
 80025cc:	4313      	orrs	r3, r2
 80025ce:	604b      	str	r3, [r1, #4]
 80025d0:	e018      	b.n	8002604 <HAL_RCC_OscConfig+0x250>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025d2:	4b1f      	ldr	r3, [pc, #124]	; (8002650 <HAL_RCC_OscConfig+0x29c>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4a1e      	ldr	r2, [pc, #120]	; (8002650 <HAL_RCC_OscConfig+0x29c>)
 80025d8:	f023 0301 	bic.w	r3, r3, #1
 80025dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025de:	f7ff fbad 	bl	8001d3c <HAL_GetTick>
 80025e2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80025e4:	e008      	b.n	80025f8 <HAL_RCC_OscConfig+0x244>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80025e6:	f7ff fba9 	bl	8001d3c <HAL_GetTick>
 80025ea:	4602      	mov	r2, r0
 80025ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ee:	1ad3      	subs	r3, r2, r3
 80025f0:	2b02      	cmp	r3, #2
 80025f2:	d901      	bls.n	80025f8 <HAL_RCC_OscConfig+0x244>
          {
            return HAL_TIMEOUT;
 80025f4:	2303      	movs	r3, #3
 80025f6:	e27e      	b.n	8002af6 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80025f8:	4b15      	ldr	r3, [pc, #84]	; (8002650 <HAL_RCC_OscConfig+0x29c>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f003 0304 	and.w	r3, r3, #4
 8002600:	2b00      	cmp	r3, #0
 8002602:	d1f0      	bne.n	80025e6 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f003 0310 	and.w	r3, r3, #16
 800260c:	2b00      	cmp	r3, #0
 800260e:	d06d      	beq.n	80026ec <HAL_RCC_OscConfig+0x338>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002610:	4b0f      	ldr	r3, [pc, #60]	; (8002650 <HAL_RCC_OscConfig+0x29c>)
 8002612:	691b      	ldr	r3, [r3, #16]
 8002614:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002618:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800261a:	4b0d      	ldr	r3, [pc, #52]	; (8002650 <HAL_RCC_OscConfig+0x29c>)
 800261c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800261e:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002620:	69bb      	ldr	r3, [r7, #24]
 8002622:	2b08      	cmp	r3, #8
 8002624:	d007      	beq.n	8002636 <HAL_RCC_OscConfig+0x282>
 8002626:	69bb      	ldr	r3, [r7, #24]
 8002628:	2b18      	cmp	r3, #24
 800262a:	d11e      	bne.n	800266a <HAL_RCC_OscConfig+0x2b6>
 800262c:	697b      	ldr	r3, [r7, #20]
 800262e:	f003 0303 	and.w	r3, r3, #3
 8002632:	2b01      	cmp	r3, #1
 8002634:	d119      	bne.n	800266a <HAL_RCC_OscConfig+0x2b6>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002636:	4b06      	ldr	r3, [pc, #24]	; (8002650 <HAL_RCC_OscConfig+0x29c>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800263e:	2b00      	cmp	r3, #0
 8002640:	d008      	beq.n	8002654 <HAL_RCC_OscConfig+0x2a0>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	69db      	ldr	r3, [r3, #28]
 8002646:	2b80      	cmp	r3, #128	; 0x80
 8002648:	d004      	beq.n	8002654 <HAL_RCC_OscConfig+0x2a0>
      {
        return HAL_ERROR;
 800264a:	2301      	movs	r3, #1
 800264c:	e253      	b.n	8002af6 <HAL_RCC_OscConfig+0x742>
 800264e:	bf00      	nop
 8002650:	58024400 	.word	0x58024400
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002654:	4ba3      	ldr	r3, [pc, #652]	; (80028e4 <HAL_RCC_OscConfig+0x530>)
 8002656:	68db      	ldr	r3, [r3, #12]
 8002658:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6a1b      	ldr	r3, [r3, #32]
 8002660:	061b      	lsls	r3, r3, #24
 8002662:	49a0      	ldr	r1, [pc, #640]	; (80028e4 <HAL_RCC_OscConfig+0x530>)
 8002664:	4313      	orrs	r3, r2
 8002666:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002668:	e040      	b.n	80026ec <HAL_RCC_OscConfig+0x338>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	69db      	ldr	r3, [r3, #28]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d023      	beq.n	80026ba <HAL_RCC_OscConfig+0x306>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002672:	4b9c      	ldr	r3, [pc, #624]	; (80028e4 <HAL_RCC_OscConfig+0x530>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4a9b      	ldr	r2, [pc, #620]	; (80028e4 <HAL_RCC_OscConfig+0x530>)
 8002678:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800267c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800267e:	f7ff fb5d 	bl	8001d3c <HAL_GetTick>
 8002682:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002684:	e008      	b.n	8002698 <HAL_RCC_OscConfig+0x2e4>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8002686:	f7ff fb59 	bl	8001d3c <HAL_GetTick>
 800268a:	4602      	mov	r2, r0
 800268c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800268e:	1ad3      	subs	r3, r2, r3
 8002690:	2b02      	cmp	r3, #2
 8002692:	d901      	bls.n	8002698 <HAL_RCC_OscConfig+0x2e4>
          {
            return HAL_TIMEOUT;
 8002694:	2303      	movs	r3, #3
 8002696:	e22e      	b.n	8002af6 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002698:	4b92      	ldr	r3, [pc, #584]	; (80028e4 <HAL_RCC_OscConfig+0x530>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d0f0      	beq.n	8002686 <HAL_RCC_OscConfig+0x2d2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80026a4:	4b8f      	ldr	r3, [pc, #572]	; (80028e4 <HAL_RCC_OscConfig+0x530>)
 80026a6:	68db      	ldr	r3, [r3, #12]
 80026a8:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6a1b      	ldr	r3, [r3, #32]
 80026b0:	061b      	lsls	r3, r3, #24
 80026b2:	498c      	ldr	r1, [pc, #560]	; (80028e4 <HAL_RCC_OscConfig+0x530>)
 80026b4:	4313      	orrs	r3, r2
 80026b6:	60cb      	str	r3, [r1, #12]
 80026b8:	e018      	b.n	80026ec <HAL_RCC_OscConfig+0x338>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80026ba:	4b8a      	ldr	r3, [pc, #552]	; (80028e4 <HAL_RCC_OscConfig+0x530>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4a89      	ldr	r2, [pc, #548]	; (80028e4 <HAL_RCC_OscConfig+0x530>)
 80026c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80026c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026c6:	f7ff fb39 	bl	8001d3c <HAL_GetTick>
 80026ca:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80026cc:	e008      	b.n	80026e0 <HAL_RCC_OscConfig+0x32c>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80026ce:	f7ff fb35 	bl	8001d3c <HAL_GetTick>
 80026d2:	4602      	mov	r2, r0
 80026d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026d6:	1ad3      	subs	r3, r2, r3
 80026d8:	2b02      	cmp	r3, #2
 80026da:	d901      	bls.n	80026e0 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 80026dc:	2303      	movs	r3, #3
 80026de:	e20a      	b.n	8002af6 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80026e0:	4b80      	ldr	r3, [pc, #512]	; (80028e4 <HAL_RCC_OscConfig+0x530>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d1f0      	bne.n	80026ce <HAL_RCC_OscConfig+0x31a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f003 0308 	and.w	r3, r3, #8
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d036      	beq.n	8002766 <HAL_RCC_OscConfig+0x3b2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	695b      	ldr	r3, [r3, #20]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d019      	beq.n	8002734 <HAL_RCC_OscConfig+0x380>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002700:	4b78      	ldr	r3, [pc, #480]	; (80028e4 <HAL_RCC_OscConfig+0x530>)
 8002702:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002704:	4a77      	ldr	r2, [pc, #476]	; (80028e4 <HAL_RCC_OscConfig+0x530>)
 8002706:	f043 0301 	orr.w	r3, r3, #1
 800270a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800270c:	f7ff fb16 	bl	8001d3c <HAL_GetTick>
 8002710:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002712:	e008      	b.n	8002726 <HAL_RCC_OscConfig+0x372>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002714:	f7ff fb12 	bl	8001d3c <HAL_GetTick>
 8002718:	4602      	mov	r2, r0
 800271a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800271c:	1ad3      	subs	r3, r2, r3
 800271e:	2b02      	cmp	r3, #2
 8002720:	d901      	bls.n	8002726 <HAL_RCC_OscConfig+0x372>
        {
          return HAL_TIMEOUT;
 8002722:	2303      	movs	r3, #3
 8002724:	e1e7      	b.n	8002af6 <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002726:	4b6f      	ldr	r3, [pc, #444]	; (80028e4 <HAL_RCC_OscConfig+0x530>)
 8002728:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800272a:	f003 0302 	and.w	r3, r3, #2
 800272e:	2b00      	cmp	r3, #0
 8002730:	d0f0      	beq.n	8002714 <HAL_RCC_OscConfig+0x360>
 8002732:	e018      	b.n	8002766 <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002734:	4b6b      	ldr	r3, [pc, #428]	; (80028e4 <HAL_RCC_OscConfig+0x530>)
 8002736:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002738:	4a6a      	ldr	r2, [pc, #424]	; (80028e4 <HAL_RCC_OscConfig+0x530>)
 800273a:	f023 0301 	bic.w	r3, r3, #1
 800273e:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002740:	f7ff fafc 	bl	8001d3c <HAL_GetTick>
 8002744:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002746:	e008      	b.n	800275a <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002748:	f7ff faf8 	bl	8001d3c <HAL_GetTick>
 800274c:	4602      	mov	r2, r0
 800274e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002750:	1ad3      	subs	r3, r2, r3
 8002752:	2b02      	cmp	r3, #2
 8002754:	d901      	bls.n	800275a <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 8002756:	2303      	movs	r3, #3
 8002758:	e1cd      	b.n	8002af6 <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800275a:	4b62      	ldr	r3, [pc, #392]	; (80028e4 <HAL_RCC_OscConfig+0x530>)
 800275c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800275e:	f003 0302 	and.w	r3, r3, #2
 8002762:	2b00      	cmp	r3, #0
 8002764:	d1f0      	bne.n	8002748 <HAL_RCC_OscConfig+0x394>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f003 0320 	and.w	r3, r3, #32
 800276e:	2b00      	cmp	r3, #0
 8002770:	d036      	beq.n	80027e0 <HAL_RCC_OscConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	699b      	ldr	r3, [r3, #24]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d019      	beq.n	80027ae <HAL_RCC_OscConfig+0x3fa>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800277a:	4b5a      	ldr	r3, [pc, #360]	; (80028e4 <HAL_RCC_OscConfig+0x530>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4a59      	ldr	r2, [pc, #356]	; (80028e4 <HAL_RCC_OscConfig+0x530>)
 8002780:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002784:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002786:	f7ff fad9 	bl	8001d3c <HAL_GetTick>
 800278a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800278c:	e008      	b.n	80027a0 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800278e:	f7ff fad5 	bl	8001d3c <HAL_GetTick>
 8002792:	4602      	mov	r2, r0
 8002794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002796:	1ad3      	subs	r3, r2, r3
 8002798:	2b02      	cmp	r3, #2
 800279a:	d901      	bls.n	80027a0 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 800279c:	2303      	movs	r3, #3
 800279e:	e1aa      	b.n	8002af6 <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80027a0:	4b50      	ldr	r3, [pc, #320]	; (80028e4 <HAL_RCC_OscConfig+0x530>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d0f0      	beq.n	800278e <HAL_RCC_OscConfig+0x3da>
 80027ac:	e018      	b.n	80027e0 <HAL_RCC_OscConfig+0x42c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80027ae:	4b4d      	ldr	r3, [pc, #308]	; (80028e4 <HAL_RCC_OscConfig+0x530>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4a4c      	ldr	r2, [pc, #304]	; (80028e4 <HAL_RCC_OscConfig+0x530>)
 80027b4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80027b8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80027ba:	f7ff fabf 	bl	8001d3c <HAL_GetTick>
 80027be:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80027c0:	e008      	b.n	80027d4 <HAL_RCC_OscConfig+0x420>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80027c2:	f7ff fabb 	bl	8001d3c <HAL_GetTick>
 80027c6:	4602      	mov	r2, r0
 80027c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ca:	1ad3      	subs	r3, r2, r3
 80027cc:	2b02      	cmp	r3, #2
 80027ce:	d901      	bls.n	80027d4 <HAL_RCC_OscConfig+0x420>
        {
          return HAL_TIMEOUT;
 80027d0:	2303      	movs	r3, #3
 80027d2:	e190      	b.n	8002af6 <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80027d4:	4b43      	ldr	r3, [pc, #268]	; (80028e4 <HAL_RCC_OscConfig+0x530>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d1f0      	bne.n	80027c2 <HAL_RCC_OscConfig+0x40e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f003 0304 	and.w	r3, r3, #4
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	f000 8085 	beq.w	80028f8 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80027ee:	4b3e      	ldr	r3, [pc, #248]	; (80028e8 <HAL_RCC_OscConfig+0x534>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4a3d      	ldr	r2, [pc, #244]	; (80028e8 <HAL_RCC_OscConfig+0x534>)
 80027f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027f8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80027fa:	f7ff fa9f 	bl	8001d3c <HAL_GetTick>
 80027fe:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002800:	e008      	b.n	8002814 <HAL_RCC_OscConfig+0x460>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002802:	f7ff fa9b 	bl	8001d3c <HAL_GetTick>
 8002806:	4602      	mov	r2, r0
 8002808:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800280a:	1ad3      	subs	r3, r2, r3
 800280c:	2b64      	cmp	r3, #100	; 0x64
 800280e:	d901      	bls.n	8002814 <HAL_RCC_OscConfig+0x460>
      {
        return HAL_TIMEOUT;
 8002810:	2303      	movs	r3, #3
 8002812:	e170      	b.n	8002af6 <HAL_RCC_OscConfig+0x742>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002814:	4b34      	ldr	r3, [pc, #208]	; (80028e8 <HAL_RCC_OscConfig+0x534>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800281c:	2b00      	cmp	r3, #0
 800281e:	d0f0      	beq.n	8002802 <HAL_RCC_OscConfig+0x44e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	689b      	ldr	r3, [r3, #8]
 8002824:	2b01      	cmp	r3, #1
 8002826:	d106      	bne.n	8002836 <HAL_RCC_OscConfig+0x482>
 8002828:	4b2e      	ldr	r3, [pc, #184]	; (80028e4 <HAL_RCC_OscConfig+0x530>)
 800282a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800282c:	4a2d      	ldr	r2, [pc, #180]	; (80028e4 <HAL_RCC_OscConfig+0x530>)
 800282e:	f043 0301 	orr.w	r3, r3, #1
 8002832:	6713      	str	r3, [r2, #112]	; 0x70
 8002834:	e02d      	b.n	8002892 <HAL_RCC_OscConfig+0x4de>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	689b      	ldr	r3, [r3, #8]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d10c      	bne.n	8002858 <HAL_RCC_OscConfig+0x4a4>
 800283e:	4b29      	ldr	r3, [pc, #164]	; (80028e4 <HAL_RCC_OscConfig+0x530>)
 8002840:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002842:	4a28      	ldr	r2, [pc, #160]	; (80028e4 <HAL_RCC_OscConfig+0x530>)
 8002844:	f023 0301 	bic.w	r3, r3, #1
 8002848:	6713      	str	r3, [r2, #112]	; 0x70
 800284a:	4b26      	ldr	r3, [pc, #152]	; (80028e4 <HAL_RCC_OscConfig+0x530>)
 800284c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800284e:	4a25      	ldr	r2, [pc, #148]	; (80028e4 <HAL_RCC_OscConfig+0x530>)
 8002850:	f023 0304 	bic.w	r3, r3, #4
 8002854:	6713      	str	r3, [r2, #112]	; 0x70
 8002856:	e01c      	b.n	8002892 <HAL_RCC_OscConfig+0x4de>
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	689b      	ldr	r3, [r3, #8]
 800285c:	2b05      	cmp	r3, #5
 800285e:	d10c      	bne.n	800287a <HAL_RCC_OscConfig+0x4c6>
 8002860:	4b20      	ldr	r3, [pc, #128]	; (80028e4 <HAL_RCC_OscConfig+0x530>)
 8002862:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002864:	4a1f      	ldr	r2, [pc, #124]	; (80028e4 <HAL_RCC_OscConfig+0x530>)
 8002866:	f043 0304 	orr.w	r3, r3, #4
 800286a:	6713      	str	r3, [r2, #112]	; 0x70
 800286c:	4b1d      	ldr	r3, [pc, #116]	; (80028e4 <HAL_RCC_OscConfig+0x530>)
 800286e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002870:	4a1c      	ldr	r2, [pc, #112]	; (80028e4 <HAL_RCC_OscConfig+0x530>)
 8002872:	f043 0301 	orr.w	r3, r3, #1
 8002876:	6713      	str	r3, [r2, #112]	; 0x70
 8002878:	e00b      	b.n	8002892 <HAL_RCC_OscConfig+0x4de>
 800287a:	4b1a      	ldr	r3, [pc, #104]	; (80028e4 <HAL_RCC_OscConfig+0x530>)
 800287c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800287e:	4a19      	ldr	r2, [pc, #100]	; (80028e4 <HAL_RCC_OscConfig+0x530>)
 8002880:	f023 0301 	bic.w	r3, r3, #1
 8002884:	6713      	str	r3, [r2, #112]	; 0x70
 8002886:	4b17      	ldr	r3, [pc, #92]	; (80028e4 <HAL_RCC_OscConfig+0x530>)
 8002888:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800288a:	4a16      	ldr	r2, [pc, #88]	; (80028e4 <HAL_RCC_OscConfig+0x530>)
 800288c:	f023 0304 	bic.w	r3, r3, #4
 8002890:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	689b      	ldr	r3, [r3, #8]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d015      	beq.n	80028c6 <HAL_RCC_OscConfig+0x512>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800289a:	f7ff fa4f 	bl	8001d3c <HAL_GetTick>
 800289e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80028a0:	e00a      	b.n	80028b8 <HAL_RCC_OscConfig+0x504>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80028a2:	f7ff fa4b 	bl	8001d3c <HAL_GetTick>
 80028a6:	4602      	mov	r2, r0
 80028a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028aa:	1ad3      	subs	r3, r2, r3
 80028ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80028b0:	4293      	cmp	r3, r2
 80028b2:	d901      	bls.n	80028b8 <HAL_RCC_OscConfig+0x504>
        {
          return HAL_TIMEOUT;
 80028b4:	2303      	movs	r3, #3
 80028b6:	e11e      	b.n	8002af6 <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80028b8:	4b0a      	ldr	r3, [pc, #40]	; (80028e4 <HAL_RCC_OscConfig+0x530>)
 80028ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028bc:	f003 0302 	and.w	r3, r3, #2
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d0ee      	beq.n	80028a2 <HAL_RCC_OscConfig+0x4ee>
 80028c4:	e018      	b.n	80028f8 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028c6:	f7ff fa39 	bl	8001d3c <HAL_GetTick>
 80028ca:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80028cc:	e00e      	b.n	80028ec <HAL_RCC_OscConfig+0x538>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80028ce:	f7ff fa35 	bl	8001d3c <HAL_GetTick>
 80028d2:	4602      	mov	r2, r0
 80028d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028d6:	1ad3      	subs	r3, r2, r3
 80028d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80028dc:	4293      	cmp	r3, r2
 80028de:	d905      	bls.n	80028ec <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 80028e0:	2303      	movs	r3, #3
 80028e2:	e108      	b.n	8002af6 <HAL_RCC_OscConfig+0x742>
 80028e4:	58024400 	.word	0x58024400
 80028e8:	58024800 	.word	0x58024800
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80028ec:	4b84      	ldr	r3, [pc, #528]	; (8002b00 <HAL_RCC_OscConfig+0x74c>)
 80028ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028f0:	f003 0302 	and.w	r3, r3, #2
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d1ea      	bne.n	80028ce <HAL_RCC_OscConfig+0x51a>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	f000 80f9 	beq.w	8002af4 <HAL_RCC_OscConfig+0x740>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002902:	4b7f      	ldr	r3, [pc, #508]	; (8002b00 <HAL_RCC_OscConfig+0x74c>)
 8002904:	691b      	ldr	r3, [r3, #16]
 8002906:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800290a:	2b18      	cmp	r3, #24
 800290c:	f000 80b4 	beq.w	8002a78 <HAL_RCC_OscConfig+0x6c4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002914:	2b02      	cmp	r3, #2
 8002916:	f040 8095 	bne.w	8002a44 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800291a:	4b79      	ldr	r3, [pc, #484]	; (8002b00 <HAL_RCC_OscConfig+0x74c>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	4a78      	ldr	r2, [pc, #480]	; (8002b00 <HAL_RCC_OscConfig+0x74c>)
 8002920:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002924:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002926:	f7ff fa09 	bl	8001d3c <HAL_GetTick>
 800292a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800292c:	e008      	b.n	8002940 <HAL_RCC_OscConfig+0x58c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800292e:	f7ff fa05 	bl	8001d3c <HAL_GetTick>
 8002932:	4602      	mov	r2, r0
 8002934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002936:	1ad3      	subs	r3, r2, r3
 8002938:	2b02      	cmp	r3, #2
 800293a:	d901      	bls.n	8002940 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 800293c:	2303      	movs	r3, #3
 800293e:	e0da      	b.n	8002af6 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002940:	4b6f      	ldr	r3, [pc, #444]	; (8002b00 <HAL_RCC_OscConfig+0x74c>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002948:	2b00      	cmp	r3, #0
 800294a:	d1f0      	bne.n	800292e <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800294c:	4b6c      	ldr	r3, [pc, #432]	; (8002b00 <HAL_RCC_OscConfig+0x74c>)
 800294e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002950:	4b6c      	ldr	r3, [pc, #432]	; (8002b04 <HAL_RCC_OscConfig+0x750>)
 8002952:	4013      	ands	r3, r2
 8002954:	687a      	ldr	r2, [r7, #4]
 8002956:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8002958:	687a      	ldr	r2, [r7, #4]
 800295a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800295c:	0112      	lsls	r2, r2, #4
 800295e:	430a      	orrs	r2, r1
 8002960:	4967      	ldr	r1, [pc, #412]	; (8002b00 <HAL_RCC_OscConfig+0x74c>)
 8002962:	4313      	orrs	r3, r2
 8002964:	628b      	str	r3, [r1, #40]	; 0x28
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800296a:	3b01      	subs	r3, #1
 800296c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002974:	3b01      	subs	r3, #1
 8002976:	025b      	lsls	r3, r3, #9
 8002978:	b29b      	uxth	r3, r3
 800297a:	431a      	orrs	r2, r3
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002980:	3b01      	subs	r3, #1
 8002982:	041b      	lsls	r3, r3, #16
 8002984:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8002988:	431a      	orrs	r2, r3
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800298e:	3b01      	subs	r3, #1
 8002990:	061b      	lsls	r3, r3, #24
 8002992:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8002996:	495a      	ldr	r1, [pc, #360]	; (8002b00 <HAL_RCC_OscConfig+0x74c>)
 8002998:	4313      	orrs	r3, r2
 800299a:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 800299c:	4b58      	ldr	r3, [pc, #352]	; (8002b00 <HAL_RCC_OscConfig+0x74c>)
 800299e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029a0:	4a57      	ldr	r2, [pc, #348]	; (8002b00 <HAL_RCC_OscConfig+0x74c>)
 80029a2:	f023 0301 	bic.w	r3, r3, #1
 80029a6:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80029a8:	4b55      	ldr	r3, [pc, #340]	; (8002b00 <HAL_RCC_OscConfig+0x74c>)
 80029aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80029ac:	4b56      	ldr	r3, [pc, #344]	; (8002b08 <HAL_RCC_OscConfig+0x754>)
 80029ae:	4013      	ands	r3, r2
 80029b0:	687a      	ldr	r2, [r7, #4]
 80029b2:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80029b4:	00d2      	lsls	r2, r2, #3
 80029b6:	4952      	ldr	r1, [pc, #328]	; (8002b00 <HAL_RCC_OscConfig+0x74c>)
 80029b8:	4313      	orrs	r3, r2
 80029ba:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80029bc:	4b50      	ldr	r3, [pc, #320]	; (8002b00 <HAL_RCC_OscConfig+0x74c>)
 80029be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029c0:	f023 020c 	bic.w	r2, r3, #12
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029c8:	494d      	ldr	r1, [pc, #308]	; (8002b00 <HAL_RCC_OscConfig+0x74c>)
 80029ca:	4313      	orrs	r3, r2
 80029cc:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80029ce:	4b4c      	ldr	r3, [pc, #304]	; (8002b00 <HAL_RCC_OscConfig+0x74c>)
 80029d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029d2:	f023 0202 	bic.w	r2, r3, #2
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029da:	4949      	ldr	r1, [pc, #292]	; (8002b00 <HAL_RCC_OscConfig+0x74c>)
 80029dc:	4313      	orrs	r3, r2
 80029de:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80029e0:	4b47      	ldr	r3, [pc, #284]	; (8002b00 <HAL_RCC_OscConfig+0x74c>)
 80029e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029e4:	4a46      	ldr	r2, [pc, #280]	; (8002b00 <HAL_RCC_OscConfig+0x74c>)
 80029e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029ea:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80029ec:	4b44      	ldr	r3, [pc, #272]	; (8002b00 <HAL_RCC_OscConfig+0x74c>)
 80029ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029f0:	4a43      	ldr	r2, [pc, #268]	; (8002b00 <HAL_RCC_OscConfig+0x74c>)
 80029f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029f6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80029f8:	4b41      	ldr	r3, [pc, #260]	; (8002b00 <HAL_RCC_OscConfig+0x74c>)
 80029fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029fc:	4a40      	ldr	r2, [pc, #256]	; (8002b00 <HAL_RCC_OscConfig+0x74c>)
 80029fe:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a02:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8002a04:	4b3e      	ldr	r3, [pc, #248]	; (8002b00 <HAL_RCC_OscConfig+0x74c>)
 8002a06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a08:	4a3d      	ldr	r2, [pc, #244]	; (8002b00 <HAL_RCC_OscConfig+0x74c>)
 8002a0a:	f043 0301 	orr.w	r3, r3, #1
 8002a0e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a10:	4b3b      	ldr	r3, [pc, #236]	; (8002b00 <HAL_RCC_OscConfig+0x74c>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a3a      	ldr	r2, [pc, #232]	; (8002b00 <HAL_RCC_OscConfig+0x74c>)
 8002a16:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002a1a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a1c:	f7ff f98e 	bl	8001d3c <HAL_GetTick>
 8002a20:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002a22:	e008      	b.n	8002a36 <HAL_RCC_OscConfig+0x682>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a24:	f7ff f98a 	bl	8001d3c <HAL_GetTick>
 8002a28:	4602      	mov	r2, r0
 8002a2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a2c:	1ad3      	subs	r3, r2, r3
 8002a2e:	2b02      	cmp	r3, #2
 8002a30:	d901      	bls.n	8002a36 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8002a32:	2303      	movs	r3, #3
 8002a34:	e05f      	b.n	8002af6 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002a36:	4b32      	ldr	r3, [pc, #200]	; (8002b00 <HAL_RCC_OscConfig+0x74c>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d0f0      	beq.n	8002a24 <HAL_RCC_OscConfig+0x670>
 8002a42:	e057      	b.n	8002af4 <HAL_RCC_OscConfig+0x740>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a44:	4b2e      	ldr	r3, [pc, #184]	; (8002b00 <HAL_RCC_OscConfig+0x74c>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4a2d      	ldr	r2, [pc, #180]	; (8002b00 <HAL_RCC_OscConfig+0x74c>)
 8002a4a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002a4e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a50:	f7ff f974 	bl	8001d3c <HAL_GetTick>
 8002a54:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002a56:	e008      	b.n	8002a6a <HAL_RCC_OscConfig+0x6b6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a58:	f7ff f970 	bl	8001d3c <HAL_GetTick>
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a60:	1ad3      	subs	r3, r2, r3
 8002a62:	2b02      	cmp	r3, #2
 8002a64:	d901      	bls.n	8002a6a <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8002a66:	2303      	movs	r3, #3
 8002a68:	e045      	b.n	8002af6 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002a6a:	4b25      	ldr	r3, [pc, #148]	; (8002b00 <HAL_RCC_OscConfig+0x74c>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d1f0      	bne.n	8002a58 <HAL_RCC_OscConfig+0x6a4>
 8002a76:	e03d      	b.n	8002af4 <HAL_RCC_OscConfig+0x740>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002a78:	4b21      	ldr	r3, [pc, #132]	; (8002b00 <HAL_RCC_OscConfig+0x74c>)
 8002a7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a7c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002a7e:	4b20      	ldr	r3, [pc, #128]	; (8002b00 <HAL_RCC_OscConfig+0x74c>)
 8002a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a82:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a88:	2b01      	cmp	r3, #1
 8002a8a:	d031      	beq.n	8002af0 <HAL_RCC_OscConfig+0x73c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a8c:	693b      	ldr	r3, [r7, #16]
 8002a8e:	f003 0203 	and.w	r2, r3, #3
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a96:	429a      	cmp	r2, r3
 8002a98:	d12a      	bne.n	8002af0 <HAL_RCC_OscConfig+0x73c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002a9a:	693b      	ldr	r3, [r7, #16]
 8002a9c:	091b      	lsrs	r3, r3, #4
 8002a9e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002aa6:	429a      	cmp	r2, r3
 8002aa8:	d122      	bne.n	8002af0 <HAL_RCC_OscConfig+0x73c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ab4:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002ab6:	429a      	cmp	r2, r3
 8002ab8:	d11a      	bne.n	8002af0 <HAL_RCC_OscConfig+0x73c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	0a5b      	lsrs	r3, r3, #9
 8002abe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ac6:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002ac8:	429a      	cmp	r2, r3
 8002aca:	d111      	bne.n	8002af0 <HAL_RCC_OscConfig+0x73c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	0c1b      	lsrs	r3, r3, #16
 8002ad0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ad8:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002ada:	429a      	cmp	r2, r3
 8002adc:	d108      	bne.n	8002af0 <HAL_RCC_OscConfig+0x73c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	0e1b      	lsrs	r3, r3, #24
 8002ae2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002aea:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002aec:	429a      	cmp	r2, r3
 8002aee:	d001      	beq.n	8002af4 <HAL_RCC_OscConfig+0x740>
      {
        return HAL_ERROR;
 8002af0:	2301      	movs	r3, #1
 8002af2:	e000      	b.n	8002af6 <HAL_RCC_OscConfig+0x742>
      }
    }
  }
  return HAL_OK;
 8002af4:	2300      	movs	r3, #0
}
 8002af6:	4618      	mov	r0, r3
 8002af8:	3730      	adds	r7, #48	; 0x30
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd80      	pop	{r7, pc}
 8002afe:	bf00      	nop
 8002b00:	58024400 	.word	0x58024400
 8002b04:	fffffc0c 	.word	0xfffffc0c
 8002b08:	ffff0007 	.word	0xffff0007

08002b0c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b086      	sub	sp, #24
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
 8002b14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d101      	bne.n	8002b20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	e19c      	b.n	8002e5a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002b20:	4b8a      	ldr	r3, [pc, #552]	; (8002d4c <HAL_RCC_ClockConfig+0x240>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f003 030f 	and.w	r3, r3, #15
 8002b28:	683a      	ldr	r2, [r7, #0]
 8002b2a:	429a      	cmp	r2, r3
 8002b2c:	d910      	bls.n	8002b50 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b2e:	4b87      	ldr	r3, [pc, #540]	; (8002d4c <HAL_RCC_ClockConfig+0x240>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f023 020f 	bic.w	r2, r3, #15
 8002b36:	4985      	ldr	r1, [pc, #532]	; (8002d4c <HAL_RCC_ClockConfig+0x240>)
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	4313      	orrs	r3, r2
 8002b3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b3e:	4b83      	ldr	r3, [pc, #524]	; (8002d4c <HAL_RCC_ClockConfig+0x240>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f003 030f 	and.w	r3, r3, #15
 8002b46:	683a      	ldr	r2, [r7, #0]
 8002b48:	429a      	cmp	r2, r3
 8002b4a:	d001      	beq.n	8002b50 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002b4c:	2301      	movs	r3, #1
 8002b4e:	e184      	b.n	8002e5a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f003 0304 	and.w	r3, r3, #4
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d010      	beq.n	8002b7e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	691a      	ldr	r2, [r3, #16]
 8002b60:	4b7b      	ldr	r3, [pc, #492]	; (8002d50 <HAL_RCC_ClockConfig+0x244>)
 8002b62:	699b      	ldr	r3, [r3, #24]
 8002b64:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002b68:	429a      	cmp	r2, r3
 8002b6a:	d908      	bls.n	8002b7e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002b6c:	4b78      	ldr	r3, [pc, #480]	; (8002d50 <HAL_RCC_ClockConfig+0x244>)
 8002b6e:	699b      	ldr	r3, [r3, #24]
 8002b70:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	691b      	ldr	r3, [r3, #16]
 8002b78:	4975      	ldr	r1, [pc, #468]	; (8002d50 <HAL_RCC_ClockConfig+0x244>)
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f003 0308 	and.w	r3, r3, #8
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d010      	beq.n	8002bac <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	695a      	ldr	r2, [r3, #20]
 8002b8e:	4b70      	ldr	r3, [pc, #448]	; (8002d50 <HAL_RCC_ClockConfig+0x244>)
 8002b90:	69db      	ldr	r3, [r3, #28]
 8002b92:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002b96:	429a      	cmp	r2, r3
 8002b98:	d908      	bls.n	8002bac <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002b9a:	4b6d      	ldr	r3, [pc, #436]	; (8002d50 <HAL_RCC_ClockConfig+0x244>)
 8002b9c:	69db      	ldr	r3, [r3, #28]
 8002b9e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	695b      	ldr	r3, [r3, #20]
 8002ba6:	496a      	ldr	r1, [pc, #424]	; (8002d50 <HAL_RCC_ClockConfig+0x244>)
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f003 0310 	and.w	r3, r3, #16
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d010      	beq.n	8002bda <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	699a      	ldr	r2, [r3, #24]
 8002bbc:	4b64      	ldr	r3, [pc, #400]	; (8002d50 <HAL_RCC_ClockConfig+0x244>)
 8002bbe:	69db      	ldr	r3, [r3, #28]
 8002bc0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002bc4:	429a      	cmp	r2, r3
 8002bc6:	d908      	bls.n	8002bda <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002bc8:	4b61      	ldr	r3, [pc, #388]	; (8002d50 <HAL_RCC_ClockConfig+0x244>)
 8002bca:	69db      	ldr	r3, [r3, #28]
 8002bcc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	699b      	ldr	r3, [r3, #24]
 8002bd4:	495e      	ldr	r1, [pc, #376]	; (8002d50 <HAL_RCC_ClockConfig+0x244>)
 8002bd6:	4313      	orrs	r3, r2
 8002bd8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f003 0320 	and.w	r3, r3, #32
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d010      	beq.n	8002c08 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	69da      	ldr	r2, [r3, #28]
 8002bea:	4b59      	ldr	r3, [pc, #356]	; (8002d50 <HAL_RCC_ClockConfig+0x244>)
 8002bec:	6a1b      	ldr	r3, [r3, #32]
 8002bee:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002bf2:	429a      	cmp	r2, r3
 8002bf4:	d908      	bls.n	8002c08 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8002bf6:	4b56      	ldr	r3, [pc, #344]	; (8002d50 <HAL_RCC_ClockConfig+0x244>)
 8002bf8:	6a1b      	ldr	r3, [r3, #32]
 8002bfa:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	69db      	ldr	r3, [r3, #28]
 8002c02:	4953      	ldr	r1, [pc, #332]	; (8002d50 <HAL_RCC_ClockConfig+0x244>)
 8002c04:	4313      	orrs	r3, r2
 8002c06:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f003 0302 	and.w	r3, r3, #2
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d010      	beq.n	8002c36 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	68da      	ldr	r2, [r3, #12]
 8002c18:	4b4d      	ldr	r3, [pc, #308]	; (8002d50 <HAL_RCC_ClockConfig+0x244>)
 8002c1a:	699b      	ldr	r3, [r3, #24]
 8002c1c:	f003 030f 	and.w	r3, r3, #15
 8002c20:	429a      	cmp	r2, r3
 8002c22:	d908      	bls.n	8002c36 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c24:	4b4a      	ldr	r3, [pc, #296]	; (8002d50 <HAL_RCC_ClockConfig+0x244>)
 8002c26:	699b      	ldr	r3, [r3, #24]
 8002c28:	f023 020f 	bic.w	r2, r3, #15
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	68db      	ldr	r3, [r3, #12]
 8002c30:	4947      	ldr	r1, [pc, #284]	; (8002d50 <HAL_RCC_ClockConfig+0x244>)
 8002c32:	4313      	orrs	r3, r2
 8002c34:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f003 0301 	and.w	r3, r3, #1
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d055      	beq.n	8002cee <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002c42:	4b43      	ldr	r3, [pc, #268]	; (8002d50 <HAL_RCC_ClockConfig+0x244>)
 8002c44:	699b      	ldr	r3, [r3, #24]
 8002c46:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	689b      	ldr	r3, [r3, #8]
 8002c4e:	4940      	ldr	r1, [pc, #256]	; (8002d50 <HAL_RCC_ClockConfig+0x244>)
 8002c50:	4313      	orrs	r3, r2
 8002c52:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	2b02      	cmp	r3, #2
 8002c5a:	d107      	bne.n	8002c6c <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002c5c:	4b3c      	ldr	r3, [pc, #240]	; (8002d50 <HAL_RCC_ClockConfig+0x244>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d121      	bne.n	8002cac <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002c68:	2301      	movs	r3, #1
 8002c6a:	e0f6      	b.n	8002e5a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	2b03      	cmp	r3, #3
 8002c72:	d107      	bne.n	8002c84 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002c74:	4b36      	ldr	r3, [pc, #216]	; (8002d50 <HAL_RCC_ClockConfig+0x244>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d115      	bne.n	8002cac <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002c80:	2301      	movs	r3, #1
 8002c82:	e0ea      	b.n	8002e5a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	2b01      	cmp	r3, #1
 8002c8a:	d107      	bne.n	8002c9c <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002c8c:	4b30      	ldr	r3, [pc, #192]	; (8002d50 <HAL_RCC_ClockConfig+0x244>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d109      	bne.n	8002cac <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002c98:	2301      	movs	r3, #1
 8002c9a:	e0de      	b.n	8002e5a <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002c9c:	4b2c      	ldr	r3, [pc, #176]	; (8002d50 <HAL_RCC_ClockConfig+0x244>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f003 0304 	and.w	r3, r3, #4
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d101      	bne.n	8002cac <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002ca8:	2301      	movs	r3, #1
 8002caa:	e0d6      	b.n	8002e5a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002cac:	4b28      	ldr	r3, [pc, #160]	; (8002d50 <HAL_RCC_ClockConfig+0x244>)
 8002cae:	691b      	ldr	r3, [r3, #16]
 8002cb0:	f023 0207 	bic.w	r2, r3, #7
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	4925      	ldr	r1, [pc, #148]	; (8002d50 <HAL_RCC_ClockConfig+0x244>)
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cbe:	f7ff f83d 	bl	8001d3c <HAL_GetTick>
 8002cc2:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cc4:	e00a      	b.n	8002cdc <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cc6:	f7ff f839 	bl	8001d3c <HAL_GetTick>
 8002cca:	4602      	mov	r2, r0
 8002ccc:	697b      	ldr	r3, [r7, #20]
 8002cce:	1ad3      	subs	r3, r2, r3
 8002cd0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cd4:	4293      	cmp	r3, r2
 8002cd6:	d901      	bls.n	8002cdc <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8002cd8:	2303      	movs	r3, #3
 8002cda:	e0be      	b.n	8002e5a <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cdc:	4b1c      	ldr	r3, [pc, #112]	; (8002d50 <HAL_RCC_ClockConfig+0x244>)
 8002cde:	691b      	ldr	r3, [r3, #16]
 8002ce0:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	00db      	lsls	r3, r3, #3
 8002cea:	429a      	cmp	r2, r3
 8002cec:	d1eb      	bne.n	8002cc6 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f003 0302 	and.w	r3, r3, #2
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d010      	beq.n	8002d1c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	68da      	ldr	r2, [r3, #12]
 8002cfe:	4b14      	ldr	r3, [pc, #80]	; (8002d50 <HAL_RCC_ClockConfig+0x244>)
 8002d00:	699b      	ldr	r3, [r3, #24]
 8002d02:	f003 030f 	and.w	r3, r3, #15
 8002d06:	429a      	cmp	r2, r3
 8002d08:	d208      	bcs.n	8002d1c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d0a:	4b11      	ldr	r3, [pc, #68]	; (8002d50 <HAL_RCC_ClockConfig+0x244>)
 8002d0c:	699b      	ldr	r3, [r3, #24]
 8002d0e:	f023 020f 	bic.w	r2, r3, #15
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	68db      	ldr	r3, [r3, #12]
 8002d16:	490e      	ldr	r1, [pc, #56]	; (8002d50 <HAL_RCC_ClockConfig+0x244>)
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002d1c:	4b0b      	ldr	r3, [pc, #44]	; (8002d4c <HAL_RCC_ClockConfig+0x240>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f003 030f 	and.w	r3, r3, #15
 8002d24:	683a      	ldr	r2, [r7, #0]
 8002d26:	429a      	cmp	r2, r3
 8002d28:	d214      	bcs.n	8002d54 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d2a:	4b08      	ldr	r3, [pc, #32]	; (8002d4c <HAL_RCC_ClockConfig+0x240>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f023 020f 	bic.w	r2, r3, #15
 8002d32:	4906      	ldr	r1, [pc, #24]	; (8002d4c <HAL_RCC_ClockConfig+0x240>)
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	4313      	orrs	r3, r2
 8002d38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d3a:	4b04      	ldr	r3, [pc, #16]	; (8002d4c <HAL_RCC_ClockConfig+0x240>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f003 030f 	and.w	r3, r3, #15
 8002d42:	683a      	ldr	r2, [r7, #0]
 8002d44:	429a      	cmp	r2, r3
 8002d46:	d005      	beq.n	8002d54 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002d48:	2301      	movs	r3, #1
 8002d4a:	e086      	b.n	8002e5a <HAL_RCC_ClockConfig+0x34e>
 8002d4c:	52002000 	.word	0x52002000
 8002d50:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f003 0304 	and.w	r3, r3, #4
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d010      	beq.n	8002d82 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	691a      	ldr	r2, [r3, #16]
 8002d64:	4b3f      	ldr	r3, [pc, #252]	; (8002e64 <HAL_RCC_ClockConfig+0x358>)
 8002d66:	699b      	ldr	r3, [r3, #24]
 8002d68:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002d6c:	429a      	cmp	r2, r3
 8002d6e:	d208      	bcs.n	8002d82 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002d70:	4b3c      	ldr	r3, [pc, #240]	; (8002e64 <HAL_RCC_ClockConfig+0x358>)
 8002d72:	699b      	ldr	r3, [r3, #24]
 8002d74:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	691b      	ldr	r3, [r3, #16]
 8002d7c:	4939      	ldr	r1, [pc, #228]	; (8002e64 <HAL_RCC_ClockConfig+0x358>)
 8002d7e:	4313      	orrs	r3, r2
 8002d80:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f003 0308 	and.w	r3, r3, #8
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d010      	beq.n	8002db0 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	695a      	ldr	r2, [r3, #20]
 8002d92:	4b34      	ldr	r3, [pc, #208]	; (8002e64 <HAL_RCC_ClockConfig+0x358>)
 8002d94:	69db      	ldr	r3, [r3, #28]
 8002d96:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002d9a:	429a      	cmp	r2, r3
 8002d9c:	d208      	bcs.n	8002db0 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002d9e:	4b31      	ldr	r3, [pc, #196]	; (8002e64 <HAL_RCC_ClockConfig+0x358>)
 8002da0:	69db      	ldr	r3, [r3, #28]
 8002da2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	695b      	ldr	r3, [r3, #20]
 8002daa:	492e      	ldr	r1, [pc, #184]	; (8002e64 <HAL_RCC_ClockConfig+0x358>)
 8002dac:	4313      	orrs	r3, r2
 8002dae:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f003 0310 	and.w	r3, r3, #16
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d010      	beq.n	8002dde <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	699a      	ldr	r2, [r3, #24]
 8002dc0:	4b28      	ldr	r3, [pc, #160]	; (8002e64 <HAL_RCC_ClockConfig+0x358>)
 8002dc2:	69db      	ldr	r3, [r3, #28]
 8002dc4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002dc8:	429a      	cmp	r2, r3
 8002dca:	d208      	bcs.n	8002dde <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002dcc:	4b25      	ldr	r3, [pc, #148]	; (8002e64 <HAL_RCC_ClockConfig+0x358>)
 8002dce:	69db      	ldr	r3, [r3, #28]
 8002dd0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	699b      	ldr	r3, [r3, #24]
 8002dd8:	4922      	ldr	r1, [pc, #136]	; (8002e64 <HAL_RCC_ClockConfig+0x358>)
 8002dda:	4313      	orrs	r3, r2
 8002ddc:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f003 0320 	and.w	r3, r3, #32
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d010      	beq.n	8002e0c <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	69da      	ldr	r2, [r3, #28]
 8002dee:	4b1d      	ldr	r3, [pc, #116]	; (8002e64 <HAL_RCC_ClockConfig+0x358>)
 8002df0:	6a1b      	ldr	r3, [r3, #32]
 8002df2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002df6:	429a      	cmp	r2, r3
 8002df8:	d208      	bcs.n	8002e0c <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8002dfa:	4b1a      	ldr	r3, [pc, #104]	; (8002e64 <HAL_RCC_ClockConfig+0x358>)
 8002dfc:	6a1b      	ldr	r3, [r3, #32]
 8002dfe:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	69db      	ldr	r3, [r3, #28]
 8002e06:	4917      	ldr	r1, [pc, #92]	; (8002e64 <HAL_RCC_ClockConfig+0x358>)
 8002e08:	4313      	orrs	r3, r2
 8002e0a:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002e0c:	f000 f834 	bl	8002e78 <HAL_RCC_GetSysClockFreq>
 8002e10:	4602      	mov	r2, r0
 8002e12:	4b14      	ldr	r3, [pc, #80]	; (8002e64 <HAL_RCC_ClockConfig+0x358>)
 8002e14:	699b      	ldr	r3, [r3, #24]
 8002e16:	0a1b      	lsrs	r3, r3, #8
 8002e18:	f003 030f 	and.w	r3, r3, #15
 8002e1c:	4912      	ldr	r1, [pc, #72]	; (8002e68 <HAL_RCC_ClockConfig+0x35c>)
 8002e1e:	5ccb      	ldrb	r3, [r1, r3]
 8002e20:	f003 031f 	and.w	r3, r3, #31
 8002e24:	fa22 f303 	lsr.w	r3, r2, r3
 8002e28:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002e2a:	4b0e      	ldr	r3, [pc, #56]	; (8002e64 <HAL_RCC_ClockConfig+0x358>)
 8002e2c:	699b      	ldr	r3, [r3, #24]
 8002e2e:	f003 030f 	and.w	r3, r3, #15
 8002e32:	4a0d      	ldr	r2, [pc, #52]	; (8002e68 <HAL_RCC_ClockConfig+0x35c>)
 8002e34:	5cd3      	ldrb	r3, [r2, r3]
 8002e36:	f003 031f 	and.w	r3, r3, #31
 8002e3a:	693a      	ldr	r2, [r7, #16]
 8002e3c:	fa22 f303 	lsr.w	r3, r2, r3
 8002e40:	4a0a      	ldr	r2, [pc, #40]	; (8002e6c <HAL_RCC_ClockConfig+0x360>)
 8002e42:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002e44:	4a0a      	ldr	r2, [pc, #40]	; (8002e70 <HAL_RCC_ClockConfig+0x364>)
 8002e46:	693b      	ldr	r3, [r7, #16]
 8002e48:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8002e4a:	4b0a      	ldr	r3, [pc, #40]	; (8002e74 <HAL_RCC_ClockConfig+0x368>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4618      	mov	r0, r3
 8002e50:	f7fe ff2a 	bl	8001ca8 <HAL_InitTick>
 8002e54:	4603      	mov	r3, r0
 8002e56:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002e58:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	3718      	adds	r7, #24
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bd80      	pop	{r7, pc}
 8002e62:	bf00      	nop
 8002e64:	58024400 	.word	0x58024400
 8002e68:	080079e0 	.word	0x080079e0
 8002e6c:	2400002c 	.word	0x2400002c
 8002e70:	24000028 	.word	0x24000028
 8002e74:	24000030 	.word	0x24000030

08002e78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b089      	sub	sp, #36	; 0x24
 8002e7c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002e7e:	4bb3      	ldr	r3, [pc, #716]	; (800314c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e80:	691b      	ldr	r3, [r3, #16]
 8002e82:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002e86:	2b18      	cmp	r3, #24
 8002e88:	f200 8155 	bhi.w	8003136 <HAL_RCC_GetSysClockFreq+0x2be>
 8002e8c:	a201      	add	r2, pc, #4	; (adr r2, 8002e94 <HAL_RCC_GetSysClockFreq+0x1c>)
 8002e8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e92:	bf00      	nop
 8002e94:	08002ef9 	.word	0x08002ef9
 8002e98:	08003137 	.word	0x08003137
 8002e9c:	08003137 	.word	0x08003137
 8002ea0:	08003137 	.word	0x08003137
 8002ea4:	08003137 	.word	0x08003137
 8002ea8:	08003137 	.word	0x08003137
 8002eac:	08003137 	.word	0x08003137
 8002eb0:	08003137 	.word	0x08003137
 8002eb4:	08002f1f 	.word	0x08002f1f
 8002eb8:	08003137 	.word	0x08003137
 8002ebc:	08003137 	.word	0x08003137
 8002ec0:	08003137 	.word	0x08003137
 8002ec4:	08003137 	.word	0x08003137
 8002ec8:	08003137 	.word	0x08003137
 8002ecc:	08003137 	.word	0x08003137
 8002ed0:	08003137 	.word	0x08003137
 8002ed4:	08002f25 	.word	0x08002f25
 8002ed8:	08003137 	.word	0x08003137
 8002edc:	08003137 	.word	0x08003137
 8002ee0:	08003137 	.word	0x08003137
 8002ee4:	08003137 	.word	0x08003137
 8002ee8:	08003137 	.word	0x08003137
 8002eec:	08003137 	.word	0x08003137
 8002ef0:	08003137 	.word	0x08003137
 8002ef4:	08002f2b 	.word	0x08002f2b
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002ef8:	4b94      	ldr	r3, [pc, #592]	; (800314c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f003 0320 	and.w	r3, r3, #32
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d009      	beq.n	8002f18 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002f04:	4b91      	ldr	r3, [pc, #580]	; (800314c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	08db      	lsrs	r3, r3, #3
 8002f0a:	f003 0303 	and.w	r3, r3, #3
 8002f0e:	4a90      	ldr	r2, [pc, #576]	; (8003150 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002f10:	fa22 f303 	lsr.w	r3, r2, r3
 8002f14:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8002f16:	e111      	b.n	800313c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002f18:	4b8d      	ldr	r3, [pc, #564]	; (8003150 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002f1a:	61bb      	str	r3, [r7, #24]
    break;
 8002f1c:	e10e      	b.n	800313c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8002f1e:	4b8d      	ldr	r3, [pc, #564]	; (8003154 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002f20:	61bb      	str	r3, [r7, #24]
    break;
 8002f22:	e10b      	b.n	800313c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8002f24:	4b8c      	ldr	r3, [pc, #560]	; (8003158 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8002f26:	61bb      	str	r3, [r7, #24]
    break;
 8002f28:	e108      	b.n	800313c <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002f2a:	4b88      	ldr	r3, [pc, #544]	; (800314c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f2e:	f003 0303 	and.w	r3, r3, #3
 8002f32:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8002f34:	4b85      	ldr	r3, [pc, #532]	; (800314c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f38:	091b      	lsrs	r3, r3, #4
 8002f3a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002f3e:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002f40:	4b82      	ldr	r3, [pc, #520]	; (800314c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f44:	f003 0301 	and.w	r3, r3, #1
 8002f48:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8002f4a:	4b80      	ldr	r3, [pc, #512]	; (800314c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f4e:	08db      	lsrs	r3, r3, #3
 8002f50:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002f54:	68fa      	ldr	r2, [r7, #12]
 8002f56:	fb02 f303 	mul.w	r3, r2, r3
 8002f5a:	ee07 3a90 	vmov	s15, r3
 8002f5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f62:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8002f66:	693b      	ldr	r3, [r7, #16]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	f000 80e1 	beq.w	8003130 <HAL_RCC_GetSysClockFreq+0x2b8>
 8002f6e:	697b      	ldr	r3, [r7, #20]
 8002f70:	2b02      	cmp	r3, #2
 8002f72:	f000 8083 	beq.w	800307c <HAL_RCC_GetSysClockFreq+0x204>
 8002f76:	697b      	ldr	r3, [r7, #20]
 8002f78:	2b02      	cmp	r3, #2
 8002f7a:	f200 80a1 	bhi.w	80030c0 <HAL_RCC_GetSysClockFreq+0x248>
 8002f7e:	697b      	ldr	r3, [r7, #20]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d003      	beq.n	8002f8c <HAL_RCC_GetSysClockFreq+0x114>
 8002f84:	697b      	ldr	r3, [r7, #20]
 8002f86:	2b01      	cmp	r3, #1
 8002f88:	d056      	beq.n	8003038 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002f8a:	e099      	b.n	80030c0 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002f8c:	4b6f      	ldr	r3, [pc, #444]	; (800314c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f003 0320 	and.w	r3, r3, #32
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d02d      	beq.n	8002ff4 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002f98:	4b6c      	ldr	r3, [pc, #432]	; (800314c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	08db      	lsrs	r3, r3, #3
 8002f9e:	f003 0303 	and.w	r3, r3, #3
 8002fa2:	4a6b      	ldr	r2, [pc, #428]	; (8003150 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002fa4:	fa22 f303 	lsr.w	r3, r2, r3
 8002fa8:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	ee07 3a90 	vmov	s15, r3
 8002fb0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002fb4:	693b      	ldr	r3, [r7, #16]
 8002fb6:	ee07 3a90 	vmov	s15, r3
 8002fba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002fbe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002fc2:	4b62      	ldr	r3, [pc, #392]	; (800314c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fc6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fca:	ee07 3a90 	vmov	s15, r3
 8002fce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002fd2:	ed97 6a02 	vldr	s12, [r7, #8]
 8002fd6:	eddf 5a61 	vldr	s11, [pc, #388]	; 800315c <HAL_RCC_GetSysClockFreq+0x2e4>
 8002fda:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002fde:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002fe2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002fe6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002fea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fee:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8002ff2:	e087      	b.n	8003104 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002ff4:	693b      	ldr	r3, [r7, #16]
 8002ff6:	ee07 3a90 	vmov	s15, r3
 8002ffa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ffe:	eddf 6a58 	vldr	s13, [pc, #352]	; 8003160 <HAL_RCC_GetSysClockFreq+0x2e8>
 8003002:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003006:	4b51      	ldr	r3, [pc, #324]	; (800314c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800300a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800300e:	ee07 3a90 	vmov	s15, r3
 8003012:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003016:	ed97 6a02 	vldr	s12, [r7, #8]
 800301a:	eddf 5a50 	vldr	s11, [pc, #320]	; 800315c <HAL_RCC_GetSysClockFreq+0x2e4>
 800301e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003022:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003026:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800302a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800302e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003032:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003036:	e065      	b.n	8003104 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003038:	693b      	ldr	r3, [r7, #16]
 800303a:	ee07 3a90 	vmov	s15, r3
 800303e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003042:	eddf 6a48 	vldr	s13, [pc, #288]	; 8003164 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003046:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800304a:	4b40      	ldr	r3, [pc, #256]	; (800314c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800304c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800304e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003052:	ee07 3a90 	vmov	s15, r3
 8003056:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800305a:	ed97 6a02 	vldr	s12, [r7, #8]
 800305e:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800315c <HAL_RCC_GetSysClockFreq+0x2e4>
 8003062:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003066:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800306a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800306e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003072:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003076:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800307a:	e043      	b.n	8003104 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800307c:	693b      	ldr	r3, [r7, #16]
 800307e:	ee07 3a90 	vmov	s15, r3
 8003082:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003086:	eddf 6a38 	vldr	s13, [pc, #224]	; 8003168 <HAL_RCC_GetSysClockFreq+0x2f0>
 800308a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800308e:	4b2f      	ldr	r3, [pc, #188]	; (800314c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003092:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003096:	ee07 3a90 	vmov	s15, r3
 800309a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800309e:	ed97 6a02 	vldr	s12, [r7, #8]
 80030a2:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800315c <HAL_RCC_GetSysClockFreq+0x2e4>
 80030a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80030aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80030ae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80030b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80030b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80030be:	e021      	b.n	8003104 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80030c0:	693b      	ldr	r3, [r7, #16]
 80030c2:	ee07 3a90 	vmov	s15, r3
 80030c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80030ca:	eddf 6a26 	vldr	s13, [pc, #152]	; 8003164 <HAL_RCC_GetSysClockFreq+0x2ec>
 80030ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80030d2:	4b1e      	ldr	r3, [pc, #120]	; (800314c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030da:	ee07 3a90 	vmov	s15, r3
 80030de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80030e2:	ed97 6a02 	vldr	s12, [r7, #8]
 80030e6:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800315c <HAL_RCC_GetSysClockFreq+0x2e4>
 80030ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80030ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80030f2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80030f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80030fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003102:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8003104:	4b11      	ldr	r3, [pc, #68]	; (800314c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003106:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003108:	0a5b      	lsrs	r3, r3, #9
 800310a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800310e:	3301      	adds	r3, #1
 8003110:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	ee07 3a90 	vmov	s15, r3
 8003118:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800311c:	edd7 6a07 	vldr	s13, [r7, #28]
 8003120:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003124:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003128:	ee17 3a90 	vmov	r3, s15
 800312c:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 800312e:	e005      	b.n	800313c <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8003130:	2300      	movs	r3, #0
 8003132:	61bb      	str	r3, [r7, #24]
    break;
 8003134:	e002      	b.n	800313c <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8003136:	4b07      	ldr	r3, [pc, #28]	; (8003154 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003138:	61bb      	str	r3, [r7, #24]
    break;
 800313a:	bf00      	nop
  }

  return sysclockfreq;
 800313c:	69bb      	ldr	r3, [r7, #24]
}
 800313e:	4618      	mov	r0, r3
 8003140:	3724      	adds	r7, #36	; 0x24
 8003142:	46bd      	mov	sp, r7
 8003144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003148:	4770      	bx	lr
 800314a:	bf00      	nop
 800314c:	58024400 	.word	0x58024400
 8003150:	03d09000 	.word	0x03d09000
 8003154:	003d0900 	.word	0x003d0900
 8003158:	007a1200 	.word	0x007a1200
 800315c:	46000000 	.word	0x46000000
 8003160:	4c742400 	.word	0x4c742400
 8003164:	4a742400 	.word	0x4a742400
 8003168:	4af42400 	.word	0x4af42400

0800316c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b082      	sub	sp, #8
 8003170:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003172:	f7ff fe81 	bl	8002e78 <HAL_RCC_GetSysClockFreq>
 8003176:	4602      	mov	r2, r0
 8003178:	4b10      	ldr	r3, [pc, #64]	; (80031bc <HAL_RCC_GetHCLKFreq+0x50>)
 800317a:	699b      	ldr	r3, [r3, #24]
 800317c:	0a1b      	lsrs	r3, r3, #8
 800317e:	f003 030f 	and.w	r3, r3, #15
 8003182:	490f      	ldr	r1, [pc, #60]	; (80031c0 <HAL_RCC_GetHCLKFreq+0x54>)
 8003184:	5ccb      	ldrb	r3, [r1, r3]
 8003186:	f003 031f 	and.w	r3, r3, #31
 800318a:	fa22 f303 	lsr.w	r3, r2, r3
 800318e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003190:	4b0a      	ldr	r3, [pc, #40]	; (80031bc <HAL_RCC_GetHCLKFreq+0x50>)
 8003192:	699b      	ldr	r3, [r3, #24]
 8003194:	f003 030f 	and.w	r3, r3, #15
 8003198:	4a09      	ldr	r2, [pc, #36]	; (80031c0 <HAL_RCC_GetHCLKFreq+0x54>)
 800319a:	5cd3      	ldrb	r3, [r2, r3]
 800319c:	f003 031f 	and.w	r3, r3, #31
 80031a0:	687a      	ldr	r2, [r7, #4]
 80031a2:	fa22 f303 	lsr.w	r3, r2, r3
 80031a6:	4a07      	ldr	r2, [pc, #28]	; (80031c4 <HAL_RCC_GetHCLKFreq+0x58>)
 80031a8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80031aa:	4a07      	ldr	r2, [pc, #28]	; (80031c8 <HAL_RCC_GetHCLKFreq+0x5c>)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80031b0:	4b04      	ldr	r3, [pc, #16]	; (80031c4 <HAL_RCC_GetHCLKFreq+0x58>)
 80031b2:	681b      	ldr	r3, [r3, #0]
}
 80031b4:	4618      	mov	r0, r3
 80031b6:	3708      	adds	r7, #8
 80031b8:	46bd      	mov	sp, r7
 80031ba:	bd80      	pop	{r7, pc}
 80031bc:	58024400 	.word	0x58024400
 80031c0:	080079e0 	.word	0x080079e0
 80031c4:	2400002c 	.word	0x2400002c
 80031c8:	24000028 	.word	0x24000028

080031cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80031d0:	f7ff ffcc 	bl	800316c <HAL_RCC_GetHCLKFreq>
 80031d4:	4602      	mov	r2, r0
 80031d6:	4b06      	ldr	r3, [pc, #24]	; (80031f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80031d8:	69db      	ldr	r3, [r3, #28]
 80031da:	091b      	lsrs	r3, r3, #4
 80031dc:	f003 0307 	and.w	r3, r3, #7
 80031e0:	4904      	ldr	r1, [pc, #16]	; (80031f4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80031e2:	5ccb      	ldrb	r3, [r1, r3]
 80031e4:	f003 031f 	and.w	r3, r3, #31
 80031e8:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80031ec:	4618      	mov	r0, r3
 80031ee:	bd80      	pop	{r7, pc}
 80031f0:	58024400 	.word	0x58024400
 80031f4:	080079e0 	.word	0x080079e0

080031f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80031fc:	f7ff ffb6 	bl	800316c <HAL_RCC_GetHCLKFreq>
 8003200:	4602      	mov	r2, r0
 8003202:	4b06      	ldr	r3, [pc, #24]	; (800321c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003204:	69db      	ldr	r3, [r3, #28]
 8003206:	0a1b      	lsrs	r3, r3, #8
 8003208:	f003 0307 	and.w	r3, r3, #7
 800320c:	4904      	ldr	r1, [pc, #16]	; (8003220 <HAL_RCC_GetPCLK2Freq+0x28>)
 800320e:	5ccb      	ldrb	r3, [r1, r3]
 8003210:	f003 031f 	and.w	r3, r3, #31
 8003214:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8003218:	4618      	mov	r0, r3
 800321a:	bd80      	pop	{r7, pc}
 800321c:	58024400 	.word	0x58024400
 8003220:	080079e0 	.word	0x080079e0

08003224 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b086      	sub	sp, #24
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800322c:	2300      	movs	r3, #0
 800322e:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003230:	2300      	movs	r3, #0
 8003232:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800323c:	2b00      	cmp	r3, #0
 800323e:	d03f      	beq.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003244:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003248:	d02a      	beq.n	80032a0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800324a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800324e:	d824      	bhi.n	800329a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003250:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003254:	d018      	beq.n	8003288 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003256:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800325a:	d81e      	bhi.n	800329a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800325c:	2b00      	cmp	r3, #0
 800325e:	d003      	beq.n	8003268 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003260:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003264:	d007      	beq.n	8003276 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003266:	e018      	b.n	800329a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003268:	4bab      	ldr	r3, [pc, #684]	; (8003518 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800326a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800326c:	4aaa      	ldr	r2, [pc, #680]	; (8003518 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800326e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003272:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8003274:	e015      	b.n	80032a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	3304      	adds	r3, #4
 800327a:	2102      	movs	r1, #2
 800327c:	4618      	mov	r0, r3
 800327e:	f001 f989 	bl	8004594 <RCCEx_PLL2_Config>
 8003282:	4603      	mov	r3, r0
 8003284:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8003286:	e00c      	b.n	80032a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	3324      	adds	r3, #36	; 0x24
 800328c:	2102      	movs	r1, #2
 800328e:	4618      	mov	r0, r3
 8003290:	f001 fa32 	bl	80046f8 <RCCEx_PLL3_Config>
 8003294:	4603      	mov	r3, r0
 8003296:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8003298:	e003      	b.n	80032a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800329a:	2301      	movs	r3, #1
 800329c:	75fb      	strb	r3, [r7, #23]
      break;
 800329e:	e000      	b.n	80032a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80032a0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80032a2:	7dfb      	ldrb	r3, [r7, #23]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d109      	bne.n	80032bc <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80032a8:	4b9b      	ldr	r3, [pc, #620]	; (8003518 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80032aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80032ac:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032b4:	4998      	ldr	r1, [pc, #608]	; (8003518 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80032b6:	4313      	orrs	r3, r2
 80032b8:	650b      	str	r3, [r1, #80]	; 0x50
 80032ba:	e001      	b.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032bc:	7dfb      	ldrb	r3, [r7, #23]
 80032be:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d03d      	beq.n	8003348 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032d0:	2b04      	cmp	r3, #4
 80032d2:	d826      	bhi.n	8003322 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80032d4:	a201      	add	r2, pc, #4	; (adr r2, 80032dc <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 80032d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032da:	bf00      	nop
 80032dc:	080032f1 	.word	0x080032f1
 80032e0:	080032ff 	.word	0x080032ff
 80032e4:	08003311 	.word	0x08003311
 80032e8:	08003329 	.word	0x08003329
 80032ec:	08003329 	.word	0x08003329
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80032f0:	4b89      	ldr	r3, [pc, #548]	; (8003518 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80032f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032f4:	4a88      	ldr	r2, [pc, #544]	; (8003518 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80032f6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80032fa:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80032fc:	e015      	b.n	800332a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	3304      	adds	r3, #4
 8003302:	2100      	movs	r1, #0
 8003304:	4618      	mov	r0, r3
 8003306:	f001 f945 	bl	8004594 <RCCEx_PLL2_Config>
 800330a:	4603      	mov	r3, r0
 800330c:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800330e:	e00c      	b.n	800332a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	3324      	adds	r3, #36	; 0x24
 8003314:	2100      	movs	r1, #0
 8003316:	4618      	mov	r0, r3
 8003318:	f001 f9ee 	bl	80046f8 <RCCEx_PLL3_Config>
 800331c:	4603      	mov	r3, r0
 800331e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003320:	e003      	b.n	800332a <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003322:	2301      	movs	r3, #1
 8003324:	75fb      	strb	r3, [r7, #23]
      break;
 8003326:	e000      	b.n	800332a <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8003328:	bf00      	nop
    }

    if(ret == HAL_OK)
 800332a:	7dfb      	ldrb	r3, [r7, #23]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d109      	bne.n	8003344 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003330:	4b79      	ldr	r3, [pc, #484]	; (8003518 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003332:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003334:	f023 0207 	bic.w	r2, r3, #7
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800333c:	4976      	ldr	r1, [pc, #472]	; (8003518 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800333e:	4313      	orrs	r3, r2
 8003340:	650b      	str	r3, [r1, #80]	; 0x50
 8003342:	e001      	b.n	8003348 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003344:	7dfb      	ldrb	r3, [r7, #23]
 8003346:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003350:	2b00      	cmp	r3, #0
 8003352:	d051      	beq.n	80033f8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800335a:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 800335e:	d036      	beq.n	80033ce <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003360:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 8003364:	d830      	bhi.n	80033c8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8003366:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800336a:	d032      	beq.n	80033d2 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 800336c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003370:	d82a      	bhi.n	80033c8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8003372:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8003376:	d02e      	beq.n	80033d6 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8003378:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800337c:	d824      	bhi.n	80033c8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 800337e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003382:	d018      	beq.n	80033b6 <HAL_RCCEx_PeriphCLKConfig+0x192>
 8003384:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003388:	d81e      	bhi.n	80033c8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 800338a:	2b00      	cmp	r3, #0
 800338c:	d003      	beq.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0x172>
 800338e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003392:	d007      	beq.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0x180>
 8003394:	e018      	b.n	80033c8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003396:	4b60      	ldr	r3, [pc, #384]	; (8003518 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003398:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800339a:	4a5f      	ldr	r2, [pc, #380]	; (8003518 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800339c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80033a0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80033a2:	e019      	b.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	3304      	adds	r3, #4
 80033a8:	2100      	movs	r1, #0
 80033aa:	4618      	mov	r0, r3
 80033ac:	f001 f8f2 	bl	8004594 <RCCEx_PLL2_Config>
 80033b0:	4603      	mov	r3, r0
 80033b2:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80033b4:	e010      	b.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	3324      	adds	r3, #36	; 0x24
 80033ba:	2100      	movs	r1, #0
 80033bc:	4618      	mov	r0, r3
 80033be:	f001 f99b 	bl	80046f8 <RCCEx_PLL3_Config>
 80033c2:	4603      	mov	r3, r0
 80033c4:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80033c6:	e007      	b.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80033c8:	2301      	movs	r3, #1
 80033ca:	75fb      	strb	r3, [r7, #23]
      break;
 80033cc:	e004      	b.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 80033ce:	bf00      	nop
 80033d0:	e002      	b.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 80033d2:	bf00      	nop
 80033d4:	e000      	b.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 80033d6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80033d8:	7dfb      	ldrb	r3, [r7, #23]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d10a      	bne.n	80033f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80033de:	4b4e      	ldr	r3, [pc, #312]	; (8003518 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80033e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033e2:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80033ec:	494a      	ldr	r1, [pc, #296]	; (8003518 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80033ee:	4313      	orrs	r3, r2
 80033f0:	658b      	str	r3, [r1, #88]	; 0x58
 80033f2:	e001      	b.n	80033f8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033f4:	7dfb      	ldrb	r3, [r7, #23]
 80033f6:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003400:	2b00      	cmp	r3, #0
 8003402:	d051      	beq.n	80034a8 <HAL_RCCEx_PeriphCLKConfig+0x284>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800340a:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 800340e:	d036      	beq.n	800347e <HAL_RCCEx_PeriphCLKConfig+0x25a>
 8003410:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 8003414:	d830      	bhi.n	8003478 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8003416:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800341a:	d032      	beq.n	8003482 <HAL_RCCEx_PeriphCLKConfig+0x25e>
 800341c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003420:	d82a      	bhi.n	8003478 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8003422:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003426:	d02e      	beq.n	8003486 <HAL_RCCEx_PeriphCLKConfig+0x262>
 8003428:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800342c:	d824      	bhi.n	8003478 <HAL_RCCEx_PeriphCLKConfig+0x254>
 800342e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003432:	d018      	beq.n	8003466 <HAL_RCCEx_PeriphCLKConfig+0x242>
 8003434:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003438:	d81e      	bhi.n	8003478 <HAL_RCCEx_PeriphCLKConfig+0x254>
 800343a:	2b00      	cmp	r3, #0
 800343c:	d003      	beq.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0x222>
 800343e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003442:	d007      	beq.n	8003454 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8003444:	e018      	b.n	8003478 <HAL_RCCEx_PeriphCLKConfig+0x254>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003446:	4b34      	ldr	r3, [pc, #208]	; (8003518 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003448:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800344a:	4a33      	ldr	r2, [pc, #204]	; (8003518 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800344c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003450:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003452:	e019      	b.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	3304      	adds	r3, #4
 8003458:	2100      	movs	r1, #0
 800345a:	4618      	mov	r0, r3
 800345c:	f001 f89a 	bl	8004594 <RCCEx_PLL2_Config>
 8003460:	4603      	mov	r3, r0
 8003462:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8003464:	e010      	b.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	3324      	adds	r3, #36	; 0x24
 800346a:	2100      	movs	r1, #0
 800346c:	4618      	mov	r0, r3
 800346e:	f001 f943 	bl	80046f8 <RCCEx_PLL3_Config>
 8003472:	4603      	mov	r3, r0
 8003474:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003476:	e007      	b.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x264>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8003478:	2301      	movs	r3, #1
 800347a:	75fb      	strb	r3, [r7, #23]
      break;
 800347c:	e004      	b.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 800347e:	bf00      	nop
 8003480:	e002      	b.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 8003482:	bf00      	nop
 8003484:	e000      	b.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 8003486:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003488:	7dfb      	ldrb	r3, [r7, #23]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d10a      	bne.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0x280>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800348e:	4b22      	ldr	r3, [pc, #136]	; (8003518 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003490:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003492:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800349c:	491e      	ldr	r1, [pc, #120]	; (8003518 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800349e:	4313      	orrs	r3, r2
 80034a0:	658b      	str	r3, [r1, #88]	; 0x58
 80034a2:	e001      	b.n	80034a8 <HAL_RCCEx_PeriphCLKConfig+0x284>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034a4:	7dfb      	ldrb	r3, [r7, #23]
 80034a6:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d035      	beq.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->OspiClockSelection)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80034b8:	2b30      	cmp	r3, #48	; 0x30
 80034ba:	d01c      	beq.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80034bc:	2b30      	cmp	r3, #48	; 0x30
 80034be:	d817      	bhi.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 80034c0:	2b20      	cmp	r3, #32
 80034c2:	d00c      	beq.n	80034de <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 80034c4:	2b20      	cmp	r3, #32
 80034c6:	d813      	bhi.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d016      	beq.n	80034fa <HAL_RCCEx_PeriphCLKConfig+0x2d6>
 80034cc:	2b10      	cmp	r3, #16
 80034ce:	d10f      	bne.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
    {
    case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
      /* Enable OSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80034d0:	4b11      	ldr	r3, [pc, #68]	; (8003518 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80034d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034d4:	4a10      	ldr	r2, [pc, #64]	; (8003518 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80034d6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80034da:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* OSPI clock source configuration done later after clock selection check */
      break;
 80034dc:	e00e      	b.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0x2d8>

    case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	3304      	adds	r3, #4
 80034e2:	2102      	movs	r1, #2
 80034e4:	4618      	mov	r0, r3
 80034e6:	f001 f855 	bl	8004594 <RCCEx_PLL2_Config>
 80034ea:	4603      	mov	r3, r0
 80034ec:	75fb      	strb	r3, [r7, #23]

      /* OSPI clock source configuration done later after clock selection check */
      break;
 80034ee:	e005      	b.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0x2d8>
    case RCC_OSPICLKSOURCE_HCLK:
      /* HCLK clock selected as OSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80034f0:	2301      	movs	r3, #1
 80034f2:	75fb      	strb	r3, [r7, #23]
      break;
 80034f4:	e002      	b.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      break;
 80034f6:	bf00      	nop
 80034f8:	e000      	b.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      break;
 80034fa:	bf00      	nop
    }

    if(ret == HAL_OK)
 80034fc:	7dfb      	ldrb	r3, [r7, #23]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d10c      	bne.n	800351c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003502:	4b05      	ldr	r3, [pc, #20]	; (8003518 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003504:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003506:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800350e:	4902      	ldr	r1, [pc, #8]	; (8003518 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003510:	4313      	orrs	r3, r2
 8003512:	64cb      	str	r3, [r1, #76]	; 0x4c
 8003514:	e004      	b.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 8003516:	bf00      	nop
 8003518:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800351c:	7dfb      	ldrb	r3, [r7, #23]
 800351e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003528:	2b00      	cmp	r3, #0
 800352a:	d047      	beq.n	80035bc <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003530:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003534:	d030      	beq.n	8003598 <HAL_RCCEx_PeriphCLKConfig+0x374>
 8003536:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800353a:	d82a      	bhi.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 800353c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003540:	d02c      	beq.n	800359c <HAL_RCCEx_PeriphCLKConfig+0x378>
 8003542:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003546:	d824      	bhi.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8003548:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800354c:	d018      	beq.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800354e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003552:	d81e      	bhi.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8003554:	2b00      	cmp	r3, #0
 8003556:	d003      	beq.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8003558:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800355c:	d007      	beq.n	800356e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800355e:	e018      	b.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0x36e>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003560:	4bac      	ldr	r3, [pc, #688]	; (8003814 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8003562:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003564:	4aab      	ldr	r2, [pc, #684]	; (8003814 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8003566:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800356a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800356c:	e017      	b.n	800359e <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	3304      	adds	r3, #4
 8003572:	2100      	movs	r1, #0
 8003574:	4618      	mov	r0, r3
 8003576:	f001 f80d 	bl	8004594 <RCCEx_PLL2_Config>
 800357a:	4603      	mov	r3, r0
 800357c:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800357e:	e00e      	b.n	800359e <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	3324      	adds	r3, #36	; 0x24
 8003584:	2100      	movs	r1, #0
 8003586:	4618      	mov	r0, r3
 8003588:	f001 f8b6 	bl	80046f8 <RCCEx_PLL3_Config>
 800358c:	4603      	mov	r3, r0
 800358e:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8003590:	e005      	b.n	800359e <HAL_RCCEx_PeriphCLKConfig+0x37a>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003592:	2301      	movs	r3, #1
 8003594:	75fb      	strb	r3, [r7, #23]
      break;
 8003596:	e002      	b.n	800359e <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 8003598:	bf00      	nop
 800359a:	e000      	b.n	800359e <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 800359c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800359e:	7dfb      	ldrb	r3, [r7, #23]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d109      	bne.n	80035b8 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80035a4:	4b9b      	ldr	r3, [pc, #620]	; (8003814 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80035a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80035a8:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035b0:	4998      	ldr	r1, [pc, #608]	; (8003814 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80035b2:	4313      	orrs	r3, r2
 80035b4:	650b      	str	r3, [r1, #80]	; 0x50
 80035b6:	e001      	b.n	80035bc <HAL_RCCEx_PeriphCLKConfig+0x398>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035b8:	7dfb      	ldrb	r3, [r7, #23]
 80035ba:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d049      	beq.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x438>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80035d0:	d02e      	beq.n	8003630 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 80035d2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80035d6:	d828      	bhi.n	800362a <HAL_RCCEx_PeriphCLKConfig+0x406>
 80035d8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80035dc:	d02a      	beq.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x410>
 80035de:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80035e2:	d822      	bhi.n	800362a <HAL_RCCEx_PeriphCLKConfig+0x406>
 80035e4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80035e8:	d026      	beq.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0x414>
 80035ea:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80035ee:	d81c      	bhi.n	800362a <HAL_RCCEx_PeriphCLKConfig+0x406>
 80035f0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80035f4:	d010      	beq.n	8003618 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
 80035f6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80035fa:	d816      	bhi.n	800362a <HAL_RCCEx_PeriphCLKConfig+0x406>
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d01d      	beq.n	800363c <HAL_RCCEx_PeriphCLKConfig+0x418>
 8003600:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003604:	d111      	bne.n	800362a <HAL_RCCEx_PeriphCLKConfig+0x406>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	3304      	adds	r3, #4
 800360a:	2101      	movs	r1, #1
 800360c:	4618      	mov	r0, r3
 800360e:	f000 ffc1 	bl	8004594 <RCCEx_PLL2_Config>
 8003612:	4603      	mov	r3, r0
 8003614:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8003616:	e012      	b.n	800363e <HAL_RCCEx_PeriphCLKConfig+0x41a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	3324      	adds	r3, #36	; 0x24
 800361c:	2101      	movs	r1, #1
 800361e:	4618      	mov	r0, r3
 8003620:	f001 f86a 	bl	80046f8 <RCCEx_PLL3_Config>
 8003624:	4603      	mov	r3, r0
 8003626:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8003628:	e009      	b.n	800363e <HAL_RCCEx_PeriphCLKConfig+0x41a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800362a:	2301      	movs	r3, #1
 800362c:	75fb      	strb	r3, [r7, #23]
      break;
 800362e:	e006      	b.n	800363e <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8003630:	bf00      	nop
 8003632:	e004      	b.n	800363e <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8003634:	bf00      	nop
 8003636:	e002      	b.n	800363e <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8003638:	bf00      	nop
 800363a:	e000      	b.n	800363e <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 800363c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800363e:	7dfb      	ldrb	r3, [r7, #23]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d109      	bne.n	8003658 <HAL_RCCEx_PeriphCLKConfig+0x434>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003644:	4b73      	ldr	r3, [pc, #460]	; (8003814 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8003646:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003648:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003650:	4970      	ldr	r1, [pc, #448]	; (8003814 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8003652:	4313      	orrs	r3, r2
 8003654:	650b      	str	r3, [r1, #80]	; 0x50
 8003656:	e001      	b.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x438>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003658:	7dfb      	ldrb	r3, [r7, #23]
 800365a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003664:	2b00      	cmp	r3, #0
 8003666:	d04b      	beq.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800366e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003672:	d02e      	beq.n	80036d2 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 8003674:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003678:	d828      	bhi.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800367a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800367e:	d02a      	beq.n	80036d6 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 8003680:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003684:	d822      	bhi.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8003686:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800368a:	d026      	beq.n	80036da <HAL_RCCEx_PeriphCLKConfig+0x4b6>
 800368c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003690:	d81c      	bhi.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8003692:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003696:	d010      	beq.n	80036ba <HAL_RCCEx_PeriphCLKConfig+0x496>
 8003698:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800369c:	d816      	bhi.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d01d      	beq.n	80036de <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 80036a2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80036a6:	d111      	bne.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	3304      	adds	r3, #4
 80036ac:	2101      	movs	r1, #1
 80036ae:	4618      	mov	r0, r3
 80036b0:	f000 ff70 	bl	8004594 <RCCEx_PLL2_Config>
 80036b4:	4603      	mov	r3, r0
 80036b6:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 80036b8:	e012      	b.n	80036e0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	3324      	adds	r3, #36	; 0x24
 80036be:	2101      	movs	r1, #1
 80036c0:	4618      	mov	r0, r3
 80036c2:	f001 f819 	bl	80046f8 <RCCEx_PLL3_Config>
 80036c6:	4603      	mov	r3, r0
 80036c8:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 80036ca:	e009      	b.n	80036e0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 80036cc:	2301      	movs	r3, #1
 80036ce:	75fb      	strb	r3, [r7, #23]
      break;
 80036d0:	e006      	b.n	80036e0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 80036d2:	bf00      	nop
 80036d4:	e004      	b.n	80036e0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 80036d6:	bf00      	nop
 80036d8:	e002      	b.n	80036e0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 80036da:	bf00      	nop
 80036dc:	e000      	b.n	80036e0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 80036de:	bf00      	nop
    }

    if(ret == HAL_OK)
 80036e0:	7dfb      	ldrb	r3, [r7, #23]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d10a      	bne.n	80036fc <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80036e6:	4b4b      	ldr	r3, [pc, #300]	; (8003814 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80036e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036ea:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80036f4:	4947      	ldr	r1, [pc, #284]	; (8003814 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80036f6:	4313      	orrs	r3, r2
 80036f8:	658b      	str	r3, [r1, #88]	; 0x58
 80036fa:	e001      	b.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036fc:	7dfb      	ldrb	r3, [r7, #23]
 80036fe:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003708:	2b00      	cmp	r3, #0
 800370a:	d02f      	beq.n	800376c <HAL_RCCEx_PeriphCLKConfig+0x548>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003710:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003714:	d00e      	beq.n	8003734 <HAL_RCCEx_PeriphCLKConfig+0x510>
 8003716:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800371a:	d814      	bhi.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x522>
 800371c:	2b00      	cmp	r3, #0
 800371e:	d015      	beq.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x528>
 8003720:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003724:	d10f      	bne.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x522>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003726:	4b3b      	ldr	r3, [pc, #236]	; (8003814 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8003728:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800372a:	4a3a      	ldr	r2, [pc, #232]	; (8003814 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800372c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003730:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8003732:	e00c      	b.n	800374e <HAL_RCCEx_PeriphCLKConfig+0x52a>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	3304      	adds	r3, #4
 8003738:	2101      	movs	r1, #1
 800373a:	4618      	mov	r0, r3
 800373c:	f000 ff2a 	bl	8004594 <RCCEx_PLL2_Config>
 8003740:	4603      	mov	r3, r0
 8003742:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8003744:	e003      	b.n	800374e <HAL_RCCEx_PeriphCLKConfig+0x52a>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003746:	2301      	movs	r3, #1
 8003748:	75fb      	strb	r3, [r7, #23]
      break;
 800374a:	e000      	b.n	800374e <HAL_RCCEx_PeriphCLKConfig+0x52a>
      break;
 800374c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800374e:	7dfb      	ldrb	r3, [r7, #23]
 8003750:	2b00      	cmp	r3, #0
 8003752:	d109      	bne.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003754:	4b2f      	ldr	r3, [pc, #188]	; (8003814 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8003756:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003758:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003760:	492c      	ldr	r1, [pc, #176]	; (8003814 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8003762:	4313      	orrs	r3, r2
 8003764:	650b      	str	r3, [r1, #80]	; 0x50
 8003766:	e001      	b.n	800376c <HAL_RCCEx_PeriphCLKConfig+0x548>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003768:	7dfb      	ldrb	r3, [r7, #23]
 800376a:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003774:	2b00      	cmp	r3, #0
 8003776:	d032      	beq.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800377c:	2b03      	cmp	r3, #3
 800377e:	d81b      	bhi.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0x594>
 8003780:	a201      	add	r2, pc, #4	; (adr r2, 8003788 <HAL_RCCEx_PeriphCLKConfig+0x564>)
 8003782:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003786:	bf00      	nop
 8003788:	080037bf 	.word	0x080037bf
 800378c:	08003799 	.word	0x08003799
 8003790:	080037a7 	.word	0x080037a7
 8003794:	080037bf 	.word	0x080037bf
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003798:	4b1e      	ldr	r3, [pc, #120]	; (8003814 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800379a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800379c:	4a1d      	ldr	r2, [pc, #116]	; (8003814 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800379e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80037a2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 80037a4:	e00c      	b.n	80037c0 <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	3304      	adds	r3, #4
 80037aa:	2102      	movs	r1, #2
 80037ac:	4618      	mov	r0, r3
 80037ae:	f000 fef1 	bl	8004594 <RCCEx_PLL2_Config>
 80037b2:	4603      	mov	r3, r0
 80037b4:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 80037b6:	e003      	b.n	80037c0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80037b8:	2301      	movs	r3, #1
 80037ba:	75fb      	strb	r3, [r7, #23]
      break;
 80037bc:	e000      	b.n	80037c0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 80037be:	bf00      	nop
    }

    if(ret == HAL_OK)
 80037c0:	7dfb      	ldrb	r3, [r7, #23]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d109      	bne.n	80037da <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80037c6:	4b13      	ldr	r3, [pc, #76]	; (8003814 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80037c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037ca:	f023 0203 	bic.w	r2, r3, #3
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037d2:	4910      	ldr	r1, [pc, #64]	; (8003814 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80037d4:	4313      	orrs	r3, r2
 80037d6:	64cb      	str	r3, [r1, #76]	; 0x4c
 80037d8:	e001      	b.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037da:	7dfb      	ldrb	r3, [r7, #23]
 80037dc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	f000 808a 	beq.w	8003900 <HAL_RCCEx_PeriphCLKConfig+0x6dc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80037ec:	4b0a      	ldr	r3, [pc, #40]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a09      	ldr	r2, [pc, #36]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80037f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037f6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80037f8:	f7fe faa0 	bl	8001d3c <HAL_GetTick>
 80037fc:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80037fe:	e00d      	b.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x5f8>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003800:	f7fe fa9c 	bl	8001d3c <HAL_GetTick>
 8003804:	4602      	mov	r2, r0
 8003806:	693b      	ldr	r3, [r7, #16]
 8003808:	1ad3      	subs	r3, r2, r3
 800380a:	2b64      	cmp	r3, #100	; 0x64
 800380c:	d906      	bls.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x5f8>
      {
        ret = HAL_TIMEOUT;
 800380e:	2303      	movs	r3, #3
 8003810:	75fb      	strb	r3, [r7, #23]
        break;
 8003812:	e009      	b.n	8003828 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8003814:	58024400 	.word	0x58024400
 8003818:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800381c:	4bb9      	ldr	r3, [pc, #740]	; (8003b04 <HAL_RCCEx_PeriphCLKConfig+0x8e0>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003824:	2b00      	cmp	r3, #0
 8003826:	d0eb      	beq.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0x5dc>
      }
    }

    if(ret == HAL_OK)
 8003828:	7dfb      	ldrb	r3, [r7, #23]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d166      	bne.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800382e:	4bb6      	ldr	r3, [pc, #728]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003830:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003838:	4053      	eors	r3, r2
 800383a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800383e:	2b00      	cmp	r3, #0
 8003840:	d013      	beq.n	800386a <HAL_RCCEx_PeriphCLKConfig+0x646>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003842:	4bb1      	ldr	r3, [pc, #708]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003844:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003846:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800384a:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800384c:	4bae      	ldr	r3, [pc, #696]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800384e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003850:	4aad      	ldr	r2, [pc, #692]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003852:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003856:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003858:	4bab      	ldr	r3, [pc, #684]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800385a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800385c:	4aaa      	ldr	r2, [pc, #680]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800385e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003862:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003864:	4aa8      	ldr	r2, [pc, #672]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003870:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003874:	d115      	bne.n	80038a2 <HAL_RCCEx_PeriphCLKConfig+0x67e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003876:	f7fe fa61 	bl	8001d3c <HAL_GetTick>
 800387a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800387c:	e00b      	b.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x672>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800387e:	f7fe fa5d 	bl	8001d3c <HAL_GetTick>
 8003882:	4602      	mov	r2, r0
 8003884:	693b      	ldr	r3, [r7, #16]
 8003886:	1ad3      	subs	r3, r2, r3
 8003888:	f241 3288 	movw	r2, #5000	; 0x1388
 800388c:	4293      	cmp	r3, r2
 800388e:	d902      	bls.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x672>
          {
            ret = HAL_TIMEOUT;
 8003890:	2303      	movs	r3, #3
 8003892:	75fb      	strb	r3, [r7, #23]
            break;
 8003894:	e005      	b.n	80038a2 <HAL_RCCEx_PeriphCLKConfig+0x67e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003896:	4b9c      	ldr	r3, [pc, #624]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003898:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800389a:	f003 0302 	and.w	r3, r3, #2
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d0ed      	beq.n	800387e <HAL_RCCEx_PeriphCLKConfig+0x65a>
          }
        }
      }

      if(ret == HAL_OK)
 80038a2:	7dfb      	ldrb	r3, [r7, #23]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d126      	bne.n	80038f6 <HAL_RCCEx_PeriphCLKConfig+0x6d2>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80038ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80038b2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80038b6:	d10d      	bne.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
 80038b8:	4b93      	ldr	r3, [pc, #588]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80038ba:	691b      	ldr	r3, [r3, #16]
 80038bc:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80038c6:	0919      	lsrs	r1, r3, #4
 80038c8:	4b90      	ldr	r3, [pc, #576]	; (8003b0c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80038ca:	400b      	ands	r3, r1
 80038cc:	498e      	ldr	r1, [pc, #568]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80038ce:	4313      	orrs	r3, r2
 80038d0:	610b      	str	r3, [r1, #16]
 80038d2:	e005      	b.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
 80038d4:	4b8c      	ldr	r3, [pc, #560]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80038d6:	691b      	ldr	r3, [r3, #16]
 80038d8:	4a8b      	ldr	r2, [pc, #556]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80038da:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80038de:	6113      	str	r3, [r2, #16]
 80038e0:	4b89      	ldr	r3, [pc, #548]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80038e2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80038ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038ee:	4986      	ldr	r1, [pc, #536]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80038f0:	4313      	orrs	r3, r2
 80038f2:	670b      	str	r3, [r1, #112]	; 0x70
 80038f4:	e004      	b.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x6dc>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80038f6:	7dfb      	ldrb	r3, [r7, #23]
 80038f8:	75bb      	strb	r3, [r7, #22]
 80038fa:	e001      	b.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x6dc>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038fc:	7dfb      	ldrb	r3, [r7, #23]
 80038fe:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f003 0301 	and.w	r3, r3, #1
 8003908:	2b00      	cmp	r3, #0
 800390a:	d07e      	beq.n	8003a0a <HAL_RCCEx_PeriphCLKConfig+0x7e6>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003910:	2b28      	cmp	r3, #40	; 0x28
 8003912:	d867      	bhi.n	80039e4 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
 8003914:	a201      	add	r2, pc, #4	; (adr r2, 800391c <HAL_RCCEx_PeriphCLKConfig+0x6f8>)
 8003916:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800391a:	bf00      	nop
 800391c:	080039eb 	.word	0x080039eb
 8003920:	080039e5 	.word	0x080039e5
 8003924:	080039e5 	.word	0x080039e5
 8003928:	080039e5 	.word	0x080039e5
 800392c:	080039e5 	.word	0x080039e5
 8003930:	080039e5 	.word	0x080039e5
 8003934:	080039e5 	.word	0x080039e5
 8003938:	080039e5 	.word	0x080039e5
 800393c:	080039c1 	.word	0x080039c1
 8003940:	080039e5 	.word	0x080039e5
 8003944:	080039e5 	.word	0x080039e5
 8003948:	080039e5 	.word	0x080039e5
 800394c:	080039e5 	.word	0x080039e5
 8003950:	080039e5 	.word	0x080039e5
 8003954:	080039e5 	.word	0x080039e5
 8003958:	080039e5 	.word	0x080039e5
 800395c:	080039d3 	.word	0x080039d3
 8003960:	080039e5 	.word	0x080039e5
 8003964:	080039e5 	.word	0x080039e5
 8003968:	080039e5 	.word	0x080039e5
 800396c:	080039e5 	.word	0x080039e5
 8003970:	080039e5 	.word	0x080039e5
 8003974:	080039e5 	.word	0x080039e5
 8003978:	080039e5 	.word	0x080039e5
 800397c:	080039eb 	.word	0x080039eb
 8003980:	080039e5 	.word	0x080039e5
 8003984:	080039e5 	.word	0x080039e5
 8003988:	080039e5 	.word	0x080039e5
 800398c:	080039e5 	.word	0x080039e5
 8003990:	080039e5 	.word	0x080039e5
 8003994:	080039e5 	.word	0x080039e5
 8003998:	080039e5 	.word	0x080039e5
 800399c:	080039eb 	.word	0x080039eb
 80039a0:	080039e5 	.word	0x080039e5
 80039a4:	080039e5 	.word	0x080039e5
 80039a8:	080039e5 	.word	0x080039e5
 80039ac:	080039e5 	.word	0x080039e5
 80039b0:	080039e5 	.word	0x080039e5
 80039b4:	080039e5 	.word	0x080039e5
 80039b8:	080039e5 	.word	0x080039e5
 80039bc:	080039eb 	.word	0x080039eb
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	3304      	adds	r3, #4
 80039c4:	2101      	movs	r1, #1
 80039c6:	4618      	mov	r0, r3
 80039c8:	f000 fde4 	bl	8004594 <RCCEx_PLL2_Config>
 80039cc:	4603      	mov	r3, r0
 80039ce:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 80039d0:	e00c      	b.n	80039ec <HAL_RCCEx_PeriphCLKConfig+0x7c8>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	3324      	adds	r3, #36	; 0x24
 80039d6:	2101      	movs	r1, #1
 80039d8:	4618      	mov	r0, r3
 80039da:	f000 fe8d 	bl	80046f8 <RCCEx_PLL3_Config>
 80039de:	4603      	mov	r3, r0
 80039e0:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 80039e2:	e003      	b.n	80039ec <HAL_RCCEx_PeriphCLKConfig+0x7c8>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80039e4:	2301      	movs	r3, #1
 80039e6:	75fb      	strb	r3, [r7, #23]
      break;
 80039e8:	e000      	b.n	80039ec <HAL_RCCEx_PeriphCLKConfig+0x7c8>
      break;
 80039ea:	bf00      	nop
    }

    if(ret == HAL_OK)
 80039ec:	7dfb      	ldrb	r3, [r7, #23]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d109      	bne.n	8003a06 <HAL_RCCEx_PeriphCLKConfig+0x7e2>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80039f2:	4b45      	ldr	r3, [pc, #276]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80039f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039f6:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039fe:	4942      	ldr	r1, [pc, #264]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003a00:	4313      	orrs	r3, r2
 8003a02:	654b      	str	r3, [r1, #84]	; 0x54
 8003a04:	e001      	b.n	8003a0a <HAL_RCCEx_PeriphCLKConfig+0x7e6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a06:	7dfb      	ldrb	r3, [r7, #23]
 8003a08:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 0302 	and.w	r3, r3, #2
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d037      	beq.n	8003a86 <HAL_RCCEx_PeriphCLKConfig+0x862>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a1a:	2b05      	cmp	r3, #5
 8003a1c:	d820      	bhi.n	8003a60 <HAL_RCCEx_PeriphCLKConfig+0x83c>
 8003a1e:	a201      	add	r2, pc, #4	; (adr r2, 8003a24 <HAL_RCCEx_PeriphCLKConfig+0x800>)
 8003a20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a24:	08003a67 	.word	0x08003a67
 8003a28:	08003a3d 	.word	0x08003a3d
 8003a2c:	08003a4f 	.word	0x08003a4f
 8003a30:	08003a67 	.word	0x08003a67
 8003a34:	08003a67 	.word	0x08003a67
 8003a38:	08003a67 	.word	0x08003a67
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	3304      	adds	r3, #4
 8003a40:	2101      	movs	r1, #1
 8003a42:	4618      	mov	r0, r3
 8003a44:	f000 fda6 	bl	8004594 <RCCEx_PLL2_Config>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8003a4c:	e00c      	b.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x844>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	3324      	adds	r3, #36	; 0x24
 8003a52:	2101      	movs	r1, #1
 8003a54:	4618      	mov	r0, r3
 8003a56:	f000 fe4f 	bl	80046f8 <RCCEx_PLL3_Config>
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8003a5e:	e003      	b.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x844>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003a60:	2301      	movs	r3, #1
 8003a62:	75fb      	strb	r3, [r7, #23]
      break;
 8003a64:	e000      	b.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x844>
      break;
 8003a66:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003a68:	7dfb      	ldrb	r3, [r7, #23]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d109      	bne.n	8003a82 <HAL_RCCEx_PeriphCLKConfig+0x85e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003a6e:	4b26      	ldr	r3, [pc, #152]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003a70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a72:	f023 0207 	bic.w	r2, r3, #7
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a7a:	4923      	ldr	r1, [pc, #140]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	654b      	str	r3, [r1, #84]	; 0x54
 8003a80:	e001      	b.n	8003a86 <HAL_RCCEx_PeriphCLKConfig+0x862>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a82:	7dfb      	ldrb	r3, [r7, #23]
 8003a84:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f003 0304 	and.w	r3, r3, #4
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d040      	beq.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003a98:	2b05      	cmp	r3, #5
 8003a9a:	d821      	bhi.n	8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 8003a9c:	a201      	add	r2, pc, #4	; (adr r2, 8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 8003a9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003aa2:	bf00      	nop
 8003aa4:	08003ae7 	.word	0x08003ae7
 8003aa8:	08003abd 	.word	0x08003abd
 8003aac:	08003acf 	.word	0x08003acf
 8003ab0:	08003ae7 	.word	0x08003ae7
 8003ab4:	08003ae7 	.word	0x08003ae7
 8003ab8:	08003ae7 	.word	0x08003ae7
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	3304      	adds	r3, #4
 8003ac0:	2101      	movs	r1, #1
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	f000 fd66 	bl	8004594 <RCCEx_PLL2_Config>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8003acc:	e00c      	b.n	8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x8c4>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	3324      	adds	r3, #36	; 0x24
 8003ad2:	2101      	movs	r1, #1
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	f000 fe0f 	bl	80046f8 <RCCEx_PLL3_Config>
 8003ada:	4603      	mov	r3, r0
 8003adc:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8003ade:	e003      	b.n	8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003ae0:	2301      	movs	r3, #1
 8003ae2:	75fb      	strb	r3, [r7, #23]
      break;
 8003ae4:	e000      	b.n	8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      break;
 8003ae6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003ae8:	7dfb      	ldrb	r3, [r7, #23]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d110      	bne.n	8003b10 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003aee:	4b06      	ldr	r3, [pc, #24]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003af0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003af2:	f023 0207 	bic.w	r2, r3, #7
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003afc:	4902      	ldr	r1, [pc, #8]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003afe:	4313      	orrs	r3, r2
 8003b00:	658b      	str	r3, [r1, #88]	; 0x58
 8003b02:	e007      	b.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
 8003b04:	58024800 	.word	0x58024800
 8003b08:	58024400 	.word	0x58024400
 8003b0c:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b10:	7dfb      	ldrb	r3, [r7, #23]
 8003b12:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f003 0320 	and.w	r3, r3, #32
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d04b      	beq.n	8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x994>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b26:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003b2a:	d02e      	beq.n	8003b8a <HAL_RCCEx_PeriphCLKConfig+0x966>
 8003b2c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003b30:	d828      	bhi.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8003b32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b36:	d02a      	beq.n	8003b8e <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8003b38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b3c:	d822      	bhi.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8003b3e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003b42:	d026      	beq.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8003b44:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003b48:	d81c      	bhi.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8003b4a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003b4e:	d010      	beq.n	8003b72 <HAL_RCCEx_PeriphCLKConfig+0x94e>
 8003b50:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003b54:	d816      	bhi.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d01d      	beq.n	8003b96 <HAL_RCCEx_PeriphCLKConfig+0x972>
 8003b5a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003b5e:	d111      	bne.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x960>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	3304      	adds	r3, #4
 8003b64:	2100      	movs	r1, #0
 8003b66:	4618      	mov	r0, r3
 8003b68:	f000 fd14 	bl	8004594 <RCCEx_PLL2_Config>
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8003b70:	e012      	b.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x974>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	3324      	adds	r3, #36	; 0x24
 8003b76:	2102      	movs	r1, #2
 8003b78:	4618      	mov	r0, r3
 8003b7a:	f000 fdbd 	bl	80046f8 <RCCEx_PLL3_Config>
 8003b7e:	4603      	mov	r3, r0
 8003b80:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8003b82:	e009      	b.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x974>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003b84:	2301      	movs	r3, #1
 8003b86:	75fb      	strb	r3, [r7, #23]
      break;
 8003b88:	e006      	b.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8003b8a:	bf00      	nop
 8003b8c:	e004      	b.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8003b8e:	bf00      	nop
 8003b90:	e002      	b.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8003b92:	bf00      	nop
 8003b94:	e000      	b.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8003b96:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003b98:	7dfb      	ldrb	r3, [r7, #23]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d10a      	bne.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x990>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003b9e:	4bb2      	ldr	r3, [pc, #712]	; (8003e68 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003ba0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ba2:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bac:	49ae      	ldr	r1, [pc, #696]	; (8003e68 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003bae:	4313      	orrs	r3, r2
 8003bb0:	654b      	str	r3, [r1, #84]	; 0x54
 8003bb2:	e001      	b.n	8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x994>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bb4:	7dfb      	ldrb	r3, [r7, #23]
 8003bb6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d04b      	beq.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0xa38>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003bca:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003bce:	d02e      	beq.n	8003c2e <HAL_RCCEx_PeriphCLKConfig+0xa0a>
 8003bd0:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003bd4:	d828      	bhi.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8003bd6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003bda:	d02a      	beq.n	8003c32 <HAL_RCCEx_PeriphCLKConfig+0xa0e>
 8003bdc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003be0:	d822      	bhi.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8003be2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003be6:	d026      	beq.n	8003c36 <HAL_RCCEx_PeriphCLKConfig+0xa12>
 8003be8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003bec:	d81c      	bhi.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8003bee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003bf2:	d010      	beq.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x9f2>
 8003bf4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003bf8:	d816      	bhi.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d01d      	beq.n	8003c3a <HAL_RCCEx_PeriphCLKConfig+0xa16>
 8003bfe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c02:	d111      	bne.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0xa04>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	3304      	adds	r3, #4
 8003c08:	2100      	movs	r1, #0
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	f000 fcc2 	bl	8004594 <RCCEx_PLL2_Config>
 8003c10:	4603      	mov	r3, r0
 8003c12:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8003c14:	e012      	b.n	8003c3c <HAL_RCCEx_PeriphCLKConfig+0xa18>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	3324      	adds	r3, #36	; 0x24
 8003c1a:	2102      	movs	r1, #2
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	f000 fd6b 	bl	80046f8 <RCCEx_PLL3_Config>
 8003c22:	4603      	mov	r3, r0
 8003c24:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8003c26:	e009      	b.n	8003c3c <HAL_RCCEx_PeriphCLKConfig+0xa18>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003c28:	2301      	movs	r3, #1
 8003c2a:	75fb      	strb	r3, [r7, #23]
      break;
 8003c2c:	e006      	b.n	8003c3c <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8003c2e:	bf00      	nop
 8003c30:	e004      	b.n	8003c3c <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8003c32:	bf00      	nop
 8003c34:	e002      	b.n	8003c3c <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8003c36:	bf00      	nop
 8003c38:	e000      	b.n	8003c3c <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8003c3a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003c3c:	7dfb      	ldrb	r3, [r7, #23]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d10a      	bne.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0xa34>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003c42:	4b89      	ldr	r3, [pc, #548]	; (8003e68 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003c44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c46:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003c50:	4985      	ldr	r1, [pc, #532]	; (8003e68 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003c52:	4313      	orrs	r3, r2
 8003c54:	658b      	str	r3, [r1, #88]	; 0x58
 8003c56:	e001      	b.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0xa38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c58:	7dfb      	ldrb	r3, [r7, #23]
 8003c5a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d04b      	beq.n	8003d00 <HAL_RCCEx_PeriphCLKConfig+0xadc>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003c6e:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8003c72:	d02e      	beq.n	8003cd2 <HAL_RCCEx_PeriphCLKConfig+0xaae>
 8003c74:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8003c78:	d828      	bhi.n	8003ccc <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8003c7a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003c7e:	d02a      	beq.n	8003cd6 <HAL_RCCEx_PeriphCLKConfig+0xab2>
 8003c80:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003c84:	d822      	bhi.n	8003ccc <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8003c86:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8003c8a:	d026      	beq.n	8003cda <HAL_RCCEx_PeriphCLKConfig+0xab6>
 8003c8c:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8003c90:	d81c      	bhi.n	8003ccc <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8003c92:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003c96:	d010      	beq.n	8003cba <HAL_RCCEx_PeriphCLKConfig+0xa96>
 8003c98:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003c9c:	d816      	bhi.n	8003ccc <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d01d      	beq.n	8003cde <HAL_RCCEx_PeriphCLKConfig+0xaba>
 8003ca2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ca6:	d111      	bne.n	8003ccc <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	3304      	adds	r3, #4
 8003cac:	2100      	movs	r1, #0
 8003cae:	4618      	mov	r0, r3
 8003cb0:	f000 fc70 	bl	8004594 <RCCEx_PLL2_Config>
 8003cb4:	4603      	mov	r3, r0
 8003cb6:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8003cb8:	e012      	b.n	8003ce0 <HAL_RCCEx_PeriphCLKConfig+0xabc>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	3324      	adds	r3, #36	; 0x24
 8003cbe:	2102      	movs	r1, #2
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	f000 fd19 	bl	80046f8 <RCCEx_PLL3_Config>
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8003cca:	e009      	b.n	8003ce0 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003ccc:	2301      	movs	r3, #1
 8003cce:	75fb      	strb	r3, [r7, #23]
      break;
 8003cd0:	e006      	b.n	8003ce0 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8003cd2:	bf00      	nop
 8003cd4:	e004      	b.n	8003ce0 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8003cd6:	bf00      	nop
 8003cd8:	e002      	b.n	8003ce0 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8003cda:	bf00      	nop
 8003cdc:	e000      	b.n	8003ce0 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8003cde:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003ce0:	7dfb      	ldrb	r3, [r7, #23]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d10a      	bne.n	8003cfc <HAL_RCCEx_PeriphCLKConfig+0xad8>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003ce6:	4b60      	ldr	r3, [pc, #384]	; (8003e68 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003ce8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cea:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003cf4:	495c      	ldr	r1, [pc, #368]	; (8003e68 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	658b      	str	r3, [r1, #88]	; 0x58
 8003cfa:	e001      	b.n	8003d00 <HAL_RCCEx_PeriphCLKConfig+0xadc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cfc:	7dfb      	ldrb	r3, [r7, #23]
 8003cfe:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f003 0308 	and.w	r3, r3, #8
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d018      	beq.n	8003d3e <HAL_RCCEx_PeriphCLKConfig+0xb1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection )== RCC_I2C1235CLKSOURCE_PLL3 )
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003d10:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d14:	d10a      	bne.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0xb08>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	3324      	adds	r3, #36	; 0x24
 8003d1a:	2102      	movs	r1, #2
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	f000 fceb 	bl	80046f8 <RCCEx_PLL3_Config>
 8003d22:	4603      	mov	r3, r0
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d001      	beq.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0xb08>
        {
          status = HAL_ERROR;
 8003d28:	2301      	movs	r3, #1
 8003d2a:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8003d2c:	4b4e      	ldr	r3, [pc, #312]	; (8003e68 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003d2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d30:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003d38:	494b      	ldr	r1, [pc, #300]	; (8003e68 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003d3a:	4313      	orrs	r3, r2
 8003d3c:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f003 0310 	and.w	r3, r3, #16
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d01a      	beq.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d50:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d54:	d10a      	bne.n	8003d6c <HAL_RCCEx_PeriphCLKConfig+0xb48>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	3324      	adds	r3, #36	; 0x24
 8003d5a:	2102      	movs	r1, #2
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	f000 fccb 	bl	80046f8 <RCCEx_PLL3_Config>
 8003d62:	4603      	mov	r3, r0
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d001      	beq.n	8003d6c <HAL_RCCEx_PeriphCLKConfig+0xb48>
      {
        status = HAL_ERROR;
 8003d68:	2301      	movs	r3, #1
 8003d6a:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003d6c:	4b3e      	ldr	r3, [pc, #248]	; (8003e68 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003d6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d70:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d7a:	493b      	ldr	r1, [pc, #236]	; (8003e68 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003d7c:	4313      	orrs	r3, r2
 8003d7e:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d034      	beq.n	8003df6 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003d92:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003d96:	d01d      	beq.n	8003dd4 <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 8003d98:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003d9c:	d817      	bhi.n	8003dce <HAL_RCCEx_PeriphCLKConfig+0xbaa>
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d003      	beq.n	8003daa <HAL_RCCEx_PeriphCLKConfig+0xb86>
 8003da2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003da6:	d009      	beq.n	8003dbc <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8003da8:	e011      	b.n	8003dce <HAL_RCCEx_PeriphCLKConfig+0xbaa>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	3304      	adds	r3, #4
 8003dae:	2100      	movs	r1, #0
 8003db0:	4618      	mov	r0, r3
 8003db2:	f000 fbef 	bl	8004594 <RCCEx_PLL2_Config>
 8003db6:	4603      	mov	r3, r0
 8003db8:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8003dba:	e00c      	b.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0xbb2>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	3324      	adds	r3, #36	; 0x24
 8003dc0:	2102      	movs	r1, #2
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	f000 fc98 	bl	80046f8 <RCCEx_PLL3_Config>
 8003dc8:	4603      	mov	r3, r0
 8003dca:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8003dcc:	e003      	b.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	75fb      	strb	r3, [r7, #23]
      break;
 8003dd2:	e000      	b.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      break;
 8003dd4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003dd6:	7dfb      	ldrb	r3, [r7, #23]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d10a      	bne.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003ddc:	4b22      	ldr	r3, [pc, #136]	; (8003e68 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003dde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003de0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003dea:	491f      	ldr	r1, [pc, #124]	; (8003e68 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003dec:	4313      	orrs	r3, r2
 8003dee:	658b      	str	r3, [r1, #88]	; 0x58
 8003df0:	e001      	b.n	8003df6 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003df2:	7dfb      	ldrb	r3, [r7, #23]
 8003df4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d036      	beq.n	8003e70 <HAL_RCCEx_PeriphCLKConfig+0xc4c>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003e08:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003e0c:	d01c      	beq.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8003e0e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003e12:	d816      	bhi.n	8003e42 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8003e14:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003e18:	d003      	beq.n	8003e22 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8003e1a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003e1e:	d007      	beq.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0xc0c>
 8003e20:	e00f      	b.n	8003e42 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e22:	4b11      	ldr	r3, [pc, #68]	; (8003e68 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003e24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e26:	4a10      	ldr	r2, [pc, #64]	; (8003e68 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003e28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e2c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8003e2e:	e00c      	b.n	8003e4a <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	3324      	adds	r3, #36	; 0x24
 8003e34:	2101      	movs	r1, #1
 8003e36:	4618      	mov	r0, r3
 8003e38:	f000 fc5e 	bl	80046f8 <RCCEx_PLL3_Config>
 8003e3c:	4603      	mov	r3, r0
 8003e3e:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8003e40:	e003      	b.n	8003e4a <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003e42:	2301      	movs	r3, #1
 8003e44:	75fb      	strb	r3, [r7, #23]
      break;
 8003e46:	e000      	b.n	8003e4a <HAL_RCCEx_PeriphCLKConfig+0xc26>
      break;
 8003e48:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003e4a:	7dfb      	ldrb	r3, [r7, #23]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d10d      	bne.n	8003e6c <HAL_RCCEx_PeriphCLKConfig+0xc48>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003e50:	4b05      	ldr	r3, [pc, #20]	; (8003e68 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003e52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e54:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003e5e:	4902      	ldr	r1, [pc, #8]	; (8003e68 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003e60:	4313      	orrs	r3, r2
 8003e62:	654b      	str	r3, [r1, #84]	; 0x54
 8003e64:	e004      	b.n	8003e70 <HAL_RCCEx_PeriphCLKConfig+0xc4c>
 8003e66:	bf00      	nop
 8003e68:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e6c:	7dfb      	ldrb	r3, [r7, #23]
 8003e6e:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d029      	beq.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0xcac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d003      	beq.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8003e84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e88:	d007      	beq.n	8003e9a <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8003e8a:	e00f      	b.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0xc88>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e8c:	4b61      	ldr	r3, [pc, #388]	; (8004014 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8003e8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e90:	4a60      	ldr	r2, [pc, #384]	; (8004014 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8003e92:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e96:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8003e98:	e00b      	b.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0xc8e>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	3304      	adds	r3, #4
 8003e9e:	2102      	movs	r1, #2
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	f000 fb77 	bl	8004594 <RCCEx_PLL2_Config>
 8003ea6:	4603      	mov	r3, r0
 8003ea8:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8003eaa:	e002      	b.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0xc8e>

    default:
      ret = HAL_ERROR;
 8003eac:	2301      	movs	r3, #1
 8003eae:	75fb      	strb	r3, [r7, #23]
      break;
 8003eb0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003eb2:	7dfb      	ldrb	r3, [r7, #23]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d109      	bne.n	8003ecc <HAL_RCCEx_PeriphCLKConfig+0xca8>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003eb8:	4b56      	ldr	r3, [pc, #344]	; (8004014 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8003eba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ebc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ec4:	4953      	ldr	r1, [pc, #332]	; (8004014 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	64cb      	str	r3, [r1, #76]	; 0x4c
 8003eca:	e001      	b.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0xcac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ecc:	7dfb      	ldrb	r3, [r7, #23]
 8003ece:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d00a      	beq.n	8003ef2 <HAL_RCCEx_PeriphCLKConfig+0xcce>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	3324      	adds	r3, #36	; 0x24
 8003ee0:	2102      	movs	r1, #2
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	f000 fc08 	bl	80046f8 <RCCEx_PLL3_Config>
 8003ee8:	4603      	mov	r3, r0
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d001      	beq.n	8003ef2 <HAL_RCCEx_PeriphCLKConfig+0xcce>
    {
      status=HAL_ERROR;
 8003eee:	2301      	movs	r3, #1
 8003ef0:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d030      	beq.n	8003f60 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {

    switch(PeriphClkInit->RngClockSelection)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003f02:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003f06:	d017      	beq.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8003f08:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003f0c:	d811      	bhi.n	8003f32 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 8003f0e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f12:	d013      	beq.n	8003f3c <HAL_RCCEx_PeriphCLKConfig+0xd18>
 8003f14:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f18:	d80b      	bhi.n	8003f32 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d010      	beq.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0xd1c>
 8003f1e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f22:	d106      	bne.n	8003f32 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f24:	4b3b      	ldr	r3, [pc, #236]	; (8004014 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8003f26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f28:	4a3a      	ldr	r2, [pc, #232]	; (8004014 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8003f2a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f2e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8003f30:	e007      	b.n	8003f42 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003f32:	2301      	movs	r3, #1
 8003f34:	75fb      	strb	r3, [r7, #23]
      break;
 8003f36:	e004      	b.n	8003f42 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8003f38:	bf00      	nop
 8003f3a:	e002      	b.n	8003f42 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8003f3c:	bf00      	nop
 8003f3e:	e000      	b.n	8003f42 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8003f40:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003f42:	7dfb      	ldrb	r3, [r7, #23]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d109      	bne.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0xd38>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003f48:	4b32      	ldr	r3, [pc, #200]	; (8004014 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8003f4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f4c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003f54:	492f      	ldr	r1, [pc, #188]	; (8004014 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8003f56:	4313      	orrs	r3, r2
 8003f58:	654b      	str	r3, [r1, #84]	; 0x54
 8003f5a:	e001      	b.n	8003f60 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f5c:	7dfb      	ldrb	r3, [r7, #23]
 8003f5e:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d008      	beq.n	8003f7e <HAL_RCCEx_PeriphCLKConfig+0xd5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003f6c:	4b29      	ldr	r3, [pc, #164]	; (8004014 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8003f6e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f70:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003f78:	4926      	ldr	r1, [pc, #152]	; (8004014 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8003f7a:	4313      	orrs	r3, r2
 8003f7c:	650b      	str	r3, [r1, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d008      	beq.n	8003f9c <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003f8a:	4b22      	ldr	r3, [pc, #136]	; (8004014 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8003f8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f8e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003f96:	491f      	ldr	r1, [pc, #124]	; (8004014 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8003f98:	4313      	orrs	r3, r2
 8003f9a:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d00d      	beq.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0xda0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003fa8:	4b1a      	ldr	r3, [pc, #104]	; (8004014 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8003faa:	691b      	ldr	r3, [r3, #16]
 8003fac:	4a19      	ldr	r2, [pc, #100]	; (8004014 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8003fae:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003fb2:	6113      	str	r3, [r2, #16]
 8003fb4:	4b17      	ldr	r3, [pc, #92]	; (8004014 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8003fb6:	691a      	ldr	r2, [r3, #16]
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003fbe:	4915      	ldr	r1, [pc, #84]	; (8004014 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	da08      	bge.n	8003fde <HAL_RCCEx_PeriphCLKConfig+0xdba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8003fcc:	4b11      	ldr	r3, [pc, #68]	; (8004014 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8003fce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fd0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003fd8:	490e      	ldr	r1, [pc, #56]	; (8004014 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8003fda:	4313      	orrs	r3, r2
 8003fdc:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d009      	beq.n	8003ffe <HAL_RCCEx_PeriphCLKConfig+0xdda>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003fea:	4b0a      	ldr	r3, [pc, #40]	; (8004014 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8003fec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fee:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003ff8:	4906      	ldr	r1, [pc, #24]	; (8004014 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8003ffa:	4313      	orrs	r3, r2
 8003ffc:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8003ffe:	7dbb      	ldrb	r3, [r7, #22]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d101      	bne.n	8004008 <HAL_RCCEx_PeriphCLKConfig+0xde4>
  {
    return HAL_OK;
 8004004:	2300      	movs	r3, #0
 8004006:	e000      	b.n	800400a <HAL_RCCEx_PeriphCLKConfig+0xde6>
  }
  return HAL_ERROR;
 8004008:	2301      	movs	r3, #1
}
 800400a:	4618      	mov	r0, r3
 800400c:	3718      	adds	r7, #24
 800400e:	46bd      	mov	sp, r7
 8004010:	bd80      	pop	{r7, pc}
 8004012:	bf00      	nop
 8004014:	58024400 	.word	0x58024400

08004018 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800401c:	f7ff f8a6 	bl	800316c <HAL_RCC_GetHCLKFreq>
 8004020:	4602      	mov	r2, r0
 8004022:	4b06      	ldr	r3, [pc, #24]	; (800403c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8004024:	6a1b      	ldr	r3, [r3, #32]
 8004026:	091b      	lsrs	r3, r3, #4
 8004028:	f003 0307 	and.w	r3, r3, #7
 800402c:	4904      	ldr	r1, [pc, #16]	; (8004040 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800402e:	5ccb      	ldrb	r3, [r1, r3]
 8004030:	f003 031f 	and.w	r3, r3, #31
 8004034:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8004038:	4618      	mov	r0, r3
 800403a:	bd80      	pop	{r7, pc}
 800403c:	58024400 	.word	0x58024400
 8004040:	080079e0 	.word	0x080079e0

08004044 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8004044:	b480      	push	{r7}
 8004046:	b089      	sub	sp, #36	; 0x24
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800404c:	4ba1      	ldr	r3, [pc, #644]	; (80042d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800404e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004050:	f003 0303 	and.w	r3, r3, #3
 8004054:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8004056:	4b9f      	ldr	r3, [pc, #636]	; (80042d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004058:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800405a:	0b1b      	lsrs	r3, r3, #12
 800405c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004060:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8004062:	4b9c      	ldr	r3, [pc, #624]	; (80042d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004064:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004066:	091b      	lsrs	r3, r3, #4
 8004068:	f003 0301 	and.w	r3, r3, #1
 800406c:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800406e:	4b99      	ldr	r3, [pc, #612]	; (80042d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004070:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004072:	08db      	lsrs	r3, r3, #3
 8004074:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004078:	693a      	ldr	r2, [r7, #16]
 800407a:	fb02 f303 	mul.w	r3, r2, r3
 800407e:	ee07 3a90 	vmov	s15, r3
 8004082:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004086:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800408a:	697b      	ldr	r3, [r7, #20]
 800408c:	2b00      	cmp	r3, #0
 800408e:	f000 8111 	beq.w	80042b4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8004092:	69bb      	ldr	r3, [r7, #24]
 8004094:	2b02      	cmp	r3, #2
 8004096:	f000 8083 	beq.w	80041a0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800409a:	69bb      	ldr	r3, [r7, #24]
 800409c:	2b02      	cmp	r3, #2
 800409e:	f200 80a1 	bhi.w	80041e4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80040a2:	69bb      	ldr	r3, [r7, #24]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d003      	beq.n	80040b0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80040a8:	69bb      	ldr	r3, [r7, #24]
 80040aa:	2b01      	cmp	r3, #1
 80040ac:	d056      	beq.n	800415c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80040ae:	e099      	b.n	80041e4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80040b0:	4b88      	ldr	r3, [pc, #544]	; (80042d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f003 0320 	and.w	r3, r3, #32
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d02d      	beq.n	8004118 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80040bc:	4b85      	ldr	r3, [pc, #532]	; (80042d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	08db      	lsrs	r3, r3, #3
 80040c2:	f003 0303 	and.w	r3, r3, #3
 80040c6:	4a84      	ldr	r2, [pc, #528]	; (80042d8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80040c8:	fa22 f303 	lsr.w	r3, r2, r3
 80040cc:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80040ce:	68bb      	ldr	r3, [r7, #8]
 80040d0:	ee07 3a90 	vmov	s15, r3
 80040d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80040d8:	697b      	ldr	r3, [r7, #20]
 80040da:	ee07 3a90 	vmov	s15, r3
 80040de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80040e6:	4b7b      	ldr	r3, [pc, #492]	; (80042d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80040e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040ee:	ee07 3a90 	vmov	s15, r3
 80040f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80040f6:	ed97 6a03 	vldr	s12, [r7, #12]
 80040fa:	eddf 5a78 	vldr	s11, [pc, #480]	; 80042dc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80040fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004102:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004106:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800410a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800410e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004112:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8004116:	e087      	b.n	8004228 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8004118:	697b      	ldr	r3, [r7, #20]
 800411a:	ee07 3a90 	vmov	s15, r3
 800411e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004122:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80042e0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8004126:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800412a:	4b6a      	ldr	r3, [pc, #424]	; (80042d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800412c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800412e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004132:	ee07 3a90 	vmov	s15, r3
 8004136:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800413a:	ed97 6a03 	vldr	s12, [r7, #12]
 800413e:	eddf 5a67 	vldr	s11, [pc, #412]	; 80042dc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004142:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004146:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800414a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800414e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004152:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004156:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800415a:	e065      	b.n	8004228 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800415c:	697b      	ldr	r3, [r7, #20]
 800415e:	ee07 3a90 	vmov	s15, r3
 8004162:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004166:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80042e4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800416a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800416e:	4b59      	ldr	r3, [pc, #356]	; (80042d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004170:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004172:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004176:	ee07 3a90 	vmov	s15, r3
 800417a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800417e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004182:	eddf 5a56 	vldr	s11, [pc, #344]	; 80042dc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004186:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800418a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800418e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004192:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004196:	ee67 7a27 	vmul.f32	s15, s14, s15
 800419a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800419e:	e043      	b.n	8004228 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80041a0:	697b      	ldr	r3, [r7, #20]
 80041a2:	ee07 3a90 	vmov	s15, r3
 80041a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041aa:	eddf 6a4f 	vldr	s13, [pc, #316]	; 80042e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80041ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80041b2:	4b48      	ldr	r3, [pc, #288]	; (80042d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80041b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041ba:	ee07 3a90 	vmov	s15, r3
 80041be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80041c2:	ed97 6a03 	vldr	s12, [r7, #12]
 80041c6:	eddf 5a45 	vldr	s11, [pc, #276]	; 80042dc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80041ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80041ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80041d2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80041d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80041da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041de:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80041e2:	e021      	b.n	8004228 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80041e4:	697b      	ldr	r3, [r7, #20]
 80041e6:	ee07 3a90 	vmov	s15, r3
 80041ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041ee:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80042e4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80041f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80041f6:	4b37      	ldr	r3, [pc, #220]	; (80042d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80041f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041fe:	ee07 3a90 	vmov	s15, r3
 8004202:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004206:	ed97 6a03 	vldr	s12, [r7, #12]
 800420a:	eddf 5a34 	vldr	s11, [pc, #208]	; 80042dc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800420e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004212:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004216:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800421a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800421e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004222:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004226:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8004228:	4b2a      	ldr	r3, [pc, #168]	; (80042d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800422a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800422c:	0a5b      	lsrs	r3, r3, #9
 800422e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004232:	ee07 3a90 	vmov	s15, r3
 8004236:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800423a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800423e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004242:	edd7 6a07 	vldr	s13, [r7, #28]
 8004246:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800424a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800424e:	ee17 2a90 	vmov	r2, s15
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8004256:	4b1f      	ldr	r3, [pc, #124]	; (80042d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004258:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800425a:	0c1b      	lsrs	r3, r3, #16
 800425c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004260:	ee07 3a90 	vmov	s15, r3
 8004264:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004268:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800426c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004270:	edd7 6a07 	vldr	s13, [r7, #28]
 8004274:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004278:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800427c:	ee17 2a90 	vmov	r2, s15
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8004284:	4b13      	ldr	r3, [pc, #76]	; (80042d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004286:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004288:	0e1b      	lsrs	r3, r3, #24
 800428a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800428e:	ee07 3a90 	vmov	s15, r3
 8004292:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004296:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800429a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800429e:	edd7 6a07 	vldr	s13, [r7, #28]
 80042a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80042a6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80042aa:	ee17 2a90 	vmov	r2, s15
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80042b2:	e008      	b.n	80042c6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2200      	movs	r2, #0
 80042b8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	2200      	movs	r2, #0
 80042be:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2200      	movs	r2, #0
 80042c4:	609a      	str	r2, [r3, #8]
}
 80042c6:	bf00      	nop
 80042c8:	3724      	adds	r7, #36	; 0x24
 80042ca:	46bd      	mov	sp, r7
 80042cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d0:	4770      	bx	lr
 80042d2:	bf00      	nop
 80042d4:	58024400 	.word	0x58024400
 80042d8:	03d09000 	.word	0x03d09000
 80042dc:	46000000 	.word	0x46000000
 80042e0:	4c742400 	.word	0x4c742400
 80042e4:	4a742400 	.word	0x4a742400
 80042e8:	4af42400 	.word	0x4af42400

080042ec <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 80042ec:	b480      	push	{r7}
 80042ee:	b089      	sub	sp, #36	; 0x24
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80042f4:	4ba1      	ldr	r3, [pc, #644]	; (800457c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80042f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042f8:	f003 0303 	and.w	r3, r3, #3
 80042fc:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 80042fe:	4b9f      	ldr	r3, [pc, #636]	; (800457c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004300:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004302:	0d1b      	lsrs	r3, r3, #20
 8004304:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004308:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800430a:	4b9c      	ldr	r3, [pc, #624]	; (800457c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800430c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800430e:	0a1b      	lsrs	r3, r3, #8
 8004310:	f003 0301 	and.w	r3, r3, #1
 8004314:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8004316:	4b99      	ldr	r3, [pc, #612]	; (800457c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004318:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800431a:	08db      	lsrs	r3, r3, #3
 800431c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004320:	693a      	ldr	r2, [r7, #16]
 8004322:	fb02 f303 	mul.w	r3, r2, r3
 8004326:	ee07 3a90 	vmov	s15, r3
 800432a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800432e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8004332:	697b      	ldr	r3, [r7, #20]
 8004334:	2b00      	cmp	r3, #0
 8004336:	f000 8111 	beq.w	800455c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800433a:	69bb      	ldr	r3, [r7, #24]
 800433c:	2b02      	cmp	r3, #2
 800433e:	f000 8083 	beq.w	8004448 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8004342:	69bb      	ldr	r3, [r7, #24]
 8004344:	2b02      	cmp	r3, #2
 8004346:	f200 80a1 	bhi.w	800448c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800434a:	69bb      	ldr	r3, [r7, #24]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d003      	beq.n	8004358 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8004350:	69bb      	ldr	r3, [r7, #24]
 8004352:	2b01      	cmp	r3, #1
 8004354:	d056      	beq.n	8004404 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8004356:	e099      	b.n	800448c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004358:	4b88      	ldr	r3, [pc, #544]	; (800457c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f003 0320 	and.w	r3, r3, #32
 8004360:	2b00      	cmp	r3, #0
 8004362:	d02d      	beq.n	80043c0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004364:	4b85      	ldr	r3, [pc, #532]	; (800457c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	08db      	lsrs	r3, r3, #3
 800436a:	f003 0303 	and.w	r3, r3, #3
 800436e:	4a84      	ldr	r2, [pc, #528]	; (8004580 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8004370:	fa22 f303 	lsr.w	r3, r2, r3
 8004374:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004376:	68bb      	ldr	r3, [r7, #8]
 8004378:	ee07 3a90 	vmov	s15, r3
 800437c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	ee07 3a90 	vmov	s15, r3
 8004386:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800438a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800438e:	4b7b      	ldr	r3, [pc, #492]	; (800457c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004392:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004396:	ee07 3a90 	vmov	s15, r3
 800439a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800439e:	ed97 6a03 	vldr	s12, [r7, #12]
 80043a2:	eddf 5a78 	vldr	s11, [pc, #480]	; 8004584 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80043a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80043aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80043ae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80043b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80043b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80043ba:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80043be:	e087      	b.n	80044d0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80043c0:	697b      	ldr	r3, [r7, #20]
 80043c2:	ee07 3a90 	vmov	s15, r3
 80043c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043ca:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8004588 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80043ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80043d2:	4b6a      	ldr	r3, [pc, #424]	; (800457c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80043d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043da:	ee07 3a90 	vmov	s15, r3
 80043de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80043e2:	ed97 6a03 	vldr	s12, [r7, #12]
 80043e6:	eddf 5a67 	vldr	s11, [pc, #412]	; 8004584 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80043ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80043ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80043f2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80043f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80043fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80043fe:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004402:	e065      	b.n	80044d0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004404:	697b      	ldr	r3, [r7, #20]
 8004406:	ee07 3a90 	vmov	s15, r3
 800440a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800440e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800458c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004412:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004416:	4b59      	ldr	r3, [pc, #356]	; (800457c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800441a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800441e:	ee07 3a90 	vmov	s15, r3
 8004422:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004426:	ed97 6a03 	vldr	s12, [r7, #12]
 800442a:	eddf 5a56 	vldr	s11, [pc, #344]	; 8004584 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800442e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004432:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004436:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800443a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800443e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004442:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004446:	e043      	b.n	80044d0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004448:	697b      	ldr	r3, [r7, #20]
 800444a:	ee07 3a90 	vmov	s15, r3
 800444e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004452:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8004590 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8004456:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800445a:	4b48      	ldr	r3, [pc, #288]	; (800457c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800445c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800445e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004462:	ee07 3a90 	vmov	s15, r3
 8004466:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800446a:	ed97 6a03 	vldr	s12, [r7, #12]
 800446e:	eddf 5a45 	vldr	s11, [pc, #276]	; 8004584 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004472:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004476:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800447a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800447e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004482:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004486:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800448a:	e021      	b.n	80044d0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800448c:	697b      	ldr	r3, [r7, #20]
 800448e:	ee07 3a90 	vmov	s15, r3
 8004492:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004496:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800458c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800449a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800449e:	4b37      	ldr	r3, [pc, #220]	; (800457c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80044a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80044a6:	ee07 3a90 	vmov	s15, r3
 80044aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80044ae:	ed97 6a03 	vldr	s12, [r7, #12]
 80044b2:	eddf 5a34 	vldr	s11, [pc, #208]	; 8004584 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80044b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80044ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80044be:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80044c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80044c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044ca:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80044ce:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 80044d0:	4b2a      	ldr	r3, [pc, #168]	; (800457c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80044d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044d4:	0a5b      	lsrs	r3, r3, #9
 80044d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80044da:	ee07 3a90 	vmov	s15, r3
 80044de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80044e2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80044e6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80044ea:	edd7 6a07 	vldr	s13, [r7, #28]
 80044ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80044f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80044f6:	ee17 2a90 	vmov	r2, s15
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 80044fe:	4b1f      	ldr	r3, [pc, #124]	; (800457c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004502:	0c1b      	lsrs	r3, r3, #16
 8004504:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004508:	ee07 3a90 	vmov	s15, r3
 800450c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004510:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004514:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004518:	edd7 6a07 	vldr	s13, [r7, #28]
 800451c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004520:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004524:	ee17 2a90 	vmov	r2, s15
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 800452c:	4b13      	ldr	r3, [pc, #76]	; (800457c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800452e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004530:	0e1b      	lsrs	r3, r3, #24
 8004532:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004536:	ee07 3a90 	vmov	s15, r3
 800453a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800453e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004542:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004546:	edd7 6a07 	vldr	s13, [r7, #28]
 800454a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800454e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004552:	ee17 2a90 	vmov	r2, s15
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800455a:	e008      	b.n	800456e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2200      	movs	r2, #0
 8004560:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2200      	movs	r2, #0
 8004566:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2200      	movs	r2, #0
 800456c:	609a      	str	r2, [r3, #8]
}
 800456e:	bf00      	nop
 8004570:	3724      	adds	r7, #36	; 0x24
 8004572:	46bd      	mov	sp, r7
 8004574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004578:	4770      	bx	lr
 800457a:	bf00      	nop
 800457c:	58024400 	.word	0x58024400
 8004580:	03d09000 	.word	0x03d09000
 8004584:	46000000 	.word	0x46000000
 8004588:	4c742400 	.word	0x4c742400
 800458c:	4a742400 	.word	0x4a742400
 8004590:	4af42400 	.word	0x4af42400

08004594 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b084      	sub	sp, #16
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
 800459c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800459e:	2300      	movs	r3, #0
 80045a0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80045a2:	4b53      	ldr	r3, [pc, #332]	; (80046f0 <RCCEx_PLL2_Config+0x15c>)
 80045a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045a6:	f003 0303 	and.w	r3, r3, #3
 80045aa:	2b03      	cmp	r3, #3
 80045ac:	d101      	bne.n	80045b2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80045ae:	2301      	movs	r3, #1
 80045b0:	e099      	b.n	80046e6 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80045b2:	4b4f      	ldr	r3, [pc, #316]	; (80046f0 <RCCEx_PLL2_Config+0x15c>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4a4e      	ldr	r2, [pc, #312]	; (80046f0 <RCCEx_PLL2_Config+0x15c>)
 80045b8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80045bc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80045be:	f7fd fbbd 	bl	8001d3c <HAL_GetTick>
 80045c2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80045c4:	e008      	b.n	80045d8 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80045c6:	f7fd fbb9 	bl	8001d3c <HAL_GetTick>
 80045ca:	4602      	mov	r2, r0
 80045cc:	68bb      	ldr	r3, [r7, #8]
 80045ce:	1ad3      	subs	r3, r2, r3
 80045d0:	2b02      	cmp	r3, #2
 80045d2:	d901      	bls.n	80045d8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80045d4:	2303      	movs	r3, #3
 80045d6:	e086      	b.n	80046e6 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80045d8:	4b45      	ldr	r3, [pc, #276]	; (80046f0 <RCCEx_PLL2_Config+0x15c>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d1f0      	bne.n	80045c6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80045e4:	4b42      	ldr	r3, [pc, #264]	; (80046f0 <RCCEx_PLL2_Config+0x15c>)
 80045e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045e8:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	031b      	lsls	r3, r3, #12
 80045f2:	493f      	ldr	r1, [pc, #252]	; (80046f0 <RCCEx_PLL2_Config+0x15c>)
 80045f4:	4313      	orrs	r3, r2
 80045f6:	628b      	str	r3, [r1, #40]	; 0x28
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	3b01      	subs	r3, #1
 80045fe:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	689b      	ldr	r3, [r3, #8]
 8004606:	3b01      	subs	r3, #1
 8004608:	025b      	lsls	r3, r3, #9
 800460a:	b29b      	uxth	r3, r3
 800460c:	431a      	orrs	r2, r3
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	68db      	ldr	r3, [r3, #12]
 8004612:	3b01      	subs	r3, #1
 8004614:	041b      	lsls	r3, r3, #16
 8004616:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800461a:	431a      	orrs	r2, r3
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	691b      	ldr	r3, [r3, #16]
 8004620:	3b01      	subs	r3, #1
 8004622:	061b      	lsls	r3, r3, #24
 8004624:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8004628:	4931      	ldr	r1, [pc, #196]	; (80046f0 <RCCEx_PLL2_Config+0x15c>)
 800462a:	4313      	orrs	r3, r2
 800462c:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800462e:	4b30      	ldr	r3, [pc, #192]	; (80046f0 <RCCEx_PLL2_Config+0x15c>)
 8004630:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004632:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	695b      	ldr	r3, [r3, #20]
 800463a:	492d      	ldr	r1, [pc, #180]	; (80046f0 <RCCEx_PLL2_Config+0x15c>)
 800463c:	4313      	orrs	r3, r2
 800463e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004640:	4b2b      	ldr	r3, [pc, #172]	; (80046f0 <RCCEx_PLL2_Config+0x15c>)
 8004642:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004644:	f023 0220 	bic.w	r2, r3, #32
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	699b      	ldr	r3, [r3, #24]
 800464c:	4928      	ldr	r1, [pc, #160]	; (80046f0 <RCCEx_PLL2_Config+0x15c>)
 800464e:	4313      	orrs	r3, r2
 8004650:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004652:	4b27      	ldr	r3, [pc, #156]	; (80046f0 <RCCEx_PLL2_Config+0x15c>)
 8004654:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004656:	4a26      	ldr	r2, [pc, #152]	; (80046f0 <RCCEx_PLL2_Config+0x15c>)
 8004658:	f023 0310 	bic.w	r3, r3, #16
 800465c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800465e:	4b24      	ldr	r3, [pc, #144]	; (80046f0 <RCCEx_PLL2_Config+0x15c>)
 8004660:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004662:	4b24      	ldr	r3, [pc, #144]	; (80046f4 <RCCEx_PLL2_Config+0x160>)
 8004664:	4013      	ands	r3, r2
 8004666:	687a      	ldr	r2, [r7, #4]
 8004668:	69d2      	ldr	r2, [r2, #28]
 800466a:	00d2      	lsls	r2, r2, #3
 800466c:	4920      	ldr	r1, [pc, #128]	; (80046f0 <RCCEx_PLL2_Config+0x15c>)
 800466e:	4313      	orrs	r3, r2
 8004670:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004672:	4b1f      	ldr	r3, [pc, #124]	; (80046f0 <RCCEx_PLL2_Config+0x15c>)
 8004674:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004676:	4a1e      	ldr	r2, [pc, #120]	; (80046f0 <RCCEx_PLL2_Config+0x15c>)
 8004678:	f043 0310 	orr.w	r3, r3, #16
 800467c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d106      	bne.n	8004692 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004684:	4b1a      	ldr	r3, [pc, #104]	; (80046f0 <RCCEx_PLL2_Config+0x15c>)
 8004686:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004688:	4a19      	ldr	r2, [pc, #100]	; (80046f0 <RCCEx_PLL2_Config+0x15c>)
 800468a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800468e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004690:	e00f      	b.n	80046b2 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	2b01      	cmp	r3, #1
 8004696:	d106      	bne.n	80046a6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004698:	4b15      	ldr	r3, [pc, #84]	; (80046f0 <RCCEx_PLL2_Config+0x15c>)
 800469a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800469c:	4a14      	ldr	r2, [pc, #80]	; (80046f0 <RCCEx_PLL2_Config+0x15c>)
 800469e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80046a2:	62d3      	str	r3, [r2, #44]	; 0x2c
 80046a4:	e005      	b.n	80046b2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80046a6:	4b12      	ldr	r3, [pc, #72]	; (80046f0 <RCCEx_PLL2_Config+0x15c>)
 80046a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046aa:	4a11      	ldr	r2, [pc, #68]	; (80046f0 <RCCEx_PLL2_Config+0x15c>)
 80046ac:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80046b0:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80046b2:	4b0f      	ldr	r3, [pc, #60]	; (80046f0 <RCCEx_PLL2_Config+0x15c>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4a0e      	ldr	r2, [pc, #56]	; (80046f0 <RCCEx_PLL2_Config+0x15c>)
 80046b8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80046bc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046be:	f7fd fb3d 	bl	8001d3c <HAL_GetTick>
 80046c2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80046c4:	e008      	b.n	80046d8 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80046c6:	f7fd fb39 	bl	8001d3c <HAL_GetTick>
 80046ca:	4602      	mov	r2, r0
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	1ad3      	subs	r3, r2, r3
 80046d0:	2b02      	cmp	r3, #2
 80046d2:	d901      	bls.n	80046d8 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80046d4:	2303      	movs	r3, #3
 80046d6:	e006      	b.n	80046e6 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80046d8:	4b05      	ldr	r3, [pc, #20]	; (80046f0 <RCCEx_PLL2_Config+0x15c>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d0f0      	beq.n	80046c6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80046e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80046e6:	4618      	mov	r0, r3
 80046e8:	3710      	adds	r7, #16
 80046ea:	46bd      	mov	sp, r7
 80046ec:	bd80      	pop	{r7, pc}
 80046ee:	bf00      	nop
 80046f0:	58024400 	.word	0x58024400
 80046f4:	ffff0007 	.word	0xffff0007

080046f8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b084      	sub	sp, #16
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
 8004700:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004702:	2300      	movs	r3, #0
 8004704:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004706:	4b53      	ldr	r3, [pc, #332]	; (8004854 <RCCEx_PLL3_Config+0x15c>)
 8004708:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800470a:	f003 0303 	and.w	r3, r3, #3
 800470e:	2b03      	cmp	r3, #3
 8004710:	d101      	bne.n	8004716 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004712:	2301      	movs	r3, #1
 8004714:	e099      	b.n	800484a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004716:	4b4f      	ldr	r3, [pc, #316]	; (8004854 <RCCEx_PLL3_Config+0x15c>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	4a4e      	ldr	r2, [pc, #312]	; (8004854 <RCCEx_PLL3_Config+0x15c>)
 800471c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004720:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004722:	f7fd fb0b 	bl	8001d3c <HAL_GetTick>
 8004726:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004728:	e008      	b.n	800473c <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800472a:	f7fd fb07 	bl	8001d3c <HAL_GetTick>
 800472e:	4602      	mov	r2, r0
 8004730:	68bb      	ldr	r3, [r7, #8]
 8004732:	1ad3      	subs	r3, r2, r3
 8004734:	2b02      	cmp	r3, #2
 8004736:	d901      	bls.n	800473c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004738:	2303      	movs	r3, #3
 800473a:	e086      	b.n	800484a <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800473c:	4b45      	ldr	r3, [pc, #276]	; (8004854 <RCCEx_PLL3_Config+0x15c>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004744:	2b00      	cmp	r3, #0
 8004746:	d1f0      	bne.n	800472a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004748:	4b42      	ldr	r3, [pc, #264]	; (8004854 <RCCEx_PLL3_Config+0x15c>)
 800474a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800474c:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	051b      	lsls	r3, r3, #20
 8004756:	493f      	ldr	r1, [pc, #252]	; (8004854 <RCCEx_PLL3_Config+0x15c>)
 8004758:	4313      	orrs	r3, r2
 800475a:	628b      	str	r3, [r1, #40]	; 0x28
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	685b      	ldr	r3, [r3, #4]
 8004760:	3b01      	subs	r3, #1
 8004762:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	689b      	ldr	r3, [r3, #8]
 800476a:	3b01      	subs	r3, #1
 800476c:	025b      	lsls	r3, r3, #9
 800476e:	b29b      	uxth	r3, r3
 8004770:	431a      	orrs	r2, r3
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	68db      	ldr	r3, [r3, #12]
 8004776:	3b01      	subs	r3, #1
 8004778:	041b      	lsls	r3, r3, #16
 800477a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800477e:	431a      	orrs	r2, r3
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	691b      	ldr	r3, [r3, #16]
 8004784:	3b01      	subs	r3, #1
 8004786:	061b      	lsls	r3, r3, #24
 8004788:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800478c:	4931      	ldr	r1, [pc, #196]	; (8004854 <RCCEx_PLL3_Config+0x15c>)
 800478e:	4313      	orrs	r3, r2
 8004790:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004792:	4b30      	ldr	r3, [pc, #192]	; (8004854 <RCCEx_PLL3_Config+0x15c>)
 8004794:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004796:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	695b      	ldr	r3, [r3, #20]
 800479e:	492d      	ldr	r1, [pc, #180]	; (8004854 <RCCEx_PLL3_Config+0x15c>)
 80047a0:	4313      	orrs	r3, r2
 80047a2:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80047a4:	4b2b      	ldr	r3, [pc, #172]	; (8004854 <RCCEx_PLL3_Config+0x15c>)
 80047a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047a8:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	699b      	ldr	r3, [r3, #24]
 80047b0:	4928      	ldr	r1, [pc, #160]	; (8004854 <RCCEx_PLL3_Config+0x15c>)
 80047b2:	4313      	orrs	r3, r2
 80047b4:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80047b6:	4b27      	ldr	r3, [pc, #156]	; (8004854 <RCCEx_PLL3_Config+0x15c>)
 80047b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047ba:	4a26      	ldr	r2, [pc, #152]	; (8004854 <RCCEx_PLL3_Config+0x15c>)
 80047bc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80047c0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80047c2:	4b24      	ldr	r3, [pc, #144]	; (8004854 <RCCEx_PLL3_Config+0x15c>)
 80047c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80047c6:	4b24      	ldr	r3, [pc, #144]	; (8004858 <RCCEx_PLL3_Config+0x160>)
 80047c8:	4013      	ands	r3, r2
 80047ca:	687a      	ldr	r2, [r7, #4]
 80047cc:	69d2      	ldr	r2, [r2, #28]
 80047ce:	00d2      	lsls	r2, r2, #3
 80047d0:	4920      	ldr	r1, [pc, #128]	; (8004854 <RCCEx_PLL3_Config+0x15c>)
 80047d2:	4313      	orrs	r3, r2
 80047d4:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80047d6:	4b1f      	ldr	r3, [pc, #124]	; (8004854 <RCCEx_PLL3_Config+0x15c>)
 80047d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047da:	4a1e      	ldr	r2, [pc, #120]	; (8004854 <RCCEx_PLL3_Config+0x15c>)
 80047dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047e0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d106      	bne.n	80047f6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80047e8:	4b1a      	ldr	r3, [pc, #104]	; (8004854 <RCCEx_PLL3_Config+0x15c>)
 80047ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047ec:	4a19      	ldr	r2, [pc, #100]	; (8004854 <RCCEx_PLL3_Config+0x15c>)
 80047ee:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80047f2:	62d3      	str	r3, [r2, #44]	; 0x2c
 80047f4:	e00f      	b.n	8004816 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	2b01      	cmp	r3, #1
 80047fa:	d106      	bne.n	800480a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80047fc:	4b15      	ldr	r3, [pc, #84]	; (8004854 <RCCEx_PLL3_Config+0x15c>)
 80047fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004800:	4a14      	ldr	r2, [pc, #80]	; (8004854 <RCCEx_PLL3_Config+0x15c>)
 8004802:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004806:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004808:	e005      	b.n	8004816 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800480a:	4b12      	ldr	r3, [pc, #72]	; (8004854 <RCCEx_PLL3_Config+0x15c>)
 800480c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800480e:	4a11      	ldr	r2, [pc, #68]	; (8004854 <RCCEx_PLL3_Config+0x15c>)
 8004810:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004814:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004816:	4b0f      	ldr	r3, [pc, #60]	; (8004854 <RCCEx_PLL3_Config+0x15c>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4a0e      	ldr	r2, [pc, #56]	; (8004854 <RCCEx_PLL3_Config+0x15c>)
 800481c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004820:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004822:	f7fd fa8b 	bl	8001d3c <HAL_GetTick>
 8004826:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004828:	e008      	b.n	800483c <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800482a:	f7fd fa87 	bl	8001d3c <HAL_GetTick>
 800482e:	4602      	mov	r2, r0
 8004830:	68bb      	ldr	r3, [r7, #8]
 8004832:	1ad3      	subs	r3, r2, r3
 8004834:	2b02      	cmp	r3, #2
 8004836:	d901      	bls.n	800483c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004838:	2303      	movs	r3, #3
 800483a:	e006      	b.n	800484a <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800483c:	4b05      	ldr	r3, [pc, #20]	; (8004854 <RCCEx_PLL3_Config+0x15c>)
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004844:	2b00      	cmp	r3, #0
 8004846:	d0f0      	beq.n	800482a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004848:	7bfb      	ldrb	r3, [r7, #15]
}
 800484a:	4618      	mov	r0, r3
 800484c:	3710      	adds	r7, #16
 800484e:	46bd      	mov	sp, r7
 8004850:	bd80      	pop	{r7, pc}
 8004852:	bf00      	nop
 8004854:	58024400 	.word	0x58024400
 8004858:	ffff0007 	.word	0xffff0007

0800485c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b082      	sub	sp, #8
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d101      	bne.n	800486e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800486a:	2301      	movs	r3, #1
 800486c:	e049      	b.n	8004902 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004874:	b2db      	uxtb	r3, r3
 8004876:	2b00      	cmp	r3, #0
 8004878:	d106      	bne.n	8004888 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2200      	movs	r2, #0
 800487e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004882:	6878      	ldr	r0, [r7, #4]
 8004884:	f7fc ff22 	bl	80016cc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2202      	movs	r2, #2
 800488c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681a      	ldr	r2, [r3, #0]
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	3304      	adds	r3, #4
 8004898:	4619      	mov	r1, r3
 800489a:	4610      	mov	r0, r2
 800489c:	f001 f8d2 	bl	8005a44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2201      	movs	r2, #1
 80048a4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2201      	movs	r2, #1
 80048ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2201      	movs	r2, #1
 80048b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2201      	movs	r2, #1
 80048bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2201      	movs	r2, #1
 80048c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2201      	movs	r2, #1
 80048cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2201      	movs	r2, #1
 80048d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2201      	movs	r2, #1
 80048dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2201      	movs	r2, #1
 80048e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2201      	movs	r2, #1
 80048ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2201      	movs	r2, #1
 80048f4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2201      	movs	r2, #1
 80048fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004900:	2300      	movs	r3, #0
}
 8004902:	4618      	mov	r0, r3
 8004904:	3708      	adds	r7, #8
 8004906:	46bd      	mov	sp, r7
 8004908:	bd80      	pop	{r7, pc}
	...

0800490c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800490c:	b480      	push	{r7}
 800490e:	b085      	sub	sp, #20
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800491a:	b2db      	uxtb	r3, r3
 800491c:	2b01      	cmp	r3, #1
 800491e:	d001      	beq.n	8004924 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004920:	2301      	movs	r3, #1
 8004922:	e05e      	b.n	80049e2 <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2202      	movs	r2, #2
 8004928:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	68da      	ldr	r2, [r3, #12]
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f042 0201 	orr.w	r2, r2, #1
 800493a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	4a2b      	ldr	r2, [pc, #172]	; (80049f0 <HAL_TIM_Base_Start_IT+0xe4>)
 8004942:	4293      	cmp	r3, r2
 8004944:	d02c      	beq.n	80049a0 <HAL_TIM_Base_Start_IT+0x94>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800494e:	d027      	beq.n	80049a0 <HAL_TIM_Base_Start_IT+0x94>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	4a27      	ldr	r2, [pc, #156]	; (80049f4 <HAL_TIM_Base_Start_IT+0xe8>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d022      	beq.n	80049a0 <HAL_TIM_Base_Start_IT+0x94>
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	4a26      	ldr	r2, [pc, #152]	; (80049f8 <HAL_TIM_Base_Start_IT+0xec>)
 8004960:	4293      	cmp	r3, r2
 8004962:	d01d      	beq.n	80049a0 <HAL_TIM_Base_Start_IT+0x94>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	4a24      	ldr	r2, [pc, #144]	; (80049fc <HAL_TIM_Base_Start_IT+0xf0>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d018      	beq.n	80049a0 <HAL_TIM_Base_Start_IT+0x94>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	4a23      	ldr	r2, [pc, #140]	; (8004a00 <HAL_TIM_Base_Start_IT+0xf4>)
 8004974:	4293      	cmp	r3, r2
 8004976:	d013      	beq.n	80049a0 <HAL_TIM_Base_Start_IT+0x94>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	4a21      	ldr	r2, [pc, #132]	; (8004a04 <HAL_TIM_Base_Start_IT+0xf8>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d00e      	beq.n	80049a0 <HAL_TIM_Base_Start_IT+0x94>
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	4a20      	ldr	r2, [pc, #128]	; (8004a08 <HAL_TIM_Base_Start_IT+0xfc>)
 8004988:	4293      	cmp	r3, r2
 800498a:	d009      	beq.n	80049a0 <HAL_TIM_Base_Start_IT+0x94>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	4a1e      	ldr	r2, [pc, #120]	; (8004a0c <HAL_TIM_Base_Start_IT+0x100>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d004      	beq.n	80049a0 <HAL_TIM_Base_Start_IT+0x94>
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	4a1d      	ldr	r2, [pc, #116]	; (8004a10 <HAL_TIM_Base_Start_IT+0x104>)
 800499c:	4293      	cmp	r3, r2
 800499e:	d115      	bne.n	80049cc <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	689a      	ldr	r2, [r3, #8]
 80049a6:	4b1b      	ldr	r3, [pc, #108]	; (8004a14 <HAL_TIM_Base_Start_IT+0x108>)
 80049a8:	4013      	ands	r3, r2
 80049aa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	2b06      	cmp	r3, #6
 80049b0:	d015      	beq.n	80049de <HAL_TIM_Base_Start_IT+0xd2>
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049b8:	d011      	beq.n	80049de <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	681a      	ldr	r2, [r3, #0]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f042 0201 	orr.w	r2, r2, #1
 80049c8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049ca:	e008      	b.n	80049de <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	681a      	ldr	r2, [r3, #0]
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f042 0201 	orr.w	r2, r2, #1
 80049da:	601a      	str	r2, [r3, #0]
 80049dc:	e000      	b.n	80049e0 <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049de:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80049e0:	2300      	movs	r3, #0
}
 80049e2:	4618      	mov	r0, r3
 80049e4:	3714      	adds	r7, #20
 80049e6:	46bd      	mov	sp, r7
 80049e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ec:	4770      	bx	lr
 80049ee:	bf00      	nop
 80049f0:	40010000 	.word	0x40010000
 80049f4:	40000400 	.word	0x40000400
 80049f8:	40000800 	.word	0x40000800
 80049fc:	40000c00 	.word	0x40000c00
 8004a00:	40010400 	.word	0x40010400
 8004a04:	40001800 	.word	0x40001800
 8004a08:	40014000 	.word	0x40014000
 8004a0c:	4000e000 	.word	0x4000e000
 8004a10:	4000e400 	.word	0x4000e400
 8004a14:	00010007 	.word	0x00010007

08004a18 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b082      	sub	sp, #8
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d101      	bne.n	8004a2a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004a26:	2301      	movs	r3, #1
 8004a28:	e049      	b.n	8004abe <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a30:	b2db      	uxtb	r3, r3
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d106      	bne.n	8004a44 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2200      	movs	r2, #0
 8004a3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004a3e:	6878      	ldr	r0, [r7, #4]
 8004a40:	f000 f841 	bl	8004ac6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2202      	movs	r2, #2
 8004a48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681a      	ldr	r2, [r3, #0]
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	3304      	adds	r3, #4
 8004a54:	4619      	mov	r1, r3
 8004a56:	4610      	mov	r0, r2
 8004a58:	f000 fff4 	bl	8005a44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2201      	movs	r2, #1
 8004a60:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2201      	movs	r2, #1
 8004a68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2201      	movs	r2, #1
 8004a70:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2201      	movs	r2, #1
 8004a78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2201      	movs	r2, #1
 8004a80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2201      	movs	r2, #1
 8004a88:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2201      	movs	r2, #1
 8004a90:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2201      	movs	r2, #1
 8004a98:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2201      	movs	r2, #1
 8004aa0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2201      	movs	r2, #1
 8004aa8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2201      	movs	r2, #1
 8004ab0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2201      	movs	r2, #1
 8004ab8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004abc:	2300      	movs	r3, #0
}
 8004abe:	4618      	mov	r0, r3
 8004ac0:	3708      	adds	r7, #8
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	bd80      	pop	{r7, pc}

08004ac6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004ac6:	b480      	push	{r7}
 8004ac8:	b083      	sub	sp, #12
 8004aca:	af00      	add	r7, sp, #0
 8004acc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004ace:	bf00      	nop
 8004ad0:	370c      	adds	r7, #12
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad8:	4770      	bx	lr
	...

08004adc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b084      	sub	sp, #16
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
 8004ae4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d109      	bne.n	8004b00 <HAL_TIM_PWM_Start+0x24>
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004af2:	b2db      	uxtb	r3, r3
 8004af4:	2b01      	cmp	r3, #1
 8004af6:	bf14      	ite	ne
 8004af8:	2301      	movne	r3, #1
 8004afa:	2300      	moveq	r3, #0
 8004afc:	b2db      	uxtb	r3, r3
 8004afe:	e03c      	b.n	8004b7a <HAL_TIM_PWM_Start+0x9e>
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	2b04      	cmp	r3, #4
 8004b04:	d109      	bne.n	8004b1a <HAL_TIM_PWM_Start+0x3e>
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004b0c:	b2db      	uxtb	r3, r3
 8004b0e:	2b01      	cmp	r3, #1
 8004b10:	bf14      	ite	ne
 8004b12:	2301      	movne	r3, #1
 8004b14:	2300      	moveq	r3, #0
 8004b16:	b2db      	uxtb	r3, r3
 8004b18:	e02f      	b.n	8004b7a <HAL_TIM_PWM_Start+0x9e>
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	2b08      	cmp	r3, #8
 8004b1e:	d109      	bne.n	8004b34 <HAL_TIM_PWM_Start+0x58>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004b26:	b2db      	uxtb	r3, r3
 8004b28:	2b01      	cmp	r3, #1
 8004b2a:	bf14      	ite	ne
 8004b2c:	2301      	movne	r3, #1
 8004b2e:	2300      	moveq	r3, #0
 8004b30:	b2db      	uxtb	r3, r3
 8004b32:	e022      	b.n	8004b7a <HAL_TIM_PWM_Start+0x9e>
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	2b0c      	cmp	r3, #12
 8004b38:	d109      	bne.n	8004b4e <HAL_TIM_PWM_Start+0x72>
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004b40:	b2db      	uxtb	r3, r3
 8004b42:	2b01      	cmp	r3, #1
 8004b44:	bf14      	ite	ne
 8004b46:	2301      	movne	r3, #1
 8004b48:	2300      	moveq	r3, #0
 8004b4a:	b2db      	uxtb	r3, r3
 8004b4c:	e015      	b.n	8004b7a <HAL_TIM_PWM_Start+0x9e>
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	2b10      	cmp	r3, #16
 8004b52:	d109      	bne.n	8004b68 <HAL_TIM_PWM_Start+0x8c>
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004b5a:	b2db      	uxtb	r3, r3
 8004b5c:	2b01      	cmp	r3, #1
 8004b5e:	bf14      	ite	ne
 8004b60:	2301      	movne	r3, #1
 8004b62:	2300      	moveq	r3, #0
 8004b64:	b2db      	uxtb	r3, r3
 8004b66:	e008      	b.n	8004b7a <HAL_TIM_PWM_Start+0x9e>
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004b6e:	b2db      	uxtb	r3, r3
 8004b70:	2b01      	cmp	r3, #1
 8004b72:	bf14      	ite	ne
 8004b74:	2301      	movne	r3, #1
 8004b76:	2300      	moveq	r3, #0
 8004b78:	b2db      	uxtb	r3, r3
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d001      	beq.n	8004b82 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004b7e:	2301      	movs	r3, #1
 8004b80:	e0ab      	b.n	8004cda <HAL_TIM_PWM_Start+0x1fe>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d104      	bne.n	8004b92 <HAL_TIM_PWM_Start+0xb6>
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2202      	movs	r2, #2
 8004b8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004b90:	e023      	b.n	8004bda <HAL_TIM_PWM_Start+0xfe>
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	2b04      	cmp	r3, #4
 8004b96:	d104      	bne.n	8004ba2 <HAL_TIM_PWM_Start+0xc6>
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2202      	movs	r2, #2
 8004b9c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004ba0:	e01b      	b.n	8004bda <HAL_TIM_PWM_Start+0xfe>
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	2b08      	cmp	r3, #8
 8004ba6:	d104      	bne.n	8004bb2 <HAL_TIM_PWM_Start+0xd6>
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2202      	movs	r2, #2
 8004bac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004bb0:	e013      	b.n	8004bda <HAL_TIM_PWM_Start+0xfe>
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	2b0c      	cmp	r3, #12
 8004bb6:	d104      	bne.n	8004bc2 <HAL_TIM_PWM_Start+0xe6>
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2202      	movs	r2, #2
 8004bbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004bc0:	e00b      	b.n	8004bda <HAL_TIM_PWM_Start+0xfe>
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	2b10      	cmp	r3, #16
 8004bc6:	d104      	bne.n	8004bd2 <HAL_TIM_PWM_Start+0xf6>
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2202      	movs	r2, #2
 8004bcc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004bd0:	e003      	b.n	8004bda <HAL_TIM_PWM_Start+0xfe>
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2202      	movs	r2, #2
 8004bd6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	2201      	movs	r2, #1
 8004be0:	6839      	ldr	r1, [r7, #0]
 8004be2:	4618      	mov	r0, r3
 8004be4:	f001 fc7e 	bl	80064e4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	4a3d      	ldr	r2, [pc, #244]	; (8004ce4 <HAL_TIM_PWM_Start+0x208>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d013      	beq.n	8004c1a <HAL_TIM_PWM_Start+0x13e>
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	4a3c      	ldr	r2, [pc, #240]	; (8004ce8 <HAL_TIM_PWM_Start+0x20c>)
 8004bf8:	4293      	cmp	r3, r2
 8004bfa:	d00e      	beq.n	8004c1a <HAL_TIM_PWM_Start+0x13e>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4a3a      	ldr	r2, [pc, #232]	; (8004cec <HAL_TIM_PWM_Start+0x210>)
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d009      	beq.n	8004c1a <HAL_TIM_PWM_Start+0x13e>
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	4a39      	ldr	r2, [pc, #228]	; (8004cf0 <HAL_TIM_PWM_Start+0x214>)
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d004      	beq.n	8004c1a <HAL_TIM_PWM_Start+0x13e>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	4a37      	ldr	r2, [pc, #220]	; (8004cf4 <HAL_TIM_PWM_Start+0x218>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d101      	bne.n	8004c1e <HAL_TIM_PWM_Start+0x142>
 8004c1a:	2301      	movs	r3, #1
 8004c1c:	e000      	b.n	8004c20 <HAL_TIM_PWM_Start+0x144>
 8004c1e:	2300      	movs	r3, #0
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d007      	beq.n	8004c34 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004c32:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	4a2a      	ldr	r2, [pc, #168]	; (8004ce4 <HAL_TIM_PWM_Start+0x208>)
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d02c      	beq.n	8004c98 <HAL_TIM_PWM_Start+0x1bc>
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c46:	d027      	beq.n	8004c98 <HAL_TIM_PWM_Start+0x1bc>
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	4a2a      	ldr	r2, [pc, #168]	; (8004cf8 <HAL_TIM_PWM_Start+0x21c>)
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d022      	beq.n	8004c98 <HAL_TIM_PWM_Start+0x1bc>
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	4a29      	ldr	r2, [pc, #164]	; (8004cfc <HAL_TIM_PWM_Start+0x220>)
 8004c58:	4293      	cmp	r3, r2
 8004c5a:	d01d      	beq.n	8004c98 <HAL_TIM_PWM_Start+0x1bc>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4a27      	ldr	r2, [pc, #156]	; (8004d00 <HAL_TIM_PWM_Start+0x224>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d018      	beq.n	8004c98 <HAL_TIM_PWM_Start+0x1bc>
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	4a1f      	ldr	r2, [pc, #124]	; (8004ce8 <HAL_TIM_PWM_Start+0x20c>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d013      	beq.n	8004c98 <HAL_TIM_PWM_Start+0x1bc>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4a23      	ldr	r2, [pc, #140]	; (8004d04 <HAL_TIM_PWM_Start+0x228>)
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d00e      	beq.n	8004c98 <HAL_TIM_PWM_Start+0x1bc>
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	4a1b      	ldr	r2, [pc, #108]	; (8004cec <HAL_TIM_PWM_Start+0x210>)
 8004c80:	4293      	cmp	r3, r2
 8004c82:	d009      	beq.n	8004c98 <HAL_TIM_PWM_Start+0x1bc>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	4a1f      	ldr	r2, [pc, #124]	; (8004d08 <HAL_TIM_PWM_Start+0x22c>)
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	d004      	beq.n	8004c98 <HAL_TIM_PWM_Start+0x1bc>
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	4a1e      	ldr	r2, [pc, #120]	; (8004d0c <HAL_TIM_PWM_Start+0x230>)
 8004c94:	4293      	cmp	r3, r2
 8004c96:	d115      	bne.n	8004cc4 <HAL_TIM_PWM_Start+0x1e8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	689a      	ldr	r2, [r3, #8]
 8004c9e:	4b1c      	ldr	r3, [pc, #112]	; (8004d10 <HAL_TIM_PWM_Start+0x234>)
 8004ca0:	4013      	ands	r3, r2
 8004ca2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	2b06      	cmp	r3, #6
 8004ca8:	d015      	beq.n	8004cd6 <HAL_TIM_PWM_Start+0x1fa>
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004cb0:	d011      	beq.n	8004cd6 <HAL_TIM_PWM_Start+0x1fa>
    {
      __HAL_TIM_ENABLE(htim);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	681a      	ldr	r2, [r3, #0]
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f042 0201 	orr.w	r2, r2, #1
 8004cc0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cc2:	e008      	b.n	8004cd6 <HAL_TIM_PWM_Start+0x1fa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	681a      	ldr	r2, [r3, #0]
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f042 0201 	orr.w	r2, r2, #1
 8004cd2:	601a      	str	r2, [r3, #0]
 8004cd4:	e000      	b.n	8004cd8 <HAL_TIM_PWM_Start+0x1fc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cd6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004cd8:	2300      	movs	r3, #0
}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	3710      	adds	r7, #16
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bd80      	pop	{r7, pc}
 8004ce2:	bf00      	nop
 8004ce4:	40010000 	.word	0x40010000
 8004ce8:	40010400 	.word	0x40010400
 8004cec:	40014000 	.word	0x40014000
 8004cf0:	40014400 	.word	0x40014400
 8004cf4:	40014800 	.word	0x40014800
 8004cf8:	40000400 	.word	0x40000400
 8004cfc:	40000800 	.word	0x40000800
 8004d00:	40000c00 	.word	0x40000c00
 8004d04:	40001800 	.word	0x40001800
 8004d08:	4000e000 	.word	0x4000e000
 8004d0c:	4000e400 	.word	0x4000e400
 8004d10:	00010007 	.word	0x00010007

08004d14 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b082      	sub	sp, #8
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d101      	bne.n	8004d26 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004d22:	2301      	movs	r3, #1
 8004d24:	e049      	b.n	8004dba <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d2c:	b2db      	uxtb	r3, r3
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d106      	bne.n	8004d40 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2200      	movs	r2, #0
 8004d36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004d3a:	6878      	ldr	r0, [r7, #4]
 8004d3c:	f000 f841 	bl	8004dc2 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2202      	movs	r2, #2
 8004d44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681a      	ldr	r2, [r3, #0]
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	3304      	adds	r3, #4
 8004d50:	4619      	mov	r1, r3
 8004d52:	4610      	mov	r0, r2
 8004d54:	f000 fe76 	bl	8005a44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2201      	movs	r2, #1
 8004d5c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2201      	movs	r2, #1
 8004d64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2201      	movs	r2, #1
 8004d6c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2201      	movs	r2, #1
 8004d74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2201      	movs	r2, #1
 8004d7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2201      	movs	r2, #1
 8004d84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2201      	movs	r2, #1
 8004d94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2201      	movs	r2, #1
 8004d9c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2201      	movs	r2, #1
 8004da4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2201      	movs	r2, #1
 8004dac:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2201      	movs	r2, #1
 8004db4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004db8:	2300      	movs	r3, #0
}
 8004dba:	4618      	mov	r0, r3
 8004dbc:	3708      	adds	r7, #8
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	bd80      	pop	{r7, pc}

08004dc2 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8004dc2:	b480      	push	{r7}
 8004dc4:	b083      	sub	sp, #12
 8004dc6:	af00      	add	r7, sp, #0
 8004dc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8004dca:	bf00      	nop
 8004dcc:	370c      	adds	r7, #12
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd4:	4770      	bx	lr
	...

08004dd8 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b084      	sub	sp, #16
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
 8004de0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d104      	bne.n	8004df2 <HAL_TIM_IC_Start+0x1a>
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004dee:	b2db      	uxtb	r3, r3
 8004df0:	e023      	b.n	8004e3a <HAL_TIM_IC_Start+0x62>
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	2b04      	cmp	r3, #4
 8004df6:	d104      	bne.n	8004e02 <HAL_TIM_IC_Start+0x2a>
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004dfe:	b2db      	uxtb	r3, r3
 8004e00:	e01b      	b.n	8004e3a <HAL_TIM_IC_Start+0x62>
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	2b08      	cmp	r3, #8
 8004e06:	d104      	bne.n	8004e12 <HAL_TIM_IC_Start+0x3a>
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004e0e:	b2db      	uxtb	r3, r3
 8004e10:	e013      	b.n	8004e3a <HAL_TIM_IC_Start+0x62>
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	2b0c      	cmp	r3, #12
 8004e16:	d104      	bne.n	8004e22 <HAL_TIM_IC_Start+0x4a>
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004e1e:	b2db      	uxtb	r3, r3
 8004e20:	e00b      	b.n	8004e3a <HAL_TIM_IC_Start+0x62>
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	2b10      	cmp	r3, #16
 8004e26:	d104      	bne.n	8004e32 <HAL_TIM_IC_Start+0x5a>
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004e2e:	b2db      	uxtb	r3, r3
 8004e30:	e003      	b.n	8004e3a <HAL_TIM_IC_Start+0x62>
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004e38:	b2db      	uxtb	r3, r3
 8004e3a:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d104      	bne.n	8004e4c <HAL_TIM_IC_Start+0x74>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004e48:	b2db      	uxtb	r3, r3
 8004e4a:	e013      	b.n	8004e74 <HAL_TIM_IC_Start+0x9c>
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	2b04      	cmp	r3, #4
 8004e50:	d104      	bne.n	8004e5c <HAL_TIM_IC_Start+0x84>
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004e58:	b2db      	uxtb	r3, r3
 8004e5a:	e00b      	b.n	8004e74 <HAL_TIM_IC_Start+0x9c>
 8004e5c:	683b      	ldr	r3, [r7, #0]
 8004e5e:	2b08      	cmp	r3, #8
 8004e60:	d104      	bne.n	8004e6c <HAL_TIM_IC_Start+0x94>
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8004e68:	b2db      	uxtb	r3, r3
 8004e6a:	e003      	b.n	8004e74 <HAL_TIM_IC_Start+0x9c>
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8004e72:	b2db      	uxtb	r3, r3
 8004e74:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004e76:	7bfb      	ldrb	r3, [r7, #15]
 8004e78:	2b01      	cmp	r3, #1
 8004e7a:	d102      	bne.n	8004e82 <HAL_TIM_IC_Start+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004e7c:	7bbb      	ldrb	r3, [r7, #14]
 8004e7e:	2b01      	cmp	r3, #1
 8004e80:	d001      	beq.n	8004e86 <HAL_TIM_IC_Start+0xae>
  {
    return HAL_ERROR;
 8004e82:	2301      	movs	r3, #1
 8004e84:	e0a1      	b.n	8004fca <HAL_TIM_IC_Start+0x1f2>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d104      	bne.n	8004e96 <HAL_TIM_IC_Start+0xbe>
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2202      	movs	r2, #2
 8004e90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004e94:	e023      	b.n	8004ede <HAL_TIM_IC_Start+0x106>
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	2b04      	cmp	r3, #4
 8004e9a:	d104      	bne.n	8004ea6 <HAL_TIM_IC_Start+0xce>
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2202      	movs	r2, #2
 8004ea0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004ea4:	e01b      	b.n	8004ede <HAL_TIM_IC_Start+0x106>
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	2b08      	cmp	r3, #8
 8004eaa:	d104      	bne.n	8004eb6 <HAL_TIM_IC_Start+0xde>
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2202      	movs	r2, #2
 8004eb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004eb4:	e013      	b.n	8004ede <HAL_TIM_IC_Start+0x106>
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	2b0c      	cmp	r3, #12
 8004eba:	d104      	bne.n	8004ec6 <HAL_TIM_IC_Start+0xee>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2202      	movs	r2, #2
 8004ec0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004ec4:	e00b      	b.n	8004ede <HAL_TIM_IC_Start+0x106>
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	2b10      	cmp	r3, #16
 8004eca:	d104      	bne.n	8004ed6 <HAL_TIM_IC_Start+0xfe>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2202      	movs	r2, #2
 8004ed0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004ed4:	e003      	b.n	8004ede <HAL_TIM_IC_Start+0x106>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2202      	movs	r2, #2
 8004eda:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d104      	bne.n	8004eee <HAL_TIM_IC_Start+0x116>
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2202      	movs	r2, #2
 8004ee8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004eec:	e013      	b.n	8004f16 <HAL_TIM_IC_Start+0x13e>
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	2b04      	cmp	r3, #4
 8004ef2:	d104      	bne.n	8004efe <HAL_TIM_IC_Start+0x126>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2202      	movs	r2, #2
 8004ef8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004efc:	e00b      	b.n	8004f16 <HAL_TIM_IC_Start+0x13e>
 8004efe:	683b      	ldr	r3, [r7, #0]
 8004f00:	2b08      	cmp	r3, #8
 8004f02:	d104      	bne.n	8004f0e <HAL_TIM_IC_Start+0x136>
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2202      	movs	r2, #2
 8004f08:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004f0c:	e003      	b.n	8004f16 <HAL_TIM_IC_Start+0x13e>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	2202      	movs	r2, #2
 8004f12:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	2201      	movs	r2, #1
 8004f1c:	6839      	ldr	r1, [r7, #0]
 8004f1e:	4618      	mov	r0, r3
 8004f20:	f001 fae0 	bl	80064e4 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	4a2a      	ldr	r2, [pc, #168]	; (8004fd4 <HAL_TIM_IC_Start+0x1fc>)
 8004f2a:	4293      	cmp	r3, r2
 8004f2c:	d02c      	beq.n	8004f88 <HAL_TIM_IC_Start+0x1b0>
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f36:	d027      	beq.n	8004f88 <HAL_TIM_IC_Start+0x1b0>
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	4a26      	ldr	r2, [pc, #152]	; (8004fd8 <HAL_TIM_IC_Start+0x200>)
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	d022      	beq.n	8004f88 <HAL_TIM_IC_Start+0x1b0>
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	4a25      	ldr	r2, [pc, #148]	; (8004fdc <HAL_TIM_IC_Start+0x204>)
 8004f48:	4293      	cmp	r3, r2
 8004f4a:	d01d      	beq.n	8004f88 <HAL_TIM_IC_Start+0x1b0>
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4a23      	ldr	r2, [pc, #140]	; (8004fe0 <HAL_TIM_IC_Start+0x208>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d018      	beq.n	8004f88 <HAL_TIM_IC_Start+0x1b0>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	4a22      	ldr	r2, [pc, #136]	; (8004fe4 <HAL_TIM_IC_Start+0x20c>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d013      	beq.n	8004f88 <HAL_TIM_IC_Start+0x1b0>
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4a20      	ldr	r2, [pc, #128]	; (8004fe8 <HAL_TIM_IC_Start+0x210>)
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d00e      	beq.n	8004f88 <HAL_TIM_IC_Start+0x1b0>
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	4a1f      	ldr	r2, [pc, #124]	; (8004fec <HAL_TIM_IC_Start+0x214>)
 8004f70:	4293      	cmp	r3, r2
 8004f72:	d009      	beq.n	8004f88 <HAL_TIM_IC_Start+0x1b0>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4a1d      	ldr	r2, [pc, #116]	; (8004ff0 <HAL_TIM_IC_Start+0x218>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d004      	beq.n	8004f88 <HAL_TIM_IC_Start+0x1b0>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	4a1c      	ldr	r2, [pc, #112]	; (8004ff4 <HAL_TIM_IC_Start+0x21c>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d115      	bne.n	8004fb4 <HAL_TIM_IC_Start+0x1dc>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	689a      	ldr	r2, [r3, #8]
 8004f8e:	4b1a      	ldr	r3, [pc, #104]	; (8004ff8 <HAL_TIM_IC_Start+0x220>)
 8004f90:	4013      	ands	r3, r2
 8004f92:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	2b06      	cmp	r3, #6
 8004f98:	d015      	beq.n	8004fc6 <HAL_TIM_IC_Start+0x1ee>
 8004f9a:	68bb      	ldr	r3, [r7, #8]
 8004f9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004fa0:	d011      	beq.n	8004fc6 <HAL_TIM_IC_Start+0x1ee>
    {
      __HAL_TIM_ENABLE(htim);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	681a      	ldr	r2, [r3, #0]
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f042 0201 	orr.w	r2, r2, #1
 8004fb0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fb2:	e008      	b.n	8004fc6 <HAL_TIM_IC_Start+0x1ee>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	681a      	ldr	r2, [r3, #0]
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f042 0201 	orr.w	r2, r2, #1
 8004fc2:	601a      	str	r2, [r3, #0]
 8004fc4:	e000      	b.n	8004fc8 <HAL_TIM_IC_Start+0x1f0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fc6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004fc8:	2300      	movs	r3, #0
}
 8004fca:	4618      	mov	r0, r3
 8004fcc:	3710      	adds	r7, #16
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	bd80      	pop	{r7, pc}
 8004fd2:	bf00      	nop
 8004fd4:	40010000 	.word	0x40010000
 8004fd8:	40000400 	.word	0x40000400
 8004fdc:	40000800 	.word	0x40000800
 8004fe0:	40000c00 	.word	0x40000c00
 8004fe4:	40010400 	.word	0x40010400
 8004fe8:	40001800 	.word	0x40001800
 8004fec:	40014000 	.word	0x40014000
 8004ff0:	4000e000 	.word	0x4000e000
 8004ff4:	4000e400 	.word	0x4000e400
 8004ff8:	00010007 	.word	0x00010007

08004ffc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b086      	sub	sp, #24
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
 8005004:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d101      	bne.n	8005010 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800500c:	2301      	movs	r3, #1
 800500e:	e08f      	b.n	8005130 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005016:	b2db      	uxtb	r3, r3
 8005018:	2b00      	cmp	r3, #0
 800501a:	d106      	bne.n	800502a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2200      	movs	r2, #0
 8005020:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005024:	6878      	ldr	r0, [r7, #4]
 8005026:	f7fc fc25 	bl	8001874 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2202      	movs	r2, #2
 800502e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	6899      	ldr	r1, [r3, #8]
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681a      	ldr	r2, [r3, #0]
 800503c:	4b3e      	ldr	r3, [pc, #248]	; (8005138 <HAL_TIM_Encoder_Init+0x13c>)
 800503e:	400b      	ands	r3, r1
 8005040:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681a      	ldr	r2, [r3, #0]
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	3304      	adds	r3, #4
 800504a:	4619      	mov	r1, r3
 800504c:	4610      	mov	r0, r2
 800504e:	f000 fcf9 	bl	8005a44 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	689b      	ldr	r3, [r3, #8]
 8005058:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	699b      	ldr	r3, [r3, #24]
 8005060:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	6a1b      	ldr	r3, [r3, #32]
 8005068:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	697a      	ldr	r2, [r7, #20]
 8005070:	4313      	orrs	r3, r2
 8005072:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005074:	693a      	ldr	r2, [r7, #16]
 8005076:	4b31      	ldr	r3, [pc, #196]	; (800513c <HAL_TIM_Encoder_Init+0x140>)
 8005078:	4013      	ands	r3, r2
 800507a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	689a      	ldr	r2, [r3, #8]
 8005080:	683b      	ldr	r3, [r7, #0]
 8005082:	699b      	ldr	r3, [r3, #24]
 8005084:	021b      	lsls	r3, r3, #8
 8005086:	4313      	orrs	r3, r2
 8005088:	693a      	ldr	r2, [r7, #16]
 800508a:	4313      	orrs	r3, r2
 800508c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800508e:	693a      	ldr	r2, [r7, #16]
 8005090:	4b2b      	ldr	r3, [pc, #172]	; (8005140 <HAL_TIM_Encoder_Init+0x144>)
 8005092:	4013      	ands	r3, r2
 8005094:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005096:	693a      	ldr	r2, [r7, #16]
 8005098:	4b2a      	ldr	r3, [pc, #168]	; (8005144 <HAL_TIM_Encoder_Init+0x148>)
 800509a:	4013      	ands	r3, r2
 800509c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	68da      	ldr	r2, [r3, #12]
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	69db      	ldr	r3, [r3, #28]
 80050a6:	021b      	lsls	r3, r3, #8
 80050a8:	4313      	orrs	r3, r2
 80050aa:	693a      	ldr	r2, [r7, #16]
 80050ac:	4313      	orrs	r3, r2
 80050ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	691b      	ldr	r3, [r3, #16]
 80050b4:	011a      	lsls	r2, r3, #4
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	6a1b      	ldr	r3, [r3, #32]
 80050ba:	031b      	lsls	r3, r3, #12
 80050bc:	4313      	orrs	r3, r2
 80050be:	693a      	ldr	r2, [r7, #16]
 80050c0:	4313      	orrs	r3, r2
 80050c2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80050ca:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80050d2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	685a      	ldr	r2, [r3, #4]
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	695b      	ldr	r3, [r3, #20]
 80050dc:	011b      	lsls	r3, r3, #4
 80050de:	4313      	orrs	r3, r2
 80050e0:	68fa      	ldr	r2, [r7, #12]
 80050e2:	4313      	orrs	r3, r2
 80050e4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	697a      	ldr	r2, [r7, #20]
 80050ec:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	693a      	ldr	r2, [r7, #16]
 80050f4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	68fa      	ldr	r2, [r7, #12]
 80050fc:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2201      	movs	r2, #1
 8005102:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2201      	movs	r2, #1
 800510a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	2201      	movs	r2, #1
 8005112:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2201      	movs	r2, #1
 800511a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2201      	movs	r2, #1
 8005122:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	2201      	movs	r2, #1
 800512a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800512e:	2300      	movs	r3, #0
}
 8005130:	4618      	mov	r0, r3
 8005132:	3718      	adds	r7, #24
 8005134:	46bd      	mov	sp, r7
 8005136:	bd80      	pop	{r7, pc}
 8005138:	fffebff8 	.word	0xfffebff8
 800513c:	fffffcfc 	.word	0xfffffcfc
 8005140:	fffff3f3 	.word	0xfffff3f3
 8005144:	ffff0f0f 	.word	0xffff0f0f

08005148 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005148:	b580      	push	{r7, lr}
 800514a:	b084      	sub	sp, #16
 800514c:	af00      	add	r7, sp, #0
 800514e:	6078      	str	r0, [r7, #4]
 8005150:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005158:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005160:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005168:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005170:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	2b00      	cmp	r3, #0
 8005176:	d110      	bne.n	800519a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005178:	7bfb      	ldrb	r3, [r7, #15]
 800517a:	2b01      	cmp	r3, #1
 800517c:	d102      	bne.n	8005184 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800517e:	7b7b      	ldrb	r3, [r7, #13]
 8005180:	2b01      	cmp	r3, #1
 8005182:	d001      	beq.n	8005188 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005184:	2301      	movs	r3, #1
 8005186:	e069      	b.n	800525c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2202      	movs	r2, #2
 800518c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2202      	movs	r2, #2
 8005194:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005198:	e031      	b.n	80051fe <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	2b04      	cmp	r3, #4
 800519e:	d110      	bne.n	80051c2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80051a0:	7bbb      	ldrb	r3, [r7, #14]
 80051a2:	2b01      	cmp	r3, #1
 80051a4:	d102      	bne.n	80051ac <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80051a6:	7b3b      	ldrb	r3, [r7, #12]
 80051a8:	2b01      	cmp	r3, #1
 80051aa:	d001      	beq.n	80051b0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80051ac:	2301      	movs	r3, #1
 80051ae:	e055      	b.n	800525c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2202      	movs	r2, #2
 80051b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2202      	movs	r2, #2
 80051bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80051c0:	e01d      	b.n	80051fe <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80051c2:	7bfb      	ldrb	r3, [r7, #15]
 80051c4:	2b01      	cmp	r3, #1
 80051c6:	d108      	bne.n	80051da <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80051c8:	7bbb      	ldrb	r3, [r7, #14]
 80051ca:	2b01      	cmp	r3, #1
 80051cc:	d105      	bne.n	80051da <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80051ce:	7b7b      	ldrb	r3, [r7, #13]
 80051d0:	2b01      	cmp	r3, #1
 80051d2:	d102      	bne.n	80051da <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80051d4:	7b3b      	ldrb	r3, [r7, #12]
 80051d6:	2b01      	cmp	r3, #1
 80051d8:	d001      	beq.n	80051de <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80051da:	2301      	movs	r3, #1
 80051dc:	e03e      	b.n	800525c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2202      	movs	r2, #2
 80051e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2202      	movs	r2, #2
 80051ea:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	2202      	movs	r2, #2
 80051f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2202      	movs	r2, #2
 80051fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	2b00      	cmp	r3, #0
 8005202:	d003      	beq.n	800520c <HAL_TIM_Encoder_Start+0xc4>
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	2b04      	cmp	r3, #4
 8005208:	d008      	beq.n	800521c <HAL_TIM_Encoder_Start+0xd4>
 800520a:	e00f      	b.n	800522c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	2201      	movs	r2, #1
 8005212:	2100      	movs	r1, #0
 8005214:	4618      	mov	r0, r3
 8005216:	f001 f965 	bl	80064e4 <TIM_CCxChannelCmd>
      break;
 800521a:	e016      	b.n	800524a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	2201      	movs	r2, #1
 8005222:	2104      	movs	r1, #4
 8005224:	4618      	mov	r0, r3
 8005226:	f001 f95d 	bl	80064e4 <TIM_CCxChannelCmd>
      break;
 800522a:	e00e      	b.n	800524a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	2201      	movs	r2, #1
 8005232:	2100      	movs	r1, #0
 8005234:	4618      	mov	r0, r3
 8005236:	f001 f955 	bl	80064e4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	2201      	movs	r2, #1
 8005240:	2104      	movs	r1, #4
 8005242:	4618      	mov	r0, r3
 8005244:	f001 f94e 	bl	80064e4 <TIM_CCxChannelCmd>
      break;
 8005248:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	681a      	ldr	r2, [r3, #0]
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f042 0201 	orr.w	r2, r2, #1
 8005258:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800525a:	2300      	movs	r3, #0
}
 800525c:	4618      	mov	r0, r3
 800525e:	3710      	adds	r7, #16
 8005260:	46bd      	mov	sp, r7
 8005262:	bd80      	pop	{r7, pc}

08005264 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b082      	sub	sp, #8
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	691b      	ldr	r3, [r3, #16]
 8005272:	f003 0302 	and.w	r3, r3, #2
 8005276:	2b02      	cmp	r3, #2
 8005278:	d122      	bne.n	80052c0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	68db      	ldr	r3, [r3, #12]
 8005280:	f003 0302 	and.w	r3, r3, #2
 8005284:	2b02      	cmp	r3, #2
 8005286:	d11b      	bne.n	80052c0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f06f 0202 	mvn.w	r2, #2
 8005290:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2201      	movs	r2, #1
 8005296:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	699b      	ldr	r3, [r3, #24]
 800529e:	f003 0303 	and.w	r3, r3, #3
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d003      	beq.n	80052ae <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80052a6:	6878      	ldr	r0, [r7, #4]
 80052a8:	f000 fbae 	bl	8005a08 <HAL_TIM_IC_CaptureCallback>
 80052ac:	e005      	b.n	80052ba <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80052ae:	6878      	ldr	r0, [r7, #4]
 80052b0:	f000 fba0 	bl	80059f4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052b4:	6878      	ldr	r0, [r7, #4]
 80052b6:	f000 fbb1 	bl	8005a1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2200      	movs	r2, #0
 80052be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	691b      	ldr	r3, [r3, #16]
 80052c6:	f003 0304 	and.w	r3, r3, #4
 80052ca:	2b04      	cmp	r3, #4
 80052cc:	d122      	bne.n	8005314 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	68db      	ldr	r3, [r3, #12]
 80052d4:	f003 0304 	and.w	r3, r3, #4
 80052d8:	2b04      	cmp	r3, #4
 80052da:	d11b      	bne.n	8005314 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f06f 0204 	mvn.w	r2, #4
 80052e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2202      	movs	r2, #2
 80052ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	699b      	ldr	r3, [r3, #24]
 80052f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d003      	beq.n	8005302 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052fa:	6878      	ldr	r0, [r7, #4]
 80052fc:	f000 fb84 	bl	8005a08 <HAL_TIM_IC_CaptureCallback>
 8005300:	e005      	b.n	800530e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005302:	6878      	ldr	r0, [r7, #4]
 8005304:	f000 fb76 	bl	80059f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005308:	6878      	ldr	r0, [r7, #4]
 800530a:	f000 fb87 	bl	8005a1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2200      	movs	r2, #0
 8005312:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	691b      	ldr	r3, [r3, #16]
 800531a:	f003 0308 	and.w	r3, r3, #8
 800531e:	2b08      	cmp	r3, #8
 8005320:	d122      	bne.n	8005368 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	68db      	ldr	r3, [r3, #12]
 8005328:	f003 0308 	and.w	r3, r3, #8
 800532c:	2b08      	cmp	r3, #8
 800532e:	d11b      	bne.n	8005368 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f06f 0208 	mvn.w	r2, #8
 8005338:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2204      	movs	r2, #4
 800533e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	69db      	ldr	r3, [r3, #28]
 8005346:	f003 0303 	and.w	r3, r3, #3
 800534a:	2b00      	cmp	r3, #0
 800534c:	d003      	beq.n	8005356 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800534e:	6878      	ldr	r0, [r7, #4]
 8005350:	f000 fb5a 	bl	8005a08 <HAL_TIM_IC_CaptureCallback>
 8005354:	e005      	b.n	8005362 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005356:	6878      	ldr	r0, [r7, #4]
 8005358:	f000 fb4c 	bl	80059f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800535c:	6878      	ldr	r0, [r7, #4]
 800535e:	f000 fb5d 	bl	8005a1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2200      	movs	r2, #0
 8005366:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	691b      	ldr	r3, [r3, #16]
 800536e:	f003 0310 	and.w	r3, r3, #16
 8005372:	2b10      	cmp	r3, #16
 8005374:	d122      	bne.n	80053bc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	68db      	ldr	r3, [r3, #12]
 800537c:	f003 0310 	and.w	r3, r3, #16
 8005380:	2b10      	cmp	r3, #16
 8005382:	d11b      	bne.n	80053bc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f06f 0210 	mvn.w	r2, #16
 800538c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2208      	movs	r2, #8
 8005392:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	69db      	ldr	r3, [r3, #28]
 800539a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d003      	beq.n	80053aa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053a2:	6878      	ldr	r0, [r7, #4]
 80053a4:	f000 fb30 	bl	8005a08 <HAL_TIM_IC_CaptureCallback>
 80053a8:	e005      	b.n	80053b6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053aa:	6878      	ldr	r0, [r7, #4]
 80053ac:	f000 fb22 	bl	80059f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053b0:	6878      	ldr	r0, [r7, #4]
 80053b2:	f000 fb33 	bl	8005a1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2200      	movs	r2, #0
 80053ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	691b      	ldr	r3, [r3, #16]
 80053c2:	f003 0301 	and.w	r3, r3, #1
 80053c6:	2b01      	cmp	r3, #1
 80053c8:	d10e      	bne.n	80053e8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	68db      	ldr	r3, [r3, #12]
 80053d0:	f003 0301 	and.w	r3, r3, #1
 80053d4:	2b01      	cmp	r3, #1
 80053d6:	d107      	bne.n	80053e8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f06f 0201 	mvn.w	r2, #1
 80053e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80053e2:	6878      	ldr	r0, [r7, #4]
 80053e4:	f7fb ff98 	bl	8001318 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	691b      	ldr	r3, [r3, #16]
 80053ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053f2:	2b80      	cmp	r3, #128	; 0x80
 80053f4:	d10e      	bne.n	8005414 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	68db      	ldr	r3, [r3, #12]
 80053fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005400:	2b80      	cmp	r3, #128	; 0x80
 8005402:	d107      	bne.n	8005414 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800540c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800540e:	6878      	ldr	r0, [r7, #4]
 8005410:	f001 f934 	bl	800667c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	691b      	ldr	r3, [r3, #16]
 800541a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800541e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005422:	d10e      	bne.n	8005442 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	68db      	ldr	r3, [r3, #12]
 800542a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800542e:	2b80      	cmp	r3, #128	; 0x80
 8005430:	d107      	bne.n	8005442 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800543a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800543c:	6878      	ldr	r0, [r7, #4]
 800543e:	f001 f927 	bl	8006690 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	691b      	ldr	r3, [r3, #16]
 8005448:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800544c:	2b40      	cmp	r3, #64	; 0x40
 800544e:	d10e      	bne.n	800546e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	68db      	ldr	r3, [r3, #12]
 8005456:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800545a:	2b40      	cmp	r3, #64	; 0x40
 800545c:	d107      	bne.n	800546e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005466:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005468:	6878      	ldr	r0, [r7, #4]
 800546a:	f000 fae1 	bl	8005a30 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	691b      	ldr	r3, [r3, #16]
 8005474:	f003 0320 	and.w	r3, r3, #32
 8005478:	2b20      	cmp	r3, #32
 800547a:	d10e      	bne.n	800549a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	68db      	ldr	r3, [r3, #12]
 8005482:	f003 0320 	and.w	r3, r3, #32
 8005486:	2b20      	cmp	r3, #32
 8005488:	d107      	bne.n	800549a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f06f 0220 	mvn.w	r2, #32
 8005492:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005494:	6878      	ldr	r0, [r7, #4]
 8005496:	f001 f8e7 	bl	8006668 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800549a:	bf00      	nop
 800549c:	3708      	adds	r7, #8
 800549e:	46bd      	mov	sp, r7
 80054a0:	bd80      	pop	{r7, pc}

080054a2 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80054a2:	b580      	push	{r7, lr}
 80054a4:	b086      	sub	sp, #24
 80054a6:	af00      	add	r7, sp, #0
 80054a8:	60f8      	str	r0, [r7, #12]
 80054aa:	60b9      	str	r1, [r7, #8]
 80054ac:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80054ae:	2300      	movs	r3, #0
 80054b0:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80054b8:	2b01      	cmp	r3, #1
 80054ba:	d101      	bne.n	80054c0 <HAL_TIM_IC_ConfigChannel+0x1e>
 80054bc:	2302      	movs	r3, #2
 80054be:	e088      	b.n	80055d2 <HAL_TIM_IC_ConfigChannel+0x130>
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	2201      	movs	r2, #1
 80054c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d11b      	bne.n	8005506 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	6818      	ldr	r0, [r3, #0]
 80054d2:	68bb      	ldr	r3, [r7, #8]
 80054d4:	6819      	ldr	r1, [r3, #0]
 80054d6:	68bb      	ldr	r3, [r7, #8]
 80054d8:	685a      	ldr	r2, [r3, #4]
 80054da:	68bb      	ldr	r3, [r7, #8]
 80054dc:	68db      	ldr	r3, [r3, #12]
 80054de:	f000 fe2d 	bl	800613c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	699a      	ldr	r2, [r3, #24]
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f022 020c 	bic.w	r2, r2, #12
 80054f0:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	6999      	ldr	r1, [r3, #24]
 80054f8:	68bb      	ldr	r3, [r7, #8]
 80054fa:	689a      	ldr	r2, [r3, #8]
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	430a      	orrs	r2, r1
 8005502:	619a      	str	r2, [r3, #24]
 8005504:	e060      	b.n	80055c8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2b04      	cmp	r3, #4
 800550a:	d11c      	bne.n	8005546 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	6818      	ldr	r0, [r3, #0]
 8005510:	68bb      	ldr	r3, [r7, #8]
 8005512:	6819      	ldr	r1, [r3, #0]
 8005514:	68bb      	ldr	r3, [r7, #8]
 8005516:	685a      	ldr	r2, [r3, #4]
 8005518:	68bb      	ldr	r3, [r7, #8]
 800551a:	68db      	ldr	r3, [r3, #12]
 800551c:	f000 febd 	bl	800629a <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	699a      	ldr	r2, [r3, #24]
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800552e:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	6999      	ldr	r1, [r3, #24]
 8005536:	68bb      	ldr	r3, [r7, #8]
 8005538:	689b      	ldr	r3, [r3, #8]
 800553a:	021a      	lsls	r2, r3, #8
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	430a      	orrs	r2, r1
 8005542:	619a      	str	r2, [r3, #24]
 8005544:	e040      	b.n	80055c8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	2b08      	cmp	r3, #8
 800554a:	d11b      	bne.n	8005584 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	6818      	ldr	r0, [r3, #0]
 8005550:	68bb      	ldr	r3, [r7, #8]
 8005552:	6819      	ldr	r1, [r3, #0]
 8005554:	68bb      	ldr	r3, [r7, #8]
 8005556:	685a      	ldr	r2, [r3, #4]
 8005558:	68bb      	ldr	r3, [r7, #8]
 800555a:	68db      	ldr	r3, [r3, #12]
 800555c:	f000 ff0a 	bl	8006374 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	69da      	ldr	r2, [r3, #28]
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f022 020c 	bic.w	r2, r2, #12
 800556e:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	69d9      	ldr	r1, [r3, #28]
 8005576:	68bb      	ldr	r3, [r7, #8]
 8005578:	689a      	ldr	r2, [r3, #8]
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	430a      	orrs	r2, r1
 8005580:	61da      	str	r2, [r3, #28]
 8005582:	e021      	b.n	80055c8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2b0c      	cmp	r3, #12
 8005588:	d11c      	bne.n	80055c4 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	6818      	ldr	r0, [r3, #0]
 800558e:	68bb      	ldr	r3, [r7, #8]
 8005590:	6819      	ldr	r1, [r3, #0]
 8005592:	68bb      	ldr	r3, [r7, #8]
 8005594:	685a      	ldr	r2, [r3, #4]
 8005596:	68bb      	ldr	r3, [r7, #8]
 8005598:	68db      	ldr	r3, [r3, #12]
 800559a:	f000 ff27 	bl	80063ec <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	69da      	ldr	r2, [r3, #28]
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80055ac:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	69d9      	ldr	r1, [r3, #28]
 80055b4:	68bb      	ldr	r3, [r7, #8]
 80055b6:	689b      	ldr	r3, [r3, #8]
 80055b8:	021a      	lsls	r2, r3, #8
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	430a      	orrs	r2, r1
 80055c0:	61da      	str	r2, [r3, #28]
 80055c2:	e001      	b.n	80055c8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80055c4:	2301      	movs	r3, #1
 80055c6:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	2200      	movs	r2, #0
 80055cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80055d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80055d2:	4618      	mov	r0, r3
 80055d4:	3718      	adds	r7, #24
 80055d6:	46bd      	mov	sp, r7
 80055d8:	bd80      	pop	{r7, pc}
	...

080055dc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b086      	sub	sp, #24
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	60f8      	str	r0, [r7, #12]
 80055e4:	60b9      	str	r1, [r7, #8]
 80055e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80055e8:	2300      	movs	r3, #0
 80055ea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80055f2:	2b01      	cmp	r3, #1
 80055f4:	d101      	bne.n	80055fa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80055f6:	2302      	movs	r3, #2
 80055f8:	e0ff      	b.n	80057fa <HAL_TIM_PWM_ConfigChannel+0x21e>
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	2201      	movs	r2, #1
 80055fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	2b14      	cmp	r3, #20
 8005606:	f200 80f0 	bhi.w	80057ea <HAL_TIM_PWM_ConfigChannel+0x20e>
 800560a:	a201      	add	r2, pc, #4	; (adr r2, 8005610 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800560c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005610:	08005665 	.word	0x08005665
 8005614:	080057eb 	.word	0x080057eb
 8005618:	080057eb 	.word	0x080057eb
 800561c:	080057eb 	.word	0x080057eb
 8005620:	080056a5 	.word	0x080056a5
 8005624:	080057eb 	.word	0x080057eb
 8005628:	080057eb 	.word	0x080057eb
 800562c:	080057eb 	.word	0x080057eb
 8005630:	080056e7 	.word	0x080056e7
 8005634:	080057eb 	.word	0x080057eb
 8005638:	080057eb 	.word	0x080057eb
 800563c:	080057eb 	.word	0x080057eb
 8005640:	08005727 	.word	0x08005727
 8005644:	080057eb 	.word	0x080057eb
 8005648:	080057eb 	.word	0x080057eb
 800564c:	080057eb 	.word	0x080057eb
 8005650:	08005769 	.word	0x08005769
 8005654:	080057eb 	.word	0x080057eb
 8005658:	080057eb 	.word	0x080057eb
 800565c:	080057eb 	.word	0x080057eb
 8005660:	080057a9 	.word	0x080057a9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	68b9      	ldr	r1, [r7, #8]
 800566a:	4618      	mov	r0, r3
 800566c:	f000 fa90 	bl	8005b90 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	699a      	ldr	r2, [r3, #24]
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f042 0208 	orr.w	r2, r2, #8
 800567e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	699a      	ldr	r2, [r3, #24]
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f022 0204 	bic.w	r2, r2, #4
 800568e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	6999      	ldr	r1, [r3, #24]
 8005696:	68bb      	ldr	r3, [r7, #8]
 8005698:	691a      	ldr	r2, [r3, #16]
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	430a      	orrs	r2, r1
 80056a0:	619a      	str	r2, [r3, #24]
      break;
 80056a2:	e0a5      	b.n	80057f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	68b9      	ldr	r1, [r7, #8]
 80056aa:	4618      	mov	r0, r3
 80056ac:	f000 fb00 	bl	8005cb0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	699a      	ldr	r2, [r3, #24]
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80056be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	699a      	ldr	r2, [r3, #24]
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80056ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	6999      	ldr	r1, [r3, #24]
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	691b      	ldr	r3, [r3, #16]
 80056da:	021a      	lsls	r2, r3, #8
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	430a      	orrs	r2, r1
 80056e2:	619a      	str	r2, [r3, #24]
      break;
 80056e4:	e084      	b.n	80057f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	68b9      	ldr	r1, [r7, #8]
 80056ec:	4618      	mov	r0, r3
 80056ee:	f000 fb69 	bl	8005dc4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	69da      	ldr	r2, [r3, #28]
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f042 0208 	orr.w	r2, r2, #8
 8005700:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	69da      	ldr	r2, [r3, #28]
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f022 0204 	bic.w	r2, r2, #4
 8005710:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	69d9      	ldr	r1, [r3, #28]
 8005718:	68bb      	ldr	r3, [r7, #8]
 800571a:	691a      	ldr	r2, [r3, #16]
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	430a      	orrs	r2, r1
 8005722:	61da      	str	r2, [r3, #28]
      break;
 8005724:	e064      	b.n	80057f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	68b9      	ldr	r1, [r7, #8]
 800572c:	4618      	mov	r0, r3
 800572e:	f000 fbd1 	bl	8005ed4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	69da      	ldr	r2, [r3, #28]
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005740:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	69da      	ldr	r2, [r3, #28]
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005750:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	69d9      	ldr	r1, [r3, #28]
 8005758:	68bb      	ldr	r3, [r7, #8]
 800575a:	691b      	ldr	r3, [r3, #16]
 800575c:	021a      	lsls	r2, r3, #8
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	430a      	orrs	r2, r1
 8005764:	61da      	str	r2, [r3, #28]
      break;
 8005766:	e043      	b.n	80057f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	68b9      	ldr	r1, [r7, #8]
 800576e:	4618      	mov	r0, r3
 8005770:	f000 fc1a 	bl	8005fa8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f042 0208 	orr.w	r2, r2, #8
 8005782:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f022 0204 	bic.w	r2, r2, #4
 8005792:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	691a      	ldr	r2, [r3, #16]
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	430a      	orrs	r2, r1
 80057a4:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80057a6:	e023      	b.n	80057f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	68b9      	ldr	r1, [r7, #8]
 80057ae:	4618      	mov	r0, r3
 80057b0:	f000 fc5e 	bl	8006070 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80057c2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80057d2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80057da:	68bb      	ldr	r3, [r7, #8]
 80057dc:	691b      	ldr	r3, [r3, #16]
 80057de:	021a      	lsls	r2, r3, #8
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	430a      	orrs	r2, r1
 80057e6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80057e8:	e002      	b.n	80057f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80057ea:	2301      	movs	r3, #1
 80057ec:	75fb      	strb	r3, [r7, #23]
      break;
 80057ee:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	2200      	movs	r2, #0
 80057f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80057f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80057fa:	4618      	mov	r0, r3
 80057fc:	3718      	adds	r7, #24
 80057fe:	46bd      	mov	sp, r7
 8005800:	bd80      	pop	{r7, pc}
 8005802:	bf00      	nop

08005804 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b084      	sub	sp, #16
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
 800580c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800580e:	2300      	movs	r3, #0
 8005810:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005818:	2b01      	cmp	r3, #1
 800581a:	d101      	bne.n	8005820 <HAL_TIM_ConfigClockSource+0x1c>
 800581c:	2302      	movs	r3, #2
 800581e:	e0dc      	b.n	80059da <HAL_TIM_ConfigClockSource+0x1d6>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2201      	movs	r2, #1
 8005824:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2202      	movs	r2, #2
 800582c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	689b      	ldr	r3, [r3, #8]
 8005836:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005838:	68ba      	ldr	r2, [r7, #8]
 800583a:	4b6a      	ldr	r3, [pc, #424]	; (80059e4 <HAL_TIM_ConfigClockSource+0x1e0>)
 800583c:	4013      	ands	r3, r2
 800583e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005840:	68bb      	ldr	r3, [r7, #8]
 8005842:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005846:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	68ba      	ldr	r2, [r7, #8]
 800584e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	4a64      	ldr	r2, [pc, #400]	; (80059e8 <HAL_TIM_ConfigClockSource+0x1e4>)
 8005856:	4293      	cmp	r3, r2
 8005858:	f000 80a9 	beq.w	80059ae <HAL_TIM_ConfigClockSource+0x1aa>
 800585c:	4a62      	ldr	r2, [pc, #392]	; (80059e8 <HAL_TIM_ConfigClockSource+0x1e4>)
 800585e:	4293      	cmp	r3, r2
 8005860:	f200 80ae 	bhi.w	80059c0 <HAL_TIM_ConfigClockSource+0x1bc>
 8005864:	4a61      	ldr	r2, [pc, #388]	; (80059ec <HAL_TIM_ConfigClockSource+0x1e8>)
 8005866:	4293      	cmp	r3, r2
 8005868:	f000 80a1 	beq.w	80059ae <HAL_TIM_ConfigClockSource+0x1aa>
 800586c:	4a5f      	ldr	r2, [pc, #380]	; (80059ec <HAL_TIM_ConfigClockSource+0x1e8>)
 800586e:	4293      	cmp	r3, r2
 8005870:	f200 80a6 	bhi.w	80059c0 <HAL_TIM_ConfigClockSource+0x1bc>
 8005874:	4a5e      	ldr	r2, [pc, #376]	; (80059f0 <HAL_TIM_ConfigClockSource+0x1ec>)
 8005876:	4293      	cmp	r3, r2
 8005878:	f000 8099 	beq.w	80059ae <HAL_TIM_ConfigClockSource+0x1aa>
 800587c:	4a5c      	ldr	r2, [pc, #368]	; (80059f0 <HAL_TIM_ConfigClockSource+0x1ec>)
 800587e:	4293      	cmp	r3, r2
 8005880:	f200 809e 	bhi.w	80059c0 <HAL_TIM_ConfigClockSource+0x1bc>
 8005884:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8005888:	f000 8091 	beq.w	80059ae <HAL_TIM_ConfigClockSource+0x1aa>
 800588c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8005890:	f200 8096 	bhi.w	80059c0 <HAL_TIM_ConfigClockSource+0x1bc>
 8005894:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005898:	f000 8089 	beq.w	80059ae <HAL_TIM_ConfigClockSource+0x1aa>
 800589c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80058a0:	f200 808e 	bhi.w	80059c0 <HAL_TIM_ConfigClockSource+0x1bc>
 80058a4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80058a8:	d03e      	beq.n	8005928 <HAL_TIM_ConfigClockSource+0x124>
 80058aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80058ae:	f200 8087 	bhi.w	80059c0 <HAL_TIM_ConfigClockSource+0x1bc>
 80058b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058b6:	f000 8086 	beq.w	80059c6 <HAL_TIM_ConfigClockSource+0x1c2>
 80058ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058be:	d87f      	bhi.n	80059c0 <HAL_TIM_ConfigClockSource+0x1bc>
 80058c0:	2b70      	cmp	r3, #112	; 0x70
 80058c2:	d01a      	beq.n	80058fa <HAL_TIM_ConfigClockSource+0xf6>
 80058c4:	2b70      	cmp	r3, #112	; 0x70
 80058c6:	d87b      	bhi.n	80059c0 <HAL_TIM_ConfigClockSource+0x1bc>
 80058c8:	2b60      	cmp	r3, #96	; 0x60
 80058ca:	d050      	beq.n	800596e <HAL_TIM_ConfigClockSource+0x16a>
 80058cc:	2b60      	cmp	r3, #96	; 0x60
 80058ce:	d877      	bhi.n	80059c0 <HAL_TIM_ConfigClockSource+0x1bc>
 80058d0:	2b50      	cmp	r3, #80	; 0x50
 80058d2:	d03c      	beq.n	800594e <HAL_TIM_ConfigClockSource+0x14a>
 80058d4:	2b50      	cmp	r3, #80	; 0x50
 80058d6:	d873      	bhi.n	80059c0 <HAL_TIM_ConfigClockSource+0x1bc>
 80058d8:	2b40      	cmp	r3, #64	; 0x40
 80058da:	d058      	beq.n	800598e <HAL_TIM_ConfigClockSource+0x18a>
 80058dc:	2b40      	cmp	r3, #64	; 0x40
 80058de:	d86f      	bhi.n	80059c0 <HAL_TIM_ConfigClockSource+0x1bc>
 80058e0:	2b30      	cmp	r3, #48	; 0x30
 80058e2:	d064      	beq.n	80059ae <HAL_TIM_ConfigClockSource+0x1aa>
 80058e4:	2b30      	cmp	r3, #48	; 0x30
 80058e6:	d86b      	bhi.n	80059c0 <HAL_TIM_ConfigClockSource+0x1bc>
 80058e8:	2b20      	cmp	r3, #32
 80058ea:	d060      	beq.n	80059ae <HAL_TIM_ConfigClockSource+0x1aa>
 80058ec:	2b20      	cmp	r3, #32
 80058ee:	d867      	bhi.n	80059c0 <HAL_TIM_ConfigClockSource+0x1bc>
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d05c      	beq.n	80059ae <HAL_TIM_ConfigClockSource+0x1aa>
 80058f4:	2b10      	cmp	r3, #16
 80058f6:	d05a      	beq.n	80059ae <HAL_TIM_ConfigClockSource+0x1aa>
 80058f8:	e062      	b.n	80059c0 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6818      	ldr	r0, [r3, #0]
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	6899      	ldr	r1, [r3, #8]
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	685a      	ldr	r2, [r3, #4]
 8005906:	683b      	ldr	r3, [r7, #0]
 8005908:	68db      	ldr	r3, [r3, #12]
 800590a:	f000 fdcb 	bl	80064a4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	689b      	ldr	r3, [r3, #8]
 8005914:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005916:	68bb      	ldr	r3, [r7, #8]
 8005918:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800591c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	68ba      	ldr	r2, [r7, #8]
 8005924:	609a      	str	r2, [r3, #8]
      break;
 8005926:	e04f      	b.n	80059c8 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	6818      	ldr	r0, [r3, #0]
 800592c:	683b      	ldr	r3, [r7, #0]
 800592e:	6899      	ldr	r1, [r3, #8]
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	685a      	ldr	r2, [r3, #4]
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	68db      	ldr	r3, [r3, #12]
 8005938:	f000 fdb4 	bl	80064a4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	689a      	ldr	r2, [r3, #8]
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800594a:	609a      	str	r2, [r3, #8]
      break;
 800594c:	e03c      	b.n	80059c8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6818      	ldr	r0, [r3, #0]
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	6859      	ldr	r1, [r3, #4]
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	68db      	ldr	r3, [r3, #12]
 800595a:	461a      	mov	r2, r3
 800595c:	f000 fc6e 	bl	800623c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	2150      	movs	r1, #80	; 0x50
 8005966:	4618      	mov	r0, r3
 8005968:	f000 fd7e 	bl	8006468 <TIM_ITRx_SetConfig>
      break;
 800596c:	e02c      	b.n	80059c8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6818      	ldr	r0, [r3, #0]
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	6859      	ldr	r1, [r3, #4]
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	68db      	ldr	r3, [r3, #12]
 800597a:	461a      	mov	r2, r3
 800597c:	f000 fcca 	bl	8006314 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	2160      	movs	r1, #96	; 0x60
 8005986:	4618      	mov	r0, r3
 8005988:	f000 fd6e 	bl	8006468 <TIM_ITRx_SetConfig>
      break;
 800598c:	e01c      	b.n	80059c8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6818      	ldr	r0, [r3, #0]
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	6859      	ldr	r1, [r3, #4]
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	68db      	ldr	r3, [r3, #12]
 800599a:	461a      	mov	r2, r3
 800599c:	f000 fc4e 	bl	800623c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	2140      	movs	r1, #64	; 0x40
 80059a6:	4618      	mov	r0, r3
 80059a8:	f000 fd5e 	bl	8006468 <TIM_ITRx_SetConfig>
      break;
 80059ac:	e00c      	b.n	80059c8 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681a      	ldr	r2, [r3, #0]
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	4619      	mov	r1, r3
 80059b8:	4610      	mov	r0, r2
 80059ba:	f000 fd55 	bl	8006468 <TIM_ITRx_SetConfig>
      break;
 80059be:	e003      	b.n	80059c8 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 80059c0:	2301      	movs	r3, #1
 80059c2:	73fb      	strb	r3, [r7, #15]
      break;
 80059c4:	e000      	b.n	80059c8 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 80059c6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2201      	movs	r2, #1
 80059cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2200      	movs	r2, #0
 80059d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80059d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80059da:	4618      	mov	r0, r3
 80059dc:	3710      	adds	r7, #16
 80059de:	46bd      	mov	sp, r7
 80059e0:	bd80      	pop	{r7, pc}
 80059e2:	bf00      	nop
 80059e4:	ffceff88 	.word	0xffceff88
 80059e8:	00100040 	.word	0x00100040
 80059ec:	00100030 	.word	0x00100030
 80059f0:	00100020 	.word	0x00100020

080059f4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80059f4:	b480      	push	{r7}
 80059f6:	b083      	sub	sp, #12
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80059fc:	bf00      	nop
 80059fe:	370c      	adds	r7, #12
 8005a00:	46bd      	mov	sp, r7
 8005a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a06:	4770      	bx	lr

08005a08 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005a08:	b480      	push	{r7}
 8005a0a:	b083      	sub	sp, #12
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005a10:	bf00      	nop
 8005a12:	370c      	adds	r7, #12
 8005a14:	46bd      	mov	sp, r7
 8005a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1a:	4770      	bx	lr

08005a1c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005a1c:	b480      	push	{r7}
 8005a1e:	b083      	sub	sp, #12
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005a24:	bf00      	nop
 8005a26:	370c      	adds	r7, #12
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2e:	4770      	bx	lr

08005a30 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005a30:	b480      	push	{r7}
 8005a32:	b083      	sub	sp, #12
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005a38:	bf00      	nop
 8005a3a:	370c      	adds	r7, #12
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a42:	4770      	bx	lr

08005a44 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005a44:	b480      	push	{r7}
 8005a46:	b085      	sub	sp, #20
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
 8005a4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	4a44      	ldr	r2, [pc, #272]	; (8005b68 <TIM_Base_SetConfig+0x124>)
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	d013      	beq.n	8005a84 <TIM_Base_SetConfig+0x40>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a62:	d00f      	beq.n	8005a84 <TIM_Base_SetConfig+0x40>
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	4a41      	ldr	r2, [pc, #260]	; (8005b6c <TIM_Base_SetConfig+0x128>)
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d00b      	beq.n	8005a84 <TIM_Base_SetConfig+0x40>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	4a40      	ldr	r2, [pc, #256]	; (8005b70 <TIM_Base_SetConfig+0x12c>)
 8005a70:	4293      	cmp	r3, r2
 8005a72:	d007      	beq.n	8005a84 <TIM_Base_SetConfig+0x40>
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	4a3f      	ldr	r2, [pc, #252]	; (8005b74 <TIM_Base_SetConfig+0x130>)
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d003      	beq.n	8005a84 <TIM_Base_SetConfig+0x40>
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	4a3e      	ldr	r2, [pc, #248]	; (8005b78 <TIM_Base_SetConfig+0x134>)
 8005a80:	4293      	cmp	r3, r2
 8005a82:	d108      	bne.n	8005a96 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a8a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	685b      	ldr	r3, [r3, #4]
 8005a90:	68fa      	ldr	r2, [r7, #12]
 8005a92:	4313      	orrs	r3, r2
 8005a94:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	4a33      	ldr	r2, [pc, #204]	; (8005b68 <TIM_Base_SetConfig+0x124>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d027      	beq.n	8005aee <TIM_Base_SetConfig+0xaa>
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005aa4:	d023      	beq.n	8005aee <TIM_Base_SetConfig+0xaa>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	4a30      	ldr	r2, [pc, #192]	; (8005b6c <TIM_Base_SetConfig+0x128>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d01f      	beq.n	8005aee <TIM_Base_SetConfig+0xaa>
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	4a2f      	ldr	r2, [pc, #188]	; (8005b70 <TIM_Base_SetConfig+0x12c>)
 8005ab2:	4293      	cmp	r3, r2
 8005ab4:	d01b      	beq.n	8005aee <TIM_Base_SetConfig+0xaa>
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	4a2e      	ldr	r2, [pc, #184]	; (8005b74 <TIM_Base_SetConfig+0x130>)
 8005aba:	4293      	cmp	r3, r2
 8005abc:	d017      	beq.n	8005aee <TIM_Base_SetConfig+0xaa>
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	4a2d      	ldr	r2, [pc, #180]	; (8005b78 <TIM_Base_SetConfig+0x134>)
 8005ac2:	4293      	cmp	r3, r2
 8005ac4:	d013      	beq.n	8005aee <TIM_Base_SetConfig+0xaa>
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	4a2c      	ldr	r2, [pc, #176]	; (8005b7c <TIM_Base_SetConfig+0x138>)
 8005aca:	4293      	cmp	r3, r2
 8005acc:	d00f      	beq.n	8005aee <TIM_Base_SetConfig+0xaa>
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	4a2b      	ldr	r2, [pc, #172]	; (8005b80 <TIM_Base_SetConfig+0x13c>)
 8005ad2:	4293      	cmp	r3, r2
 8005ad4:	d00b      	beq.n	8005aee <TIM_Base_SetConfig+0xaa>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	4a2a      	ldr	r2, [pc, #168]	; (8005b84 <TIM_Base_SetConfig+0x140>)
 8005ada:	4293      	cmp	r3, r2
 8005adc:	d007      	beq.n	8005aee <TIM_Base_SetConfig+0xaa>
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	4a29      	ldr	r2, [pc, #164]	; (8005b88 <TIM_Base_SetConfig+0x144>)
 8005ae2:	4293      	cmp	r3, r2
 8005ae4:	d003      	beq.n	8005aee <TIM_Base_SetConfig+0xaa>
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	4a28      	ldr	r2, [pc, #160]	; (8005b8c <TIM_Base_SetConfig+0x148>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d108      	bne.n	8005b00 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005af4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005af6:	683b      	ldr	r3, [r7, #0]
 8005af8:	68db      	ldr	r3, [r3, #12]
 8005afa:	68fa      	ldr	r2, [r7, #12]
 8005afc:	4313      	orrs	r3, r2
 8005afe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005b06:	683b      	ldr	r3, [r7, #0]
 8005b08:	695b      	ldr	r3, [r3, #20]
 8005b0a:	4313      	orrs	r3, r2
 8005b0c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	68fa      	ldr	r2, [r7, #12]
 8005b12:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b14:	683b      	ldr	r3, [r7, #0]
 8005b16:	689a      	ldr	r2, [r3, #8]
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	681a      	ldr	r2, [r3, #0]
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	4a10      	ldr	r2, [pc, #64]	; (8005b68 <TIM_Base_SetConfig+0x124>)
 8005b28:	4293      	cmp	r3, r2
 8005b2a:	d00f      	beq.n	8005b4c <TIM_Base_SetConfig+0x108>
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	4a12      	ldr	r2, [pc, #72]	; (8005b78 <TIM_Base_SetConfig+0x134>)
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d00b      	beq.n	8005b4c <TIM_Base_SetConfig+0x108>
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	4a11      	ldr	r2, [pc, #68]	; (8005b7c <TIM_Base_SetConfig+0x138>)
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d007      	beq.n	8005b4c <TIM_Base_SetConfig+0x108>
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	4a10      	ldr	r2, [pc, #64]	; (8005b80 <TIM_Base_SetConfig+0x13c>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d003      	beq.n	8005b4c <TIM_Base_SetConfig+0x108>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	4a0f      	ldr	r2, [pc, #60]	; (8005b84 <TIM_Base_SetConfig+0x140>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d103      	bne.n	8005b54 <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	691a      	ldr	r2, [r3, #16]
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2201      	movs	r2, #1
 8005b58:	615a      	str	r2, [r3, #20]
}
 8005b5a:	bf00      	nop
 8005b5c:	3714      	adds	r7, #20
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b64:	4770      	bx	lr
 8005b66:	bf00      	nop
 8005b68:	40010000 	.word	0x40010000
 8005b6c:	40000400 	.word	0x40000400
 8005b70:	40000800 	.word	0x40000800
 8005b74:	40000c00 	.word	0x40000c00
 8005b78:	40010400 	.word	0x40010400
 8005b7c:	40014000 	.word	0x40014000
 8005b80:	40014400 	.word	0x40014400
 8005b84:	40014800 	.word	0x40014800
 8005b88:	4000e000 	.word	0x4000e000
 8005b8c:	4000e400 	.word	0x4000e400

08005b90 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005b90:	b480      	push	{r7}
 8005b92:	b087      	sub	sp, #28
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	6078      	str	r0, [r7, #4]
 8005b98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6a1b      	ldr	r3, [r3, #32]
 8005b9e:	f023 0201 	bic.w	r2, r3, #1
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6a1b      	ldr	r3, [r3, #32]
 8005baa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	685b      	ldr	r3, [r3, #4]
 8005bb0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	699b      	ldr	r3, [r3, #24]
 8005bb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005bb8:	68fa      	ldr	r2, [r7, #12]
 8005bba:	4b37      	ldr	r3, [pc, #220]	; (8005c98 <TIM_OC1_SetConfig+0x108>)
 8005bbc:	4013      	ands	r3, r2
 8005bbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	f023 0303 	bic.w	r3, r3, #3
 8005bc6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005bc8:	683b      	ldr	r3, [r7, #0]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	68fa      	ldr	r2, [r7, #12]
 8005bce:	4313      	orrs	r3, r2
 8005bd0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005bd2:	697b      	ldr	r3, [r7, #20]
 8005bd4:	f023 0302 	bic.w	r3, r3, #2
 8005bd8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	689b      	ldr	r3, [r3, #8]
 8005bde:	697a      	ldr	r2, [r7, #20]
 8005be0:	4313      	orrs	r3, r2
 8005be2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	4a2d      	ldr	r2, [pc, #180]	; (8005c9c <TIM_OC1_SetConfig+0x10c>)
 8005be8:	4293      	cmp	r3, r2
 8005bea:	d00f      	beq.n	8005c0c <TIM_OC1_SetConfig+0x7c>
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	4a2c      	ldr	r2, [pc, #176]	; (8005ca0 <TIM_OC1_SetConfig+0x110>)
 8005bf0:	4293      	cmp	r3, r2
 8005bf2:	d00b      	beq.n	8005c0c <TIM_OC1_SetConfig+0x7c>
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	4a2b      	ldr	r2, [pc, #172]	; (8005ca4 <TIM_OC1_SetConfig+0x114>)
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	d007      	beq.n	8005c0c <TIM_OC1_SetConfig+0x7c>
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	4a2a      	ldr	r2, [pc, #168]	; (8005ca8 <TIM_OC1_SetConfig+0x118>)
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d003      	beq.n	8005c0c <TIM_OC1_SetConfig+0x7c>
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	4a29      	ldr	r2, [pc, #164]	; (8005cac <TIM_OC1_SetConfig+0x11c>)
 8005c08:	4293      	cmp	r3, r2
 8005c0a:	d10c      	bne.n	8005c26 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005c0c:	697b      	ldr	r3, [r7, #20]
 8005c0e:	f023 0308 	bic.w	r3, r3, #8
 8005c12:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005c14:	683b      	ldr	r3, [r7, #0]
 8005c16:	68db      	ldr	r3, [r3, #12]
 8005c18:	697a      	ldr	r2, [r7, #20]
 8005c1a:	4313      	orrs	r3, r2
 8005c1c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005c1e:	697b      	ldr	r3, [r7, #20]
 8005c20:	f023 0304 	bic.w	r3, r3, #4
 8005c24:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	4a1c      	ldr	r2, [pc, #112]	; (8005c9c <TIM_OC1_SetConfig+0x10c>)
 8005c2a:	4293      	cmp	r3, r2
 8005c2c:	d00f      	beq.n	8005c4e <TIM_OC1_SetConfig+0xbe>
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	4a1b      	ldr	r2, [pc, #108]	; (8005ca0 <TIM_OC1_SetConfig+0x110>)
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d00b      	beq.n	8005c4e <TIM_OC1_SetConfig+0xbe>
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	4a1a      	ldr	r2, [pc, #104]	; (8005ca4 <TIM_OC1_SetConfig+0x114>)
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d007      	beq.n	8005c4e <TIM_OC1_SetConfig+0xbe>
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	4a19      	ldr	r2, [pc, #100]	; (8005ca8 <TIM_OC1_SetConfig+0x118>)
 8005c42:	4293      	cmp	r3, r2
 8005c44:	d003      	beq.n	8005c4e <TIM_OC1_SetConfig+0xbe>
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	4a18      	ldr	r2, [pc, #96]	; (8005cac <TIM_OC1_SetConfig+0x11c>)
 8005c4a:	4293      	cmp	r3, r2
 8005c4c:	d111      	bne.n	8005c72 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005c4e:	693b      	ldr	r3, [r7, #16]
 8005c50:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005c54:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005c56:	693b      	ldr	r3, [r7, #16]
 8005c58:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005c5c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005c5e:	683b      	ldr	r3, [r7, #0]
 8005c60:	695b      	ldr	r3, [r3, #20]
 8005c62:	693a      	ldr	r2, [r7, #16]
 8005c64:	4313      	orrs	r3, r2
 8005c66:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	699b      	ldr	r3, [r3, #24]
 8005c6c:	693a      	ldr	r2, [r7, #16]
 8005c6e:	4313      	orrs	r3, r2
 8005c70:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	693a      	ldr	r2, [r7, #16]
 8005c76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	68fa      	ldr	r2, [r7, #12]
 8005c7c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	685a      	ldr	r2, [r3, #4]
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	697a      	ldr	r2, [r7, #20]
 8005c8a:	621a      	str	r2, [r3, #32]
}
 8005c8c:	bf00      	nop
 8005c8e:	371c      	adds	r7, #28
 8005c90:	46bd      	mov	sp, r7
 8005c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c96:	4770      	bx	lr
 8005c98:	fffeff8f 	.word	0xfffeff8f
 8005c9c:	40010000 	.word	0x40010000
 8005ca0:	40010400 	.word	0x40010400
 8005ca4:	40014000 	.word	0x40014000
 8005ca8:	40014400 	.word	0x40014400
 8005cac:	40014800 	.word	0x40014800

08005cb0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005cb0:	b480      	push	{r7}
 8005cb2:	b087      	sub	sp, #28
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
 8005cb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6a1b      	ldr	r3, [r3, #32]
 8005cbe:	f023 0210 	bic.w	r2, r3, #16
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6a1b      	ldr	r3, [r3, #32]
 8005cca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	685b      	ldr	r3, [r3, #4]
 8005cd0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	699b      	ldr	r3, [r3, #24]
 8005cd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005cd8:	68fa      	ldr	r2, [r7, #12]
 8005cda:	4b34      	ldr	r3, [pc, #208]	; (8005dac <TIM_OC2_SetConfig+0xfc>)
 8005cdc:	4013      	ands	r3, r2
 8005cde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ce6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ce8:	683b      	ldr	r3, [r7, #0]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	021b      	lsls	r3, r3, #8
 8005cee:	68fa      	ldr	r2, [r7, #12]
 8005cf0:	4313      	orrs	r3, r2
 8005cf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005cf4:	697b      	ldr	r3, [r7, #20]
 8005cf6:	f023 0320 	bic.w	r3, r3, #32
 8005cfa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005cfc:	683b      	ldr	r3, [r7, #0]
 8005cfe:	689b      	ldr	r3, [r3, #8]
 8005d00:	011b      	lsls	r3, r3, #4
 8005d02:	697a      	ldr	r2, [r7, #20]
 8005d04:	4313      	orrs	r3, r2
 8005d06:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	4a29      	ldr	r2, [pc, #164]	; (8005db0 <TIM_OC2_SetConfig+0x100>)
 8005d0c:	4293      	cmp	r3, r2
 8005d0e:	d003      	beq.n	8005d18 <TIM_OC2_SetConfig+0x68>
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	4a28      	ldr	r2, [pc, #160]	; (8005db4 <TIM_OC2_SetConfig+0x104>)
 8005d14:	4293      	cmp	r3, r2
 8005d16:	d10d      	bne.n	8005d34 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005d18:	697b      	ldr	r3, [r7, #20]
 8005d1a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d1e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	68db      	ldr	r3, [r3, #12]
 8005d24:	011b      	lsls	r3, r3, #4
 8005d26:	697a      	ldr	r2, [r7, #20]
 8005d28:	4313      	orrs	r3, r2
 8005d2a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005d2c:	697b      	ldr	r3, [r7, #20]
 8005d2e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005d32:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	4a1e      	ldr	r2, [pc, #120]	; (8005db0 <TIM_OC2_SetConfig+0x100>)
 8005d38:	4293      	cmp	r3, r2
 8005d3a:	d00f      	beq.n	8005d5c <TIM_OC2_SetConfig+0xac>
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	4a1d      	ldr	r2, [pc, #116]	; (8005db4 <TIM_OC2_SetConfig+0x104>)
 8005d40:	4293      	cmp	r3, r2
 8005d42:	d00b      	beq.n	8005d5c <TIM_OC2_SetConfig+0xac>
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	4a1c      	ldr	r2, [pc, #112]	; (8005db8 <TIM_OC2_SetConfig+0x108>)
 8005d48:	4293      	cmp	r3, r2
 8005d4a:	d007      	beq.n	8005d5c <TIM_OC2_SetConfig+0xac>
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	4a1b      	ldr	r2, [pc, #108]	; (8005dbc <TIM_OC2_SetConfig+0x10c>)
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d003      	beq.n	8005d5c <TIM_OC2_SetConfig+0xac>
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	4a1a      	ldr	r2, [pc, #104]	; (8005dc0 <TIM_OC2_SetConfig+0x110>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d113      	bne.n	8005d84 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005d5c:	693b      	ldr	r3, [r7, #16]
 8005d5e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005d62:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005d64:	693b      	ldr	r3, [r7, #16]
 8005d66:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005d6a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005d6c:	683b      	ldr	r3, [r7, #0]
 8005d6e:	695b      	ldr	r3, [r3, #20]
 8005d70:	009b      	lsls	r3, r3, #2
 8005d72:	693a      	ldr	r2, [r7, #16]
 8005d74:	4313      	orrs	r3, r2
 8005d76:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	699b      	ldr	r3, [r3, #24]
 8005d7c:	009b      	lsls	r3, r3, #2
 8005d7e:	693a      	ldr	r2, [r7, #16]
 8005d80:	4313      	orrs	r3, r2
 8005d82:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	693a      	ldr	r2, [r7, #16]
 8005d88:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	68fa      	ldr	r2, [r7, #12]
 8005d8e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005d90:	683b      	ldr	r3, [r7, #0]
 8005d92:	685a      	ldr	r2, [r3, #4]
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	697a      	ldr	r2, [r7, #20]
 8005d9c:	621a      	str	r2, [r3, #32]
}
 8005d9e:	bf00      	nop
 8005da0:	371c      	adds	r7, #28
 8005da2:	46bd      	mov	sp, r7
 8005da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da8:	4770      	bx	lr
 8005daa:	bf00      	nop
 8005dac:	feff8fff 	.word	0xfeff8fff
 8005db0:	40010000 	.word	0x40010000
 8005db4:	40010400 	.word	0x40010400
 8005db8:	40014000 	.word	0x40014000
 8005dbc:	40014400 	.word	0x40014400
 8005dc0:	40014800 	.word	0x40014800

08005dc4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005dc4:	b480      	push	{r7}
 8005dc6:	b087      	sub	sp, #28
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
 8005dcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6a1b      	ldr	r3, [r3, #32]
 8005dd2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6a1b      	ldr	r3, [r3, #32]
 8005dde:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	685b      	ldr	r3, [r3, #4]
 8005de4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	69db      	ldr	r3, [r3, #28]
 8005dea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005dec:	68fa      	ldr	r2, [r7, #12]
 8005dee:	4b33      	ldr	r3, [pc, #204]	; (8005ebc <TIM_OC3_SetConfig+0xf8>)
 8005df0:	4013      	ands	r3, r2
 8005df2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	f023 0303 	bic.w	r3, r3, #3
 8005dfa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005dfc:	683b      	ldr	r3, [r7, #0]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	68fa      	ldr	r2, [r7, #12]
 8005e02:	4313      	orrs	r3, r2
 8005e04:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005e06:	697b      	ldr	r3, [r7, #20]
 8005e08:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005e0c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	689b      	ldr	r3, [r3, #8]
 8005e12:	021b      	lsls	r3, r3, #8
 8005e14:	697a      	ldr	r2, [r7, #20]
 8005e16:	4313      	orrs	r3, r2
 8005e18:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	4a28      	ldr	r2, [pc, #160]	; (8005ec0 <TIM_OC3_SetConfig+0xfc>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d003      	beq.n	8005e2a <TIM_OC3_SetConfig+0x66>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	4a27      	ldr	r2, [pc, #156]	; (8005ec4 <TIM_OC3_SetConfig+0x100>)
 8005e26:	4293      	cmp	r3, r2
 8005e28:	d10d      	bne.n	8005e46 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005e2a:	697b      	ldr	r3, [r7, #20]
 8005e2c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005e30:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	68db      	ldr	r3, [r3, #12]
 8005e36:	021b      	lsls	r3, r3, #8
 8005e38:	697a      	ldr	r2, [r7, #20]
 8005e3a:	4313      	orrs	r3, r2
 8005e3c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005e3e:	697b      	ldr	r3, [r7, #20]
 8005e40:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005e44:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	4a1d      	ldr	r2, [pc, #116]	; (8005ec0 <TIM_OC3_SetConfig+0xfc>)
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	d00f      	beq.n	8005e6e <TIM_OC3_SetConfig+0xaa>
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	4a1c      	ldr	r2, [pc, #112]	; (8005ec4 <TIM_OC3_SetConfig+0x100>)
 8005e52:	4293      	cmp	r3, r2
 8005e54:	d00b      	beq.n	8005e6e <TIM_OC3_SetConfig+0xaa>
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	4a1b      	ldr	r2, [pc, #108]	; (8005ec8 <TIM_OC3_SetConfig+0x104>)
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	d007      	beq.n	8005e6e <TIM_OC3_SetConfig+0xaa>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	4a1a      	ldr	r2, [pc, #104]	; (8005ecc <TIM_OC3_SetConfig+0x108>)
 8005e62:	4293      	cmp	r3, r2
 8005e64:	d003      	beq.n	8005e6e <TIM_OC3_SetConfig+0xaa>
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	4a19      	ldr	r2, [pc, #100]	; (8005ed0 <TIM_OC3_SetConfig+0x10c>)
 8005e6a:	4293      	cmp	r3, r2
 8005e6c:	d113      	bne.n	8005e96 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005e6e:	693b      	ldr	r3, [r7, #16]
 8005e70:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005e74:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005e76:	693b      	ldr	r3, [r7, #16]
 8005e78:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005e7c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	695b      	ldr	r3, [r3, #20]
 8005e82:	011b      	lsls	r3, r3, #4
 8005e84:	693a      	ldr	r2, [r7, #16]
 8005e86:	4313      	orrs	r3, r2
 8005e88:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005e8a:	683b      	ldr	r3, [r7, #0]
 8005e8c:	699b      	ldr	r3, [r3, #24]
 8005e8e:	011b      	lsls	r3, r3, #4
 8005e90:	693a      	ldr	r2, [r7, #16]
 8005e92:	4313      	orrs	r3, r2
 8005e94:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	693a      	ldr	r2, [r7, #16]
 8005e9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	68fa      	ldr	r2, [r7, #12]
 8005ea0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	685a      	ldr	r2, [r3, #4]
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	697a      	ldr	r2, [r7, #20]
 8005eae:	621a      	str	r2, [r3, #32]
}
 8005eb0:	bf00      	nop
 8005eb2:	371c      	adds	r7, #28
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eba:	4770      	bx	lr
 8005ebc:	fffeff8f 	.word	0xfffeff8f
 8005ec0:	40010000 	.word	0x40010000
 8005ec4:	40010400 	.word	0x40010400
 8005ec8:	40014000 	.word	0x40014000
 8005ecc:	40014400 	.word	0x40014400
 8005ed0:	40014800 	.word	0x40014800

08005ed4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005ed4:	b480      	push	{r7}
 8005ed6:	b087      	sub	sp, #28
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]
 8005edc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6a1b      	ldr	r3, [r3, #32]
 8005ee2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	6a1b      	ldr	r3, [r3, #32]
 8005eee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	685b      	ldr	r3, [r3, #4]
 8005ef4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	69db      	ldr	r3, [r3, #28]
 8005efa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005efc:	68fa      	ldr	r2, [r7, #12]
 8005efe:	4b24      	ldr	r3, [pc, #144]	; (8005f90 <TIM_OC4_SetConfig+0xbc>)
 8005f00:	4013      	ands	r3, r2
 8005f02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f0a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f0c:	683b      	ldr	r3, [r7, #0]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	021b      	lsls	r3, r3, #8
 8005f12:	68fa      	ldr	r2, [r7, #12]
 8005f14:	4313      	orrs	r3, r2
 8005f16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005f18:	693b      	ldr	r3, [r7, #16]
 8005f1a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005f1e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	689b      	ldr	r3, [r3, #8]
 8005f24:	031b      	lsls	r3, r3, #12
 8005f26:	693a      	ldr	r2, [r7, #16]
 8005f28:	4313      	orrs	r3, r2
 8005f2a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	4a19      	ldr	r2, [pc, #100]	; (8005f94 <TIM_OC4_SetConfig+0xc0>)
 8005f30:	4293      	cmp	r3, r2
 8005f32:	d00f      	beq.n	8005f54 <TIM_OC4_SetConfig+0x80>
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	4a18      	ldr	r2, [pc, #96]	; (8005f98 <TIM_OC4_SetConfig+0xc4>)
 8005f38:	4293      	cmp	r3, r2
 8005f3a:	d00b      	beq.n	8005f54 <TIM_OC4_SetConfig+0x80>
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	4a17      	ldr	r2, [pc, #92]	; (8005f9c <TIM_OC4_SetConfig+0xc8>)
 8005f40:	4293      	cmp	r3, r2
 8005f42:	d007      	beq.n	8005f54 <TIM_OC4_SetConfig+0x80>
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	4a16      	ldr	r2, [pc, #88]	; (8005fa0 <TIM_OC4_SetConfig+0xcc>)
 8005f48:	4293      	cmp	r3, r2
 8005f4a:	d003      	beq.n	8005f54 <TIM_OC4_SetConfig+0x80>
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	4a15      	ldr	r2, [pc, #84]	; (8005fa4 <TIM_OC4_SetConfig+0xd0>)
 8005f50:	4293      	cmp	r3, r2
 8005f52:	d109      	bne.n	8005f68 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005f54:	697b      	ldr	r3, [r7, #20]
 8005f56:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005f5a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	695b      	ldr	r3, [r3, #20]
 8005f60:	019b      	lsls	r3, r3, #6
 8005f62:	697a      	ldr	r2, [r7, #20]
 8005f64:	4313      	orrs	r3, r2
 8005f66:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	697a      	ldr	r2, [r7, #20]
 8005f6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	68fa      	ldr	r2, [r7, #12]
 8005f72:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005f74:	683b      	ldr	r3, [r7, #0]
 8005f76:	685a      	ldr	r2, [r3, #4]
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	693a      	ldr	r2, [r7, #16]
 8005f80:	621a      	str	r2, [r3, #32]
}
 8005f82:	bf00      	nop
 8005f84:	371c      	adds	r7, #28
 8005f86:	46bd      	mov	sp, r7
 8005f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8c:	4770      	bx	lr
 8005f8e:	bf00      	nop
 8005f90:	feff8fff 	.word	0xfeff8fff
 8005f94:	40010000 	.word	0x40010000
 8005f98:	40010400 	.word	0x40010400
 8005f9c:	40014000 	.word	0x40014000
 8005fa0:	40014400 	.word	0x40014400
 8005fa4:	40014800 	.word	0x40014800

08005fa8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005fa8:	b480      	push	{r7}
 8005faa:	b087      	sub	sp, #28
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
 8005fb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6a1b      	ldr	r3, [r3, #32]
 8005fb6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	6a1b      	ldr	r3, [r3, #32]
 8005fc2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	685b      	ldr	r3, [r3, #4]
 8005fc8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005fd0:	68fa      	ldr	r2, [r7, #12]
 8005fd2:	4b21      	ldr	r3, [pc, #132]	; (8006058 <TIM_OC5_SetConfig+0xb0>)
 8005fd4:	4013      	ands	r3, r2
 8005fd6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	68fa      	ldr	r2, [r7, #12]
 8005fde:	4313      	orrs	r3, r2
 8005fe0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005fe2:	693b      	ldr	r3, [r7, #16]
 8005fe4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005fe8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005fea:	683b      	ldr	r3, [r7, #0]
 8005fec:	689b      	ldr	r3, [r3, #8]
 8005fee:	041b      	lsls	r3, r3, #16
 8005ff0:	693a      	ldr	r2, [r7, #16]
 8005ff2:	4313      	orrs	r3, r2
 8005ff4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	4a18      	ldr	r2, [pc, #96]	; (800605c <TIM_OC5_SetConfig+0xb4>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d00f      	beq.n	800601e <TIM_OC5_SetConfig+0x76>
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	4a17      	ldr	r2, [pc, #92]	; (8006060 <TIM_OC5_SetConfig+0xb8>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d00b      	beq.n	800601e <TIM_OC5_SetConfig+0x76>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	4a16      	ldr	r2, [pc, #88]	; (8006064 <TIM_OC5_SetConfig+0xbc>)
 800600a:	4293      	cmp	r3, r2
 800600c:	d007      	beq.n	800601e <TIM_OC5_SetConfig+0x76>
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	4a15      	ldr	r2, [pc, #84]	; (8006068 <TIM_OC5_SetConfig+0xc0>)
 8006012:	4293      	cmp	r3, r2
 8006014:	d003      	beq.n	800601e <TIM_OC5_SetConfig+0x76>
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	4a14      	ldr	r2, [pc, #80]	; (800606c <TIM_OC5_SetConfig+0xc4>)
 800601a:	4293      	cmp	r3, r2
 800601c:	d109      	bne.n	8006032 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800601e:	697b      	ldr	r3, [r7, #20]
 8006020:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006024:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006026:	683b      	ldr	r3, [r7, #0]
 8006028:	695b      	ldr	r3, [r3, #20]
 800602a:	021b      	lsls	r3, r3, #8
 800602c:	697a      	ldr	r2, [r7, #20]
 800602e:	4313      	orrs	r3, r2
 8006030:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	697a      	ldr	r2, [r7, #20]
 8006036:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	68fa      	ldr	r2, [r7, #12]
 800603c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	685a      	ldr	r2, [r3, #4]
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	693a      	ldr	r2, [r7, #16]
 800604a:	621a      	str	r2, [r3, #32]
}
 800604c:	bf00      	nop
 800604e:	371c      	adds	r7, #28
 8006050:	46bd      	mov	sp, r7
 8006052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006056:	4770      	bx	lr
 8006058:	fffeff8f 	.word	0xfffeff8f
 800605c:	40010000 	.word	0x40010000
 8006060:	40010400 	.word	0x40010400
 8006064:	40014000 	.word	0x40014000
 8006068:	40014400 	.word	0x40014400
 800606c:	40014800 	.word	0x40014800

08006070 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006070:	b480      	push	{r7}
 8006072:	b087      	sub	sp, #28
 8006074:	af00      	add	r7, sp, #0
 8006076:	6078      	str	r0, [r7, #4]
 8006078:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	6a1b      	ldr	r3, [r3, #32]
 800607e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	6a1b      	ldr	r3, [r3, #32]
 800608a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	685b      	ldr	r3, [r3, #4]
 8006090:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006096:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006098:	68fa      	ldr	r2, [r7, #12]
 800609a:	4b22      	ldr	r3, [pc, #136]	; (8006124 <TIM_OC6_SetConfig+0xb4>)
 800609c:	4013      	ands	r3, r2
 800609e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80060a0:	683b      	ldr	r3, [r7, #0]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	021b      	lsls	r3, r3, #8
 80060a6:	68fa      	ldr	r2, [r7, #12]
 80060a8:	4313      	orrs	r3, r2
 80060aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80060ac:	693b      	ldr	r3, [r7, #16]
 80060ae:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80060b2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	689b      	ldr	r3, [r3, #8]
 80060b8:	051b      	lsls	r3, r3, #20
 80060ba:	693a      	ldr	r2, [r7, #16]
 80060bc:	4313      	orrs	r3, r2
 80060be:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	4a19      	ldr	r2, [pc, #100]	; (8006128 <TIM_OC6_SetConfig+0xb8>)
 80060c4:	4293      	cmp	r3, r2
 80060c6:	d00f      	beq.n	80060e8 <TIM_OC6_SetConfig+0x78>
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	4a18      	ldr	r2, [pc, #96]	; (800612c <TIM_OC6_SetConfig+0xbc>)
 80060cc:	4293      	cmp	r3, r2
 80060ce:	d00b      	beq.n	80060e8 <TIM_OC6_SetConfig+0x78>
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	4a17      	ldr	r2, [pc, #92]	; (8006130 <TIM_OC6_SetConfig+0xc0>)
 80060d4:	4293      	cmp	r3, r2
 80060d6:	d007      	beq.n	80060e8 <TIM_OC6_SetConfig+0x78>
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	4a16      	ldr	r2, [pc, #88]	; (8006134 <TIM_OC6_SetConfig+0xc4>)
 80060dc:	4293      	cmp	r3, r2
 80060de:	d003      	beq.n	80060e8 <TIM_OC6_SetConfig+0x78>
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	4a15      	ldr	r2, [pc, #84]	; (8006138 <TIM_OC6_SetConfig+0xc8>)
 80060e4:	4293      	cmp	r3, r2
 80060e6:	d109      	bne.n	80060fc <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80060e8:	697b      	ldr	r3, [r7, #20]
 80060ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80060ee:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80060f0:	683b      	ldr	r3, [r7, #0]
 80060f2:	695b      	ldr	r3, [r3, #20]
 80060f4:	029b      	lsls	r3, r3, #10
 80060f6:	697a      	ldr	r2, [r7, #20]
 80060f8:	4313      	orrs	r3, r2
 80060fa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	697a      	ldr	r2, [r7, #20]
 8006100:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	68fa      	ldr	r2, [r7, #12]
 8006106:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	685a      	ldr	r2, [r3, #4]
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	693a      	ldr	r2, [r7, #16]
 8006114:	621a      	str	r2, [r3, #32]
}
 8006116:	bf00      	nop
 8006118:	371c      	adds	r7, #28
 800611a:	46bd      	mov	sp, r7
 800611c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006120:	4770      	bx	lr
 8006122:	bf00      	nop
 8006124:	feff8fff 	.word	0xfeff8fff
 8006128:	40010000 	.word	0x40010000
 800612c:	40010400 	.word	0x40010400
 8006130:	40014000 	.word	0x40014000
 8006134:	40014400 	.word	0x40014400
 8006138:	40014800 	.word	0x40014800

0800613c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800613c:	b480      	push	{r7}
 800613e:	b087      	sub	sp, #28
 8006140:	af00      	add	r7, sp, #0
 8006142:	60f8      	str	r0, [r7, #12]
 8006144:	60b9      	str	r1, [r7, #8]
 8006146:	607a      	str	r2, [r7, #4]
 8006148:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	6a1b      	ldr	r3, [r3, #32]
 800614e:	f023 0201 	bic.w	r2, r3, #1
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	699b      	ldr	r3, [r3, #24]
 800615a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	6a1b      	ldr	r3, [r3, #32]
 8006160:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	4a2c      	ldr	r2, [pc, #176]	; (8006218 <TIM_TI1_SetConfig+0xdc>)
 8006166:	4293      	cmp	r3, r2
 8006168:	d023      	beq.n	80061b2 <TIM_TI1_SetConfig+0x76>
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006170:	d01f      	beq.n	80061b2 <TIM_TI1_SetConfig+0x76>
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	4a29      	ldr	r2, [pc, #164]	; (800621c <TIM_TI1_SetConfig+0xe0>)
 8006176:	4293      	cmp	r3, r2
 8006178:	d01b      	beq.n	80061b2 <TIM_TI1_SetConfig+0x76>
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	4a28      	ldr	r2, [pc, #160]	; (8006220 <TIM_TI1_SetConfig+0xe4>)
 800617e:	4293      	cmp	r3, r2
 8006180:	d017      	beq.n	80061b2 <TIM_TI1_SetConfig+0x76>
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	4a27      	ldr	r2, [pc, #156]	; (8006224 <TIM_TI1_SetConfig+0xe8>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d013      	beq.n	80061b2 <TIM_TI1_SetConfig+0x76>
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	4a26      	ldr	r2, [pc, #152]	; (8006228 <TIM_TI1_SetConfig+0xec>)
 800618e:	4293      	cmp	r3, r2
 8006190:	d00f      	beq.n	80061b2 <TIM_TI1_SetConfig+0x76>
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	4a25      	ldr	r2, [pc, #148]	; (800622c <TIM_TI1_SetConfig+0xf0>)
 8006196:	4293      	cmp	r3, r2
 8006198:	d00b      	beq.n	80061b2 <TIM_TI1_SetConfig+0x76>
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	4a24      	ldr	r2, [pc, #144]	; (8006230 <TIM_TI1_SetConfig+0xf4>)
 800619e:	4293      	cmp	r3, r2
 80061a0:	d007      	beq.n	80061b2 <TIM_TI1_SetConfig+0x76>
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	4a23      	ldr	r2, [pc, #140]	; (8006234 <TIM_TI1_SetConfig+0xf8>)
 80061a6:	4293      	cmp	r3, r2
 80061a8:	d003      	beq.n	80061b2 <TIM_TI1_SetConfig+0x76>
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	4a22      	ldr	r2, [pc, #136]	; (8006238 <TIM_TI1_SetConfig+0xfc>)
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d101      	bne.n	80061b6 <TIM_TI1_SetConfig+0x7a>
 80061b2:	2301      	movs	r3, #1
 80061b4:	e000      	b.n	80061b8 <TIM_TI1_SetConfig+0x7c>
 80061b6:	2300      	movs	r3, #0
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d008      	beq.n	80061ce <TIM_TI1_SetConfig+0x92>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80061bc:	697b      	ldr	r3, [r7, #20]
 80061be:	f023 0303 	bic.w	r3, r3, #3
 80061c2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80061c4:	697a      	ldr	r2, [r7, #20]
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	4313      	orrs	r3, r2
 80061ca:	617b      	str	r3, [r7, #20]
 80061cc:	e003      	b.n	80061d6 <TIM_TI1_SetConfig+0x9a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80061ce:	697b      	ldr	r3, [r7, #20]
 80061d0:	f043 0301 	orr.w	r3, r3, #1
 80061d4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80061d6:	697b      	ldr	r3, [r7, #20]
 80061d8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80061dc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80061de:	683b      	ldr	r3, [r7, #0]
 80061e0:	011b      	lsls	r3, r3, #4
 80061e2:	b2db      	uxtb	r3, r3
 80061e4:	697a      	ldr	r2, [r7, #20]
 80061e6:	4313      	orrs	r3, r2
 80061e8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80061ea:	693b      	ldr	r3, [r7, #16]
 80061ec:	f023 030a 	bic.w	r3, r3, #10
 80061f0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80061f2:	68bb      	ldr	r3, [r7, #8]
 80061f4:	f003 030a 	and.w	r3, r3, #10
 80061f8:	693a      	ldr	r2, [r7, #16]
 80061fa:	4313      	orrs	r3, r2
 80061fc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	697a      	ldr	r2, [r7, #20]
 8006202:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	693a      	ldr	r2, [r7, #16]
 8006208:	621a      	str	r2, [r3, #32]
}
 800620a:	bf00      	nop
 800620c:	371c      	adds	r7, #28
 800620e:	46bd      	mov	sp, r7
 8006210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006214:	4770      	bx	lr
 8006216:	bf00      	nop
 8006218:	40010000 	.word	0x40010000
 800621c:	40000400 	.word	0x40000400
 8006220:	40000800 	.word	0x40000800
 8006224:	40000c00 	.word	0x40000c00
 8006228:	40010400 	.word	0x40010400
 800622c:	40001800 	.word	0x40001800
 8006230:	40014000 	.word	0x40014000
 8006234:	4000e000 	.word	0x4000e000
 8006238:	4000e400 	.word	0x4000e400

0800623c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800623c:	b480      	push	{r7}
 800623e:	b087      	sub	sp, #28
 8006240:	af00      	add	r7, sp, #0
 8006242:	60f8      	str	r0, [r7, #12]
 8006244:	60b9      	str	r1, [r7, #8]
 8006246:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	6a1b      	ldr	r3, [r3, #32]
 800624c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	6a1b      	ldr	r3, [r3, #32]
 8006252:	f023 0201 	bic.w	r2, r3, #1
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	699b      	ldr	r3, [r3, #24]
 800625e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006260:	693b      	ldr	r3, [r7, #16]
 8006262:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006266:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	011b      	lsls	r3, r3, #4
 800626c:	693a      	ldr	r2, [r7, #16]
 800626e:	4313      	orrs	r3, r2
 8006270:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006272:	697b      	ldr	r3, [r7, #20]
 8006274:	f023 030a 	bic.w	r3, r3, #10
 8006278:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800627a:	697a      	ldr	r2, [r7, #20]
 800627c:	68bb      	ldr	r3, [r7, #8]
 800627e:	4313      	orrs	r3, r2
 8006280:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	693a      	ldr	r2, [r7, #16]
 8006286:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	697a      	ldr	r2, [r7, #20]
 800628c:	621a      	str	r2, [r3, #32]
}
 800628e:	bf00      	nop
 8006290:	371c      	adds	r7, #28
 8006292:	46bd      	mov	sp, r7
 8006294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006298:	4770      	bx	lr

0800629a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800629a:	b480      	push	{r7}
 800629c:	b087      	sub	sp, #28
 800629e:	af00      	add	r7, sp, #0
 80062a0:	60f8      	str	r0, [r7, #12]
 80062a2:	60b9      	str	r1, [r7, #8]
 80062a4:	607a      	str	r2, [r7, #4]
 80062a6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	6a1b      	ldr	r3, [r3, #32]
 80062ac:	f023 0210 	bic.w	r2, r3, #16
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	699b      	ldr	r3, [r3, #24]
 80062b8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	6a1b      	ldr	r3, [r3, #32]
 80062be:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80062c0:	697b      	ldr	r3, [r7, #20]
 80062c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80062c6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	021b      	lsls	r3, r3, #8
 80062cc:	697a      	ldr	r2, [r7, #20]
 80062ce:	4313      	orrs	r3, r2
 80062d0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80062d2:	697b      	ldr	r3, [r7, #20]
 80062d4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80062d8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	031b      	lsls	r3, r3, #12
 80062de:	b29b      	uxth	r3, r3
 80062e0:	697a      	ldr	r2, [r7, #20]
 80062e2:	4313      	orrs	r3, r2
 80062e4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80062e6:	693b      	ldr	r3, [r7, #16]
 80062e8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80062ec:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80062ee:	68bb      	ldr	r3, [r7, #8]
 80062f0:	011b      	lsls	r3, r3, #4
 80062f2:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80062f6:	693a      	ldr	r2, [r7, #16]
 80062f8:	4313      	orrs	r3, r2
 80062fa:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	697a      	ldr	r2, [r7, #20]
 8006300:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	693a      	ldr	r2, [r7, #16]
 8006306:	621a      	str	r2, [r3, #32]
}
 8006308:	bf00      	nop
 800630a:	371c      	adds	r7, #28
 800630c:	46bd      	mov	sp, r7
 800630e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006312:	4770      	bx	lr

08006314 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006314:	b480      	push	{r7}
 8006316:	b087      	sub	sp, #28
 8006318:	af00      	add	r7, sp, #0
 800631a:	60f8      	str	r0, [r7, #12]
 800631c:	60b9      	str	r1, [r7, #8]
 800631e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	6a1b      	ldr	r3, [r3, #32]
 8006324:	f023 0210 	bic.w	r2, r3, #16
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	699b      	ldr	r3, [r3, #24]
 8006330:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	6a1b      	ldr	r3, [r3, #32]
 8006336:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006338:	697b      	ldr	r3, [r7, #20]
 800633a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800633e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	031b      	lsls	r3, r3, #12
 8006344:	697a      	ldr	r2, [r7, #20]
 8006346:	4313      	orrs	r3, r2
 8006348:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800634a:	693b      	ldr	r3, [r7, #16]
 800634c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006350:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006352:	68bb      	ldr	r3, [r7, #8]
 8006354:	011b      	lsls	r3, r3, #4
 8006356:	693a      	ldr	r2, [r7, #16]
 8006358:	4313      	orrs	r3, r2
 800635a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	697a      	ldr	r2, [r7, #20]
 8006360:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	693a      	ldr	r2, [r7, #16]
 8006366:	621a      	str	r2, [r3, #32]
}
 8006368:	bf00      	nop
 800636a:	371c      	adds	r7, #28
 800636c:	46bd      	mov	sp, r7
 800636e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006372:	4770      	bx	lr

08006374 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006374:	b480      	push	{r7}
 8006376:	b087      	sub	sp, #28
 8006378:	af00      	add	r7, sp, #0
 800637a:	60f8      	str	r0, [r7, #12]
 800637c:	60b9      	str	r1, [r7, #8]
 800637e:	607a      	str	r2, [r7, #4]
 8006380:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	6a1b      	ldr	r3, [r3, #32]
 8006386:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	69db      	ldr	r3, [r3, #28]
 8006392:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	6a1b      	ldr	r3, [r3, #32]
 8006398:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800639a:	697b      	ldr	r3, [r7, #20]
 800639c:	f023 0303 	bic.w	r3, r3, #3
 80063a0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80063a2:	697a      	ldr	r2, [r7, #20]
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	4313      	orrs	r3, r2
 80063a8:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80063aa:	697b      	ldr	r3, [r7, #20]
 80063ac:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80063b0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80063b2:	683b      	ldr	r3, [r7, #0]
 80063b4:	011b      	lsls	r3, r3, #4
 80063b6:	b2db      	uxtb	r3, r3
 80063b8:	697a      	ldr	r2, [r7, #20]
 80063ba:	4313      	orrs	r3, r2
 80063bc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80063be:	693b      	ldr	r3, [r7, #16]
 80063c0:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80063c4:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80063c6:	68bb      	ldr	r3, [r7, #8]
 80063c8:	021b      	lsls	r3, r3, #8
 80063ca:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80063ce:	693a      	ldr	r2, [r7, #16]
 80063d0:	4313      	orrs	r3, r2
 80063d2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	697a      	ldr	r2, [r7, #20]
 80063d8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	693a      	ldr	r2, [r7, #16]
 80063de:	621a      	str	r2, [r3, #32]
}
 80063e0:	bf00      	nop
 80063e2:	371c      	adds	r7, #28
 80063e4:	46bd      	mov	sp, r7
 80063e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ea:	4770      	bx	lr

080063ec <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80063ec:	b480      	push	{r7}
 80063ee:	b087      	sub	sp, #28
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	60f8      	str	r0, [r7, #12]
 80063f4:	60b9      	str	r1, [r7, #8]
 80063f6:	607a      	str	r2, [r7, #4]
 80063f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	6a1b      	ldr	r3, [r3, #32]
 80063fe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	69db      	ldr	r3, [r3, #28]
 800640a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	6a1b      	ldr	r3, [r3, #32]
 8006410:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006412:	697b      	ldr	r3, [r7, #20]
 8006414:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006418:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	021b      	lsls	r3, r3, #8
 800641e:	697a      	ldr	r2, [r7, #20]
 8006420:	4313      	orrs	r3, r2
 8006422:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006424:	697b      	ldr	r3, [r7, #20]
 8006426:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800642a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800642c:	683b      	ldr	r3, [r7, #0]
 800642e:	031b      	lsls	r3, r3, #12
 8006430:	b29b      	uxth	r3, r3
 8006432:	697a      	ldr	r2, [r7, #20]
 8006434:	4313      	orrs	r3, r2
 8006436:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006438:	693b      	ldr	r3, [r7, #16]
 800643a:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800643e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006440:	68bb      	ldr	r3, [r7, #8]
 8006442:	031b      	lsls	r3, r3, #12
 8006444:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8006448:	693a      	ldr	r2, [r7, #16]
 800644a:	4313      	orrs	r3, r2
 800644c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	697a      	ldr	r2, [r7, #20]
 8006452:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	693a      	ldr	r2, [r7, #16]
 8006458:	621a      	str	r2, [r3, #32]
}
 800645a:	bf00      	nop
 800645c:	371c      	adds	r7, #28
 800645e:	46bd      	mov	sp, r7
 8006460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006464:	4770      	bx	lr
	...

08006468 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006468:	b480      	push	{r7}
 800646a:	b085      	sub	sp, #20
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]
 8006470:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	689b      	ldr	r3, [r3, #8]
 8006476:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006478:	68fa      	ldr	r2, [r7, #12]
 800647a:	4b09      	ldr	r3, [pc, #36]	; (80064a0 <TIM_ITRx_SetConfig+0x38>)
 800647c:	4013      	ands	r3, r2
 800647e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006480:	683a      	ldr	r2, [r7, #0]
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	4313      	orrs	r3, r2
 8006486:	f043 0307 	orr.w	r3, r3, #7
 800648a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	68fa      	ldr	r2, [r7, #12]
 8006490:	609a      	str	r2, [r3, #8]
}
 8006492:	bf00      	nop
 8006494:	3714      	adds	r7, #20
 8006496:	46bd      	mov	sp, r7
 8006498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649c:	4770      	bx	lr
 800649e:	bf00      	nop
 80064a0:	ffcfff8f 	.word	0xffcfff8f

080064a4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80064a4:	b480      	push	{r7}
 80064a6:	b087      	sub	sp, #28
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	60f8      	str	r0, [r7, #12]
 80064ac:	60b9      	str	r1, [r7, #8]
 80064ae:	607a      	str	r2, [r7, #4]
 80064b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	689b      	ldr	r3, [r3, #8]
 80064b6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80064b8:	697b      	ldr	r3, [r7, #20]
 80064ba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80064be:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	021a      	lsls	r2, r3, #8
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	431a      	orrs	r2, r3
 80064c8:	68bb      	ldr	r3, [r7, #8]
 80064ca:	4313      	orrs	r3, r2
 80064cc:	697a      	ldr	r2, [r7, #20]
 80064ce:	4313      	orrs	r3, r2
 80064d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	697a      	ldr	r2, [r7, #20]
 80064d6:	609a      	str	r2, [r3, #8]
}
 80064d8:	bf00      	nop
 80064da:	371c      	adds	r7, #28
 80064dc:	46bd      	mov	sp, r7
 80064de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e2:	4770      	bx	lr

080064e4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80064e4:	b480      	push	{r7}
 80064e6:	b087      	sub	sp, #28
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	60f8      	str	r0, [r7, #12]
 80064ec:	60b9      	str	r1, [r7, #8]
 80064ee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80064f0:	68bb      	ldr	r3, [r7, #8]
 80064f2:	f003 031f 	and.w	r3, r3, #31
 80064f6:	2201      	movs	r2, #1
 80064f8:	fa02 f303 	lsl.w	r3, r2, r3
 80064fc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	6a1a      	ldr	r2, [r3, #32]
 8006502:	697b      	ldr	r3, [r7, #20]
 8006504:	43db      	mvns	r3, r3
 8006506:	401a      	ands	r2, r3
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	6a1a      	ldr	r2, [r3, #32]
 8006510:	68bb      	ldr	r3, [r7, #8]
 8006512:	f003 031f 	and.w	r3, r3, #31
 8006516:	6879      	ldr	r1, [r7, #4]
 8006518:	fa01 f303 	lsl.w	r3, r1, r3
 800651c:	431a      	orrs	r2, r3
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	621a      	str	r2, [r3, #32]
}
 8006522:	bf00      	nop
 8006524:	371c      	adds	r7, #28
 8006526:	46bd      	mov	sp, r7
 8006528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652c:	4770      	bx	lr
	...

08006530 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006530:	b480      	push	{r7}
 8006532:	b085      	sub	sp, #20
 8006534:	af00      	add	r7, sp, #0
 8006536:	6078      	str	r0, [r7, #4]
 8006538:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006540:	2b01      	cmp	r3, #1
 8006542:	d101      	bne.n	8006548 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006544:	2302      	movs	r3, #2
 8006546:	e077      	b.n	8006638 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2201      	movs	r2, #1
 800654c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2202      	movs	r2, #2
 8006554:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	685b      	ldr	r3, [r3, #4]
 800655e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	689b      	ldr	r3, [r3, #8]
 8006566:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	4a35      	ldr	r2, [pc, #212]	; (8006644 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800656e:	4293      	cmp	r3, r2
 8006570:	d004      	beq.n	800657c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	4a34      	ldr	r2, [pc, #208]	; (8006648 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006578:	4293      	cmp	r3, r2
 800657a:	d108      	bne.n	800658e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006582:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006584:	683b      	ldr	r3, [r7, #0]
 8006586:	685b      	ldr	r3, [r3, #4]
 8006588:	68fa      	ldr	r2, [r7, #12]
 800658a:	4313      	orrs	r3, r2
 800658c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006594:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006596:	683b      	ldr	r3, [r7, #0]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	68fa      	ldr	r2, [r7, #12]
 800659c:	4313      	orrs	r3, r2
 800659e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	68fa      	ldr	r2, [r7, #12]
 80065a6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	4a25      	ldr	r2, [pc, #148]	; (8006644 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80065ae:	4293      	cmp	r3, r2
 80065b0:	d02c      	beq.n	800660c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065ba:	d027      	beq.n	800660c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	4a22      	ldr	r2, [pc, #136]	; (800664c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80065c2:	4293      	cmp	r3, r2
 80065c4:	d022      	beq.n	800660c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	4a21      	ldr	r2, [pc, #132]	; (8006650 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80065cc:	4293      	cmp	r3, r2
 80065ce:	d01d      	beq.n	800660c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	4a1f      	ldr	r2, [pc, #124]	; (8006654 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80065d6:	4293      	cmp	r3, r2
 80065d8:	d018      	beq.n	800660c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	4a1a      	ldr	r2, [pc, #104]	; (8006648 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80065e0:	4293      	cmp	r3, r2
 80065e2:	d013      	beq.n	800660c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	4a1b      	ldr	r2, [pc, #108]	; (8006658 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80065ea:	4293      	cmp	r3, r2
 80065ec:	d00e      	beq.n	800660c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	4a1a      	ldr	r2, [pc, #104]	; (800665c <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 80065f4:	4293      	cmp	r3, r2
 80065f6:	d009      	beq.n	800660c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	4a18      	ldr	r2, [pc, #96]	; (8006660 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 80065fe:	4293      	cmp	r3, r2
 8006600:	d004      	beq.n	800660c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	4a17      	ldr	r2, [pc, #92]	; (8006664 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 8006608:	4293      	cmp	r3, r2
 800660a:	d10c      	bne.n	8006626 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800660c:	68bb      	ldr	r3, [r7, #8]
 800660e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006612:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	689b      	ldr	r3, [r3, #8]
 8006618:	68ba      	ldr	r2, [r7, #8]
 800661a:	4313      	orrs	r3, r2
 800661c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	68ba      	ldr	r2, [r7, #8]
 8006624:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	2201      	movs	r2, #1
 800662a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	2200      	movs	r2, #0
 8006632:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006636:	2300      	movs	r3, #0
}
 8006638:	4618      	mov	r0, r3
 800663a:	3714      	adds	r7, #20
 800663c:	46bd      	mov	sp, r7
 800663e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006642:	4770      	bx	lr
 8006644:	40010000 	.word	0x40010000
 8006648:	40010400 	.word	0x40010400
 800664c:	40000400 	.word	0x40000400
 8006650:	40000800 	.word	0x40000800
 8006654:	40000c00 	.word	0x40000c00
 8006658:	40001800 	.word	0x40001800
 800665c:	40014000 	.word	0x40014000
 8006660:	4000e000 	.word	0x4000e000
 8006664:	4000e400 	.word	0x4000e400

08006668 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006668:	b480      	push	{r7}
 800666a:	b083      	sub	sp, #12
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006670:	bf00      	nop
 8006672:	370c      	adds	r7, #12
 8006674:	46bd      	mov	sp, r7
 8006676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667a:	4770      	bx	lr

0800667c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800667c:	b480      	push	{r7}
 800667e:	b083      	sub	sp, #12
 8006680:	af00      	add	r7, sp, #0
 8006682:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006684:	bf00      	nop
 8006686:	370c      	adds	r7, #12
 8006688:	46bd      	mov	sp, r7
 800668a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668e:	4770      	bx	lr

08006690 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006690:	b480      	push	{r7}
 8006692:	b083      	sub	sp, #12
 8006694:	af00      	add	r7, sp, #0
 8006696:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006698:	bf00      	nop
 800669a:	370c      	adds	r7, #12
 800669c:	46bd      	mov	sp, r7
 800669e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a2:	4770      	bx	lr

080066a4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80066a4:	b580      	push	{r7, lr}
 80066a6:	b082      	sub	sp, #8
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d101      	bne.n	80066b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80066b2:	2301      	movs	r3, #1
 80066b4:	e042      	b.n	800673c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d106      	bne.n	80066ce <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2200      	movs	r2, #0
 80066c4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80066c8:	6878      	ldr	r0, [r7, #4]
 80066ca:	f7fb f959 	bl	8001980 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	2224      	movs	r2, #36	; 0x24
 80066d2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	681a      	ldr	r2, [r3, #0]
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f022 0201 	bic.w	r2, r2, #1
 80066e4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80066e6:	6878      	ldr	r0, [r7, #4]
 80066e8:	f000 f82c 	bl	8006744 <UART_SetConfig>
 80066ec:	4603      	mov	r3, r0
 80066ee:	2b01      	cmp	r3, #1
 80066f0:	d101      	bne.n	80066f6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80066f2:	2301      	movs	r3, #1
 80066f4:	e022      	b.n	800673c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d002      	beq.n	8006704 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80066fe:	6878      	ldr	r0, [r7, #4]
 8006700:	f000 fe7e 	bl	8007400 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	685a      	ldr	r2, [r3, #4]
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006712:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	689a      	ldr	r2, [r3, #8]
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006722:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	681a      	ldr	r2, [r3, #0]
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f042 0201 	orr.w	r2, r2, #1
 8006732:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006734:	6878      	ldr	r0, [r7, #4]
 8006736:	f000 ff05 	bl	8007544 <UART_CheckIdleState>
 800673a:	4603      	mov	r3, r0
}
 800673c:	4618      	mov	r0, r3
 800673e:	3708      	adds	r7, #8
 8006740:	46bd      	mov	sp, r7
 8006742:	bd80      	pop	{r7, pc}

08006744 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006744:	b5b0      	push	{r4, r5, r7, lr}
 8006746:	b08e      	sub	sp, #56	; 0x38
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800674c:	2300      	movs	r3, #0
 800674e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	689a      	ldr	r2, [r3, #8]
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	691b      	ldr	r3, [r3, #16]
 800675a:	431a      	orrs	r2, r3
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	695b      	ldr	r3, [r3, #20]
 8006760:	431a      	orrs	r2, r3
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	69db      	ldr	r3, [r3, #28]
 8006766:	4313      	orrs	r3, r2
 8006768:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	681a      	ldr	r2, [r3, #0]
 8006770:	4bbf      	ldr	r3, [pc, #764]	; (8006a70 <UART_SetConfig+0x32c>)
 8006772:	4013      	ands	r3, r2
 8006774:	687a      	ldr	r2, [r7, #4]
 8006776:	6812      	ldr	r2, [r2, #0]
 8006778:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800677a:	430b      	orrs	r3, r1
 800677c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	685b      	ldr	r3, [r3, #4]
 8006784:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	68da      	ldr	r2, [r3, #12]
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	430a      	orrs	r2, r1
 8006792:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	699b      	ldr	r3, [r3, #24]
 8006798:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	4ab5      	ldr	r2, [pc, #724]	; (8006a74 <UART_SetConfig+0x330>)
 80067a0:	4293      	cmp	r3, r2
 80067a2:	d004      	beq.n	80067ae <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	6a1b      	ldr	r3, [r3, #32]
 80067a8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80067aa:	4313      	orrs	r3, r2
 80067ac:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	689a      	ldr	r2, [r3, #8]
 80067b4:	4bb0      	ldr	r3, [pc, #704]	; (8006a78 <UART_SetConfig+0x334>)
 80067b6:	4013      	ands	r3, r2
 80067b8:	687a      	ldr	r2, [r7, #4]
 80067ba:	6812      	ldr	r2, [r2, #0]
 80067bc:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80067be:	430b      	orrs	r3, r1
 80067c0:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067c8:	f023 010f 	bic.w	r1, r3, #15
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	430a      	orrs	r2, r1
 80067d6:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	4aa7      	ldr	r2, [pc, #668]	; (8006a7c <UART_SetConfig+0x338>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d176      	bne.n	80068d0 <UART_SetConfig+0x18c>
 80067e2:	4ba7      	ldr	r3, [pc, #668]	; (8006a80 <UART_SetConfig+0x33c>)
 80067e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067e6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80067ea:	2b28      	cmp	r3, #40	; 0x28
 80067ec:	d86c      	bhi.n	80068c8 <UART_SetConfig+0x184>
 80067ee:	a201      	add	r2, pc, #4	; (adr r2, 80067f4 <UART_SetConfig+0xb0>)
 80067f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067f4:	08006899 	.word	0x08006899
 80067f8:	080068c9 	.word	0x080068c9
 80067fc:	080068c9 	.word	0x080068c9
 8006800:	080068c9 	.word	0x080068c9
 8006804:	080068c9 	.word	0x080068c9
 8006808:	080068c9 	.word	0x080068c9
 800680c:	080068c9 	.word	0x080068c9
 8006810:	080068c9 	.word	0x080068c9
 8006814:	080068a1 	.word	0x080068a1
 8006818:	080068c9 	.word	0x080068c9
 800681c:	080068c9 	.word	0x080068c9
 8006820:	080068c9 	.word	0x080068c9
 8006824:	080068c9 	.word	0x080068c9
 8006828:	080068c9 	.word	0x080068c9
 800682c:	080068c9 	.word	0x080068c9
 8006830:	080068c9 	.word	0x080068c9
 8006834:	080068a9 	.word	0x080068a9
 8006838:	080068c9 	.word	0x080068c9
 800683c:	080068c9 	.word	0x080068c9
 8006840:	080068c9 	.word	0x080068c9
 8006844:	080068c9 	.word	0x080068c9
 8006848:	080068c9 	.word	0x080068c9
 800684c:	080068c9 	.word	0x080068c9
 8006850:	080068c9 	.word	0x080068c9
 8006854:	080068b1 	.word	0x080068b1
 8006858:	080068c9 	.word	0x080068c9
 800685c:	080068c9 	.word	0x080068c9
 8006860:	080068c9 	.word	0x080068c9
 8006864:	080068c9 	.word	0x080068c9
 8006868:	080068c9 	.word	0x080068c9
 800686c:	080068c9 	.word	0x080068c9
 8006870:	080068c9 	.word	0x080068c9
 8006874:	080068b9 	.word	0x080068b9
 8006878:	080068c9 	.word	0x080068c9
 800687c:	080068c9 	.word	0x080068c9
 8006880:	080068c9 	.word	0x080068c9
 8006884:	080068c9 	.word	0x080068c9
 8006888:	080068c9 	.word	0x080068c9
 800688c:	080068c9 	.word	0x080068c9
 8006890:	080068c9 	.word	0x080068c9
 8006894:	080068c1 	.word	0x080068c1
 8006898:	2301      	movs	r3, #1
 800689a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800689e:	e326      	b.n	8006eee <UART_SetConfig+0x7aa>
 80068a0:	2304      	movs	r3, #4
 80068a2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80068a6:	e322      	b.n	8006eee <UART_SetConfig+0x7aa>
 80068a8:	2308      	movs	r3, #8
 80068aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80068ae:	e31e      	b.n	8006eee <UART_SetConfig+0x7aa>
 80068b0:	2310      	movs	r3, #16
 80068b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80068b6:	e31a      	b.n	8006eee <UART_SetConfig+0x7aa>
 80068b8:	2320      	movs	r3, #32
 80068ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80068be:	e316      	b.n	8006eee <UART_SetConfig+0x7aa>
 80068c0:	2340      	movs	r3, #64	; 0x40
 80068c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80068c6:	e312      	b.n	8006eee <UART_SetConfig+0x7aa>
 80068c8:	2380      	movs	r3, #128	; 0x80
 80068ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80068ce:	e30e      	b.n	8006eee <UART_SetConfig+0x7aa>
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	4a6b      	ldr	r2, [pc, #428]	; (8006a84 <UART_SetConfig+0x340>)
 80068d6:	4293      	cmp	r3, r2
 80068d8:	d130      	bne.n	800693c <UART_SetConfig+0x1f8>
 80068da:	4b69      	ldr	r3, [pc, #420]	; (8006a80 <UART_SetConfig+0x33c>)
 80068dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068de:	f003 0307 	and.w	r3, r3, #7
 80068e2:	2b05      	cmp	r3, #5
 80068e4:	d826      	bhi.n	8006934 <UART_SetConfig+0x1f0>
 80068e6:	a201      	add	r2, pc, #4	; (adr r2, 80068ec <UART_SetConfig+0x1a8>)
 80068e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068ec:	08006905 	.word	0x08006905
 80068f0:	0800690d 	.word	0x0800690d
 80068f4:	08006915 	.word	0x08006915
 80068f8:	0800691d 	.word	0x0800691d
 80068fc:	08006925 	.word	0x08006925
 8006900:	0800692d 	.word	0x0800692d
 8006904:	2300      	movs	r3, #0
 8006906:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800690a:	e2f0      	b.n	8006eee <UART_SetConfig+0x7aa>
 800690c:	2304      	movs	r3, #4
 800690e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006912:	e2ec      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006914:	2308      	movs	r3, #8
 8006916:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800691a:	e2e8      	b.n	8006eee <UART_SetConfig+0x7aa>
 800691c:	2310      	movs	r3, #16
 800691e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006922:	e2e4      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006924:	2320      	movs	r3, #32
 8006926:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800692a:	e2e0      	b.n	8006eee <UART_SetConfig+0x7aa>
 800692c:	2340      	movs	r3, #64	; 0x40
 800692e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006932:	e2dc      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006934:	2380      	movs	r3, #128	; 0x80
 8006936:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800693a:	e2d8      	b.n	8006eee <UART_SetConfig+0x7aa>
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	4a51      	ldr	r2, [pc, #324]	; (8006a88 <UART_SetConfig+0x344>)
 8006942:	4293      	cmp	r3, r2
 8006944:	d130      	bne.n	80069a8 <UART_SetConfig+0x264>
 8006946:	4b4e      	ldr	r3, [pc, #312]	; (8006a80 <UART_SetConfig+0x33c>)
 8006948:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800694a:	f003 0307 	and.w	r3, r3, #7
 800694e:	2b05      	cmp	r3, #5
 8006950:	d826      	bhi.n	80069a0 <UART_SetConfig+0x25c>
 8006952:	a201      	add	r2, pc, #4	; (adr r2, 8006958 <UART_SetConfig+0x214>)
 8006954:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006958:	08006971 	.word	0x08006971
 800695c:	08006979 	.word	0x08006979
 8006960:	08006981 	.word	0x08006981
 8006964:	08006989 	.word	0x08006989
 8006968:	08006991 	.word	0x08006991
 800696c:	08006999 	.word	0x08006999
 8006970:	2300      	movs	r3, #0
 8006972:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006976:	e2ba      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006978:	2304      	movs	r3, #4
 800697a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800697e:	e2b6      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006980:	2308      	movs	r3, #8
 8006982:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006986:	e2b2      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006988:	2310      	movs	r3, #16
 800698a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800698e:	e2ae      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006990:	2320      	movs	r3, #32
 8006992:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006996:	e2aa      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006998:	2340      	movs	r3, #64	; 0x40
 800699a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800699e:	e2a6      	b.n	8006eee <UART_SetConfig+0x7aa>
 80069a0:	2380      	movs	r3, #128	; 0x80
 80069a2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80069a6:	e2a2      	b.n	8006eee <UART_SetConfig+0x7aa>
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	4a37      	ldr	r2, [pc, #220]	; (8006a8c <UART_SetConfig+0x348>)
 80069ae:	4293      	cmp	r3, r2
 80069b0:	d130      	bne.n	8006a14 <UART_SetConfig+0x2d0>
 80069b2:	4b33      	ldr	r3, [pc, #204]	; (8006a80 <UART_SetConfig+0x33c>)
 80069b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80069b6:	f003 0307 	and.w	r3, r3, #7
 80069ba:	2b05      	cmp	r3, #5
 80069bc:	d826      	bhi.n	8006a0c <UART_SetConfig+0x2c8>
 80069be:	a201      	add	r2, pc, #4	; (adr r2, 80069c4 <UART_SetConfig+0x280>)
 80069c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069c4:	080069dd 	.word	0x080069dd
 80069c8:	080069e5 	.word	0x080069e5
 80069cc:	080069ed 	.word	0x080069ed
 80069d0:	080069f5 	.word	0x080069f5
 80069d4:	080069fd 	.word	0x080069fd
 80069d8:	08006a05 	.word	0x08006a05
 80069dc:	2300      	movs	r3, #0
 80069de:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80069e2:	e284      	b.n	8006eee <UART_SetConfig+0x7aa>
 80069e4:	2304      	movs	r3, #4
 80069e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80069ea:	e280      	b.n	8006eee <UART_SetConfig+0x7aa>
 80069ec:	2308      	movs	r3, #8
 80069ee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80069f2:	e27c      	b.n	8006eee <UART_SetConfig+0x7aa>
 80069f4:	2310      	movs	r3, #16
 80069f6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80069fa:	e278      	b.n	8006eee <UART_SetConfig+0x7aa>
 80069fc:	2320      	movs	r3, #32
 80069fe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006a02:	e274      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006a04:	2340      	movs	r3, #64	; 0x40
 8006a06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006a0a:	e270      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006a0c:	2380      	movs	r3, #128	; 0x80
 8006a0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006a12:	e26c      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	4a1d      	ldr	r2, [pc, #116]	; (8006a90 <UART_SetConfig+0x34c>)
 8006a1a:	4293      	cmp	r3, r2
 8006a1c:	d142      	bne.n	8006aa4 <UART_SetConfig+0x360>
 8006a1e:	4b18      	ldr	r3, [pc, #96]	; (8006a80 <UART_SetConfig+0x33c>)
 8006a20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a22:	f003 0307 	and.w	r3, r3, #7
 8006a26:	2b05      	cmp	r3, #5
 8006a28:	d838      	bhi.n	8006a9c <UART_SetConfig+0x358>
 8006a2a:	a201      	add	r2, pc, #4	; (adr r2, 8006a30 <UART_SetConfig+0x2ec>)
 8006a2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a30:	08006a49 	.word	0x08006a49
 8006a34:	08006a51 	.word	0x08006a51
 8006a38:	08006a59 	.word	0x08006a59
 8006a3c:	08006a61 	.word	0x08006a61
 8006a40:	08006a69 	.word	0x08006a69
 8006a44:	08006a95 	.word	0x08006a95
 8006a48:	2300      	movs	r3, #0
 8006a4a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006a4e:	e24e      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006a50:	2304      	movs	r3, #4
 8006a52:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006a56:	e24a      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006a58:	2308      	movs	r3, #8
 8006a5a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006a5e:	e246      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006a60:	2310      	movs	r3, #16
 8006a62:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006a66:	e242      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006a68:	2320      	movs	r3, #32
 8006a6a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006a6e:	e23e      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006a70:	cfff69f3 	.word	0xcfff69f3
 8006a74:	58000c00 	.word	0x58000c00
 8006a78:	11fff4ff 	.word	0x11fff4ff
 8006a7c:	40011000 	.word	0x40011000
 8006a80:	58024400 	.word	0x58024400
 8006a84:	40004400 	.word	0x40004400
 8006a88:	40004800 	.word	0x40004800
 8006a8c:	40004c00 	.word	0x40004c00
 8006a90:	40005000 	.word	0x40005000
 8006a94:	2340      	movs	r3, #64	; 0x40
 8006a96:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006a9a:	e228      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006a9c:	2380      	movs	r3, #128	; 0x80
 8006a9e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006aa2:	e224      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	4ab1      	ldr	r2, [pc, #708]	; (8006d70 <UART_SetConfig+0x62c>)
 8006aaa:	4293      	cmp	r3, r2
 8006aac:	d176      	bne.n	8006b9c <UART_SetConfig+0x458>
 8006aae:	4bb1      	ldr	r3, [pc, #708]	; (8006d74 <UART_SetConfig+0x630>)
 8006ab0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ab2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006ab6:	2b28      	cmp	r3, #40	; 0x28
 8006ab8:	d86c      	bhi.n	8006b94 <UART_SetConfig+0x450>
 8006aba:	a201      	add	r2, pc, #4	; (adr r2, 8006ac0 <UART_SetConfig+0x37c>)
 8006abc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ac0:	08006b65 	.word	0x08006b65
 8006ac4:	08006b95 	.word	0x08006b95
 8006ac8:	08006b95 	.word	0x08006b95
 8006acc:	08006b95 	.word	0x08006b95
 8006ad0:	08006b95 	.word	0x08006b95
 8006ad4:	08006b95 	.word	0x08006b95
 8006ad8:	08006b95 	.word	0x08006b95
 8006adc:	08006b95 	.word	0x08006b95
 8006ae0:	08006b6d 	.word	0x08006b6d
 8006ae4:	08006b95 	.word	0x08006b95
 8006ae8:	08006b95 	.word	0x08006b95
 8006aec:	08006b95 	.word	0x08006b95
 8006af0:	08006b95 	.word	0x08006b95
 8006af4:	08006b95 	.word	0x08006b95
 8006af8:	08006b95 	.word	0x08006b95
 8006afc:	08006b95 	.word	0x08006b95
 8006b00:	08006b75 	.word	0x08006b75
 8006b04:	08006b95 	.word	0x08006b95
 8006b08:	08006b95 	.word	0x08006b95
 8006b0c:	08006b95 	.word	0x08006b95
 8006b10:	08006b95 	.word	0x08006b95
 8006b14:	08006b95 	.word	0x08006b95
 8006b18:	08006b95 	.word	0x08006b95
 8006b1c:	08006b95 	.word	0x08006b95
 8006b20:	08006b7d 	.word	0x08006b7d
 8006b24:	08006b95 	.word	0x08006b95
 8006b28:	08006b95 	.word	0x08006b95
 8006b2c:	08006b95 	.word	0x08006b95
 8006b30:	08006b95 	.word	0x08006b95
 8006b34:	08006b95 	.word	0x08006b95
 8006b38:	08006b95 	.word	0x08006b95
 8006b3c:	08006b95 	.word	0x08006b95
 8006b40:	08006b85 	.word	0x08006b85
 8006b44:	08006b95 	.word	0x08006b95
 8006b48:	08006b95 	.word	0x08006b95
 8006b4c:	08006b95 	.word	0x08006b95
 8006b50:	08006b95 	.word	0x08006b95
 8006b54:	08006b95 	.word	0x08006b95
 8006b58:	08006b95 	.word	0x08006b95
 8006b5c:	08006b95 	.word	0x08006b95
 8006b60:	08006b8d 	.word	0x08006b8d
 8006b64:	2301      	movs	r3, #1
 8006b66:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006b6a:	e1c0      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006b6c:	2304      	movs	r3, #4
 8006b6e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006b72:	e1bc      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006b74:	2308      	movs	r3, #8
 8006b76:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006b7a:	e1b8      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006b7c:	2310      	movs	r3, #16
 8006b7e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006b82:	e1b4      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006b84:	2320      	movs	r3, #32
 8006b86:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006b8a:	e1b0      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006b8c:	2340      	movs	r3, #64	; 0x40
 8006b8e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006b92:	e1ac      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006b94:	2380      	movs	r3, #128	; 0x80
 8006b96:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006b9a:	e1a8      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	4a75      	ldr	r2, [pc, #468]	; (8006d78 <UART_SetConfig+0x634>)
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d130      	bne.n	8006c08 <UART_SetConfig+0x4c4>
 8006ba6:	4b73      	ldr	r3, [pc, #460]	; (8006d74 <UART_SetConfig+0x630>)
 8006ba8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006baa:	f003 0307 	and.w	r3, r3, #7
 8006bae:	2b05      	cmp	r3, #5
 8006bb0:	d826      	bhi.n	8006c00 <UART_SetConfig+0x4bc>
 8006bb2:	a201      	add	r2, pc, #4	; (adr r2, 8006bb8 <UART_SetConfig+0x474>)
 8006bb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bb8:	08006bd1 	.word	0x08006bd1
 8006bbc:	08006bd9 	.word	0x08006bd9
 8006bc0:	08006be1 	.word	0x08006be1
 8006bc4:	08006be9 	.word	0x08006be9
 8006bc8:	08006bf1 	.word	0x08006bf1
 8006bcc:	08006bf9 	.word	0x08006bf9
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006bd6:	e18a      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006bd8:	2304      	movs	r3, #4
 8006bda:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006bde:	e186      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006be0:	2308      	movs	r3, #8
 8006be2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006be6:	e182      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006be8:	2310      	movs	r3, #16
 8006bea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006bee:	e17e      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006bf0:	2320      	movs	r3, #32
 8006bf2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006bf6:	e17a      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006bf8:	2340      	movs	r3, #64	; 0x40
 8006bfa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006bfe:	e176      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006c00:	2380      	movs	r3, #128	; 0x80
 8006c02:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006c06:	e172      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	4a5b      	ldr	r2, [pc, #364]	; (8006d7c <UART_SetConfig+0x638>)
 8006c0e:	4293      	cmp	r3, r2
 8006c10:	d130      	bne.n	8006c74 <UART_SetConfig+0x530>
 8006c12:	4b58      	ldr	r3, [pc, #352]	; (8006d74 <UART_SetConfig+0x630>)
 8006c14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c16:	f003 0307 	and.w	r3, r3, #7
 8006c1a:	2b05      	cmp	r3, #5
 8006c1c:	d826      	bhi.n	8006c6c <UART_SetConfig+0x528>
 8006c1e:	a201      	add	r2, pc, #4	; (adr r2, 8006c24 <UART_SetConfig+0x4e0>)
 8006c20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c24:	08006c3d 	.word	0x08006c3d
 8006c28:	08006c45 	.word	0x08006c45
 8006c2c:	08006c4d 	.word	0x08006c4d
 8006c30:	08006c55 	.word	0x08006c55
 8006c34:	08006c5d 	.word	0x08006c5d
 8006c38:	08006c65 	.word	0x08006c65
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006c42:	e154      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006c44:	2304      	movs	r3, #4
 8006c46:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006c4a:	e150      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006c4c:	2308      	movs	r3, #8
 8006c4e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006c52:	e14c      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006c54:	2310      	movs	r3, #16
 8006c56:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006c5a:	e148      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006c5c:	2320      	movs	r3, #32
 8006c5e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006c62:	e144      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006c64:	2340      	movs	r3, #64	; 0x40
 8006c66:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006c6a:	e140      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006c6c:	2380      	movs	r3, #128	; 0x80
 8006c6e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006c72:	e13c      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	4a41      	ldr	r2, [pc, #260]	; (8006d80 <UART_SetConfig+0x63c>)
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	f040 8082 	bne.w	8006d84 <UART_SetConfig+0x640>
 8006c80:	4b3c      	ldr	r3, [pc, #240]	; (8006d74 <UART_SetConfig+0x630>)
 8006c82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c84:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006c88:	2b28      	cmp	r3, #40	; 0x28
 8006c8a:	d86d      	bhi.n	8006d68 <UART_SetConfig+0x624>
 8006c8c:	a201      	add	r2, pc, #4	; (adr r2, 8006c94 <UART_SetConfig+0x550>)
 8006c8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c92:	bf00      	nop
 8006c94:	08006d39 	.word	0x08006d39
 8006c98:	08006d69 	.word	0x08006d69
 8006c9c:	08006d69 	.word	0x08006d69
 8006ca0:	08006d69 	.word	0x08006d69
 8006ca4:	08006d69 	.word	0x08006d69
 8006ca8:	08006d69 	.word	0x08006d69
 8006cac:	08006d69 	.word	0x08006d69
 8006cb0:	08006d69 	.word	0x08006d69
 8006cb4:	08006d41 	.word	0x08006d41
 8006cb8:	08006d69 	.word	0x08006d69
 8006cbc:	08006d69 	.word	0x08006d69
 8006cc0:	08006d69 	.word	0x08006d69
 8006cc4:	08006d69 	.word	0x08006d69
 8006cc8:	08006d69 	.word	0x08006d69
 8006ccc:	08006d69 	.word	0x08006d69
 8006cd0:	08006d69 	.word	0x08006d69
 8006cd4:	08006d49 	.word	0x08006d49
 8006cd8:	08006d69 	.word	0x08006d69
 8006cdc:	08006d69 	.word	0x08006d69
 8006ce0:	08006d69 	.word	0x08006d69
 8006ce4:	08006d69 	.word	0x08006d69
 8006ce8:	08006d69 	.word	0x08006d69
 8006cec:	08006d69 	.word	0x08006d69
 8006cf0:	08006d69 	.word	0x08006d69
 8006cf4:	08006d51 	.word	0x08006d51
 8006cf8:	08006d69 	.word	0x08006d69
 8006cfc:	08006d69 	.word	0x08006d69
 8006d00:	08006d69 	.word	0x08006d69
 8006d04:	08006d69 	.word	0x08006d69
 8006d08:	08006d69 	.word	0x08006d69
 8006d0c:	08006d69 	.word	0x08006d69
 8006d10:	08006d69 	.word	0x08006d69
 8006d14:	08006d59 	.word	0x08006d59
 8006d18:	08006d69 	.word	0x08006d69
 8006d1c:	08006d69 	.word	0x08006d69
 8006d20:	08006d69 	.word	0x08006d69
 8006d24:	08006d69 	.word	0x08006d69
 8006d28:	08006d69 	.word	0x08006d69
 8006d2c:	08006d69 	.word	0x08006d69
 8006d30:	08006d69 	.word	0x08006d69
 8006d34:	08006d61 	.word	0x08006d61
 8006d38:	2301      	movs	r3, #1
 8006d3a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006d3e:	e0d6      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006d40:	2304      	movs	r3, #4
 8006d42:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006d46:	e0d2      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006d48:	2308      	movs	r3, #8
 8006d4a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006d4e:	e0ce      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006d50:	2310      	movs	r3, #16
 8006d52:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006d56:	e0ca      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006d58:	2320      	movs	r3, #32
 8006d5a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006d5e:	e0c6      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006d60:	2340      	movs	r3, #64	; 0x40
 8006d62:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006d66:	e0c2      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006d68:	2380      	movs	r3, #128	; 0x80
 8006d6a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006d6e:	e0be      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006d70:	40011400 	.word	0x40011400
 8006d74:	58024400 	.word	0x58024400
 8006d78:	40007800 	.word	0x40007800
 8006d7c:	40007c00 	.word	0x40007c00
 8006d80:	40011800 	.word	0x40011800
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	4aad      	ldr	r2, [pc, #692]	; (8007040 <UART_SetConfig+0x8fc>)
 8006d8a:	4293      	cmp	r3, r2
 8006d8c:	d176      	bne.n	8006e7c <UART_SetConfig+0x738>
 8006d8e:	4bad      	ldr	r3, [pc, #692]	; (8007044 <UART_SetConfig+0x900>)
 8006d90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d92:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006d96:	2b28      	cmp	r3, #40	; 0x28
 8006d98:	d86c      	bhi.n	8006e74 <UART_SetConfig+0x730>
 8006d9a:	a201      	add	r2, pc, #4	; (adr r2, 8006da0 <UART_SetConfig+0x65c>)
 8006d9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006da0:	08006e45 	.word	0x08006e45
 8006da4:	08006e75 	.word	0x08006e75
 8006da8:	08006e75 	.word	0x08006e75
 8006dac:	08006e75 	.word	0x08006e75
 8006db0:	08006e75 	.word	0x08006e75
 8006db4:	08006e75 	.word	0x08006e75
 8006db8:	08006e75 	.word	0x08006e75
 8006dbc:	08006e75 	.word	0x08006e75
 8006dc0:	08006e4d 	.word	0x08006e4d
 8006dc4:	08006e75 	.word	0x08006e75
 8006dc8:	08006e75 	.word	0x08006e75
 8006dcc:	08006e75 	.word	0x08006e75
 8006dd0:	08006e75 	.word	0x08006e75
 8006dd4:	08006e75 	.word	0x08006e75
 8006dd8:	08006e75 	.word	0x08006e75
 8006ddc:	08006e75 	.word	0x08006e75
 8006de0:	08006e55 	.word	0x08006e55
 8006de4:	08006e75 	.word	0x08006e75
 8006de8:	08006e75 	.word	0x08006e75
 8006dec:	08006e75 	.word	0x08006e75
 8006df0:	08006e75 	.word	0x08006e75
 8006df4:	08006e75 	.word	0x08006e75
 8006df8:	08006e75 	.word	0x08006e75
 8006dfc:	08006e75 	.word	0x08006e75
 8006e00:	08006e5d 	.word	0x08006e5d
 8006e04:	08006e75 	.word	0x08006e75
 8006e08:	08006e75 	.word	0x08006e75
 8006e0c:	08006e75 	.word	0x08006e75
 8006e10:	08006e75 	.word	0x08006e75
 8006e14:	08006e75 	.word	0x08006e75
 8006e18:	08006e75 	.word	0x08006e75
 8006e1c:	08006e75 	.word	0x08006e75
 8006e20:	08006e65 	.word	0x08006e65
 8006e24:	08006e75 	.word	0x08006e75
 8006e28:	08006e75 	.word	0x08006e75
 8006e2c:	08006e75 	.word	0x08006e75
 8006e30:	08006e75 	.word	0x08006e75
 8006e34:	08006e75 	.word	0x08006e75
 8006e38:	08006e75 	.word	0x08006e75
 8006e3c:	08006e75 	.word	0x08006e75
 8006e40:	08006e6d 	.word	0x08006e6d
 8006e44:	2301      	movs	r3, #1
 8006e46:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006e4a:	e050      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006e4c:	2304      	movs	r3, #4
 8006e4e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006e52:	e04c      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006e54:	2308      	movs	r3, #8
 8006e56:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006e5a:	e048      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006e5c:	2310      	movs	r3, #16
 8006e5e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006e62:	e044      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006e64:	2320      	movs	r3, #32
 8006e66:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006e6a:	e040      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006e6c:	2340      	movs	r3, #64	; 0x40
 8006e6e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006e72:	e03c      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006e74:	2380      	movs	r3, #128	; 0x80
 8006e76:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006e7a:	e038      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	4a71      	ldr	r2, [pc, #452]	; (8007048 <UART_SetConfig+0x904>)
 8006e82:	4293      	cmp	r3, r2
 8006e84:	d130      	bne.n	8006ee8 <UART_SetConfig+0x7a4>
 8006e86:	4b6f      	ldr	r3, [pc, #444]	; (8007044 <UART_SetConfig+0x900>)
 8006e88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e8a:	f003 0307 	and.w	r3, r3, #7
 8006e8e:	2b05      	cmp	r3, #5
 8006e90:	d826      	bhi.n	8006ee0 <UART_SetConfig+0x79c>
 8006e92:	a201      	add	r2, pc, #4	; (adr r2, 8006e98 <UART_SetConfig+0x754>)
 8006e94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e98:	08006eb1 	.word	0x08006eb1
 8006e9c:	08006eb9 	.word	0x08006eb9
 8006ea0:	08006ec1 	.word	0x08006ec1
 8006ea4:	08006ec9 	.word	0x08006ec9
 8006ea8:	08006ed1 	.word	0x08006ed1
 8006eac:	08006ed9 	.word	0x08006ed9
 8006eb0:	2302      	movs	r3, #2
 8006eb2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006eb6:	e01a      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006eb8:	2304      	movs	r3, #4
 8006eba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006ebe:	e016      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006ec0:	2308      	movs	r3, #8
 8006ec2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006ec6:	e012      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006ec8:	2310      	movs	r3, #16
 8006eca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006ece:	e00e      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006ed0:	2320      	movs	r3, #32
 8006ed2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006ed6:	e00a      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006ed8:	2340      	movs	r3, #64	; 0x40
 8006eda:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006ede:	e006      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006ee0:	2380      	movs	r3, #128	; 0x80
 8006ee2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006ee6:	e002      	b.n	8006eee <UART_SetConfig+0x7aa>
 8006ee8:	2380      	movs	r3, #128	; 0x80
 8006eea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	4a55      	ldr	r2, [pc, #340]	; (8007048 <UART_SetConfig+0x904>)
 8006ef4:	4293      	cmp	r3, r2
 8006ef6:	f040 80f0 	bne.w	80070da <UART_SetConfig+0x996>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006efa:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8006efe:	2b20      	cmp	r3, #32
 8006f00:	dc46      	bgt.n	8006f90 <UART_SetConfig+0x84c>
 8006f02:	2b02      	cmp	r3, #2
 8006f04:	db75      	blt.n	8006ff2 <UART_SetConfig+0x8ae>
 8006f06:	3b02      	subs	r3, #2
 8006f08:	2b1e      	cmp	r3, #30
 8006f0a:	d872      	bhi.n	8006ff2 <UART_SetConfig+0x8ae>
 8006f0c:	a201      	add	r2, pc, #4	; (adr r2, 8006f14 <UART_SetConfig+0x7d0>)
 8006f0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f12:	bf00      	nop
 8006f14:	08006f97 	.word	0x08006f97
 8006f18:	08006ff3 	.word	0x08006ff3
 8006f1c:	08006f9f 	.word	0x08006f9f
 8006f20:	08006ff3 	.word	0x08006ff3
 8006f24:	08006ff3 	.word	0x08006ff3
 8006f28:	08006ff3 	.word	0x08006ff3
 8006f2c:	08006faf 	.word	0x08006faf
 8006f30:	08006ff3 	.word	0x08006ff3
 8006f34:	08006ff3 	.word	0x08006ff3
 8006f38:	08006ff3 	.word	0x08006ff3
 8006f3c:	08006ff3 	.word	0x08006ff3
 8006f40:	08006ff3 	.word	0x08006ff3
 8006f44:	08006ff3 	.word	0x08006ff3
 8006f48:	08006ff3 	.word	0x08006ff3
 8006f4c:	08006fbf 	.word	0x08006fbf
 8006f50:	08006ff3 	.word	0x08006ff3
 8006f54:	08006ff3 	.word	0x08006ff3
 8006f58:	08006ff3 	.word	0x08006ff3
 8006f5c:	08006ff3 	.word	0x08006ff3
 8006f60:	08006ff3 	.word	0x08006ff3
 8006f64:	08006ff3 	.word	0x08006ff3
 8006f68:	08006ff3 	.word	0x08006ff3
 8006f6c:	08006ff3 	.word	0x08006ff3
 8006f70:	08006ff3 	.word	0x08006ff3
 8006f74:	08006ff3 	.word	0x08006ff3
 8006f78:	08006ff3 	.word	0x08006ff3
 8006f7c:	08006ff3 	.word	0x08006ff3
 8006f80:	08006ff3 	.word	0x08006ff3
 8006f84:	08006ff3 	.word	0x08006ff3
 8006f88:	08006ff3 	.word	0x08006ff3
 8006f8c:	08006fe5 	.word	0x08006fe5
 8006f90:	2b40      	cmp	r3, #64	; 0x40
 8006f92:	d02a      	beq.n	8006fea <UART_SetConfig+0x8a6>
 8006f94:	e02d      	b.n	8006ff2 <UART_SetConfig+0x8ae>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8006f96:	f7fd f83f 	bl	8004018 <HAL_RCCEx_GetD3PCLK1Freq>
 8006f9a:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8006f9c:	e02f      	b.n	8006ffe <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006f9e:	f107 0314 	add.w	r3, r7, #20
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	f7fd f84e 	bl	8004044 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006fa8:	69bb      	ldr	r3, [r7, #24]
 8006faa:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006fac:	e027      	b.n	8006ffe <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006fae:	f107 0308 	add.w	r3, r7, #8
 8006fb2:	4618      	mov	r0, r3
 8006fb4:	f7fd f99a 	bl	80042ec <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006fbc:	e01f      	b.n	8006ffe <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006fbe:	4b21      	ldr	r3, [pc, #132]	; (8007044 <UART_SetConfig+0x900>)
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	f003 0320 	and.w	r3, r3, #32
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d009      	beq.n	8006fde <UART_SetConfig+0x89a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006fca:	4b1e      	ldr	r3, [pc, #120]	; (8007044 <UART_SetConfig+0x900>)
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	08db      	lsrs	r3, r3, #3
 8006fd0:	f003 0303 	and.w	r3, r3, #3
 8006fd4:	4a1d      	ldr	r2, [pc, #116]	; (800704c <UART_SetConfig+0x908>)
 8006fd6:	fa22 f303 	lsr.w	r3, r2, r3
 8006fda:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006fdc:	e00f      	b.n	8006ffe <UART_SetConfig+0x8ba>
          pclk = (uint32_t) HSI_VALUE;
 8006fde:	4b1b      	ldr	r3, [pc, #108]	; (800704c <UART_SetConfig+0x908>)
 8006fe0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006fe2:	e00c      	b.n	8006ffe <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006fe4:	4b1a      	ldr	r3, [pc, #104]	; (8007050 <UART_SetConfig+0x90c>)
 8006fe6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006fe8:	e009      	b.n	8006ffe <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006fea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006fee:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006ff0:	e005      	b.n	8006ffe <UART_SetConfig+0x8ba>
      default:
        pclk = 0U;
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8006ff6:	2301      	movs	r3, #1
 8006ff8:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8006ffc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006ffe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007000:	2b00      	cmp	r3, #0
 8007002:	f000 81e6 	beq.w	80073d2 <UART_SetConfig+0xc8e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800700a:	4a12      	ldr	r2, [pc, #72]	; (8007054 <UART_SetConfig+0x910>)
 800700c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007010:	461a      	mov	r2, r3
 8007012:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007014:	fbb3 f3f2 	udiv	r3, r3, r2
 8007018:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	685a      	ldr	r2, [r3, #4]
 800701e:	4613      	mov	r3, r2
 8007020:	005b      	lsls	r3, r3, #1
 8007022:	4413      	add	r3, r2
 8007024:	6a3a      	ldr	r2, [r7, #32]
 8007026:	429a      	cmp	r2, r3
 8007028:	d305      	bcc.n	8007036 <UART_SetConfig+0x8f2>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	685b      	ldr	r3, [r3, #4]
 800702e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007030:	6a3a      	ldr	r2, [r7, #32]
 8007032:	429a      	cmp	r2, r3
 8007034:	d910      	bls.n	8007058 <UART_SetConfig+0x914>
      {
        ret = HAL_ERROR;
 8007036:	2301      	movs	r3, #1
 8007038:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800703c:	e1c9      	b.n	80073d2 <UART_SetConfig+0xc8e>
 800703e:	bf00      	nop
 8007040:	40011c00 	.word	0x40011c00
 8007044:	58024400 	.word	0x58024400
 8007048:	58000c00 	.word	0x58000c00
 800704c:	03d09000 	.word	0x03d09000
 8007050:	003d0900 	.word	0x003d0900
 8007054:	080079f0 	.word	0x080079f0
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007058:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800705a:	4618      	mov	r0, r3
 800705c:	f04f 0100 	mov.w	r1, #0
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007064:	4ac1      	ldr	r2, [pc, #772]	; (800736c <UART_SetConfig+0xc28>)
 8007066:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800706a:	b29a      	uxth	r2, r3
 800706c:	f04f 0300 	mov.w	r3, #0
 8007070:	f7f9 f94e 	bl	8000310 <__aeabi_uldivmod>
 8007074:	4602      	mov	r2, r0
 8007076:	460b      	mov	r3, r1
 8007078:	4610      	mov	r0, r2
 800707a:	4619      	mov	r1, r3
 800707c:	f04f 0200 	mov.w	r2, #0
 8007080:	f04f 0300 	mov.w	r3, #0
 8007084:	020b      	lsls	r3, r1, #8
 8007086:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800708a:	0202      	lsls	r2, r0, #8
 800708c:	6879      	ldr	r1, [r7, #4]
 800708e:	6849      	ldr	r1, [r1, #4]
 8007090:	0849      	lsrs	r1, r1, #1
 8007092:	4608      	mov	r0, r1
 8007094:	f04f 0100 	mov.w	r1, #0
 8007098:	1814      	adds	r4, r2, r0
 800709a:	eb43 0501 	adc.w	r5, r3, r1
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	685b      	ldr	r3, [r3, #4]
 80070a2:	461a      	mov	r2, r3
 80070a4:	f04f 0300 	mov.w	r3, #0
 80070a8:	4620      	mov	r0, r4
 80070aa:	4629      	mov	r1, r5
 80070ac:	f7f9 f930 	bl	8000310 <__aeabi_uldivmod>
 80070b0:	4602      	mov	r2, r0
 80070b2:	460b      	mov	r3, r1
 80070b4:	4613      	mov	r3, r2
 80070b6:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80070b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070ba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80070be:	d308      	bcc.n	80070d2 <UART_SetConfig+0x98e>
 80070c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070c2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80070c6:	d204      	bcs.n	80070d2 <UART_SetConfig+0x98e>
        {
          huart->Instance->BRR = usartdiv;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80070ce:	60da      	str	r2, [r3, #12]
 80070d0:	e17f      	b.n	80073d2 <UART_SetConfig+0xc8e>
        }
        else
        {
          ret = HAL_ERROR;
 80070d2:	2301      	movs	r3, #1
 80070d4:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 80070d8:	e17b      	b.n	80073d2 <UART_SetConfig+0xc8e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	69db      	ldr	r3, [r3, #28]
 80070de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80070e2:	f040 80bd 	bne.w	8007260 <UART_SetConfig+0xb1c>
  {
    switch (clocksource)
 80070e6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80070ea:	2b20      	cmp	r3, #32
 80070ec:	dc48      	bgt.n	8007180 <UART_SetConfig+0xa3c>
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	db7b      	blt.n	80071ea <UART_SetConfig+0xaa6>
 80070f2:	2b20      	cmp	r3, #32
 80070f4:	d879      	bhi.n	80071ea <UART_SetConfig+0xaa6>
 80070f6:	a201      	add	r2, pc, #4	; (adr r2, 80070fc <UART_SetConfig+0x9b8>)
 80070f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070fc:	08007187 	.word	0x08007187
 8007100:	0800718f 	.word	0x0800718f
 8007104:	080071eb 	.word	0x080071eb
 8007108:	080071eb 	.word	0x080071eb
 800710c:	08007197 	.word	0x08007197
 8007110:	080071eb 	.word	0x080071eb
 8007114:	080071eb 	.word	0x080071eb
 8007118:	080071eb 	.word	0x080071eb
 800711c:	080071a7 	.word	0x080071a7
 8007120:	080071eb 	.word	0x080071eb
 8007124:	080071eb 	.word	0x080071eb
 8007128:	080071eb 	.word	0x080071eb
 800712c:	080071eb 	.word	0x080071eb
 8007130:	080071eb 	.word	0x080071eb
 8007134:	080071eb 	.word	0x080071eb
 8007138:	080071eb 	.word	0x080071eb
 800713c:	080071b7 	.word	0x080071b7
 8007140:	080071eb 	.word	0x080071eb
 8007144:	080071eb 	.word	0x080071eb
 8007148:	080071eb 	.word	0x080071eb
 800714c:	080071eb 	.word	0x080071eb
 8007150:	080071eb 	.word	0x080071eb
 8007154:	080071eb 	.word	0x080071eb
 8007158:	080071eb 	.word	0x080071eb
 800715c:	080071eb 	.word	0x080071eb
 8007160:	080071eb 	.word	0x080071eb
 8007164:	080071eb 	.word	0x080071eb
 8007168:	080071eb 	.word	0x080071eb
 800716c:	080071eb 	.word	0x080071eb
 8007170:	080071eb 	.word	0x080071eb
 8007174:	080071eb 	.word	0x080071eb
 8007178:	080071eb 	.word	0x080071eb
 800717c:	080071dd 	.word	0x080071dd
 8007180:	2b40      	cmp	r3, #64	; 0x40
 8007182:	d02e      	beq.n	80071e2 <UART_SetConfig+0xa9e>
 8007184:	e031      	b.n	80071ea <UART_SetConfig+0xaa6>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007186:	f7fc f821 	bl	80031cc <HAL_RCC_GetPCLK1Freq>
 800718a:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800718c:	e033      	b.n	80071f6 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800718e:	f7fc f833 	bl	80031f8 <HAL_RCC_GetPCLK2Freq>
 8007192:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8007194:	e02f      	b.n	80071f6 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007196:	f107 0314 	add.w	r3, r7, #20
 800719a:	4618      	mov	r0, r3
 800719c:	f7fc ff52 	bl	8004044 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80071a0:	69bb      	ldr	r3, [r7, #24]
 80071a2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80071a4:	e027      	b.n	80071f6 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80071a6:	f107 0308 	add.w	r3, r7, #8
 80071aa:	4618      	mov	r0, r3
 80071ac:	f7fd f89e 	bl	80042ec <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80071b4:	e01f      	b.n	80071f6 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80071b6:	4b6e      	ldr	r3, [pc, #440]	; (8007370 <UART_SetConfig+0xc2c>)
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	f003 0320 	and.w	r3, r3, #32
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d009      	beq.n	80071d6 <UART_SetConfig+0xa92>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80071c2:	4b6b      	ldr	r3, [pc, #428]	; (8007370 <UART_SetConfig+0xc2c>)
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	08db      	lsrs	r3, r3, #3
 80071c8:	f003 0303 	and.w	r3, r3, #3
 80071cc:	4a69      	ldr	r2, [pc, #420]	; (8007374 <UART_SetConfig+0xc30>)
 80071ce:	fa22 f303 	lsr.w	r3, r2, r3
 80071d2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80071d4:	e00f      	b.n	80071f6 <UART_SetConfig+0xab2>
          pclk = (uint32_t) HSI_VALUE;
 80071d6:	4b67      	ldr	r3, [pc, #412]	; (8007374 <UART_SetConfig+0xc30>)
 80071d8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80071da:	e00c      	b.n	80071f6 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80071dc:	4b66      	ldr	r3, [pc, #408]	; (8007378 <UART_SetConfig+0xc34>)
 80071de:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80071e0:	e009      	b.n	80071f6 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80071e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80071e6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80071e8:	e005      	b.n	80071f6 <UART_SetConfig+0xab2>
      default:
        pclk = 0U;
 80071ea:	2300      	movs	r3, #0
 80071ec:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80071ee:	2301      	movs	r3, #1
 80071f0:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 80071f4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80071f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	f000 80ea 	beq.w	80073d2 <UART_SetConfig+0xc8e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007202:	4a5a      	ldr	r2, [pc, #360]	; (800736c <UART_SetConfig+0xc28>)
 8007204:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007208:	461a      	mov	r2, r3
 800720a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800720c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007210:	005a      	lsls	r2, r3, #1
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	685b      	ldr	r3, [r3, #4]
 8007216:	085b      	lsrs	r3, r3, #1
 8007218:	441a      	add	r2, r3
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	685b      	ldr	r3, [r3, #4]
 800721e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007222:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007224:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007226:	2b0f      	cmp	r3, #15
 8007228:	d916      	bls.n	8007258 <UART_SetConfig+0xb14>
 800722a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800722c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007230:	d212      	bcs.n	8007258 <UART_SetConfig+0xb14>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007232:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007234:	b29b      	uxth	r3, r3
 8007236:	f023 030f 	bic.w	r3, r3, #15
 800723a:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800723c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800723e:	085b      	lsrs	r3, r3, #1
 8007240:	b29b      	uxth	r3, r3
 8007242:	f003 0307 	and.w	r3, r3, #7
 8007246:	b29a      	uxth	r2, r3
 8007248:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800724a:	4313      	orrs	r3, r2
 800724c:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8007254:	60da      	str	r2, [r3, #12]
 8007256:	e0bc      	b.n	80073d2 <UART_SetConfig+0xc8e>
      }
      else
      {
        ret = HAL_ERROR;
 8007258:	2301      	movs	r3, #1
 800725a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800725e:	e0b8      	b.n	80073d2 <UART_SetConfig+0xc8e>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007260:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8007264:	2b20      	cmp	r3, #32
 8007266:	dc4b      	bgt.n	8007300 <UART_SetConfig+0xbbc>
 8007268:	2b00      	cmp	r3, #0
 800726a:	f2c0 8087 	blt.w	800737c <UART_SetConfig+0xc38>
 800726e:	2b20      	cmp	r3, #32
 8007270:	f200 8084 	bhi.w	800737c <UART_SetConfig+0xc38>
 8007274:	a201      	add	r2, pc, #4	; (adr r2, 800727c <UART_SetConfig+0xb38>)
 8007276:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800727a:	bf00      	nop
 800727c:	08007307 	.word	0x08007307
 8007280:	0800730f 	.word	0x0800730f
 8007284:	0800737d 	.word	0x0800737d
 8007288:	0800737d 	.word	0x0800737d
 800728c:	08007317 	.word	0x08007317
 8007290:	0800737d 	.word	0x0800737d
 8007294:	0800737d 	.word	0x0800737d
 8007298:	0800737d 	.word	0x0800737d
 800729c:	08007327 	.word	0x08007327
 80072a0:	0800737d 	.word	0x0800737d
 80072a4:	0800737d 	.word	0x0800737d
 80072a8:	0800737d 	.word	0x0800737d
 80072ac:	0800737d 	.word	0x0800737d
 80072b0:	0800737d 	.word	0x0800737d
 80072b4:	0800737d 	.word	0x0800737d
 80072b8:	0800737d 	.word	0x0800737d
 80072bc:	08007337 	.word	0x08007337
 80072c0:	0800737d 	.word	0x0800737d
 80072c4:	0800737d 	.word	0x0800737d
 80072c8:	0800737d 	.word	0x0800737d
 80072cc:	0800737d 	.word	0x0800737d
 80072d0:	0800737d 	.word	0x0800737d
 80072d4:	0800737d 	.word	0x0800737d
 80072d8:	0800737d 	.word	0x0800737d
 80072dc:	0800737d 	.word	0x0800737d
 80072e0:	0800737d 	.word	0x0800737d
 80072e4:	0800737d 	.word	0x0800737d
 80072e8:	0800737d 	.word	0x0800737d
 80072ec:	0800737d 	.word	0x0800737d
 80072f0:	0800737d 	.word	0x0800737d
 80072f4:	0800737d 	.word	0x0800737d
 80072f8:	0800737d 	.word	0x0800737d
 80072fc:	0800735d 	.word	0x0800735d
 8007300:	2b40      	cmp	r3, #64	; 0x40
 8007302:	d02e      	beq.n	8007362 <UART_SetConfig+0xc1e>
 8007304:	e03a      	b.n	800737c <UART_SetConfig+0xc38>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007306:	f7fb ff61 	bl	80031cc <HAL_RCC_GetPCLK1Freq>
 800730a:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800730c:	e03c      	b.n	8007388 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800730e:	f7fb ff73 	bl	80031f8 <HAL_RCC_GetPCLK2Freq>
 8007312:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8007314:	e038      	b.n	8007388 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007316:	f107 0314 	add.w	r3, r7, #20
 800731a:	4618      	mov	r0, r3
 800731c:	f7fc fe92 	bl	8004044 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007320:	69bb      	ldr	r3, [r7, #24]
 8007322:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007324:	e030      	b.n	8007388 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007326:	f107 0308 	add.w	r3, r7, #8
 800732a:	4618      	mov	r0, r3
 800732c:	f7fc ffde 	bl	80042ec <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007334:	e028      	b.n	8007388 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007336:	4b0e      	ldr	r3, [pc, #56]	; (8007370 <UART_SetConfig+0xc2c>)
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f003 0320 	and.w	r3, r3, #32
 800733e:	2b00      	cmp	r3, #0
 8007340:	d009      	beq.n	8007356 <UART_SetConfig+0xc12>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007342:	4b0b      	ldr	r3, [pc, #44]	; (8007370 <UART_SetConfig+0xc2c>)
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	08db      	lsrs	r3, r3, #3
 8007348:	f003 0303 	and.w	r3, r3, #3
 800734c:	4a09      	ldr	r2, [pc, #36]	; (8007374 <UART_SetConfig+0xc30>)
 800734e:	fa22 f303 	lsr.w	r3, r2, r3
 8007352:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007354:	e018      	b.n	8007388 <UART_SetConfig+0xc44>
          pclk = (uint32_t) HSI_VALUE;
 8007356:	4b07      	ldr	r3, [pc, #28]	; (8007374 <UART_SetConfig+0xc30>)
 8007358:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800735a:	e015      	b.n	8007388 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800735c:	4b06      	ldr	r3, [pc, #24]	; (8007378 <UART_SetConfig+0xc34>)
 800735e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007360:	e012      	b.n	8007388 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007362:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007366:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007368:	e00e      	b.n	8007388 <UART_SetConfig+0xc44>
 800736a:	bf00      	nop
 800736c:	080079f0 	.word	0x080079f0
 8007370:	58024400 	.word	0x58024400
 8007374:	03d09000 	.word	0x03d09000
 8007378:	003d0900 	.word	0x003d0900
      default:
        pclk = 0U;
 800737c:	2300      	movs	r3, #0
 800737e:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8007380:	2301      	movs	r3, #1
 8007382:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8007386:	bf00      	nop
    }

    if (pclk != 0U)
 8007388:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800738a:	2b00      	cmp	r3, #0
 800738c:	d021      	beq.n	80073d2 <UART_SetConfig+0xc8e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007392:	4a1a      	ldr	r2, [pc, #104]	; (80073fc <UART_SetConfig+0xcb8>)
 8007394:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007398:	461a      	mov	r2, r3
 800739a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800739c:	fbb3 f2f2 	udiv	r2, r3, r2
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	685b      	ldr	r3, [r3, #4]
 80073a4:	085b      	lsrs	r3, r3, #1
 80073a6:	441a      	add	r2, r3
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	685b      	ldr	r3, [r3, #4]
 80073ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80073b0:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80073b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073b4:	2b0f      	cmp	r3, #15
 80073b6:	d909      	bls.n	80073cc <UART_SetConfig+0xc88>
 80073b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80073be:	d205      	bcs.n	80073cc <UART_SetConfig+0xc88>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80073c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073c2:	b29a      	uxth	r2, r3
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	60da      	str	r2, [r3, #12]
 80073ca:	e002      	b.n	80073d2 <UART_SetConfig+0xc8e>
      }
      else
      {
        ret = HAL_ERROR;
 80073cc:	2301      	movs	r3, #1
 80073ce:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	2201      	movs	r2, #1
 80073d6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	2201      	movs	r2, #1
 80073de:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	2200      	movs	r2, #0
 80073e6:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2200      	movs	r2, #0
 80073ec:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80073ee:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 80073f2:	4618      	mov	r0, r3
 80073f4:	3738      	adds	r7, #56	; 0x38
 80073f6:	46bd      	mov	sp, r7
 80073f8:	bdb0      	pop	{r4, r5, r7, pc}
 80073fa:	bf00      	nop
 80073fc:	080079f0 	.word	0x080079f0

08007400 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007400:	b480      	push	{r7}
 8007402:	b083      	sub	sp, #12
 8007404:	af00      	add	r7, sp, #0
 8007406:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800740c:	f003 0301 	and.w	r3, r3, #1
 8007410:	2b00      	cmp	r3, #0
 8007412:	d00a      	beq.n	800742a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	685b      	ldr	r3, [r3, #4]
 800741a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	430a      	orrs	r2, r1
 8007428:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800742e:	f003 0302 	and.w	r3, r3, #2
 8007432:	2b00      	cmp	r3, #0
 8007434:	d00a      	beq.n	800744c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	685b      	ldr	r3, [r3, #4]
 800743c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	430a      	orrs	r2, r1
 800744a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007450:	f003 0304 	and.w	r3, r3, #4
 8007454:	2b00      	cmp	r3, #0
 8007456:	d00a      	beq.n	800746e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	685b      	ldr	r3, [r3, #4]
 800745e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	430a      	orrs	r2, r1
 800746c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007472:	f003 0308 	and.w	r3, r3, #8
 8007476:	2b00      	cmp	r3, #0
 8007478:	d00a      	beq.n	8007490 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	685b      	ldr	r3, [r3, #4]
 8007480:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	430a      	orrs	r2, r1
 800748e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007494:	f003 0310 	and.w	r3, r3, #16
 8007498:	2b00      	cmp	r3, #0
 800749a:	d00a      	beq.n	80074b2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	689b      	ldr	r3, [r3, #8]
 80074a2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	430a      	orrs	r2, r1
 80074b0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074b6:	f003 0320 	and.w	r3, r3, #32
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d00a      	beq.n	80074d4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	689b      	ldr	r3, [r3, #8]
 80074c4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	430a      	orrs	r2, r1
 80074d2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d01a      	beq.n	8007516 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	685b      	ldr	r3, [r3, #4]
 80074e6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	430a      	orrs	r2, r1
 80074f4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074fa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80074fe:	d10a      	bne.n	8007516 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	685b      	ldr	r3, [r3, #4]
 8007506:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	430a      	orrs	r2, r1
 8007514:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800751a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800751e:	2b00      	cmp	r3, #0
 8007520:	d00a      	beq.n	8007538 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	685b      	ldr	r3, [r3, #4]
 8007528:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	430a      	orrs	r2, r1
 8007536:	605a      	str	r2, [r3, #4]
  }
}
 8007538:	bf00      	nop
 800753a:	370c      	adds	r7, #12
 800753c:	46bd      	mov	sp, r7
 800753e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007542:	4770      	bx	lr

08007544 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007544:	b580      	push	{r7, lr}
 8007546:	b086      	sub	sp, #24
 8007548:	af02      	add	r7, sp, #8
 800754a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	2200      	movs	r2, #0
 8007550:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007554:	f7fa fbf2 	bl	8001d3c <HAL_GetTick>
 8007558:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	f003 0308 	and.w	r3, r3, #8
 8007564:	2b08      	cmp	r3, #8
 8007566:	d10e      	bne.n	8007586 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007568:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800756c:	9300      	str	r3, [sp, #0]
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	2200      	movs	r2, #0
 8007572:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007576:	6878      	ldr	r0, [r7, #4]
 8007578:	f000 f82f 	bl	80075da <UART_WaitOnFlagUntilTimeout>
 800757c:	4603      	mov	r3, r0
 800757e:	2b00      	cmp	r3, #0
 8007580:	d001      	beq.n	8007586 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007582:	2303      	movs	r3, #3
 8007584:	e025      	b.n	80075d2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	f003 0304 	and.w	r3, r3, #4
 8007590:	2b04      	cmp	r3, #4
 8007592:	d10e      	bne.n	80075b2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007594:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007598:	9300      	str	r3, [sp, #0]
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	2200      	movs	r2, #0
 800759e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80075a2:	6878      	ldr	r0, [r7, #4]
 80075a4:	f000 f819 	bl	80075da <UART_WaitOnFlagUntilTimeout>
 80075a8:	4603      	mov	r3, r0
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d001      	beq.n	80075b2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80075ae:	2303      	movs	r3, #3
 80075b0:	e00f      	b.n	80075d2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	2220      	movs	r2, #32
 80075b6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	2220      	movs	r2, #32
 80075be:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	2200      	movs	r2, #0
 80075c6:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	2200      	movs	r2, #0
 80075cc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80075d0:	2300      	movs	r3, #0
}
 80075d2:	4618      	mov	r0, r3
 80075d4:	3710      	adds	r7, #16
 80075d6:	46bd      	mov	sp, r7
 80075d8:	bd80      	pop	{r7, pc}

080075da <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80075da:	b580      	push	{r7, lr}
 80075dc:	b09c      	sub	sp, #112	; 0x70
 80075de:	af00      	add	r7, sp, #0
 80075e0:	60f8      	str	r0, [r7, #12]
 80075e2:	60b9      	str	r1, [r7, #8]
 80075e4:	603b      	str	r3, [r7, #0]
 80075e6:	4613      	mov	r3, r2
 80075e8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80075ea:	e0a9      	b.n	8007740 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80075ec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80075ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075f2:	f000 80a5 	beq.w	8007740 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80075f6:	f7fa fba1 	bl	8001d3c <HAL_GetTick>
 80075fa:	4602      	mov	r2, r0
 80075fc:	683b      	ldr	r3, [r7, #0]
 80075fe:	1ad3      	subs	r3, r2, r3
 8007600:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8007602:	429a      	cmp	r2, r3
 8007604:	d302      	bcc.n	800760c <UART_WaitOnFlagUntilTimeout+0x32>
 8007606:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007608:	2b00      	cmp	r3, #0
 800760a:	d140      	bne.n	800768e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007612:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007614:	e853 3f00 	ldrex	r3, [r3]
 8007618:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800761a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800761c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007620:	667b      	str	r3, [r7, #100]	; 0x64
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	461a      	mov	r2, r3
 8007628:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800762a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800762c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800762e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007630:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007632:	e841 2300 	strex	r3, r2, [r1]
 8007636:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007638:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800763a:	2b00      	cmp	r3, #0
 800763c:	d1e6      	bne.n	800760c <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	3308      	adds	r3, #8
 8007644:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007646:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007648:	e853 3f00 	ldrex	r3, [r3]
 800764c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800764e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007650:	f023 0301 	bic.w	r3, r3, #1
 8007654:	663b      	str	r3, [r7, #96]	; 0x60
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	3308      	adds	r3, #8
 800765c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800765e:	64ba      	str	r2, [r7, #72]	; 0x48
 8007660:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007662:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007664:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007666:	e841 2300 	strex	r3, r2, [r1]
 800766a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800766c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800766e:	2b00      	cmp	r3, #0
 8007670:	d1e5      	bne.n	800763e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	2220      	movs	r2, #32
 8007676:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	2220      	movs	r2, #32
 800767e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	2200      	movs	r2, #0
 8007686:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800768a:	2303      	movs	r3, #3
 800768c:	e069      	b.n	8007762 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	f003 0304 	and.w	r3, r3, #4
 8007698:	2b00      	cmp	r3, #0
 800769a:	d051      	beq.n	8007740 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	69db      	ldr	r3, [r3, #28]
 80076a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80076a6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80076aa:	d149      	bne.n	8007740 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80076b4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076be:	e853 3f00 	ldrex	r3, [r3]
 80076c2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80076c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076c6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80076ca:	66fb      	str	r3, [r7, #108]	; 0x6c
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	461a      	mov	r2, r3
 80076d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80076d4:	637b      	str	r3, [r7, #52]	; 0x34
 80076d6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076d8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80076da:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80076dc:	e841 2300 	strex	r3, r2, [r1]
 80076e0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80076e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d1e6      	bne.n	80076b6 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	3308      	adds	r3, #8
 80076ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076f0:	697b      	ldr	r3, [r7, #20]
 80076f2:	e853 3f00 	ldrex	r3, [r3]
 80076f6:	613b      	str	r3, [r7, #16]
   return(result);
 80076f8:	693b      	ldr	r3, [r7, #16]
 80076fa:	f023 0301 	bic.w	r3, r3, #1
 80076fe:	66bb      	str	r3, [r7, #104]	; 0x68
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	3308      	adds	r3, #8
 8007706:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007708:	623a      	str	r2, [r7, #32]
 800770a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800770c:	69f9      	ldr	r1, [r7, #28]
 800770e:	6a3a      	ldr	r2, [r7, #32]
 8007710:	e841 2300 	strex	r3, r2, [r1]
 8007714:	61bb      	str	r3, [r7, #24]
   return(result);
 8007716:	69bb      	ldr	r3, [r7, #24]
 8007718:	2b00      	cmp	r3, #0
 800771a:	d1e5      	bne.n	80076e8 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	2220      	movs	r2, #32
 8007720:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	2220      	movs	r2, #32
 8007728:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	2220      	movs	r2, #32
 8007730:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	2200      	movs	r2, #0
 8007738:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800773c:	2303      	movs	r3, #3
 800773e:	e010      	b.n	8007762 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	69da      	ldr	r2, [r3, #28]
 8007746:	68bb      	ldr	r3, [r7, #8]
 8007748:	4013      	ands	r3, r2
 800774a:	68ba      	ldr	r2, [r7, #8]
 800774c:	429a      	cmp	r2, r3
 800774e:	bf0c      	ite	eq
 8007750:	2301      	moveq	r3, #1
 8007752:	2300      	movne	r3, #0
 8007754:	b2db      	uxtb	r3, r3
 8007756:	461a      	mov	r2, r3
 8007758:	79fb      	ldrb	r3, [r7, #7]
 800775a:	429a      	cmp	r2, r3
 800775c:	f43f af46 	beq.w	80075ec <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007760:	2300      	movs	r3, #0
}
 8007762:	4618      	mov	r0, r3
 8007764:	3770      	adds	r7, #112	; 0x70
 8007766:	46bd      	mov	sp, r7
 8007768:	bd80      	pop	{r7, pc}

0800776a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800776a:	b480      	push	{r7}
 800776c:	b085      	sub	sp, #20
 800776e:	af00      	add	r7, sp, #0
 8007770:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007778:	2b01      	cmp	r3, #1
 800777a:	d101      	bne.n	8007780 <HAL_UARTEx_DisableFifoMode+0x16>
 800777c:	2302      	movs	r3, #2
 800777e:	e027      	b.n	80077d0 <HAL_UARTEx_DisableFifoMode+0x66>
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	2201      	movs	r2, #1
 8007784:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	2224      	movs	r2, #36	; 0x24
 800778c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	681a      	ldr	r2, [r3, #0]
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	f022 0201 	bic.w	r2, r2, #1
 80077a6:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80077ae:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	2200      	movs	r2, #0
 80077b4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	68fa      	ldr	r2, [r7, #12]
 80077bc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	2220      	movs	r2, #32
 80077c2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	2200      	movs	r2, #0
 80077ca:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80077ce:	2300      	movs	r3, #0
}
 80077d0:	4618      	mov	r0, r3
 80077d2:	3714      	adds	r7, #20
 80077d4:	46bd      	mov	sp, r7
 80077d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077da:	4770      	bx	lr

080077dc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80077dc:	b580      	push	{r7, lr}
 80077de:	b084      	sub	sp, #16
 80077e0:	af00      	add	r7, sp, #0
 80077e2:	6078      	str	r0, [r7, #4]
 80077e4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80077ec:	2b01      	cmp	r3, #1
 80077ee:	d101      	bne.n	80077f4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80077f0:	2302      	movs	r3, #2
 80077f2:	e02d      	b.n	8007850 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	2201      	movs	r2, #1
 80077f8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	2224      	movs	r2, #36	; 0x24
 8007800:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	681a      	ldr	r2, [r3, #0]
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	f022 0201 	bic.w	r2, r2, #1
 800781a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	689b      	ldr	r3, [r3, #8]
 8007822:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	683a      	ldr	r2, [r7, #0]
 800782c:	430a      	orrs	r2, r1
 800782e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007830:	6878      	ldr	r0, [r7, #4]
 8007832:	f000 f84f 	bl	80078d4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	68fa      	ldr	r2, [r7, #12]
 800783c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	2220      	movs	r2, #32
 8007842:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	2200      	movs	r2, #0
 800784a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800784e:	2300      	movs	r3, #0
}
 8007850:	4618      	mov	r0, r3
 8007852:	3710      	adds	r7, #16
 8007854:	46bd      	mov	sp, r7
 8007856:	bd80      	pop	{r7, pc}

08007858 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007858:	b580      	push	{r7, lr}
 800785a:	b084      	sub	sp, #16
 800785c:	af00      	add	r7, sp, #0
 800785e:	6078      	str	r0, [r7, #4]
 8007860:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007868:	2b01      	cmp	r3, #1
 800786a:	d101      	bne.n	8007870 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800786c:	2302      	movs	r3, #2
 800786e:	e02d      	b.n	80078cc <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	2201      	movs	r2, #1
 8007874:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	2224      	movs	r2, #36	; 0x24
 800787c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	681a      	ldr	r2, [r3, #0]
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	f022 0201 	bic.w	r2, r2, #1
 8007896:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	689b      	ldr	r3, [r3, #8]
 800789e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	683a      	ldr	r2, [r7, #0]
 80078a8:	430a      	orrs	r2, r1
 80078aa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80078ac:	6878      	ldr	r0, [r7, #4]
 80078ae:	f000 f811 	bl	80078d4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	68fa      	ldr	r2, [r7, #12]
 80078b8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	2220      	movs	r2, #32
 80078be:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	2200      	movs	r2, #0
 80078c6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80078ca:	2300      	movs	r3, #0
}
 80078cc:	4618      	mov	r0, r3
 80078ce:	3710      	adds	r7, #16
 80078d0:	46bd      	mov	sp, r7
 80078d2:	bd80      	pop	{r7, pc}

080078d4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80078d4:	b480      	push	{r7}
 80078d6:	b085      	sub	sp, #20
 80078d8:	af00      	add	r7, sp, #0
 80078da:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d108      	bne.n	80078f6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	2201      	movs	r2, #1
 80078e8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	2201      	movs	r2, #1
 80078f0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80078f4:	e031      	b.n	800795a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80078f6:	2310      	movs	r3, #16
 80078f8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80078fa:	2310      	movs	r3, #16
 80078fc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	689b      	ldr	r3, [r3, #8]
 8007904:	0e5b      	lsrs	r3, r3, #25
 8007906:	b2db      	uxtb	r3, r3
 8007908:	f003 0307 	and.w	r3, r3, #7
 800790c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	689b      	ldr	r3, [r3, #8]
 8007914:	0f5b      	lsrs	r3, r3, #29
 8007916:	b2db      	uxtb	r3, r3
 8007918:	f003 0307 	and.w	r3, r3, #7
 800791c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800791e:	7bbb      	ldrb	r3, [r7, #14]
 8007920:	7b3a      	ldrb	r2, [r7, #12]
 8007922:	4911      	ldr	r1, [pc, #68]	; (8007968 <UARTEx_SetNbDataToProcess+0x94>)
 8007924:	5c8a      	ldrb	r2, [r1, r2]
 8007926:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800792a:	7b3a      	ldrb	r2, [r7, #12]
 800792c:	490f      	ldr	r1, [pc, #60]	; (800796c <UARTEx_SetNbDataToProcess+0x98>)
 800792e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007930:	fb93 f3f2 	sdiv	r3, r3, r2
 8007934:	b29a      	uxth	r2, r3
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800793c:	7bfb      	ldrb	r3, [r7, #15]
 800793e:	7b7a      	ldrb	r2, [r7, #13]
 8007940:	4909      	ldr	r1, [pc, #36]	; (8007968 <UARTEx_SetNbDataToProcess+0x94>)
 8007942:	5c8a      	ldrb	r2, [r1, r2]
 8007944:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007948:	7b7a      	ldrb	r2, [r7, #13]
 800794a:	4908      	ldr	r1, [pc, #32]	; (800796c <UARTEx_SetNbDataToProcess+0x98>)
 800794c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800794e:	fb93 f3f2 	sdiv	r3, r3, r2
 8007952:	b29a      	uxth	r2, r3
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800795a:	bf00      	nop
 800795c:	3714      	adds	r7, #20
 800795e:	46bd      	mov	sp, r7
 8007960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007964:	4770      	bx	lr
 8007966:	bf00      	nop
 8007968:	08007a08 	.word	0x08007a08
 800796c:	08007a10 	.word	0x08007a10

08007970 <__libc_init_array>:
 8007970:	b570      	push	{r4, r5, r6, lr}
 8007972:	4d0d      	ldr	r5, [pc, #52]	; (80079a8 <__libc_init_array+0x38>)
 8007974:	4c0d      	ldr	r4, [pc, #52]	; (80079ac <__libc_init_array+0x3c>)
 8007976:	1b64      	subs	r4, r4, r5
 8007978:	10a4      	asrs	r4, r4, #2
 800797a:	2600      	movs	r6, #0
 800797c:	42a6      	cmp	r6, r4
 800797e:	d109      	bne.n	8007994 <__libc_init_array+0x24>
 8007980:	4d0b      	ldr	r5, [pc, #44]	; (80079b0 <__libc_init_array+0x40>)
 8007982:	4c0c      	ldr	r4, [pc, #48]	; (80079b4 <__libc_init_array+0x44>)
 8007984:	f000 f820 	bl	80079c8 <_init>
 8007988:	1b64      	subs	r4, r4, r5
 800798a:	10a4      	asrs	r4, r4, #2
 800798c:	2600      	movs	r6, #0
 800798e:	42a6      	cmp	r6, r4
 8007990:	d105      	bne.n	800799e <__libc_init_array+0x2e>
 8007992:	bd70      	pop	{r4, r5, r6, pc}
 8007994:	f855 3b04 	ldr.w	r3, [r5], #4
 8007998:	4798      	blx	r3
 800799a:	3601      	adds	r6, #1
 800799c:	e7ee      	b.n	800797c <__libc_init_array+0xc>
 800799e:	f855 3b04 	ldr.w	r3, [r5], #4
 80079a2:	4798      	blx	r3
 80079a4:	3601      	adds	r6, #1
 80079a6:	e7f2      	b.n	800798e <__libc_init_array+0x1e>
 80079a8:	08007a20 	.word	0x08007a20
 80079ac:	08007a20 	.word	0x08007a20
 80079b0:	08007a20 	.word	0x08007a20
 80079b4:	08007a24 	.word	0x08007a24

080079b8 <memset>:
 80079b8:	4402      	add	r2, r0
 80079ba:	4603      	mov	r3, r0
 80079bc:	4293      	cmp	r3, r2
 80079be:	d100      	bne.n	80079c2 <memset+0xa>
 80079c0:	4770      	bx	lr
 80079c2:	f803 1b01 	strb.w	r1, [r3], #1
 80079c6:	e7f9      	b.n	80079bc <memset+0x4>

080079c8 <_init>:
 80079c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079ca:	bf00      	nop
 80079cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079ce:	bc08      	pop	{r3}
 80079d0:	469e      	mov	lr, r3
 80079d2:	4770      	bx	lr

080079d4 <_fini>:
 80079d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079d6:	bf00      	nop
 80079d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079da:	bc08      	pop	{r3}
 80079dc:	469e      	mov	lr, r3
 80079de:	4770      	bx	lr
