INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asus/OneDrive/Documentos/GitHub/Verilog_projects/project_3_Majority_of_Five/project_3_Majority_of_Five.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asus/OneDrive/Documentos/GitHub/Verilog_projects/project_3_Majority_of_Five/project_3_Majority_of_Five.srcs/sim_1/new/majority_of_five_test_fixture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module majority_of_five_test_fixture
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asus/OneDrive/Documentos/GitHub/Verilog_projects/project_3_Majority_of_Five/project_3_Majority_of_Five.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
