

================================================================
== Vitis HLS Report for 'svd_float_Pipeline_VITIS_LOOP_1728_3'
================================================================
* Date:           Tue Apr  4 19:45:25 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  1.895 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        3|        ?|  0.180 us|         ?|    3|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_1728_3  |        1|        ?|         2|          1|          1|  1 ~ ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      50|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      54|    -|
|Register             |        -|     -|       19|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       19|     104|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln1728_fu_120_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln1729_fu_126_p2   |         +|   0|  0|  15|           8|           4|
    |sub_ln1729_fu_132_p2   |         -|   0|  0|  12|           4|           4|
    |icmp_ln1728_fu_114_p2  |      icmp|   0|  0|   9|           4|           4|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  50|          21|          15|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1           |   9|          2|    4|          8|
    |ap_sig_allocacmp_phi_mul_load  |   9|          2|    8|         16|
    |i_fu_46                        |   9|          2|    4|          8|
    |phi_mul_fu_42                  |   9|          2|    8|         16|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  54|         12|   26|         52|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_46                  |  4|   0|    4|          0|
    |phi_mul_fu_42            |  8|   0|    8|          0|
    |sub_ln1729_reg_174       |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 19|   0|   19|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  svd<float>_Pipeline_VITIS_LOOP_1728_3|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  svd<float>_Pipeline_VITIS_LOOP_1728_3|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  svd<float>_Pipeline_VITIS_LOOP_1728_3|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  svd<float>_Pipeline_VITIS_LOOP_1728_3|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  svd<float>_Pipeline_VITIS_LOOP_1728_3|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  svd<float>_Pipeline_VITIS_LOOP_1728_3|  return value|
|sext_ln1722        |   in|    3|     ap_none|                            sext_ln1722|        scalar|
|S_address0         |  out|    8|   ap_memory|                                      S|         array|
|S_ce0              |  out|    1|   ap_memory|                                      S|         array|
|S_q0               |   in|   32|   ap_memory|                                      S|         array|
|add_ln1728_1       |   in|    4|     ap_none|                           add_ln1728_1|        scalar|
|S_output_address0  |  out|    4|   ap_memory|                               S_output|         array|
|S_output_ce0       |  out|    1|   ap_memory|                               S_output|         array|
|S_output_we0       |  out|    1|   ap_memory|                               S_output|         array|
|S_output_d0        |  out|   32|   ap_memory|                               S_output|         array|
+-------------------+-----+-----+------------+---------------------------------------+--------------+

