Classic Timing Analyzer report for Metis
Sat May 14 10:21:58 2011
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'
  7. Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
  8. Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
  9. Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'
 10. Clock Setup: 'PHY_CLK125'
 11. Clock Setup: 'PHY_MDIO_clk'
 12. Clock Setup: 'PHY_RX_CLOCK'
 13. Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'
 14. Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
 15. Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
 16. Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'
 17. Clock Hold: 'PHY_CLK125'
 18. Clock Hold: 'PHY_MDIO_clk'
 19. Clock Hold: 'PHY_RX_CLOCK'
 20. tsu
 21. tco
 22. th
 23. Board Trace Model Assignments
 24. Input Transition Times
 25. Slow Corner Signal Integrity Metrics
 26. Fast Corner Signal Integrity Metrics
 27. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+
; Type                                                                                                         ; Slack     ; Required Time                     ; Actual Time                      ; From                                                                                                      ; To                                                                                                                                                   ; From Clock                                                                                    ; To Clock                                                                                      ; Failed Paths ;
+--------------------------------------------------------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+
; Worst-case tsu                                                                                               ; N/A       ; None                              ; 5.151 ns                         ; PHY_DV                                                                                                    ; Rx_MAC:Rx_MAC_inst|PHY_byte[3]                                                                                                                       ; --                                                                                            ; PHY_RX_CLOCK                                                                                  ; 0            ;
; Worst-case tco                                                                                               ; N/A       ; None                              ; 22.626 ns                        ; MDIO:MDIO_inst|read[0]                                                                                    ; PHY_MDC                                                                                                                                              ; PHY_CLK125                                                                                    ; --                                                                                            ; 0            ;
; Worst-case th                                                                                                ; N/A       ; None                              ; 5.947 ns                         ; CONFIG                                                                                                    ; EEPROM:EEPROM_inst|This_IP[0]                                                                                                                        ; --                                                                                            ; PHY_CLK125                                                                                    ; 0            ;
; Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]' ; -3.911 ns ; 48.00 MHz ( period = 20.833 ns )  ; N/A                              ; reset                                                                                                     ; NWire_rcv:m_ver2|DB_LEN[2][14]                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 1221         ;
; Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]' ; -2.631 ns ; 0.80 MHz ( period = 1250.000 ns ) ; N/A                              ; IF_Line_in                                                                                                ; I2C_Master:I2C_Master_inst|state[1]                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 19           ;
; Clock Setup: 'PHY_CLK125'                                                                                    ; -2.084 ns ; 125.00 MHz ( period = 8.000 ns )  ; N/A                              ; IF_Right_Data[3]                                                                                          ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[3]                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125                                                                                    ; 154          ;
; Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]' ; -0.728 ns ; 12.50 MHz ( period = 80.000 ns )  ; N/A                              ; EEPROM:EEPROM_inst|This_IP[16]                                                                            ; Assigned_IP_valid                                                                                                                                    ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 30           ;
; Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]' ; 10.338 ns ; 25.00 MHz ( period = 40.000 ns )  ; 51.75 MHz ( period = 19.324 ns ) ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[23]                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0            ;
; Clock Setup: 'PHY_RX_CLOCK'                                                                                  ; 13.210 ns ; 25.00 MHz ( period = 40.000 ns )  ; 73.64 MHz ( period = 13.580 ns ) ; Rx_MAC:Rx_MAC_inst|Rx_enable                                                                              ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[13] ; PHY_RX_CLOCK                                                                                  ; PHY_RX_CLOCK                                                                                  ; 0            ;
; Clock Setup: 'PHY_MDIO_clk'                                                                                  ; 31.548 ns ; 2.50 MHz ( period = 400.000 ns )  ; N/A                              ; write_PHY                                                                                                 ; MDIO:MDIO_inst|preamble[1]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk                                                                                  ; 0            ;
; Clock Hold: 'PHY_RX_CLOCK'                                                                                   ; -1.867 ns ; 25.00 MHz ( period = 40.000 ns )  ; N/A                              ; Rx_MAC:Rx_MAC_inst|PHY_output[74]                                                                         ; Rx_MAC:Rx_MAC_inst|FromMAC[10]                                                                                                                       ; PHY_RX_CLOCK                                                                                  ; PHY_RX_CLOCK                                                                                  ; 660          ;
; Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'  ; 0.523 ns  ; 48.00 MHz ( period = 20.833 ns )  ; N/A                              ; NWire_rcv:SPD|DIFF_CLK.xd1[7]                                                                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a7~porta_datain_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0            ;
; Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'  ; 0.646 ns  ; 25.00 MHz ( period = 40.000 ns )  ; N/A                              ; ASMI_interface:ASMI_int_inst|NCONFIG                                                                      ; ASMI_interface:ASMI_int_inst|NCONFIG                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0            ;
; Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'  ; 0.646 ns  ; 12.50 MHz ( period = 80.000 ns )  ; N/A                              ; Tx_MAC:Tx_MAC_inst|end_point[1]                                                                           ; Tx_MAC:Tx_MAC_inst|end_point[1]                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0            ;
; Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'  ; 0.646 ns  ; 0.80 MHz ( period = 1250.000 ns ) ; N/A                              ; I2C_Master:I2C_Master_inst|setup[3]                                                                       ; I2C_Master:I2C_Master_inst|setup[3]                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0            ;
; Clock Hold: 'PHY_CLK125'                                                                                     ; 0.646 ns  ; 125.00 MHz ( period = 8.000 ns )  ; N/A                              ; NWire_xmit:M_LRAudio|id[31]                                                                               ; NWire_xmit:M_LRAudio|id[31]                                                                                                                          ; PHY_CLK125                                                                                    ; PHY_CLK125                                                                                    ; 0            ;
; Clock Hold: 'PHY_MDIO_clk'                                                                                   ; 0.646 ns  ; 2.50 MHz ( period = 400.000 ns )  ; N/A                              ; EEPROM:EEPROM_inst|CS                                                                                     ; EEPROM:EEPROM_inst|CS                                                                                                                                ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk                                                                                  ; 0            ;
; Total number of failed paths                                                                                 ;           ;                                   ;                                  ;                                                                                                           ;                                                                                                                                                      ;                                                                                               ;                                                                                               ; 2084         ;
+--------------------------------------------------------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                                                               ; Setting            ; From            ; To                        ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                                                          ; EP3C40Q240C8       ;                 ;                           ;             ;
; Timing Models                                                                                        ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                                                               ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;                 ;                           ;             ;
; fmax Requirement                                                                                     ; 25 MHz             ;                 ;                           ;             ;
; Ignore Clock Settings                                                                                ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                                                 ; Off                ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;                 ;                           ;             ;
; Nominal Core Supply Voltage                                                                          ; 1.2V               ;                 ;                           ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;                 ;                           ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;                 ;                           ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                                                                ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                                                            ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                                                               ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                                                           ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;                 ;                           ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;                 ;                           ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; On                 ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;                 ;                           ;             ;
; Clock Settings                                                                                       ; CLK_25MHZ          ;                 ; CLK_25MHZ                 ;             ;
; Clock Settings                                                                                       ; PHY_CLK125         ;                 ; PHY_CLK125                ;             ;
; Clock Settings                                                                                       ; PHY_MDIO_clk       ;                 ; PHY_MDIO_clk              ;             ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe12|dffe13a ; dcfifo_7gh1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe15|dffe16a ; dcfifo_7gh1 ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe14|dffe15a ; dcfifo_a9l1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe17|dffe18a ; dcfifo_a9l1 ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe15|dffe16a ; dcfifo_nhk1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe19|dffe20a ; dcfifo_nhk1 ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe13|dffe14a ; dcfifo_q9l1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe16|dffe17a ; dcfifo_q9l1 ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+----------+--------------+
; Clock Node Name                                                                               ; Clock Setting Name ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on  ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset   ; Phase offset ;
+-----------------------------------------------------------------------------------------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+----------+--------------+
; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ;                    ; PLL output    ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_25MHZ ; 240                   ; 125                 ; 1.535 ns ;              ;
; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ;                    ; PLL output    ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_25MHZ ; 5                     ; 5                   ; 1.535 ns ;              ;
; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ;                    ; PLL output    ; 12.5 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_25MHZ ; 5                     ; 10                  ; 1.535 ns ;              ;
; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ;                    ; PLL output    ; 0.8 MHz          ; 0.000 ns      ; 0.000 ns     ; CLK_25MHZ ; 20                    ; 625                 ; 1.535 ns ;              ;
; PHY_CLK125                                                                                    ; PHY_CLK125         ; User Pin      ; 125.0 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK_25MHZ ; 5                     ; 1                   ; AUTO     ;              ;
; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk       ; Internal Node ; 2.5 MHz          ; 0.000 ns      ; 0.000 ns     ; CLK_25MHZ ; 1                     ; 10                  ; AUTO     ;              ;
; CLK_25MHZ                                                                                     ; CLK_25MHZ          ; User Pin      ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A      ;              ;
; PHY_RX_CLOCK                                                                                  ;                    ; User Pin      ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A      ;              ;
+-----------------------------------------------------------------------------------------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+-------+--------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From  ; To                             ; From Clock                                                                                    ; To Clock                                                                                      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------+--------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -3.911 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.580 ns                  ; 4.491 ns                ;
; -3.766 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[2][6]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.602 ns                  ; 4.368 ns                ;
; -3.766 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[1][12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.602 ns                  ; 4.368 ns                ;
; -3.766 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[1][17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.602 ns                  ; 4.368 ns                ;
; -3.766 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[0][17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.602 ns                  ; 4.368 ns                ;
; -3.766 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[1][15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.602 ns                  ; 4.368 ns                ;
; -3.765 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[0][10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.602 ns                  ; 4.367 ns                ;
; -3.765 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[1][7]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.602 ns                  ; 4.367 ns                ;
; -3.760 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[2][1]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.599 ns                  ; 4.359 ns                ;
; -3.760 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[2][12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.599 ns                  ; 4.359 ns                ;
; -3.760 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[2][11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.599 ns                  ; 4.359 ns                ;
; -3.760 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[2][17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.599 ns                  ; 4.359 ns                ;
; -3.760 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[3][17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.599 ns                  ; 4.359 ns                ;
; -3.727 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[3][6]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.579 ns                  ; 4.306 ns                ;
; -3.727 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[3][3]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.579 ns                  ; 4.306 ns                ;
; -3.727 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[3][4]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.579 ns                  ; 4.306 ns                ;
; -3.721 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[3][9]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.599 ns                  ; 4.320 ns                ;
; -3.698 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][13]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.589 ns                  ; 4.287 ns                ;
; -3.698 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][17]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.589 ns                  ; 4.287 ns                ;
; -3.698 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[3][12]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.589 ns                  ; 4.287 ns                ;
; -3.698 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[0][9]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.589 ns                  ; 4.287 ns                ;
; -3.698 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[3][9]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.589 ns                  ; 4.287 ns                ;
; -3.698 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[3][7]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.589 ns                  ; 4.287 ns                ;
; -3.698 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[3][8]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.589 ns                  ; 4.287 ns                ;
; -3.696 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[1][10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.602 ns                  ; 4.298 ns                ;
; -3.696 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[0][7]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.602 ns                  ; 4.298 ns                ;
; -3.696 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[0][12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.602 ns                  ; 4.298 ns                ;
; -3.696 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[0][15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.602 ns                  ; 4.298 ns                ;
; -3.693 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[3][13]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.583 ns                  ; 4.276 ns                ;
; -3.693 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[3][11]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.583 ns                  ; 4.276 ns                ;
; -3.693 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][8]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.583 ns                  ; 4.276 ns                ;
; -3.691 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[3][0]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.601 ns                  ; 4.292 ns                ;
; -3.691 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[3][7]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.601 ns                  ; 4.292 ns                ;
; -3.691 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[3][8]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.601 ns                  ; 4.292 ns                ;
; -3.684 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[3][1]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.601 ns                  ; 4.285 ns                ;
; -3.684 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[3][2]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.601 ns                  ; 4.285 ns                ;
; -3.684 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[3][3]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.601 ns                  ; 4.285 ns                ;
; -3.684 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[3][4]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.601 ns                  ; 4.285 ns                ;
; -3.684 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[3][6]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.601 ns                  ; 4.285 ns                ;
; -3.677 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[3][0]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.588 ns                  ; 4.265 ns                ;
; -3.677 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][0]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.588 ns                  ; 4.265 ns                ;
; -3.677 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][9]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.588 ns                  ; 4.265 ns                ;
; -3.677 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][10]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.588 ns                  ; 4.265 ns                ;
; -3.677 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][7]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.588 ns                  ; 4.265 ns                ;
; -3.675 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[0][0]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.587 ns                  ; 4.262 ns                ;
; -3.675 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[1][0]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.587 ns                  ; 4.262 ns                ;
; -3.675 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[1][1]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.587 ns                  ; 4.262 ns                ;
; -3.675 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[0][2]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.587 ns                  ; 4.262 ns                ;
; -3.675 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[3][2]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.587 ns                  ; 4.262 ns                ;
; -3.675 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[1][13]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.587 ns                  ; 4.262 ns                ;
; -3.675 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[1][14]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.587 ns                  ; 4.262 ns                ;
; -3.675 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[0][14]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.587 ns                  ; 4.262 ns                ;
; -3.675 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[1][11]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.587 ns                  ; 4.262 ns                ;
; -3.675 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[1][6]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.587 ns                  ; 4.262 ns                ;
; -3.675 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[0][10]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.587 ns                  ; 4.262 ns                ;
; -3.675 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[0][7]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.587 ns                  ; 4.262 ns                ;
; -3.675 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[1][3]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.587 ns                  ; 4.262 ns                ;
; -3.675 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][3]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.587 ns                  ; 4.262 ns                ;
; -3.675 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][4]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.587 ns                  ; 4.262 ns                ;
; -3.675 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[1][4]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.587 ns                  ; 4.262 ns                ;
; -3.671 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[3][10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.598 ns                  ; 4.269 ns                ;
; -3.671 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[3][12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.598 ns                  ; 4.269 ns                ;
; -3.671 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[3][11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.598 ns                  ; 4.269 ns                ;
; -3.671 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[3][16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.598 ns                  ; 4.269 ns                ;
; -3.671 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[2][15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.598 ns                  ; 4.269 ns                ;
; -3.671 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[3][15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.598 ns                  ; 4.269 ns                ;
; -3.671 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[3][13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.598 ns                  ; 4.269 ns                ;
; -3.667 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[2][0]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.601 ns                  ; 4.268 ns                ;
; -3.667 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[2][9]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.601 ns                  ; 4.268 ns                ;
; -3.667 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[1][9]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.601 ns                  ; 4.268 ns                ;
; -3.667 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[2][7]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.601 ns                  ; 4.268 ns                ;
; -3.667 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[2][8]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.601 ns                  ; 4.268 ns                ;
; -3.667 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[2][3]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.601 ns                  ; 4.268 ns                ;
; -3.667 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[1][11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.601 ns                  ; 4.268 ns                ;
; -3.665 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[0][13]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.586 ns                  ; 4.251 ns                ;
; -3.665 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[0][12]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.586 ns                  ; 4.251 ns                ;
; -3.665 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][5]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.586 ns                  ; 4.251 ns                ;
; -3.650 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[0][15]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.581 ns                  ; 4.231 ns                ;
; -3.650 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[0][16]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.581 ns                  ; 4.231 ns                ;
; -3.650 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[0][11]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.581 ns                  ; 4.231 ns                ;
; -3.650 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[0][6]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.581 ns                  ; 4.231 ns                ;
; -3.643 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.584 ns                  ; 4.227 ns                ;
; -3.643 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.584 ns                  ; 4.227 ns                ;
; -3.634 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][8]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 4.212 ns                ;
; -3.632 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[1][1]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.603 ns                  ; 4.235 ns                ;
; -3.632 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[1][4]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.603 ns                  ; 4.235 ns                ;
; -3.632 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[0][6]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.603 ns                  ; 4.235 ns                ;
; -3.625 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.583 ns                  ; 4.208 ns                ;
; -3.604 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|tb_width[0]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.574 ns                  ; 4.178 ns                ;
; -3.604 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|tb_width[6]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.574 ns                  ; 4.178 ns                ;
; -3.604 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|tb_width[5]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.574 ns                  ; 4.178 ns                ;
; -3.604 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|tb_width[2]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.574 ns                  ; 4.178 ns                ;
; -3.604 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|tb_width[1]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.574 ns                  ; 4.178 ns                ;
; -3.604 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|tb_width[4]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.574 ns                  ; 4.178 ns                ;
; -3.604 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|tb_width[3]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.574 ns                  ; 4.178 ns                ;
; -3.598 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|tb_width[0]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.577 ns                  ; 4.175 ns                ;
; -3.598 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|tb_width[3]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.577 ns                  ; 4.175 ns                ;
; -3.598 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|tb_width[4]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.577 ns                  ; 4.175 ns                ;
; -3.598 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|tb_width[5]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.577 ns                  ; 4.175 ns                ;
; -3.598 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|tb_width[6]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.577 ns                  ; 4.175 ns                ;
; -3.598 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|tb_width[1]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.577 ns                  ; 4.175 ns                ;
; -3.598 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|tb_width[2]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.577 ns                  ; 4.175 ns                ;
; -3.586 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[1][0]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.604 ns                  ; 4.190 ns                ;
; -3.586 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[0][0]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.604 ns                  ; 4.190 ns                ;
; -3.586 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[2][4]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.604 ns                  ; 4.190 ns                ;
; -3.586 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[2][5]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.604 ns                  ; 4.190 ns                ;
; -3.586 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[1][14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.604 ns                  ; 4.190 ns                ;
; -3.586 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[1][13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.604 ns                  ; 4.190 ns                ;
; -3.569 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][0]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.577 ns                  ; 4.146 ns                ;
; -3.569 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][1]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.577 ns                  ; 4.146 ns                ;
; -3.569 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][1]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.577 ns                  ; 4.146 ns                ;
; -3.569 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][2]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.577 ns                  ; 4.146 ns                ;
; -3.569 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][2]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.577 ns                  ; 4.146 ns                ;
; -3.569 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.577 ns                  ; 4.146 ns                ;
; -3.569 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.577 ns                  ; 4.146 ns                ;
; -3.569 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][8]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.577 ns                  ; 4.146 ns                ;
; -3.569 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][8]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.577 ns                  ; 4.146 ns                ;
; -3.569 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][7]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.577 ns                  ; 4.146 ns                ;
; -3.569 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][4]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.577 ns                  ; 4.146 ns                ;
; -3.569 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][3]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.577 ns                  ; 4.146 ns                ;
; -3.569 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][6]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.577 ns                  ; 4.146 ns                ;
; -3.569 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][6]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.577 ns                  ; 4.146 ns                ;
; -3.569 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][5]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.577 ns                  ; 4.146 ns                ;
; -3.569 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.577 ns                  ; 4.146 ns                ;
; -3.529 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][1]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.579 ns                  ; 4.108 ns                ;
; -3.529 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][7]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.579 ns                  ; 4.108 ns                ;
; -3.529 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][7]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.579 ns                  ; 4.108 ns                ;
; -3.527 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][6]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 4.105 ns                ;
; -3.496 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][0]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 4.074 ns                ;
; -3.495 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 4.073 ns                ;
; -3.495 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 4.073 ns                ;
; -3.495 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 4.073 ns                ;
; -3.495 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 4.073 ns                ;
; -3.495 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 4.073 ns                ;
; -3.495 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 4.073 ns                ;
; -3.495 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 4.073 ns                ;
; -3.495 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 4.073 ns                ;
; -3.495 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 4.073 ns                ;
; -3.495 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 4.073 ns                ;
; -3.495 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][8]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 4.073 ns                ;
; -3.495 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 4.073 ns                ;
; -3.495 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][9]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 4.073 ns                ;
; -3.495 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][9]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 4.073 ns                ;
; -3.446 ns                               ; None                                                ; reset ; IF_last_chan[2]                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.608 ns                  ; 4.054 ns                ;
; -3.446 ns                               ; None                                                ; reset ; IF_last_chan[1]                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.608 ns                  ; 4.054 ns                ;
; -3.446 ns                               ; None                                                ; reset ; IF_last_chan[0]                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.608 ns                  ; 4.054 ns                ;
; -3.394 ns                               ; None                                                ; reset ; IF_frequency[4][23]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.577 ns                  ; 3.971 ns                ;
; -3.371 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 3.949 ns                ;
; -3.360 ns                               ; None                                                ; reset ; IF_bleed_cnt[0]                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.604 ns                  ; 3.964 ns                ;
; -3.360 ns                               ; None                                                ; reset ; IF_bleed_cnt[2]                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.604 ns                  ; 3.964 ns                ;
; -3.360 ns                               ; None                                                ; reset ; IF_bleed_cnt[1]                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.604 ns                  ; 3.964 ns                ;
; -3.360 ns                               ; None                                                ; reset ; IF_bleed_cnt[3]                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.604 ns                  ; 3.964 ns                ;
; -3.360 ns                               ; None                                                ; reset ; IF_bleed_cnt[7]                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.604 ns                  ; 3.964 ns                ;
; -3.360 ns                               ; None                                                ; reset ; IF_bleed_cnt[6]                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.604 ns                  ; 3.964 ns                ;
; -3.360 ns                               ; None                                                ; reset ; IF_bleed_cnt[4]                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.604 ns                  ; 3.964 ns                ;
; -3.360 ns                               ; None                                                ; reset ; IF_bleed_cnt[5]                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.604 ns                  ; 3.964 ns                ;
; -3.360 ns                               ; None                                                ; reset ; IF_bleed_cnt[8]                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.604 ns                  ; 3.964 ns                ;
; -3.360 ns                               ; None                                                ; reset ; IF_bleed_cnt[11]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.604 ns                  ; 3.964 ns                ;
; -3.360 ns                               ; None                                                ; reset ; IF_bleed_cnt[9]                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.604 ns                  ; 3.964 ns                ;
; -3.360 ns                               ; None                                                ; reset ; IF_bleed_cnt[10]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.604 ns                  ; 3.964 ns                ;
; -3.360 ns                               ; None                                                ; reset ; IF_bleed_cnt[12]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.604 ns                  ; 3.964 ns                ;
; -3.357 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[3][1]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.588 ns                  ; 3.945 ns                ;
; -3.357 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[3][0]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.582 ns                  ; 3.939 ns                ;
; -3.357 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[3][1]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.582 ns                  ; 3.939 ns                ;
; -3.357 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[3][2]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.582 ns                  ; 3.939 ns                ;
; -3.357 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[3][7]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.582 ns                  ; 3.939 ns                ;
; -3.357 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[3][4]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.582 ns                  ; 3.939 ns                ;
; -3.357 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[3][3]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.582 ns                  ; 3.939 ns                ;
; -3.357 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[3][6]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.582 ns                  ; 3.939 ns                ;
; -3.357 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[3][5]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.582 ns                  ; 3.939 ns                ;
; -3.352 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][1]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.588 ns                  ; 3.940 ns                ;
; -3.352 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][2]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.588 ns                  ; 3.940 ns                ;
; -3.352 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][15]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.588 ns                  ; 3.940 ns                ;
; -3.352 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[3][15]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.588 ns                  ; 3.940 ns                ;
; -3.352 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[3][16]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.588 ns                  ; 3.940 ns                ;
; -3.352 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][16]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.588 ns                  ; 3.940 ns                ;
; -3.352 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[3][14]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.588 ns                  ; 3.940 ns                ;
; -3.352 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][14]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.588 ns                  ; 3.940 ns                ;
; -3.352 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[3][17]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.588 ns                  ; 3.940 ns                ;
; -3.352 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][12]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.588 ns                  ; 3.940 ns                ;
; -3.352 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][11]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.588 ns                  ; 3.940 ns                ;
; -3.352 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[3][5]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.588 ns                  ; 3.940 ns                ;
; -3.352 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[1][5]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.588 ns                  ; 3.940 ns                ;
; -3.352 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][6]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.588 ns                  ; 3.940 ns                ;
; -3.352 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[3][10]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.588 ns                  ; 3.940 ns                ;
; -3.351 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[0][8]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.603 ns                  ; 3.954 ns                ;
; -3.351 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[0][4]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.603 ns                  ; 3.954 ns                ;
; -3.351 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[0][5]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.603 ns                  ; 3.954 ns                ;
; -3.351 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[2][16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.603 ns                  ; 3.954 ns                ;
; -3.351 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[3][14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.603 ns                  ; 3.954 ns                ;
; -3.351 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[0][14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.603 ns                  ; 3.954 ns                ;
; -3.339 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|tb_cnt[12]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.595 ns                  ; 3.934 ns                ;
; -3.339 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|tb_cnt[13]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.595 ns                  ; 3.934 ns                ;
; -3.339 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|tb_cnt[10]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.595 ns                  ; 3.934 ns                ;
; -3.339 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|tb_cnt[11]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.595 ns                  ; 3.934 ns                ;
; -3.339 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|tb_cnt[14]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.595 ns                  ; 3.934 ns                ;
; -3.339 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|tb_cnt[15]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.595 ns                  ; 3.934 ns                ;
; -3.339 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|tb_cnt[9]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.595 ns                  ; 3.934 ns                ;
; -3.339 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|tb_cnt[16]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.595 ns                  ; 3.934 ns                ;
; -3.339 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|tb_cnt[17]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.595 ns                  ; 3.934 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;       ;                                ;                                                                                               ;                                                                                               ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------+--------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                      ; To                                       ; From Clock                                                                                    ; To Clock                                                                                      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 10.338 ns                               ; 51.75 MHz ( period = 19.324 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 9.411 ns                ;
; 10.364 ns                               ; 51.89 MHz ( period = 19.272 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 9.385 ns                ;
; 10.369 ns                               ; 51.92 MHz ( period = 19.262 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 9.380 ns                ;
; 10.395 ns                               ; 52.06 MHz ( period = 19.210 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 9.354 ns                ;
; 10.416 ns                               ; 52.17 MHz ( period = 19.168 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4] ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 9.333 ns                ;
; 10.419 ns                               ; 52.19 MHz ( period = 19.162 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6] ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 9.330 ns                ;
; 10.436 ns                               ; 52.28 MHz ( period = 19.128 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 9.313 ns                ;
; 10.447 ns                               ; 52.34 MHz ( period = 19.106 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4] ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 9.302 ns                ;
; 10.450 ns                               ; 52.36 MHz ( period = 19.100 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6] ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 9.299 ns                ;
; 10.467 ns                               ; 52.45 MHz ( period = 19.066 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 9.282 ns                ;
; 10.469 ns                               ; 52.46 MHz ( period = 19.062 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 9.280 ns                ;
; 10.479 ns                               ; 52.52 MHz ( period = 19.042 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 9.270 ns                ;
; 10.483 ns                               ; 52.54 MHz ( period = 19.034 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 9.266 ns                ;
; 10.495 ns                               ; 52.60 MHz ( period = 19.010 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 9.254 ns                ;
; 10.510 ns                               ; 52.69 MHz ( period = 18.980 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 9.239 ns                ;
; 10.513 ns                               ; 52.70 MHz ( period = 18.974 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 9.236 ns                ;
; 10.514 ns                               ; 52.71 MHz ( period = 18.972 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 9.235 ns                ;
; 10.539 ns                               ; 52.85 MHz ( period = 18.922 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 9.210 ns                ;
; 10.547 ns                               ; 52.89 MHz ( period = 18.906 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4] ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 9.202 ns                ;
; 10.550 ns                               ; 52.91 MHz ( period = 18.900 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6] ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 9.199 ns                ;
; 10.567 ns                               ; 53.01 MHz ( period = 18.866 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 9.182 ns                ;
; 10.591 ns                               ; 53.14 MHz ( period = 18.818 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4] ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 9.158 ns                ;
; 10.594 ns                               ; 53.16 MHz ( period = 18.812 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6] ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 9.155 ns                ;
; 10.596 ns                               ; 53.17 MHz ( period = 18.808 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 9.153 ns                ;
; 10.610 ns                               ; 53.25 MHz ( period = 18.780 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 9.139 ns                ;
; 10.611 ns                               ; 53.25 MHz ( period = 18.778 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 9.138 ns                ;
; 10.614 ns                               ; 53.27 MHz ( period = 18.772 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 9.135 ns                ;
; 10.627 ns                               ; 53.34 MHz ( period = 18.746 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 9.122 ns                ;
; 10.648 ns                               ; 53.46 MHz ( period = 18.704 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 9.101 ns                ;
; 10.654 ns                               ; 53.50 MHz ( period = 18.692 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 9.095 ns                ;
; 10.658 ns                               ; 53.52 MHz ( period = 18.684 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 9.091 ns                ;
; 10.658 ns                               ; 53.52 MHz ( period = 18.684 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 9.091 ns                ;
; 10.674 ns                               ; 53.61 MHz ( period = 18.652 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 9.075 ns                ;
; 10.684 ns                               ; 53.67 MHz ( period = 18.632 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 9.065 ns                ;
; 10.699 ns                               ; 53.76 MHz ( period = 18.602 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5] ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 9.050 ns                ;
; 10.721 ns                               ; 53.89 MHz ( period = 18.558 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5] ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 9.028 ns                ;
; 10.726 ns                               ; 53.91 MHz ( period = 18.548 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4] ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 9.023 ns                ;
; 10.727 ns                               ; 53.92 MHz ( period = 18.546 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 9.022 ns                ;
; 10.729 ns                               ; 53.93 MHz ( period = 18.542 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6] ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 9.020 ns                ;
; 10.730 ns                               ; 53.94 MHz ( period = 18.540 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5] ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 9.019 ns                ;
; 10.736 ns                               ; 53.97 MHz ( period = 18.528 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3] ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 9.013 ns                ;
; 10.736 ns                               ; 53.97 MHz ( period = 18.528 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4] ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 9.013 ns                ;
; 10.739 ns                               ; 53.99 MHz ( period = 18.522 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3] ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 9.010 ns                ;
; 10.739 ns                               ; 53.99 MHz ( period = 18.522 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6] ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 9.010 ns                ;
; 10.746 ns                               ; 54.03 MHz ( period = 18.508 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 9.003 ns                ;
; 10.752 ns                               ; 54.07 MHz ( period = 18.496 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5] ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.997 ns                ;
; 10.756 ns                               ; 54.09 MHz ( period = 18.488 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.993 ns                ;
; 10.760 ns                               ; 54.11 MHz ( period = 18.480 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6] ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.989 ns                ;
; 10.767 ns                               ; 54.15 MHz ( period = 18.466 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3] ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.982 ns                ;
; 10.770 ns                               ; 54.17 MHz ( period = 18.460 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3] ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.979 ns                ;
; 10.771 ns                               ; 54.18 MHz ( period = 18.458 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.978 ns                ;
; 10.789 ns                               ; 54.28 MHz ( period = 18.422 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.960 ns                ;
; 10.791 ns                               ; 54.29 MHz ( period = 18.418 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6] ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.958 ns                ;
; 10.793 ns                               ; 54.31 MHz ( period = 18.414 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.956 ns                ;
; 10.799 ns                               ; 54.34 MHz ( period = 18.402 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.950 ns                ;
; 10.803 ns                               ; 54.37 MHz ( period = 18.394 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.946 ns                ;
; 10.806 ns                               ; 54.38 MHz ( period = 18.388 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.943 ns                ;
; 10.810 ns                               ; 54.41 MHz ( period = 18.380 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4] ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.939 ns                ;
; 10.830 ns                               ; 54.53 MHz ( period = 18.340 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5] ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.919 ns                ;
; 10.832 ns                               ; 54.54 MHz ( period = 18.336 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.917 ns                ;
; 10.841 ns                               ; 54.59 MHz ( period = 18.318 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4] ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.908 ns                ;
; 10.852 ns                               ; 54.66 MHz ( period = 18.296 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5] ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.897 ns                ;
; 10.867 ns                               ; 54.75 MHz ( period = 18.266 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3] ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.882 ns                ;
; 10.870 ns                               ; 54.76 MHz ( period = 18.260 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3] ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.879 ns                ;
; 10.874 ns                               ; 54.79 MHz ( period = 18.252 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5] ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.875 ns                ;
; 10.884 ns                               ; 54.85 MHz ( period = 18.232 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4] ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.865 ns                ;
; 10.887 ns                               ; 54.87 MHz ( period = 18.226 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6] ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.862 ns                ;
; 10.891 ns                               ; 54.89 MHz ( period = 18.218 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6] ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.858 ns                ;
; 10.896 ns                               ; 54.92 MHz ( period = 18.208 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5] ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.853 ns                ;
; 10.904 ns                               ; 54.97 MHz ( period = 18.192 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.845 ns                ;
; 10.906 ns                               ; 54.98 MHz ( period = 18.188 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.843 ns                ;
; 10.911 ns                               ; 55.01 MHz ( period = 18.178 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3] ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.838 ns                ;
; 10.914 ns                               ; 55.03 MHz ( period = 18.172 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3] ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.835 ns                ;
; 10.916 ns                               ; 55.04 MHz ( period = 18.168 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.833 ns                ;
; 10.935 ns                               ; 55.16 MHz ( period = 18.130 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6] ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.814 ns                ;
; 10.941 ns                               ; 55.19 MHz ( period = 18.118 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4] ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.808 ns                ;
; 10.947 ns                               ; 55.23 MHz ( period = 18.106 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.802 ns                ;
; 10.950 ns                               ; 55.25 MHz ( period = 18.100 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.799 ns                ;
; 10.951 ns                               ; 55.25 MHz ( period = 18.098 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.798 ns                ;
; 10.976 ns                               ; 55.41 MHz ( period = 18.048 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.773 ns                ;
; 10.985 ns                               ; 55.46 MHz ( period = 18.030 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4] ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.764 ns                ;
; 11.009 ns                               ; 55.61 MHz ( period = 17.982 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5] ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.740 ns                ;
; 11.019 ns                               ; 55.67 MHz ( period = 17.962 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5] ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.730 ns                ;
; 11.028 ns                               ; 55.73 MHz ( period = 17.944 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4] ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.721 ns                ;
; 11.031 ns                               ; 55.75 MHz ( period = 17.938 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6] ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.718 ns                ;
; 11.031 ns                               ; 55.75 MHz ( period = 17.938 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5] ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.718 ns                ;
; 11.041 ns                               ; 55.81 MHz ( period = 17.918 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5] ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.708 ns                ;
; 11.046 ns                               ; 55.84 MHz ( period = 17.908 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3] ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.703 ns                ;
; 11.048 ns                               ; 55.85 MHz ( period = 17.904 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.701 ns                ;
; 11.049 ns                               ; 55.86 MHz ( period = 17.902 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3] ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.700 ns                ;
; 11.056 ns                               ; 55.90 MHz ( period = 17.888 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3] ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.693 ns                ;
; 11.059 ns                               ; 55.92 MHz ( period = 17.882 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3] ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.690 ns                ;
; 11.064 ns                               ; 55.95 MHz ( period = 17.872 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.685 ns                ;
; 11.070 ns                               ; 55.99 MHz ( period = 17.860 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6] ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.679 ns                ;
; 11.080 ns                               ; 56.05 MHz ( period = 17.840 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6] ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.669 ns                ;
; 11.091 ns                               ; 56.12 MHz ( period = 17.818 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.658 ns                ;
; 11.095 ns                               ; 56.15 MHz ( period = 17.810 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.654 ns                ;
; 11.120 ns                               ; 56.31 MHz ( period = 17.760 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4] ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.629 ns                ;
; 11.130 ns                               ; 56.37 MHz ( period = 17.740 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4] ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.619 ns                ;
; 11.167 ns                               ; 56.61 MHz ( period = 17.666 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5] ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.582 ns                ;
; 11.189 ns                               ; 56.75 MHz ( period = 17.622 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5] ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.560 ns                ;
; 11.204 ns                               ; 56.84 MHz ( period = 17.592 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3] ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.545 ns                ;
; 11.207 ns                               ; 56.86 MHz ( period = 17.586 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3] ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.542 ns                ;
; 11.208 ns                               ; 56.87 MHz ( period = 17.584 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.541 ns                ;
; 11.228 ns                               ; 57.00 MHz ( period = 17.544 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6] ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.521 ns                ;
; 11.278 ns                               ; 57.33 MHz ( period = 17.444 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4] ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.471 ns                ;
; 11.311 ns                               ; 57.54 MHz ( period = 17.378 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5] ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.438 ns                ;
; 11.333 ns                               ; 57.69 MHz ( period = 17.334 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5] ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.416 ns                ;
; 11.348 ns                               ; 57.79 MHz ( period = 17.304 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3] ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.401 ns                ;
; 11.351 ns                               ; 57.81 MHz ( period = 17.298 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3] ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.398 ns                ;
; 11.372 ns                               ; 57.95 MHz ( period = 17.256 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6] ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.377 ns                ;
; 11.422 ns                               ; 58.29 MHz ( period = 17.156 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4] ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.327 ns                ;
; 11.462 ns                               ; 58.56 MHz ( period = 17.076 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[7] ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.287 ns                ;
; 11.493 ns                               ; 58.78 MHz ( period = 17.014 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[7] ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.256 ns                ;
; 11.507 ns                               ; 58.87 MHz ( period = 16.986 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.242 ns                ;
; 11.533 ns                               ; 59.05 MHz ( period = 16.934 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.216 ns                ;
; 11.563 ns                               ; 59.26 MHz ( period = 16.874 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[8] ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.186 ns                ;
; 11.580 ns                               ; 59.38 MHz ( period = 16.840 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.169 ns                ;
; 11.585 ns                               ; 59.42 MHz ( period = 16.830 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4] ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.164 ns                ;
; 11.588 ns                               ; 59.44 MHz ( period = 16.824 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6] ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.161 ns                ;
; 11.593 ns                               ; 59.47 MHz ( period = 16.814 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[7] ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.156 ns                ;
; 11.594 ns                               ; 59.48 MHz ( period = 16.812 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[8] ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.155 ns                ;
; 11.605 ns                               ; 59.56 MHz ( period = 16.790 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.144 ns                ;
; 11.606 ns                               ; 59.57 MHz ( period = 16.788 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.143 ns                ;
; 11.637 ns                               ; 59.79 MHz ( period = 16.726 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[7] ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.112 ns                ;
; 11.638 ns                               ; 59.79 MHz ( period = 16.724 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[7] ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.111 ns                ;
; 11.648 ns                               ; 59.87 MHz ( period = 16.704 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.101 ns                ;
; 11.652 ns                               ; 59.89 MHz ( period = 16.696 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.097 ns                ;
; 11.658 ns                               ; 59.94 MHz ( period = 16.684 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4] ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.091 ns                ;
; 11.661 ns                               ; 59.96 MHz ( period = 16.678 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6] ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.088 ns                ;
; 11.669 ns                               ; 60.02 MHz ( period = 16.662 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[7] ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.080 ns                ;
; 11.678 ns                               ; 60.08 MHz ( period = 16.644 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.071 ns                ;
; 11.694 ns                               ; 60.20 MHz ( period = 16.612 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[8] ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.055 ns                ;
; 11.697 ns                               ; 60.22 MHz ( period = 16.606 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.052 ns                ;
; 11.721 ns                               ; 60.39 MHz ( period = 16.558 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.028 ns                ;
; 11.723 ns                               ; 60.41 MHz ( period = 16.554 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.026 ns                ;
; 11.725 ns                               ; 60.42 MHz ( period = 16.550 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.024 ns                ;
; 11.725 ns                               ; 60.42 MHz ( period = 16.550 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.024 ns                ;
; 11.738 ns                               ; 60.52 MHz ( period = 16.524 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[8] ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 8.011 ns                ;
; 11.751 ns                               ; 60.61 MHz ( period = 16.498 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.998 ns                ;
; 11.765 ns                               ; 60.72 MHz ( period = 16.470 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.984 ns                ;
; 11.769 ns                               ; 60.75 MHz ( period = 16.462 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[7] ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.980 ns                ;
; 11.772 ns                               ; 60.77 MHz ( period = 16.456 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[7] ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.977 ns                ;
; 11.775 ns                               ; 60.79 MHz ( period = 16.450 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4] ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.974 ns                ;
; 11.778 ns                               ; 60.81 MHz ( period = 16.444 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6] ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.971 ns                ;
; 11.782 ns                               ; 60.84 MHz ( period = 16.436 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[7] ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.967 ns                ;
; 11.795 ns                               ; 60.94 MHz ( period = 16.410 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.954 ns                ;
; 11.803 ns                               ; 61.00 MHz ( period = 16.394 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4] ; ASMI_interface:ASMI_int_inst|address[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.946 ns                ;
; 11.806 ns                               ; 61.02 MHz ( period = 16.388 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6] ; ASMI_interface:ASMI_int_inst|address[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.943 ns                ;
; 11.813 ns                               ; 61.07 MHz ( period = 16.374 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[7] ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.936 ns                ;
; 11.823 ns                               ; 61.15 MHz ( period = 16.354 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.926 ns                ;
; 11.838 ns                               ; 61.26 MHz ( period = 16.324 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.911 ns                ;
; 11.838 ns                               ; 61.26 MHz ( period = 16.324 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.911 ns                ;
; 11.842 ns                               ; 61.29 MHz ( period = 16.316 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.907 ns                ;
; 11.866 ns                               ; 61.47 MHz ( period = 16.268 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.883 ns                ;
; 11.868 ns                               ; 61.49 MHz ( period = 16.264 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5] ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.881 ns                ;
; 11.869 ns                               ; 61.49 MHz ( period = 16.262 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[8] ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.880 ns                ;
; 11.870 ns                               ; 61.50 MHz ( period = 16.260 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.879 ns                ;
; 11.873 ns                               ; 61.52 MHz ( period = 16.254 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[8] ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.876 ns                ;
; 11.883 ns                               ; 61.60 MHz ( period = 16.234 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[8] ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.866 ns                ;
; 11.890 ns                               ; 61.65 MHz ( period = 16.220 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5] ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.859 ns                ;
; 11.900 ns                               ; 61.73 MHz ( period = 16.200 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[8] ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.849 ns                ;
; 11.905 ns                               ; 61.77 MHz ( period = 16.190 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3] ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.844 ns                ;
; 11.908 ns                               ; 61.79 MHz ( period = 16.184 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3] ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.841 ns                ;
; 11.929 ns                               ; 61.95 MHz ( period = 16.142 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6] ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.820 ns                ;
; 11.930 ns                               ; 61.96 MHz ( period = 16.140 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[7] ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.819 ns                ;
; 11.941 ns                               ; 62.04 MHz ( period = 16.118 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5] ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.808 ns                ;
; 11.948 ns                               ; 62.10 MHz ( period = 16.104 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[7] ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.801 ns                ;
; 11.955 ns                               ; 62.15 MHz ( period = 16.090 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.794 ns                ;
; 11.958 ns                               ; 62.17 MHz ( period = 16.084 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[7] ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.791 ns                ;
; 11.963 ns                               ; 62.21 MHz ( period = 16.074 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5] ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.786 ns                ;
; 11.978 ns                               ; 62.33 MHz ( period = 16.044 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3] ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.771 ns                ;
; 11.979 ns                               ; 62.34 MHz ( period = 16.042 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4] ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.770 ns                ;
; 11.981 ns                               ; 62.35 MHz ( period = 16.038 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3] ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.768 ns                ;
; 11.983 ns                               ; 62.37 MHz ( period = 16.034 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.766 ns                ;
; 11.992 ns                               ; 62.44 MHz ( period = 16.016 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.757 ns                ;
; 12.000 ns                               ; 62.50 MHz ( period = 16.000 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[8] ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.749 ns                ;
; 12.002 ns                               ; 62.52 MHz ( period = 15.996 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6] ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.747 ns                ;
; 12.018 ns                               ; 62.64 MHz ( period = 15.964 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.731 ns                ;
; 12.030 ns                               ; 62.74 MHz ( period = 15.940 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.719 ns                ;
; 12.031 ns                               ; 62.74 MHz ( period = 15.938 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[8] ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.718 ns                ;
; 12.044 ns                               ; 62.85 MHz ( period = 15.912 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[8] ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.705 ns                ;
; 12.052 ns                               ; 62.91 MHz ( period = 15.896 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4] ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.697 ns                ;
; 12.056 ns                               ; 62.94 MHz ( period = 15.888 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.693 ns                ;
; 12.058 ns                               ; 62.96 MHz ( period = 15.884 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5] ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.691 ns                ;
; 12.070 ns                               ; 63.05 MHz ( period = 15.860 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4] ; ASMI_interface:ASMI_int_inst|address[11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.679 ns                ;
; 12.073 ns                               ; 63.08 MHz ( period = 15.854 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6] ; ASMI_interface:ASMI_int_inst|address[11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.676 ns                ;
; 12.074 ns                               ; 63.08 MHz ( period = 15.852 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[7] ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.675 ns                ;
; 12.080 ns                               ; 63.13 MHz ( period = 15.840 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5] ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.669 ns                ;
; 12.080 ns                               ; 63.13 MHz ( period = 15.840 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|state[3]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.756 ns                 ; 7.676 ns                ;
; 12.086 ns                               ; 63.18 MHz ( period = 15.828 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5] ; ASMI_interface:ASMI_int_inst|address[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.663 ns                ;
; 12.090 ns                               ; 63.21 MHz ( period = 15.820 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.659 ns                ;
; 12.095 ns                               ; 63.25 MHz ( period = 15.810 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3] ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.654 ns                ;
; 12.098 ns                               ; 63.28 MHz ( period = 15.804 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3] ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.651 ns                ;
; 12.106 ns                               ; 63.34 MHz ( period = 15.788 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[7] ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.643 ns                ;
; 12.106 ns                               ; 63.34 MHz ( period = 15.788 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|state[3]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.756 ns                 ; 7.650 ns                ;
; 12.108 ns                               ; 63.36 MHz ( period = 15.784 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5] ; ASMI_interface:ASMI_int_inst|address[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.641 ns                ;
; 12.108 ns                               ; 63.36 MHz ( period = 15.784 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4] ; ASMI_interface:ASMI_int_inst|address[10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.641 ns                ;
; 12.111 ns                               ; 63.38 MHz ( period = 15.778 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6] ; ASMI_interface:ASMI_int_inst|address[10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.638 ns                ;
; 12.119 ns                               ; 63.44 MHz ( period = 15.762 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6] ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.749 ns                 ; 7.630 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                           ;                                          ;                                                                                               ;                                                                                               ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+---------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                    ; To                                          ; From Clock                                                                                    ; To Clock                                                                                      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+---------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -0.728 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[16]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.826 ns                  ; 3.554 ns                ;
; -0.537 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[19]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.826 ns                  ; 3.363 ns                ;
; -0.497 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[22]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.826 ns                  ; 3.323 ns                ;
; -0.492 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[23]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.826 ns                  ; 3.318 ns                ;
; -0.411 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[21]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.826 ns                  ; 3.237 ns                ;
; -0.411 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[20]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.826 ns                  ; 3.237 ns                ;
; -0.382 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[11]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.815 ns                  ; 3.197 ns                ;
; -0.376 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[9]           ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.815 ns                  ; 3.191 ns                ;
; -0.360 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[12]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.815 ns                  ; 3.175 ns                ;
; -0.360 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[13]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.815 ns                  ; 3.175 ns                ;
; -0.346 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[0]           ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.815 ns                  ; 3.161 ns                ;
; -0.333 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[18]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.826 ns                  ; 3.159 ns                ;
; -0.330 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[6]           ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.815 ns                  ; 3.145 ns                ;
; -0.327 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[2]           ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.815 ns                  ; 3.142 ns                ;
; -0.327 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[24]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.814 ns                  ; 3.141 ns                ;
; -0.326 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[26]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.814 ns                  ; 3.140 ns                ;
; -0.318 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[7]           ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.815 ns                  ; 3.133 ns                ;
; -0.292 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[5]           ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.815 ns                  ; 3.107 ns                ;
; -0.279 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[27]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.814 ns                  ; 3.093 ns                ;
; -0.275 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[30]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.814 ns                  ; 3.089 ns                ;
; -0.265 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[29]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.814 ns                  ; 3.079 ns                ;
; -0.252 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[1]           ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.815 ns                  ; 3.067 ns                ;
; -0.235 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[14]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.815 ns                  ; 3.050 ns                ;
; -0.234 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[8]           ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.815 ns                  ; 3.049 ns                ;
; -0.226 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[10]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.815 ns                  ; 3.041 ns                ;
; -0.184 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[4]           ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.815 ns                  ; 2.999 ns                ;
; -0.146 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[17]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.826 ns                  ; 2.972 ns                ;
; -0.143 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[31]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.814 ns                  ; 2.957 ns                ;
; -0.092 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[15]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.815 ns                  ; 2.907 ns                ;
; -0.015 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[3]           ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.815 ns                  ; 2.830 ns                ;
; 0.013 ns                                ; None                                                ; EEPROM:EEPROM_inst|This_IP[28]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.814 ns                  ; 2.801 ns                ;
; 0.050 ns                                ; None                                                ; EEPROM:EEPROM_inst|This_IP[25]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.814 ns                  ; 2.764 ns                ;
; 1.128 ns                                ; None                                                ; EEPROM:EEPROM_inst|IP_ready             ; read_IP                                     ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.815 ns                  ; 1.687 ns                ;
; 1.197 ns                                ; None                                                ; EEPROM:EEPROM_inst|IP_ready             ; start_up[0]                                 ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.814 ns                  ; 1.617 ns                ;
; 1.387 ns                                ; None                                                ; EEPROM:EEPROM_inst|MAC_ready            ; start_up[1]                                 ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.814 ns                  ; 1.427 ns                ;
; 1.478 ns                                ; None                                                ; EEPROM:EEPROM_inst|IP_ready             ; write_PHY                                   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.815 ns                  ; 1.337 ns                ;
; 1.485 ns                                ; None                                                ; EEPROM:EEPROM_inst|MAC_ready            ; read_IP                                     ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.815 ns                  ; 1.330 ns                ;
; 1.668 ns                                ; None                                                ; EEPROM:EEPROM_inst|MAC_ready            ; read_MAC                                    ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.814 ns                  ; 1.146 ns                ;
; 1.711 ns                                ; None                                                ; EEPROM:EEPROM_inst|MAC_ready            ; start_up[0]                                 ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.814 ns                  ; 1.103 ns                ;
; 11.150 ns                               ; 17.33 MHz ( period = 57.700 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[5]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.763 ns                 ; 28.613 ns               ;
; 11.188 ns                               ; 17.35 MHz ( period = 57.624 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.763 ns                 ; 28.575 ns               ;
; 11.370 ns                               ; 17.46 MHz ( period = 57.260 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.772 ns                 ; 28.402 ns               ;
; 11.376 ns                               ; 17.47 MHz ( period = 57.248 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[5]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.749 ns                 ; 28.373 ns               ;
; 11.414 ns                               ; 17.49 MHz ( period = 57.172 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.749 ns                 ; 28.335 ns               ;
; 11.596 ns                               ; 17.60 MHz ( period = 56.808 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.758 ns                 ; 28.162 ns               ;
; 11.894 ns                               ; 17.79 MHz ( period = 56.212 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.757 ns                 ; 27.863 ns               ;
; 11.952 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[8]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.754 ns                 ; 7.802 ns                ;
; 11.956 ns                               ; 17.83 MHz ( period = 56.088 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.772 ns                 ; 27.816 ns               ;
; 12.120 ns                               ; 17.93 MHz ( period = 55.760 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.743 ns                 ; 27.623 ns               ;
; 12.128 ns                               ; 17.94 MHz ( period = 55.744 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.763 ns                 ; 27.635 ns               ;
; 12.182 ns                               ; 17.97 MHz ( period = 55.636 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.758 ns                 ; 27.576 ns               ;
; 12.198 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|rdaddress[8]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.754 ns                 ; 7.556 ns                ;
; 12.214 ns                               ; 17.99 MHz ( period = 55.572 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.763 ns                 ; 27.549 ns               ;
; 12.354 ns                               ; 18.09 MHz ( period = 55.292 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.749 ns                 ; 27.395 ns               ;
; 12.440 ns                               ; 18.14 MHz ( period = 55.120 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.749 ns                 ; 27.309 ns               ;
; 12.804 ns                               ; 18.39 MHz ( period = 54.392 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.751 ns                 ; 26.947 ns               ;
; 12.836 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[5]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.769 ns                 ; 6.933 ns                ;
; 12.836 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[2]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.769 ns                 ; 6.933 ns                ;
; 13.030 ns                               ; 18.54 MHz ( period = 53.940 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.737 ns                 ; 26.707 ns               ;
; 13.082 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|rdaddress[5]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.769 ns                 ; 6.687 ns                ;
; 13.082 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|rdaddress[2]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.769 ns                 ; 6.687 ns                ;
; 13.881 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[4]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.779 ns                 ; 5.898 ns                ;
; 13.964 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[7]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.769 ns                 ; 5.805 ns                ;
; 13.996 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[6]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.779 ns                 ; 5.783 ns                ;
; 14.127 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|rdaddress[4]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.779 ns                 ; 5.652 ns                ;
; 14.153 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|state_Tx.SPECTRUM        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.779 ns                 ; 5.626 ns                ;
; 14.210 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|rdaddress[7]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.769 ns                 ; 5.559 ns                ;
; 14.242 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|rdaddress[6]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.779 ns                 ; 5.537 ns                ;
; 14.399 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|state_Tx.SPECTRUM        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.779 ns                 ; 5.380 ns                ;
; 14.542 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|state_Tx.RESET           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.780 ns                 ; 5.238 ns                ;
; 14.788 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|state_Tx.RESET           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.780 ns                 ; 4.992 ns                ;
; 14.903 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|state_Tx.METIS_DISCOVERY ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.764 ns                 ; 4.861 ns                ;
; 15.149 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|state_Tx.METIS_DISCOVERY ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.764 ns                 ; 4.615 ns                ;
; 15.181 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[3]           ; Tx_MAC:Tx_MAC_inst|Tx_data[5]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.818 ns                 ; 27.637 ns               ;
; 15.203 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[23]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.829 ns                 ; 27.626 ns               ;
; 15.219 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[3]           ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.818 ns                 ; 27.599 ns               ;
; 15.241 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[23]          ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.829 ns                 ; 27.588 ns               ;
; 15.263 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|frame[1]                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.784 ns                 ; 4.521 ns                ;
; 15.263 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|frame[2]                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.784 ns                 ; 4.521 ns                ;
; 15.263 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|frame[0]                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.784 ns                 ; 4.521 ns                ;
; 15.335 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[5]           ; Tx_MAC:Tx_MAC_inst|Tx_data[5]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.818 ns                 ; 27.483 ns               ;
; 15.346 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[16]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.829 ns                 ; 27.483 ns               ;
; 15.373 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[4]           ; Tx_MAC:Tx_MAC_inst|Tx_data[5]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.818 ns                 ; 27.445 ns               ;
; 15.373 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[5]           ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.818 ns                 ; 27.445 ns               ;
; 15.384 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[16]          ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.829 ns                 ; 27.445 ns               ;
; 15.401 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[3]           ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.827 ns                 ; 27.426 ns               ;
; 15.411 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[4]           ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.818 ns                 ; 27.407 ns               ;
; 15.423 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[23]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.838 ns                 ; 27.415 ns               ;
; 15.465 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[16]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.838 ns                 ; 27.373 ns               ;
; 15.500 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[4]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.831 ns                 ; 27.331 ns               ;
; 15.509 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|frame[1]                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.784 ns                 ; 4.275 ns                ;
; 15.509 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|frame[2]                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.784 ns                 ; 4.275 ns                ;
; 15.509 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|frame[0]                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.784 ns                 ; 4.275 ns                ;
; 15.538 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[4]          ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.831 ns                 ; 27.293 ns               ;
; 15.547 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[17]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.829 ns                 ; 27.282 ns               ;
; 15.549 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[6]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.817 ns                 ; 27.268 ns               ;
; 15.555 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[5]           ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.827 ns                 ; 27.272 ns               ;
; 15.566 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[18]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.829 ns                 ; 27.263 ns               ;
; 15.568 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[5]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.817 ns                 ; 27.249 ns               ;
; 15.585 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[17]          ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.829 ns                 ; 27.244 ns               ;
; 15.587 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[6]           ; Tx_MAC:Tx_MAC_inst|Tx_data[5]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.818 ns                 ; 27.231 ns               ;
; 15.587 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[6]          ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.817 ns                 ; 27.230 ns               ;
; 15.593 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[4]           ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.827 ns                 ; 27.234 ns               ;
; 15.601 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|state_Tx.UDP             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.785 ns                 ; 4.184 ns                ;
; 15.604 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[18]          ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.829 ns                 ; 27.225 ns               ;
; 15.606 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[5]          ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.817 ns                 ; 27.211 ns               ;
; 15.625 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[6]           ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.818 ns                 ; 27.193 ns               ;
; 15.666 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[17]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.838 ns                 ; 27.172 ns               ;
; 15.672 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[24]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.817 ns                 ; 27.145 ns               ;
; 15.685 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[18]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.838 ns                 ; 27.153 ns               ;
; 15.710 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[24]          ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.817 ns                 ; 27.107 ns               ;
; 15.720 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[4]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.840 ns                 ; 27.120 ns               ;
; 15.738 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[3]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.804 ns                 ; 27.066 ns               ;
; 15.738 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|erase_done_ACK           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.773 ns                 ; 4.035 ns                ;
; 15.743 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|send_more_ACK            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.773 ns                 ; 4.030 ns                ;
; 15.751 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[20]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.829 ns                 ; 27.078 ns               ;
; 15.766 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[21]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.829 ns                 ; 27.063 ns               ;
; 15.769 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[6]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.826 ns                 ; 27.057 ns               ;
; 15.776 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[3]          ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.804 ns                 ; 27.028 ns               ;
; 15.788 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[5]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.826 ns                 ; 27.038 ns               ;
; 15.789 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[20]          ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.829 ns                 ; 27.040 ns               ;
; 15.794 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[19]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.829 ns                 ; 27.035 ns               ;
; 15.804 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[21]          ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.829 ns                 ; 27.025 ns               ;
; 15.807 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[6]           ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.827 ns                 ; 27.020 ns               ;
; 15.832 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[19]          ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.829 ns                 ; 26.997 ns               ;
; 15.843 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[22]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.829 ns                 ; 26.986 ns               ;
; 15.847 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|state_Tx.UDP             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.785 ns                 ; 3.938 ns                ;
; 15.881 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[22]          ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.829 ns                 ; 26.948 ns               ;
; 15.884 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[1]           ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.827 ns                 ; 26.943 ns               ;
; 15.892 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[24]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.826 ns                 ; 26.934 ns               ;
; 15.925 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[3]           ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.812 ns                 ; 26.887 ns               ;
; 15.930 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[1]           ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.812 ns                 ; 26.882 ns               ;
; 15.947 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[1]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.814 ns                 ; 26.867 ns               ;
; 15.947 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[23]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.823 ns                 ; 26.876 ns               ;
; 15.958 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[3]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.813 ns                 ; 26.855 ns               ;
; 15.971 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[20]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.838 ns                 ; 26.867 ns               ;
; 15.986 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[21]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.838 ns                 ; 26.852 ns               ;
; 15.987 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[3]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.827 ns                 ; 26.840 ns               ;
; 15.989 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[16]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.823 ns                 ; 26.834 ns               ;
; 15.993 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[1]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.799 ns                 ; 26.806 ns               ;
; 16.009 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[23]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.838 ns                 ; 26.829 ns               ;
; 16.012 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|send_more_ACK            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.773 ns                 ; 3.761 ns                ;
; 16.014 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[19]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.838 ns                 ; 26.824 ns               ;
; 16.047 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[7]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.817 ns                 ; 26.770 ns               ;
; 16.063 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[22]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.838 ns                 ; 26.775 ns               ;
; 16.073 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[16]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.838 ns                 ; 26.765 ns               ;
; 16.079 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[5]           ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.812 ns                 ; 26.733 ns               ;
; 16.085 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[7]          ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.817 ns                 ; 26.732 ns               ;
; 16.100 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[1]           ; Tx_MAC:Tx_MAC_inst|Tx_data[5]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.818 ns                 ; 26.718 ns               ;
; 16.109 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[25]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.817 ns                 ; 26.708 ns               ;
; 16.117 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[4]           ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.812 ns                 ; 26.695 ns               ;
; 16.138 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[1]           ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.818 ns                 ; 26.680 ns               ;
; 16.141 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[5]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.827 ns                 ; 26.686 ns               ;
; 16.147 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[25]          ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.817 ns                 ; 26.670 ns               ;
; 16.152 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[12]         ; Tx_MAC:Tx_MAC_inst|Tx_data[5]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.803 ns                 ; 26.651 ns               ;
; 16.159 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[3]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.818 ns                 ; 26.659 ns               ;
; 16.163 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[1]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.805 ns                 ; 26.642 ns               ;
; 16.177 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[8]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.817 ns                 ; 26.640 ns               ;
; 16.179 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[4]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.827 ns                 ; 26.648 ns               ;
; 16.181 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[23]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.829 ns                 ; 26.648 ns               ;
; 16.190 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[12]         ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.803 ns                 ; 26.613 ns               ;
; 16.190 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[17]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.823 ns                 ; 26.633 ns               ;
; 16.201 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[1]          ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.805 ns                 ; 26.604 ns               ;
; 16.209 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[18]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.823 ns                 ; 26.614 ns               ;
; 16.211 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[2]           ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.827 ns                 ; 26.616 ns               ;
; 16.215 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[8]          ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.817 ns                 ; 26.602 ns               ;
; 16.220 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[7]           ; Tx_MAC:Tx_MAC_inst|Tx_data[5]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.818 ns                 ; 26.598 ns               ;
; 16.233 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[2]           ; Tx_MAC:Tx_MAC_inst|Tx_data[5]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.818 ns                 ; 26.585 ns               ;
; 16.244 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[4]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.825 ns                 ; 26.581 ns               ;
; 16.245 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[3]           ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.818 ns                 ; 26.573 ns               ;
; 16.257 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[2]           ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.812 ns                 ; 26.555 ns               ;
; 16.258 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[7]           ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.818 ns                 ; 26.560 ns               ;
; 16.262 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[0]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.814 ns                 ; 26.552 ns               ;
; 16.267 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[23]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.829 ns                 ; 26.562 ns               ;
; 16.267 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[7]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.826 ns                 ; 26.559 ns               ;
; 16.271 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[2]           ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.818 ns                 ; 26.547 ns               ;
; 16.274 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[17]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.838 ns                 ; 26.564 ns               ;
; 16.280 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[0]           ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.827 ns                 ; 26.547 ns               ;
; 16.287 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[0]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.805 ns                 ; 26.518 ns               ;
; 16.293 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[6]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.811 ns                 ; 26.518 ns               ;
; 16.305 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[0]           ; Tx_MAC:Tx_MAC_inst|Tx_data[5]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.818 ns                 ; 26.513 ns               ;
; 16.306 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[4]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.840 ns                 ; 26.534 ns               ;
; 16.308 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[0]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.799 ns                 ; 26.491 ns               ;
; 16.312 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[5]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.811 ns                 ; 26.499 ns               ;
; 16.313 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[5]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.818 ns                 ; 26.505 ns               ;
; 16.320 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[9]           ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.827 ns                 ; 26.507 ns               ;
; 16.323 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[8]           ; Tx_MAC:Tx_MAC_inst|Tx_data[5]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.818 ns                 ; 26.495 ns               ;
; 16.324 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[16]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.829 ns                 ; 26.505 ns               ;
; 16.325 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[0]          ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.805 ns                 ; 26.480 ns               ;
; 16.326 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[0]           ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.812 ns                 ; 26.486 ns               ;
; 16.329 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[25]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.826 ns                 ; 26.497 ns               ;
; 16.331 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[16]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.829 ns                 ; 26.498 ns               ;
; 16.331 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[6]           ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.812 ns                 ; 26.481 ns               ;
; 16.333 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[14]         ; Tx_MAC:Tx_MAC_inst|Tx_data[5]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.803 ns                 ; 26.470 ns               ;
; 16.343 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[0]           ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.818 ns                 ; 26.475 ns               ;
; 16.351 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[4]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.818 ns                 ; 26.467 ns               ;
; 16.355 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[6]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.826 ns                 ; 26.471 ns               ;
; 16.361 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[8]           ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.818 ns                 ; 26.457 ns               ;
; 16.366 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[9]           ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.812 ns                 ; 26.446 ns               ;
; 16.371 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[14]         ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.803 ns                 ; 26.432 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                         ;                                             ;                                                                                               ;                                                                                               ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+---------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                         ; To                                           ; From Clock                                                                                    ; To Clock                                                                                      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -2.631 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.239 ns                 ; 2.392 ns                ;
; -2.500 ns                               ; None                                                ; IF_Mic_boost                                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.239 ns                 ; 2.261 ns                ;
; -2.418 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.239 ns                 ; 2.179 ns                ;
; -2.287 ns                               ; None                                                ; IF_Mic_boost                                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.239 ns                 ; 2.048 ns                ;
; -2.000 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.239 ns                 ; 1.761 ns                ;
; -1.997 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.239 ns                 ; 1.758 ns                ;
; -1.996 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.239 ns                 ; 1.757 ns                ;
; -1.995 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.239 ns                 ; 1.756 ns                ;
; -1.983 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.239 ns                 ; 1.744 ns                ;
; -1.869 ns                               ; None                                                ; IF_Mic_boost                                 ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.239 ns                 ; 1.630 ns                ;
; -1.866 ns                               ; None                                                ; IF_Mic_boost                                 ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.239 ns                 ; 1.627 ns                ;
; -1.865 ns                               ; None                                                ; IF_Mic_boost                                 ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.239 ns                 ; 1.626 ns                ;
; -1.864 ns                               ; None                                                ; IF_Mic_boost                                 ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.239 ns                 ; 1.625 ns                ;
; -1.852 ns                               ; None                                                ; IF_Mic_boost                                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.239 ns                 ; 1.613 ns                ;
; -1.781 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.241 ns                 ; 1.540 ns                ;
; -1.600 ns                               ; None                                                ; IF_Mic_boost                                 ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.241 ns                 ; 1.359 ns                ;
; -1.580 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.241 ns                 ; 1.339 ns                ;
; -1.098 ns                               ; None                                                ; IF_Mic_boost                                 ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.239 ns                 ; 0.859 ns                ;
; -1.086 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.239 ns                 ; 0.847 ns                ;
; 5.563 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.719 ns                  ; 4.156 ns                ;
; 5.563 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.719 ns                  ; 4.156 ns                ;
; 5.563 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.719 ns                  ; 4.156 ns                ;
; 5.563 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.719 ns                  ; 4.156 ns                ;
; 5.811 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.719 ns                  ; 3.908 ns                ;
; 6.411 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.720 ns                  ; 3.309 ns                ;
; 6.516 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.720 ns                  ; 3.204 ns                ;
; 6.516 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.720 ns                  ; 3.204 ns                ;
; 6.516 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|data[7][4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.720 ns                  ; 3.204 ns                ;
; 7.206 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.720 ns                  ; 2.514 ns                ;
; 1243.827 ns                             ; 162.00 MHz ( period = 6.173 ns )                    ; I2C_Master:I2C_Master_inst|setup[1]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 5.931 ns                ;
; 1244.170 ns                             ; 171.53 MHz ( period = 5.830 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 5.591 ns                ;
; 1244.221 ns                             ; 173.04 MHz ( period = 5.779 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 5.540 ns                ;
; 1244.441 ns                             ; 179.89 MHz ( period = 5.559 ns )                    ; I2C_Master:I2C_Master_inst|data[7][0]        ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 5.319 ns                ;
; 1244.504 ns                             ; 181.95 MHz ( period = 5.496 ns )                    ; I2C_Master:I2C_Master_inst|data[7][4]        ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 5.256 ns                ;
; 1244.511 ns                             ; 182.18 MHz ( period = 5.489 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 5.250 ns                ;
; 1244.577 ns                             ; 184.40 MHz ( period = 5.423 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 5.184 ns                ;
; 1244.633 ns                             ; 186.32 MHz ( period = 5.367 ns )                    ; I2C_Master:I2C_Master_inst|data[7][2]        ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 5.127 ns                ;
; 1244.901 ns                             ; 196.12 MHz ( period = 5.099 ns )                    ; I2C_Master:I2C_Master_inst|setup[0]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 4.857 ns                ;
; 1244.977 ns                             ; 199.08 MHz ( period = 5.023 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.783 ns                ;
; 1244.977 ns                             ; 199.08 MHz ( period = 5.023 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.783 ns                ;
; 1244.977 ns                             ; 199.08 MHz ( period = 5.023 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.783 ns                ;
; 1244.977 ns                             ; 199.08 MHz ( period = 5.023 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.783 ns                ;
; 1245.148 ns                             ; 206.10 MHz ( period = 4.852 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.612 ns                ;
; 1245.148 ns                             ; 206.10 MHz ( period = 4.852 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.612 ns                ;
; 1245.148 ns                             ; 206.10 MHz ( period = 4.852 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.612 ns                ;
; 1245.148 ns                             ; 206.10 MHz ( period = 4.852 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.612 ns                ;
; 1245.225 ns                             ; 209.42 MHz ( period = 4.775 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.535 ns                ;
; 1245.232 ns                             ; 209.73 MHz ( period = 4.768 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 4.525 ns                ;
; 1245.232 ns                             ; 209.73 MHz ( period = 4.768 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 4.525 ns                ;
; 1245.232 ns                             ; 209.73 MHz ( period = 4.768 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 4.525 ns                ;
; 1245.232 ns                             ; 209.73 MHz ( period = 4.768 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 4.525 ns                ;
; 1245.264 ns                             ; 211.15 MHz ( period = 4.736 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 4.499 ns                ;
; 1245.320 ns                             ; 213.68 MHz ( period = 4.680 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.440 ns                ;
; 1245.320 ns                             ; 213.68 MHz ( period = 4.680 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.440 ns                ;
; 1245.320 ns                             ; 213.68 MHz ( period = 4.680 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.440 ns                ;
; 1245.320 ns                             ; 213.68 MHz ( period = 4.680 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.440 ns                ;
; 1245.338 ns                             ; 214.50 MHz ( period = 4.662 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 4.420 ns                ;
; 1245.396 ns                             ; 217.20 MHz ( period = 4.604 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.364 ns                ;
; 1245.435 ns                             ; 219.06 MHz ( period = 4.565 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 4.328 ns                ;
; 1245.480 ns                             ; 221.24 MHz ( period = 4.520 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 4.277 ns                ;
; 1245.568 ns                             ; 225.63 MHz ( period = 4.432 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.192 ns                ;
; 1245.607 ns                             ; 227.63 MHz ( period = 4.393 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 4.156 ns                ;
; 1245.826 ns                             ; 239.58 MHz ( period = 4.174 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 3.931 ns                ;
; 1245.826 ns                             ; 239.58 MHz ( period = 4.174 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 3.931 ns                ;
; 1245.826 ns                             ; 239.58 MHz ( period = 4.174 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 3.931 ns                ;
; 1245.826 ns                             ; 239.58 MHz ( period = 4.174 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 3.931 ns                ;
; 1245.844 ns                             ; 240.62 MHz ( period = 4.156 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 3.913 ns                ;
; 1245.844 ns                             ; 240.62 MHz ( period = 4.156 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 3.913 ns                ;
; 1245.844 ns                             ; 240.62 MHz ( period = 4.156 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 3.913 ns                ;
; 1245.844 ns                             ; 240.62 MHz ( period = 4.156 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 3.913 ns                ;
; 1245.896 ns                             ; 243.66 MHz ( period = 4.104 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 3.865 ns                ;
; 1245.917 ns                             ; 244.92 MHz ( period = 4.083 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 3.842 ns                ;
; 1245.917 ns                             ; 244.92 MHz ( period = 4.083 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 3.842 ns                ;
; 1245.917 ns                             ; 244.92 MHz ( period = 4.083 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 3.842 ns                ;
; 1245.917 ns                             ; 244.92 MHz ( period = 4.083 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 3.842 ns                ;
; 1245.943 ns                             ; 246.49 MHz ( period = 4.057 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 3.815 ns                ;
; 1246.017 ns                             ; 251.07 MHz ( period = 3.983 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.743 ns                ;
; 1246.017 ns                             ; 251.07 MHz ( period = 3.983 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.743 ns                ;
; 1246.017 ns                             ; 251.07 MHz ( period = 3.983 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.743 ns                ;
; 1246.017 ns                             ; 251.07 MHz ( period = 3.983 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.743 ns                ;
; 1246.067 ns                             ; 254.26 MHz ( period = 3.933 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 3.694 ns                ;
; 1246.070 ns                             ; 254.45 MHz ( period = 3.930 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 3.688 ns                ;
; 1246.074 ns                             ; 254.71 MHz ( period = 3.926 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 3.683 ns                ;
; 1246.092 ns                             ; 255.89 MHz ( period = 3.908 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 3.665 ns                ;
; 1246.165 ns                             ; 260.76 MHz ( period = 3.835 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 3.594 ns                ;
; 1246.172 ns                             ; 261.23 MHz ( period = 3.828 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 3.591 ns                ;
; 1246.174 ns                             ; 261.37 MHz ( period = 3.826 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.586 ns                ;
; 1246.174 ns                             ; 261.37 MHz ( period = 3.826 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.586 ns                ;
; 1246.174 ns                             ; 261.37 MHz ( period = 3.826 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.586 ns                ;
; 1246.174 ns                             ; 261.37 MHz ( period = 3.826 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.586 ns                ;
; 1246.213 ns                             ; 264.06 MHz ( period = 3.787 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.547 ns                ;
; 1246.239 ns                             ; 265.89 MHz ( period = 3.761 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 3.524 ns                ;
; 1246.239 ns                             ; 265.89 MHz ( period = 3.761 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 3.522 ns                ;
; 1246.263 ns                             ; 267.59 MHz ( period = 3.737 ns )                    ; I2C_Master:I2C_Master_inst|setup[2]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 3.495 ns                ;
; 1246.265 ns                             ; 267.74 MHz ( period = 3.735 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.495 ns                ;
; 1246.343 ns                             ; 273.45 MHz ( period = 3.657 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 3.420 ns                ;
; 1246.363 ns                             ; 274.95 MHz ( period = 3.637 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 3.400 ns                ;
; 1246.394 ns                             ; 277.32 MHz ( period = 3.606 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 3.369 ns                ;
; 1246.422 ns                             ; 279.49 MHz ( period = 3.578 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.338 ns                ;
; 1246.490 ns                             ; 284.90 MHz ( period = 3.510 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.270 ns                ;
; 1246.490 ns                             ; 284.90 MHz ( period = 3.510 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.270 ns                ;
; 1246.515 ns                             ; 286.94 MHz ( period = 3.485 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 3.248 ns                ;
; 1246.534 ns                             ; 288.52 MHz ( period = 3.466 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 3.229 ns                ;
; 1246.565 ns                             ; 291.12 MHz ( period = 3.435 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 3.193 ns                ;
; 1246.617 ns                             ; 295.60 MHz ( period = 3.383 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 3.141 ns                ;
; 1246.626 ns                             ; 296.38 MHz ( period = 3.374 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 3.136 ns                ;
; 1246.646 ns                             ; 298.15 MHz ( period = 3.354 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 3.115 ns                ;
; 1246.667 ns                             ; 300.03 MHz ( period = 3.333 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 3.091 ns                ;
; 1246.667 ns                             ; 300.03 MHz ( period = 3.333 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 3.091 ns                ;
; 1246.667 ns                             ; 300.03 MHz ( period = 3.333 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|data[7][4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 3.091 ns                ;
; 1246.706 ns                             ; 303.58 MHz ( period = 3.294 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 3.057 ns                ;
; 1246.713 ns                             ; 304.23 MHz ( period = 3.287 ns )                    ; I2C_Master:I2C_Master_inst|setup[0]          ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.047 ns                ;
; 1246.806 ns                             ; 313.09 MHz ( period = 3.194 ns )                    ; I2C_Master:I2C_Master_inst|setup[1]          ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.954 ns                ;
; 1246.806 ns                             ; 313.09 MHz ( period = 3.194 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 2.955 ns                ;
; 1246.817 ns                             ; 314.17 MHz ( period = 3.183 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 2.945 ns                ;
; 1246.818 ns                             ; 314.27 MHz ( period = 3.182 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 2.944 ns                ;
; 1246.821 ns                             ; 314.56 MHz ( period = 3.179 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 2.941 ns                ;
; 1246.822 ns                             ; 314.66 MHz ( period = 3.178 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 2.940 ns                ;
; 1246.823 ns                             ; 314.76 MHz ( period = 3.177 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 2.939 ns                ;
; 1246.830 ns                             ; 315.46 MHz ( period = 3.170 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 2.933 ns                ;
; 1246.832 ns                             ; 315.66 MHz ( period = 3.168 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 2.931 ns                ;
; 1246.835 ns                             ; 315.96 MHz ( period = 3.165 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 2.923 ns                ;
; 1246.910 ns                             ; 323.62 MHz ( period = 3.090 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 2.848 ns                ;
; 1246.910 ns                             ; 323.62 MHz ( period = 3.090 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 2.848 ns                ;
; 1246.910 ns                             ; 323.62 MHz ( period = 3.090 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|data[7][4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 2.848 ns                ;
; 1246.920 ns                             ; 324.68 MHz ( period = 3.080 ns )                    ; I2C_Master:I2C_Master_inst|setup[0]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.840 ns                ;
; 1246.941 ns                             ; 326.90 MHz ( period = 3.059 ns )                    ; I2C_Master:I2C_Master_inst|setup[1]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.819 ns                ;
; 1246.986 ns                             ; 331.79 MHz ( period = 3.014 ns )                    ; I2C_Master:I2C_Master_inst|previous_line_in  ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.774 ns                ;
; 1246.997 ns                             ; 333.00 MHz ( period = 3.003 ns )                    ; I2C_Master:I2C_Master_inst|previous_mic_gain ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.763 ns                ;
; 1247.021 ns                             ; 335.68 MHz ( period = 2.979 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 2.742 ns                ;
; 1247.023 ns                             ; 335.91 MHz ( period = 2.977 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 2.740 ns                ;
; 1247.046 ns                             ; 338.52 MHz ( period = 2.954 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 2.716 ns                ;
; 1247.061 ns                             ; 340.25 MHz ( period = 2.939 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 2.697 ns                ;
; 1247.061 ns                             ; 340.25 MHz ( period = 2.939 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 2.697 ns                ;
; 1247.061 ns                             ; 340.25 MHz ( period = 2.939 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|data[7][4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.758 ns               ; 2.697 ns                ;
; 1247.067 ns                             ; 340.95 MHz ( period = 2.933 ns )                    ; I2C_Master:I2C_Master_inst|setup[2]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.693 ns                ;
; 1247.128 ns                             ; 348.19 MHz ( period = 2.872 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.632 ns                ;
; 1247.133 ns                             ; 348.80 MHz ( period = 2.867 ns )                    ; I2C_Master:I2C_Master_inst|setup[0]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.627 ns                ;
; 1247.144 ns                             ; 350.14 MHz ( period = 2.856 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 2.617 ns                ;
; 1247.154 ns                             ; 351.37 MHz ( period = 2.846 ns )                    ; I2C_Master:I2C_Master_inst|setup[1]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.606 ns                ;
; 1247.199 ns                             ; 357.02 MHz ( period = 2.801 ns )                    ; I2C_Master:I2C_Master_inst|previous_line_in  ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.561 ns                ;
; 1247.210 ns                             ; 358.42 MHz ( period = 2.790 ns )                    ; I2C_Master:I2C_Master_inst|previous_mic_gain ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.550 ns                ;
; 1247.211 ns                             ; 358.55 MHz ( period = 2.789 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.549 ns                ;
; 1247.214 ns                             ; 358.94 MHz ( period = 2.786 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.546 ns                ;
; 1247.215 ns                             ; 359.07 MHz ( period = 2.785 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.545 ns                ;
; 1247.216 ns                             ; 359.20 MHz ( period = 2.784 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.544 ns                ;
; 1247.248 ns                             ; 363.37 MHz ( period = 2.752 ns )                    ; I2C_Master:I2C_Master_inst|setup[3]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.512 ns                ;
; 1247.261 ns                             ; 365.10 MHz ( period = 2.739 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.499 ns                ;
; 1247.261 ns                             ; 365.10 MHz ( period = 2.739 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.499 ns                ;
; 1247.261 ns                             ; 365.10 MHz ( period = 2.739 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|data[7][4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.499 ns                ;
; 1247.280 ns                             ; 367.65 MHz ( period = 2.720 ns )                    ; I2C_Master:I2C_Master_inst|setup[2]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.480 ns                ;
; 1247.299 ns                             ; 370.23 MHz ( period = 2.701 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.461 ns                ;
; 1247.325 ns                             ; 373.83 MHz ( period = 2.675 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 2.437 ns                ;
; 1247.325 ns                             ; 373.83 MHz ( period = 2.675 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 2.437 ns                ;
; 1247.461 ns                             ; 393.86 MHz ( period = 2.539 ns )                    ; I2C_Master:I2C_Master_inst|setup[3]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.299 ns                ;
; 1247.474 ns                             ; 395.88 MHz ( period = 2.526 ns )                    ; I2C_Master:I2C_Master_inst|setup[0]          ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.286 ns                ;
; 1247.477 ns                             ; 396.35 MHz ( period = 2.523 ns )                    ; I2C_Master:I2C_Master_inst|setup[0]          ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.283 ns                ;
; 1247.479 ns                             ; 396.67 MHz ( period = 2.521 ns )                    ; I2C_Master:I2C_Master_inst|setup[0]          ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.281 ns                ;
; 1247.481 ns                             ; 396.98 MHz ( period = 2.519 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.279 ns                ;
; 1247.484 ns                             ; 397.46 MHz ( period = 2.516 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.276 ns                ;
; 1247.485 ns                             ; 397.61 MHz ( period = 2.515 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.275 ns                ;
; 1247.486 ns                             ; 397.77 MHz ( period = 2.514 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.274 ns                ;
; 1247.495 ns                             ; 399.20 MHz ( period = 2.505 ns )                    ; I2C_Master:I2C_Master_inst|setup[1]          ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.265 ns                ;
; 1247.498 ns                             ; 399.68 MHz ( period = 2.502 ns )                    ; I2C_Master:I2C_Master_inst|setup[1]          ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.262 ns                ;
; 1247.500 ns                             ; 400.00 MHz ( period = 2.500 ns )                    ; I2C_Master:I2C_Master_inst|setup[1]          ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.260 ns                ;
; 1247.568 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[0]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.192 ns                ;
; 1247.574 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.186 ns                ;
; 1247.574 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.186 ns                ;
; 1247.589 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[1]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.171 ns                ;
; 1247.617 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|previous_line_in  ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.143 ns                ;
; 1247.620 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|previous_line_in  ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.140 ns                ;
; 1247.621 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[2]          ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.139 ns                ;
; 1247.621 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|previous_line_in  ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.139 ns                ;
; 1247.622 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|previous_line_in  ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.138 ns                ;
; 1247.624 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[2]          ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.136 ns                ;
; 1247.625 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[2]          ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.135 ns                ;
; 1247.626 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[2]          ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.134 ns                ;
; 1247.628 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|previous_mic_gain ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.132 ns                ;
; 1247.631 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|previous_mic_gain ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.129 ns                ;
; 1247.632 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|previous_mic_gain ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.128 ns                ;
; 1247.633 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|previous_mic_gain ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.127 ns                ;
; 1247.634 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|previous_line_in  ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.126 ns                ;
; 1247.645 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|previous_mic_gain ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.115 ns                ;
; 1247.715 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[2]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.045 ns                ;
; 1247.733 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.027 ns                ;
; 1247.733 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.027 ns                ;
; 1247.733 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.027 ns                ;
; 1247.777 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.983 ns                ;
; 1247.802 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[3]          ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.958 ns                ;
; 1247.805 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[3]          ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.955 ns                ;
; 1247.806 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[3]          ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.954 ns                ;
; 1247.807 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[3]          ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.953 ns                ;
; 1247.827 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.933 ns                ;
; 1247.829 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.931 ns                ;
; 1247.832 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.928 ns                ;
; 1247.833 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.927 ns                ;
; 1247.834 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.926 ns                ;
; 1247.886 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|SCL_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.762 ns               ; 1.876 ns                ;
; 1247.896 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[3]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.864 ns                ;
; 1248.045 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.715 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                              ;                                              ;                                                                                               ;                                                                                               ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PHY_CLK125'                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------+---------------------------------------+-----------------------------------------------------------------------------------------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                               ; To                                    ; From Clock                                                                                    ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------+---------------------------------------+-----------------------------------------------------------------------------------------------+------------+-----------------------------+---------------------------+-------------------------+
; -2.084 ns                               ; None                                                ; IF_Right_Data[3]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[3]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.818 ns                ;
; -2.084 ns                               ; None                                                ; IF_Q_PWM[9]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[9]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.818 ns                ;
; -2.083 ns                               ; None                                                ; IF_Q_PWM[2]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[2]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.817 ns                ;
; -2.081 ns                               ; None                                                ; IF_I_PWM[13]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[29]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.263 ns                 ; 0.818 ns                ;
; -1.940 ns                               ; None                                                ; Tx_fifo_ctrl:TXFC|AD_state.AD_WAIT ; NWire_rcv:MDC[0].M_IQ|DIFF_CLK.ia0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.687 ns                ;
; -1.937 ns                               ; None                                                ; sp_rcv_ctrl:SPC|spd_ack            ; NWire_rcv:SPD|DIFF_CLK.ia0            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.684 ns                ;
; -1.927 ns                               ; None                                                ; IF_Left_Data[14]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[30] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.661 ns                ;
; -1.927 ns                               ; None                                                ; IF_Left_Data[2]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.661 ns                ;
; -1.927 ns                               ; None                                                ; IF_Right_Data[15]                  ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.661 ns                ;
; -1.927 ns                               ; None                                                ; IF_Right_Data[11]                  ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.661 ns                ;
; -1.927 ns                               ; None                                                ; IF_Right_Data[6]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[6]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.661 ns                ;
; -1.927 ns                               ; None                                                ; IF_Right_Data[0]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[0]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.661 ns                ;
; -1.927 ns                               ; None                                                ; IF_I_PWM[11]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[27]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.661 ns                ;
; -1.927 ns                               ; None                                                ; IF_I_PWM[6]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[22]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.661 ns                ;
; -1.927 ns                               ; None                                                ; IF_Q_PWM[10]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[10]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.661 ns                ;
; -1.927 ns                               ; None                                                ; IF_Q_PWM[6]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[6]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.661 ns                ;
; -1.927 ns                               ; None                                                ; IF_Left_Data[15]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[31] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.661 ns                ;
; -1.927 ns                               ; None                                                ; IF_I_PWM[15]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[31]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.661 ns                ;
; -1.926 ns                               ; None                                                ; IF_Left_Data[10]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[26] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.660 ns                ;
; -1.926 ns                               ; None                                                ; IF_Left_Data[9]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[25] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.660 ns                ;
; -1.926 ns                               ; None                                                ; IF_Left_Data[0]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.660 ns                ;
; -1.926 ns                               ; None                                                ; IF_Right_Data[13]                  ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.660 ns                ;
; -1.926 ns                               ; None                                                ; IF_Right_Data[12]                  ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.660 ns                ;
; -1.926 ns                               ; None                                                ; IF_Right_Data[10]                  ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.660 ns                ;
; -1.926 ns                               ; None                                                ; IF_Right_Data[2]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[2]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.660 ns                ;
; -1.926 ns                               ; None                                                ; IF_I_PWM[8]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[24]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.660 ns                ;
; -1.926 ns                               ; None                                                ; IF_I_PWM[7]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[23]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.660 ns                ;
; -1.926 ns                               ; None                                                ; IF_Q_PWM[15]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[15]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.660 ns                ;
; -1.926 ns                               ; None                                                ; IF_Q_PWM[14]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[14]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.660 ns                ;
; -1.925 ns                               ; None                                                ; IF_Left_Data[13]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[29] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.659 ns                ;
; -1.925 ns                               ; None                                                ; IF_Left_Data[12]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[28] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.659 ns                ;
; -1.925 ns                               ; None                                                ; IF_Left_Data[11]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[27] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.659 ns                ;
; -1.925 ns                               ; None                                                ; IF_Left_Data[8]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[24] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.659 ns                ;
; -1.925 ns                               ; None                                                ; IF_Left_Data[6]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.659 ns                ;
; -1.925 ns                               ; None                                                ; IF_Left_Data[3]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.659 ns                ;
; -1.925 ns                               ; None                                                ; IF_Right_Data[9]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[9]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.659 ns                ;
; -1.925 ns                               ; None                                                ; IF_Right_Data[7]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[7]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.659 ns                ;
; -1.925 ns                               ; None                                                ; IF_Right_Data[5]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[5]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.659 ns                ;
; -1.925 ns                               ; None                                                ; IF_Right_Data[4]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[4]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.659 ns                ;
; -1.925 ns                               ; None                                                ; IF_I_PWM[14]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[30]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.659 ns                ;
; -1.925 ns                               ; None                                                ; IF_I_PWM[5]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[21]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.659 ns                ;
; -1.925 ns                               ; None                                                ; IF_I_PWM[2]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[18]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.659 ns                ;
; -1.925 ns                               ; None                                                ; IF_I_PWM[0]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[16]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.659 ns                ;
; -1.925 ns                               ; None                                                ; IF_Q_PWM[13]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[13]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.659 ns                ;
; -1.925 ns                               ; None                                                ; IF_Q_PWM[8]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[8]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.659 ns                ;
; -1.925 ns                               ; None                                                ; IF_Q_PWM[5]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[5]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.659 ns                ;
; -1.925 ns                               ; None                                                ; IF_Q_PWM[3]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[3]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.659 ns                ;
; -1.925 ns                               ; None                                                ; IF_Q_PWM[1]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[1]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.659 ns                ;
; -1.925 ns                               ; None                                                ; IF_Q_PWM[0]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[0]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.659 ns                ;
; -1.924 ns                               ; None                                                ; IF_Left_Data[4]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.658 ns                ;
; -1.924 ns                               ; None                                                ; IF_Left_Data[1]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.658 ns                ;
; -1.924 ns                               ; None                                                ; IF_Right_Data[14]                  ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.658 ns                ;
; -1.924 ns                               ; None                                                ; IF_Right_Data[8]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[8]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.658 ns                ;
; -1.924 ns                               ; None                                                ; IF_I_PWM[12]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[28]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.263 ns                 ; 0.661 ns                ;
; -1.924 ns                               ; None                                                ; IF_I_PWM[4]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[20]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.658 ns                ;
; -1.924 ns                               ; None                                                ; IF_I_PWM[3]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[19]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.658 ns                ;
; -1.924 ns                               ; None                                                ; IF_Q_PWM[12]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[12]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.658 ns                ;
; -1.924 ns                               ; None                                                ; IF_Q_PWM[11]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[11]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.658 ns                ;
; -1.924 ns                               ; None                                                ; IF_Q_PWM[7]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[7]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.658 ns                ;
; -1.924 ns                               ; None                                                ; IF_Q_PWM[4]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[4]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.658 ns                ;
; -1.923 ns                               ; None                                                ; IF_Left_Data[7]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.657 ns                ;
; -1.923 ns                               ; None                                                ; IF_Left_Data[5]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.657 ns                ;
; -1.923 ns                               ; None                                                ; IF_Right_Data[1]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[1]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.266 ns                 ; 0.657 ns                ;
; -1.923 ns                               ; None                                                ; IF_I_PWM[10]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[26]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.263 ns                 ; 0.660 ns                ;
; -1.922 ns                               ; None                                                ; IF_xmit_req                        ; NWire_xmit:P_IQPWM|DIFF_CLK.iq0       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.263 ns                 ; 0.659 ns                ;
; -1.921 ns                               ; None                                                ; IF_I_PWM[9]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[25]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.263 ns                 ; 0.658 ns                ;
; -1.921 ns                               ; None                                                ; IF_I_PWM[1]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[17]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.263 ns                 ; 0.658 ns                ;
; -0.511 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[35]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.089 ns                  ; 5.600 ns                ;
; -0.511 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[7]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.089 ns                  ; 5.600 ns                ;
; -0.511 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[3]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.089 ns                  ; 5.600 ns                ;
; -0.511 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[34]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.089 ns                  ; 5.600 ns                ;
; -0.511 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[38]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.089 ns                  ; 5.600 ns                ;
; -0.511 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[6]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.089 ns                  ; 5.600 ns                ;
; -0.511 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.089 ns                  ; 5.600 ns                ;
; -0.511 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[36]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.089 ns                  ; 5.600 ns                ;
; -0.511 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[33]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.089 ns                  ; 5.600 ns                ;
; -0.511 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[37]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.089 ns                  ; 5.600 ns                ;
; -0.511 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[5]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.089 ns                  ; 5.600 ns                ;
; -0.511 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.089 ns                  ; 5.600 ns                ;
; -0.511 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[1]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.089 ns                  ; 5.600 ns                ;
; -0.511 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.089 ns                  ; 5.600 ns                ;
; -0.500 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[47]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.097 ns                  ; 5.597 ns                ;
; -0.500 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[43]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.097 ns                  ; 5.597 ns                ;
; -0.500 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[39]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.097 ns                  ; 5.597 ns                ;
; -0.500 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[31]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.097 ns                  ; 5.597 ns                ;
; -0.500 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[46]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.097 ns                  ; 5.597 ns                ;
; -0.500 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[42]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.097 ns                  ; 5.597 ns                ;
; -0.500 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[30]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.097 ns                  ; 5.597 ns                ;
; -0.500 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[45]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.097 ns                  ; 5.597 ns                ;
; -0.500 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[44]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.097 ns                  ; 5.597 ns                ;
; -0.500 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[41]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.097 ns                  ; 5.597 ns                ;
; -0.500 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[40]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.097 ns                  ; 5.597 ns                ;
; -0.476 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[23]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.088 ns                  ; 5.564 ns                ;
; -0.476 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[11]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.088 ns                  ; 5.564 ns                ;
; -0.476 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[19]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.088 ns                  ; 5.564 ns                ;
; -0.476 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[15]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.088 ns                  ; 5.564 ns                ;
; -0.476 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[22]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.088 ns                  ; 5.564 ns                ;
; -0.476 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[10]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.088 ns                  ; 5.564 ns                ;
; -0.476 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[20]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.088 ns                  ; 5.564 ns                ;
; -0.476 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[18]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.088 ns                  ; 5.564 ns                ;
; -0.476 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[14]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.088 ns                  ; 5.564 ns                ;
; -0.476 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[21]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.088 ns                  ; 5.564 ns                ;
; -0.476 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[12]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.088 ns                  ; 5.564 ns                ;
; -0.476 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[9]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.088 ns                  ; 5.564 ns                ;
; -0.476 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[17]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.088 ns                  ; 5.564 ns                ;
; -0.476 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[13]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.088 ns                  ; 5.564 ns                ;
; -0.476 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[16]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.088 ns                  ; 5.564 ns                ;
; -0.476 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[8]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.088 ns                  ; 5.564 ns                ;
; -0.389 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[0][3]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.083 ns                  ; 5.472 ns                ;
; -0.389 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[3][8]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.083 ns                  ; 5.472 ns                ;
; -0.389 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[3][5]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.083 ns                  ; 5.472 ns                ;
; -0.389 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[2][6]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.083 ns                  ; 5.472 ns                ;
; -0.342 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|rdata[7]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.084 ns                  ; 5.426 ns                ;
; -0.342 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|rdata[10]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.084 ns                  ; 5.426 ns                ;
; -0.342 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|rdata[9]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.084 ns                  ; 5.426 ns                ;
; -0.342 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|rdata[8]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.084 ns                  ; 5.426 ns                ;
; -0.306 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[2][0]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.090 ns                  ; 5.396 ns                ;
; -0.306 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[2][1]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.090 ns                  ; 5.396 ns                ;
; -0.306 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[3][2]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.090 ns                  ; 5.396 ns                ;
; -0.306 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[3][9]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.090 ns                  ; 5.396 ns                ;
; -0.287 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[3][0]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.091 ns                  ; 5.378 ns                ;
; -0.287 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[3][1]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.091 ns                  ; 5.378 ns                ;
; -0.287 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[2][2]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.091 ns                  ; 5.378 ns                ;
; -0.287 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[3][4]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.091 ns                  ; 5.378 ns                ;
; -0.287 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[3][3]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.091 ns                  ; 5.378 ns                ;
; -0.080 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[2][9]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.084 ns                  ; 5.164 ns                ;
; -0.080 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[3][7]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.084 ns                  ; 5.164 ns                ;
; -0.080 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[1][5]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.084 ns                  ; 5.164 ns                ;
; -0.080 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[2][5]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.084 ns                  ; 5.164 ns                ;
; -0.080 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[3][12]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.084 ns                  ; 5.164 ns                ;
; -0.080 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[0][12]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.084 ns                  ; 5.164 ns                ;
; -0.080 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[0][11]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.084 ns                  ; 5.164 ns                ;
; -0.080 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[3][13]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.084 ns                  ; 5.164 ns                ;
; -0.080 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[27]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.097 ns                  ; 5.177 ns                ;
; -0.080 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[26]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.097 ns                  ; 5.177 ns                ;
; -0.080 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[29]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.097 ns                  ; 5.177 ns                ;
; -0.080 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[28]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.097 ns                  ; 5.177 ns                ;
; -0.080 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[25]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.097 ns                  ; 5.177 ns                ;
; -0.080 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[32]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.097 ns                  ; 5.177 ns                ;
; -0.080 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|rdata[24]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.097 ns                  ; 5.177 ns                ;
; -0.052 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|tb_width[0]           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.093 ns                  ; 5.145 ns                ;
; -0.052 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|tb_width[7]           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.093 ns                  ; 5.145 ns                ;
; -0.052 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|tb_width[8]           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.093 ns                  ; 5.145 ns                ;
; -0.052 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|tb_width[1]           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.093 ns                  ; 5.145 ns                ;
; -0.052 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|tb_width[2]           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.093 ns                  ; 5.145 ns                ;
; -0.052 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|tb_width[6]           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.093 ns                  ; 5.145 ns                ;
; -0.052 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|tb_width[5]           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.093 ns                  ; 5.145 ns                ;
; -0.052 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|tb_width[3]           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.093 ns                  ; 5.145 ns                ;
; -0.052 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|tb_width[4]           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.093 ns                  ; 5.145 ns                ;
; -0.052 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|tb_width[9]           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.093 ns                  ; 5.145 ns                ;
; -0.052 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|tb_width[10]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.093 ns                  ; 5.145 ns                ;
; -0.052 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|tb_width[11]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.093 ns                  ; 5.145 ns                ;
; -0.041 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[3][6]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.089 ns                  ; 5.130 ns                ;
; -0.041 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[3][11]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.089 ns                  ; 5.130 ns                ;
; 0.030 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[47]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.088 ns                  ; 5.058 ns                ;
; 0.030 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[41]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.088 ns                  ; 5.058 ns                ;
; 0.034 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|DB_LEN[3][0]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.079 ns                  ; 5.045 ns                ;
; 0.068 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[23]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.092 ns                  ; 5.024 ns                ;
; 0.068 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[19]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.092 ns                  ; 5.024 ns                ;
; 0.068 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[15]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.092 ns                  ; 5.024 ns                ;
; 0.068 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[22]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.092 ns                  ; 5.024 ns                ;
; 0.068 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[18]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.092 ns                  ; 5.024 ns                ;
; 0.068 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[14]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.092 ns                  ; 5.024 ns                ;
; 0.068 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[20]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.092 ns                  ; 5.024 ns                ;
; 0.068 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[21]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.092 ns                  ; 5.024 ns                ;
; 0.068 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[17]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.092 ns                  ; 5.024 ns                ;
; 0.068 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[13]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.092 ns                  ; 5.024 ns                ;
; 0.068 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[16]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.092 ns                  ; 5.024 ns                ;
; 0.068 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[24]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.092 ns                  ; 5.024 ns                ;
; 0.106 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[7]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.097 ns                  ; 4.991 ns                ;
; 0.106 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[31]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.097 ns                  ; 4.991 ns                ;
; 0.106 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[27]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.097 ns                  ; 4.991 ns                ;
; 0.106 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[10]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.097 ns                  ; 4.991 ns                ;
; 0.106 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[6]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.097 ns                  ; 4.991 ns                ;
; 0.106 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[34]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.097 ns                  ; 4.991 ns                ;
; 0.106 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[30]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.097 ns                  ; 4.991 ns                ;
; 0.106 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[26]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.097 ns                  ; 4.991 ns                ;
; 0.106 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[9]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.097 ns                  ; 4.991 ns                ;
; 0.106 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[33]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.097 ns                  ; 4.991 ns                ;
; 0.106 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[29]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.097 ns                  ; 4.991 ns                ;
; 0.106 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[28]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.097 ns                  ; 4.991 ns                ;
; 0.106 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[25]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.097 ns                  ; 4.991 ns                ;
; 0.106 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[32]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.097 ns                  ; 4.991 ns                ;
; 0.106 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[8]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.097 ns                  ; 4.991 ns                ;
; 0.133 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|rdata[3]                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.062 ns                  ; 4.929 ns                ;
; 0.133 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|rdata[2]                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.062 ns                  ; 4.929 ns                ;
; 0.133 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|rdata[1]                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.062 ns                  ; 4.929 ns                ;
; 0.133 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|rdata[0]                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.062 ns                  ; 4.929 ns                ;
; 0.133 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|rdata[11]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.062 ns                  ; 4.929 ns                ;
; 0.133 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|rdata[10]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.062 ns                  ; 4.929 ns                ;
; 0.133 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|rdata[9]                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.062 ns                  ; 4.929 ns                ;
; 0.133 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|rdata[8]                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.062 ns                  ; 4.929 ns                ;
; 0.133 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|rdata[7]                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.062 ns                  ; 4.929 ns                ;
; 0.133 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|rdata[14]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.062 ns                  ; 4.929 ns                ;
; 0.133 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|rdata[6]                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.062 ns                  ; 4.929 ns                ;
; 0.133 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|rdata[13]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.062 ns                  ; 4.929 ns                ;
; 0.133 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|rdata[5]                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.062 ns                  ; 4.929 ns                ;
; 0.133 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|rdata[12]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.062 ns                  ; 4.929 ns                ;
; 0.133 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|rdata[4]                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.062 ns                  ; 4.929 ns                ;
; 0.183 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|DB_LEN[1][0]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.083 ns                  ; 4.900 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                    ;                                       ;                                                                                               ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------+---------------------------------------+-----------------------------------------------------------------------------------------------+------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PHY_MDIO_clk'                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                              ; To                                 ; From Clock                                                                                    ; To Clock     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-----------------------------+---------------------------+-------------------------+
; 31.548 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|preamble[1]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.702 ns                 ; 5.154 ns                ;
; 31.548 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|preamble[2]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.702 ns                 ; 5.154 ns                ;
; 31.548 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|preamble[3]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.702 ns                 ; 5.154 ns                ;
; 31.548 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|preamble[0]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.702 ns                 ; 5.154 ns                ;
; 31.548 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|preamble[5]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.702 ns                 ; 5.154 ns                ;
; 31.548 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|preamble[6]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.702 ns                 ; 5.154 ns                ;
; 31.548 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|preamble[4]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.702 ns                 ; 5.154 ns                ;
; 31.612 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|address[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.702 ns                 ; 5.090 ns                ;
; 31.612 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|address[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.702 ns                 ; 5.090 ns                ;
; 31.612 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|address[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.702 ns                 ; 5.090 ns                ;
; 32.420 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|address2[0]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.712 ns                 ; 4.292 ns                ;
; 32.503 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|MDIO                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.704 ns                 ; 4.201 ns                ;
; 32.989 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|address2[2]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.711 ns                 ; 3.722 ns                ;
; 32.990 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|address2[1]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.711 ns                 ; 3.721 ns                ;
; 33.608 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|loop_count[1]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.707 ns                 ; 3.099 ns                ;
; 33.608 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|loop_count[2]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.707 ns                 ; 3.099 ns                ;
; 33.608 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|loop_count[0]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.707 ns                 ; 3.099 ns                ;
; 33.608 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|loop_count[3]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.707 ns                 ; 3.099 ns                ;
; 33.608 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|loop_count[4]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.707 ns                 ; 3.099 ns                ;
; 33.684 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|temp_address[1]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.712 ns                 ; 3.028 ns                ;
; 33.684 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|temp_address[2]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.712 ns                 ; 3.028 ns                ;
; 33.684 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|temp_address[3]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.712 ns                 ; 3.028 ns                ;
; 33.684 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|temp_address[4]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.712 ns                 ; 3.028 ns                ;
; 34.148 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|read_count[3]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.710 ns                 ; 2.562 ns                ;
; 34.148 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|read_count[2]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.710 ns                 ; 2.562 ns                ;
; 34.148 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|read_count[1]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.710 ns                 ; 2.562 ns                ;
; 34.148 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|read_count[0]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.710 ns                 ; 2.562 ns                ;
; 34.148 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|read_count[4]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.710 ns                 ; 2.562 ns                ;
; 34.221 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|preamble2[0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.710 ns                 ; 2.489 ns                ;
; 34.221 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|preamble2[2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.710 ns                 ; 2.489 ns                ;
; 34.221 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|preamble2[1]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.710 ns                 ; 2.489 ns                ;
; 34.221 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|preamble2[3]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.710 ns                 ; 2.489 ns                ;
; 34.221 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|preamble2[4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.710 ns                 ; 2.489 ns                ;
; 34.221 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|preamble2[5]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.710 ns                 ; 2.489 ns                ;
; 34.270 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|write[0]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.704 ns                 ; 2.434 ns                ;
; 34.374 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|read[0]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.711 ns                 ; 2.337 ns                ;
; 35.047 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|write_done          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.706 ns                 ; 1.659 ns                ;
; 35.120 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|temp_address[0]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.712 ns                 ; 1.592 ns                ;
; 35.186 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|read_done           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.712 ns                 ; 1.526 ns                ;
; 70.590 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[8]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.709 ns                 ; 6.119 ns                ;
; 70.590 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[12]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.709 ns                 ; 6.119 ns                ;
; 70.590 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[11]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.709 ns                 ; 6.119 ns                ;
; 70.590 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[15]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.709 ns                 ; 6.119 ns                ;
; 70.590 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[9]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.709 ns                 ; 6.119 ns                ;
; 70.590 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[10]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.709 ns                 ; 6.119 ns                ;
; 70.590 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[13]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.709 ns                 ; 6.119 ns                ;
; 70.590 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[14]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.709 ns                 ; 6.119 ns                ;
; 70.956 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[7]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.709 ns                 ; 5.753 ns                ;
; 70.956 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[3]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.709 ns                 ; 5.753 ns                ;
; 70.956 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[4]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.709 ns                 ; 5.753 ns                ;
; 70.956 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[6]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.709 ns                 ; 5.753 ns                ;
; 70.956 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[5]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.709 ns                 ; 5.753 ns                ;
; 70.956 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[1]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.709 ns                 ; 5.753 ns                ;
; 70.956 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[2]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.709 ns                 ; 5.753 ns                ;
; 70.956 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[0]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.709 ns                 ; 5.753 ns                ;
; 70.976 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[30]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.710 ns                 ; 5.734 ns                ;
; 70.976 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[31]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.710 ns                 ; 5.734 ns                ;
; 70.976 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[28]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.710 ns                 ; 5.734 ns                ;
; 70.976 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[29]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.710 ns                 ; 5.734 ns                ;
; 70.976 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[27]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.710 ns                 ; 5.734 ns                ;
; 70.976 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[26]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.710 ns                 ; 5.734 ns                ;
; 70.976 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[24]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.710 ns                 ; 5.734 ns                ;
; 70.976 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[25]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.710 ns                 ; 5.734 ns                ;
; 70.992 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[8]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.708 ns                 ; 5.716 ns                ;
; 70.992 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[12]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.708 ns                 ; 5.716 ns                ;
; 70.992 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[11]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.708 ns                 ; 5.716 ns                ;
; 70.992 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[15]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.708 ns                 ; 5.716 ns                ;
; 70.992 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[9]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.708 ns                 ; 5.716 ns                ;
; 70.992 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[10]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.708 ns                 ; 5.716 ns                ;
; 70.992 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[13]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.708 ns                 ; 5.716 ns                ;
; 70.992 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[14]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.708 ns                 ; 5.716 ns                ;
; 71.358 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[7]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.708 ns                 ; 5.350 ns                ;
; 71.358 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[3]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.708 ns                 ; 5.350 ns                ;
; 71.358 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[4]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.708 ns                 ; 5.350 ns                ;
; 71.358 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[6]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.708 ns                 ; 5.350 ns                ;
; 71.358 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[5]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.708 ns                 ; 5.350 ns                ;
; 71.358 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[1]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.708 ns                 ; 5.350 ns                ;
; 71.358 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[2]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.708 ns                 ; 5.350 ns                ;
; 71.358 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[0]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.708 ns                 ; 5.350 ns                ;
; 71.378 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[30]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.709 ns                 ; 5.331 ns                ;
; 71.378 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[31]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.709 ns                 ; 5.331 ns                ;
; 71.378 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[28]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.709 ns                 ; 5.331 ns                ;
; 71.378 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[29]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.709 ns                 ; 5.331 ns                ;
; 71.378 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[27]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.709 ns                 ; 5.331 ns                ;
; 71.378 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[26]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.709 ns                 ; 5.331 ns                ;
; 71.378 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[24]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.709 ns                 ; 5.331 ns                ;
; 71.378 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[25]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.709 ns                 ; 5.331 ns                ;
; 71.671 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[16]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.698 ns                 ; 5.027 ns                ;
; 71.671 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[17]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.698 ns                 ; 5.027 ns                ;
; 71.671 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[23]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.698 ns                 ; 5.027 ns                ;
; 71.671 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[22]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.698 ns                 ; 5.027 ns                ;
; 71.671 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[18]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.698 ns                 ; 5.027 ns                ;
; 71.671 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[19]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.698 ns                 ; 5.027 ns                ;
; 71.671 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[21]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.698 ns                 ; 5.027 ns                ;
; 71.671 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[20]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.698 ns                 ; 5.027 ns                ;
; 72.073 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[16]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.697 ns                 ; 4.624 ns                ;
; 72.073 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[17]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.697 ns                 ; 4.624 ns                ;
; 72.073 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[23]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.697 ns                 ; 4.624 ns                ;
; 72.073 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[22]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.697 ns                 ; 4.624 ns                ;
; 72.073 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[18]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.697 ns                 ; 4.624 ns                ;
; 72.073 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[19]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.697 ns                 ; 4.624 ns                ;
; 72.073 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[21]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.697 ns                 ; 4.624 ns                ;
; 72.073 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[20]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.697 ns                 ; 4.624 ns                ;
; 73.132 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|SI              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.710 ns                 ; 3.578 ns                ;
; 73.253 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[1]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.711 ns                 ; 3.458 ns                ;
; 73.253 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[2]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.711 ns                 ; 3.458 ns                ;
; 73.253 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[3]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.711 ns                 ; 3.458 ns                ;
; 73.253 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[4]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.711 ns                 ; 3.458 ns                ;
; 73.253 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[5]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.711 ns                 ; 3.458 ns                ;
; 73.253 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[6]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.711 ns                 ; 3.458 ns                ;
; 73.253 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[7]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.711 ns                 ; 3.458 ns                ;
; 73.253 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[8]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.711 ns                 ; 3.458 ns                ;
; 73.253 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[9]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.711 ns                 ; 3.458 ns                ;
; 73.253 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.711 ns                 ; 3.458 ns                ;
; 73.253 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.711 ns                 ; 3.458 ns                ;
; 73.253 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.711 ns                 ; 3.458 ns                ;
; 73.253 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.711 ns                 ; 3.458 ns                ;
; 73.253 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.711 ns                 ; 3.458 ns                ;
; 73.253 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.711 ns                 ; 3.458 ns                ;
; 73.340 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|CS              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.709 ns                 ; 3.369 ns                ;
; 73.480 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|SI              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.709 ns                 ; 3.229 ns                ;
; 73.601 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[1]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.710 ns                 ; 3.109 ns                ;
; 73.601 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[2]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.710 ns                 ; 3.109 ns                ;
; 73.601 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[3]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.710 ns                 ; 3.109 ns                ;
; 73.601 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[4]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.710 ns                 ; 3.109 ns                ;
; 73.601 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[5]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.710 ns                 ; 3.109 ns                ;
; 73.601 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[6]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.710 ns                 ; 3.109 ns                ;
; 73.601 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[7]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.710 ns                 ; 3.109 ns                ;
; 73.601 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[8]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.710 ns                 ; 3.109 ns                ;
; 73.601 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[9]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.710 ns                 ; 3.109 ns                ;
; 73.601 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.710 ns                 ; 3.109 ns                ;
; 73.601 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.710 ns                 ; 3.109 ns                ;
; 73.601 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.710 ns                 ; 3.109 ns                ;
; 73.601 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.710 ns                 ; 3.109 ns                ;
; 73.601 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.710 ns                 ; 3.109 ns                ;
; 73.601 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.710 ns                 ; 3.109 ns                ;
; 73.688 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|CS              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.708 ns                 ; 3.020 ns                ;
; 73.836 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM[0]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.707 ns                 ; 2.871 ns                ;
; 74.079 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM[0]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.706 ns                 ; 2.627 ns                ;
; 75.512 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|IP_flag         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.707 ns                 ; 1.195 ns                ;
; 75.725 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|IP_flag         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.706 ns                 ; 0.981 ns                ;
; 391.899 ns                              ; 123.44 MHz ( period = 8.101 ns )                    ; EEPROM:EEPROM_inst|shift_count[5] ; EEPROM:EEPROM_inst|This_MAC[26]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.772 ns                ; 7.873 ns                ;
; 391.899 ns                              ; 123.44 MHz ( period = 8.101 ns )                    ; EEPROM:EEPROM_inst|shift_count[5] ; EEPROM:EEPROM_inst|This_MAC[34]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.772 ns                ; 7.873 ns                ;
; 391.899 ns                              ; 123.44 MHz ( period = 8.101 ns )                    ; EEPROM:EEPROM_inst|shift_count[5] ; EEPROM:EEPROM_inst|This_MAC[42]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.772 ns                ; 7.873 ns                ;
; 391.900 ns                              ; 123.46 MHz ( period = 8.100 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[26]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.772 ns                ; 7.872 ns                ;
; 391.900 ns                              ; 123.46 MHz ( period = 8.100 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[34]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.772 ns                ; 7.872 ns                ;
; 391.900 ns                              ; 123.46 MHz ( period = 8.100 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[42]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.772 ns                ; 7.872 ns                ;
; 392.076 ns                              ; 126.20 MHz ( period = 7.924 ns )                    ; EEPROM:EEPROM_inst|IP_flag        ; EEPROM:EEPROM_inst|This_MAC[26]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.766 ns                ; 7.690 ns                ;
; 392.076 ns                              ; 126.20 MHz ( period = 7.924 ns )                    ; EEPROM:EEPROM_inst|IP_flag        ; EEPROM:EEPROM_inst|This_MAC[34]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.766 ns                ; 7.690 ns                ;
; 392.076 ns                              ; 126.20 MHz ( period = 7.924 ns )                    ; EEPROM:EEPROM_inst|IP_flag        ; EEPROM:EEPROM_inst|This_MAC[42]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.766 ns                ; 7.690 ns                ;
; 392.097 ns                              ; 126.53 MHz ( period = 7.903 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[26]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.772 ns                ; 7.675 ns                ;
; 392.097 ns                              ; 126.53 MHz ( period = 7.903 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[34]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.772 ns                ; 7.675 ns                ;
; 392.097 ns                              ; 126.53 MHz ( period = 7.903 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[42]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.772 ns                ; 7.675 ns                ;
; 392.264 ns                              ; 129.27 MHz ( period = 7.736 ns )                    ; EEPROM:EEPROM_inst|shift_count[2] ; EEPROM:EEPROM_inst|This_MAC[26]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.772 ns                ; 7.508 ns                ;
; 392.264 ns                              ; 129.27 MHz ( period = 7.736 ns )                    ; EEPROM:EEPROM_inst|shift_count[2] ; EEPROM:EEPROM_inst|This_MAC[34]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.772 ns                ; 7.508 ns                ;
; 392.264 ns                              ; 129.27 MHz ( period = 7.736 ns )                    ; EEPROM:EEPROM_inst|shift_count[2] ; EEPROM:EEPROM_inst|This_MAC[42]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.772 ns                ; 7.508 ns                ;
; 392.320 ns                              ; 130.21 MHz ( period = 7.680 ns )                    ; EEPROM:EEPROM_inst|shift_count[5] ; EEPROM:EEPROM_inst|This_MAC[30]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.783 ns                ; 7.463 ns                ;
; 392.320 ns                              ; 130.21 MHz ( period = 7.680 ns )                    ; EEPROM:EEPROM_inst|shift_count[5] ; EEPROM:EEPROM_inst|This_MAC[31]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.783 ns                ; 7.463 ns                ;
; 392.320 ns                              ; 130.21 MHz ( period = 7.680 ns )                    ; EEPROM:EEPROM_inst|shift_count[5] ; EEPROM:EEPROM_inst|This_MAC[28]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.783 ns                ; 7.463 ns                ;
; 392.320 ns                              ; 130.21 MHz ( period = 7.680 ns )                    ; EEPROM:EEPROM_inst|shift_count[5] ; EEPROM:EEPROM_inst|This_MAC[29]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.783 ns                ; 7.463 ns                ;
; 392.320 ns                              ; 130.21 MHz ( period = 7.680 ns )                    ; EEPROM:EEPROM_inst|shift_count[5] ; EEPROM:EEPROM_inst|This_MAC[21]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.783 ns                ; 7.463 ns                ;
; 392.320 ns                              ; 130.21 MHz ( period = 7.680 ns )                    ; EEPROM:EEPROM_inst|shift_count[5] ; EEPROM:EEPROM_inst|This_MAC[20]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.783 ns                ; 7.463 ns                ;
; 392.320 ns                              ; 130.21 MHz ( period = 7.680 ns )                    ; EEPROM:EEPROM_inst|shift_count[5] ; EEPROM:EEPROM_inst|This_MAC[23]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.783 ns                ; 7.463 ns                ;
; 392.320 ns                              ; 130.21 MHz ( period = 7.680 ns )                    ; EEPROM:EEPROM_inst|shift_count[5] ; EEPROM:EEPROM_inst|This_MAC[22]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.783 ns                ; 7.463 ns                ;
; 392.321 ns                              ; 130.23 MHz ( period = 7.679 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[30]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.783 ns                ; 7.462 ns                ;
; 392.321 ns                              ; 130.23 MHz ( period = 7.679 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[31]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.783 ns                ; 7.462 ns                ;
; 392.321 ns                              ; 130.23 MHz ( period = 7.679 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[28]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.783 ns                ; 7.462 ns                ;
; 392.321 ns                              ; 130.23 MHz ( period = 7.679 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[29]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.783 ns                ; 7.462 ns                ;
; 392.321 ns                              ; 130.23 MHz ( period = 7.679 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[21]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.783 ns                ; 7.462 ns                ;
; 392.321 ns                              ; 130.23 MHz ( period = 7.679 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[20]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.783 ns                ; 7.462 ns                ;
; 392.321 ns                              ; 130.23 MHz ( period = 7.679 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[23]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.783 ns                ; 7.462 ns                ;
; 392.321 ns                              ; 130.23 MHz ( period = 7.679 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[22]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.783 ns                ; 7.462 ns                ;
; 392.324 ns                              ; 130.28 MHz ( period = 7.676 ns )                    ; EEPROM:EEPROM_inst|shift_count[5] ; EEPROM:EEPROM_inst|This_MAC[3]     ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.782 ns                ; 7.458 ns                ;
; 392.324 ns                              ; 130.28 MHz ( period = 7.676 ns )                    ; EEPROM:EEPROM_inst|shift_count[5] ; EEPROM:EEPROM_inst|This_MAC[11]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.782 ns                ; 7.458 ns                ;
; 392.324 ns                              ; 130.28 MHz ( period = 7.676 ns )                    ; EEPROM:EEPROM_inst|shift_count[5] ; EEPROM:EEPROM_inst|This_MAC[18]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.782 ns                ; 7.458 ns                ;
; 392.324 ns                              ; 130.28 MHz ( period = 7.676 ns )                    ; EEPROM:EEPROM_inst|shift_count[5] ; EEPROM:EEPROM_inst|This_MAC[19]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.782 ns                ; 7.458 ns                ;
; 392.324 ns                              ; 130.28 MHz ( period = 7.676 ns )                    ; EEPROM:EEPROM_inst|shift_count[5] ; EEPROM:EEPROM_inst|This_MAC[17]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.782 ns                ; 7.458 ns                ;
; 392.324 ns                              ; 130.28 MHz ( period = 7.676 ns )                    ; EEPROM:EEPROM_inst|shift_count[5] ; EEPROM:EEPROM_inst|This_MAC[16]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.782 ns                ; 7.458 ns                ;
; 392.325 ns                              ; 130.29 MHz ( period = 7.675 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[3]     ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.782 ns                ; 7.457 ns                ;
; 392.325 ns                              ; 130.29 MHz ( period = 7.675 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[11]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.782 ns                ; 7.457 ns                ;
; 392.325 ns                              ; 130.29 MHz ( period = 7.675 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[18]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.782 ns                ; 7.457 ns                ;
; 392.325 ns                              ; 130.29 MHz ( period = 7.675 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[19]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.782 ns                ; 7.457 ns                ;
; 392.325 ns                              ; 130.29 MHz ( period = 7.675 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[17]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.782 ns                ; 7.457 ns                ;
; 392.325 ns                              ; 130.29 MHz ( period = 7.675 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[16]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.782 ns                ; 7.457 ns                ;
; 392.497 ns                              ; 133.28 MHz ( period = 7.503 ns )                    ; EEPROM:EEPROM_inst|IP_flag        ; EEPROM:EEPROM_inst|This_MAC[30]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.777 ns                ; 7.280 ns                ;
; 392.497 ns                              ; 133.28 MHz ( period = 7.503 ns )                    ; EEPROM:EEPROM_inst|IP_flag        ; EEPROM:EEPROM_inst|This_MAC[31]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.777 ns                ; 7.280 ns                ;
; 392.497 ns                              ; 133.28 MHz ( period = 7.503 ns )                    ; EEPROM:EEPROM_inst|IP_flag        ; EEPROM:EEPROM_inst|This_MAC[28]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.777 ns                ; 7.280 ns                ;
; 392.497 ns                              ; 133.28 MHz ( period = 7.503 ns )                    ; EEPROM:EEPROM_inst|IP_flag        ; EEPROM:EEPROM_inst|This_MAC[29]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.777 ns                ; 7.280 ns                ;
; 392.497 ns                              ; 133.28 MHz ( period = 7.503 ns )                    ; EEPROM:EEPROM_inst|IP_flag        ; EEPROM:EEPROM_inst|This_MAC[21]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.777 ns                ; 7.280 ns                ;
; 392.497 ns                              ; 133.28 MHz ( period = 7.503 ns )                    ; EEPROM:EEPROM_inst|IP_flag        ; EEPROM:EEPROM_inst|This_MAC[20]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.777 ns                ; 7.280 ns                ;
; 392.497 ns                              ; 133.28 MHz ( period = 7.503 ns )                    ; EEPROM:EEPROM_inst|IP_flag        ; EEPROM:EEPROM_inst|This_MAC[23]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.777 ns                ; 7.280 ns                ;
; 392.497 ns                              ; 133.28 MHz ( period = 7.503 ns )                    ; EEPROM:EEPROM_inst|IP_flag        ; EEPROM:EEPROM_inst|This_MAC[22]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.777 ns                ; 7.280 ns                ;
; 392.501 ns                              ; 133.35 MHz ( period = 7.499 ns )                    ; EEPROM:EEPROM_inst|IP_flag        ; EEPROM:EEPROM_inst|This_MAC[3]     ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.776 ns                ; 7.275 ns                ;
; 392.501 ns                              ; 133.35 MHz ( period = 7.499 ns )                    ; EEPROM:EEPROM_inst|IP_flag        ; EEPROM:EEPROM_inst|This_MAC[11]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.776 ns                ; 7.275 ns                ;
; 392.501 ns                              ; 133.35 MHz ( period = 7.499 ns )                    ; EEPROM:EEPROM_inst|IP_flag        ; EEPROM:EEPROM_inst|This_MAC[18]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.776 ns                ; 7.275 ns                ;
; 392.501 ns                              ; 133.35 MHz ( period = 7.499 ns )                    ; EEPROM:EEPROM_inst|IP_flag        ; EEPROM:EEPROM_inst|This_MAC[19]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.776 ns                ; 7.275 ns                ;
; 392.501 ns                              ; 133.35 MHz ( period = 7.499 ns )                    ; EEPROM:EEPROM_inst|IP_flag        ; EEPROM:EEPROM_inst|This_MAC[17]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.776 ns                ; 7.275 ns                ;
; 392.501 ns                              ; 133.35 MHz ( period = 7.499 ns )                    ; EEPROM:EEPROM_inst|IP_flag        ; EEPROM:EEPROM_inst|This_MAC[16]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.776 ns                ; 7.275 ns                ;
; 392.518 ns                              ; 133.65 MHz ( period = 7.482 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[30]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.783 ns                ; 7.265 ns                ;
; 392.518 ns                              ; 133.65 MHz ( period = 7.482 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[31]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.783 ns                ; 7.265 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                   ;                                    ;                                                                                               ;              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                ; To                                                                                                                                                                   ; From Clock   ; To Clock     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+-----------------------------+---------------------------+-------------------------+
; 13.210 ns                               ; 73.64 MHz ( period = 13.580 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[13]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.737 ns                 ; 6.527 ns                ;
; 13.263 ns                               ; 74.22 MHz ( period = 13.474 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[12]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.737 ns                 ; 6.474 ns                ;
; 13.727 ns                               ; 79.71 MHz ( period = 12.546 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[11]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.760 ns                 ; 6.033 ns                ;
; 14.316 ns                               ; 87.97 MHz ( period = 11.368 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[9]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.760 ns                 ; 5.444 ns                ;
; 14.392 ns                               ; 89.16 MHz ( period = 11.216 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[10]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.760 ns                 ; 5.368 ns                ;
; 14.706 ns                               ; 94.45 MHz ( period = 10.588 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a10~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.206 ns                 ; 5.500 ns                ;
; 14.706 ns                               ; 94.45 MHz ( period = 10.588 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a10~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.211 ns                 ; 5.505 ns                ;
; 14.706 ns                               ; 94.45 MHz ( period = 10.588 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a10~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.206 ns                 ; 5.500 ns                ;
; 14.713 ns                               ; 94.57 MHz ( period = 10.574 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[8]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.760 ns                 ; 5.047 ns                ;
; 14.738 ns                               ; 95.02 MHz ( period = 10.524 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a13~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.205 ns                 ; 5.467 ns                ;
; 14.738 ns                               ; 95.02 MHz ( period = 10.524 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a13~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.210 ns                 ; 5.472 ns                ;
; 14.738 ns                               ; 95.02 MHz ( period = 10.524 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a13~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.205 ns                 ; 5.467 ns                ;
; 14.745 ns                               ; 95.15 MHz ( period = 10.510 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a15~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.205 ns                 ; 5.460 ns                ;
; 14.745 ns                               ; 95.15 MHz ( period = 10.510 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a15~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.210 ns                 ; 5.465 ns                ;
; 14.745 ns                               ; 95.15 MHz ( period = 10.510 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a15~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.205 ns                 ; 5.460 ns                ;
; 14.938 ns                               ; 98.78 MHz ( period = 10.124 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[7]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.760 ns                 ; 4.822 ns                ;
; 15.184 ns                               ; 103.82 MHz ( period = 9.632 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[6]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.760 ns                 ; 4.576 ns                ;
; 15.195 ns                               ; 104.06 MHz ( period = 9.610 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a8~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.204 ns                 ; 5.009 ns                ;
; 15.195 ns                               ; 104.06 MHz ( period = 9.610 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a8~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.209 ns                 ; 5.014 ns                ;
; 15.195 ns                               ; 104.06 MHz ( period = 9.610 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a8~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.204 ns                 ; 5.009 ns                ;
; 15.414 ns                               ; 109.03 MHz ( period = 9.172 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a11~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.231 ns                 ; 4.817 ns                ;
; 15.414 ns                               ; 109.03 MHz ( period = 9.172 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a11~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.236 ns                 ; 4.822 ns                ;
; 15.414 ns                               ; 109.03 MHz ( period = 9.172 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a11~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.231 ns                 ; 4.817 ns                ;
; 15.495 ns                               ; 110.99 MHz ( period = 9.010 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a0~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.206 ns                 ; 4.711 ns                ;
; 15.495 ns                               ; 110.99 MHz ( period = 9.010 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a0~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.211 ns                 ; 4.716 ns                ;
; 15.495 ns                               ; 110.99 MHz ( period = 9.010 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a0~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.206 ns                 ; 4.711 ns                ;
; 15.523 ns                               ; 111.68 MHz ( period = 8.954 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a5~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.205 ns                 ; 4.682 ns                ;
; 15.523 ns                               ; 111.68 MHz ( period = 8.954 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a5~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.210 ns                 ; 4.687 ns                ;
; 15.523 ns                               ; 111.68 MHz ( period = 8.954 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a5~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.205 ns                 ; 4.682 ns                ;
; 15.566 ns                               ; 112.76 MHz ( period = 8.868 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[9]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.761 ns                 ; 4.195 ns                ;
; 15.568 ns                               ; 112.82 MHz ( period = 8.864 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[5]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.760 ns                 ; 4.192 ns                ;
; 15.568 ns                               ; 112.82 MHz ( period = 8.864 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[10]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.761 ns                 ; 4.193 ns                ;
; 15.579 ns                               ; 113.10 MHz ( period = 8.842 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[8]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.761 ns                 ; 4.182 ns                ;
; 15.715 ns                               ; 116.69 MHz ( period = 8.570 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a2~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.232 ns                 ; 4.517 ns                ;
; 15.715 ns                               ; 116.69 MHz ( period = 8.570 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a2~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.237 ns                 ; 4.522 ns                ;
; 15.715 ns                               ; 116.69 MHz ( period = 8.570 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a2~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.232 ns                 ; 4.517 ns                ;
; 15.745 ns                               ; 117.51 MHz ( period = 8.510 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a3~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.232 ns                 ; 4.487 ns                ;
; 15.745 ns                               ; 117.51 MHz ( period = 8.510 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a3~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.237 ns                 ; 4.492 ns                ;
; 15.745 ns                               ; 117.51 MHz ( period = 8.510 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a3~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.232 ns                 ; 4.487 ns                ;
; 15.773 ns                               ; 118.29 MHz ( period = 8.454 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a1~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.232 ns                 ; 4.459 ns                ;
; 15.773 ns                               ; 118.29 MHz ( period = 8.454 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a1~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.237 ns                 ; 4.464 ns                ;
; 15.773 ns                               ; 118.29 MHz ( period = 8.454 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a1~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.232 ns                 ; 4.459 ns                ;
; 15.816 ns                               ; 119.50 MHz ( period = 8.368 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a14~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.232 ns                 ; 4.416 ns                ;
; 15.816 ns                               ; 119.50 MHz ( period = 8.368 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a14~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.237 ns                 ; 4.421 ns                ;
; 15.816 ns                               ; 119.50 MHz ( period = 8.368 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a14~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.232 ns                 ; 4.416 ns                ;
; 15.832 ns                               ; 119.96 MHz ( period = 8.336 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a6~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.232 ns                 ; 4.400 ns                ;
; 15.832 ns                               ; 119.96 MHz ( period = 8.336 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a6~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.237 ns                 ; 4.405 ns                ;
; 15.832 ns                               ; 119.96 MHz ( period = 8.336 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a6~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.232 ns                 ; 4.400 ns                ;
; 15.852 ns                               ; 120.54 MHz ( period = 8.296 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a12~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.230 ns                 ; 4.378 ns                ;
; 15.852 ns                               ; 120.54 MHz ( period = 8.296 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a12~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.235 ns                 ; 4.383 ns                ;
; 15.852 ns                               ; 120.54 MHz ( period = 8.296 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a12~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.230 ns                 ; 4.378 ns                ;
; 15.859 ns                               ; 120.74 MHz ( period = 8.282 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a9~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.231 ns                 ; 4.372 ns                ;
; 15.859 ns                               ; 120.74 MHz ( period = 8.282 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a9~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.236 ns                 ; 4.377 ns                ;
; 15.859 ns                               ; 120.74 MHz ( period = 8.282 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a9~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.231 ns                 ; 4.372 ns                ;
; 15.881 ns                               ; 121.39 MHz ( period = 8.238 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a7~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.205 ns                 ; 4.324 ns                ;
; 15.881 ns                               ; 121.39 MHz ( period = 8.238 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a7~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.210 ns                 ; 4.329 ns                ;
; 15.881 ns                               ; 121.39 MHz ( period = 8.238 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a7~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.205 ns                 ; 4.324 ns                ;
; 16.003 ns                               ; 125.09 MHz ( period = 7.994 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[4]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.760 ns                 ; 3.757 ns                ;
; 16.005 ns                               ; 125.16 MHz ( period = 7.990 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[3]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.760 ns                 ; 3.755 ns                ;
; 16.012 ns                               ; 125.38 MHz ( period = 7.976 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[7]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.761 ns                 ; 3.749 ns                ;
; 16.013 ns                               ; 125.41 MHz ( period = 7.974 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[6]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.761 ns                 ; 3.748 ns                ;
; 16.040 ns                               ; 126.26 MHz ( period = 7.920 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[2]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.760 ns                 ; 3.720 ns                ;
; 16.071 ns                               ; 127.26 MHz ( period = 7.858 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|sub_parity9a1                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.760 ns                 ; 3.689 ns                ;
; 16.071 ns                               ; 127.26 MHz ( period = 7.858 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|sub_parity9a0                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.760 ns                 ; 3.689 ns                ;
; 16.071 ns                               ; 127.26 MHz ( period = 7.858 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|parity8                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.760 ns                 ; 3.689 ns                ;
; 16.071 ns                               ; 127.26 MHz ( period = 7.858 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[0]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.760 ns                 ; 3.689 ns                ;
; 16.074 ns                               ; 127.36 MHz ( period = 7.852 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|sub_parity9a2                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.737 ns                 ; 3.663 ns                ;
; 16.074 ns                               ; 127.36 MHz ( period = 7.852 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|sub_parity9a3                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.737 ns                 ; 3.663 ns                ;
; 16.146 ns                               ; 129.74 MHz ( period = 7.708 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[19]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.526 ns                 ; 4.380 ns                ;
; 16.146 ns                               ; 129.74 MHz ( period = 7.708 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[17]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.526 ns                 ; 4.380 ns                ;
; 16.146 ns                               ; 129.74 MHz ( period = 7.708 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[6]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.526 ns                 ; 4.380 ns                ;
; 16.146 ns                               ; 129.74 MHz ( period = 7.708 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[0]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.526 ns                 ; 4.380 ns                ;
; 16.146 ns                               ; 129.74 MHz ( period = 7.708 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[10]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.526 ns                 ; 4.380 ns                ;
; 16.146 ns                               ; 129.74 MHz ( period = 7.708 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[2]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.526 ns                 ; 4.380 ns                ;
; 16.146 ns                               ; 129.74 MHz ( period = 7.708 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[7]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.526 ns                 ; 4.380 ns                ;
; 16.146 ns                               ; 129.74 MHz ( period = 7.708 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[4]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.526 ns                 ; 4.380 ns                ;
; 16.146 ns                               ; 129.74 MHz ( period = 7.708 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[5]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.526 ns                 ; 4.380 ns                ;
; 16.146 ns                               ; 129.74 MHz ( period = 7.708 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[13]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.526 ns                 ; 4.380 ns                ;
; 16.146 ns                               ; 129.74 MHz ( period = 7.708 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[9]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.526 ns                 ; 4.380 ns                ;
; 16.154 ns                               ; 130.01 MHz ( period = 7.692 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a4~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.232 ns                 ; 4.078 ns                ;
; 16.154 ns                               ; 130.01 MHz ( period = 7.692 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a4~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.237 ns                 ; 4.083 ns                ;
; 16.154 ns                               ; 130.01 MHz ( period = 7.692 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a4~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.232 ns                 ; 4.078 ns                ;
; 16.248 ns                               ; 133.26 MHz ( period = 7.504 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[5]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.760 ns                 ; 3.512 ns                ;
; 16.284 ns                               ; 134.55 MHz ( period = 7.432 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|cntr_s2e:cntr_b|counter_reg_bit[0]                         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.737 ns                 ; 3.453 ns                ;
; 16.284 ns                               ; 134.55 MHz ( period = 7.432 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[12]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.737 ns                 ; 3.453 ns                ;
; 16.284 ns                               ; 134.55 MHz ( period = 7.432 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[11]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.737 ns                 ; 3.453 ns                ;
; 16.284 ns                               ; 134.55 MHz ( period = 7.432 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[10]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.737 ns                 ; 3.453 ns                ;
; 16.284 ns                               ; 134.55 MHz ( period = 7.432 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[9]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.737 ns                 ; 3.453 ns                ;
; 16.284 ns                               ; 134.55 MHz ( period = 7.432 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[8]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.737 ns                 ; 3.453 ns                ;
; 16.284 ns                               ; 134.55 MHz ( period = 7.432 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[7]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.737 ns                 ; 3.453 ns                ;
; 16.284 ns                               ; 134.55 MHz ( period = 7.432 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[6]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.737 ns                 ; 3.453 ns                ;
; 16.284 ns                               ; 134.55 MHz ( period = 7.432 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[5]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.737 ns                 ; 3.453 ns                ;
; 16.284 ns                               ; 134.55 MHz ( period = 7.432 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[4]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.737 ns                 ; 3.453 ns                ;
; 16.284 ns                               ; 134.55 MHz ( period = 7.432 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[3]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.737 ns                 ; 3.453 ns                ;
; 16.284 ns                               ; 134.55 MHz ( period = 7.432 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[2]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.737 ns                 ; 3.453 ns                ;
; 16.284 ns                               ; 134.55 MHz ( period = 7.432 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[1]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.737 ns                 ; 3.453 ns                ;
; 16.297 ns                               ; 135.03 MHz ( period = 7.406 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[13]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.737 ns                 ; 3.440 ns                ;
; 16.297 ns                               ; 135.03 MHz ( period = 7.406 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[14]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.737 ns                 ; 3.440 ns                ;
; 16.297 ns                               ; 135.03 MHz ( period = 7.406 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[0]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.737 ns                 ; 3.440 ns                ;
; 16.321 ns                               ; 135.91 MHz ( period = 7.358 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[1]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.760 ns                 ; 3.439 ns                ;
; 16.364 ns                               ; 137.51 MHz ( period = 7.272 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[44]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.522 ns                 ; 4.158 ns                ;
; 16.364 ns                               ; 137.51 MHz ( period = 7.272 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[43]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.522 ns                 ; 4.158 ns                ;
; 16.364 ns                               ; 137.51 MHz ( period = 7.272 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[45]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.522 ns                 ; 4.158 ns                ;
; 16.364 ns                               ; 137.51 MHz ( period = 7.272 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[47]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.522 ns                 ; 4.158 ns                ;
; 16.364 ns                               ; 137.51 MHz ( period = 7.272 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[41]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.522 ns                 ; 4.158 ns                ;
; 16.365 ns                               ; 137.55 MHz ( period = 7.270 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[53]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.521 ns                 ; 4.156 ns                ;
; 16.365 ns                               ; 137.55 MHz ( period = 7.270 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[54]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.521 ns                 ; 4.156 ns                ;
; 16.365 ns                               ; 137.55 MHz ( period = 7.270 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[29]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.521 ns                 ; 4.156 ns                ;
; 16.383 ns                               ; 138.24 MHz ( period = 7.234 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[57]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.535 ns                 ; 4.152 ns                ;
; 16.383 ns                               ; 138.24 MHz ( period = 7.234 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[51]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.535 ns                 ; 4.152 ns                ;
; 16.383 ns                               ; 138.24 MHz ( period = 7.234 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[49]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.535 ns                 ; 4.152 ns                ;
; 16.383 ns                               ; 138.24 MHz ( period = 7.234 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[59]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.535 ns                 ; 4.152 ns                ;
; 16.383 ns                               ; 138.24 MHz ( period = 7.234 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[50]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.535 ns                 ; 4.152 ns                ;
; 16.383 ns                               ; 138.24 MHz ( period = 7.234 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[48]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.535 ns                 ; 4.152 ns                ;
; 16.383 ns                               ; 138.24 MHz ( period = 7.234 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[61]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.535 ns                 ; 4.152 ns                ;
; 16.383 ns                               ; 138.24 MHz ( period = 7.234 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[40]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.535 ns                 ; 4.152 ns                ;
; 16.387 ns                               ; 138.39 MHz ( period = 7.226 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[46]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.536 ns                 ; 4.149 ns                ;
; 16.387 ns                               ; 138.39 MHz ( period = 7.226 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[37]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.536 ns                 ; 4.149 ns                ;
; 16.387 ns                               ; 138.39 MHz ( period = 7.226 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[36]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.536 ns                 ; 4.149 ns                ;
; 16.387 ns                               ; 138.39 MHz ( period = 7.226 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[42]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.536 ns                 ; 4.149 ns                ;
; 16.387 ns                               ; 138.39 MHz ( period = 7.226 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[38]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.536 ns                 ; 4.149 ns                ;
; 16.387 ns                               ; 138.39 MHz ( period = 7.226 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[39]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.536 ns                 ; 4.149 ns                ;
; 16.502 ns                               ; 142.94 MHz ( period = 6.996 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block11a0~porta_address_reg0                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.232 ns                 ; 3.730 ns                ;
; 16.502 ns                               ; 142.94 MHz ( period = 6.996 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block11a0~porta_datain_reg0                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.237 ns                 ; 3.735 ns                ;
; 16.502 ns                               ; 142.94 MHz ( period = 6.996 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block11a0~porta_we_reg                                      ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.232 ns                 ; 3.730 ns                ;
; 16.508 ns                               ; 143.18 MHz ( period = 6.984 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[34]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.525 ns                 ; 4.017 ns                ;
; 16.508 ns                               ; 143.18 MHz ( period = 6.984 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[8]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.525 ns                 ; 4.017 ns                ;
; 16.508 ns                               ; 143.18 MHz ( period = 6.984 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[33]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.525 ns                 ; 4.017 ns                ;
; 16.632 ns                               ; 148.46 MHz ( period = 6.736 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[21]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.526 ns                 ; 3.894 ns                ;
; 16.632 ns                               ; 148.46 MHz ( period = 6.736 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[27]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.526 ns                 ; 3.894 ns                ;
; 16.632 ns                               ; 148.46 MHz ( period = 6.736 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[23]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.526 ns                 ; 3.894 ns                ;
; 16.632 ns                               ; 148.46 MHz ( period = 6.736 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[26]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.526 ns                 ; 3.894 ns                ;
; 16.632 ns                               ; 148.46 MHz ( period = 6.736 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[28]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.526 ns                 ; 3.894 ns                ;
; 16.632 ns                               ; 148.46 MHz ( period = 6.736 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[24]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.526 ns                 ; 3.894 ns                ;
; 16.632 ns                               ; 148.46 MHz ( period = 6.736 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[30]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.526 ns                 ; 3.894 ns                ;
; 16.657 ns                               ; 149.57 MHz ( period = 6.686 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[35]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.524 ns                 ; 3.867 ns                ;
; 16.657 ns                               ; 149.57 MHz ( period = 6.686 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[32]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.524 ns                 ; 3.867 ns                ;
; 16.669 ns                               ; 150.11 MHz ( period = 6.662 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[104]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.523 ns                 ; 3.854 ns                ;
; 16.669 ns                               ; 150.11 MHz ( period = 6.662 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[71]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.523 ns                 ; 3.854 ns                ;
; 16.669 ns                               ; 150.11 MHz ( period = 6.662 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[79]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.523 ns                 ; 3.854 ns                ;
; 16.669 ns                               ; 150.11 MHz ( period = 6.662 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[56]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.523 ns                 ; 3.854 ns                ;
; 16.669 ns                               ; 150.11 MHz ( period = 6.662 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[52]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.523 ns                 ; 3.854 ns                ;
; 16.669 ns                               ; 150.11 MHz ( period = 6.662 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[63]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.523 ns                 ; 3.854 ns                ;
; 16.669 ns                               ; 150.11 MHz ( period = 6.662 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[60]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.523 ns                 ; 3.854 ns                ;
; 16.670 ns                               ; 150.15 MHz ( period = 6.660 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[64]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.522 ns                 ; 3.852 ns                ;
; 16.670 ns                               ; 150.15 MHz ( period = 6.660 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[62]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.522 ns                 ; 3.852 ns                ;
; 16.670 ns                               ; 150.15 MHz ( period = 6.660 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[1]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.522 ns                 ; 3.852 ns                ;
; 16.735 ns                               ; 153.14 MHz ( period = 6.530 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[4]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.760 ns                 ; 3.025 ns                ;
; 16.917 ns                               ; 162.18 MHz ( period = 6.166 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[31]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.520 ns                 ; 3.603 ns                ;
; 17.010 ns                               ; 167.22 MHz ( period = 5.980 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[3]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.760 ns                 ; 2.750 ns                ;
; 17.027 ns                               ; 168.18 MHz ( period = 5.946 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[68]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.520 ns                 ; 3.493 ns                ;
; 17.027 ns                               ; 168.18 MHz ( period = 5.946 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[55]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.520 ns                 ; 3.493 ns                ;
; 17.027 ns                               ; 168.18 MHz ( period = 5.946 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[58]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.520 ns                 ; 3.493 ns                ;
; 17.072 ns                               ; 170.77 MHz ( period = 5.856 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[94]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.495 ns                 ; 3.423 ns                ;
; 17.072 ns                               ; 170.77 MHz ( period = 5.856 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[90]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.495 ns                 ; 3.423 ns                ;
; 17.072 ns                               ; 170.77 MHz ( period = 5.856 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[88]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.495 ns                 ; 3.423 ns                ;
; 17.072 ns                               ; 170.77 MHz ( period = 5.856 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[92]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.495 ns                 ; 3.423 ns                ;
; 17.072 ns                               ; 170.77 MHz ( period = 5.856 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[70]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.495 ns                 ; 3.423 ns                ;
; 17.072 ns                               ; 170.77 MHz ( period = 5.856 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[72]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.495 ns                 ; 3.423 ns                ;
; 17.072 ns                               ; 170.77 MHz ( period = 5.856 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[76]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.495 ns                 ; 3.423 ns                ;
; 17.072 ns                               ; 170.77 MHz ( period = 5.856 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[78]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.495 ns                 ; 3.423 ns                ;
; 17.072 ns                               ; 170.77 MHz ( period = 5.856 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[84]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.495 ns                 ; 3.423 ns                ;
; 17.072 ns                               ; 170.77 MHz ( period = 5.856 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[86]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.495 ns                 ; 3.423 ns                ;
; 17.072 ns                               ; 170.77 MHz ( period = 5.856 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[82]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.495 ns                 ; 3.423 ns                ;
; 17.072 ns                               ; 170.77 MHz ( period = 5.856 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[80]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.495 ns                 ; 3.423 ns                ;
; 17.093 ns                               ; 172.00 MHz ( period = 5.814 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[2]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.760 ns                 ; 2.667 ns                ;
; 17.095 ns                               ; 172.12 MHz ( period = 5.810 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[108]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.504 ns                 ; 3.409 ns                ;
; 17.095 ns                               ; 172.12 MHz ( period = 5.810 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[107]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.504 ns                 ; 3.409 ns                ;
; 17.095 ns                               ; 172.12 MHz ( period = 5.810 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[102]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.504 ns                 ; 3.409 ns                ;
; 17.095 ns                               ; 172.12 MHz ( period = 5.810 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[103]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.504 ns                 ; 3.409 ns                ;
; 17.095 ns                               ; 172.12 MHz ( period = 5.810 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[100]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.504 ns                 ; 3.409 ns                ;
; 17.095 ns                               ; 172.12 MHz ( period = 5.810 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[111]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.504 ns                 ; 3.409 ns                ;
; 17.095 ns                               ; 172.12 MHz ( period = 5.810 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[109]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.504 ns                 ; 3.409 ns                ;
; 17.095 ns                               ; 172.12 MHz ( period = 5.810 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[110]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.504 ns                 ; 3.409 ns                ;
; 17.095 ns                               ; 172.12 MHz ( period = 5.810 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[95]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.504 ns                 ; 3.409 ns                ;
; 17.147 ns                               ; 175.25 MHz ( period = 5.706 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|sub_parity9a2                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.761 ns                 ; 2.614 ns                ;
; 17.147 ns                               ; 175.25 MHz ( period = 5.706 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[67]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.490 ns                 ; 3.343 ns                ;
; 17.147 ns                               ; 175.25 MHz ( period = 5.706 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[75]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.490 ns                 ; 3.343 ns                ;
; 17.147 ns                               ; 175.25 MHz ( period = 5.706 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[93]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.490 ns                 ; 3.343 ns                ;
; 17.147 ns                               ; 175.25 MHz ( period = 5.706 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[66]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.490 ns                 ; 3.343 ns                ;
; 17.147 ns                               ; 175.25 MHz ( period = 5.706 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[74]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.490 ns                 ; 3.343 ns                ;
; 17.147 ns                               ; 175.25 MHz ( period = 5.706 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[83]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.490 ns                 ; 3.343 ns                ;
; 17.281 ns                               ; 183.89 MHz ( period = 5.438 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|sub_parity9a1                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.760 ns                 ; 2.479 ns                ;
; 17.281 ns                               ; 183.89 MHz ( period = 5.438 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|sub_parity9a0                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.760 ns                 ; 2.479 ns                ;
; 17.281 ns                               ; 183.89 MHz ( period = 5.438 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|parity8                                                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.760 ns                 ; 2.479 ns                ;
; 17.424 ns                               ; 194.10 MHz ( period = 5.152 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[16]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.525 ns                 ; 3.101 ns                ;
; 17.424 ns                               ; 194.10 MHz ( period = 5.152 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[25]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.525 ns                 ; 3.101 ns                ;
; 17.456 ns                               ; 196.54 MHz ( period = 5.088 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[105]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.501 ns                 ; 3.045 ns                ;
; 17.456 ns                               ; 196.54 MHz ( period = 5.088 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[69]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.501 ns                 ; 3.045 ns                ;
; 17.456 ns                               ; 196.54 MHz ( period = 5.088 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[65]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.501 ns                 ; 3.045 ns                ;
; 17.456 ns                               ; 196.54 MHz ( period = 5.088 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[77]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.501 ns                 ; 3.045 ns                ;
; 17.456 ns                               ; 196.54 MHz ( period = 5.088 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[73]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.501 ns                 ; 3.045 ns                ;
; 17.456 ns                               ; 196.54 MHz ( period = 5.088 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[85]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.501 ns                 ; 3.045 ns                ;
; 17.456 ns                               ; 196.54 MHz ( period = 5.088 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[81]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.501 ns                 ; 3.045 ns                ;
; 17.464 ns                               ; 197.16 MHz ( period = 5.072 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[106]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.496 ns                 ; 3.032 ns                ;
; 17.464 ns                               ; 197.16 MHz ( period = 5.072 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[98]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.496 ns                 ; 3.032 ns                ;
; 17.464 ns                               ; 197.16 MHz ( period = 5.072 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[99]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.496 ns                 ; 3.032 ns                ;
; 17.464 ns                               ; 197.16 MHz ( period = 5.072 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[97]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.496 ns                 ; 3.032 ns                ;
; 17.464 ns                               ; 197.16 MHz ( period = 5.072 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[96]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.496 ns                 ; 3.032 ns                ;
; 17.464 ns                               ; 197.16 MHz ( period = 5.072 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[101]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.496 ns                 ; 3.032 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                     ;                                                                                                                                                                      ;              ;              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                              ; To                                                                                                                                                          ; From Clock                                                                                    ; To Clock                                                                                      ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.523 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd1[7]                                                                                                                     ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a7~porta_datain_reg0           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.431 ns                   ; 0.954 ns                 ;
; 0.540 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd1[1]                                                                                                                     ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a1~porta_datain_reg0           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.430 ns                   ; 0.970 ns                 ;
; 0.540 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd1[0]                                                                                                                     ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.430 ns                   ; 0.970 ns                 ;
; 0.571 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|wrptr_g[4]                                      ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.426 ns                   ; 0.997 ns                 ;
; 0.576 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|wrptr_g[3]                                      ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a2~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.424 ns                   ; 1.000 ns                 ;
; 0.579 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd1[9]                                                                                                                     ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a1~porta_datain_reg0           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.430 ns                   ; 1.009 ns                 ;
; 0.585 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd1[15]                                                                                                                    ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a7~porta_datain_reg0           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.431 ns                   ; 1.016 ns                 ;
; 0.585 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|wrptr_g[5]                                      ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.426 ns                   ; 1.011 ns                 ;
; 0.585 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd1[4]                                                                                                                     ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a4~porta_datain_reg0           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.424 ns                   ; 1.009 ns                 ;
; 0.590 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd1[8]                                                                                                                     ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.430 ns                   ; 1.020 ns                 ;
; 0.603 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd1[13]                                                                                                                    ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a5~porta_datain_reg0           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.428 ns                   ; 1.031 ns                 ;
; 0.603 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd1[5]                                                                                                                     ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a5~porta_datain_reg0           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.428 ns                   ; 1.031 ns                 ;
; 0.615 ns                                ; FIFO:RXF|inptr[1]                                                                                                                                 ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ram_block1a8~porta_address_reg0                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.430 ns                   ; 1.045 ns                 ;
; 0.616 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|wrptr_g[3]                                      ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.426 ns                   ; 1.042 ns                 ;
; 0.620 ns                                ; FIFO:RXF|inptr[0]                                                                                                                                 ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ram_block1a14~porta_address_reg0                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.427 ns                   ; 1.047 ns                 ;
; 0.622 ns                                ; FIFO:RXF|inptr[1]                                                                                                                                 ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ram_block1a12~porta_address_reg0                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.416 ns                   ; 1.038 ns                 ;
; 0.629 ns                                ; FIFO:RXF|inptr[3]                                                                                                                                 ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ram_block1a4~porta_address_reg0                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.422 ns                   ; 1.051 ns                 ;
; 0.632 ns                                ; FIFO:RXF|inptr[3]                                                                                                                                 ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ram_block1a2~porta_address_reg0                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.410 ns                   ; 1.042 ns                 ;
; 0.639 ns                                ; FIFO:RXF|inptr[0]                                                                                                                                 ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ram_block1a8~porta_address_reg0                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.430 ns                   ; 1.069 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED11|LED                                                                                                                         ; Led_flash:Flash_LED11|LED                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; CC_address[1]                                                                                                                                     ; CC_address[1]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; CC_address[0]                                                                                                                                     ; CC_address[0]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; CC_address[2]                                                                                                                                     ; CC_address[2]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:ser_no|id[7]                                                                                                                           ; NWire_xmit:ser_no|id[7]                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; FIFO:RXF|inptr[3]                                                                                                                                 ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ram_block1a12~porta_address_reg0                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.416 ns                   ; 1.062 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[0]                                                                                                                          ; debounce:de_dot|count[0]                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[1]                                                                                                                          ; debounce:de_dot|count[1]                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[2]                                                                                                                          ; debounce:de_dot|count[2]                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[3]                                                                                                                          ; debounce:de_dot|count[3]                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[4]                                                                                                                          ; debounce:de_dot|count[4]                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[5]                                                                                                                          ; debounce:de_dot|count[5]                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[6]                                                                                                                          ; debounce:de_dot|count[6]                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[7]                                                                                                                          ; debounce:de_dot|count[7]                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[8]                                                                                                                          ; debounce:de_dot|count[8]                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[9]                                                                                                                          ; debounce:de_dot|count[9]                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[10]                                                                                                                         ; debounce:de_dot|count[10]                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[11]                                                                                                                         ; debounce:de_dot|count[11]                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[12]                                                                                                                         ; debounce:de_dot|count[12]                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[13]                                                                                                                         ; debounce:de_dot|count[13]                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[14]                                                                                                                         ; debounce:de_dot|count[14]                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[15]                                                                                                                         ; debounce:de_dot|count[15]                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[16]                                                                                                                         ; debounce:de_dot|count[16]                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[17]                                                                                                                         ; debounce:de_dot|count[17]                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[18]                                                                                                                         ; debounce:de_dot|count[18]                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|clean_pb                                                                                                                          ; debounce:de_dot|clean_pb                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[0]                                                                                                                          ; debounce:de_PTT|count[0]                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[0]                                                                                                                         ; debounce:de_dash|count[0]                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[1]                                                                                                                          ; debounce:de_PTT|count[1]                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[1]                                                                                                                         ; debounce:de_dash|count[1]                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[2]                                                                                                                          ; debounce:de_PTT|count[2]                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[2]                                                                                                                         ; debounce:de_dash|count[2]                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[3]                                                                                                                          ; debounce:de_PTT|count[3]                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[3]                                                                                                                         ; debounce:de_dash|count[3]                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[4]                                                                                                                          ; debounce:de_PTT|count[4]                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[4]                                                                                                                         ; debounce:de_dash|count[4]                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[5]                                                                                                                          ; debounce:de_PTT|count[5]                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[5]                                                                                                                         ; debounce:de_dash|count[5]                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[6]                                                                                                                          ; debounce:de_PTT|count[6]                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[6]                                                                                                                         ; debounce:de_dash|count[6]                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[7]                                                                                                                          ; debounce:de_PTT|count[7]                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[7]                                                                                                                         ; debounce:de_dash|count[7]                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[8]                                                                                                                          ; debounce:de_PTT|count[8]                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[8]                                                                                                                         ; debounce:de_dash|count[8]                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[9]                                                                                                                          ; debounce:de_PTT|count[9]                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[9]                                                                                                                         ; debounce:de_dash|count[9]                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[10]                                                                                                                         ; debounce:de_PTT|count[10]                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[10]                                                                                                                        ; debounce:de_dash|count[10]                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[11]                                                                                                                         ; debounce:de_PTT|count[11]                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[11]                                                                                                                        ; debounce:de_dash|count[11]                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ver3|TB_state.TB_DB                                                                                                                   ; NWire_rcv:m_ver3|TB_state.TB_DB                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[12]                                                                                                                         ; debounce:de_PTT|count[12]                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ser|TB_state.TB_DB                                                                                                                    ; NWire_rcv:m_ser|TB_state.TB_DB                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ver2|TB_state.TB_DB                                                                                                                   ; NWire_rcv:m_ver2|TB_state.TB_DB                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[12]                                                                                                                        ; debounce:de_dash|count[12]                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ver3|TB_state.TB_SYNC                                                                                                                 ; NWire_rcv:m_ver3|TB_state.TB_SYNC                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[13]                                                                                                                         ; debounce:de_PTT|count[13]                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ser|TB_state.TB_SYNC                                                                                                                  ; NWire_rcv:m_ser|TB_state.TB_SYNC                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ver2|TB_state.TB_SYNC                                                                                                                 ; NWire_rcv:m_ver2|TB_state.TB_SYNC                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[13]                                                                                                                        ; debounce:de_dash|count[13]                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ver4|TB_state.TB_DB                                                                                                                   ; NWire_rcv:m_ver4|TB_state.TB_DB                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:p_ser|TB_state.TB_DB                                                                                                                    ; NWire_rcv:p_ser|TB_state.TB_DB                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ver3|TB_state.TB_CALC                                                                                                                 ; NWire_rcv:m_ver3|TB_state.TB_CALC                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[14]                                                                                                                         ; debounce:de_PTT|count[14]                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ser|TB_state.TB_CALC                                                                                                                  ; NWire_rcv:m_ser|TB_state.TB_CALC                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ver2|TB_state.TB_CALC                                                                                                                 ; NWire_rcv:m_ver2|TB_state.TB_CALC                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[14]                                                                                                                        ; debounce:de_dash|count[14]                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ver4|TB_state.TB_SYNC                                                                                                                 ; NWire_rcv:m_ver4|TB_state.TB_SYNC                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[15]                                                                                                                         ; debounce:de_PTT|count[15]                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[15]                                                                                                                        ; debounce:de_dash|count[15]                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ver4|TB_state.TB_CALC                                                                                                                 ; NWire_rcv:m_ver4|TB_state.TB_CALC                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:p_ser|TB_state.TB_SYNC                                                                                                                  ; NWire_rcv:p_ser|TB_state.TB_SYNC                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:p_ser|TB_state.TB_CALC                                                                                                                  ; NWire_rcv:p_ser|TB_state.TB_CALC                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ver3|TB_state.TB_NEXT                                                                                                                 ; NWire_rcv:m_ver3|TB_state.TB_NEXT                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[16]                                                                                                                         ; debounce:de_PTT|count[16]                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ser|TB_state.TB_NEXT                                                                                                                  ; NWire_rcv:m_ser|TB_state.TB_NEXT                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ver2|TB_state.TB_NEXT                                                                                                                 ; NWire_rcv:m_ver2|TB_state.TB_NEXT                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[16]                                                                                                                        ; debounce:de_dash|count[16]                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[17]                                                                                                                         ; debounce:de_PTT|count[17]                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[17]                                                                                                                        ; debounce:de_dash|count[17]                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ver4|TB_state.TB_NEXT                                                                                                                 ; NWire_rcv:m_ver4|TB_state.TB_NEXT                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:p_ser|TB_state.TB_NEXT                                                                                                                  ; NWire_rcv:p_ser|TB_state.TB_NEXT                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[18]                                                                                                                         ; debounce:de_PTT|count[18]                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[18]                                                                                                                        ; debounce:de_dash|count[18]                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|clean_pb                                                                                                                          ; debounce:de_PTT|clean_pb                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|clean_pb                                                                                                                         ; debounce:de_dash|clean_pb                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED10|LED                                                                                                                         ; Led_flash:Flash_LED10|LED                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED9|LED                                                                                                                          ; Led_flash:Flash_LED9|LED                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED8|LED                                                                                                                          ; Led_flash:Flash_LED8|LED                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED7|LED                                                                                                                          ; Led_flash:Flash_LED7|LED                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED5|LED                                                                                                                          ; Led_flash:Flash_LED5|LED                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED4|LED                                                                                                                          ; Led_flash:Flash_LED4|LED                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED3|LED                                                                                                                          ; Led_flash:Flash_LED3|LED                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED2|LED                                                                                                                          ; Led_flash:Flash_LED2|LED                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED1|LED                                                                                                                          ; Led_flash:Flash_LED1|LED                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:CCxmit|NW_state.NW_LOW                                                                                                                 ; NWire_xmit:CCxmit|NW_state.NW_LOW                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q23                                                                                                            ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q23                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:CCxmit|iack                                                                                                                            ; NWire_xmit:CCxmit|iack                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:CCxmit|NW_state.NW_WAIT                                                                                                                ; NWire_xmit:CCxmit|NW_state.NW_WAIT                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q4                                                                                                             ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q4                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:ser_no|dly_cnt[24]                                                                                                                     ; NWire_xmit:ser_no|dly_cnt[24]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:ser_no|NW_state.NW_IDLE                                                                                                                ; NWire_xmit:ser_no|NW_state.NW_IDLE                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:ser_no|NW_state.NW_DATA_Q23                                                                                                            ; NWire_xmit:ser_no|NW_state.NW_DATA_Q23                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:ser_no|NW_state.NW_WAIT                                                                                                                ; NWire_xmit:ser_no|NW_state.NW_WAIT                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:ser_no|iack                                                                                                                            ; NWire_xmit:ser_no|iack                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:ser_no|data_cnt[1]                                                                                                                     ; NWire_xmit:ser_no|data_cnt[1]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:ser_no|data_cnt[2]                                                                                                                     ; NWire_xmit:ser_no|data_cnt[2]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:ser_no|data_cnt[0]                                                                                                                     ; NWire_xmit:ser_no|data_cnt[0]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:ser_no|NW_state.NW_DATA_Q4                                                                                                             ; NWire_xmit:ser_no|NW_state.NW_DATA_Q4                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; IF_PWM_state.PWM_IDLE                                                                                                                             ; IF_PWM_state.PWM_IDLE                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; IF_SYNC_state.SYNC_FINISH                                                                                                                         ; IF_SYNC_state.SYNC_FINISH                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a12 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a12           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a13 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a13           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; IF_SYNC_state.SYNC_IDLE                                                                                                                           ; IF_SYNC_state.SYNC_IDLE                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a0  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a0            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; IF_SYNC_state.SYNC_RX_1_2                                                                                                                         ; IF_SYNC_state.SYNC_RX_1_2                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a11 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a11           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a10 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a10           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a9  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a9            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a8  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a8            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a7  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a7            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a6  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a6            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a5  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a5            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a4  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a4            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a3  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a3            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a2  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a2            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a1  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a1            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo_ctrl:TXFC|IF_chan[0]                                                                                                                      ; Tx_fifo_ctrl:TXFC|IF_chan[0]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; IF_SYNC_state.SYNC_RX_3_4                                                                                                                         ; IF_SYNC_state.SYNC_RX_3_4                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a9          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a9                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a10         ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a10                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo_ctrl:TXFC|AD_state.AD_WAIT                                                                                                                ; Tx_fifo_ctrl:TXFC|AD_state.AD_WAIT                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo_ctrl:TXFC|AD_timer[5]                                                                                                                     ; Tx_fifo_ctrl:TXFC|AD_timer[5]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo_ctrl:TXFC|AD_state.AD_IDLE                                                                                                                ; Tx_fifo_ctrl:TXFC|AD_state.AD_IDLE                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a0                   ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a0                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a3                   ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a3                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a4                   ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a4                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a6                   ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a6                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a2                   ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a2                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a10                  ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a10                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo_ctrl:TXFC|AD_state.AD_PAD_CHK                                                                                                             ; Tx_fifo_ctrl:TXFC|AD_state.AD_PAD_CHK                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a1                   ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a1                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a7                   ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a7                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a8                   ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a8                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a9                   ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a9                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a5                   ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a5                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; sp_rcv_ctrl:SPC|state                                                                                                                             ; sp_rcv_ctrl:SPC|state                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a12                  ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a12                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a11                  ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a11                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.659 ns                                ; FIFO:RXF|inptr[3]                                                                                                                                 ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ram_block1a6~porta_address_reg0                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.414 ns                   ; 1.073 ns                 ;
; 0.667 ns                                ; FIFO:RXF|inptr[1]                                                                                                                                 ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ram_block1a4~porta_address_reg0                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.422 ns                   ; 1.089 ns                 ;
; 0.672 ns                                ; FIFO:RXF|inptr[0]                                                                                                                                 ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ram_block1a10~porta_address_reg0                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.428 ns                   ; 1.100 ns                 ;
; 0.706 ns                                ; NWire_xmit:CCxmit|id[23]                                                                                                                          ; NWire_xmit:CCxmit|id[22]                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; NWire_xmit:CCxmit|id[14]                                                                                                                          ; NWire_xmit:CCxmit|id[13]                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; NWire_xmit:CCxmit|id[8]                                                                                                                           ; NWire_xmit:CCxmit|id[7]                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; FIFO:RXF|mem_0_bypass[35]                                                                                                                         ; FIFO:RXF|q[10]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd0[15]                                                                                                            ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd1[15]                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd0[26]                                                                                                            ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd1[26]                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd0[20]                                                                                                            ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd1[20]                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd0[32]                                                                                                            ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd1[32]                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd0[33]                                                                                                            ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd1[33]                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd0[24]                                                                                                            ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd1[24]                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|sub_parity10a[3]             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|parity9                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.707 ns                                ; NWire_xmit:CCxmit|id[43]                                                                                                                          ; NWire_xmit:CCxmit|id[42]                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:CCxmit|id[34]                                                                                                                          ; NWire_xmit:CCxmit|id[33]                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:CCxmit|id[30]                                                                                                                          ; NWire_xmit:CCxmit|id[29]                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:CCxmit|id[29]                                                                                                                          ; NWire_xmit:CCxmit|id[28]                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:CCxmit|id[21]                                                                                                                          ; NWire_xmit:CCxmit|id[20]                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; IF_OC[1]                                                                                                                                          ; NWire_xmit:CCxmit|id[12]                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; IF_OC[0]                                                                                                                                          ; NWire_xmit:CCxmit|id[11]                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:CCxmit|id[11]                                                                                                                          ; NWire_xmit:CCxmit|id[10]                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:CCxmit|id[2]                                                                                                                           ; NWire_xmit:CCxmit|id[1]                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                               ;                                                                                                                                                             ;                                                                                               ;                                                                                               ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                                                                                     ; To                                                                                                                                                                                                                                                     ; From Clock                                                                                    ; To Clock                                                                                      ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|NCONFIG                                                                                                                                                                                                     ; ASMI_interface:ASMI_int_inst|NCONFIG                                                                                                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|PHY_state.00001                                                                                                                                                                                                       ; Tx_MAC:Tx_MAC_inst|PHY_state.00001                                                                                                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[0]                                                                                                                                                                                              ; ASMI_interface:ASMI_int_inst|reset_delay[0]                                                                                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_control:Control_LED1|swap[0]                                                                                                                                                                                                         ; Led_control:Control_LED1|swap[0]                                                                                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_control:Control_LED1|swap[1]                                                                                                                                                                                                         ; Led_control:Control_LED1|swap[1]                                                                                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_control:Control_LED1|LED                                                                                                                                                                                                             ; Led_control:Control_LED1|LED                                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_control:Control_LED0|swap[0]                                                                                                                                                                                                         ; Led_control:Control_LED0|swap[0]                                                                                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_control:Control_LED0|swap[1]                                                                                                                                                                                                         ; Led_control:Control_LED0|swap[1]                                                                                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_control:Control_LED0|LED                                                                                                                                                                                                             ; Led_control:Control_LED0|LED                                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|b_non_empty                             ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|b_non_empty                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|b_full                                  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|b_full                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|add_msb_reg                                                                                                                  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|add_msb_reg                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|erase_ACK                                                                                                                                                                                                   ; ASMI_interface:ASMI_int_inst|erase_ACK                                                                                                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|rdreq                                                                                                                                                                                                       ; ASMI_interface:ASMI_int_inst|rdreq                                                                                                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a9                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a9                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a10                                                                                                                      ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a10                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|erase_done                                                                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|erase_done                                                                                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|send_more                                                                                                                                                                                                   ; ASMI_interface:ASMI_int_inst|send_more                                                                                                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|state[3]                                                                                                                                                                                                    ; ASMI_interface:ASMI_int_inst|state[3]                                                                                                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|state[2]                                                                                                                                                                                                    ; ASMI_interface:ASMI_int_inst|state[2]                                                                                                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|state[1]                                                                                                                                                                                                    ; ASMI_interface:ASMI_int_inst|state[1]                                                                                                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|shift_bytes                                                                                                                                                                                                 ; ASMI_interface:ASMI_int_inst|shift_bytes                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|sector_erase                                                                                                                                                                                                ; ASMI_interface:ASMI_int_inst|sector_erase                                                                                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|write_enable                                                                                                                                                                                                ; ASMI_interface:ASMI_int_inst|write_enable                                                                                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|write                                                                                                                                                                                                       ; ASMI_interface:ASMI_int_inst|write                                                                                                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_wrpoll_reg                                                                                                             ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_wrpoll_reg                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                                         ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                                                         ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                                         ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_prot_reg                                                                                                               ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_prot_reg                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_pgwrop_reg                                                                                                               ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_pgwrop_reg                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                                                       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                                       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|ncs_reg                                                                                                                      ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|ncs_reg                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.655 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[6]                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~portb_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.344 ns                   ; 0.999 ns                 ;
; 0.680 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[1]                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~portb_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.344 ns                   ; 1.024 ns                 ;
; 0.697 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.343 ns                   ; 1.040 ns                 ;
; 0.707 ns                                ; Led_control:Control_LED1|swap[0]                                                                                                                                                                                                         ; Led_control:Control_LED1|swap[1]                                                                                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.708 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe13a[5]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[5]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe13a[6]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[6]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe13a[8]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[8]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe13a[9]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[9]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_write_reg                                                                                                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_write_reg2                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.709 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe13a[0]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[0]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe13a[10]                                                                                                 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[10]                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[1]                                                                                                             ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[2]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.719 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|parity1                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.670 ns                 ;
; 0.719 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|parity1                                                            ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.670 ns                 ;
; 0.720 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[3]                                                                                                             ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[4]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|parity1                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.721 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[2]                                                                                                             ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[3]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; 0.721 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|parity1                                                            ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; 0.723 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[0]                                                                                                             ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[1]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.674 ns                 ;
; 0.723 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated|counter_reg_bit[1]                                                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|buf_empty_reg                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.674 ns                 ;
; 0.724 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated|counter_reg_bit[8]                                                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated|counter_reg_bit[8]                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.675 ns                 ;
; 0.732 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[8]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[8]                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|parity1                                                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|parity1                                                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.733 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.734 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|cntr_7n7:count_usedw|counter_reg_bit[8] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|cntr_7n7:count_usedw|counter_reg_bit[8]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|parity1                                                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.737 ns                                ; ASMI_interface:ASMI_int_inst|byte_count[8]                                                                                                                                                                                               ; ASMI_interface:ASMI_int_inst|byte_count[8]                                                                                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.688 ns                 ;
; 0.738 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|parity1                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.689 ns                 ;
; 0.743 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[10]                                                                                                 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[9]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.694 ns                 ;
; 0.744 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|parity1                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.695 ns                 ;
; 0.746 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a9                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.697 ns                 ;
; 0.746 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a9                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[9]                                                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.697 ns                 ;
; 0.746 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|do_wrmemadd_reg                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.697 ns                 ;
; 0.746 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                                                       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|parity1                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.697 ns                 ;
; 0.747 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[10]                                                                                                 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[8]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.698 ns                 ;
; 0.749 ns                                ; PHY_count[4]                                                                                                                                                                                                                             ; PHY_count[4]                                                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.700 ns                 ;
; 0.754 ns                                ; Tx_MAC:Tx_MAC_inst|PHY_state.00001                                                                                                                                                                                                       ; Tx_MAC:Tx_MAC_inst|sync_TD[2]                                                                                                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.705 ns                 ;
; 0.757 ns                                ; Tx_MAC:Tx_MAC_inst|PHY_state.00001                                                                                                                                                                                                       ; Tx_MAC:Tx_MAC_inst|sync_TD[1]                                                                                                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.708 ns                 ;
; 0.758 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr|cntr_kqi:auto_generated|counter_reg_bit[8]                                                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr|cntr_kqi:auto_generated|counter_reg_bit[8]                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.709 ns                 ;
; 0.759 ns                                ; Tx_MAC:Tx_MAC_inst|PHY_state.00001                                                                                                                                                                                                       ; Tx_MAC:Tx_MAC_inst|sync_TD[3]                                                                                                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.710 ns                 ;
; 0.759 ns                                ; Tx_MAC:Tx_MAC_inst|PHY_state.00001                                                                                                                                                                                                       ; Tx_MAC:Tx_MAC_inst|sync_TD[0]                                                                                                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.710 ns                 ;
; 0.761 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[7]                                                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.712 ns                 ;
; 0.775 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                                         ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|parity1                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.726 ns                 ;
; 0.778 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.729 ns                 ;
; 0.778 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[0]                                                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.729 ns                 ;
; 0.782 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[8]                                                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.733 ns                 ;
; 0.786 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.737 ns                 ;
; 0.788 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.739 ns                 ;
; 0.827 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.343 ns                   ; 1.170 ns                 ;
; 0.863 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe13a[4]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[4]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.048 ns                  ; 0.815 ns                 ;
; 0.864 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[22]                                                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[23]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.815 ns                 ;
; 0.865 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[6]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[7]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.816 ns                 ;
; 0.866 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[1]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[2]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.817 ns                 ;
; 0.866 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[3]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[4]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.817 ns                 ;
; 0.866 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[5]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[6]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.817 ns                 ;
; 0.866 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[2]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.419 ns                   ; 1.285 ns                 ;
; 0.866 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|parity1                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.817 ns                 ;
; 0.867 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[0]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[1]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.818 ns                 ;
; 0.867 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[5]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[6]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.818 ns                 ;
; 0.868 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[2]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[3]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.819 ns                 ;
; 0.869 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[8]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.419 ns                   ; 1.288 ns                 ;
; 0.875 ns                                ; Led_control:Control_LED0|swap[1]                                                                                                                                                                                                         ; Led_control:Control_LED0|period[11]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.826 ns                 ;
; 0.888 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[3]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.839 ns                 ;
; 0.888 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[17]                                                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[18]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.839 ns                 ;
; 0.889 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe13a[3]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[3]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.840 ns                 ;
; 0.890 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[0]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.419 ns                   ; 1.309 ns                 ;
; 0.890 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe13a[7]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[7]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.841 ns                 ;
; 0.892 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[18]                                                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[19]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.843 ns                 ;
; 0.902 ns                                ; Led_control:Control_LED0|swap[1]                                                                                                                                                                                                         ; Led_control:Control_LED0|period[7]                                                                                                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.853 ns                 ;
; 0.904 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[3]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.855 ns                 ;
; 0.904 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|parity1                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.855 ns                 ;
; 0.904 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                                       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|parity1                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.855 ns                 ;
; 0.905 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a10                                                                                                                      ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.856 ns                 ;
; 0.913 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.343 ns                   ; 1.256 ns                 ;
; 0.927 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a10                                                                                                                      ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[10]                                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.878 ns                 ;
; 0.929 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.343 ns                   ; 1.272 ns                 ;
; 0.929 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[9]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[9]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.880 ns                 ;
; 0.931 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[9]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[8]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.882 ns                 ;
; 0.934 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[0]                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~portb_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.344 ns                   ; 1.278 ns                 ;
; 0.936 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.887 ns                 ;
; 0.940 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.891 ns                 ;
; 0.942 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[1]                                                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.893 ns                 ;
; 0.943 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[5]                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~portb_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.344 ns                   ; 1.287 ns                 ;
; 0.943 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[1]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.419 ns                   ; 1.362 ns                 ;
; 0.947 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.343 ns                   ; 1.290 ns                 ;
; 0.950 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[5]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.419 ns                   ; 1.369 ns                 ;
; 0.951 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[6]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.419 ns                   ; 1.370 ns                 ;
; 0.956 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.342 ns                   ; 1.298 ns                 ;
; 0.959 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[4]                                                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.910 ns                 ;
; 0.959 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[6]                                                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.910 ns                 ;
; 0.977 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[4]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.419 ns                   ; 1.396 ns                 ;
; 0.977 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[5]                                                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.048 ns                  ; 0.929 ns                 ;
; 0.987 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[14]                                                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[15]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.938 ns                 ;
; 0.988 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[4]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[5]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.939 ns                 ;
; 0.988 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[10]                                                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[11]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.939 ns                 ;
; 0.989 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[21]                                                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[22]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.940 ns                 ;
; 0.989 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[9]                                                                                                                  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[10]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.940 ns                 ;
; 0.993 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[11]                                                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[12]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.944 ns                 ;
; 0.993 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[15]                                                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[16]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.944 ns                 ;
; 0.994 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[12]                                                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[13]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.945 ns                 ;
; 0.995 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[13]                                                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[14]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.946 ns                 ;
; 0.999 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[3]                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~portb_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.344 ns                   ; 1.343 ns                 ;
; 1.003 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.342 ns                   ; 1.345 ns                 ;
; 1.012 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[20]                                                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[21]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.963 ns                 ;
; 1.012 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[19]                                                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[20]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.963 ns                 ;
; 1.014 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[16]                                                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[17]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.965 ns                 ;
; 1.016 ns                                ; Led_control:Control_LED0|swap[0]                                                                                                                                                                                                         ; Led_control:Control_LED0|swap[1]                                                                                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.967 ns                 ;
; 1.028 ns                                ; PHY_count[4]                                                                                                                                                                                                                             ; PHY_count[2]                                                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.979 ns                 ;
; 1.033 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[7]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.419 ns                   ; 1.452 ns                 ;
; 1.033 ns                                ; PHY_count[4]                                                                                                                                                                                                                             ; PHY_count[0]                                                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.984 ns                 ;
; 1.033 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|do_wrmemadd_reg                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.984 ns                 ;
; 1.035 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                                                                                                          ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.986 ns                 ;
; 1.039 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe13a[2]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[2]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.048 ns                  ; 0.991 ns                 ;
; 1.043 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe13a[1]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[1]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.048 ns                  ; 0.995 ns                 ;
; 1.046 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|parity1                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.997 ns                 ;
; 1.046 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_wrpoll_reg                                                                                                             ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_wrpoll_reg2                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.997 ns                 ;
; 1.051 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[0]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[1]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.002 ns                 ;
; 1.051 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[1]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[2]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.002 ns                 ;
; 1.052 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[2]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[3]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.003 ns                 ;
; 1.052 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[3]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[4]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.003 ns                 ;
; 1.058 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[11]                                                                                                                                                                                             ; ASMI_interface:ASMI_int_inst|reset_delay[11]                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.009 ns                 ;
; 1.059 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[15]                                                                                                                                                                                             ; ASMI_interface:ASMI_int_inst|reset_delay[15]                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[13]                                                                                                                                                                                             ; ASMI_interface:ASMI_int_inst|reset_delay[13]                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; Led_control:Control_LED1|counter[6]                                                                                                                                                                                                      ; Led_control:Control_LED1|counter[6]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; Led_control:Control_LED1|counter[0]                                                                                                                                                                                                      ; Led_control:Control_LED1|counter[0]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; Led_control:Control_LED0|counter[0]                                                                                                                                                                                                      ; Led_control:Control_LED0|counter[0]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; Led_control:Control_LED0|counter[4]                                                                                                                                                                                                      ; Led_control:Control_LED0|counter[4]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; ASMI_interface:ASMI_int_inst|byte_count[2]                                                                                                                                                                                               ; ASMI_interface:ASMI_int_inst|byte_count[2]                                                                                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; ASMI_interface:ASMI_int_inst|byte_count[0]                                                                                                                                                                                               ; ASMI_interface:ASMI_int_inst|byte_count[0]                                                                                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated|counter_reg_bit[0]                                                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated|counter_reg_bit[0]                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.060 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[9]                                                                                                                                                                                              ; ASMI_interface:ASMI_int_inst|reset_delay[9]                                                                                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.060 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[17]                                                                                                                                                                                             ; ASMI_interface:ASMI_int_inst|reset_delay[17]                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.060 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[4]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[5]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.060 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[6]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[7]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.060 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.050 ns                  ; 1.010 ns                 ;
; 1.060 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.060 ns                                ; ASMI_interface:ASMI_int_inst|byte_count[4]                                                                                                                                                                                               ; ASMI_interface:ASMI_int_inst|byte_count[4]                                                                                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.061 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.061 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.061 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated|counter_reg_bit[6]                                                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated|counter_reg_bit[6]                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.062 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[5]                                                                                                                                                                                              ; ASMI_interface:ASMI_int_inst|reset_delay[5]                                                                                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.062 ns                                ; Led_control:Control_LED1|counter[4]                                                                                                                                                                                                      ; Led_control:Control_LED1|counter[4]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.062 ns                                ; Led_control:Control_LED1|counter[22]                                                                                                                                                                                                     ; Led_control:Control_LED1|counter[22]                                                                                                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.062 ns                                ; Led_control:Control_LED1|counter[16]                                                                                                                                                                                                     ; Led_control:Control_LED1|counter[16]                                                                                                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.062 ns                                ; Led_control:Control_LED0|counter[6]                                                                                                                                                                                                      ; Led_control:Control_LED0|counter[6]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.065 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[23]                                                                                                                                                                                             ; ASMI_interface:ASMI_int_inst|reset_delay[23]                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.016 ns                 ;
; 1.065 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|b_full                                  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|b_non_empty                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.016 ns                 ;
; 1.068 ns                                ; Led_control:Control_LED1|counter[2]                                                                                                                                                                                                      ; Led_control:Control_LED1|counter[2]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.019 ns                 ;
; 1.068 ns                                ; Led_control:Control_LED0|counter[12]                                                                                                                                                                                                     ; Led_control:Control_LED0|counter[12]                                                                                                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.019 ns                 ;
; 1.069 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[3]                                                                                                                                                                                              ; ASMI_interface:ASMI_int_inst|reset_delay[3]                                                                                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.020 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                                                                                      ;                                                                                                                                                                                                                                                        ;                                                                                               ;                                                                                               ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                           ; To                                                                                                                                                             ; From Clock                                                                                    ; To Clock                                                                                      ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|end_point[1]                                                                                                                                ; Tx_MAC:Tx_MAC_inst|end_point[1]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|end_point[2]                                                                                                                                ; Tx_MAC:Tx_MAC_inst|end_point[2]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|reset_CRC                                                                                                                                   ; Tx_MAC:Tx_MAC_inst|reset_CRC                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; read_MAC                                                                                                                                                       ; read_MAC                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; read_IP                                                                                                                                                        ; read_IP                                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[12]                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[12]                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|sp_fifo_rdreq                                                                                                                               ; Tx_MAC:Tx_MAC_inst|sp_fifo_rdreq                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[11]                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[11]                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[9]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[9]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[10]                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[10]                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[9]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[9]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|Tx_fifo_rdreq                                                                                                                               ; Tx_MAC:Tx_MAC_inst|Tx_fifo_rdreq                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; write_PHY                                                                                                                                                      ; write_PHY                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; use_IPIPA                                                                                                                                                      ; use_IPIPA                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.PING1                                                                                                                              ; Tx_MAC:Tx_MAC_inst|state_Tx.PING1                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[10]                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[10]                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[15]                                                                                                                                                      ; delay[15]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[13]                                                                                                                                                      ; delay[13]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[12]                                                                                                                                                      ; delay[12]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[0]                                                                                                                                                       ; delay[0]                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[10]                                                                                                                                                      ; delay[10]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[11]                                                                                                                                                      ; delay[11]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[5]                                                                                                                                                       ; delay[5]                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP_retries[1]                                                                                                                                                ; DHCP_retries[1]                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP_retries[0]                                                                                                                                                ; DHCP_retries[0]                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.METIS_DISCOVERY                                                                                                                    ; Tx_MAC:Tx_MAC_inst|state_Tx.METIS_DISCOVERY                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[21]                                                                                                                                                      ; delay[21]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[23]                                                                                                                                                      ; delay[23]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[20]                                                                                                                                                      ; delay[20]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[18]                                                                                                                                                      ; delay[18]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[19]                                                                                                                                                      ; delay[19]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[17]                                                                                                                                                      ; delay[17]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.DHCP_DISCOVER                                                                                                                      ; Tx_MAC:Tx_MAC_inst|state_Tx.DHCP_DISCOVER                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.UDP                                                                                                                                ; Tx_MAC:Tx_MAC_inst|state_Tx.UDP                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.SPECTRUM                                                                                                                           ; Tx_MAC:Tx_MAC_inst|state_Tx.SPECTRUM                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.DHCP_REQUEST_RENEW                                                                                                                 ; Tx_MAC:Tx_MAC_inst|state_Tx.DHCP_REQUEST_RENEW                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; read_PHY                                                                                                                                                       ; read_PHY                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.PING2                                                                                                                              ; Tx_MAC:Tx_MAC_inst|state_Tx.PING2                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.ARP                                                                                                                                ; Tx_MAC:Tx_MAC_inst|state_Tx.ARP                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP:DHCP_inst|time_out                                                                                                                                        ; DHCP:DHCP_inst|time_out                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Assigned_IP_valid                                                                                                                                              ; Assigned_IP_valid                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; renew[2]                                                                                                                                                       ; renew[2]                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; second_time                                                                                                                                                    ; second_time                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP:DHCP_inst|DHCP_state.0001                                                                                                                                 ; DHCP:DHCP_inst|DHCP_state.0001                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|ping_sent                                                                                                                                   ; Tx_MAC:Tx_MAC_inst|ping_sent                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|ARP_sent                                                                                                                                    ; Tx_MAC:Tx_MAC_inst|ARP_sent                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP:DHCP_inst|DHCP_state.0011                                                                                                                                 ; DHCP:DHCP_inst|DHCP_state.0011                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; start_up[2]                                                                                                                                                    ; start_up[2]                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.CRC                                                                                                                                ; Tx_MAC:Tx_MAC_inst|state_Tx.CRC                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP_discover_broadcast                                                                                                                                        ; DHCP_discover_broadcast                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP_start                                                                                                                                                     ; DHCP_start                                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP_request_renew                                                                                                                                             ; DHCP_request_renew                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP:DHCP_inst|DHCP_request                                                                                                                                    ; DHCP:DHCP_inst|DHCP_request                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.RESET                                                                                                                              ; Tx_MAC:Tx_MAC_inst|state_Tx.RESET                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.649 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a0~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.346 ns                   ; 0.995 ns                 ;
; 0.667 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a2~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.350 ns                   ; 1.017 ns                 ;
; 0.681 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a3~portb_address_reg0             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.343 ns                   ; 1.024 ns                 ;
; 0.706 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe14a[4]           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[4]           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[10] ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.707 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a3                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe14a[7]           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[7]           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[3]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[3]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.708 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[1]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[1]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe14a[11]          ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[11]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe14a[12]          ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[12]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[8]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[8]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.709 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe14a[2]           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[2]           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe14a[6]           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[6]           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[4]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[4]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[5]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[5]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe14a[9]           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[9]           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[7]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[7]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe14a[10]          ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[10]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[9]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[9]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.710 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[2]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[2]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.720 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[1]           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_3f9:rs_bwp|dffe12a[0]                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[1]           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_3f9:rs_bwp|dffe12a[1]                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.722 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[0]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.673 ns                 ;
; 0.732 ns                                ; Tx_MAC:Tx_MAC_inst|ping_check_temp[8]                                                                                                                          ; Tx_MAC:Tx_MAC_inst|ping_check_sum[8]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; renew_timer[24]                                                                                                                                                ; renew_timer[24]                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; DHCP_retries[1]                                                                                                                                                ; DHCP_retries[0]                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; delay[24]                                                                                                                                                      ; delay[24]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; DHCP:DHCP_inst|time_count[24]                                                                                                                                  ; DHCP:DHCP_inst|time_count[24]                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.733 ns                                ; Tx_MAC:Tx_MAC_inst|ping_check_temp[3]                                                                                                                          ; Tx_MAC:Tx_MAC_inst|ping_check_sum[3]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[13]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[5]                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.734 ns                                ; Tx_MAC:Tx_MAC_inst|ping_check_temp[1]                                                                                                                          ; Tx_MAC:Tx_MAC_inst|ping_check_sum[1]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; renew_counter[51]                                                                                                                                              ; renew_counter[51]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; DHCP_retries[0]                                                                                                                                                ; DHCP_retries[1]                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.735 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[12]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[4]                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.736 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[11]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[3]                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.687 ns                 ;
; 0.736 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|cntr_s2e:cntr_b|counter_reg_bit[0]                           ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|rdptr_b[0]                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.687 ns                 ;
; 0.742 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[5]           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_3f9:rs_bwp|dffe12a[4]                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.693 ns                 ;
; 0.743 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[5]           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_3f9:rs_bwp|dffe12a[5]                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.694 ns                 ;
; 0.745 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[10]                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.696 ns                 ;
; 0.746 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[12]                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a3                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.697 ns                 ;
; 0.746 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[9]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.697 ns                 ;
; 0.747 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[11]          ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_3f9:rs_bwp|dffe12a[10]                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.698 ns                 ;
; 0.749 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                                   ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.700 ns                 ;
; 0.749 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                                   ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.700 ns                 ;
; 0.755 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6]                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.706 ns                 ;
; 0.760 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[3]                                                                                                                     ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[25]                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.711 ns                 ;
; 0.760 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5]                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.711 ns                 ;
; 0.761 ns                                ; DHCP:DHCP_inst|DHCP_state.0010                                                                                                                                 ; DHCP:DHCP_inst|DHCP_state.0011                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.712 ns                 ;
; 0.763 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[10]                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a2                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.714 ns                 ;
; 0.763 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_g[4]                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.714 ns                 ;
; 0.764 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[3]                                                                                                                     ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[11]                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.715 ns                 ;
; 0.764 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_g[7]                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.715 ns                 ;
; 0.777 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[2]                                                                                                                     ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[10]                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.728 ns                 ;
; 0.778 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[2]                                                                                                                     ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[0]                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.729 ns                 ;
; 0.794 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|rdptr_g[5]                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.745 ns                 ;
; 0.795 ns                                ; DHCP:DHCP_inst|DHCP_state.0000                                                                                                                                 ; DHCP:DHCP_inst|DHCP_request                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.746 ns                 ;
; 0.798 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.749 ns                 ;
; 0.799 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.750 ns                 ;
; 0.814 ns                                ; renew[2]                                                                                                                                                       ; renew[1]                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.765 ns                 ;
; 0.820 ns                                ; start_up[0]                                                                                                                                                    ; start_up[1]                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.771 ns                 ;
; 0.864 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[0]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[0]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.815 ns                 ;
; 0.865 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a2                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.816 ns                 ;
; 0.866 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.817 ns                 ;
; 0.878 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[30]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[22]                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.829 ns                 ;
; 0.888 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe14a[1]           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[1]           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.839 ns                 ;
; 0.891 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[27]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[19]                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.842 ns                 ;
; 0.891 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[21]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[13]                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.842 ns                 ;
; 0.891 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[19]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[11]                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.842 ns                 ;
; 0.891 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|cntr_s2e:cntr_b|counter_reg_bit[0]                                    ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_b[0]                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.842 ns                 ;
; 0.891 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[6]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.842 ns                 ;
; 0.892 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[31]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[23]                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.843 ns                 ;
; 0.892 ns                                ; second_time                                                                                                                                                    ; DHCP_request_renew                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.843 ns                 ;
; 0.902 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a2~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.348 ns                   ; 1.250 ns                 ;
; 0.902 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe14a[0]           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[0]           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.853 ns                 ;
; 0.904 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe14a[5]           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[5]           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.855 ns                 ;
; 0.905 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_g[10]                                                           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_te9:rs_brp|dffe14a[11]                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.856 ns                 ;
; 0.906 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[2]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2]                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.052 ns                  ; 0.854 ns                 ;
; 0.914 ns                                ; renew[2]                                                                                                                                                       ; DHCP_discover_broadcast                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.865 ns                 ;
; 0.915 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[5]                                                                                                                     ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[29]                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.866 ns                 ;
; 0.916 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[1]                                                                                                                     ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[31]                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.867 ns                 ;
; 0.917 ns                                ; DHCP:DHCP_inst|DHCP_state.0011                                                                                                                                 ; DHCP:DHCP_inst|DHCP_state.0000                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.868 ns                 ;
; 0.918 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.869 ns                 ;
; 0.919 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[12]          ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_3f9:rs_bwp|dffe12a[10]                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.870 ns                 ;
; 0.920 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[9]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a2                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.871 ns                 ;
; 0.924 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[9]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[8]                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.052 ns                  ; 0.872 ns                 ;
; 0.925 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[9]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[9]                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.052 ns                  ; 0.873 ns                 ;
; 0.926 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|rdptr_g[1]                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.050 ns                  ; 0.876 ns                 ;
; 0.928 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[12]          ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_3f9:rs_bwp|dffe12a[11]                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.048 ns                  ; 0.880 ns                 ;
; 0.929 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|rdptr_g[9]                                                   ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[10]                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.050 ns                  ; 0.879 ns                 ;
; 0.933 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|rdptr_g[0]                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.884 ns                 ;
; 0.935 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[3]                                                                                                                     ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[1]                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.886 ns                 ;
; 0.937 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|rdptr_g[8]                                                   ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[9]                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.050 ns                  ; 0.887 ns                 ;
; 0.939 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[0]                                                                                                                     ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[12]                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.890 ns                 ;
; 0.947 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.037 ns                  ; 0.910 ns                 ;
; 0.958 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a3~portb_address_reg0             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.355 ns                   ; 1.313 ns                 ;
; 0.960 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_g[3]                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.911 ns                 ;
; 0.964 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a3~portb_address_reg0             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.355 ns                   ; 1.319 ns                 ;
; 0.965 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a0~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.350 ns                   ; 1.315 ns                 ;
; 0.971 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a0~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.350 ns                   ; 1.321 ns                 ;
; 0.971 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a0~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.350 ns                   ; 1.321 ns                 ;
; 0.972 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[11]                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_g[11]                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.061 ns                  ; 0.911 ns                 ;
; 0.977 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[5]                                                                                                                     ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[7]                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.928 ns                 ;
; 0.977 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[5]                                                                                                                     ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[3]                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.928 ns                 ;
; 0.982 ns                                ; renew[1]                                                                                                                                                       ; renew[0]                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.933 ns                 ;
; 0.986 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.CRC                                                                                                                                ; Tx_MAC:Tx_MAC_inst|interframe[3]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.937 ns                 ;
; 0.990 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.CRC                                                                                                                                ; Tx_MAC:Tx_MAC_inst|interframe[0]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.941 ns                 ;
; 0.990 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.CRC                                                                                                                                ; Tx_MAC:Tx_MAC_inst|interframe[2]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.941 ns                 ;
; 0.991 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a3~portb_address_reg0             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.355 ns                   ; 1.346 ns                 ;
; 0.998 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a2~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.348 ns                   ; 1.346 ns                 ;
; 1.003 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[12]                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_g[12]                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.061 ns                  ; 0.942 ns                 ;
; 1.009 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a0~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.350 ns                   ; 1.359 ns                 ;
; 1.011 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a0~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.350 ns                   ; 1.361 ns                 ;
; 1.019 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a0~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.352 ns                   ; 1.371 ns                 ;
; 1.023 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a2~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.348 ns                   ; 1.371 ns                 ;
; 1.024 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a3~portb_address_reg0             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.355 ns                   ; 1.379 ns                 ;
; 1.032 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a3~portb_address_reg0             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.355 ns                   ; 1.387 ns                 ;
; 1.036 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a0~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.358 ns                   ; 1.394 ns                 ;
; 1.036 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.987 ns                 ;
; 1.043 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[9]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[10]                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.994 ns                 ;
; 1.056 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a2~portb_address_reg0             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.349 ns                   ; 1.405 ns                 ;
; 1.056 ns                                ; DHCP:DHCP_inst|time_count[12]                                                                                                                                  ; DHCP:DHCP_inst|time_count[12]                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.007 ns                 ;
; 1.056 ns                                ; DHCP:DHCP_inst|DHCP_state.0001                                                                                                                                 ; DHCP:DHCP_inst|DHCP_request                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.007 ns                 ;
; 1.057 ns                                ; Tx_MAC:Tx_MAC_inst|zero_count[0]                                                                                                                               ; Tx_MAC:Tx_MAC_inst|zero_count[0]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.008 ns                 ;
; 1.058 ns                                ; renew_counter[2]                                                                                                                                               ; renew_counter[2]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.009 ns                 ;
; 1.058 ns                                ; renew_timer[10]                                                                                                                                                ; renew_timer[10]                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.009 ns                 ;
; 1.058 ns                                ; DHCP:DHCP_inst|time_count[8]                                                                                                                                   ; DHCP:DHCP_inst|time_count[8]                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.009 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                            ;                                                                                                                                                                ;                                                                                               ;                                                                                               ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                           ; From Clock                                                                                    ; To Clock                                                                                      ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.646 ns                                ; I2C_Master:I2C_Master_inst|setup[3]                 ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; I2C_Master:I2C_Master_inst|setup[2]                 ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; I2C_Master:I2C_Master_inst|setup[1]                 ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; I2C_Master:I2C_Master_inst|setup[0]                 ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.966 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.917 ns                 ;
; 1.081 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.032 ns                 ;
; 1.126 ns                                ; I2C_Master:I2C_Master_inst|setup[0]                 ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.077 ns                 ;
; 1.137 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|SCL_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.088 ns                 ;
; 1.236 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|SCL_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.187 ns                 ;
; 1.341 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.292 ns                 ;
; 1.350 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.301 ns                 ;
; 1.371 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.322 ns                 ;
; 1.488 ns                                ; I2C_Master:I2C_Master_inst|SDA_I                    ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.439 ns                 ;
; 1.488 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|SCL_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 1.441 ns                 ;
; 1.514 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.465 ns                 ;
; 1.517 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 1.470 ns                 ;
; 1.522 ns                                ; I2C_Master:I2C_Master_inst|SCL_I                    ; I2C_Master:I2C_Master_inst|SCL_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.473 ns                 ;
; 1.522 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.473 ns                 ;
; 1.624 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.575 ns                 ;
; 1.638 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.589 ns                 ;
; 1.661 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 1.614 ns                 ;
; 1.675 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 1.628 ns                 ;
; 1.676 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 1.629 ns                 ;
; 1.683 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 1.636 ns                 ;
; 1.687 ns                                ; I2C_Master:I2C_Master_inst|setup[2]                 ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.638 ns                 ;
; 1.694 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.645 ns                 ;
; 1.708 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.659 ns                 ;
; 1.709 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 1.661 ns                 ;
; 1.736 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|SCL_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.687 ns                 ;
; 1.764 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.715 ns                 ;
; 1.796 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 1.746 ns                 ;
; 1.797 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 1.747 ns                 ;
; 1.797 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 1.747 ns                 ;
; 1.799 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 1.749 ns                 ;
; 1.799 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 1.749 ns                 ;
; 1.839 ns                                ; I2C_Master:I2C_Master_inst|setup[1]                 ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.790 ns                 ;
; 1.866 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 1.818 ns                 ;
; 1.867 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.818 ns                 ;
; 1.873 ns                                ; I2C_Master:I2C_Master_inst|setup[0]                 ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.824 ns                 ;
; 1.892 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.843 ns                 ;
; 1.900 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.851 ns                 ;
; 1.913 ns                                ; I2C_Master:I2C_Master_inst|setup[3]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.864 ns                 ;
; 1.920 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 1.873 ns                 ;
; 1.927 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.878 ns                 ;
; 1.934 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 1.887 ns                 ;
; 1.975 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.926 ns                 ;
; 1.976 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.927 ns                 ;
; 1.977 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.928 ns                 ;
; 1.980 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.931 ns                 ;
; 1.982 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.933 ns                 ;
; 2.002 ns                                ; I2C_Master:I2C_Master_inst|setup[3]                 ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.953 ns                 ;
; 2.003 ns                                ; I2C_Master:I2C_Master_inst|setup[3]                 ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.954 ns                 ;
; 2.004 ns                                ; I2C_Master:I2C_Master_inst|setup[3]                 ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.955 ns                 ;
; 2.029 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 1.977 ns                 ;
; 2.076 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.027 ns                 ;
; 2.076 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.027 ns                 ;
; 2.089 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.040 ns                 ;
; 2.093 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 2.042 ns                 ;
; 2.094 ns                                ; I2C_Master:I2C_Master_inst|setup[2]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.045 ns                 ;
; 2.127 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 2.076 ns                 ;
; 2.164 ns                                ; I2C_Master:I2C_Master_inst|previous_mic_gain        ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.115 ns                 ;
; 2.175 ns                                ; I2C_Master:I2C_Master_inst|previous_line_in         ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.126 ns                 ;
; 2.176 ns                                ; I2C_Master:I2C_Master_inst|previous_mic_gain        ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.127 ns                 ;
; 2.177 ns                                ; I2C_Master:I2C_Master_inst|previous_mic_gain        ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.128 ns                 ;
; 2.178 ns                                ; I2C_Master:I2C_Master_inst|previous_mic_gain        ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.129 ns                 ;
; 2.181 ns                                ; I2C_Master:I2C_Master_inst|previous_mic_gain        ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.132 ns                 ;
; 2.183 ns                                ; I2C_Master:I2C_Master_inst|setup[2]                 ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.134 ns                 ;
; 2.185 ns                                ; I2C_Master:I2C_Master_inst|setup[2]                 ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.136 ns                 ;
; 2.187 ns                                ; I2C_Master:I2C_Master_inst|previous_line_in         ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.138 ns                 ;
; 2.188 ns                                ; I2C_Master:I2C_Master_inst|previous_line_in         ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.139 ns                 ;
; 2.189 ns                                ; I2C_Master:I2C_Master_inst|previous_line_in         ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.140 ns                 ;
; 2.192 ns                                ; I2C_Master:I2C_Master_inst|previous_line_in         ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.143 ns                 ;
; 2.220 ns                                ; I2C_Master:I2C_Master_inst|setup[1]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.171 ns                 ;
; 2.235 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.186 ns                 ;
; 2.235 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.186 ns                 ;
; 2.241 ns                                ; I2C_Master:I2C_Master_inst|setup[0]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.192 ns                 ;
; 2.309 ns                                ; I2C_Master:I2C_Master_inst|setup[1]                 ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.260 ns                 ;
; 2.310 ns                                ; I2C_Master:I2C_Master_inst|setup[1]                 ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.261 ns                 ;
; 2.323 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.274 ns                 ;
; 2.324 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.275 ns                 ;
; 2.325 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.276 ns                 ;
; 2.328 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.279 ns                 ;
; 2.331 ns                                ; I2C_Master:I2C_Master_inst|setup[0]                 ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.282 ns                 ;
; 2.332 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 2.280 ns                 ;
; 2.348 ns                                ; I2C_Master:I2C_Master_inst|setup[3]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.299 ns                 ;
; 2.351 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 2.299 ns                 ;
; 2.351 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 2.299 ns                 ;
; 2.377 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.328 ns                 ;
; 2.392 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 2.341 ns                 ;
; 2.417 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 2.365 ns                 ;
; 2.418 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 2.366 ns                 ;
; 2.418 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 2.366 ns                 ;
; 2.420 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 2.368 ns                 ;
; 2.420 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 2.368 ns                 ;
; 2.484 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 2.437 ns                 ;
; 2.484 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.047 ns                  ; 2.437 ns                 ;
; 2.529 ns                                ; I2C_Master:I2C_Master_inst|setup[2]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.480 ns                 ;
; 2.548 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.499 ns                 ;
; 2.548 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.499 ns                 ;
; 2.548 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|data[7][4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.499 ns                 ;
; 2.549 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.500 ns                 ;
; 2.561 ns                                ; I2C_Master:I2C_Master_inst|setup[3]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.512 ns                 ;
; 2.563 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 2.515 ns                 ;
; 2.568 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 2.517 ns                 ;
; 2.593 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.544 ns                 ;
; 2.594 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.545 ns                 ;
; 2.595 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.546 ns                 ;
; 2.598 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.549 ns                 ;
; 2.599 ns                                ; I2C_Master:I2C_Master_inst|previous_mic_gain        ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.550 ns                 ;
; 2.610 ns                                ; I2C_Master:I2C_Master_inst|previous_line_in         ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.561 ns                 ;
; 2.655 ns                                ; I2C_Master:I2C_Master_inst|setup[1]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.606 ns                 ;
; 2.676 ns                                ; I2C_Master:I2C_Master_inst|setup[0]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.627 ns                 ;
; 2.717 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 2.669 ns                 ;
; 2.720 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.671 ns                 ;
; 2.735 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 2.687 ns                 ;
; 2.742 ns                                ; I2C_Master:I2C_Master_inst|setup[2]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.693 ns                 ;
; 2.748 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 2.697 ns                 ;
; 2.748 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 2.697 ns                 ;
; 2.748 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|data[7][4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 2.697 ns                 ;
; 2.749 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 2.697 ns                 ;
; 2.786 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 2.740 ns                 ;
; 2.788 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 2.742 ns                 ;
; 2.812 ns                                ; I2C_Master:I2C_Master_inst|previous_mic_gain        ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.763 ns                 ;
; 2.823 ns                                ; I2C_Master:I2C_Master_inst|previous_line_in         ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.774 ns                 ;
; 2.868 ns                                ; I2C_Master:I2C_Master_inst|setup[1]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.819 ns                 ;
; 2.889 ns                                ; I2C_Master:I2C_Master_inst|setup[0]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.840 ns                 ;
; 2.899 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 2.848 ns                 ;
; 2.899 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 2.848 ns                 ;
; 2.899 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|data[7][4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 2.848 ns                 ;
; 2.906 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 2.858 ns                 ;
; 2.977 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 2.931 ns                 ;
; 2.979 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 2.933 ns                 ;
; 3.006 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 2.958 ns                 ;
; 3.055 ns                                ; I2C_Master:I2C_Master_inst|setup[2]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 3.004 ns                 ;
; 3.103 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 3.057 ns                 ;
; 3.113 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 3.062 ns                 ;
; 3.142 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 3.091 ns                 ;
; 3.142 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 3.091 ns                 ;
; 3.142 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|data[7][4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 3.091 ns                 ;
; 3.170 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 3.119 ns                 ;
; 3.275 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 3.229 ns                 ;
; 3.294 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 3.248 ns                 ;
; 3.319 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.270 ns                 ;
; 3.319 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.270 ns                 ;
; 3.356 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 3.308 ns                 ;
; 3.415 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 3.369 ns                 ;
; 3.446 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 3.400 ns                 ;
; 3.466 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 3.420 ns                 ;
; 3.505 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 3.457 ns                 ;
; 3.509 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.460 ns                 ;
; 3.570 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 3.524 ns                 ;
; 3.596 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.547 ns                 ;
; 3.602 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.553 ns                 ;
; 3.602 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.553 ns                 ;
; 3.602 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.553 ns                 ;
; 3.637 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 3.591 ns                 ;
; 3.638 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 3.586 ns                 ;
; 3.757 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.708 ns                 ;
; 3.757 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.708 ns                 ;
; 3.757 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.708 ns                 ;
; 3.819 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 3.771 ns                 ;
; 3.886 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 3.834 ns                 ;
; 3.886 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 3.834 ns                 ;
; 3.886 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 3.834 ns                 ;
; 3.886 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 3.834 ns                 ;
; 3.983 ns                                ; I2C_Master:I2C_Master_inst|data[7][4]               ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.934 ns                 ;
; 4.004 ns                                ; I2C_Master:I2C_Master_inst|setup[1]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 3.953 ns                 ;
; 4.016 ns                                ; I2C_Master:I2C_Master_inst|setup[0]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 3.965 ns                 ;
; 4.202 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 4.156 ns                 ;
; 4.374 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 4.328 ns                 ;
; 4.389 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 4.340 ns                 ;
; 4.545 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 4.499 ns                 ;
; 4.685 ns                                ; I2C_Master:I2C_Master_inst|data[7][2]               ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 4.636 ns                 ;
; 4.732 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 4.683 ns                 ;
; 4.732 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 4.683 ns                 ;
; 4.877 ns                                ; I2C_Master:I2C_Master_inst|data[7][0]               ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 4.828 ns                 ;
; 21.728 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.881 ns                 ; 0.847 ns                 ;
; 21.740 ns                               ; IF_Mic_boost                                        ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.881 ns                 ; 0.859 ns                 ;
; 22.222 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.883 ns                 ; 1.339 ns                 ;
; 22.242 ns                               ; IF_Mic_boost                                        ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.883 ns                 ; 1.359 ns                 ;
; 22.423 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.883 ns                 ; 1.540 ns                 ;
; 22.494 ns                               ; IF_Mic_boost                                        ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.881 ns                 ; 1.613 ns                 ;
; 22.506 ns                               ; IF_Mic_boost                                        ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.881 ns                 ; 1.625 ns                 ;
; 22.507 ns                               ; IF_Mic_boost                                        ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.881 ns                 ; 1.626 ns                 ;
; 22.508 ns                               ; IF_Mic_boost                                        ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.881 ns                 ; 1.627 ns                 ;
; 22.511 ns                               ; IF_Mic_boost                                        ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.881 ns                 ; 1.630 ns                 ;
; 22.625 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.881 ns                 ; 1.744 ns                 ;
; 22.637 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.881 ns                 ; 1.756 ns                 ;
; 22.638 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.881 ns                 ; 1.757 ns                 ;
; 22.639 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.881 ns                 ; 1.758 ns                 ;
; 22.642 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.881 ns                 ; 1.761 ns                 ;
; 22.929 ns                               ; IF_Mic_boost                                        ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.881 ns                 ; 2.048 ns                 ;
; 23.060 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.881 ns                 ; 2.179 ns                 ;
; 23.142 ns                               ; IF_Mic_boost                                        ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.881 ns                 ; 2.261 ns                 ;
; 23.273 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.881 ns                 ; 2.392 ns                 ;
; 72.603 ns                               ; Tx_reset                                            ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -70.000 ns                 ; -70.089 ns                 ; 2.514 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                              ;                                                                                               ;                                                                                               ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PHY_CLK125'                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                        ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; 0.646 ns                                ; NWire_xmit:M_LRAudio|id[31]                         ; NWire_xmit:M_LRAudio|id[31]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:P_IQPWM|id[31]                           ; NWire_xmit:P_IQPWM|id[31]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[1].M_IQ|TB_state.TB_DB                ; NWire_rcv:MDC[1].M_IQ|TB_state.TB_DB      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[2].M_IQ|TB_state.TB_DB                ; NWire_rcv:MDC[2].M_IQ|TB_state.TB_DB      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[1].M_IQ|TB_state.TB_SYNC              ; NWire_rcv:MDC[1].M_IQ|TB_state.TB_SYNC    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[3].M_IQ|TB_state.TB_DB                ; NWire_rcv:MDC[3].M_IQ|TB_state.TB_DB      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[2].M_IQ|TB_state.TB_SYNC              ; NWire_rcv:MDC[2].M_IQ|TB_state.TB_SYNC    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[1].M_IQ|TB_state.TB_CALC              ; NWire_rcv:MDC[1].M_IQ|TB_state.TB_CALC    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[3].M_IQ|TB_state.TB_SYNC              ; NWire_rcv:MDC[3].M_IQ|TB_state.TB_SYNC    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[2].M_IQ|TB_state.TB_CALC              ; NWire_rcv:MDC[2].M_IQ|TB_state.TB_CALC    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[3].M_IQ|TB_state.TB_CALC              ; NWire_rcv:MDC[3].M_IQ|TB_state.TB_CALC    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[1].M_IQ|TB_state.TB_NEXT              ; NWire_rcv:MDC[1].M_IQ|TB_state.TB_NEXT    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[2].M_IQ|TB_state.TB_NEXT              ; NWire_rcv:MDC[2].M_IQ|TB_state.TB_NEXT    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[3].M_IQ|TB_state.TB_NEXT              ; NWire_rcv:MDC[3].M_IQ|TB_state.TB_NEXT    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; HB_counter[0]                                       ; HB_counter[0]                             ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:P_IQPWM|NW_state.NW_IDLE                 ; NWire_xmit:P_IQPWM|NW_state.NW_IDLE       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:P_IQPWM|dly_cnt[25]                      ; NWire_xmit:P_IQPWM|dly_cnt[25]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q23           ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q23 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:P_IQPWM|NW_state.NW_DATA_Q23             ; NWire_xmit:P_IQPWM|NW_state.NW_DATA_Q23   ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:P_IQPWM|NW_state.NW_LOW                  ; NWire_xmit:P_IQPWM|NW_state.NW_LOW        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:M_LRAudio|NW_state.NW_LOW                ; NWire_xmit:M_LRAudio|NW_state.NW_LOW      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[0].M_IQ|TB_state.TB_DB                ; NWire_rcv:MDC[0].M_IQ|TB_state.TB_DB      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:M_LRAudio|iack                           ; NWire_xmit:M_LRAudio|iack                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:P_IQPWM|iack                             ; NWire_xmit:P_IQPWM|iack                   ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[0].M_IQ|TB_state.TB_SYNC              ; NWire_rcv:MDC[0].M_IQ|TB_state.TB_SYNC    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:P_MIC|TB_state.TB_SYNC                    ; NWire_rcv:P_MIC|TB_state.TB_SYNC          ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:P_MIC|TB_state.TB_DB                      ; NWire_rcv:P_MIC|TB_state.TB_DB            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[0].M_IQ|TB_state.TB_CALC              ; NWire_rcv:MDC[0].M_IQ|TB_state.TB_CALC    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:P_MIC|TB_state.TB_CALC                    ; NWire_rcv:P_MIC|TB_state.TB_CALC          ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:SPD|TB_state.TB_SYNC                      ; NWire_rcv:SPD|TB_state.TB_SYNC            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:SPD|TB_state.TB_DB                        ; NWire_rcv:SPD|TB_state.TB_DB              ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[0].M_IQ|TB_state.TB_NEXT              ; NWire_rcv:MDC[0].M_IQ|TB_state.TB_NEXT    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:P_MIC|TB_state.TB_NEXT                    ; NWire_rcv:P_MIC|TB_state.TB_NEXT          ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:SPD|TB_state.TB_CALC                      ; NWire_rcv:SPD|TB_state.TB_CALC            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:SPD|TB_state.TB_NEXT                      ; NWire_rcv:SPD|TB_state.TB_NEXT            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[0].M_IQ|irdy                          ; NWire_rcv:MDC[0].M_IQ|irdy                ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:P_MIC|irdy                                ; NWire_rcv:P_MIC|irdy                      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:SPD|irdy                                  ; NWire_rcv:SPD|irdy                        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.706 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[29]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[29]     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; NWire_xmit:M_LRAudio|id[20]                         ; NWire_xmit:M_LRAudio|id[19]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[5]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[5]      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[24]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[24]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; NWire_xmit:P_IQPWM|id[14]                           ; NWire_xmit:P_IQPWM|id[13]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[7]                  ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[7]        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; NWire_xmit:P_IQPWM|id[6]                            ; NWire_xmit:P_IQPWM|id[5]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; NWire_rcv:MDC[3].M_IQ|d0                            ; NWire_rcv:MDC[3].M_IQ|d1                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.707 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[27]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[27]     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[17]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[17]     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[16]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[16]     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[13]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[13]     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[11]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[11]     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[6]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[6]      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[3]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[3]      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:P_IQPWM|id[28]                           ; NWire_xmit:P_IQPWM|id[27]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:P_IQPWM|id[23]                           ; NWire_xmit:P_IQPWM|id[22]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:P_IQPWM|id[16]                           ; NWire_xmit:P_IQPWM|id[15]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[13]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[13]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[10]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[10]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[2]                  ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[2]        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[25]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[25]     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[23]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[23]     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[20]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[20]     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[7]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[7]      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|id[7]                          ; NWire_xmit:M_LRAudio|id[6]                ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|id[5]                          ; NWire_xmit:M_LRAudio|id[4]                ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|id[2]                          ; NWire_xmit:M_LRAudio|id[1]                ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[29]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[29]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[27]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[27]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[26]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[26]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|id[22]                           ; NWire_xmit:P_IQPWM|id[21]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|id[21]                           ; NWire_xmit:P_IQPWM|id[20]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|id[20]                           ; NWire_xmit:P_IQPWM|id[19]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[16]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[16]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[14]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[14]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|id[10]                           ; NWire_xmit:P_IQPWM|id[9]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|id[5]                            ; NWire_xmit:P_IQPWM|id[4]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|id[4]                            ; NWire_xmit:P_IQPWM|id[3]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|id[2]                            ; NWire_xmit:P_IQPWM|id[1]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[31]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[31]     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_rcv:MDC[2].M_IQ|d3                            ; NWire_rcv:MDC[2].M_IQ|rdata[47]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_rcv:SPD|DIFF_CLK.ia0                          ; NWire_rcv:SPD|DIFF_CLK.ia1                ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.709 ns                                ; NWire_xmit:M_LRAudio|id[29]                         ; NWire_xmit:M_LRAudio|id[28]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[15]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[15]     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:M_LRAudio|id[11]                         ; NWire_xmit:M_LRAudio|id[10]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[8]                ; NWire_xmit:M_LRAudio|id[8]                ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:M_LRAudio|id[8]                          ; NWire_xmit:M_LRAudio|id[7]                ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[17]                 ; NWire_xmit:P_IQPWM|id[17]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:P_IQPWM|id[3]                            ; NWire_xmit:P_IQPWM|id[2]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_rcv:SPD|DIFF_CLK.ia1                          ; NWire_rcv:SPD|irdy                        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.710 ns                                ; NWire_xmit:M_LRAudio|id[30]                         ; NWire_xmit:M_LRAudio|id[29]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[18]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[18]     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[18]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[18]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.711 ns                                ; NWire_xmit:M_LRAudio|id[10]                         ; NWire_xmit:M_LRAudio|id[9]                ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.662 ns                 ;
; 0.718 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[37]                     ; NWire_rcv:MDC[2].M_IQ|idata[37]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.669 ns                 ;
; 0.719 ns                                ; NWire_rcv:MDC[0].M_IQ|d2                            ; NWire_rcv:MDC[0].M_IQ|d3                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.670 ns                 ;
; 0.719 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[20]                     ; NWire_rcv:MDC[3].M_IQ|idata[20]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.670 ns                 ;
; 0.720 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[6]                      ; NWire_rcv:MDC[2].M_IQ|idata[6]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[20]                     ; NWire_rcv:MDC[3].M_IQ|rdata[19]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[12]                     ; NWire_rcv:MDC[0].M_IQ|idata[12]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[24]                     ; NWire_rcv:MDC[3].M_IQ|idata[24]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; NWire_rcv:MDC[0].M_IQ|d2                            ; NWire_rcv:MDC[0].M_IQ|DBrise              ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.721 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[12]                     ; NWire_rcv:MDC[0].M_IQ|rdata[11]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; 0.721 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[24]                     ; NWire_rcv:MDC[3].M_IQ|rdata[23]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; 0.721 ns                                ; NWire_rcv:MDC[2].M_IQ|data_cnt[5]                   ; NWire_rcv:MDC[2].M_IQ|data_cnt[5]         ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; 0.721 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[45]                     ; NWire_rcv:MDC[0].M_IQ|idata[45]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; 0.722 ns                                ; NWire_rcv:MDC[1].M_IQ|d2                            ; NWire_rcv:MDC[1].M_IQ|DBrise              ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.673 ns                 ;
; 0.722 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[37]                     ; NWire_rcv:MDC[2].M_IQ|rdata[36]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.673 ns                 ;
; 0.722 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[6]                      ; NWire_rcv:MDC[2].M_IQ|rdata[5]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.673 ns                 ;
; 0.722 ns                                ; NWire_rcv:MDC[3].M_IQ|data_cnt[4]                   ; NWire_rcv:MDC[3].M_IQ|rcv_flag            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.673 ns                 ;
; 0.723 ns                                ; NWire_rcv:MDC[1].M_IQ|data_cnt[5]                   ; NWire_rcv:MDC[1].M_IQ|data_cnt[5]         ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.674 ns                 ;
; 0.723 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.iq2                     ; NWire_xmit:P_IQPWM|iack                   ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.674 ns                 ;
; 0.724 ns                                ; NWire_rcv:MDC[2].M_IQ|d1                            ; NWire_rcv:MDC[2].M_IQ|DBrise              ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.675 ns                 ;
; 0.724 ns                                ; NWire_rcv:MDC[3].M_IQ|d2                            ; NWire_rcv:MDC[3].M_IQ|DBrise              ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.675 ns                 ;
; 0.732 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[27]                     ; NWire_rcv:MDC[1].M_IQ|rdata[26]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; HB_counter[25]                                      ; HB_counter[25]                            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; NWire_rcv:MDC[0].M_IQ|DB_LEN[2][6]                  ; NWire_rcv:MDC[0].M_IQ|DB_LEN[3][6]        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; NWire_rcv:SPD|DB_LEN[0][5]                          ; NWire_rcv:SPD|DB_LEN[1][5]                ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; NWire_rcv:MDC[0].M_IQ|tb_cnt[13]                    ; NWire_rcv:MDC[0].M_IQ|tb_cnt[13]          ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; NWire_rcv:SPD|tb_cnt[11]                            ; NWire_rcv:SPD|tb_cnt[11]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[12]                     ; NWire_rcv:MDC[1].M_IQ|rdata[11]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[3].M_IQ|DB_LEN[1][13]                 ; NWire_rcv:MDC[3].M_IQ|DB_LEN[2][13]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:P_MIC|rdata[12]                           ; NWire_rcv:P_MIC|rdata[11]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[11]                     ; NWire_rcv:MDC[0].M_IQ|rdata[10]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[7]                      ; NWire_rcv:MDC[0].M_IQ|rdata[6]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[23]                     ; NWire_rcv:MDC[3].M_IQ|rdata[22]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[13]                     ; NWire_rcv:MDC[2].M_IQ|rdata[12]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[26]                     ; NWire_rcv:MDC[1].M_IQ|rdata[25]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[5]                      ; NWire_rcv:MDC[2].M_IQ|rdata[4]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[2]                      ; NWire_rcv:MDC[2].M_IQ|rdata[1]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[14]                     ; NWire_rcv:MDC[2].M_IQ|rdata[13]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[25]                     ; NWire_rcv:MDC[2].M_IQ|rdata[24]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[18]                     ; NWire_rcv:MDC[3].M_IQ|rdata[17]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[46]                     ; NWire_rcv:MDC[3].M_IQ|rdata[45]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:P_MIC|rdata[6]                            ; NWire_rcv:P_MIC|rdata[5]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q4            ; NWire_xmit:M_LRAudio|iack                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[0].M_IQ|DB_LEN[1][12]                 ; NWire_rcv:MDC[0].M_IQ|DB_LEN[2][12]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:SPD|DB_LEN[1][6]                          ; NWire_rcv:SPD|DB_LEN[2][6]                ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[2].M_IQ|TB_state.TB_IDLE              ; NWire_rcv:MDC[2].M_IQ|TB_state.TB_DB      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[3].M_IQ|DB_LEN[1][8]                  ; NWire_rcv:MDC[3].M_IQ|DB_LEN[2][8]        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[4]                      ; NWire_rcv:MDC[2].M_IQ|rdata[3]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[16]                     ; NWire_rcv:MDC[2].M_IQ|rdata[15]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[44]                     ; NWire_rcv:MDC[3].M_IQ|rdata[43]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[3]                      ; NWire_rcv:MDC[2].M_IQ|rdata[2]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[15]                     ; NWire_rcv:MDC[2].M_IQ|rdata[14]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[18]                     ; NWire_rcv:MDC[1].M_IQ|rdata[17]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[19]                     ; NWire_rcv:MDC[3].M_IQ|rdata[18]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[43]                     ; NWire_rcv:MDC[3].M_IQ|rdata[42]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[27]                     ; NWire_rcv:MDC[3].M_IQ|rdata[26]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[10]                     ; NWire_rcv:MDC[2].M_IQ|rdata[9]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[38]                     ; NWire_rcv:MDC[2].M_IQ|rdata[37]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:P_MIC|rdata[3]                            ; NWire_rcv:P_MIC|rdata[2]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[38]                     ; NWire_rcv:MDC[3].M_IQ|rdata[37]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:P_MIC|rdata[2]                            ; NWire_rcv:P_MIC|rdata[1]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:P_MIC|rdata[1]                            ; NWire_rcv:P_MIC|rdata[0]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:SPD|rdata[7]                              ; NWire_rcv:SPD|rdata[6]                    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_xmit:P_IQPWM|NW_state.NW_DATA_Q1              ; NWire_xmit:P_IQPWM|NW_state.NW_DATA_Q23   ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[0].M_IQ|DB_LEN[1][10]                 ; NWire_rcv:MDC[0].M_IQ|DB_LEN[2][10]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:P_MIC|DB_LEN[0][13]                       ; NWire_rcv:P_MIC|DB_LEN[1][13]             ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:SPD|DB_LEN[0][2]                          ; NWire_rcv:SPD|DB_LEN[1][2]                ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:P_MIC|TB_state.TB_DB                      ; NWire_rcv:P_MIC|TB_state.TB_CALC          ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:SPD|DB_LEN[0][8]                          ; NWire_rcv:SPD|DB_LEN[1][8]                ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[28]                     ; NWire_rcv:MDC[1].M_IQ|rdata[27]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[19]                     ; NWire_rcv:MDC[0].M_IQ|rdata[18]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[11]                     ; NWire_rcv:MDC[2].M_IQ|rdata[10]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[31]                     ; NWire_rcv:MDC[2].M_IQ|rdata[30]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[34]                     ; NWire_rcv:MDC[2].M_IQ|rdata[33]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[22]                     ; NWire_rcv:MDC[1].M_IQ|rdata[21]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[37]                     ; NWire_rcv:MDC[3].M_IQ|rdata[36]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[18]                     ; NWire_rcv:MDC[2].M_IQ|rdata[17]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[1]                      ; NWire_rcv:MDC[2].M_IQ|rdata[0]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[17]                     ; NWire_rcv:MDC[2].M_IQ|rdata[16]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[0].M_IQ|DBrise_cnt[5]                 ; NWire_rcv:MDC[0].M_IQ|DBrise_cnt[5]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[0].M_IQ|DB_LEN[0][9]                  ; NWire_rcv:MDC[0].M_IQ|DB_LEN[1][9]        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.736 ns                                ; NWire_rcv:MDC[1].M_IQ|DBrise_cnt[5]                 ; NWire_rcv:MDC[1].M_IQ|DBrise_cnt[5]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.687 ns                 ;
; 0.736 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[4]                      ; NWire_rcv:MDC[1].M_IQ|rdata[3]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.687 ns                 ;
; 0.736 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[12]                     ; NWire_rcv:MDC[2].M_IQ|rdata[11]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.687 ns                 ;
; 0.736 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[24]                     ; NWire_rcv:MDC[1].M_IQ|rdata[23]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.687 ns                 ;
; 0.736 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[16]                     ; NWire_rcv:MDC[1].M_IQ|rdata[15]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.687 ns                 ;
; 0.736 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[23]                     ; NWire_rcv:MDC[2].M_IQ|rdata[22]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.687 ns                 ;
; 0.736 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[43]                     ; NWire_rcv:MDC[2].M_IQ|rdata[42]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.687 ns                 ;
; 0.736 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[22]                     ; NWire_rcv:MDC[3].M_IQ|rdata[21]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.687 ns                 ;
; 0.736 ns                                ; NWire_rcv:P_MIC|DBrise_cnt[4]                       ; NWire_rcv:P_MIC|DBrise_cnt[4]             ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.687 ns                 ;
; 0.736 ns                                ; NWire_rcv:SPD|DBrise_cnt[4]                         ; NWire_rcv:SPD|DBrise_cnt[4]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.687 ns                 ;
; 0.743 ns                                ; NWire_rcv:MDC[3].M_IQ|tb_cnt[13]                    ; NWire_rcv:MDC[3].M_IQ|tb_cnt[13]          ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.694 ns                 ;
; 0.745 ns                                ; NWire_rcv:SPD|DB_LEN[2][0]                          ; NWire_rcv:SPD|DB_LEN[3][0]                ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.696 ns                 ;
; 0.745 ns                                ; NWire_rcv:P_MIC|TB_state.TB_IDLE                    ; NWire_rcv:P_MIC|TB_state.TB_DB            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.696 ns                 ;
; 0.746 ns                                ; NWire_xmit:P_IQPWM|bcnt[7]                          ; NWire_xmit:P_IQPWM|bcnt[7]                ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.697 ns                 ;
; 0.746 ns                                ; NWire_rcv:P_MIC|DB_LEN[0][1]                        ; NWire_rcv:P_MIC|DB_LEN[1][1]              ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.697 ns                 ;
; 0.746 ns                                ; NWire_rcv:MDC[0].M_IQ|TB_state.TB_IDLE              ; NWire_rcv:MDC[0].M_IQ|TB_state.TB_DB      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.697 ns                 ;
; 0.751 ns                                ; NWire_rcv:MDC[3].M_IQ|DB_LEN[0][1]                  ; NWire_rcv:MDC[3].M_IQ|DB_LEN[1][1]        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.702 ns                 ;
; 0.756 ns                                ; NWire_xmit:M_LRAudio|bcnt[7]                        ; NWire_xmit:M_LRAudio|bcnt[7]              ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.707 ns                 ;
; 0.761 ns                                ; NWire_rcv:MDC[1].M_IQ|DB_LEN[0][4]                  ; NWire_rcv:MDC[1].M_IQ|DB_LEN[1][4]        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.712 ns                 ;
; 0.790 ns                                ; NWire_rcv:SPD|DBrise                                ; NWire_rcv:SPD|TB_state.TB_NEXT            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.741 ns                 ;
; 0.858 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[26]               ; NWire_xmit:M_LRAudio|id[26]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.809 ns                 ;
; 0.858 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[26]                 ; NWire_xmit:P_IQPWM|id[26]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.809 ns                 ;
; 0.860 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[23]               ; NWire_xmit:M_LRAudio|id[23]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.811 ns                 ;
; 0.860 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[22]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[22]     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.811 ns                 ;
; 0.861 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[15]               ; NWire_xmit:M_LRAudio|id[15]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.052 ns                  ; 0.809 ns                 ;
; 0.863 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[24]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[24]     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.814 ns                 ;
; 0.865 ns                                ; NWire_xmit:M_LRAudio|id[14]                         ; NWire_xmit:M_LRAudio|id[13]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.816 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                           ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PHY_MDIO_clk'                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                  ; From Clock   ; To Clock     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+
; 0.646 ns                                ; EEPROM:EEPROM_inst|CS                               ; EEPROM:EEPROM_inst|CS               ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[41]                 ; EEPROM:EEPROM_inst|EEPROM_write[41] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EEPROM:EEPROM_inst|SCK                              ; EEPROM:EEPROM_inst|SCK              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|temp_address[0]                      ; MDIO:MDIO_inst|temp_address[0]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|MDIO2                                ; MDIO:MDIO_inst|MDIO2                ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|MDIO                                 ; MDIO:MDIO_inst|MDIO                 ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|address[2]                           ; MDIO:MDIO_inst|address[2]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|address[1]                           ; MDIO:MDIO_inst|address[1]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|address[0]                           ; MDIO:MDIO_inst|address[0]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|address2[0]                          ; MDIO:MDIO_inst|address2[0]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|address2[2]                          ; MDIO:MDIO_inst|address2[2]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|address2[1]                          ; MDIO:MDIO_inst|address2[1]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|previous_speed                       ; MDIO:MDIO_inst|previous_speed       ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|write[1]                             ; MDIO:MDIO_inst|write[1]             ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|write[2]                             ; MDIO:MDIO_inst|write[2]             ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|write[3]                             ; MDIO:MDIO_inst|write[3]             ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EEPROM:EEPROM_inst|IP_flag                          ; EEPROM:EEPROM_inst|IP_flag          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|read[2]                              ; MDIO:MDIO_inst|read[2]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|read[1]                              ; MDIO:MDIO_inst|read[1]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|read[0]                              ; MDIO:MDIO_inst|read[0]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EEPROM:EEPROM_inst|IP_ready                         ; EEPROM:EEPROM_inst|IP_ready         ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|write_done                           ; MDIO:MDIO_inst|write_done           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EEPROM:EEPROM_inst|MAC_ready                        ; EEPROM:EEPROM_inst|MAC_ready        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|read_done                            ; MDIO:MDIO_inst|read_done            ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.707 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[7]                   ; EEPROM:EEPROM_inst|EEPROM_read[8]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[10]                  ; EEPROM:EEPROM_inst|EEPROM_read[11]  ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[12]                  ; EEPROM:EEPROM_inst|EEPROM_read[13]  ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[45]                 ; EEPROM:EEPROM_inst|EEPROM_write[46] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; MDIO:MDIO_inst|temp_reg_data[1]                     ; MDIO:MDIO_inst|temp_reg_data[2]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.708 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[1]                   ; EEPROM:EEPROM_inst|EEPROM_read[2]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[2]                   ; EEPROM:EEPROM_inst|EEPROM_read[3]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[9]                   ; EEPROM:EEPROM_inst|EEPROM_read[10]  ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[42]                 ; EEPROM:EEPROM_inst|EEPROM_write[43] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[43]                 ; EEPROM:EEPROM_inst|EEPROM_write[44] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[14]                  ; EEPROM:EEPROM_inst|EEPROM_read[15]  ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; MDIO:MDIO_inst|temp_reg_data[0]                     ; MDIO:MDIO_inst|temp_reg_data[1]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; MDIO:MDIO_inst|temp_reg_data[2]                     ; MDIO:MDIO_inst|temp_reg_data[3]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.709 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[8]                   ; EEPROM:EEPROM_inst|EEPROM_read[9]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[41]                 ; EEPROM:EEPROM_inst|EEPROM_write[42] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; MDIO:MDIO_inst|temp_reg_data[6]                     ; MDIO:MDIO_inst|register_data[6]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.720 ns                                ; MDIO:MDIO_inst|temp_reg_data[3]                     ; MDIO:MDIO_inst|register_data[3]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; MDIO:MDIO_inst|temp_reg_data[3]                     ; MDIO:MDIO_inst|temp_reg_data[4]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; MDIO:MDIO_inst|temp_reg_data[5]                     ; MDIO:MDIO_inst|temp_reg_data[6]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.721 ns                                ; MDIO:MDIO_inst|temp_reg_data[5]                     ; MDIO:MDIO_inst|register_data[5]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; 0.723 ns                                ; MDIO:MDIO_inst|preamble2[5]                         ; MDIO:MDIO_inst|preamble2[5]         ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.674 ns                 ;
; 0.736 ns                                ; MDIO:MDIO_inst|address[2]                           ; MDIO:MDIO_inst|address[0]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.687 ns                 ;
; 0.744 ns                                ; EEPROM:EEPROM_inst|This_MAC[16]                     ; EEPROM:EEPROM_inst|This_MAC[17]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.695 ns                 ;
; 0.745 ns                                ; MDIO:MDIO_inst|address[0]                           ; MDIO:MDIO_inst|address[1]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.696 ns                 ;
; 0.745 ns                                ; EEPROM:EEPROM_inst|This_IP[28]                      ; EEPROM:EEPROM_inst|This_IP[29]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.696 ns                 ;
; 0.745 ns                                ; EEPROM:EEPROM_inst|This_MAC[12]                     ; EEPROM:EEPROM_inst|This_MAC[13]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.696 ns                 ;
; 0.748 ns                                ; MDIO:MDIO_inst|address[0]                           ; MDIO:MDIO_inst|address[2]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.699 ns                 ;
; 0.748 ns                                ; EEPROM:EEPROM_inst|This_MAC[21]                     ; EEPROM:EEPROM_inst|This_MAC[22]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.699 ns                 ;
; 0.751 ns                                ; EEPROM:EEPROM_inst|This_IP[26]                      ; EEPROM:EEPROM_inst|This_IP[27]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.702 ns                 ;
; 0.758 ns                                ; MDIO:MDIO_inst|write[3]                             ; MDIO:MDIO_inst|write[2]             ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.709 ns                 ;
; 0.828 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|write[1]             ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.779 ns                 ;
; 0.846 ns                                ; MDIO:MDIO_inst|read[1]                              ; MDIO:MDIO_inst|temp_address[4]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.797 ns                 ;
; 0.853 ns                                ; MDIO:MDIO_inst|read[1]                              ; MDIO:MDIO_inst|temp_address[1]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.804 ns                 ;
; 0.853 ns                                ; MDIO:MDIO_inst|read[1]                              ; MDIO:MDIO_inst|read[2]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.804 ns                 ;
; 0.854 ns                                ; MDIO:MDIO_inst|read[1]                              ; MDIO:MDIO_inst|temp_address[3]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.805 ns                 ;
; 0.855 ns                                ; MDIO:MDIO_inst|read[1]                              ; MDIO:MDIO_inst|temp_address[2]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.806 ns                 ;
; 0.861 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[11]                  ; EEPROM:EEPROM_inst|EEPROM_read[12]  ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.812 ns                 ;
; 0.862 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[13]                  ; EEPROM:EEPROM_inst|EEPROM_read[14]  ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.813 ns                 ;
; 0.863 ns                                ; MDIO:MDIO_inst|temp_address[1]                      ; MDIO:MDIO_inst|temp_address[2]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.814 ns                 ;
; 0.863 ns                                ; MDIO:MDIO_inst|temp_address[2]                      ; MDIO:MDIO_inst|temp_address[3]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.814 ns                 ;
; 0.864 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[5]                   ; EEPROM:EEPROM_inst|EEPROM_read[6]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.815 ns                 ;
; 0.867 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[46]                 ; EEPROM:EEPROM_inst|EEPROM_write[47] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.818 ns                 ;
; 0.868 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[44]                 ; EEPROM:EEPROM_inst|EEPROM_write[45] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.819 ns                 ;
; 0.889 ns                                ; MDIO:MDIO_inst|temp_reg_data[4]                     ; MDIO:MDIO_inst|temp_reg_data[5]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.840 ns                 ;
; 0.901 ns                                ; EEPROM:EEPROM_inst|This_IP[2]                       ; EEPROM:EEPROM_inst|This_IP[3]       ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.852 ns                 ;
; 0.902 ns                                ; EEPROM:EEPROM_inst|This_MAC[37]                     ; EEPROM:EEPROM_inst|This_MAC[38]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.853 ns                 ;
; 0.903 ns                                ; EEPROM:EEPROM_inst|This_MAC[6]                      ; EEPROM:EEPROM_inst|This_MAC[7]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.854 ns                 ;
; 0.904 ns                                ; EEPROM:EEPROM_inst|This_MAC[24]                     ; EEPROM:EEPROM_inst|This_MAC[25]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.855 ns                 ;
; 0.906 ns                                ; EEPROM:EEPROM_inst|This_IP[6]                       ; EEPROM:EEPROM_inst|This_IP[7]       ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.857 ns                 ;
; 0.910 ns                                ; EEPROM:EEPROM_inst|This_IP[30]                      ; EEPROM:EEPROM_inst|This_IP[31]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.861 ns                 ;
; 0.914 ns                                ; EEPROM:EEPROM_inst|This_MAC[20]                     ; EEPROM:EEPROM_inst|This_MAC[21]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.865 ns                 ;
; 0.915 ns                                ; EEPROM:EEPROM_inst|This_MAC[29]                     ; EEPROM:EEPROM_inst|This_MAC[30]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.866 ns                 ;
; 0.915 ns                                ; EEPROM:EEPROM_inst|This_MAC[18]                     ; EEPROM:EEPROM_inst|This_MAC[19]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.866 ns                 ;
; 0.916 ns                                ; EEPROM:EEPROM_inst|This_MAC[30]                     ; EEPROM:EEPROM_inst|This_MAC[31]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.867 ns                 ;
; 0.916 ns                                ; EEPROM:EEPROM_inst|This_MAC[17]                     ; EEPROM:EEPROM_inst|This_MAC[18]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.867 ns                 ;
; 0.927 ns                                ; EEPROM:EEPROM_inst|This_MAC[9]                      ; EEPROM:EEPROM_inst|This_MAC[10]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.878 ns                 ;
; 0.928 ns                                ; EEPROM:EEPROM_inst|This_MAC[13]                     ; EEPROM:EEPROM_inst|This_MAC[14]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.879 ns                 ;
; 0.928 ns                                ; EEPROM:EEPROM_inst|This_MAC[22]                     ; EEPROM:EEPROM_inst|This_MAC[23]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.879 ns                 ;
; 0.929 ns                                ; EEPROM:EEPROM_inst|This_MAC[28]                     ; EEPROM:EEPROM_inst|This_MAC[29]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.880 ns                 ;
; 0.929 ns                                ; EEPROM:EEPROM_inst|This_MAC[35]                     ; EEPROM:EEPROM_inst|This_MAC[36]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.880 ns                 ;
; 0.935 ns                                ; EEPROM:EEPROM_inst|This_MAC[27]                     ; EEPROM:EEPROM_inst|This_MAC[28]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.886 ns                 ;
; 0.935 ns                                ; EEPROM:EEPROM_inst|This_MAC[14]                     ; EEPROM:EEPROM_inst|This_MAC[15]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.886 ns                 ;
; 0.942 ns                                ; EEPROM:EEPROM_inst|This_MAC[5]                      ; EEPROM:EEPROM_inst|This_MAC[6]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.893 ns                 ;
; 0.942 ns                                ; EEPROM:EEPROM_inst|This_MAC[7]                      ; EEPROM:EEPROM_inst|This_MAC[8]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.893 ns                 ;
; 0.987 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[3]                   ; EEPROM:EEPROM_inst|EEPROM_read[4]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.938 ns                 ;
; 0.988 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[6]                   ; EEPROM:EEPROM_inst|EEPROM_read[7]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.939 ns                 ;
; 0.991 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[4]                   ; EEPROM:EEPROM_inst|EEPROM_read[5]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.942 ns                 ;
; 0.995 ns                                ; MDIO:MDIO_inst|temp_address[3]                      ; MDIO:MDIO_inst|temp_address[4]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.946 ns                 ;
; 1.003 ns                                ; MDIO:MDIO_inst|temp_address[0]                      ; MDIO:MDIO_inst|temp_address[1]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.954 ns                 ;
; 1.027 ns                                ; MDIO:MDIO_inst|address[1]                           ; MDIO:MDIO_inst|address[0]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.978 ns                 ;
; 1.038 ns                                ; MDIO:MDIO_inst|read[0]                              ; MDIO:MDIO_inst|MDIO2                ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.048 ns                  ; 0.990 ns                 ;
; 1.052 ns                                ; MDIO:MDIO_inst|address[1]                           ; MDIO:MDIO_inst|address[2]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.003 ns                 ;
; 1.056 ns                                ; EEPROM:EEPROM_inst|This_IP[22]                      ; EEPROM:EEPROM_inst|This_IP[23]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.007 ns                 ;
; 1.057 ns                                ; MDIO:MDIO_inst|preamble2[0]                         ; MDIO:MDIO_inst|preamble2[0]         ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.008 ns                 ;
; 1.059 ns                                ; MDIO:MDIO_inst|preamble2[2]                         ; MDIO:MDIO_inst|preamble2[2]         ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.060 ns                                ; MDIO:MDIO_inst|read[1]                              ; MDIO:MDIO_inst|read[0]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 1.010 ns                 ;
; 1.061 ns                                ; EEPROM:EEPROM_inst|This_IP[18]                      ; EEPROM:EEPROM_inst|This_IP[19]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.061 ns                                ; MDIO:MDIO_inst|preamble2[4]                         ; MDIO:MDIO_inst|preamble2[4]         ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.062 ns                                ; MDIO:MDIO_inst|preamble[2]                          ; MDIO:MDIO_inst|preamble[2]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.063 ns                                ; MDIO:MDIO_inst|preamble[4]                          ; MDIO:MDIO_inst|preamble[4]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.014 ns                 ;
; 1.068 ns                                ; EEPROM:EEPROM_inst|This_IP[11]                      ; EEPROM:EEPROM_inst|This_IP[12]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.019 ns                 ;
; 1.069 ns                                ; MDIO:MDIO_inst|read_count[2]                        ; MDIO:MDIO_inst|read_count[2]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.020 ns                 ;
; 1.070 ns                                ; MDIO:MDIO_inst|read_count[0]                        ; MDIO:MDIO_inst|read_count[0]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.021 ns                 ;
; 1.072 ns                                ; MDIO:MDIO_inst|preamble[0]                          ; MDIO:MDIO_inst|preamble[0]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.073 ns                                ; MDIO:MDIO_inst|read_count[3]                        ; MDIO:MDIO_inst|read_count[3]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.073 ns                                ; EEPROM:EEPROM_inst|This_MAC[40]                     ; EEPROM:EEPROM_inst|This_MAC[41]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.048 ns                  ; 1.025 ns                 ;
; 1.074 ns                                ; MDIO:MDIO_inst|preamble2[1]                         ; MDIO:MDIO_inst|preamble2[1]         ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.025 ns                 ;
; 1.075 ns                                ; MDIO:MDIO_inst|preamble[5]                          ; MDIO:MDIO_inst|preamble[5]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.026 ns                 ;
; 1.075 ns                                ; MDIO:MDIO_inst|read_count[1]                        ; MDIO:MDIO_inst|read_count[1]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.026 ns                 ;
; 1.077 ns                                ; MDIO:MDIO_inst|preamble[3]                          ; MDIO:MDIO_inst|preamble[3]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.028 ns                 ;
; 1.078 ns                                ; MDIO:MDIO_inst|preamble[1]                          ; MDIO:MDIO_inst|preamble[1]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.029 ns                 ;
; 1.080 ns                                ; MDIO:MDIO_inst|loop_count[3]                        ; MDIO:MDIO_inst|loop_count[3]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.031 ns                 ;
; 1.080 ns                                ; MDIO:MDIO_inst|preamble2[3]                         ; MDIO:MDIO_inst|preamble2[3]         ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.031 ns                 ;
; 1.085 ns                                ; MDIO:MDIO_inst|loop_count[2]                        ; MDIO:MDIO_inst|loop_count[2]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.036 ns                 ;
; 1.086 ns                                ; EEPROM:EEPROM_inst|shift_count[2]                   ; EEPROM:EEPROM_inst|shift_count[2]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.037 ns                 ;
; 1.087 ns                                ; EEPROM:EEPROM_inst|This_IP[4]                       ; EEPROM:EEPROM_inst|This_IP[5]       ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.038 ns                 ;
; 1.091 ns                                ; MDIO:MDIO_inst|preamble[6]                          ; MDIO:MDIO_inst|preamble[6]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.042 ns                 ;
; 1.097 ns                                ; MDIO:MDIO_inst|loop_count[1]                        ; MDIO:MDIO_inst|loop_count[1]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.048 ns                 ;
; 1.103 ns                                ; EEPROM:EEPROM_inst|shift_count[1]                   ; EEPROM:EEPROM_inst|shift_count[1]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.054 ns                 ;
; 1.105 ns                                ; EEPROM:EEPROM_inst|This_MAC[44]                     ; EEPROM:EEPROM_inst|This_MAC[45]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.048 ns                  ; 1.057 ns                 ;
; 1.112 ns                                ; MDIO:MDIO_inst|loop_count[4]                        ; MDIO:MDIO_inst|loop_count[4]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.063 ns                 ;
; 1.113 ns                                ; EEPROM:EEPROM_inst|This_IP[13]                      ; EEPROM:EEPROM_inst|This_IP[14]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.064 ns                 ;
; 1.116 ns                                ; EEPROM:EEPROM_inst|This_MAC[32]                     ; EEPROM:EEPROM_inst|This_MAC[33]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.036 ns                  ; 1.080 ns                 ;
; 1.116 ns                                ; MDIO:MDIO_inst|read_count[4]                        ; MDIO:MDIO_inst|read_count[4]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.067 ns                 ;
; 1.117 ns                                ; EEPROM:EEPROM_inst|shift_count[3]                   ; EEPROM:EEPROM_inst|shift_count[3]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.068 ns                 ;
; 1.117 ns                                ; EEPROM:EEPROM_inst|shift_count[4]                   ; EEPROM:EEPROM_inst|shift_count[4]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.068 ns                 ;
; 1.120 ns                                ; EEPROM:EEPROM_inst|This_MAC[36]                     ; EEPROM:EEPROM_inst|This_MAC[37]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.048 ns                  ; 1.072 ns                 ;
; 1.123 ns                                ; EEPROM:EEPROM_inst|shift_count[5]                   ; EEPROM:EEPROM_inst|shift_count[5]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.074 ns                 ;
; 1.136 ns                                ; EEPROM:EEPROM_inst|shift_count[0]                   ; EEPROM:EEPROM_inst|shift_count[0]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.087 ns                 ;
; 1.144 ns                                ; MDIO:MDIO_inst|read[2]                              ; MDIO:MDIO_inst|MDIO2                ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.095 ns                 ;
; 1.149 ns                                ; EEPROM:EEPROM_inst|This_IP[20]                      ; EEPROM:EEPROM_inst|This_IP[21]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.100 ns                 ;
; 1.155 ns                                ; MDIO:MDIO_inst|mask[6]                              ; MDIO:MDIO_inst|mask[6]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.106 ns                 ;
; 1.160 ns                                ; EEPROM:EEPROM_inst|EEPROM[3]                        ; EEPROM:EEPROM_inst|EEPROM[1]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.111 ns                 ;
; 1.168 ns                                ; MDIO:MDIO_inst|previous_speed                       ; MDIO:MDIO_inst|write_done           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.119 ns                 ;
; 1.197 ns                                ; EEPROM:EEPROM_inst|This_IP[21]                      ; EEPROM:EEPROM_inst|This_IP[22]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.148 ns                 ;
; 1.204 ns                                ; EEPROM:EEPROM_inst|This_IP[12]                      ; EEPROM:EEPROM_inst|This_IP[13]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.155 ns                 ;
; 1.206 ns                                ; EEPROM:EEPROM_inst|This_IP[7]                       ; EEPROM:EEPROM_inst|This_IP[8]       ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.157 ns                 ;
; 1.219 ns                                ; EEPROM:EEPROM_inst|EEPROM[2]                        ; EEPROM:EEPROM_inst|EEPROM[1]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.170 ns                 ;
; 1.230 ns                                ; MDIO:MDIO_inst|address2[0]                          ; MDIO:MDIO_inst|address2[1]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 1.180 ns                 ;
; 1.232 ns                                ; EEPROM:EEPROM_inst|This_IP[19]                      ; EEPROM:EEPROM_inst|This_IP[20]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.183 ns                 ;
; 1.240 ns                                ; EEPROM:EEPROM_inst|This_IP[8]                       ; EEPROM:EEPROM_inst|This_IP[9]       ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.191 ns                 ;
; 1.241 ns                                ; EEPROM:EEPROM_inst|This_IP[9]                       ; EEPROM:EEPROM_inst|This_IP[10]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.192 ns                 ;
; 1.242 ns                                ; EEPROM:EEPROM_inst|This_IP[3]                       ; EEPROM:EEPROM_inst|This_IP[4]       ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.193 ns                 ;
; 1.242 ns                                ; EEPROM:EEPROM_inst|This_IP[14]                      ; EEPROM:EEPROM_inst|This_IP[15]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.193 ns                 ;
; 1.248 ns                                ; EEPROM:EEPROM_inst|EEPROM[1]                        ; EEPROM:EEPROM_inst|EEPROM_write[41] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.199 ns                 ;
; 1.268 ns                                ; EEPROM:EEPROM_inst|This_MAC[31]                     ; EEPROM:EEPROM_inst|This_MAC[32]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.062 ns                  ; 1.206 ns                 ;
; 1.277 ns                                ; EEPROM:EEPROM_inst|This_IP[5]                       ; EEPROM:EEPROM_inst|This_IP[6]       ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.228 ns                 ;
; 1.283 ns                                ; EEPROM:EEPROM_inst|This_MAC[23]                     ; EEPROM:EEPROM_inst|This_MAC[24]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.062 ns                  ; 1.221 ns                 ;
; 1.286 ns                                ; MDIO:MDIO_inst|loop_count[0]                        ; MDIO:MDIO_inst|loop_count[0]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.237 ns                 ;
; 1.290 ns                                ; MDIO:MDIO_inst|write[1]                             ; MDIO:MDIO_inst|mask[4]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.241 ns                 ;
; 1.302 ns                                ; EEPROM:EEPROM_inst|This_MAC[46]                     ; EEPROM:EEPROM_inst|This_MAC[47]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.253 ns                 ;
; 1.309 ns                                ; MDIO:MDIO_inst|read[1]                              ; MDIO:MDIO_inst|read_done            ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.260 ns                 ;
; 1.322 ns                                ; MDIO:MDIO_inst|write[1]                             ; MDIO:MDIO_inst|mask[0]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.273 ns                 ;
; 1.323 ns                                ; MDIO:MDIO_inst|write[1]                             ; MDIO:MDIO_inst|mask[2]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.274 ns                 ;
; 1.329 ns                                ; EEPROM:EEPROM_inst|This_MAC[45]                     ; EEPROM:EEPROM_inst|This_MAC[46]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.280 ns                 ;
; 1.332 ns                                ; EEPROM:EEPROM_inst|This_IP[10]                      ; EEPROM:EEPROM_inst|This_IP[11]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.283 ns                 ;
; 1.334 ns                                ; EEPROM:EEPROM_inst|This_MAC[38]                     ; EEPROM:EEPROM_inst|This_MAC[39]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.285 ns                 ;
; 1.335 ns                                ; EEPROM:EEPROM_inst|This_IP[15]                      ; EEPROM:EEPROM_inst|This_IP[16]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.060 ns                  ; 1.275 ns                 ;
; 1.339 ns                                ; EEPROM:EEPROM_inst|SI                               ; EEPROM:EEPROM_inst|SI               ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.290 ns                 ;
; 1.344 ns                                ; EEPROM:EEPROM_inst|EEPROM[2]                        ; EEPROM:EEPROM_inst|EEPROM[0]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.051 ns                  ; 1.293 ns                 ;
; 1.347 ns                                ; EEPROM:EEPROM_inst|This_MAC[43]                     ; EEPROM:EEPROM_inst|This_MAC[44]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.298 ns                 ;
; 1.347 ns                                ; MDIO:MDIO_inst|read[0]                              ; MDIO:MDIO_inst|read[2]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.048 ns                  ; 1.299 ns                 ;
; 1.353 ns                                ; MDIO:MDIO_inst|write[2]                             ; MDIO:MDIO_inst|write[3]             ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.304 ns                 ;
; 1.354 ns                                ; EEPROM:EEPROM_inst|This_MAC[39]                     ; EEPROM:EEPROM_inst|This_MAC[40]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 1.304 ns                 ;
; 1.364 ns                                ; EEPROM:EEPROM_inst|This_MAC[1]                      ; EEPROM:EEPROM_inst|This_MAC[2]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.315 ns                 ;
; 1.374 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|mask[1]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.325 ns                 ;
; 1.379 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|mask[6]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.330 ns                 ;
; 1.379 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|mask[5]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.330 ns                 ;
; 1.380 ns                                ; MDIO:MDIO_inst|read[2]                              ; MDIO:MDIO_inst|read[1]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.331 ns                 ;
; 1.382 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|mask[4]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.333 ns                 ;
; 1.402 ns                                ; MDIO:MDIO_inst|read[0]                              ; MDIO:MDIO_inst|read[1]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.048 ns                  ; 1.354 ns                 ;
; 1.406 ns                                ; MDIO:MDIO_inst|read[2]                              ; MDIO:MDIO_inst|temp_address[0]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.357 ns                 ;
; 1.420 ns                                ; EEPROM:EEPROM_inst|EEPROM[1]                        ; EEPROM:EEPROM_inst|EEPROM[1]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.371 ns                 ;
; 1.424 ns                                ; MDIO:MDIO_inst|read[2]                              ; MDIO:MDIO_inst|read_done            ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.375 ns                 ;
; 1.428 ns                                ; MDIO:MDIO_inst|write[1]                             ; MDIO:MDIO_inst|MDIO                 ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.379 ns                 ;
; 1.441 ns                                ; EEPROM:EEPROM_inst|This_MAC[4]                      ; EEPROM:EEPROM_inst|This_MAC[5]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.035 ns                  ; 1.406 ns                 ;
; 1.469 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM_read[4]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.045 ns                  ; 1.424 ns                 ;
; 1.472 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM_read[7]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.045 ns                  ; 1.427 ns                 ;
; 1.474 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM_read[6]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.045 ns                  ; 1.429 ns                 ;
; 1.477 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM_read[1]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.045 ns                  ; 1.432 ns                 ;
; 1.477 ns                                ; MDIO:MDIO_inst|read[0]                              ; MDIO:MDIO_inst|temp_address[0]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.048 ns                  ; 1.429 ns                 ;
; 1.478 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM_read[5]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.045 ns                  ; 1.433 ns                 ;
; 1.478 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM_read[12]  ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.045 ns                  ; 1.433 ns                 ;
; 1.478 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM_read[14]  ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.045 ns                  ; 1.433 ns                 ;
; 1.479 ns                                ; EEPROM:EEPROM_inst|EEPROM[3]                        ; EEPROM:EEPROM_inst|EEPROM[0]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.051 ns                  ; 1.428 ns                 ;
; 1.485 ns                                ; EEPROM:EEPROM_inst|EEPROM[2]                        ; EEPROM:EEPROM_inst|SCK              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.436 ns                 ;
; 1.507 ns                                ; EEPROM:EEPROM_inst|This_IP[29]                      ; EEPROM:EEPROM_inst|This_IP[30]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.458 ns                 ;
; 1.513 ns                                ; EEPROM:EEPROM_inst|This_MAC[34]                     ; EEPROM:EEPROM_inst|This_MAC[35]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.051 ns                  ; 1.462 ns                 ;
; 1.516 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|write[0]             ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.467 ns                 ;
; 1.523 ns                                ; MDIO:MDIO_inst|preamble[5]                          ; MDIO:MDIO_inst|preamble[0]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.474 ns                 ;
; 1.525 ns                                ; MDIO:MDIO_inst|mask[5]                              ; MDIO:MDIO_inst|mask[5]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.476 ns                 ;
; 1.533 ns                                ; MDIO:MDIO_inst|write[3]                             ; MDIO:MDIO_inst|write[1]             ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.048 ns                  ; 1.485 ns                 ;
; 1.533 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM[2]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.047 ns                  ; 1.486 ns                 ;
; 1.538 ns                                ; MDIO:MDIO_inst|read[1]                              ; MDIO:MDIO_inst|address2[1]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 1.488 ns                 ;
; 1.539 ns                                ; MDIO:MDIO_inst|read[1]                              ; MDIO:MDIO_inst|address2[2]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 1.489 ns                 ;
; 1.540 ns                                ; MDIO:MDIO_inst|read[2]                              ; MDIO:MDIO_inst|read[0]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 1.490 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                     ;              ;              ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                           ; From Clock   ; To Clock     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+
; -1.867 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[74]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[10]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.551 ns                   ; 0.684 ns                 ;
; -1.865 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[97]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[33]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.551 ns                   ; 0.686 ns                 ;
; -1.865 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[83]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[19]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.551 ns                   ; 0.686 ns                 ;
; -1.865 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[94]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[30]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.550 ns                   ; 0.685 ns                 ;
; -1.854 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[67]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[3]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.551 ns                   ; 0.697 ns                 ;
; -1.841 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[84]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[20]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.550 ns                   ; 0.709 ns                 ;
; -1.824 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[82]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[18]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.550 ns                   ; 0.726 ns                 ;
; -1.812 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[53]                   ; Rx_MAC:Rx_MAC_inst|FromIP[21]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.538 ns                   ; 0.726 ns                 ;
; -1.802 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[63]                   ; Rx_MAC:Rx_MAC_inst|FromIP[31]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.538 ns                   ; 0.736 ns                 ;
; -1.798 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[50]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[2]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.538 ns                   ; 0.740 ns                 ;
; -1.686 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[91]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[27]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.551 ns                   ; 0.865 ns                 ;
; -1.683 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[109]                  ; Rx_MAC:Rx_MAC_inst|FromPort[13]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.549 ns                   ; 0.866 ns                 ;
; -1.683 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[109]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[45]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.549 ns                   ; 0.866 ns                 ;
; -1.683 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[25]                   ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[25]    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.550 ns                   ; 0.867 ns                 ;
; -1.679 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[7]                    ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[7]     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.549 ns                   ; 0.870 ns                 ;
; -1.674 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[31]                   ; Rx_MAC:Rx_MAC_inst|DHCP_IP[31]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.538 ns                   ; 0.864 ns                 ;
; -1.673 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[66]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[2]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.551 ns                   ; 0.878 ns                 ;
; -1.671 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[107]                  ; Rx_MAC:Rx_MAC_inst|FromPort[11]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.551 ns                   ; 0.880 ns                 ;
; -1.670 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[95]                   ; Rx_MAC:Rx_MAC_inst|ToPort[15]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.551 ns                   ; 0.881 ns                 ;
; -1.665 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[60]                   ; Rx_MAC:Rx_MAC_inst|FromIP[28]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.536 ns                   ; 0.871 ns                 ;
; -1.660 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[98]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[34]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.551 ns                   ; 0.891 ns                 ;
; -1.658 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[55]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[7]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.538 ns                   ; 0.880 ns                 ;
; -1.658 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[48]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[0]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.538 ns                   ; 0.880 ns                 ;
; -1.644 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[29]                   ; Rx_MAC:Rx_MAC_inst|To_IP[29]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.538 ns                   ; 0.894 ns                 ;
; -1.605 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[49]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[1]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.538 ns                   ; 0.933 ns                 ;
; -1.532 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[108]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[44]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.549 ns                   ; 1.017 ns                 ;
; -1.530 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[108]                  ; Rx_MAC:Rx_MAC_inst|FromPort[12]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.549 ns                   ; 1.019 ns                 ;
; -1.517 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[58]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[10]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.538 ns                   ; 1.021 ns                 ;
; -1.512 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[9]                    ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[9]     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.549 ns                   ; 1.037 ns                 ;
; -1.506 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[28]                   ; Rx_MAC:Rx_MAC_inst|Length[12]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.551 ns                   ; 1.045 ns                 ;
; -1.500 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[88]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[24]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.552 ns                   ; 1.052 ns                 ;
; -1.491 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[107]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[43]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.549 ns                   ; 1.058 ns                 ;
; -1.487 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[86]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[30]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.549 ns                   ; 1.062 ns                 ;
; -1.471 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[1]                    ; Rx_MAC:Rx_MAC_inst|To_IP[1]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.537 ns                   ; 1.066 ns                 ;
; -1.418 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[100]                  ; Rx_MAC:Rx_MAC_inst|FromPort[4]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.549 ns                   ; 1.131 ns                 ;
; -1.418 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[100]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[36]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.549 ns                   ; 1.131 ns                 ;
; -1.367 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[13]                   ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[13]    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.549 ns                   ; 1.182 ns                 ;
; -1.357 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[97]                   ; Rx_MAC:Rx_MAC_inst|FromPort[1]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.557 ns                   ; 1.200 ns                 ;
; -1.353 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[90]                   ; Rx_MAC:Rx_MAC_inst|ToPort[10]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.563 ns                   ; 1.210 ns                 ;
; -1.327 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[93]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[29]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.557 ns                   ; 1.230 ns                 ;
; -1.325 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[81]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[17]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.546 ns                   ; 1.221 ns                 ;
; -1.314 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[8]                    ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[8]     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.550 ns                   ; 1.236 ns                 ;
; -1.310 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[81]                   ; Rx_MAC:Rx_MAC_inst|ToPort[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.557 ns                   ; 1.247 ns                 ;
; -1.302 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[82]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[26]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.544 ns                   ; 1.242 ns                 ;
; -1.293 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[17]                   ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[17]    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.549 ns                   ; 1.256 ns                 ;
; -1.291 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[20]                   ; Rx_MAC:Rx_MAC_inst|Length[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.550 ns                   ; 1.259 ns                 ;
; -1.275 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[111]                  ; Rx_MAC:Rx_MAC_inst|FromPort[15]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.549 ns                   ; 1.274 ns                 ;
; -1.273 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[111]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[47]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.549 ns                   ; 1.276 ns                 ;
; -1.271 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[110]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[46]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.541 ns                   ; 1.270 ns                 ;
; -1.262 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[0]                    ; Rx_MAC:Rx_MAC_inst|ping_data[15][0]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.548 ns                   ; 1.286 ns                 ;
; -1.262 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[30]                   ; Rx_MAC:Rx_MAC_inst|Length[14]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.551 ns                   ; 1.289 ns                 ;
; -1.258 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[0]                    ; Rx_MAC:Rx_MAC_inst|ping_data[47][0]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.548 ns                   ; 1.290 ns                 ;
; -1.253 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[3]                    ; Rx_MAC:Rx_MAC_inst|ping_data[0][3]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.548 ns                   ; 1.295 ns                 ;
; -1.250 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[3]                    ; Rx_MAC:Rx_MAC_inst|ping_data[2][3]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.548 ns                   ; 1.298 ns                 ;
; -1.244 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[0]                    ; Rx_MAC:Rx_MAC_inst|ping_data[51][0]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.549 ns                   ; 1.305 ns                 ;
; -1.241 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[0]                    ; Rx_MAC:Rx_MAC_inst|ping_data[43][0]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.549 ns                   ; 1.308 ns                 ;
; -1.238 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[4]                    ; Rx_MAC:Rx_MAC_inst|ping_data[47][4]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.548 ns                   ; 1.310 ns                 ;
; -1.235 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[4]                    ; Rx_MAC:Rx_MAC_inst|ping_data[15][4]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.548 ns                   ; 1.313 ns                 ;
; -1.218 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[102]                  ; Rx_MAC:Rx_MAC_inst|FromPort[6]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.547 ns                   ; 1.329 ns                 ;
; -1.200 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[10]                   ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[10]    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.549 ns                   ; 1.349 ns                 ;
; -1.198 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[68]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[12]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.536 ns                   ; 1.338 ns                 ;
; -1.196 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[106]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[42]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.551 ns                   ; 1.355 ns                 ;
; -1.194 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[105]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[41]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.551 ns                   ; 1.357 ns                 ;
; -1.193 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[89]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[25]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.555 ns                   ; 1.362 ns                 ;
; -1.193 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[11]                   ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[11]    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.548 ns                   ; 1.355 ns                 ;
; -1.192 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[22]                   ; Rx_MAC:Rx_MAC_inst|IP_lease[22]~_Duplicate_1 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.035 ns                   ; 0.843 ns                 ;
; -1.190 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[85]                   ; Rx_MAC:Rx_MAC_inst|ToPort[5]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.557 ns                   ; 1.367 ns                 ;
; -1.188 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[5]                    ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[5]     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.536 ns                   ; 1.348 ns                 ;
; -1.184 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[51]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[3]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.538 ns                   ; 1.354 ns                 ;
; -1.172 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[93]                   ; Rx_MAC:Rx_MAC_inst|ToPort[13]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.565 ns                   ; 1.393 ns                 ;
; -1.168 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[92]                   ; Rx_MAC:Rx_MAC_inst|ToPort[12]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.560 ns                   ; 1.392 ns                 ;
; -1.161 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[12]                   ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[12]    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.548 ns                   ; 1.387 ns                 ;
; -1.161 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[30]                   ; Rx_MAC:Rx_MAC_inst|IP_lease[30]~_Duplicate_2 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.547 ns                   ; 1.386 ns                 ;
; -1.159 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[4]                    ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[4]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.537 ns                   ; 1.378 ns                 ;
; -1.157 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[15]                   ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[15]    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.548 ns                   ; 1.391 ns                 ;
; -1.156 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[58]                   ; Rx_MAC:Rx_MAC_inst|FromIP[26]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.539 ns                   ; 1.383 ns                 ;
; -1.150 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[58]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[10]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.527 ns                   ; 1.377 ns                 ;
; -1.147 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[87]                   ; Rx_MAC:Rx_MAC_inst|ToPort[7]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.562 ns                   ; 1.415 ns                 ;
; -1.143 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[2]                    ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[2]     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.536 ns                   ; 1.393 ns                 ;
; -1.139 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[80]                   ; Rx_MAC:Rx_MAC_inst|ToPort[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.563 ns                   ; 1.424 ns                 ;
; -1.138 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[62]                   ; Rx_MAC:Rx_MAC_inst|FromIP[30]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.533 ns                   ; 1.395 ns                 ;
; -1.132 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[9]                    ; Rx_MAC:Rx_MAC_inst|DHCP_IP[9]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.547 ns                   ; 1.415 ns                 ;
; -1.131 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[65]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[1]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.540 ns                   ; 1.409 ns                 ;
; -1.127 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[103]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[39]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.537 ns                   ; 1.410 ns                 ;
; -1.125 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[89]                   ; Rx_MAC:Rx_MAC_inst|ToPort[9]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.562 ns                   ; 1.437 ns                 ;
; -1.122 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[47]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_IP[31]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.534 ns                   ; 1.412 ns                 ;
; -1.118 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[73]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[9]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.540 ns                   ; 1.422 ns                 ;
; -1.116 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[99]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[35]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.562 ns                   ; 1.446 ns                 ;
; -1.111 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[9]                    ; Rx_MAC:Rx_MAC_inst|To_IP[9]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.549 ns                   ; 1.438 ns                 ;
; -1.105 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[56]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[8]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.535 ns                   ; 1.430 ns                 ;
; -1.102 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[101]                  ; Rx_MAC:Rx_MAC_inst|FromPort[5]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.559 ns                   ; 1.457 ns                 ;
; -1.100 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[47]                   ; Rx_MAC:Rx_MAC_inst|FromIP[15]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.537 ns                   ; 1.437 ns                 ;
; -1.092 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[62]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[14]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.532 ns                   ; 1.440 ns                 ;
; -1.092 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[7]                    ; Rx_MAC:Rx_MAC_inst|ping_data[57][7]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.547 ns                   ; 1.455 ns                 ;
; -1.092 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[7]                    ; Rx_MAC:Rx_MAC_inst|ping_data[59][7]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.547 ns                   ; 1.455 ns                 ;
; -1.090 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[83]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[27]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.554 ns                   ; 1.464 ns                 ;
; -1.088 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[95]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[31]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.555 ns                   ; 1.467 ns                 ;
; -1.084 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[72]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[16]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.546 ns                   ; 1.462 ns                 ;
; -1.080 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[20]                   ; Rx_MAC:Rx_MAC_inst|DHCP_IP[20]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.546 ns                   ; 1.466 ns                 ;
; -1.078 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[101]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[37]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.545 ns                   ; 1.467 ns                 ;
; -1.070 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[0]                    ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[0]     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.536 ns                   ; 1.466 ns                 ;
; -1.067 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[87]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[23]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.550 ns                   ; 1.483 ns                 ;
; -1.063 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[92]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[28]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.558 ns                   ; 1.495 ns                 ;
; -1.061 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[102]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[38]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.537 ns                   ; 1.476 ns                 ;
; -1.048 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[86]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[22]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.551 ns                   ; 1.503 ns                 ;
; -1.044 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[4]                    ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[4]     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.536 ns                   ; 1.492 ns                 ;
; -1.041 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[6]                    ; Rx_MAC:Rx_MAC_inst|ping_data[35][6]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.550 ns                   ; 1.509 ns                 ;
; -1.041 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[6]                    ; Rx_MAC:Rx_MAC_inst|ping_data[59][6]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.550 ns                   ; 1.509 ns                 ;
; -1.028 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[31]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[31]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.542 ns                   ; 1.514 ns                 ;
; -1.024 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[32]                   ; Rx_MAC:Rx_MAC_inst|FromIP[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.536 ns                   ; 1.512 ns                 ;
; -1.022 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[90]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[26]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.551 ns                   ; 1.529 ns                 ;
; -1.005 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[5]                    ; Rx_MAC:Rx_MAC_inst|ping_data[8][5]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.555 ns                   ; 1.550 ns                 ;
; -1.003 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[92]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[44]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.562 ns                   ; 1.559 ns                 ;
; -1.002 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[6]                    ; Rx_MAC:Rx_MAC_inst|ping_data[51][6]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.551 ns                   ; 1.549 ns                 ;
; -1.000 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[2]                    ; Rx_MAC:Rx_MAC_inst|ping_data[51][2]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.548 ns                   ; 1.548 ns                 ;
; -0.999 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[2]                    ; Rx_MAC:Rx_MAC_inst|ping_data[49][2]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.548 ns                   ; 1.549 ns                 ;
; -0.992 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[94]                   ; Rx_MAC:Rx_MAC_inst|ToPort[14]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.560 ns                   ; 1.568 ns                 ;
; -0.991 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[29]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[29]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.541 ns                   ; 1.550 ns                 ;
; -0.985 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[2]                    ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[2]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.535 ns                   ; 1.550 ns                 ;
; -0.981 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[55]                   ; Rx_MAC:Rx_MAC_inst|FromIP[23]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.540 ns                   ; 1.559 ns                 ;
; -0.981 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[82]                   ; Rx_MAC:Rx_MAC_inst|ToPort[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.563 ns                   ; 1.582 ns                 ;
; -0.980 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[0]                    ; Rx_MAC:Rx_MAC_inst|ping_data[59][0]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.550 ns                   ; 1.570 ns                 ;
; -0.979 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[77]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[13]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.559 ns                   ; 1.580 ns                 ;
; -0.979 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[0]                    ; Rx_MAC:Rx_MAC_inst|ping_data[35][0]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.550 ns                   ; 1.571 ns                 ;
; -0.976 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[77]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[29]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.559 ns                   ; 1.583 ns                 ;
; -0.972 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[3]                    ; Rx_MAC:Rx_MAC_inst|ping_data[27][3]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.534 ns                   ; 1.562 ns                 ;
; -0.971 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[86]                   ; Rx_MAC:Rx_MAC_inst|ToPort[6]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.563 ns                   ; 1.592 ns                 ;
; -0.963 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[75]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[11]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.574 ns                   ; 1.611 ns                 ;
; -0.954 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[99]                   ; Rx_MAC:Rx_MAC_inst|FromPort[3]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.557 ns                   ; 1.603 ns                 ;
; -0.952 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[12]                   ; Rx_MAC:Rx_MAC_inst|DHCP_IP[12]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.546 ns                   ; 1.594 ns                 ;
; -0.952 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[6]                    ; Rx_MAC:Rx_MAC_inst|ping_data[8][6]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.554 ns                   ; 1.602 ns                 ;
; -0.948 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[86]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[38]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.563 ns                   ; 1.615 ns                 ;
; -0.944 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[28]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[28]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.549 ns                   ; 1.605 ns                 ;
; -0.943 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[52]                   ; Rx_MAC:Rx_MAC_inst|FromIP[20]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.534 ns                   ; 1.591 ns                 ;
; -0.941 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[84]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[28]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.549 ns                   ; 1.608 ns                 ;
; -0.938 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[4]                    ; Rx_MAC:Rx_MAC_inst|ping_data[35][4]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.550 ns                   ; 1.612 ns                 ;
; -0.936 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[26]                   ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[26]    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.536 ns                   ; 1.600 ns                 ;
; -0.936 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[4]                    ; Rx_MAC:Rx_MAC_inst|ping_data[59][4]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.550 ns                   ; 1.614 ns                 ;
; -0.932 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[85]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[21]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.552 ns                   ; 1.620 ns                 ;
; -0.929 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[24]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[24]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.536 ns                   ; 1.607 ns                 ;
; -0.928 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[23]                   ; Rx_MAC:Rx_MAC_inst|IP_lease[23]~_Duplicate_1 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.036 ns                   ; 1.108 ns                 ;
; -0.927 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[84]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[36]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.563 ns                   ; 1.636 ns                 ;
; -0.924 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[70]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[6]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.565 ns                   ; 1.641 ns                 ;
; -0.923 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[6]                    ; Rx_MAC:Rx_MAC_inst|ping_data[58][6]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.555 ns                   ; 1.632 ns                 ;
; -0.923 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[25]                   ; Rx_MAC:Rx_MAC_inst|IP_lease[25]~_Duplicate_2 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.545 ns                   ; 1.622 ns                 ;
; -0.921 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[70]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[22]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.565 ns                   ; 1.644 ns                 ;
; -0.921 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[83]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[35]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.549 ns                   ; 1.628 ns                 ;
; -0.918 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[27]                   ; Rx_MAC:Rx_MAC_inst|Length[11]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.537 ns                   ; 1.619 ns                 ;
; -0.917 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[96]                   ; Rx_MAC:Rx_MAC_inst|FromPort[0]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.557 ns                   ; 1.640 ns                 ;
; -0.917 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[96]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[32]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.557 ns                   ; 1.640 ns                 ;
; -0.917 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[26]                   ; Rx_MAC:Rx_MAC_inst|IP_lease[26]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.036 ns                   ; 1.119 ns                 ;
; -0.915 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[30]                   ; Rx_MAC:Rx_MAC_inst|IP_lease[30]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.036 ns                   ; 1.121 ns                 ;
; -0.909 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[29]                   ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[29]    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.541 ns                   ; 1.632 ns                 ;
; -0.906 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[76]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[28]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.557 ns                   ; 1.651 ns                 ;
; -0.906 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[76]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[12]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.557 ns                   ; 1.651 ns                 ;
; -0.905 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[91]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[43]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.558 ns                   ; 1.653 ns                 ;
; -0.904 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[81]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[25]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.543 ns                   ; 1.639 ns                 ;
; -0.902 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[27]                   ; Rx_MAC:Rx_MAC_inst|IP_lease[27]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.036 ns                   ; 1.134 ns                 ;
; -0.901 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[20]                   ; Rx_MAC:Rx_MAC_inst|IP_lease[20]~_Duplicate_1 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.035 ns                   ; 1.134 ns                 ;
; -0.900 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[21]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[21]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.536 ns                   ; 1.636 ns                 ;
; -0.899 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[5]                    ; Rx_MAC:Rx_MAC_inst|ping_data[52][5]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.534 ns                   ; 1.635 ns                 ;
; -0.892 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[50]                   ; Rx_MAC:Rx_MAC_inst|FromIP[18]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.524 ns                   ; 1.632 ns                 ;
; -0.891 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[10]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[10]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.537 ns                   ; 1.646 ns                 ;
; -0.888 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[24]                   ; Rx_MAC:Rx_MAC_inst|IP_lease[24]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.036 ns                   ; 1.148 ns                 ;
; -0.884 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[70]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[14]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.548 ns                   ; 1.664 ns                 ;
; -0.881 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[98]                   ; Rx_MAC:Rx_MAC_inst|FromPort[2]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.557 ns                   ; 1.676 ns                 ;
; -0.881 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[26]                   ; Rx_MAC:Rx_MAC_inst|Length[10]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.537 ns                   ; 1.656 ns                 ;
; -0.879 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[103]                  ; Rx_MAC:Rx_MAC_inst|FromPort[7]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.554 ns                   ; 1.675 ns                 ;
; -0.879 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[78]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[14]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.557 ns                   ; 1.678 ns                 ;
; -0.877 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[78]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[30]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.557 ns                   ; 1.680 ns                 ;
; -0.877 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[75]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[19]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.564 ns                   ; 1.687 ns                 ;
; -0.870 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[21]                   ; Rx_MAC:Rx_MAC_inst|Length[5]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.537 ns                   ; 1.667 ns                 ;
; -0.863 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[56]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[8]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.531 ns                   ; 1.668 ns                 ;
; -0.859 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[4]                    ; Rx_MAC:Rx_MAC_inst|ping_data[11][4]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.546 ns                   ; 1.687 ns                 ;
; -0.855 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[88]                   ; Rx_MAC:Rx_MAC_inst|ToPort[8]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.563 ns                   ; 1.708 ns                 ;
; -0.850 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[78]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[22]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.546 ns                   ; 1.696 ns                 ;
; -0.844 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[80]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[32]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.550 ns                   ; 1.706 ns                 ;
; -0.838 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[69]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[5]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.542 ns                   ; 1.704 ns                 ;
; -0.833 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[20]                   ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[20]    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.548 ns                   ; 1.715 ns                 ;
; -0.831 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[52]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[4]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.535 ns                   ; 1.704 ns                 ;
; -0.830 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[64]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[0]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.536 ns                   ; 1.706 ns                 ;
; -0.825 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[79]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[31]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.529 ns                   ; 1.704 ns                 ;
; -0.824 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[79]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[15]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.529 ns                   ; 1.705 ns                 ;
; -0.824 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[18]                   ; Rx_MAC:Rx_MAC_inst|To_IP[18]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.548 ns                   ; 1.724 ns                 ;
; -0.822 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[83]                   ; Rx_MAC:Rx_MAC_inst|ToPort[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.568 ns                   ; 1.746 ns                 ;
; -0.821 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[51]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[3]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.519 ns                   ; 1.698 ns                 ;
; -0.821 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[18]                   ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[18]    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.548 ns                   ; 1.727 ns                 ;
; -0.819 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[3]                    ; Rx_MAC:Rx_MAC_inst|IP_lease[3]~_Duplicate_2  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.552 ns                   ; 1.733 ns                 ;
; -0.818 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[53]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[5]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.537 ns                   ; 1.719 ns                 ;
; -0.817 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[4]                    ; Rx_MAC:Rx_MAC_inst|ping_data[33][4]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.547 ns                   ; 1.730 ns                 ;
; -0.816 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[106]                  ; Rx_MAC:Rx_MAC_inst|FromPort[10]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.562 ns                   ; 1.746 ns                 ;
; -0.815 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[105]                  ; Rx_MAC:Rx_MAC_inst|FromPort[9]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.557 ns                   ; 1.742 ns                 ;
; -0.815 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[14]                   ; Rx_MAC:Rx_MAC_inst|DHCP_IP[14]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.546 ns                   ; 1.731 ns                 ;
; -0.811 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[15]                   ; Rx_MAC:Rx_MAC_inst|IP_lease[15]~_Duplicate_1 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.035 ns                   ; 1.224 ns                 ;
; -0.808 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[15]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[15]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.548 ns                   ; 1.740 ns                 ;
; -0.808 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[15]                   ; Rx_MAC:Rx_MAC_inst|To_IP[15]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.548 ns                   ; 1.740 ns                 ;
; -0.804 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[63]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[15]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.531 ns                   ; 1.727 ns                 ;
; -0.803 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[55]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[7]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.527 ns                   ; 1.724 ns                 ;
; -0.802 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[0]                    ; Rx_MAC:Rx_MAC_inst|ping_data[49][0]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.548 ns                   ; 1.746 ns                 ;
; -0.799 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[3]                    ; Rx_MAC:Rx_MAC_inst|ping_data[16][3]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.548 ns                   ; 1.749 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                              ;              ;              ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
; Slack ; Required tsu ; Actual tsu ; From                                                                                                                                          ; To                                                                                                                           ; To Clock     ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
; N/A   ; None         ; 5.151 ns   ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[2]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 5.151 ns   ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[0]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 5.151 ns   ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[1]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 5.151 ns   ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[3]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 3.526 ns   ; ATLAS_A12                                                                                                                                     ; NWire_rcv:SPD|d0                                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; 3.239 ns   ; ATLAS_A7                                                                                                                                      ; NWire_rcv:MDC[3].M_IQ|d0                                                                                                     ; PHY_CLK125   ;
; N/A   ; None         ; 3.198 ns   ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                            ; PHY_RX_CLOCK ;
; N/A   ; None         ; 3.136 ns   ; ATLAS_A11                                                                                                                                     ; NWire_rcv:P_MIC|d0                                                                                                           ; PHY_CLK125   ;
; N/A   ; None         ; 3.042 ns   ; ATLAS_A9                                                                                                                                      ; NWire_rcv:MDC[1].M_IQ|d0                                                                                                     ; PHY_CLK125   ;
; N/A   ; None         ; 3.018 ns   ; ATLAS_A8                                                                                                                                      ; NWire_rcv:MDC[2].M_IQ|d0                                                                                                     ; PHY_CLK125   ;
; N/A   ; None         ; 2.955 ns   ; ATLAS_A10                                                                                                                                     ; NWire_rcv:MDC[0].M_IQ|d0                                                                                                     ; PHY_CLK125   ;
; N/A   ; None         ; 2.394 ns   ; PHY_RX[0]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[0]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 2.390 ns   ; PHY_RX[0]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[4]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 2.263 ns   ; PHY_RX[2]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[6]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 2.262 ns   ; PHY_RX[2]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[2]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 2.132 ns   ; PHY_RX[3]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[7]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 2.132 ns   ; PHY_RX[3]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[3]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 2.065 ns   ; PHY_RX[1]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[5]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 2.062 ns   ; PHY_RX[1]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[1]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 0.583 ns   ; ATLAS_A5                                                                                                                                      ; NWire_rcv:p_ser|d0                                                                                                           ; PHY_CLK125   ;
; N/A   ; None         ; 0.568 ns   ; ATLAS_A3                                                                                                                                      ; NWire_rcv:m_ver3|d0                                                                                                          ; PHY_CLK125   ;
; N/A   ; None         ; 0.549 ns   ; ATLAS_A4                                                                                                                                      ; NWire_rcv:m_ver2|d0                                                                                                          ; PHY_CLK125   ;
; N/A   ; None         ; 0.359 ns   ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DATA0 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[0] ; PHY_CLK125   ;
; N/A   ; None         ; 0.190 ns   ; ATLAS_A2                                                                                                                                      ; NWire_rcv:m_ver4|d0                                                                                                          ; PHY_CLK125   ;
; N/A   ; None         ; -0.018 ns  ; ATLAS_A6                                                                                                                                      ; NWire_rcv:m_ser|d0                                                                                                           ; PHY_CLK125   ;
; N/A   ; None         ; -0.023 ns  ; ATLAS_C15                                                                                                                                     ; debounce:de_PTT|pb_history[0]                                                                                                ; PHY_CLK125   ;
; N/A   ; None         ; -0.082 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|LED                                                                                                     ; PHY_CLK125   ;
; N/A   ; None         ; -0.082 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[17]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.082 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[19]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.082 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[16]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.082 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[18]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.082 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[23]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.082 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[21]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.082 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[22]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.082 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[20]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.082 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[15]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.082 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[12]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.082 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[14]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.082 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[13]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.093 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[6]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; -0.093 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[4]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; -0.093 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[7]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; -0.093 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[5]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; -0.093 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[1]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; -0.093 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[0]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; -0.093 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[3]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; -0.093 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[2]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; -0.093 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[9]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; -0.093 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[10]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.093 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[11]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.093 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[8]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; -0.670 ns  ; ATLAS_C22                                                                                                                                     ; cdc_sync:cdc_c22|q1[0]                                                                                                       ; PHY_CLK125   ;
; N/A   ; None         ; -0.736 ns  ; ATLAS_C23                                                                                                                                     ; cdc_sync:cdc_c23|q1[0]                                                                                                       ; PHY_CLK125   ;
; N/A   ; None         ; -1.106 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[4]                                                                                                   ; PHY_CLK125   ;
; N/A   ; None         ; -1.106 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[6]                                                                                                   ; PHY_CLK125   ;
; N/A   ; None         ; -1.106 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[5]                                                                                                   ; PHY_CLK125   ;
; N/A   ; None         ; -1.106 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[0]                                                                                                   ; PHY_CLK125   ;
; N/A   ; None         ; -1.106 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[3]                                                                                                   ; PHY_CLK125   ;
; N/A   ; None         ; -1.106 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[2]                                                                                                   ; PHY_CLK125   ;
; N/A   ; None         ; -1.106 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[1]                                                                                                   ; PHY_CLK125   ;
; N/A   ; None         ; -1.170 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|address[0]                                                                                                    ; PHY_CLK125   ;
; N/A   ; None         ; -1.170 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|address[1]                                                                                                    ; PHY_CLK125   ;
; N/A   ; None         ; -1.170 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|address[2]                                                                                                    ; PHY_CLK125   ;
; N/A   ; None         ; -2.061 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|MDIO                                                                                                          ; PHY_CLK125   ;
; N/A   ; None         ; -2.593 ns  ; IN1                                                                                                                                           ; debounce:de_dot|pb_history[0]                                                                                                ; PHY_CLK125   ;
; N/A   ; None         ; -2.837 ns  ; IN2                                                                                                                                           ; debounce:de_PTT|pb_history[0]                                                                                                ; PHY_CLK125   ;
; N/A   ; None         ; -2.912 ns  ; IN0                                                                                                                                           ; debounce:de_dash|pb_history[0]                                                                                               ; PHY_CLK125   ;
; N/A   ; None         ; -2.971 ns  ; PHY_MDIO                                                                                                                                      ; MDIO:MDIO_inst|temp_reg_data[0]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; -3.558 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[4]                                                                                                 ; PHY_CLK125   ;
; N/A   ; None         ; -3.558 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[3]                                                                                                 ; PHY_CLK125   ;
; N/A   ; None         ; -3.558 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[0]                                                                                                 ; PHY_CLK125   ;
; N/A   ; None         ; -3.558 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[2]                                                                                                 ; PHY_CLK125   ;
; N/A   ; None         ; -3.558 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[1]                                                                                                 ; PHY_CLK125   ;
; N/A   ; None         ; -3.828 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|write[0]                                                                                                      ; PHY_CLK125   ;
; N/A   ; None         ; -4.648 ns  ; CONFIG                                                                                                                                        ; EEPROM:EEPROM_inst|This_MAC[0]                                                                                               ; PHY_CLK125   ;
; N/A   ; None         ; -4.997 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|write_done                                                                                                    ; PHY_CLK125   ;
; N/A   ; None         ; -5.298 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|REG_data[0][9]                                                                                                ; PHY_CLK125   ;
; N/A   ; None         ; -5.321 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|previous_speed                                                                                                ; PHY_CLK125   ;
; N/A   ; None         ; -5.756 ns  ; CONFIG                                                                                                                                        ; EEPROM:EEPROM_inst|This_IP[0]                                                                                                ; PHY_CLK125   ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                                                                                 ; To                                                                                                                                           ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------+
; N/A   ; None         ; 22.626 ns  ; MDIO:MDIO_inst|read[0]                                                                                                                                                               ; PHY_MDC                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 22.184 ns  ; MDIO:MDIO_inst|read[2]                                                                                                                                                               ; PHY_MDC                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 22.069 ns  ; MDIO:MDIO_inst|read[1]                                                                                                                                                               ; PHY_MDC                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 21.885 ns  ; MDIO:MDIO_inst|write[3]                                                                                                                                                              ; PHY_MDC                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 21.650 ns  ; MDIO:MDIO_inst|write[2]                                                                                                                                                              ; PHY_MDC                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 21.457 ns  ; MDIO:MDIO_inst|write[1]                                                                                                                                                              ; PHY_MDC                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 21.141 ns  ; MDIO:MDIO_inst|write[0]                                                                                                                                                              ; PHY_MDC                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 17.672 ns  ; MDIO:MDIO_inst|write[3]                                                                                                                                                              ; PHY_MDIO                                                                                                                                     ; PHY_CLK125 ;
; N/A   ; None         ; 17.437 ns  ; MDIO:MDIO_inst|write[2]                                                                                                                                                              ; PHY_MDIO                                                                                                                                     ; PHY_CLK125 ;
; N/A   ; None         ; 17.244 ns  ; MDIO:MDIO_inst|write[1]                                                                                                                                                              ; PHY_MDIO                                                                                                                                     ; PHY_CLK125 ;
; N/A   ; None         ; 17.137 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ;
; N/A   ; None         ; 16.928 ns  ; MDIO:MDIO_inst|write[0]                                                                                                                                                              ; PHY_MDIO                                                                                                                                     ; PHY_CLK125 ;
; N/A   ; None         ; 16.765 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ;
; N/A   ; None         ; 16.619 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[7]                                                       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ;
; N/A   ; None         ; 16.102 ns  ; EEPROM:EEPROM_inst|SI                                                                                                                                                                ; SI                                                                                                                                           ; PHY_CLK125 ;
; N/A   ; None         ; 16.048 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|stage4_reg                                                               ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ;
; N/A   ; None         ; 15.975 ns  ; MDIO:MDIO_inst|read[0]                                                                                                                                                               ; PHY_MDIO                                                                                                                                     ; PHY_CLK125 ;
; N/A   ; None         ; 15.950 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[7]                                                       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ;
; N/A   ; None         ; 15.833 ns  ; MDIO:MDIO_inst|read[1]                                                                                                                                                               ; PHY_MDIO                                                                                                                                     ; PHY_CLK125 ;
; N/A   ; None         ; 15.645 ns  ; MDIO:MDIO_inst|read[2]                                                                                                                                                               ; PHY_MDIO                                                                                                                                     ; PHY_CLK125 ;
; N/A   ; None         ; 15.635 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|add_msb_reg                                                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ;
; N/A   ; None         ; 15.612 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|stage2_reg                                                               ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ;
; N/A   ; None         ; 15.577 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_reg                                                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ;
; N/A   ; None         ; 15.455 ns  ; MDIO:MDIO_inst|MDIO2                                                                                                                                                                 ; PHY_MDIO                                                                                                                                     ; PHY_CLK125 ;
; N/A   ; None         ; 14.838 ns  ; PHY_MDIO_clk                                                                                                                                                                         ; PHY_MDC                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 14.738 ns  ; EEPROM:EEPROM_inst|CS                                                                                                                                                                ; NODE_ADDR_CS                                                                                                                                 ; PHY_CLK125 ;
; N/A   ; None         ; 14.498 ns  ; MDIO:MDIO_inst|MDIO                                                                                                                                                                  ; PHY_MDIO                                                                                                                                     ; PHY_CLK125 ;
; N/A   ; None         ; 14.478 ns  ; EEPROM:EEPROM_inst|SCK                                                                                                                                                               ; SCK                                                                                                                                          ; PHY_CLK125 ;
; N/A   ; None         ; 14.162 ns  ; Led_control:Control_LED0|LED                                                                                                                                                         ; RAM_A0                                                                                                                                       ; PHY_CLK125 ;
; N/A   ; None         ; 14.061 ns  ; I2C_Master:I2C_Master_inst|SCL_I                                                                                                                                                     ; ATLAS_A20                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 13.089 ns  ; NWire_xmit:ser_no|NW_state.NW_DATA_Q1                                                                                                                                                ; ATLAS_C18                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 12.900 ns  ; NWire_xmit:ser_no|id[0]                                                                                                                                                              ; ATLAS_C18                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 12.762 ns  ; NWire_xmit:ser_no|NW_state.NW_DATA_Q23                                                                                                                                               ; ATLAS_C18                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 12.688 ns  ; Led_flash:Flash_LED9|LED                                                                                                                                                             ; RAM_A11                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 12.327 ns  ; Led_flash:Flash_LED10|LED                                                                                                                                                            ; RAM_A12                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 11.993 ns  ; Led_control:Control_LED1|LED                                                                                                                                                         ; RAM_A6                                                                                                                                       ; PHY_CLK125 ;
; N/A   ; None         ; 11.982 ns  ; NWire_xmit:CCxmit|id[0]                                                                                                                                                              ; ATLAS_C20                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 11.888 ns  ; I2C_Master:I2C_Master_inst|SDA_I                                                                                                                                                     ; ATLAS_A21                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 11.816 ns  ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q1                                                                                                                                                ; ATLAS_C20                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 11.784 ns  ; Led_flash:Flash_LED3|LED                                                                                                                                                             ; RAM_A3                                                                                                                                       ; PHY_CLK125 ;
; N/A   ; None         ; 11.751 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|ncs_reg                                                                  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SCE  ; PHY_CLK125 ;
; N/A   ; None         ; 11.613 ns  ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q23                                                                                                                                               ; ATLAS_C20                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 11.553 ns  ; ASMI_interface:ASMI_int_inst|NCONFIG                                                                                                                                                 ; NCONFIG                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 11.535 ns  ; Led_flash:Flash_LED4|LED                                                                                                                                                             ; RAM_A4                                                                                                                                       ; PHY_CLK125 ;
; N/A   ; None         ; 11.335 ns  ; Led_flash:Flash_LED2|LED                                                                                                                                                             ; RAM_A2                                                                                                                                       ; PHY_CLK125 ;
; N/A   ; None         ; 11.045 ns  ; Led_flash:Flash_LED1|LED                                                                                                                                                             ; RAM_A1                                                                                                                                       ; PHY_CLK125 ;
; N/A   ; None         ; 10.891 ns  ; NWire_rcv:SPD|DIFF_CLK.xr2                                                                                                                                                           ; ATLAS_C21                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 10.792 ns  ; Led_flash:Flash_LED8|LED                                                                                                                                                             ; RAM_A10                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 10.345 ns  ; Tx_MAC:Tx_MAC_inst|TD[1]                                                                                                                                                             ; PHY_TX[1]                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 10.332 ns  ; Tx_MAC:Tx_MAC_inst|TD[2]                                                                                                                                                             ; PHY_TX[2]                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 10.284 ns  ; Tx_MAC:Tx_MAC_inst|TD[3]                                                                                                                                                             ; PHY_TX[3]                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 10.110 ns  ; Tx_MAC:Tx_MAC_inst|TD[0]                                                                                                                                                             ; PHY_TX[0]                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 9.979 ns   ; Led_flash:Flash_LED11|LED                                                                                                                                                            ; RAM_A13                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 9.873 ns   ; Led_flash:Flash_LED7|LED                                                                                                                                                             ; RAM_A7                                                                                                                                       ; PHY_CLK125 ;
; N/A   ; None         ; 9.545 ns   ; Tx_MAC:Tx_MAC_inst|Tx_CTL                                                                                                                                                            ; PHY_TX_EN                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 9.428 ns   ; Led_flash:Flash_LED5|LED                                                                                                                                                             ; RAM_A5                                                                                                                                       ; PHY_CLK125 ;
; N/A   ; None         ; 9.398 ns   ; NWire_xmit:P_IQPWM|id[0]                                                                                                                                                             ; ATLAS_C19                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 9.385 ns   ; NWire_xmit:M_LRAudio|id[0]                                                                                                                                                           ; ATLAS_C24                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 8.884 ns   ; NWire_xmit:P_IQPWM|NW_state.NW_DATA_Q1                                                                                                                                               ; ATLAS_C19                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 8.865 ns   ; NWire_xmit:P_IQPWM|NW_state.NW_DATA_Q23                                                                                                                                              ; ATLAS_C19                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 8.554 ns   ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q1                                                                                                                                             ; ATLAS_C24                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 8.526 ns   ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q23                                                                                                                                            ; ATLAS_C24                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 8.209 ns   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]                                                                                        ; PHY_TX_CLOCK                                                                                                                                 ; PHY_CLK125 ;
; N/A   ; None         ; 8.182 ns   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]                                                                                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DCLK ; PHY_CLK125 ;
; N/A   ; None         ; 7.505 ns   ; HB_counter[25]                                                                                                                                                                       ; HEART_BEAT                                                                                                                                   ; PHY_CLK125 ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                                                    ;
+---------------+-------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
; Minimum Slack ; Required th ; Actual th ; From                                                                                                                                          ; To                                                                                                                           ; To Clock     ;
+---------------+-------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
; N/A           ; None        ; 5.947 ns  ; CONFIG                                                                                                                                        ; EEPROM:EEPROM_inst|This_IP[0]                                                                                                ; PHY_CLK125   ;
; N/A           ; None        ; 5.512 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|previous_speed                                                                                                ; PHY_CLK125   ;
; N/A           ; None        ; 5.489 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|REG_data[0][9]                                                                                                ; PHY_CLK125   ;
; N/A           ; None        ; 5.188 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|write_done                                                                                                    ; PHY_CLK125   ;
; N/A           ; None        ; 4.839 ns  ; CONFIG                                                                                                                                        ; EEPROM:EEPROM_inst|This_MAC[0]                                                                                               ; PHY_CLK125   ;
; N/A           ; None        ; 4.019 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|write[0]                                                                                                      ; PHY_CLK125   ;
; N/A           ; None        ; 3.749 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[4]                                                                                                 ; PHY_CLK125   ;
; N/A           ; None        ; 3.749 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[3]                                                                                                 ; PHY_CLK125   ;
; N/A           ; None        ; 3.749 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[0]                                                                                                 ; PHY_CLK125   ;
; N/A           ; None        ; 3.749 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[2]                                                                                                 ; PHY_CLK125   ;
; N/A           ; None        ; 3.749 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[1]                                                                                                 ; PHY_CLK125   ;
; N/A           ; None        ; 3.162 ns  ; PHY_MDIO                                                                                                                                      ; MDIO:MDIO_inst|temp_reg_data[0]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 3.103 ns  ; IN0                                                                                                                                           ; debounce:de_dash|pb_history[0]                                                                                               ; PHY_CLK125   ;
; N/A           ; None        ; 3.028 ns  ; IN2                                                                                                                                           ; debounce:de_PTT|pb_history[0]                                                                                                ; PHY_CLK125   ;
; N/A           ; None        ; 2.784 ns  ; IN1                                                                                                                                           ; debounce:de_dot|pb_history[0]                                                                                                ; PHY_CLK125   ;
; N/A           ; None        ; 2.252 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|MDIO                                                                                                          ; PHY_CLK125   ;
; N/A           ; None        ; 1.361 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|address[0]                                                                                                    ; PHY_CLK125   ;
; N/A           ; None        ; 1.361 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|address[1]                                                                                                    ; PHY_CLK125   ;
; N/A           ; None        ; 1.361 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|address[2]                                                                                                    ; PHY_CLK125   ;
; N/A           ; None        ; 1.297 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[4]                                                                                                   ; PHY_CLK125   ;
; N/A           ; None        ; 1.297 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[6]                                                                                                   ; PHY_CLK125   ;
; N/A           ; None        ; 1.297 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[5]                                                                                                   ; PHY_CLK125   ;
; N/A           ; None        ; 1.297 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[0]                                                                                                   ; PHY_CLK125   ;
; N/A           ; None        ; 1.297 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[3]                                                                                                   ; PHY_CLK125   ;
; N/A           ; None        ; 1.297 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[2]                                                                                                   ; PHY_CLK125   ;
; N/A           ; None        ; 1.297 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[1]                                                                                                   ; PHY_CLK125   ;
; N/A           ; None        ; 0.927 ns  ; ATLAS_C23                                                                                                                                     ; cdc_sync:cdc_c23|q1[0]                                                                                                       ; PHY_CLK125   ;
; N/A           ; None        ; 0.861 ns  ; ATLAS_C22                                                                                                                                     ; cdc_sync:cdc_c22|q1[0]                                                                                                       ; PHY_CLK125   ;
; N/A           ; None        ; 0.284 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[6]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.284 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[4]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.284 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[7]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.284 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[5]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.284 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[1]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.284 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[0]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.284 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[3]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.284 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[2]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.284 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[9]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.284 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[10]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.284 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[11]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.284 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[8]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.273 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|LED                                                                                                     ; PHY_CLK125   ;
; N/A           ; None        ; 0.273 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[17]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.273 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[19]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.273 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[16]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.273 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[18]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.273 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[23]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.273 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[21]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.273 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[22]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.273 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[20]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.273 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[15]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.273 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[12]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.273 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[14]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.273 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[13]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.214 ns  ; ATLAS_C15                                                                                                                                     ; debounce:de_PTT|pb_history[0]                                                                                                ; PHY_CLK125   ;
; N/A           ; None        ; 0.209 ns  ; ATLAS_A6                                                                                                                                      ; NWire_rcv:m_ser|d0                                                                                                           ; PHY_CLK125   ;
; N/A           ; None        ; 0.001 ns  ; ATLAS_A2                                                                                                                                      ; NWire_rcv:m_ver4|d0                                                                                                          ; PHY_CLK125   ;
; N/A           ; None        ; -0.168 ns ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DATA0 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[0] ; PHY_CLK125   ;
; N/A           ; None        ; -0.358 ns ; ATLAS_A4                                                                                                                                      ; NWire_rcv:m_ver2|d0                                                                                                          ; PHY_CLK125   ;
; N/A           ; None        ; -0.377 ns ; ATLAS_A3                                                                                                                                      ; NWire_rcv:m_ver3|d0                                                                                                          ; PHY_CLK125   ;
; N/A           ; None        ; -0.392 ns ; ATLAS_A5                                                                                                                                      ; NWire_rcv:p_ser|d0                                                                                                           ; PHY_CLK125   ;
; N/A           ; None        ; -1.871 ns ; PHY_RX[1]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[1]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -1.874 ns ; PHY_RX[1]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[5]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -1.941 ns ; PHY_RX[3]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[7]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -1.941 ns ; PHY_RX[3]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[3]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -2.071 ns ; PHY_RX[2]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[2]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -2.072 ns ; PHY_RX[2]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[6]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -2.199 ns ; PHY_RX[0]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[4]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -2.203 ns ; PHY_RX[0]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[0]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -2.764 ns ; ATLAS_A10                                                                                                                                     ; NWire_rcv:MDC[0].M_IQ|d0                                                                                                     ; PHY_CLK125   ;
; N/A           ; None        ; -2.827 ns ; ATLAS_A8                                                                                                                                      ; NWire_rcv:MDC[2].M_IQ|d0                                                                                                     ; PHY_CLK125   ;
; N/A           ; None        ; -2.851 ns ; ATLAS_A9                                                                                                                                      ; NWire_rcv:MDC[1].M_IQ|d0                                                                                                     ; PHY_CLK125   ;
; N/A           ; None        ; -2.945 ns ; ATLAS_A11                                                                                                                                     ; NWire_rcv:P_MIC|d0                                                                                                           ; PHY_CLK125   ;
; N/A           ; None        ; -3.007 ns ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                            ; PHY_RX_CLOCK ;
; N/A           ; None        ; -3.048 ns ; ATLAS_A7                                                                                                                                      ; NWire_rcv:MDC[3].M_IQ|d0                                                                                                     ; PHY_CLK125   ;
; N/A           ; None        ; -3.335 ns ; ATLAS_A12                                                                                                                                     ; NWire_rcv:SPD|d0                                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; -4.960 ns ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[2]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -4.960 ns ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[0]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -4.960 ns ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[1]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -4.960 ns ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[3]                                                                                               ; PHY_RX_CLOCK ;
+---------------+-------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin                              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+----------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; ATLAS_C18                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ATLAS_A20                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ATLAS_A21                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ATLAS_C19                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ATLAS_C20                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ATLAS_C21                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ATLAS_C24                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A0                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A1                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A2                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A3                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A4                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A5                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A6                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A7                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A8                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A9                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A10                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A11                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A12                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A13                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEART_BEAT                       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_TX[0]                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_TX[1]                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_TX[2]                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_TX[3]                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_TX_CLOCK                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_TX_EN                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_MDC                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_RESET_N                      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SCK                              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SI                               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; NODE_ADDR_CS                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; NCONFIG                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; cycloneii_asmiblock2~ALTERA_DCLK ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; cycloneii_asmiblock2~ALTERA_SCE  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; cycloneii_asmiblock2~ALTERA_SDO  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_MDIO                         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+----------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+--------------------------------------------------------------------------------------+
; Input Transition Times                                                               ;
+-----------------------------------+--------------+-----------------+-----------------+
; Pin                               ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------------------------------+--------------+-----------------+-----------------+
; PHY_INT_N                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK_25MHZ                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_MDIO                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_CLK125                        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_DV                            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MODE2                             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_RX_CLOCK                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CONFIG                            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cycloneii_asmiblock2~ALTERA_DATA0 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_RX[0]                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_RX[2]                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_RX[1]                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_RX[3]                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_C23                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_C22                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_C15                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN2                               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN0                               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN1                               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A12                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A3                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A6                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A5                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A4                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A2                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A9                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A8                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A10                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A7                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A11                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-----------------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ATLAS_C18                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; ATLAS_A20                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.33 V              ; -0.00205 V          ; 0.092 V                              ; 0.051 V                              ; 3.98e-009 s                 ; 3.76e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.33 V             ; -0.00205 V         ; 0.092 V                             ; 0.051 V                             ; 3.98e-009 s                ; 3.76e-009 s                ; Yes                       ; Yes                       ;
; ATLAS_A21                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00569 V          ; 0.066 V                              ; 0.016 V                              ; 6.89e-010 s                 ; 6.77e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00569 V         ; 0.066 V                             ; 0.016 V                             ; 6.89e-010 s                ; 6.77e-010 s                ; Yes                       ; Yes                       ;
; ATLAS_C19                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00569 V          ; 0.066 V                              ; 0.016 V                              ; 6.89e-010 s                 ; 6.77e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00569 V         ; 0.066 V                             ; 0.016 V                             ; 6.89e-010 s                ; 6.77e-010 s                ; Yes                       ; Yes                       ;
; ATLAS_C20                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00569 V          ; 0.066 V                              ; 0.016 V                              ; 6.89e-010 s                 ; 6.77e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00569 V         ; 0.066 V                             ; 0.016 V                             ; 6.89e-010 s                ; 6.77e-010 s                ; Yes                       ; Yes                       ;
; ATLAS_C21                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00569 V          ; 0.066 V                              ; 0.016 V                              ; 6.89e-010 s                 ; 6.77e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00569 V         ; 0.066 V                             ; 0.016 V                             ; 6.89e-010 s                ; 6.77e-010 s                ; Yes                       ; Yes                       ;
; ATLAS_C24                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00494 V          ; 0.078 V                              ; 0.02 V                               ; 9.09e-010 s                 ; 8.86e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00494 V         ; 0.078 V                             ; 0.02 V                              ; 9.09e-010 s                ; 8.86e-010 s                ; Yes                       ; Yes                       ;
; RAM_A0                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; RAM_A1                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; RAM_A2                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; RAM_A3                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; RAM_A4                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; RAM_A5                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; RAM_A6                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; RAM_A7                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; RAM_A8                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; RAM_A9                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; RAM_A10                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00494 V          ; 0.078 V                              ; 0.02 V                               ; 9.09e-010 s                 ; 8.86e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00494 V         ; 0.078 V                             ; 0.02 V                              ; 9.09e-010 s                ; 8.86e-010 s                ; Yes                       ; Yes                       ;
; RAM_A11                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.33 V              ; -0.00205 V          ; 0.092 V                              ; 0.051 V                              ; 3.98e-009 s                 ; 3.76e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.33 V             ; -0.00205 V         ; 0.092 V                             ; 0.051 V                             ; 3.98e-009 s                ; 3.76e-009 s                ; Yes                       ; Yes                       ;
; RAM_A12                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00494 V          ; 0.078 V                              ; 0.02 V                               ; 9.09e-010 s                 ; 8.86e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00494 V         ; 0.078 V                             ; 0.02 V                              ; 9.09e-010 s                ; 8.86e-010 s                ; Yes                       ; Yes                       ;
; RAM_A13                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00494 V          ; 0.078 V                              ; 0.02 V                               ; 9.09e-010 s                 ; 8.86e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00494 V         ; 0.078 V                             ; 0.02 V                              ; 9.09e-010 s                ; 8.86e-010 s                ; Yes                       ; Yes                       ;
; HEART_BEAT                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00494 V          ; 0.078 V                              ; 0.02 V                               ; 9.09e-010 s                 ; 8.86e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00494 V         ; 0.078 V                             ; 0.02 V                              ; 9.09e-010 s                ; 8.86e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX[0]                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX[1]                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX[2]                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX[3]                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX_CLOCK                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX_EN                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; PHY_MDC                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; PHY_RESET_N                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00494 V          ; 0.078 V                              ; 0.02 V                               ; 9.09e-010 s                 ; 8.86e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00494 V         ; 0.078 V                             ; 0.02 V                              ; 9.09e-010 s                ; 8.86e-010 s                ; Yes                       ; Yes                       ;
; SCK                              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; SI                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; NODE_ADDR_CS                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; NCONFIG                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; cycloneii_asmiblock2~ALTERA_DCLK ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-007 V                  ; 2.34 V              ; -0.00834 V          ; 0.106 V                              ; 0.015 V                              ; 6.53e-010 s                 ; 5.54e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-007 V                 ; 2.34 V             ; -0.00834 V         ; 0.106 V                             ; 0.015 V                             ; 6.53e-010 s                ; 5.54e-010 s                ; Yes                       ; Yes                       ;
; cycloneii_asmiblock2~ALTERA_SCE  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.64e-007 V                  ; 2.34 V              ; -0.00313 V          ; 0.188 V                              ; 0.034 V                              ; 1.58e-009 s                 ; 1.58e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.64e-007 V                 ; 2.34 V             ; -0.00313 V         ; 0.188 V                             ; 0.034 V                             ; 1.58e-009 s                ; 1.58e-009 s                ; Yes                       ; Yes                       ;
; cycloneii_asmiblock2~ALTERA_SDO  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.64e-007 V                  ; 2.34 V              ; -0.00313 V          ; 0.188 V                              ; 0.034 V                              ; 1.58e-009 s                 ; 1.58e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.64e-007 V                 ; 2.34 V             ; -0.00313 V         ; 0.188 V                             ; 0.034 V                             ; 1.58e-009 s                ; 1.58e-009 s                ; Yes                       ; Yes                       ;
; PHY_MDIO                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-007 V                  ; 2.34 V              ; -0.0034 V           ; 0.118 V                              ; 0.019 V                              ; 8.67e-010 s                 ; 1.08e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-007 V                 ; 2.34 V             ; -0.0034 V          ; 0.118 V                             ; 0.019 V                             ; 8.67e-010 s                ; 1.08e-009 s                ; Yes                       ; Yes                       ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ATLAS_C18     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; ATLAS_A20     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-009 s                 ; 2.37e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-009 s                ; 2.37e-009 s                ; No                        ; Yes                       ;
; ATLAS_A21     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.72 V              ; -0.0402 V           ; 0.163 V                              ; 0.079 V                              ; 4.51e-010 s                 ; 4.33e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.72 V             ; -0.0402 V          ; 0.163 V                             ; 0.079 V                             ; 4.51e-010 s                ; 4.33e-010 s                ; No                        ; Yes                       ;
; ATLAS_C19     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.72 V              ; -0.0402 V           ; 0.163 V                              ; 0.079 V                              ; 4.51e-010 s                 ; 4.33e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.72 V             ; -0.0402 V          ; 0.163 V                             ; 0.079 V                             ; 4.51e-010 s                ; 4.33e-010 s                ; No                        ; Yes                       ;
; ATLAS_C20     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.72 V              ; -0.0402 V           ; 0.163 V                              ; 0.079 V                              ; 4.51e-010 s                 ; 4.33e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.72 V             ; -0.0402 V          ; 0.163 V                             ; 0.079 V                             ; 4.51e-010 s                ; 4.33e-010 s                ; No                        ; Yes                       ;
; ATLAS_C21     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.72 V              ; -0.0402 V           ; 0.163 V                              ; 0.079 V                              ; 4.51e-010 s                 ; 4.33e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.72 V             ; -0.0402 V          ; 0.163 V                             ; 0.079 V                             ; 4.51e-010 s                ; 4.33e-010 s                ; No                        ; Yes                       ;
; ATLAS_C24     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; RAM_A0        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; RAM_A1        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; RAM_A2        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; RAM_A3        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; RAM_A4        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; RAM_A5        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; RAM_A6        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; RAM_A7        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; RAM_A8        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; RAM_A9        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; RAM_A10       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; RAM_A11       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-009 s                 ; 2.37e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-009 s                ; 2.37e-009 s                ; No                        ; Yes                       ;
; RAM_A12       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; RAM_A13       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; HEART_BEAT    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; PHY_TX[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX_CLOCK  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX_EN     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; PHY_MDC       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; PHY_RESET_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; SCK           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SI            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; NODE_ADDR_CS  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; NCONFIG       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; PHY_MDIO      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-008 V                  ; 2.7 V               ; -0.0208 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-010 s                 ; 6.71e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-008 V                 ; 2.7 V              ; -0.0208 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-010 s                ; 6.71e-010 s                ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat May 14 10:21:52 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Metis -c Metis --timing_analysis_only
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "PHY_RX_CLOCK" is an undefined clock
Warning: PLL "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" input frequency requirement of 48.0 MHz overrides default required fmax of 25.0 MHz -- Slack information will be reported
Warning: PLL "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" input frequency requirement of 12.5 MHz overrides default required fmax of 25.0 MHz -- Slack information will be reported
Warning: PLL "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" input frequency requirement of 0.8 MHz overrides default required fmax of 25.0 MHz -- Slack information will be reported
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Rx_MAC:Rx_MAC_inst|PHY_100T_state" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is -3.911 ns for clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" between source register "reset" and destination register "NWire_rcv:m_ver2|DB_LEN[2][14]"
    Info: + Largest register to register requirement is 0.580 ns
        Info: + Setup relationship between source and destination is 0.833 ns
            Info: + Latch edge is 1.535 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" is 20.833 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.702 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" is 80.000 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.013 ns
            Info: + Shortest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" to destination register is 4.383 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G8; Fanout = 2529; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(1.330 ns) + CELL(0.680 ns) = 4.383 ns; Loc. = FF_X27_Y29_N13; Fanout = 5; REG Node = 'NWire_rcv:m_ver2|DB_LEN[2][14]'
                Info: Total cell delay = 0.680 ns ( 15.51 % )
                Info: Total interconnect delay = 3.703 ns ( 84.49 % )
            Info: - Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" to source register is 4.396 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G7; Fanout = 677; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]~clkctrl'
                Info: 3: + IC(1.343 ns) + CELL(0.680 ns) = 4.396 ns; Loc. = FF_X25_Y12_N1; Fanout = 1199; REG Node = 'reset'
                Info: Total cell delay = 0.680 ns ( 15.47 % )
                Info: Total interconnect delay = 3.716 ns ( 84.53 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.021 ns
    Info: - Longest register to register delay is 4.491 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X25_Y12_N1; Fanout = 1199; REG Node = 'reset'
        Info: 2: + IC(0.399 ns) + CELL(0.177 ns) = 0.576 ns; Loc. = LCCOMB_X25_Y12_N6; Fanout = 406; COMB Node = 'IF_rst~0'
        Info: 3: + IC(1.727 ns) + CELL(0.177 ns) = 2.480 ns; Loc. = LCCOMB_X28_Y30_N6; Fanout = 72; COMB Node = 'NWire_rcv:m_ver2|DB_LEN[1][8]~1'
        Info: 4: + IC(1.216 ns) + CELL(0.795 ns) = 4.491 ns; Loc. = FF_X27_Y29_N13; Fanout = 5; REG Node = 'NWire_rcv:m_ver2|DB_LEN[2][14]'
        Info: Total cell delay = 1.149 ns ( 25.58 % )
        Info: Total interconnect delay = 3.342 ns ( 74.42 % )
Warning: Can't achieve timing requirement Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]' along 1221 path(s). See Report window for details.
Info: Slack time is 10.338 ns for clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" between source register "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]" and destination register "ASMI_interface:ASMI_int_inst|address[23]"
    Info: Fmax is 51.75 MHz (period= 19.324 ns)
    Info: + Largest register to register requirement is 19.749 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 21.535 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" is 40.000 ns with inverted offset of 21.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 1.535 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" is 40.000 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.011 ns
            Info: + Shortest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" to destination register is 4.402 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G6; Fanout = 369; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
                Info: 3: + IC(1.349 ns) + CELL(0.680 ns) = 4.402 ns; Loc. = FF_X66_Y29_N15; Fanout = 4; REG Node = 'ASMI_interface:ASMI_int_inst|address[23]'
                Info: Total cell delay = 0.680 ns ( 15.45 % )
                Info: Total interconnect delay = 3.722 ns ( 84.55 % )
            Info: - Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" to source register is 4.413 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G6; Fanout = 369; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
                Info: 3: + IC(1.360 ns) + CELL(0.680 ns) = 4.413 ns; Loc. = FF_X63_Y23_N11; Fanout = 2; REG Node = 'EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]'
                Info: Total cell delay = 0.680 ns ( 15.41 % )
                Info: Total interconnect delay = 3.733 ns ( 84.59 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.021 ns
    Info: - Longest register to register delay is 9.411 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X63_Y23_N11; Fanout = 2; REG Node = 'EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]'
        Info: 2: + IC(0.601 ns) + CELL(0.552 ns) = 1.153 ns; Loc. = LCCOMB_X64_Y23_N4; Fanout = 2; COMB Node = 'EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|op_1~1'
        Info: 3: + IC(0.000 ns) + CELL(0.073 ns) = 1.226 ns; Loc. = LCCOMB_X64_Y23_N6; Fanout = 2; COMB Node = 'EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|op_1~3'
        Info: 4: + IC(0.000 ns) + CELL(0.073 ns) = 1.299 ns; Loc. = LCCOMB_X64_Y23_N8; Fanout = 2; COMB Node = 'EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|op_1~5'
        Info: 5: + IC(0.000 ns) + CELL(0.073 ns) = 1.372 ns; Loc. = LCCOMB_X64_Y23_N10; Fanout = 2; COMB Node = 'EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|op_1~7'
        Info: 6: + IC(0.000 ns) + CELL(0.073 ns) = 1.445 ns; Loc. = LCCOMB_X64_Y23_N12; Fanout = 2; COMB Node = 'EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|op_1~9'
        Info: 7: + IC(0.000 ns) + CELL(0.073 ns) = 1.518 ns; Loc. = LCCOMB_X64_Y23_N14; Fanout = 2; COMB Node = 'EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|op_1~11'
        Info: 8: + IC(0.000 ns) + CELL(0.073 ns) = 1.591 ns; Loc. = LCCOMB_X64_Y23_N16; Fanout = 2; COMB Node = 'EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|op_1~13'
        Info: 9: + IC(0.000 ns) + CELL(0.607 ns) = 2.198 ns; Loc. = LCCOMB_X64_Y23_N18; Fanout = 1; COMB Node = 'EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|op_1~14'
        Info: 10: + IC(0.486 ns) + CELL(0.398 ns) = 3.082 ns; Loc. = LCCOMB_X64_Y23_N26; Fanout = 1; COMB Node = 'ASMI_interface:ASMI_int_inst|LessThan0~1'
        Info: 11: + IC(0.310 ns) + CELL(0.472 ns) = 3.864 ns; Loc. = LCCOMB_X64_Y23_N28; Fanout = 4; COMB Node = 'ASMI_interface:ASMI_int_inst|LessThan0~2'
        Info: 12: + IC(0.813 ns) + CELL(0.177 ns) = 4.854 ns; Loc. = LCCOMB_X64_Y25_N18; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|always0~0'
        Info: 13: + IC(0.857 ns) + CELL(0.552 ns) = 6.263 ns; Loc. = LCCOMB_X65_Y29_N0; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~1'
        Info: 14: + IC(0.000 ns) + CELL(0.073 ns) = 6.336 ns; Loc. = LCCOMB_X65_Y29_N2; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~4'
        Info: 15: + IC(0.000 ns) + CELL(0.073 ns) = 6.409 ns; Loc. = LCCOMB_X65_Y29_N4; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~7'
        Info: 16: + IC(0.000 ns) + CELL(0.073 ns) = 6.482 ns; Loc. = LCCOMB_X65_Y29_N6; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~10'
        Info: 17: + IC(0.000 ns) + CELL(0.073 ns) = 6.555 ns; Loc. = LCCOMB_X65_Y29_N8; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~13'
        Info: 18: + IC(0.000 ns) + CELL(0.073 ns) = 6.628 ns; Loc. = LCCOMB_X65_Y29_N10; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~16'
        Info: 19: + IC(0.000 ns) + CELL(0.073 ns) = 6.701 ns; Loc. = LCCOMB_X65_Y29_N12; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~19'
        Info: 20: + IC(0.000 ns) + CELL(0.073 ns) = 6.774 ns; Loc. = LCCOMB_X65_Y29_N14; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~22'
        Info: 21: + IC(0.000 ns) + CELL(0.073 ns) = 6.847 ns; Loc. = LCCOMB_X65_Y29_N16; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~25'
        Info: 22: + IC(0.000 ns) + CELL(0.073 ns) = 6.920 ns; Loc. = LCCOMB_X65_Y29_N18; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~28'
        Info: 23: + IC(0.000 ns) + CELL(0.073 ns) = 6.993 ns; Loc. = LCCOMB_X65_Y29_N20; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~31'
        Info: 24: + IC(0.000 ns) + CELL(0.073 ns) = 7.066 ns; Loc. = LCCOMB_X65_Y29_N22; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~34'
        Info: 25: + IC(0.000 ns) + CELL(0.073 ns) = 7.139 ns; Loc. = LCCOMB_X65_Y29_N24; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~37'
        Info: 26: + IC(0.000 ns) + CELL(0.073 ns) = 7.212 ns; Loc. = LCCOMB_X65_Y29_N26; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~40'
        Info: 27: + IC(0.000 ns) + CELL(0.073 ns) = 7.285 ns; Loc. = LCCOMB_X65_Y29_N28; Fanout = 1; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~43'
        Info: 28: + IC(0.000 ns) + CELL(0.607 ns) = 7.892 ns; Loc. = LCCOMB_X65_Y29_N30; Fanout = 1; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~45'
        Info: 29: + IC(0.434 ns) + CELL(0.177 ns) = 8.503 ns; Loc. = LCCOMB_X66_Y29_N18; Fanout = 1; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~47'
        Info: 30: + IC(0.443 ns) + CELL(0.465 ns) = 9.411 ns; Loc. = FF_X66_Y29_N15; Fanout = 4; REG Node = 'ASMI_interface:ASMI_int_inst|address[23]'
        Info: Total cell delay = 5.467 ns ( 58.09 % )
        Info: Total interconnect delay = 3.944 ns ( 41.91 % )
Info: Slack time is -728 ps for clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" between source register "EEPROM:EEPROM_inst|This_IP[16]" and destination register "Assigned_IP_valid"
    Info: + Largest register to register requirement is 2.826 ns
        Info: + Setup relationship between source and destination is 1.535 ns
            Info: + Latch edge is 1.535 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" is 80.000 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PHY_MDIO_clk" is 400.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 1.531 ns
            Info: + Shortest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" to destination register is 4.413 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G7; Fanout = 677; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]~clkctrl'
                Info: 3: + IC(1.360 ns) + CELL(0.680 ns) = 4.413 ns; Loc. = FF_X52_Y24_N21; Fanout = 63; REG Node = 'Assigned_IP_valid'
                Info: Total cell delay = 0.680 ns ( 15.41 % )
                Info: Total interconnect delay = 3.733 ns ( 84.59 % )
            Info: - Longest clock path from clock "PHY_MDIO_clk" to source register is 2.882 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X1_Y21_N11; Fanout = 3; CLK Node = 'PHY_MDIO_clk'
                Info: 2: + IC(0.855 ns) + CELL(0.000 ns) = 0.855 ns; Loc. = CLKCTRL_G1; Fanout = 183; COMB Node = 'PHY_MDIO_clk~clkctrl'
                Info: 3: + IC(1.347 ns) + CELL(0.680 ns) = 2.882 ns; Loc. = FF_X53_Y21_N3; Fanout = 4; REG Node = 'EEPROM:EEPROM_inst|This_IP[16]'
                Info: Total cell delay = 0.680 ns ( 23.59 % )
                Info: Total interconnect delay = 2.202 ns ( 76.41 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.021 ns
    Info: - Longest register to register delay is 3.554 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X53_Y21_N3; Fanout = 4; REG Node = 'EEPROM:EEPROM_inst|This_IP[16]'
        Info: 2: + IC(0.666 ns) + CELL(0.398 ns) = 1.064 ns; Loc. = LCCOMB_X53_Y21_N8; Fanout = 1; COMB Node = 'Equal2~5'
        Info: 3: + IC(0.836 ns) + CELL(0.324 ns) = 2.224 ns; Loc. = LCCOMB_X53_Y24_N8; Fanout = 1; COMB Node = 'Equal2~9'
        Info: 4: + IC(0.262 ns) + CELL(0.324 ns) = 2.810 ns; Loc. = LCCOMB_X53_Y24_N6; Fanout = 1; COMB Node = 'Assigned_IP_valid~1'
        Info: 5: + IC(0.452 ns) + CELL(0.177 ns) = 3.439 ns; Loc. = LCCOMB_X52_Y24_N20; Fanout = 1; COMB Node = 'Assigned_IP_valid~2'
        Info: 6: + IC(0.000 ns) + CELL(0.115 ns) = 3.554 ns; Loc. = FF_X52_Y24_N21; Fanout = 63; REG Node = 'Assigned_IP_valid'
        Info: Total cell delay = 1.338 ns ( 37.65 % )
        Info: Total interconnect delay = 2.216 ns ( 62.35 % )
Warning: Can't achieve timing requirement Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]' along 30 path(s). See Report window for details.
Info: Slack time is -2.631 ns for clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" between source register "IF_Line_in" and destination register "I2C_Master:I2C_Master_inst|state[1]"
    Info: + Largest register to register requirement is -0.239 ns
        Info: + Setup relationship between source and destination is 0.001 ns
            Info: + Latch edge is 0.001 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" is 1250.000 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" is 20.833 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" to destination register is 4.397 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G9; Fanout = 20; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]~clkctrl'
                Info: 3: + IC(1.344 ns) + CELL(0.680 ns) = 4.397 ns; Loc. = FF_X38_Y14_N21; Fanout = 17; REG Node = 'I2C_Master:I2C_Master_inst|state[1]'
                Info: Total cell delay = 0.680 ns ( 15.47 % )
                Info: Total interconnect delay = 3.717 ns ( 84.53 % )
            Info: - Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" to source register is 4.397 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G8; Fanout = 2529; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(1.344 ns) + CELL(0.680 ns) = 4.397 ns; Loc. = FF_X37_Y14_N9; Fanout = 4; REG Node = 'IF_Line_in'
                Info: Total cell delay = 0.680 ns ( 15.47 % )
                Info: Total interconnect delay = 3.717 ns ( 84.53 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.021 ns
    Info: - Longest register to register delay is 2.392 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X37_Y14_N9; Fanout = 4; REG Node = 'IF_Line_in'
        Info: 2: + IC(0.397 ns) + CELL(0.327 ns) = 0.724 ns; Loc. = LCCOMB_X37_Y14_N10; Fanout = 2; COMB Node = 'I2C_Master:I2C_Master_inst|setup[0]~0'
        Info: 3: + IC(0.269 ns) + CELL(0.177 ns) = 1.170 ns; Loc. = LCCOMB_X37_Y14_N12; Fanout = 3; COMB Node = 'I2C_Master:I2C_Master_inst|Selector1~0'
        Info: 4: + IC(0.281 ns) + CELL(0.177 ns) = 1.628 ns; Loc. = LCCOMB_X37_Y14_N24; Fanout = 1; COMB Node = 'I2C_Master:I2C_Master_inst|Selector2~0'
        Info: 5: + IC(0.472 ns) + CELL(0.177 ns) = 2.277 ns; Loc. = LCCOMB_X38_Y14_N20; Fanout = 1; COMB Node = 'I2C_Master:I2C_Master_inst|state[1]~feeder'
        Info: 6: + IC(0.000 ns) + CELL(0.115 ns) = 2.392 ns; Loc. = FF_X38_Y14_N21; Fanout = 17; REG Node = 'I2C_Master:I2C_Master_inst|state[1]'
        Info: Total cell delay = 0.973 ns ( 40.68 % )
        Info: Total interconnect delay = 1.419 ns ( 59.32 % )
Warning: Can't achieve timing requirement Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]' along 19 path(s). See Report window for details.
Info: Slack time is -2.084 ns for clock "PHY_CLK125" between source register "IF_Right_Data[3]" and destination register "NWire_xmit:M_LRAudio|DIFF_CLK.id0[3]"
    Info: + Largest register to register requirement is -1.266 ns
        Info: + Setup relationship between source and destination is 0.125 ns
            Info: + Latch edge is 0.166 ns
                Info: Clock period of Destination clock "PHY_CLK125" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.041 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" is 20.833 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -1.151 ns
            Info: + Shortest clock path from clock "PHY_CLK125" to destination register is 3.248 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'PHY_CLK125'
                Info: 2: + IC(0.000 ns) + CELL(1.018 ns) = 1.018 ns; Loc. = IOIBUF_X67_Y22_N1; Fanout = 5; COMB Node = 'PHY_CLK125~input'
                Info: 3: + IC(0.197 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G5; Fanout = 1391; COMB Node = 'PHY_CLK125~inputclkctrl'
                Info: 4: + IC(1.353 ns) + CELL(0.680 ns) = 3.248 ns; Loc. = FF_X19_Y15_N29; Fanout = 1; REG Node = 'NWire_xmit:M_LRAudio|DIFF_CLK.id0[3]'
                Info: Total cell delay = 1.698 ns ( 52.28 % )
                Info: Total interconnect delay = 1.550 ns ( 47.72 % )
            Info: - Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" to source register is 4.399 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G8; Fanout = 2529; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(1.346 ns) + CELL(0.680 ns) = 4.399 ns; Loc. = FF_X19_Y15_N15; Fanout = 1; REG Node = 'IF_Right_Data[3]'
                Info: Total cell delay = 0.680 ns ( 15.46 % )
                Info: Total interconnect delay = 3.719 ns ( 84.54 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.021 ns
    Info: - Longest register to register delay is 0.818 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X19_Y15_N15; Fanout = 1; REG Node = 'IF_Right_Data[3]'
        Info: 2: + IC(0.376 ns) + CELL(0.327 ns) = 0.703 ns; Loc. = LCCOMB_X19_Y15_N28; Fanout = 1; COMB Node = 'NWire_xmit:M_LRAudio|DIFF_CLK.id0[3]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.818 ns; Loc. = FF_X19_Y15_N29; Fanout = 1; REG Node = 'NWire_xmit:M_LRAudio|DIFF_CLK.id0[3]'
        Info: Total cell delay = 0.442 ns ( 54.03 % )
        Info: Total interconnect delay = 0.376 ns ( 45.97 % )
Warning: Can't achieve timing requirement Clock Setup: 'PHY_CLK125' along 154 path(s). See Report window for details.
Info: Slack time is 31.548 ns for clock "PHY_MDIO_clk" between source register "write_PHY" and destination register "MDIO:MDIO_inst|preamble[1]"
    Info: + Largest register to register requirement is 36.702 ns
        Info: + Setup relationship between source and destination is 38.465 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "PHY_MDIO_clk" is 400.000 ns with inverted offset of 200.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 1.535 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" is 80.000 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -1.523 ns
            Info: + Shortest clock path from clock "PHY_MDIO_clk" to destination register is 2.887 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X1_Y21_N11; Fanout = 3; CLK Node = 'PHY_MDIO_clk'
                Info: 2: + IC(0.855 ns) + CELL(0.000 ns) = 0.855 ns; Loc. = CLKCTRL_G1; Fanout = 183; COMB Node = 'PHY_MDIO_clk~clkctrl'
                Info: 3: + IC(1.352 ns) + CELL(0.680 ns) = 2.887 ns; Loc. = FF_X46_Y12_N13; Fanout = 3; REG Node = 'MDIO:MDIO_inst|preamble[1]'
                Info: Total cell delay = 0.680 ns ( 23.55 % )
                Info: Total interconnect delay = 2.207 ns ( 76.45 % )
            Info: - Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" to source register is 4.410 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G7; Fanout = 677; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]~clkctrl'
                Info: 3: + IC(1.357 ns) + CELL(0.680 ns) = 4.410 ns; Loc. = FF_X45_Y13_N1; Fanout = 3; REG Node = 'write_PHY'
                Info: Total cell delay = 0.680 ns ( 15.42 % )
                Info: Total interconnect delay = 3.730 ns ( 84.58 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.021 ns
    Info: - Longest register to register delay is 5.154 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X45_Y13_N1; Fanout = 3; REG Node = 'write_PHY'
        Info: 2: + IC(0.585 ns) + CELL(0.324 ns) = 0.909 ns; Loc. = LCCOMB_X44_Y13_N18; Fanout = 3; COMB Node = 'MDIO:MDIO_inst|loop_count[4]~5'
        Info: 3: + IC(0.919 ns) + CELL(0.496 ns) = 2.324 ns; Loc. = LCCOMB_X43_Y12_N2; Fanout = 1; COMB Node = 'MDIO:MDIO_inst|preamble[1]~7'
        Info: 4: + IC(0.300 ns) + CELL(0.489 ns) = 3.113 ns; Loc. = LCCOMB_X43_Y12_N4; Fanout = 2; COMB Node = 'MDIO:MDIO_inst|preamble[1]~8'
        Info: 5: + IC(0.753 ns) + CELL(0.177 ns) = 4.043 ns; Loc. = LCCOMB_X46_Y12_N30; Fanout = 7; COMB Node = 'MDIO:MDIO_inst|preamble[1]~11'
        Info: 6: + IC(0.316 ns) + CELL(0.795 ns) = 5.154 ns; Loc. = FF_X46_Y12_N13; Fanout = 3; REG Node = 'MDIO:MDIO_inst|preamble[1]'
        Info: Total cell delay = 2.281 ns ( 44.26 % )
        Info: Total interconnect delay = 2.873 ns ( 55.74 % )
Info: No valid register-to-register data paths exist for clock "CLK_25MHZ"
Info: Slack time is 13.21 ns for clock "PHY_RX_CLOCK" between source register "Rx_MAC:Rx_MAC_inst|Rx_enable" and destination register "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[13]"
    Info: Fmax is 73.64 MHz (period= 13.58 ns)
    Info: + Largest register to register requirement is 19.737 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 20.000 ns
                Info: Clock period of Destination clock "PHY_RX_CLOCK" is 40.000 ns with inverted offset of 20.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PHY_RX_CLOCK" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.023 ns
            Info: + Shortest clock path from clock "PHY_RX_CLOCK" to destination register is 5.784 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_210; Fanout = 1; CLK Node = 'PHY_RX_CLOCK'
                Info: 2: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = IOIBUF_X34_Y43_N8; Fanout = 2; COMB Node = 'PHY_RX_CLOCK~input'
                Info: 3: + IC(0.777 ns) + CELL(0.941 ns) = 2.692 ns; Loc. = FF_X34_Y42_N9; Fanout = 120; REG Node = 'Rx_MAC:Rx_MAC_inst|PHY_100T_state'
                Info: 4: + IC(1.072 ns) + CELL(0.000 ns) = 3.764 ns; Loc. = CLKCTRL_G14; Fanout = 1572; COMB Node = 'Rx_MAC:Rx_MAC_inst|PHY_100T_state~clkctrl'
                Info: 5: + IC(1.340 ns) + CELL(0.680 ns) = 5.784 ns; Loc. = FF_X34_Y22_N15; Fanout = 3; REG Node = 'PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[13]'
                Info: Total cell delay = 2.595 ns ( 44.87 % )
                Info: Total interconnect delay = 3.189 ns ( 55.13 % )
            Info: - Longest clock path from clock "PHY_RX_CLOCK" to source register is 5.807 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_210; Fanout = 1; CLK Node = 'PHY_RX_CLOCK'
                Info: 2: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = IOIBUF_X34_Y43_N8; Fanout = 2; COMB Node = 'PHY_RX_CLOCK~input'
                Info: 3: + IC(0.777 ns) + CELL(0.941 ns) = 2.692 ns; Loc. = FF_X34_Y42_N9; Fanout = 120; REG Node = 'Rx_MAC:Rx_MAC_inst|PHY_100T_state'
                Info: 4: + IC(1.072 ns) + CELL(0.000 ns) = 3.764 ns; Loc. = CLKCTRL_G14; Fanout = 1572; COMB Node = 'Rx_MAC:Rx_MAC_inst|PHY_100T_state~clkctrl'
                Info: 5: + IC(1.363 ns) + CELL(0.680 ns) = 5.807 ns; Loc. = FF_X38_Y23_N31; Fanout = 4; REG Node = 'Rx_MAC:Rx_MAC_inst|Rx_enable'
                Info: Total cell delay = 2.595 ns ( 44.69 % )
                Info: Total interconnect delay = 3.212 ns ( 55.31 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.021 ns
    Info: - Longest register to register delay is 6.527 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X38_Y23_N31; Fanout = 4; REG Node = 'Rx_MAC:Rx_MAC_inst|Rx_enable'
        Info: 2: + IC(1.298 ns) + CELL(0.437 ns) = 1.735 ns; Loc. = LCCOMB_X35_Y20_N16; Fanout = 9; COMB Node = 'PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|_~0'
        Info: 3: + IC(1.113 ns) + CELL(0.324 ns) = 3.172 ns; Loc. = LCCOMB_X36_Y22_N28; Fanout = 4; COMB Node = 'PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|_~0'
        Info: 4: + IC(0.292 ns) + CELL(0.177 ns) = 3.641 ns; Loc. = LCCOMB_X36_Y22_N26; Fanout = 4; COMB Node = 'PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|_~1'
        Info: 5: + IC(0.524 ns) + CELL(0.327 ns) = 4.492 ns; Loc. = LCCOMB_X37_Y22_N26; Fanout = 4; COMB Node = 'PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|_~2'
        Info: 6: + IC(0.306 ns) + CELL(0.327 ns) = 5.125 ns; Loc. = LCCOMB_X37_Y22_N20; Fanout = 2; COMB Node = 'PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|cntr_cout[11]~0'
        Info: 7: + IC(0.806 ns) + CELL(0.481 ns) = 6.412 ns; Loc. = LCCOMB_X34_Y22_N14; Fanout = 1; COMB Node = 'PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[13]~1'
        Info: 8: + IC(0.000 ns) + CELL(0.115 ns) = 6.527 ns; Loc. = FF_X34_Y22_N15; Fanout = 3; REG Node = 'PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[13]'
        Info: Total cell delay = 2.188 ns ( 33.52 % )
        Info: Total interconnect delay = 4.339 ns ( 66.48 % )
Info: Minimum slack time is 523 ps for clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" between source register "NWire_rcv:SPD|DIFF_CLK.xd1[7]" and destination memory "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a7~porta_datain_reg0"
    Info: + Shortest register to memory delay is 0.954 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X21_Y9_N29; Fanout = 1; REG Node = 'NWire_rcv:SPD|DIFF_CLK.xd1[7]'
        Info: 2: + IC(0.867 ns) + CELL(0.087 ns) = 0.954 ns; Loc. = M9K_X24_Y9_N0; Fanout = 0; MEM Node = 'SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a7~porta_datain_reg0'
        Info: Total cell delay = 0.087 ns ( 9.12 % )
        Info: Total interconnect delay = 0.867 ns ( 90.88 % )
    Info: - Smallest register to memory requirement is 0.431 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 1.535 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" is 20.833 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 1.535 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" is 20.833 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.438 ns
            Info: + Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" to destination memory is 4.810 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G8; Fanout = 2529; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(1.326 ns) + CELL(1.111 ns) = 4.810 ns; Loc. = M9K_X24_Y9_N0; Fanout = 0; MEM Node = 'SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a7~porta_datain_reg0'
                Info: Total cell delay = 1.111 ns ( 23.10 % )
                Info: Total interconnect delay = 3.699 ns ( 76.90 % )
            Info: - Shortest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" to source register is 4.372 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G8; Fanout = 2529; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(1.319 ns) + CELL(0.680 ns) = 4.372 ns; Loc. = FF_X21_Y9_N29; Fanout = 1; REG Node = 'NWire_rcv:SPD|DIFF_CLK.xd1[7]'
                Info: Total cell delay = 0.680 ns ( 15.55 % )
                Info: Total interconnect delay = 3.692 ns ( 84.45 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.254 ns
Info: Minimum slack time is 646 ps for clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" between source register "ASMI_interface:ASMI_int_inst|NCONFIG" and destination register "ASMI_interface:ASMI_int_inst|NCONFIG"
    Info: + Shortest register to register delay is 0.597 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X62_Y26_N25; Fanout = 3; REG Node = 'ASMI_interface:ASMI_int_inst|NCONFIG'
        Info: 2: + IC(0.000 ns) + CELL(0.482 ns) = 0.482 ns; Loc. = LCCOMB_X62_Y26_N24; Fanout = 1; COMB Node = 'ASMI_interface:ASMI_int_inst|NCONFIG~1'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.597 ns; Loc. = FF_X62_Y26_N25; Fanout = 3; REG Node = 'ASMI_interface:ASMI_int_inst|NCONFIG'
        Info: Total cell delay = 0.597 ns ( 100.00 % )
    Info: - Smallest register to register requirement is -0.049 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 21.535 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" is 40.000 ns with inverted offset of 21.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 21.535 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" is 40.000 ns with inverted offset of 21.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" to destination register is 4.408 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G6; Fanout = 369; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
                Info: 3: + IC(1.355 ns) + CELL(0.680 ns) = 4.408 ns; Loc. = FF_X62_Y26_N25; Fanout = 3; REG Node = 'ASMI_interface:ASMI_int_inst|NCONFIG'
                Info: Total cell delay = 0.680 ns ( 15.43 % )
                Info: Total interconnect delay = 3.728 ns ( 84.57 % )
            Info: - Shortest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" to source register is 4.408 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G6; Fanout = 369; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
                Info: 3: + IC(1.355 ns) + CELL(0.680 ns) = 4.408 ns; Loc. = FF_X62_Y26_N25; Fanout = 3; REG Node = 'ASMI_interface:ASMI_int_inst|NCONFIG'
                Info: Total cell delay = 0.680 ns ( 15.43 % )
                Info: Total interconnect delay = 3.728 ns ( 84.57 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.212 ns
Info: Minimum slack time is 646 ps for clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" between source register "Tx_MAC:Tx_MAC_inst|end_point[1]" and destination register "Tx_MAC:Tx_MAC_inst|end_point[1]"
    Info: + Shortest register to register delay is 0.597 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X38_Y30_N25; Fanout = 2; REG Node = 'Tx_MAC:Tx_MAC_inst|end_point[1]'
        Info: 2: + IC(0.000 ns) + CELL(0.482 ns) = 0.482 ns; Loc. = LCCOMB_X38_Y30_N24; Fanout = 1; COMB Node = 'Tx_MAC:Tx_MAC_inst|Selector165~0'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.597 ns; Loc. = FF_X38_Y30_N25; Fanout = 2; REG Node = 'Tx_MAC:Tx_MAC_inst|end_point[1]'
        Info: Total cell delay = 0.597 ns ( 100.00 % )
    Info: - Smallest register to register requirement is -0.049 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 41.535 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" is 80.000 ns with inverted offset of 41.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 41.535 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" is 80.000 ns with inverted offset of 41.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" to destination register is 4.414 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G7; Fanout = 677; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]~clkctrl'
                Info: 3: + IC(1.361 ns) + CELL(0.680 ns) = 4.414 ns; Loc. = FF_X38_Y30_N25; Fanout = 2; REG Node = 'Tx_MAC:Tx_MAC_inst|end_point[1]'
                Info: Total cell delay = 0.680 ns ( 15.41 % )
                Info: Total interconnect delay = 3.734 ns ( 84.59 % )
            Info: - Shortest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" to source register is 4.414 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G7; Fanout = 677; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]~clkctrl'
                Info: 3: + IC(1.361 ns) + CELL(0.680 ns) = 4.414 ns; Loc. = FF_X38_Y30_N25; Fanout = 2; REG Node = 'Tx_MAC:Tx_MAC_inst|end_point[1]'
                Info: Total cell delay = 0.680 ns ( 15.41 % )
                Info: Total interconnect delay = 3.734 ns ( 84.59 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.212 ns
Info: Minimum slack time is 646 ps for clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" between source register "I2C_Master:I2C_Master_inst|setup[3]" and destination register "I2C_Master:I2C_Master_inst|setup[3]"
    Info: + Shortest register to register delay is 0.597 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X37_Y14_N1; Fanout = 3; REG Node = 'I2C_Master:I2C_Master_inst|setup[3]'
        Info: 2: + IC(0.000 ns) + CELL(0.482 ns) = 0.482 ns; Loc. = LCCOMB_X37_Y14_N0; Fanout = 1; COMB Node = 'I2C_Master:I2C_Master_inst|setup[3]~6'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.597 ns; Loc. = FF_X37_Y14_N1; Fanout = 3; REG Node = 'I2C_Master:I2C_Master_inst|setup[3]'
        Info: Total cell delay = 0.597 ns ( 100.00 % )
    Info: - Smallest register to register requirement is -0.049 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 1.535 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" is 1250.000 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 1.535 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" is 1250.000 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" to destination register is 4.397 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G9; Fanout = 20; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]~clkctrl'
                Info: 3: + IC(1.344 ns) + CELL(0.680 ns) = 4.397 ns; Loc. = FF_X37_Y14_N1; Fanout = 3; REG Node = 'I2C_Master:I2C_Master_inst|setup[3]'
                Info: Total cell delay = 0.680 ns ( 15.47 % )
                Info: Total interconnect delay = 3.717 ns ( 84.53 % )
            Info: - Shortest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" to source register is 4.397 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G9; Fanout = 20; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]~clkctrl'
                Info: 3: + IC(1.344 ns) + CELL(0.680 ns) = 4.397 ns; Loc. = FF_X37_Y14_N1; Fanout = 3; REG Node = 'I2C_Master:I2C_Master_inst|setup[3]'
                Info: Total cell delay = 0.680 ns ( 15.47 % )
                Info: Total interconnect delay = 3.717 ns ( 84.53 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.212 ns
Info: Minimum slack time is 646 ps for clock "PHY_CLK125" between source register "NWire_xmit:M_LRAudio|id[31]" and destination register "NWire_xmit:M_LRAudio|id[31]"
    Info: + Shortest register to register delay is 0.597 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X17_Y16_N13; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio|id[31]'
        Info: 2: + IC(0.000 ns) + CELL(0.482 ns) = 0.482 ns; Loc. = LCCOMB_X17_Y16_N12; Fanout = 1; COMB Node = 'NWire_xmit:M_LRAudio|id~32'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.597 ns; Loc. = FF_X17_Y16_N13; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio|id[31]'
        Info: Total cell delay = 0.597 ns ( 100.00 % )
    Info: - Smallest register to register requirement is -0.049 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "PHY_CLK125" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PHY_CLK125" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PHY_CLK125" to destination register is 3.252 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'PHY_CLK125'
                Info: 2: + IC(0.000 ns) + CELL(1.018 ns) = 1.018 ns; Loc. = IOIBUF_X67_Y22_N1; Fanout = 5; COMB Node = 'PHY_CLK125~input'
                Info: 3: + IC(0.197 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G5; Fanout = 1391; COMB Node = 'PHY_CLK125~inputclkctrl'
                Info: 4: + IC(1.357 ns) + CELL(0.680 ns) = 3.252 ns; Loc. = FF_X17_Y16_N13; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio|id[31]'
                Info: Total cell delay = 1.698 ns ( 52.21 % )
                Info: Total interconnect delay = 1.554 ns ( 47.79 % )
            Info: - Shortest clock path from clock "PHY_CLK125" to source register is 3.252 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'PHY_CLK125'
                Info: 2: + IC(0.000 ns) + CELL(1.018 ns) = 1.018 ns; Loc. = IOIBUF_X67_Y22_N1; Fanout = 5; COMB Node = 'PHY_CLK125~input'
                Info: 3: + IC(0.197 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G5; Fanout = 1391; COMB Node = 'PHY_CLK125~inputclkctrl'
                Info: 4: + IC(1.357 ns) + CELL(0.680 ns) = 3.252 ns; Loc. = FF_X17_Y16_N13; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio|id[31]'
                Info: Total cell delay = 1.698 ns ( 52.21 % )
                Info: Total interconnect delay = 1.554 ns ( 47.79 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.212 ns
Info: Minimum slack time is 646 ps for clock "PHY_MDIO_clk" between source register "EEPROM:EEPROM_inst|CS" and destination register "EEPROM:EEPROM_inst|CS"
    Info: + Shortest register to register delay is 0.597 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X45_Y14_N9; Fanout = 5; REG Node = 'EEPROM:EEPROM_inst|CS'
        Info: 2: + IC(0.000 ns) + CELL(0.482 ns) = 0.482 ns; Loc. = LCCOMB_X45_Y14_N8; Fanout = 1; COMB Node = 'EEPROM:EEPROM_inst|CS~6'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.597 ns; Loc. = FF_X45_Y14_N9; Fanout = 5; REG Node = 'EEPROM:EEPROM_inst|CS'
        Info: Total cell delay = 0.597 ns ( 100.00 % )
    Info: - Smallest register to register requirement is -0.049 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "PHY_MDIO_clk" is 400.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PHY_MDIO_clk" is 400.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PHY_MDIO_clk" to destination register is 2.893 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X1_Y21_N11; Fanout = 3; CLK Node = 'PHY_MDIO_clk'
                Info: 2: + IC(0.855 ns) + CELL(0.000 ns) = 0.855 ns; Loc. = CLKCTRL_G1; Fanout = 183; COMB Node = 'PHY_MDIO_clk~clkctrl'
                Info: 3: + IC(1.358 ns) + CELL(0.680 ns) = 2.893 ns; Loc. = FF_X45_Y14_N9; Fanout = 5; REG Node = 'EEPROM:EEPROM_inst|CS'
                Info: Total cell delay = 0.680 ns ( 23.51 % )
                Info: Total interconnect delay = 2.213 ns ( 76.49 % )
            Info: - Shortest clock path from clock "PHY_MDIO_clk" to source register is 2.893 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X1_Y21_N11; Fanout = 3; CLK Node = 'PHY_MDIO_clk'
                Info: 2: + IC(0.855 ns) + CELL(0.000 ns) = 0.855 ns; Loc. = CLKCTRL_G1; Fanout = 183; COMB Node = 'PHY_MDIO_clk~clkctrl'
                Info: 3: + IC(1.358 ns) + CELL(0.680 ns) = 2.893 ns; Loc. = FF_X45_Y14_N9; Fanout = 5; REG Node = 'EEPROM:EEPROM_inst|CS'
                Info: Total cell delay = 0.680 ns ( 23.51 % )
                Info: Total interconnect delay = 2.213 ns ( 76.49 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.212 ns
Info: Minimum slack time is -1.867 ns for clock "PHY_RX_CLOCK" between source register "Rx_MAC:Rx_MAC_inst|PHY_output[74]" and destination register "Rx_MAC:Rx_MAC_inst|FromMAC[10]"
    Info: + Shortest register to register delay is 0.684 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X56_Y33_N3; Fanout = 4; REG Node = 'Rx_MAC:Rx_MAC_inst|PHY_output[74]'
        Info: 2: + IC(0.392 ns) + CELL(0.177 ns) = 0.569 ns; Loc. = LCCOMB_X56_Y33_N10; Fanout = 1; COMB Node = 'Rx_MAC:Rx_MAC_inst|FromMAC[10]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.684 ns; Loc. = FF_X56_Y33_N11; Fanout = 3; REG Node = 'Rx_MAC:Rx_MAC_inst|FromMAC[10]'
        Info: Total cell delay = 0.292 ns ( 42.69 % )
        Info: Total interconnect delay = 0.392 ns ( 57.31 % )
    Info: - Smallest register to register requirement is 2.551 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "PHY_RX_CLOCK" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PHY_RX_CLOCK" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 2.600 ns
            Info: + Longest clock path from clock "PHY_RX_CLOCK" to destination register is 5.761 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_210; Fanout = 1; CLK Node = 'PHY_RX_CLOCK'
                Info: 2: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = IOIBUF_X34_Y43_N8; Fanout = 2; COMB Node = 'PHY_RX_CLOCK~input'
                Info: 3: + IC(0.777 ns) + CELL(0.941 ns) = 2.692 ns; Loc. = FF_X34_Y42_N9; Fanout = 120; REG Node = 'Rx_MAC:Rx_MAC_inst|PHY_100T_state'
                Info: 4: + IC(1.072 ns) + CELL(0.000 ns) = 3.764 ns; Loc. = CLKCTRL_G14; Fanout = 1572; COMB Node = 'Rx_MAC:Rx_MAC_inst|PHY_100T_state~clkctrl'
                Info: 5: + IC(1.317 ns) + CELL(0.680 ns) = 5.761 ns; Loc. = FF_X56_Y33_N11; Fanout = 3; REG Node = 'Rx_MAC:Rx_MAC_inst|FromMAC[10]'
                Info: Total cell delay = 2.595 ns ( 45.04 % )
                Info: Total interconnect delay = 3.166 ns ( 54.96 % )
            Info: - Shortest clock path from clock "PHY_RX_CLOCK" to source register is 3.161 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_210; Fanout = 1; CLK Node = 'PHY_RX_CLOCK'
                Info: 2: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = IOIBUF_X34_Y43_N8; Fanout = 2; COMB Node = 'PHY_RX_CLOCK~input'
                Info: 3: + IC(0.197 ns) + CELL(0.000 ns) = 1.171 ns; Loc. = CLKCTRL_G12; Fanout = 122; COMB Node = 'PHY_RX_CLOCK~inputclkctrl'
                Info: 4: + IC(1.310 ns) + CELL(0.680 ns) = 3.161 ns; Loc. = FF_X56_Y33_N3; Fanout = 4; REG Node = 'Rx_MAC:Rx_MAC_inst|PHY_output[74]'
                Info: Total cell delay = 1.654 ns ( 52.33 % )
                Info: Total interconnect delay = 1.507 ns ( 47.67 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.212 ns
Warning: Can't achieve minimum setup and hold requirement PHY_RX_CLOCK along 660 path(s). See Report window for details.
Info: tsu for register "Rx_MAC:Rx_MAC_inst|PHY_byte[2]" (data pin = "PHY_DV", clock pin = "PHY_RX_CLOCK") is 5.151 ns
    Info: + Longest pin to register delay is 8.383 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_239; Fanout = 1; PIN Node = 'PHY_DV'
        Info: 2: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = IOIBUF_X1_Y43_N15; Fanout = 27; COMB Node = 'PHY_DV~input'
        Info: 3: + IC(4.354 ns) + CELL(0.177 ns) = 5.535 ns; Loc. = LCCOMB_X34_Y42_N6; Fanout = 4; COMB Node = 'Rx_MAC:Rx_MAC_inst|PHY_byte[3]~0'
        Info: 4: + IC(2.053 ns) + CELL(0.795 ns) = 8.383 ns; Loc. = FF_X46_Y26_N7; Fanout = 1; REG Node = 'Rx_MAC:Rx_MAC_inst|PHY_byte[2]'
        Info: Total cell delay = 1.976 ns ( 23.57 % )
        Info: Total interconnect delay = 6.407 ns ( 76.43 % )
    Info: + Micro setup delay of destination is -0.021 ns
    Info: - Shortest clock path from clock "PHY_RX_CLOCK" to destination register is 3.211 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_210; Fanout = 1; CLK Node = 'PHY_RX_CLOCK'
        Info: 2: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = IOIBUF_X34_Y43_N8; Fanout = 2; COMB Node = 'PHY_RX_CLOCK~input'
        Info: 3: + IC(0.197 ns) + CELL(0.000 ns) = 1.171 ns; Loc. = CLKCTRL_G12; Fanout = 122; COMB Node = 'PHY_RX_CLOCK~inputclkctrl'
        Info: 4: + IC(1.360 ns) + CELL(0.680 ns) = 3.211 ns; Loc. = FF_X46_Y26_N7; Fanout = 1; REG Node = 'Rx_MAC:Rx_MAC_inst|PHY_byte[2]'
        Info: Total cell delay = 1.654 ns ( 51.51 % )
        Info: Total interconnect delay = 1.557 ns ( 48.49 % )
Info: tco from clock "PHY_CLK125" to destination pin "PHY_MDC" through register "MDIO:MDIO_inst|read[0]" is 22.626 ns
    Info: + Longest clock path from clock "PHY_CLK125" to source register is 9.119 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'PHY_CLK125'
        Info: 2: + IC(0.000 ns) + CELL(1.018 ns) = 1.018 ns; Loc. = IOIBUF_X67_Y22_N1; Fanout = 5; COMB Node = 'PHY_CLK125~input'
        Info: 3: + IC(2.363 ns) + CELL(-1.846 ns) = 1.535 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
        Info: 4: + IC(2.373 ns) + CELL(0.000 ns) = 3.908 ns; Loc. = CLKCTRL_G6; Fanout = 369; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
        Info: 5: + IC(1.374 ns) + CELL(0.941 ns) = 6.223 ns; Loc. = FF_X1_Y21_N11; Fanout = 3; CLK Node = 'PHY_MDIO_clk'
        Info: 6: + IC(0.855 ns) + CELL(0.000 ns) = 7.078 ns; Loc. = CLKCTRL_G1; Fanout = 183; COMB Node = 'PHY_MDIO_clk~clkctrl'
        Info: 7: + IC(1.361 ns) + CELL(0.680 ns) = 9.119 ns; Loc. = FF_X44_Y15_N25; Fanout = 31; REG Node = 'MDIO:MDIO_inst|read[0]'
        Info: Total cell delay = 0.793 ns ( 8.70 % )
        Info: Total interconnect delay = 8.326 ns ( 91.30 % )
    Info: + Micro clock to output delay of source is 0.261 ns
    Info: + Longest register to pin delay is 13.246 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X44_Y15_N25; Fanout = 31; REG Node = 'MDIO:MDIO_inst|read[0]'
        Info: 2: + IC(0.747 ns) + CELL(0.496 ns) = 1.243 ns; Loc. = LCCOMB_X43_Y15_N12; Fanout = 2; COMB Node = 'MDIO:MDIO_inst|MDIO_inout~0'
        Info: 3: + IC(3.628 ns) + CELL(0.324 ns) = 5.195 ns; Loc. = LCCOMB_X1_Y21_N4; Fanout = 1; COMB Node = 'MDIO:MDIO_inst|clock~0'
        Info: 4: + IC(4.014 ns) + CELL(4.037 ns) = 13.246 ns; Loc. = IOOBUF_X61_Y43_N16; Fanout = 1; COMB Node = 'PHY_MDC~output'
        Info: 5: + IC(0.000 ns) + CELL(0.000 ns) = 13.246 ns; Loc. = PIN_184; Fanout = 0; PIN Node = 'PHY_MDC'
        Info: Total cell delay = 4.857 ns ( 36.67 % )
        Info: Total interconnect delay = 8.389 ns ( 63.33 % )
Info: th for register "EEPROM:EEPROM_inst|This_IP[0]" (data pin = "CONFIG", clock pin = "PHY_CLK125") is 5.947 ns
    Info: + Longest clock path from clock "PHY_CLK125" to destination register is 9.116 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'PHY_CLK125'
        Info: 2: + IC(0.000 ns) + CELL(1.018 ns) = 1.018 ns; Loc. = IOIBUF_X67_Y22_N1; Fanout = 5; COMB Node = 'PHY_CLK125~input'
        Info: 3: + IC(2.363 ns) + CELL(-1.846 ns) = 1.535 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
        Info: 4: + IC(2.373 ns) + CELL(0.000 ns) = 3.908 ns; Loc. = CLKCTRL_G6; Fanout = 369; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
        Info: 5: + IC(1.374 ns) + CELL(0.941 ns) = 6.223 ns; Loc. = FF_X1_Y21_N11; Fanout = 3; CLK Node = 'PHY_MDIO_clk'
        Info: 6: + IC(0.855 ns) + CELL(0.000 ns) = 7.078 ns; Loc. = CLKCTRL_G1; Fanout = 183; COMB Node = 'PHY_MDIO_clk~clkctrl'
        Info: 7: + IC(1.358 ns) + CELL(0.680 ns) = 9.116 ns; Loc. = FF_X53_Y24_N5; Fanout = 4; REG Node = 'EEPROM:EEPROM_inst|This_IP[0]'
        Info: Total cell delay = 0.793 ns ( 8.70 % )
        Info: Total interconnect delay = 8.323 ns ( 91.30 % )
    Info: + Micro hold delay of destination is 0.212 ns
    Info: - Shortest pin to register delay is 3.381 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_92; Fanout = 1; PIN Node = 'CONFIG'
        Info: 2: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = IOIBUF_X36_Y0_N1; Fanout = 2; COMB Node = 'CONFIG~input'
        Info: 3: + IC(2.115 ns) + CELL(0.177 ns) = 3.266 ns; Loc. = LCCOMB_X53_Y24_N4; Fanout = 1; COMB Node = 'EEPROM:EEPROM_inst|Selector88~0'
        Info: 4: + IC(0.000 ns) + CELL(0.115 ns) = 3.381 ns; Loc. = FF_X53_Y24_N5; Fanout = 4; REG Node = 'EEPROM:EEPROM_inst|This_IP[0]'
        Info: Total cell delay = 1.266 ns ( 37.44 % )
        Info: Total interconnect delay = 2.115 ns ( 62.56 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 202 megabytes
    Info: Processing ended: Sat May 14 10:22:00 2011
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


