// Seed: 2603512831
module module_0 ();
  wire id_2;
  wire id_3;
  wire id_4;
  assign module_2.type_1 = 0;
  logic [7:0] id_5, id_6;
  logic [7:0] id_7 = id_6;
  wire id_8, id_9, id_10, id_11;
endmodule
module module_1 ();
  assign id_1 = id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri id_0,
    output wor id_1,
    input supply1 id_2,
    output tri id_3,
    output tri1 id_4,
    input tri1 id_5,
    input wor void id_6,
    output supply1 id_7,
    output wor id_8,
    input uwire id_9,
    input supply1 id_10,
    input wor id_11,
    output tri1 id_12,
    output uwire id_13
);
  assign id_7 = 1;
  module_0 modCall_1 ();
endmodule
