
==============================================================================
XRT Build Version: 2.6.0 (2020.1)
       Build Date: 2020-07-09 15:20:59
          Hash ID: 12115fd4054cb46a5ade62fafa74c523f59116e6
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2020.1) on Wed May 27 19:54:35 MDT 2020
   Version:                2.6.0
   Kernels:                edgetracing_accel, canny_accel
   Signature:              
   Content:                SW Emulation Binary
   UUID (xclbin):          470402d8-88f2-420c-96f4-3bc140a8d8fe
   Sections:               BITSTREAM, BUILD_METADATA, EMBEDDED_METADATA, 
                           DEBUG_DATA
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  aws-vu9p-f1
   Name:                   shell-v04261818
   Version:                201920.2
   Generated Version:      Vivado 2019.2 (SW Build: 2708876)
   Created:                Tue Apr 28 20:02:31 2020
   FPGA Device:            --
   Board Vendor:           amazon
   Board Name:             
   Board Part:             
   Platform VBNV:          <not defined>
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Clocks
------
   No clock frequency data available.

Memory Configuration
--------------------
   No memory configuration data available.
==============================================================================
Kernel: edgetracing_accel

Definition
----------
   Signature: edgetracing_accel (void* img_inp, void* img_out, unsigned int rows, unsigned int cols)

Ports
-----
   Port:          M_AXI_GMEM3
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    64 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM4
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    64 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        edgetracing_accel_1
   Base Address: --

   Argument:          img_inp
   Register Offset:   0x10
   Port:              M_AXI_GMEM3
   Memory:            <not applicable>

   Argument:          img_out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM4
   Memory:            <not applicable>

   Argument:          rows
   Register Offset:   0x28
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          cols
   Register Offset:   0x30
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
Kernel: canny_accel

Definition
----------
   Signature: canny_accel (void* img_inp, void* img_out, unsigned int rows, unsigned int cols, unsigned int low_threshold, unsigned int high_threshold)

Ports
-----
   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    64 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM2
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    64 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        canny_accel_1
   Base Address: --

   Argument:          img_inp
   Register Offset:   0x10
   Port:              M_AXI_GMEM1
   Memory:            <not applicable>

   Argument:          img_out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM2
   Memory:            <not applicable>

   Argument:          rows
   Register Offset:   0x28
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          cols
   Register Offset:   0x30
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          low_threshold
   Register Offset:   0x38
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          high_threshold
   Register Offset:   0x40
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2020.1 - Wed May 27 19:54:35 MDT 2020 (SW BUILD: 2902540)
   Command Line:  v++ --target sw_emu --link --config common-config.cfg --config krnl_canny-link.cfg -okrnl_canny.xclbin krnl_canny.build/canny_accel.xo krnl_canny.build/edgetracing_accel.xo 
   Options:       --target sw_emu
                  --link
                  --config common-config.cfg
                  --config krnl_canny-link.cfg
                  -okrnl_canny.xclbin krnl_canny.build/canny_accel.xo krnl_canny.build/edgetracing_accel.xo 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
