--------------------------------------------------------------------------------
Release 12.1 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

D:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 10
-n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Main.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.69 2010-04-09, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2802 - Read 104 constraints.  If you are experiencing memory or 
   runtime issues it may help to consolidate some of these constraints.  For 
   more details please do a search for "timing:2802" at 
   http://www.xilinx.com/support.
WARNING:Timing:3391 - Timing constraint COMP "ADIO<0>" OFFSET = IN 5 ns BEFORE 
   COMP "clkb"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "ADIO<10>" OFFSET = IN 5 ns BEFORE 
   COMP "clkb"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "ADIO<11>" OFFSET = IN 5 ns BEFORE 
   COMP "clkb"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "ADIO<12>" OFFSET = IN 5 ns BEFORE 
   COMP "clkb"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "ADIO<13>" OFFSET = IN 5 ns BEFORE 
   COMP "clkb"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "ADIO<14>" OFFSET = IN 5 ns BEFORE 
   COMP "clkb"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "ADIO<15>" OFFSET = IN 5 ns BEFORE 
   COMP "clkb"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3175 - clkb does not clock data from ADIO<16>
WARNING:Timing:3225 - Timing constraint COMP "ADIO<16>" OFFSET = IN 5 ns BEFORE 
   COMP "clkb"; ignored during timing analysis
WARNING:Timing:3391 - Timing constraint COMP "ADIO<16>" OFFSET = IN 5 ns BEFORE 
   COMP "clkb"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3175 - clkb does not clock data from ADIO<17>
WARNING:Timing:3225 - Timing constraint COMP "ADIO<17>" OFFSET = IN 5 ns BEFORE 
   COMP "clkb"; ignored during timing analysis
WARNING:Timing:3391 - Timing constraint COMP "ADIO<17>" OFFSET = IN 5 ns BEFORE 
   COMP "clkb"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3175 - clkb does not clock data from ADIO<18>
WARNING:Timing:3225 - Timing constraint COMP "ADIO<18>" OFFSET = IN 5 ns BEFORE 
   COMP "clkb"; ignored during timing analysis
WARNING:Timing:3391 - Timing constraint COMP "ADIO<18>" OFFSET = IN 5 ns BEFORE 
   COMP "clkb"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3175 - clkb does not clock data from ADIO<19>
WARNING:Timing:3225 - Timing constraint COMP "ADIO<19>" OFFSET = IN 5 ns BEFORE 
   COMP "clkb"; ignored during timing analysis
WARNING:Timing:3391 - Timing constraint COMP "ADIO<19>" OFFSET = IN 5 ns BEFORE 
   COMP "clkb"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "ADIO<1>" OFFSET = IN 5 ns BEFORE 
   COMP "clkb"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3175 - clkb does not clock data from ADIO<20>
WARNING:Timing:3225 - Timing constraint COMP "ADIO<20>" OFFSET = IN 5 ns BEFORE 
   COMP "clkb"; ignored during timing analysis
WARNING:Timing:3391 - Timing constraint COMP "ADIO<20>" OFFSET = IN 5 ns BEFORE 
   COMP "clkb"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3175 - clkb does not clock data from ADIO<21>
WARNING:Timing:3225 - Timing constraint COMP "ADIO<21>" OFFSET = IN 5 ns BEFORE 
   COMP "clkb"; ignored during timing analysis
WARNING:Timing:3391 - Timing constraint COMP "ADIO<21>" OFFSET = IN 5 ns BEFORE 
   COMP "clkb"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3175 - clkb does not clock data from ADIO<22>
WARNING:Timing:3225 - Timing constraint COMP "ADIO<22>" OFFSET = IN 5 ns BEFORE 
   COMP "clkb"; ignored during timing analysis
WARNING:Timing:3391 - Timing constraint COMP "ADIO<22>" OFFSET = IN 5 ns BEFORE 
   COMP "clkb"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3175 - clkb does not clock data from ADIO<23>
WARNING:Timing:3225 - Timing constraint COMP "ADIO<23>" OFFSET = IN 5 ns BEFORE 
   COMP "clkb"; ignored during timing analysis
WARNING:Timing:3391 - Timing constraint COMP "ADIO<23>" OFFSET = IN 5 ns BEFORE 
   COMP "clkb"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3175 - clkb does not clock data from ADIO<24>
WARNING:Timing:3225 - Timing constraint COMP "ADIO<24>" OFFSET = IN 5 ns BEFORE 
   COMP "clkb"; ignored during timing analysis
WARNING:Timing:3391 - Timing constraint COMP "ADIO<24>" OFFSET = IN 5 ns BEFORE 
   COMP "clkb"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3175 - clkb does not clock data from ADIO<25>
WARNING:Timing:3225 - Timing constraint COMP "ADIO<25>" OFFSET = IN 5 ns BEFORE 
   COMP "clkb"; ignored during timing analysis
WARNING:Timing:3391 - Timing constraint COMP "ADIO<25>" OFFSET = IN 5 ns BEFORE 
   COMP "clkb"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3175 - clkb does not clock data from ADIO<26>
WARNING:Timing:3225 - Timing constraint COMP "ADIO<26>" OFFSET = IN 5 ns BEFORE 
   COMP "clkb"; ignored during timing analysis
WARNING:Timing:3391 - Timing constraint COMP "ADIO<26>" OFFSET = IN 5 ns BEFORE 
   COMP "clkb"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3175 - clkb does not clock data from ADIO<27>
WARNING:Timing:3225 - Timing constraint COMP "ADIO<27>" OFFSET = IN 5 ns BEFORE 
   COMP "clkb"; ignored during timing analysis
WARNING:Timing:3391 - Timing constraint COMP "ADIO<27>" OFFSET = IN 5 ns BEFORE 
   COMP "clkb"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3175 - clkb does not clock data from ADIO<28>
WARNING:Timing:3225 - Timing constraint COMP "ADIO<28>" OFFSET = IN 5 ns BEFORE 
   COMP "clkb"; ignored during timing analysis
WARNING:Timing:3391 - Timing constraint COMP "ADIO<28>" OFFSET = IN 5 ns BEFORE 
   COMP "clkb"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3175 - clkb does not clock data from ADIO<29>
WARNING:Timing:3225 - Timing constraint COMP "ADIO<29>" OFFSET = IN 5 ns BEFORE 
   COMP "clkb"; ignored during timing analysis
WARNING:Timing:3391 - Timing constraint COMP "ADIO<29>" OFFSET = IN 5 ns BEFORE 
   COMP "clkb"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "ADIO<2>" OFFSET = IN 5 ns BEFORE 
   COMP "clkb"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3175 - clkb does not clock data from ADIO<30>
WARNING:Timing:3225 - Timing constraint COMP "ADIO<30>" OFFSET = IN 5 ns BEFORE 
   COMP "clkb"; ignored during timing analysis
WARNING:Timing:3391 - Timing constraint COMP "ADIO<30>" OFFSET = IN 5 ns BEFORE 
   COMP "clkb"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "ADIO<31>" OFFSET = IN 5 ns BEFORE 
   COMP "clkb"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "ADIO<3>" OFFSET = IN 5 ns BEFORE 
   COMP "clkb"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "ADIO<4>" OFFSET = IN 5 ns BEFORE 
   COMP "clkb"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "ADIO<5>" OFFSET = IN 5 ns BEFORE 
   COMP "clkb"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "ADIO<6>" OFFSET = IN 5 ns BEFORE 
   COMP "clkb"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "ADIO<7>" OFFSET = IN 5 ns BEFORE 
   COMP "clkb"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "ADIO<8>" OFFSET = IN 5 ns BEFORE 
   COMP "clkb"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "ADIO<9>" OFFSET = IN 5 ns BEFORE 
   COMP "clkb"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "BUSY" OFFSET = IN 8 ns BEFORE 
   COMP "clkb"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "EMPTY" OFFSET = IN 9 ns BEFORE 
   COMP "clkb"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "adc1_d<10>" OFFSET = IN 7 ns 
   BEFORE COMP "CLK1_FB"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "adc1_d<11>" OFFSET = IN 7 ns 
   BEFORE COMP "CLK1_FB"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "adc1_d<12>" OFFSET = IN 7 ns 
   BEFORE COMP "CLK1_FB"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "adc1_d<13>" OFFSET = IN 7 ns 
   BEFORE COMP "CLK1_FB"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "adc1_d<6>" OFFSET = IN 7 ns 
   BEFORE COMP "CLK1_FB"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "adc1_d<7>" OFFSET = IN 7 ns 
   BEFORE COMP "CLK1_FB"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "adc1_d<8>" OFFSET = IN 7 ns 
   BEFORE COMP "CLK1_FB"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "adc1_d<9>" OFFSET = IN 7 ns 
   BEFORE COMP "CLK1_FB"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "adc2_d<10>" OFFSET = IN 7 ns 
   BEFORE COMP "CLK1_FB"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "adc2_d<11>" OFFSET = IN 7 ns 
   BEFORE COMP "CLK1_FB"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "adc2_d<12>" OFFSET = IN 7 ns 
   BEFORE COMP "CLK1_FB"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "adc2_d<13>" OFFSET = IN 7 ns 
   BEFORE COMP "CLK1_FB"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "adc2_d<6>" OFFSET = IN 7 ns 
   BEFORE COMP "CLK1_FB"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "adc2_d<7>" OFFSET = IN 7 ns 
   BEFORE COMP "CLK1_FB"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "adc2_d<8>" OFFSET = IN 7 ns 
   BEFORE COMP "CLK1_FB"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "adc2_d<9>" OFFSET = IN 7 ns 
   BEFORE COMP "CLK1_FB"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "as_dsl" OFFSET = IN 9 ns BEFORE 
   COMP "clkb"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3175 - CLK1_FB does not clock data from adc1_d<5>
WARNING:Timing:3225 - Timing constraint COMP "adc1_d<5>" OFFSET = IN 7 ns 
   BEFORE COMP "CLK1_FB"; ignored during timing analysis
WARNING:Timing:3391 - Timing constraint COMP "adc1_d<5>" OFFSET = IN 7 ns 
   BEFORE COMP "CLK1_FB"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3175 - CLK1_FB does not clock data from adc1_d<4>
WARNING:Timing:3225 - Timing constraint COMP "adc1_d<4>" OFFSET = IN 7 ns 
   BEFORE COMP "CLK1_FB"; ignored during timing analysis
WARNING:Timing:3391 - Timing constraint COMP "adc1_d<4>" OFFSET = IN 7 ns 
   BEFORE COMP "CLK1_FB"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3175 - CLK1_FB does not clock data from adc1_d<3>
WARNING:Timing:3225 - Timing constraint COMP "adc1_d<3>" OFFSET = IN 7 ns 
   BEFORE COMP "CLK1_FB"; ignored during timing analysis
WARNING:Timing:3391 - Timing constraint COMP "adc1_d<3>" OFFSET = IN 7 ns 
   BEFORE COMP "CLK1_FB"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3175 - CLK1_FB does not clock data from adc1_d<2>
WARNING:Timing:3225 - Timing constraint COMP "adc1_d<2>" OFFSET = IN 7 ns 
   BEFORE COMP "CLK1_FB"; ignored during timing analysis
WARNING:Timing:3391 - Timing constraint COMP "adc1_d<2>" OFFSET = IN 7 ns 
   BEFORE COMP "CLK1_FB"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3175 - CLK1_FB does not clock data from adc1_d<1>
WARNING:Timing:3225 - Timing constraint COMP "adc1_d<1>" OFFSET = IN 7 ns 
   BEFORE COMP "CLK1_FB"; ignored during timing analysis
WARNING:Timing:3391 - Timing constraint COMP "adc1_d<1>" OFFSET = IN 7 ns 
   BEFORE COMP "CLK1_FB"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3175 - CLK1_FB does not clock data from adc1_d<0>
WARNING:Timing:3225 - Timing constraint COMP "adc1_d<0>" OFFSET = IN 7 ns 
   BEFORE COMP "CLK1_FB"; ignored during timing analysis
WARNING:Timing:3391 - Timing constraint COMP "adc1_d<0>" OFFSET = IN 7 ns 
   BEFORE COMP "CLK1_FB"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3175 - CLK1_FB does not clock data from adc2_d<5>
WARNING:Timing:3225 - Timing constraint COMP "adc2_d<5>" OFFSET = IN 7 ns 
   BEFORE COMP "CLK1_FB"; ignored during timing analysis
WARNING:Timing:3391 - Timing constraint COMP "adc2_d<5>" OFFSET = IN 7 ns 
   BEFORE COMP "CLK1_FB"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3175 - CLK1_FB does not clock data from adc2_d<4>
WARNING:Timing:3225 - Timing constraint COMP "adc2_d<4>" OFFSET = IN 7 ns 
   BEFORE COMP "CLK1_FB"; ignored during timing analysis
WARNING:Timing:3391 - Timing constraint COMP "adc2_d<4>" OFFSET = IN 7 ns 
   BEFORE COMP "CLK1_FB"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3175 - CLK1_FB does not clock data from adc2_d<3>
WARNING:Timing:3225 - Timing constraint COMP "adc2_d<3>" OFFSET = IN 7 ns 
   BEFORE COMP "CLK1_FB"; ignored during timing analysis
WARNING:Timing:3391 - Timing constraint COMP "adc2_d<3>" OFFSET = IN 7 ns 
   BEFORE COMP "CLK1_FB"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3175 - CLK1_FB does not clock data from adc2_d<2>
WARNING:Timing:3225 - Timing constraint COMP "adc2_d<2>" OFFSET = IN 7 ns 
   BEFORE COMP "CLK1_FB"; ignored during timing analysis
WARNING:Timing:3391 - Timing constraint COMP "adc2_d<2>" OFFSET = IN 7 ns 
   BEFORE COMP "CLK1_FB"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3175 - CLK1_FB does not clock data from adc2_d<1>
WARNING:Timing:3225 - Timing constraint COMP "adc2_d<1>" OFFSET = IN 7 ns 
   BEFORE COMP "CLK1_FB"; ignored during timing analysis
WARNING:Timing:3391 - Timing constraint COMP "adc2_d<1>" OFFSET = IN 7 ns 
   BEFORE COMP "CLK1_FB"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3175 - CLK1_FB does not clock data from adc2_d<0>
WARNING:Timing:3225 - Timing constraint COMP "adc2_d<0>" OFFSET = IN 7 ns 
   BEFORE COMP "CLK1_FB"; ignored during timing analysis
WARNING:Timing:3391 - Timing constraint COMP "adc2_d<0>" OFFSET = IN 7 ns 
   BEFORE COMP "CLK1_FB"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK1_FB_IBUFG" PERIOD = 9.5 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK1_FB_IBUFG" PERIOD = 9.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.834ns (period - min period limit)
  Period: 9.500ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpc)
  Physical resource: XLXI_7/DCM_ADV_INST/CLKIN
  Logical resource: XLXI_7/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y7.CLKIN
  Clock network: CLK1_FB_IBUFG
--------------------------------------------------------------------------------
Slack: 2.834ns (period - min period limit)
  Period: 9.500ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpco)
  Physical resource: XLXI_7/DCM_ADV_INST/CLK0
  Logical resource: XLXI_7/DCM_ADV_INST/CLK0
  Location pin: DCM_ADV_X0Y7.CLK0
  Clock network: XLXI_7/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.500ns
  Low pulse: 4.750ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: XLXI_7/DCM_ADV_INST/CLKIN
  Logical resource: XLXI_7/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y7.CLKIN
  Clock network: CLK1_FB_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "XLXI_7/CLK2X_BUF" derived from  NET 
"CLK1_FB_IBUFG" PERIOD = 9.5 ns HIGH 50%;  divided by 2.00 to 4.750 nS and duty 
cycle corrected to HIGH 2.375 nS  

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.332ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "XLXI_7/CLK2X_BUF" derived from
 NET "CLK1_FB_IBUFG" PERIOD = 9.5 ns HIGH 50%;
 divided by 2.00 to 4.750 nS and duty cycle corrected to HIGH 2.375 nS 

--------------------------------------------------------------------------------
Slack: 1.418ns (period - min period limit)
  Period: 4.750ns
  Min period limit: 3.332ns (300.120MHz) (Tdcmpco)
  Physical resource: XLXI_7/DCM_ADV_INST/CLK2X
  Logical resource: XLXI_7/DCM_ADV_INST/CLK2X
  Location pin: DCM_ADV_X0Y7.CLK2X
  Clock network: XLXI_7/CLK2X_BUF
--------------------------------------------------------------------------------
Slack: 10.876ns (max period limit - period)
  Period: 4.750ns
  Max period limit: 15.626ns (63.996MHz) (Tdcmpco)
  Physical resource: XLXI_7/DCM_ADV_INST/CLK2X
  Logical resource: XLXI_7/DCM_ADV_INST/CLK2X
  Location pin: DCM_ADV_X0Y7.CLK2X
  Clock network: XLXI_7/CLK2X_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "XLXI_7/CLKDV_BUF" derived from  NET 
"CLK1_FB_IBUFG" PERIOD = 9.5 ns HIGH 50%;  multiplied by 7.50 to 71.250 nS and 
duty cycle corrected to HIGH 33.250 nS  

 466 paths analyzed, 98 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.999ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_17/CHIPi (SLICE_X39Y143.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     67.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/count_4 (FF)
  Destination:          XLXI_17/CHIPi (FF)
  Requirement:          71.250ns
  Data Path Delay:      4.066ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.116 - 0.134)
  Source Clock:         CLK14_OBUF rising at 0.000ns
  Destination Clock:    CLK14_OBUF rising at 71.250ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.100ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_17/count_4 to XLXI_17/CHIPi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y130.XQ     Tcko                  0.340   XLXI_17/count<4>
                                                       XLXI_17/count_4
    SLICE_X39Y131.BX     net (fanout=3)        0.843   XLXI_17/count<4>
    SLICE_X39Y131.XMUX   Tbxx                  0.511   XLXI_17/count_cmp_eq0000
                                                       XLXI_17/count_cmp_eq0000_f5
    SLICE_X38Y143.G2     net (fanout=23)       1.195   XLXI_17/count_cmp_eq0000
    SLICE_X38Y143.Y      Tilo                  0.195   XLXI_17/count_and0001
                                                       XLXI_17/CHIPi_and00001
    SLICE_X39Y143.CE     net (fanout=1)        0.429   XLXI_17/CHIPi_and0000
    SLICE_X39Y143.CLK    Tceck                 0.553   XLXI_17/CHIPi
                                                       XLXI_17/CHIPi
    -------------------------------------------------  ---------------------------
    Total                                      4.066ns (1.599ns logic, 2.467ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     67.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/count_1 (FF)
  Destination:          XLXI_17/CHIPi (FF)
  Requirement:          71.250ns
  Data Path Delay:      3.925ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.116 - 0.132)
  Source Clock:         CLK14_OBUF rising at 0.000ns
  Destination Clock:    CLK14_OBUF rising at 71.250ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.100ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_17/count_1 to XLXI_17/CHIPi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y132.XQ     Tcko                  0.360   XLXI_17/count<1>
                                                       XLXI_17/count_1
    SLICE_X39Y131.G1     net (fanout=4)        0.619   XLXI_17/count<1>
    SLICE_X39Y131.XMUX   Tif5x                 0.574   XLXI_17/count_cmp_eq0000
                                                       XLXI_17/count_cmp_eq00001
                                                       XLXI_17/count_cmp_eq0000_f5
    SLICE_X38Y143.G2     net (fanout=23)       1.195   XLXI_17/count_cmp_eq0000
    SLICE_X38Y143.Y      Tilo                  0.195   XLXI_17/count_and0001
                                                       XLXI_17/CHIPi_and00001
    SLICE_X39Y143.CE     net (fanout=1)        0.429   XLXI_17/CHIPi_and0000
    SLICE_X39Y143.CLK    Tceck                 0.553   XLXI_17/CHIPi
                                                       XLXI_17/CHIPi
    -------------------------------------------------  ---------------------------
    Total                                      3.925ns (1.682ns logic, 2.243ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     67.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/count_3 (FF)
  Destination:          XLXI_17/CHIPi (FF)
  Requirement:          71.250ns
  Data Path Delay:      3.852ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.116 - 0.134)
  Source Clock:         CLK14_OBUF rising at 0.000ns
  Destination Clock:    CLK14_OBUF rising at 71.250ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.100ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_17/count_3 to XLXI_17/CHIPi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y131.XQ     Tcko                  0.360   XLXI_17/count<3>
                                                       XLXI_17/count_3
    SLICE_X39Y131.G2     net (fanout=4)        0.546   XLXI_17/count<3>
    SLICE_X39Y131.XMUX   Tif5x                 0.574   XLXI_17/count_cmp_eq0000
                                                       XLXI_17/count_cmp_eq00001
                                                       XLXI_17/count_cmp_eq0000_f5
    SLICE_X38Y143.G2     net (fanout=23)       1.195   XLXI_17/count_cmp_eq0000
    SLICE_X38Y143.Y      Tilo                  0.195   XLXI_17/count_and0001
                                                       XLXI_17/CHIPi_and00001
    SLICE_X39Y143.CE     net (fanout=1)        0.429   XLXI_17/CHIPi_and0000
    SLICE_X39Y143.CLK    Tceck                 0.553   XLXI_17/CHIPi
                                                       XLXI_17/CHIPi
    -------------------------------------------------  ---------------------------
    Total                                      3.852ns (1.682ns logic, 2.170ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_17/SUM_15 (SLICE_X37Y145.F1), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     67.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/SUM_4 (FF)
  Destination:          XLXI_17/SUM_15 (FF)
  Requirement:          71.250ns
  Data Path Delay:      3.574ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.116 - 0.124)
  Source Clock:         CLK14_OBUF rising at 0.000ns
  Destination Clock:    CLK14_OBUF rising at 71.250ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.100ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_17/SUM_4 to XLXI_17/SUM_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y138.YQ     Tcko                  0.360   XLXI_17/SUM<5>
                                                       XLXI_17/SUM_4
    SLICE_X37Y139.F2     net (fanout=3)        0.964   XLXI_17/SUM<4>
    SLICE_X37Y139.COUT   Topcyf                0.573   XLXI_17/Madd_SUM_addsub0000_cy<5>
                                                       XLXI_17/Madd_SUM_addsub0000_lut<4>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<4>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<5>
    SLICE_X37Y140.CIN    net (fanout=1)        0.000   XLXI_17/Madd_SUM_addsub0000_cy<5>
    SLICE_X37Y140.COUT   Tbyp                  0.086   XLXI_17/Madd_SUM_addsub0000_cy<7>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<6>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<7>
    SLICE_X37Y141.CIN    net (fanout=1)        0.000   XLXI_17/Madd_SUM_addsub0000_cy<7>
    SLICE_X37Y141.COUT   Tbyp                  0.086   XLXI_17/Madd_SUM_addsub0000_cy<9>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<8>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<9>
    SLICE_X37Y142.CIN    net (fanout=1)        0.000   XLXI_17/Madd_SUM_addsub0000_cy<9>
    SLICE_X37Y142.COUT   Tbyp                  0.086   XLXI_17/Madd_SUM_addsub0000_cy<11>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<10>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<11>
    SLICE_X37Y143.CIN    net (fanout=1)        0.000   XLXI_17/Madd_SUM_addsub0000_cy<11>
    SLICE_X37Y143.COUT   Tbyp                  0.086   XLXI_17/Madd_SUM_addsub0000_cy<13>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<12>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<13>
    SLICE_X37Y144.CIN    net (fanout=1)        0.000   XLXI_17/Madd_SUM_addsub0000_cy<13>
    SLICE_X37Y144.YMUX   Tciny                 0.503   XLXI_17/SUM_addsub0000<15>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<14>
                                                       XLXI_17/Madd_SUM_addsub0000_xor<15>
    SLICE_X37Y145.F1     net (fanout=1)        0.595   XLXI_17/SUM_addsub0000<15>
    SLICE_X37Y145.CLK    Tfck                  0.235   XLXI_17/SUM<15>
                                                       XLXI_17/SUM_mux0000<0>1
                                                       XLXI_17/SUM_15
    -------------------------------------------------  ---------------------------
    Total                                      3.574ns (2.015ns logic, 1.559ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     67.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/SUM_0 (FF)
  Destination:          XLXI_17/SUM_15 (FF)
  Requirement:          71.250ns
  Data Path Delay:      3.539ns (Levels of Logic = 9)
  Clock Path Skew:      -0.010ns (0.116 - 0.126)
  Source Clock:         CLK14_OBUF rising at 0.000ns
  Destination Clock:    CLK14_OBUF rising at 71.250ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.100ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_17/SUM_0 to XLXI_17/SUM_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y137.YQ     Tcko                  0.360   XLXI_17/SUM<1>
                                                       XLXI_17/SUM_0
    SLICE_X37Y137.F2     net (fanout=2)        0.757   XLXI_17/SUM<0>
    SLICE_X37Y137.COUT   Topcyf                0.573   XLXI_17/Madd_SUM_addsub0000_cy<1>
                                                       XLXI_17/Madd_SUM_addsub0000_lut<0>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<0>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<1>
    SLICE_X37Y138.CIN    net (fanout=1)        0.000   XLXI_17/Madd_SUM_addsub0000_cy<1>
    SLICE_X37Y138.COUT   Tbyp                  0.086   XLXI_17/Madd_SUM_addsub0000_cy<3>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<2>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<3>
    SLICE_X37Y139.CIN    net (fanout=1)        0.000   XLXI_17/Madd_SUM_addsub0000_cy<3>
    SLICE_X37Y139.COUT   Tbyp                  0.086   XLXI_17/Madd_SUM_addsub0000_cy<5>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<4>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<5>
    SLICE_X37Y140.CIN    net (fanout=1)        0.000   XLXI_17/Madd_SUM_addsub0000_cy<5>
    SLICE_X37Y140.COUT   Tbyp                  0.086   XLXI_17/Madd_SUM_addsub0000_cy<7>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<6>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<7>
    SLICE_X37Y141.CIN    net (fanout=1)        0.000   XLXI_17/Madd_SUM_addsub0000_cy<7>
    SLICE_X37Y141.COUT   Tbyp                  0.086   XLXI_17/Madd_SUM_addsub0000_cy<9>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<8>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<9>
    SLICE_X37Y142.CIN    net (fanout=1)        0.000   XLXI_17/Madd_SUM_addsub0000_cy<9>
    SLICE_X37Y142.COUT   Tbyp                  0.086   XLXI_17/Madd_SUM_addsub0000_cy<11>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<10>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<11>
    SLICE_X37Y143.CIN    net (fanout=1)        0.000   XLXI_17/Madd_SUM_addsub0000_cy<11>
    SLICE_X37Y143.COUT   Tbyp                  0.086   XLXI_17/Madd_SUM_addsub0000_cy<13>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<12>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<13>
    SLICE_X37Y144.CIN    net (fanout=1)        0.000   XLXI_17/Madd_SUM_addsub0000_cy<13>
    SLICE_X37Y144.YMUX   Tciny                 0.503   XLXI_17/SUM_addsub0000<15>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<14>
                                                       XLXI_17/Madd_SUM_addsub0000_xor<15>
    SLICE_X37Y145.F1     net (fanout=1)        0.595   XLXI_17/SUM_addsub0000<15>
    SLICE_X37Y145.CLK    Tfck                  0.235   XLXI_17/SUM<15>
                                                       XLXI_17/SUM_mux0000<0>1
                                                       XLXI_17/SUM_15
    -------------------------------------------------  ---------------------------
    Total                                      3.539ns (2.187ns logic, 1.352ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     67.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/SUM_4 (FF)
  Destination:          XLXI_17/SUM_15 (FF)
  Requirement:          71.250ns
  Data Path Delay:      3.461ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.116 - 0.124)
  Source Clock:         CLK14_OBUF rising at 0.000ns
  Destination Clock:    CLK14_OBUF rising at 71.250ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.100ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_17/SUM_4 to XLXI_17/SUM_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y138.YQ     Tcko                  0.360   XLXI_17/SUM<5>
                                                       XLXI_17/SUM_4
    SLICE_X37Y139.F2     net (fanout=3)        0.964   XLXI_17/SUM<4>
    SLICE_X37Y139.COUT   Topcyf                0.460   XLXI_17/Madd_SUM_addsub0000_cy<5>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<4>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<5>
    SLICE_X37Y140.CIN    net (fanout=1)        0.000   XLXI_17/Madd_SUM_addsub0000_cy<5>
    SLICE_X37Y140.COUT   Tbyp                  0.086   XLXI_17/Madd_SUM_addsub0000_cy<7>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<6>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<7>
    SLICE_X37Y141.CIN    net (fanout=1)        0.000   XLXI_17/Madd_SUM_addsub0000_cy<7>
    SLICE_X37Y141.COUT   Tbyp                  0.086   XLXI_17/Madd_SUM_addsub0000_cy<9>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<8>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<9>
    SLICE_X37Y142.CIN    net (fanout=1)        0.000   XLXI_17/Madd_SUM_addsub0000_cy<9>
    SLICE_X37Y142.COUT   Tbyp                  0.086   XLXI_17/Madd_SUM_addsub0000_cy<11>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<10>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<11>
    SLICE_X37Y143.CIN    net (fanout=1)        0.000   XLXI_17/Madd_SUM_addsub0000_cy<11>
    SLICE_X37Y143.COUT   Tbyp                  0.086   XLXI_17/Madd_SUM_addsub0000_cy<13>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<12>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<13>
    SLICE_X37Y144.CIN    net (fanout=1)        0.000   XLXI_17/Madd_SUM_addsub0000_cy<13>
    SLICE_X37Y144.YMUX   Tciny                 0.503   XLXI_17/SUM_addsub0000<15>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<14>
                                                       XLXI_17/Madd_SUM_addsub0000_xor<15>
    SLICE_X37Y145.F1     net (fanout=1)        0.595   XLXI_17/SUM_addsub0000<15>
    SLICE_X37Y145.CLK    Tfck                  0.235   XLXI_17/SUM<15>
                                                       XLXI_17/SUM_mux0000<0>1
                                                       XLXI_17/SUM_15
    -------------------------------------------------  ---------------------------
    Total                                      3.461ns (1.902ns logic, 1.559ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_17/SUM_13 (SLICE_X36Y143.F3), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     67.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/SUM_4 (FF)
  Destination:          XLXI_17/SUM_13 (FF)
  Requirement:          71.250ns
  Data Path Delay:      3.554ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.117 - 0.124)
  Source Clock:         CLK14_OBUF rising at 0.000ns
  Destination Clock:    CLK14_OBUF rising at 71.250ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.100ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_17/SUM_4 to XLXI_17/SUM_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y138.YQ     Tcko                  0.360   XLXI_17/SUM<5>
                                                       XLXI_17/SUM_4
    SLICE_X37Y139.F2     net (fanout=3)        0.964   XLXI_17/SUM<4>
    SLICE_X37Y139.COUT   Topcyf                0.573   XLXI_17/Madd_SUM_addsub0000_cy<5>
                                                       XLXI_17/Madd_SUM_addsub0000_lut<4>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<4>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<5>
    SLICE_X37Y140.CIN    net (fanout=1)        0.000   XLXI_17/Madd_SUM_addsub0000_cy<5>
    SLICE_X37Y140.COUT   Tbyp                  0.086   XLXI_17/Madd_SUM_addsub0000_cy<7>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<6>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<7>
    SLICE_X37Y141.CIN    net (fanout=1)        0.000   XLXI_17/Madd_SUM_addsub0000_cy<7>
    SLICE_X37Y141.COUT   Tbyp                  0.086   XLXI_17/Madd_SUM_addsub0000_cy<9>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<8>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<9>
    SLICE_X37Y142.CIN    net (fanout=1)        0.000   XLXI_17/Madd_SUM_addsub0000_cy<9>
    SLICE_X37Y142.COUT   Tbyp                  0.086   XLXI_17/Madd_SUM_addsub0000_cy<11>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<10>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<11>
    SLICE_X37Y143.CIN    net (fanout=1)        0.000   XLXI_17/Madd_SUM_addsub0000_cy<11>
    SLICE_X37Y143.YMUX   Tciny                 0.503   XLXI_17/Madd_SUM_addsub0000_cy<13>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<12>
                                                       XLXI_17/Madd_SUM_addsub0000_xor<13>
    SLICE_X36Y143.F3     net (fanout=1)        0.681   XLXI_17/SUM_addsub0000<13>
    SLICE_X36Y143.CLK    Tfck                  0.215   XLXI_17/SUM<13>
                                                       XLXI_17/SUM_mux0000<2>1
                                                       XLXI_17/SUM_13
    -------------------------------------------------  ---------------------------
    Total                                      3.554ns (1.909ns logic, 1.645ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     67.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/SUM_0 (FF)
  Destination:          XLXI_17/SUM_13 (FF)
  Requirement:          71.250ns
  Data Path Delay:      3.519ns (Levels of Logic = 8)
  Clock Path Skew:      -0.009ns (0.117 - 0.126)
  Source Clock:         CLK14_OBUF rising at 0.000ns
  Destination Clock:    CLK14_OBUF rising at 71.250ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.100ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_17/SUM_0 to XLXI_17/SUM_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y137.YQ     Tcko                  0.360   XLXI_17/SUM<1>
                                                       XLXI_17/SUM_0
    SLICE_X37Y137.F2     net (fanout=2)        0.757   XLXI_17/SUM<0>
    SLICE_X37Y137.COUT   Topcyf                0.573   XLXI_17/Madd_SUM_addsub0000_cy<1>
                                                       XLXI_17/Madd_SUM_addsub0000_lut<0>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<0>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<1>
    SLICE_X37Y138.CIN    net (fanout=1)        0.000   XLXI_17/Madd_SUM_addsub0000_cy<1>
    SLICE_X37Y138.COUT   Tbyp                  0.086   XLXI_17/Madd_SUM_addsub0000_cy<3>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<2>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<3>
    SLICE_X37Y139.CIN    net (fanout=1)        0.000   XLXI_17/Madd_SUM_addsub0000_cy<3>
    SLICE_X37Y139.COUT   Tbyp                  0.086   XLXI_17/Madd_SUM_addsub0000_cy<5>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<4>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<5>
    SLICE_X37Y140.CIN    net (fanout=1)        0.000   XLXI_17/Madd_SUM_addsub0000_cy<5>
    SLICE_X37Y140.COUT   Tbyp                  0.086   XLXI_17/Madd_SUM_addsub0000_cy<7>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<6>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<7>
    SLICE_X37Y141.CIN    net (fanout=1)        0.000   XLXI_17/Madd_SUM_addsub0000_cy<7>
    SLICE_X37Y141.COUT   Tbyp                  0.086   XLXI_17/Madd_SUM_addsub0000_cy<9>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<8>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<9>
    SLICE_X37Y142.CIN    net (fanout=1)        0.000   XLXI_17/Madd_SUM_addsub0000_cy<9>
    SLICE_X37Y142.COUT   Tbyp                  0.086   XLXI_17/Madd_SUM_addsub0000_cy<11>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<10>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<11>
    SLICE_X37Y143.CIN    net (fanout=1)        0.000   XLXI_17/Madd_SUM_addsub0000_cy<11>
    SLICE_X37Y143.YMUX   Tciny                 0.503   XLXI_17/Madd_SUM_addsub0000_cy<13>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<12>
                                                       XLXI_17/Madd_SUM_addsub0000_xor<13>
    SLICE_X36Y143.F3     net (fanout=1)        0.681   XLXI_17/SUM_addsub0000<13>
    SLICE_X36Y143.CLK    Tfck                  0.215   XLXI_17/SUM<13>
                                                       XLXI_17/SUM_mux0000<2>1
                                                       XLXI_17/SUM_13
    -------------------------------------------------  ---------------------------
    Total                                      3.519ns (2.081ns logic, 1.438ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     67.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/SUM_4 (FF)
  Destination:          XLXI_17/SUM_13 (FF)
  Requirement:          71.250ns
  Data Path Delay:      3.441ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.117 - 0.124)
  Source Clock:         CLK14_OBUF rising at 0.000ns
  Destination Clock:    CLK14_OBUF rising at 71.250ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.100ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_17/SUM_4 to XLXI_17/SUM_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y138.YQ     Tcko                  0.360   XLXI_17/SUM<5>
                                                       XLXI_17/SUM_4
    SLICE_X37Y139.F2     net (fanout=3)        0.964   XLXI_17/SUM<4>
    SLICE_X37Y139.COUT   Topcyf                0.460   XLXI_17/Madd_SUM_addsub0000_cy<5>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<4>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<5>
    SLICE_X37Y140.CIN    net (fanout=1)        0.000   XLXI_17/Madd_SUM_addsub0000_cy<5>
    SLICE_X37Y140.COUT   Tbyp                  0.086   XLXI_17/Madd_SUM_addsub0000_cy<7>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<6>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<7>
    SLICE_X37Y141.CIN    net (fanout=1)        0.000   XLXI_17/Madd_SUM_addsub0000_cy<7>
    SLICE_X37Y141.COUT   Tbyp                  0.086   XLXI_17/Madd_SUM_addsub0000_cy<9>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<8>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<9>
    SLICE_X37Y142.CIN    net (fanout=1)        0.000   XLXI_17/Madd_SUM_addsub0000_cy<9>
    SLICE_X37Y142.COUT   Tbyp                  0.086   XLXI_17/Madd_SUM_addsub0000_cy<11>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<10>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<11>
    SLICE_X37Y143.CIN    net (fanout=1)        0.000   XLXI_17/Madd_SUM_addsub0000_cy<11>
    SLICE_X37Y143.YMUX   Tciny                 0.503   XLXI_17/Madd_SUM_addsub0000_cy<13>
                                                       XLXI_17/Madd_SUM_addsub0000_cy<12>
                                                       XLXI_17/Madd_SUM_addsub0000_xor<13>
    SLICE_X36Y143.F3     net (fanout=1)        0.681   XLXI_17/SUM_addsub0000<13>
    SLICE_X36Y143.CLK    Tfck                  0.215   XLXI_17/SUM<13>
                                                       XLXI_17/SUM_mux0000<2>1
                                                       XLXI_17/SUM_13
    -------------------------------------------------  ---------------------------
    Total                                      3.441ns (1.796ns logic, 1.645ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "XLXI_7/CLKDV_BUF" derived from
 NET "CLK1_FB_IBUFG" PERIOD = 9.5 ns HIGH 50%;
 multiplied by 7.50 to 71.250 nS and duty cycle corrected to HIGH 33.250 nS 

--------------------------------------------------------------------------------

Paths for end point XLXI_17/count_1 (SLICE_X38Y132.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.532ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_17/count_1 (FF)
  Destination:          XLXI_17/count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.532ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK14_OBUF rising at 71.250ns
  Destination Clock:    CLK14_OBUF rising at 71.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_17/count_1 to XLXI_17/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y132.XQ     Tcko                  0.331   XLXI_17/count<1>
                                                       XLXI_17/count_1
    SLICE_X38Y132.F4     net (fanout=4)        0.342   XLXI_17/count<1>
    SLICE_X38Y132.CLK    Tckf        (-Th)     0.141   XLXI_17/count<1>
                                                       XLXI_17/count_mux0000<3>1
                                                       XLXI_17/count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.532ns (0.190ns logic, 0.342ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_17/CHIPi (SLICE_X39Y143.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.580ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_17/CHIPi (FF)
  Destination:          XLXI_17/CHIPi (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.580ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK14_OBUF rising at 71.250ns
  Destination Clock:    CLK14_OBUF rising at 71.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_17/CHIPi to XLXI_17/CHIPi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y143.YQ     Tcko                  0.313   XLXI_17/CHIPi
                                                       XLXI_17/CHIPi
    SLICE_X39Y143.G3     net (fanout=335)      0.392   XLXI_17/CHIPi
    SLICE_X39Y143.CLK    Tckg        (-Th)     0.125   XLXI_17/CHIPi
                                                       XLXI_17/CHIPi_mux00021
                                                       XLXI_17/CHIPi
    -------------------------------------------------  ---------------------------
    Total                                      0.580ns (0.188ns logic, 0.392ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_17/count_2 (SLICE_X38Y130.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.587ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_17/count_1 (FF)
  Destination:          XLXI_17/count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.589ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.134 - 0.132)
  Source Clock:         CLK14_OBUF rising at 71.250ns
  Destination Clock:    CLK14_OBUF rising at 71.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_17/count_1 to XLXI_17/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y132.XQ     Tcko                  0.331   XLXI_17/count<1>
                                                       XLXI_17/count_1
    SLICE_X38Y130.F3     net (fanout=4)        0.399   XLXI_17/count<1>
    SLICE_X38Y130.CLK    Tckf        (-Th)     0.141   XLXI_17/count<2>
                                                       XLXI_17/count_mux0000<2>
                                                       XLXI_17/count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.589ns (0.190ns logic, 0.399ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "XLXI_7/CLKDV_BUF" derived from
 NET "CLK1_FB_IBUFG" PERIOD = 9.5 ns HIGH 50%;
 multiplied by 7.50 to 71.250 nS and duty cycle corrected to HIGH 33.250 nS 

--------------------------------------------------------------------------------
Slack: 61.251ns (period - min period limit)
  Period: 71.250ns
  Min period limit: 9.999ns (100.010MHz) (Tdcmpco)
  Physical resource: XLXI_7/DCM_ADV_INST/CLKDV
  Logical resource: XLXI_7/DCM_ADV_INST/CLKDV
  Location pin: DCM_ADV_X0Y7.CLKDV
  Clock network: XLXI_7/CLKDV_BUF
--------------------------------------------------------------------------------
Slack: 70.258ns (period - (min low pulse limit / (low pulse / period)))
  Period: 71.250ns
  Low pulse: 38.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: XLXI_17/count<4>/CLK
  Logical resource: XLXI_17/count_4/CK
  Location pin: SLICE_X39Y130.CLK
  Clock network: CLK14_OBUF
--------------------------------------------------------------------------------
Slack: 70.258ns (period - (min low pulse limit / (low pulse / period)))
  Period: 71.250ns
  Low pulse: 38.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: XLXI_17/CHIPi/CLK
  Logical resource: XLXI_17/CHIPi/CK
  Location pin: SLICE_X39Y143.CLK
  Clock network: CLK14_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "XLXI_7/CLKFX_BUF" derived from  NET 
"CLK1_FB_IBUFG" PERIOD = 9.5 ns HIGH 50%;  multiplied by 1.88 to 17.813 nS and 
duty cycle corrected to HIGH 8.906 nS  

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.761ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "XLXI_7/CLKFX_BUF" derived from
 NET "CLK1_FB_IBUFG" PERIOD = 9.5 ns HIGH 50%;
 multiplied by 1.88 to 17.813 nS and duty cycle corrected to HIGH 8.906 nS 

--------------------------------------------------------------------------------
Slack: 13.051ns (period - min period limit)
  Period: 17.812ns
  Min period limit: 4.761ns (210.040MHz) (Tdcmpco)
  Physical resource: XLXI_7/DCM_ADV_INST/CLKFX
  Logical resource: XLXI_7/DCM_ADV_INST/CLKFX
  Location pin: DCM_ADV_X0Y7.CLKFX
  Clock network: XLXI_7/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 13.439ns (max period limit - period)
  Period: 17.812ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpfx)
  Physical resource: XLXI_7/DCM_ADV_INST/CLKFX
  Logical resource: XLXI_7/DCM_ADV_INST/CLKFX
  Location pin: DCM_ADV_X0Y7.CLKFX
  Clock network: XLXI_7/CLKFX_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "CLK210" PERIOD = 4.75 ns HIGH 50%;

 17 paths analyzed, 17 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.351ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_9/Q_out_i_9 (SLICE_X9Y154.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_9/STATE_FSM_FFd2 (FF)
  Destination:          XLXI_9/Q_out_i_9 (FF)
  Requirement:          4.750ns
  Data Path Delay:      3.291ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK210 rising at 0.000ns
  Destination Clock:    CLK210 rising at 4.750ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_9/STATE_FSM_FFd2 to XLXI_9/Q_out_i_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y143.YQ     Tcko                  0.340   XLXI_9/STATE_FSM_FFd2
                                                       XLXI_9/STATE_FSM_FFd2
    SLICE_X19Y142.G4     net (fanout=2)        0.353   XLXI_9/STATE_FSM_FFd2
    SLICE_X19Y142.Y      Tilo                  0.194   XLXI_9/Q_out_i_and0000
                                                       XLXI_9/Q_out_i_and00001
    SLICE_X9Y154.CE      net (fanout=8)        1.851   XLXI_9/Q_out_i_and0000
    SLICE_X9Y154.CLK     Tceck                 0.553   XLXI_9/Q_out_i<9>
                                                       XLXI_9/Q_out_i_9
    -------------------------------------------------  ---------------------------
    Total                                      3.291ns (1.087ns logic, 2.204ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_9/Q_out_i_8 (SLICE_X9Y154.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_9/STATE_FSM_FFd2 (FF)
  Destination:          XLXI_9/Q_out_i_8 (FF)
  Requirement:          4.750ns
  Data Path Delay:      3.291ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK210 rising at 0.000ns
  Destination Clock:    CLK210 rising at 4.750ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_9/STATE_FSM_FFd2 to XLXI_9/Q_out_i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y143.YQ     Tcko                  0.340   XLXI_9/STATE_FSM_FFd2
                                                       XLXI_9/STATE_FSM_FFd2
    SLICE_X19Y142.G4     net (fanout=2)        0.353   XLXI_9/STATE_FSM_FFd2
    SLICE_X19Y142.Y      Tilo                  0.194   XLXI_9/Q_out_i_and0000
                                                       XLXI_9/Q_out_i_and00001
    SLICE_X9Y154.CE      net (fanout=8)        1.851   XLXI_9/Q_out_i_and0000
    SLICE_X9Y154.CLK     Tceck                 0.553   XLXI_9/Q_out_i<9>
                                                       XLXI_9/Q_out_i_8
    -------------------------------------------------  ---------------------------
    Total                                      3.291ns (1.087ns logic, 2.204ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_9/Q_out_i_7 (SLICE_X8Y153.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_9/STATE_FSM_FFd2 (FF)
  Destination:          XLXI_9/Q_out_i_7 (FF)
  Requirement:          4.750ns
  Data Path Delay:      3.118ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK210 rising at 0.000ns
  Destination Clock:    CLK210 rising at 4.750ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_9/STATE_FSM_FFd2 to XLXI_9/Q_out_i_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y143.YQ     Tcko                  0.340   XLXI_9/STATE_FSM_FFd2
                                                       XLXI_9/STATE_FSM_FFd2
    SLICE_X19Y142.G4     net (fanout=2)        0.353   XLXI_9/STATE_FSM_FFd2
    SLICE_X19Y142.Y      Tilo                  0.194   XLXI_9/Q_out_i_and0000
                                                       XLXI_9/Q_out_i_and00001
    SLICE_X8Y153.CE      net (fanout=8)        1.677   XLXI_9/Q_out_i_and0000
    SLICE_X8Y153.CLK     Tceck                 0.554   XLXI_9/Q_out_i<7>
                                                       XLXI_9/Q_out_i_7
    -------------------------------------------------  ---------------------------
    Total                                      3.118ns (1.088ns logic, 2.030ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK210" PERIOD = 4.75 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_9/STATE_FSM_FFd2 (SLICE_X19Y143.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_9/STATE_FSM_FFd2 (FF)
  Destination:          XLXI_9/STATE_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.528ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK210 rising at 4.750ns
  Destination Clock:    CLK210 rising at 4.750ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_9/STATE_FSM_FFd2 to XLXI_9/STATE_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y143.YQ     Tcko                  0.313   XLXI_9/STATE_FSM_FFd2
                                                       XLXI_9/STATE_FSM_FFd2
    SLICE_X19Y143.BY     net (fanout=2)        0.312   XLXI_9/STATE_FSM_FFd2
    SLICE_X19Y143.CLK    Tckdi       (-Th)     0.097   XLXI_9/STATE_FSM_FFd2
                                                       XLXI_9/STATE_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.528ns (0.216ns logic, 0.312ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_9/I_out_i_9 (SLICE_X20Y153.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.443ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_9/STATE_FSM_FFd2 (FF)
  Destination:          XLXI_9/I_out_i_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.445ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.935 - 0.933)
  Source Clock:         CLK210 rising at 4.750ns
  Destination Clock:    CLK210 rising at 4.750ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_9/STATE_FSM_FFd2 to XLXI_9/I_out_i_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y143.YQ     Tcko                  0.313   XLXI_9/STATE_FSM_FFd2
                                                       XLXI_9/STATE_FSM_FFd2
    SLICE_X19Y142.G4     net (fanout=2)        0.325   XLXI_9/STATE_FSM_FFd2
    SLICE_X19Y142.Y      Tilo                  0.179   XLXI_9/Q_out_i_and0000
                                                       XLXI_9/Q_out_i_and00001
    SLICE_X20Y153.CE     net (fanout=8)        0.649   XLXI_9/Q_out_i_and0000
    SLICE_X20Y153.CLK    Tckce       (-Th)     0.021   XLXI_9/I_out_i<9>
                                                       XLXI_9/I_out_i_9
    -------------------------------------------------  ---------------------------
    Total                                      1.445ns (0.471ns logic, 0.974ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_9/I_out_i_8 (SLICE_X20Y153.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.443ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_9/STATE_FSM_FFd2 (FF)
  Destination:          XLXI_9/I_out_i_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.445ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.935 - 0.933)
  Source Clock:         CLK210 rising at 4.750ns
  Destination Clock:    CLK210 rising at 4.750ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_9/STATE_FSM_FFd2 to XLXI_9/I_out_i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y143.YQ     Tcko                  0.313   XLXI_9/STATE_FSM_FFd2
                                                       XLXI_9/STATE_FSM_FFd2
    SLICE_X19Y142.G4     net (fanout=2)        0.325   XLXI_9/STATE_FSM_FFd2
    SLICE_X19Y142.Y      Tilo                  0.179   XLXI_9/Q_out_i_and0000
                                                       XLXI_9/Q_out_i_and00001
    SLICE_X20Y153.CE     net (fanout=8)        0.649   XLXI_9/Q_out_i_and0000
    SLICE_X20Y153.CLK    Tckce       (-Th)     0.021   XLXI_9/I_out_i<9>
                                                       XLXI_9/I_out_i_8
    -------------------------------------------------  ---------------------------
    Total                                      1.445ns (0.471ns logic, 0.974ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK210" PERIOD = 4.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.692ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.750ns
  Low pulse: 2.375ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: XLXI_9/I_out_i<11>/CLK
  Logical resource: XLXI_9/I_out_i_11/CK
  Location pin: SLICE_X23Y150.CLK
  Clock network: CLK210
--------------------------------------------------------------------------------
Slack: 3.692ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.750ns
  Low pulse: 2.375ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: XLXI_9/I_out_i<11>/CLK
  Logical resource: XLXI_9/I_out_i_10/CK
  Location pin: SLICE_X23Y150.CLK
  Clock network: CLK210
--------------------------------------------------------------------------------
Slack: 3.692ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.750ns
  Low pulse: 2.375ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: XLXI_9/I_out_i<13>/CLK
  Logical resource: XLXI_9/I_out_i_13/CK
  Location pin: SLICE_X8Y158.CLK
  Clock network: CLK210
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "CLK56" PERIOD = 17.8 ns HIGH 50%;

 1066 paths analyzed, 481 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.699ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_16/maccY/Mmac_res0_mult0000 (DSP48_X1Y38.B14), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_16/STATE_FSM_FFd3 (FF)
  Destination:          XLXI_16/maccY/Mmac_res0_mult0000 (DSP)
  Requirement:          17.800ns
  Data Path Delay:      4.484ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK56 rising at 0.000ns
  Destination Clock:    CLK56 rising at 17.800ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.430ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_16/STATE_FSM_FFd3 to XLXI_16/maccY/Mmac_res0_mult0000
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y145.XQ     Tcko                  0.360   XLXI_16/STATE_FSM_FFd3
                                                       XLXI_16/STATE_FSM_FFd3
    SLICE_X24Y152.G3     net (fanout=67)       1.592   XLXI_16/STATE_FSM_FFd3
    SLICE_X24Y152.XMUX   Tif5x                 0.560   XLXI_16/Y_B<7>
                                                       XLXI_16/Y_B_mux0000<7>_F
                                                       XLXI_16/Y_B_mux0000<7>
    DSP48_X1Y38.B14      net (fanout=11)       1.604   XLXI_16/Y_B_mux0000<7>
    DSP48_X1Y38.CLK      Tdspdck_BB            0.368   XLXI_16/maccY/Mmac_res0_mult0000
                                                       XLXI_16/maccY/Mmac_res0_mult0000
    -------------------------------------------------  ---------------------------
    Total                                      4.484ns (1.288ns logic, 3.196ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_16/STATE_FSM_FFd3 (FF)
  Destination:          XLXI_16/maccY/Mmac_res0_mult0000 (DSP)
  Requirement:          17.800ns
  Data Path Delay:      4.458ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK56 rising at 0.000ns
  Destination Clock:    CLK56 rising at 17.800ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.430ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_16/STATE_FSM_FFd3 to XLXI_16/maccY/Mmac_res0_mult0000
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y145.XQ     Tcko                  0.360   XLXI_16/STATE_FSM_FFd3
                                                       XLXI_16/STATE_FSM_FFd3
    SLICE_X24Y152.F3     net (fanout=67)       1.571   XLXI_16/STATE_FSM_FFd3
    SLICE_X24Y152.XMUX   Tif5x                 0.555   XLXI_16/Y_B<7>
                                                       XLXI_16/Y_B_mux0000<7>_G
                                                       XLXI_16/Y_B_mux0000<7>
    DSP48_X1Y38.B14      net (fanout=11)       1.604   XLXI_16/Y_B_mux0000<7>
    DSP48_X1Y38.CLK      Tdspdck_BB            0.368   XLXI_16/maccY/Mmac_res0_mult0000
                                                       XLXI_16/maccY/Mmac_res0_mult0000
    -------------------------------------------------  ---------------------------
    Total                                      4.458ns (1.283ns logic, 3.175ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_16/STATE_FSM_FFd2 (FF)
  Destination:          XLXI_16/maccY/Mmac_res0_mult0000 (DSP)
  Requirement:          17.800ns
  Data Path Delay:      4.291ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK56 rising at 0.000ns
  Destination Clock:    CLK56 rising at 17.800ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.430ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_16/STATE_FSM_FFd2 to XLXI_16/maccY/Mmac_res0_mult0000
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y145.XQ     Tcko                  0.340   XLXI_16/STATE_FSM_FFd2
                                                       XLXI_16/STATE_FSM_FFd2
    SLICE_X24Y152.G2     net (fanout=68)       1.419   XLXI_16/STATE_FSM_FFd2
    SLICE_X24Y152.XMUX   Tif5x                 0.560   XLXI_16/Y_B<7>
                                                       XLXI_16/Y_B_mux0000<7>_F
                                                       XLXI_16/Y_B_mux0000<7>
    DSP48_X1Y38.B14      net (fanout=11)       1.604   XLXI_16/Y_B_mux0000<7>
    DSP48_X1Y38.CLK      Tdspdck_BB            0.368   XLXI_16/maccY/Mmac_res0_mult0000
                                                       XLXI_16/maccY/Mmac_res0_mult0000
    -------------------------------------------------  ---------------------------
    Total                                      4.291ns (1.268ns logic, 3.023ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_16/maccX/Mmac_res0_mult0000 (DSP48_X1Y37.B13), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_16/STATE_FSM_FFd3 (FF)
  Destination:          XLXI_16/maccX/Mmac_res0_mult0000 (DSP)
  Requirement:          17.800ns
  Data Path Delay:      4.388ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK56 rising at 0.000ns
  Destination Clock:    CLK56 rising at 17.800ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.430ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_16/STATE_FSM_FFd3 to XLXI_16/maccX/Mmac_res0_mult0000
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y145.XQ     Tcko                  0.360   XLXI_16/STATE_FSM_FFd3
                                                       XLXI_16/STATE_FSM_FFd3
    SLICE_X25Y153.G2     net (fanout=67)       1.687   XLXI_16/STATE_FSM_FFd3
    SLICE_X25Y153.XMUX   Tif5x                 0.574   XLXI_16/X_B<7>
                                                       XLXI_16/X_B_mux0000<7>_F
                                                       XLXI_16/X_B_mux0000<7>
    DSP48_X1Y37.B13      net (fanout=11)       1.399   XLXI_16/X_B_mux0000<7>
    DSP48_X1Y37.CLK      Tdspdck_BB            0.368   XLXI_16/maccX/Mmac_res0_mult0000
                                                       XLXI_16/maccX/Mmac_res0_mult0000
    -------------------------------------------------  ---------------------------
    Total                                      4.388ns (1.302ns logic, 3.086ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_16/STATE_FSM_FFd3 (FF)
  Destination:          XLXI_16/maccX/Mmac_res0_mult0000 (DSP)
  Requirement:          17.800ns
  Data Path Delay:      4.387ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK56 rising at 0.000ns
  Destination Clock:    CLK56 rising at 17.800ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.430ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_16/STATE_FSM_FFd3 to XLXI_16/maccX/Mmac_res0_mult0000
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y145.XQ     Tcko                  0.360   XLXI_16/STATE_FSM_FFd3
                                                       XLXI_16/STATE_FSM_FFd3
    SLICE_X25Y153.F2     net (fanout=67)       1.694   XLXI_16/STATE_FSM_FFd3
    SLICE_X25Y153.XMUX   Tif5x                 0.566   XLXI_16/X_B<7>
                                                       XLXI_16/X_B_mux0000<7>_G
                                                       XLXI_16/X_B_mux0000<7>
    DSP48_X1Y37.B13      net (fanout=11)       1.399   XLXI_16/X_B_mux0000<7>
    DSP48_X1Y37.CLK      Tdspdck_BB            0.368   XLXI_16/maccX/Mmac_res0_mult0000
                                                       XLXI_16/maccX/Mmac_res0_mult0000
    -------------------------------------------------  ---------------------------
    Total                                      4.387ns (1.294ns logic, 3.093ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_16/STATE_FSM_FFd2 (FF)
  Destination:          XLXI_16/maccX/Mmac_res0_mult0000 (DSP)
  Requirement:          17.800ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK56 rising at 0.000ns
  Destination Clock:    CLK56 rising at 17.800ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.430ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_16/STATE_FSM_FFd2 to XLXI_16/maccX/Mmac_res0_mult0000
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y145.XQ     Tcko                  0.340   XLXI_16/STATE_FSM_FFd2
                                                       XLXI_16/STATE_FSM_FFd2
    SLICE_X25Y153.G1     net (fanout=68)       1.178   XLXI_16/STATE_FSM_FFd2
    SLICE_X25Y153.XMUX   Tif5x                 0.574   XLXI_16/X_B<7>
                                                       XLXI_16/X_B_mux0000<7>_F
                                                       XLXI_16/X_B_mux0000<7>
    DSP48_X1Y37.B13      net (fanout=11)       1.399   XLXI_16/X_B_mux0000<7>
    DSP48_X1Y37.CLK      Tdspdck_BB            0.368   XLXI_16/maccX/Mmac_res0_mult0000
                                                       XLXI_16/maccX/Mmac_res0_mult0000
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (1.282ns logic, 2.577ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_16/maccX/Mmac_res0_mult0000 (DSP48_X1Y37.B7), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_16/STATE_FSM_FFd3 (FF)
  Destination:          XLXI_16/maccX/Mmac_res0_mult0000 (DSP)
  Requirement:          17.800ns
  Data Path Delay:      4.275ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK56 rising at 0.000ns
  Destination Clock:    CLK56 rising at 17.800ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.430ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_16/STATE_FSM_FFd3 to XLXI_16/maccX/Mmac_res0_mult0000
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y145.XQ     Tcko                  0.360   XLXI_16/STATE_FSM_FFd3
                                                       XLXI_16/STATE_FSM_FFd3
    SLICE_X25Y153.G2     net (fanout=67)       1.687   XLXI_16/STATE_FSM_FFd3
    SLICE_X25Y153.XMUX   Tif5x                 0.574   XLXI_16/X_B<7>
                                                       XLXI_16/X_B_mux0000<7>_F
                                                       XLXI_16/X_B_mux0000<7>
    DSP48_X1Y37.B7       net (fanout=11)       1.286   XLXI_16/X_B_mux0000<7>
    DSP48_X1Y37.CLK      Tdspdck_BB            0.368   XLXI_16/maccX/Mmac_res0_mult0000
                                                       XLXI_16/maccX/Mmac_res0_mult0000
    -------------------------------------------------  ---------------------------
    Total                                      4.275ns (1.302ns logic, 2.973ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_16/STATE_FSM_FFd3 (FF)
  Destination:          XLXI_16/maccX/Mmac_res0_mult0000 (DSP)
  Requirement:          17.800ns
  Data Path Delay:      4.274ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK56 rising at 0.000ns
  Destination Clock:    CLK56 rising at 17.800ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.430ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_16/STATE_FSM_FFd3 to XLXI_16/maccX/Mmac_res0_mult0000
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y145.XQ     Tcko                  0.360   XLXI_16/STATE_FSM_FFd3
                                                       XLXI_16/STATE_FSM_FFd3
    SLICE_X25Y153.F2     net (fanout=67)       1.694   XLXI_16/STATE_FSM_FFd3
    SLICE_X25Y153.XMUX   Tif5x                 0.566   XLXI_16/X_B<7>
                                                       XLXI_16/X_B_mux0000<7>_G
                                                       XLXI_16/X_B_mux0000<7>
    DSP48_X1Y37.B7       net (fanout=11)       1.286   XLXI_16/X_B_mux0000<7>
    DSP48_X1Y37.CLK      Tdspdck_BB            0.368   XLXI_16/maccX/Mmac_res0_mult0000
                                                       XLXI_16/maccX/Mmac_res0_mult0000
    -------------------------------------------------  ---------------------------
    Total                                      4.274ns (1.294ns logic, 2.980ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_16/STATE_FSM_FFd2 (FF)
  Destination:          XLXI_16/maccX/Mmac_res0_mult0000 (DSP)
  Requirement:          17.800ns
  Data Path Delay:      3.746ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK56 rising at 0.000ns
  Destination Clock:    CLK56 rising at 17.800ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.430ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_16/STATE_FSM_FFd2 to XLXI_16/maccX/Mmac_res0_mult0000
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y145.XQ     Tcko                  0.340   XLXI_16/STATE_FSM_FFd2
                                                       XLXI_16/STATE_FSM_FFd2
    SLICE_X25Y153.G1     net (fanout=68)       1.178   XLXI_16/STATE_FSM_FFd2
    SLICE_X25Y153.XMUX   Tif5x                 0.574   XLXI_16/X_B<7>
                                                       XLXI_16/X_B_mux0000<7>_F
                                                       XLXI_16/X_B_mux0000<7>
    DSP48_X1Y37.B7       net (fanout=11)       1.286   XLXI_16/X_B_mux0000<7>
    DSP48_X1Y37.CLK      Tdspdck_BB            0.368   XLXI_16/maccX/Mmac_res0_mult0000
                                                       XLXI_16/maccX/Mmac_res0_mult0000
    -------------------------------------------------  ---------------------------
    Total                                      3.746ns (1.282ns logic, 2.464ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK56" PERIOD = 17.8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_16/DRDYi (SLICE_X33Y142.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.502ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_16/DRDYi (FF)
  Destination:          XLXI_16/DRDYi (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.502ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK56 rising at 17.800ns
  Destination Clock:    CLK56 rising at 17.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_16/DRDYi to XLXI_16/DRDYi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y142.YQ     Tcko                  0.313   XLXI_16/DRDYi
                                                       XLXI_16/DRDYi
    SLICE_X33Y142.G4     net (fanout=3)        0.314   XLXI_16/DRDYi
    SLICE_X33Y142.CLK    Tckg        (-Th)     0.125   XLXI_16/DRDYi
                                                       XLXI_16/DRDYi_mux00001
                                                       XLXI_16/DRDYi
    -------------------------------------------------  ---------------------------
    Total                                      0.502ns (0.188ns logic, 0.314ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_16/STATE_FSM_FFd4 (SLICE_X28Y145.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.507ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_16/STATE_FSM_FFd1 (FF)
  Destination:          XLXI_16/STATE_FSM_FFd4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.507ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK56 rising at 17.800ns
  Destination Clock:    CLK56 rising at 17.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_16/STATE_FSM_FFd1 to XLXI_16/STATE_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y145.YQ     Tcko                  0.313   XLXI_16/STATE_FSM_FFd2
                                                       XLXI_16/STATE_FSM_FFd1
    SLICE_X28Y145.G4     net (fanout=3)        0.337   XLXI_16/STATE_FSM_FFd1
    SLICE_X28Y145.CLK    Tckg        (-Th)     0.143   XLXI_16/STATE_FSM_FFd3
                                                       XLXI_16/STATE_FSM_FFd4-In1
                                                       XLXI_16/STATE_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      0.507ns (0.170ns logic, 0.337ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_16/MACC_OP (SLICE_X28Y147.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_16/STATE_FSM_FFd3 (FF)
  Destination:          XLXI_16/MACC_OP (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.533ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.120 - 0.116)
  Source Clock:         CLK56 rising at 17.800ns
  Destination Clock:    CLK56 rising at 17.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_16/STATE_FSM_FFd3 to XLXI_16/MACC_OP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y145.XQ     Tcko                  0.331   XLXI_16/STATE_FSM_FFd3
                                                       XLXI_16/STATE_FSM_FFd3
    SLICE_X28Y147.F4     net (fanout=67)       0.343   XLXI_16/STATE_FSM_FFd3
    SLICE_X28Y147.CLK    Tckf        (-Th)     0.141   XLXI_16/MACC_OP
                                                       XLXI_16/MACC_OP_mux00001
                                                       XLXI_16/MACC_OP
    -------------------------------------------------  ---------------------------
    Total                                      0.533ns (0.190ns logic, 0.343ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK56" PERIOD = 17.8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.862ns (period - min period limit)
  Period: 17.800ns
  Min period limit: 3.938ns (253.936MHz) (Tdspper_BPL)
  Physical resource: XLXI_16/maccX/Mmac_res0_mult0000/CLK
  Logical resource: XLXI_16/maccX/Mmac_res0_mult0000/CLK
  Location pin: DSP48_X1Y37.CLK
  Clock network: CLK56
--------------------------------------------------------------------------------
Slack: 13.862ns (period - min period limit)
  Period: 17.800ns
  Min period limit: 3.938ns (253.936MHz) (Tdspper_BPL)
  Physical resource: XLXI_16/maccY/Mmac_res0_mult0000/CLK
  Logical resource: XLXI_16/maccY/Mmac_res0_mult0000/CLK
  Location pin: DSP48_X1Y38.CLK
  Clock network: CLK56
--------------------------------------------------------------------------------
Slack: 15.300ns (period - min period limit)
  Period: 17.800ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: XLXI_16/atan2lut_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP/CLKA
  Logical resource: XLXI_16/atan2lut_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP/CLKA
  Location pin: RAMB16_X3Y18.CLKA
  Clock network: CLK56
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "CLK14" PERIOD = 71.4 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkb = PERIOD TIMEGRP "clkb" 25 ns HIGH 50%;

 2312 paths analyzed, 747 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.197ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_1/req_count_15 (SLICE_X17Y70.F3), 42 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/req_count_2 (FF)
  Destination:          XLXI_1/req_count_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.168ns (Levels of Logic = 5)
  Clock Path Skew:      -0.029ns (1.902 - 1.931)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Destination Clock:    clkb_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/req_count_2 to XLXI_1/req_count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y62.XQ      Tcko                  0.340   XLXI_1/req_count<2>
                                                       XLXI_1/req_count_2
    SLICE_X19Y63.F1      net (fanout=3)        0.789   XLXI_1/req_count<2>
    SLICE_X19Y63.X       Tilo                  0.194   XLXI_1/IF_STATE_cmp_eq000011
                                                       XLXI_1/IF_STATE_cmp_eq000011
    SLICE_X18Y68.G3      net (fanout=1)        0.594   XLXI_1/IF_STATE_cmp_eq000011
    SLICE_X18Y68.Y       Tilo                  0.195   N2
                                                       XLXI_1/IF_STATE_cmp_eq000075
    SLICE_X25Y76.G2      net (fanout=6)        1.212   XLXI_1/IF_STATE_cmp_eq0000
    SLICE_X25Y76.XMUX    Tif5x                 0.574   N01
                                                       XLXI_1/req_count_mux0000<0>12
                                                       XLXI_1/req_count_mux0000<0>1_f5
    SLICE_X17Y70.G3      net (fanout=16)       1.619   N01
    SLICE_X17Y70.Y       Tilo                  0.194   XLXI_1/req_count<15>
                                                       XLXI_1/req_count_mux0000<15>_SW0
    SLICE_X17Y70.F3      net (fanout=1)        0.222   N127
    SLICE_X17Y70.CLK     Tfck                  0.235   XLXI_1/req_count<15>
                                                       XLXI_1/req_count_mux0000<15>
                                                       XLXI_1/req_count_15
    -------------------------------------------------  ---------------------------
    Total                                      6.168ns (1.732ns logic, 4.436ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/req_count_2 (FF)
  Destination:          XLXI_1/req_count_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.167ns (Levels of Logic = 5)
  Clock Path Skew:      -0.029ns (1.902 - 1.931)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Destination Clock:    clkb_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/req_count_2 to XLXI_1/req_count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y62.XQ      Tcko                  0.340   XLXI_1/req_count<2>
                                                       XLXI_1/req_count_2
    SLICE_X19Y63.F1      net (fanout=3)        0.789   XLXI_1/req_count<2>
    SLICE_X19Y63.X       Tilo                  0.194   XLXI_1/IF_STATE_cmp_eq000011
                                                       XLXI_1/IF_STATE_cmp_eq000011
    SLICE_X18Y68.G3      net (fanout=1)        0.594   XLXI_1/IF_STATE_cmp_eq000011
    SLICE_X18Y68.Y       Tilo                  0.195   N2
                                                       XLXI_1/IF_STATE_cmp_eq000075
    SLICE_X25Y76.F2      net (fanout=6)        1.219   XLXI_1/IF_STATE_cmp_eq0000
    SLICE_X25Y76.XMUX    Tif5x                 0.566   N01
                                                       XLXI_1/req_count_mux0000<0>11
                                                       XLXI_1/req_count_mux0000<0>1_f5
    SLICE_X17Y70.G3      net (fanout=16)       1.619   N01
    SLICE_X17Y70.Y       Tilo                  0.194   XLXI_1/req_count<15>
                                                       XLXI_1/req_count_mux0000<15>_SW0
    SLICE_X17Y70.F3      net (fanout=1)        0.222   N127
    SLICE_X17Y70.CLK     Tfck                  0.235   XLXI_1/req_count<15>
                                                       XLXI_1/req_count_mux0000<15>
                                                       XLXI_1/req_count_15
    -------------------------------------------------  ---------------------------
    Total                                      6.167ns (1.724ns logic, 4.443ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/req_count_1 (FF)
  Destination:          XLXI_1/req_count_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.941ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (1.902 - 1.930)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Destination Clock:    clkb_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/req_count_1 to XLXI_1/req_count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y62.XQ      Tcko                  0.360   XLXI_1/req_count<1>
                                                       XLXI_1/req_count_1
    SLICE_X19Y63.F2      net (fanout=3)        0.542   XLXI_1/req_count<1>
    SLICE_X19Y63.X       Tilo                  0.194   XLXI_1/IF_STATE_cmp_eq000011
                                                       XLXI_1/IF_STATE_cmp_eq000011
    SLICE_X18Y68.G3      net (fanout=1)        0.594   XLXI_1/IF_STATE_cmp_eq000011
    SLICE_X18Y68.Y       Tilo                  0.195   N2
                                                       XLXI_1/IF_STATE_cmp_eq000075
    SLICE_X25Y76.G2      net (fanout=6)        1.212   XLXI_1/IF_STATE_cmp_eq0000
    SLICE_X25Y76.XMUX    Tif5x                 0.574   N01
                                                       XLXI_1/req_count_mux0000<0>12
                                                       XLXI_1/req_count_mux0000<0>1_f5
    SLICE_X17Y70.G3      net (fanout=16)       1.619   N01
    SLICE_X17Y70.Y       Tilo                  0.194   XLXI_1/req_count<15>
                                                       XLXI_1/req_count_mux0000<15>_SW0
    SLICE_X17Y70.F3      net (fanout=1)        0.222   N127
    SLICE_X17Y70.CLK     Tfck                  0.235   XLXI_1/req_count<15>
                                                       XLXI_1/req_count_mux0000<15>
                                                       XLXI_1/req_count_15
    -------------------------------------------------  ---------------------------
    Total                                      5.941ns (1.752ns logic, 4.189ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/req_count_14 (SLICE_X16Y70.F4), 42 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/req_count_2 (FF)
  Destination:          XLXI_1/req_count_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.094ns (Levels of Logic = 5)
  Clock Path Skew:      -0.029ns (1.902 - 1.931)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Destination Clock:    clkb_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/req_count_2 to XLXI_1/req_count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y62.XQ      Tcko                  0.340   XLXI_1/req_count<2>
                                                       XLXI_1/req_count_2
    SLICE_X19Y63.F1      net (fanout=3)        0.789   XLXI_1/req_count<2>
    SLICE_X19Y63.X       Tilo                  0.194   XLXI_1/IF_STATE_cmp_eq000011
                                                       XLXI_1/IF_STATE_cmp_eq000011
    SLICE_X18Y68.G3      net (fanout=1)        0.594   XLXI_1/IF_STATE_cmp_eq000011
    SLICE_X18Y68.Y       Tilo                  0.195   N2
                                                       XLXI_1/IF_STATE_cmp_eq000075
    SLICE_X25Y76.G2      net (fanout=6)        1.212   XLXI_1/IF_STATE_cmp_eq0000
    SLICE_X25Y76.XMUX    Tif5x                 0.574   N01
                                                       XLXI_1/req_count_mux0000<0>12
                                                       XLXI_1/req_count_mux0000<0>1_f5
    SLICE_X16Y70.G3      net (fanout=16)       1.627   N01
    SLICE_X16Y70.Y       Tilo                  0.195   XLXI_1/req_count<14>
                                                       XLXI_1/req_count_mux0000<14>_SW0
    SLICE_X16Y70.F4      net (fanout=1)        0.159   N129
    SLICE_X16Y70.CLK     Tfck                  0.215   XLXI_1/req_count<14>
                                                       XLXI_1/req_count_mux0000<14>
                                                       XLXI_1/req_count_14
    -------------------------------------------------  ---------------------------
    Total                                      6.094ns (1.713ns logic, 4.381ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/req_count_2 (FF)
  Destination:          XLXI_1/req_count_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.093ns (Levels of Logic = 5)
  Clock Path Skew:      -0.029ns (1.902 - 1.931)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Destination Clock:    clkb_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/req_count_2 to XLXI_1/req_count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y62.XQ      Tcko                  0.340   XLXI_1/req_count<2>
                                                       XLXI_1/req_count_2
    SLICE_X19Y63.F1      net (fanout=3)        0.789   XLXI_1/req_count<2>
    SLICE_X19Y63.X       Tilo                  0.194   XLXI_1/IF_STATE_cmp_eq000011
                                                       XLXI_1/IF_STATE_cmp_eq000011
    SLICE_X18Y68.G3      net (fanout=1)        0.594   XLXI_1/IF_STATE_cmp_eq000011
    SLICE_X18Y68.Y       Tilo                  0.195   N2
                                                       XLXI_1/IF_STATE_cmp_eq000075
    SLICE_X25Y76.F2      net (fanout=6)        1.219   XLXI_1/IF_STATE_cmp_eq0000
    SLICE_X25Y76.XMUX    Tif5x                 0.566   N01
                                                       XLXI_1/req_count_mux0000<0>11
                                                       XLXI_1/req_count_mux0000<0>1_f5
    SLICE_X16Y70.G3      net (fanout=16)       1.627   N01
    SLICE_X16Y70.Y       Tilo                  0.195   XLXI_1/req_count<14>
                                                       XLXI_1/req_count_mux0000<14>_SW0
    SLICE_X16Y70.F4      net (fanout=1)        0.159   N129
    SLICE_X16Y70.CLK     Tfck                  0.215   XLXI_1/req_count<14>
                                                       XLXI_1/req_count_mux0000<14>
                                                       XLXI_1/req_count_14
    -------------------------------------------------  ---------------------------
    Total                                      6.093ns (1.705ns logic, 4.388ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/req_count_1 (FF)
  Destination:          XLXI_1/req_count_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.867ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (1.902 - 1.930)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Destination Clock:    clkb_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/req_count_1 to XLXI_1/req_count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y62.XQ      Tcko                  0.360   XLXI_1/req_count<1>
                                                       XLXI_1/req_count_1
    SLICE_X19Y63.F2      net (fanout=3)        0.542   XLXI_1/req_count<1>
    SLICE_X19Y63.X       Tilo                  0.194   XLXI_1/IF_STATE_cmp_eq000011
                                                       XLXI_1/IF_STATE_cmp_eq000011
    SLICE_X18Y68.G3      net (fanout=1)        0.594   XLXI_1/IF_STATE_cmp_eq000011
    SLICE_X18Y68.Y       Tilo                  0.195   N2
                                                       XLXI_1/IF_STATE_cmp_eq000075
    SLICE_X25Y76.G2      net (fanout=6)        1.212   XLXI_1/IF_STATE_cmp_eq0000
    SLICE_X25Y76.XMUX    Tif5x                 0.574   N01
                                                       XLXI_1/req_count_mux0000<0>12
                                                       XLXI_1/req_count_mux0000<0>1_f5
    SLICE_X16Y70.G3      net (fanout=16)       1.627   N01
    SLICE_X16Y70.Y       Tilo                  0.195   XLXI_1/req_count<14>
                                                       XLXI_1/req_count_mux0000<14>_SW0
    SLICE_X16Y70.F4      net (fanout=1)        0.159   N129
    SLICE_X16Y70.CLK     Tfck                  0.215   XLXI_1/req_count<14>
                                                       XLXI_1/req_count_mux0000<14>
                                                       XLXI_1/req_count_14
    -------------------------------------------------  ---------------------------
    Total                                      5.867ns (1.733ns logic, 4.134ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/req_count_12 (SLICE_X17Y69.F4), 42 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/req_count_2 (FF)
  Destination:          XLXI_1/req_count_12 (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.011ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (1.904 - 1.931)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Destination Clock:    clkb_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/req_count_2 to XLXI_1/req_count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y62.XQ      Tcko                  0.340   XLXI_1/req_count<2>
                                                       XLXI_1/req_count_2
    SLICE_X19Y63.F1      net (fanout=3)        0.789   XLXI_1/req_count<2>
    SLICE_X19Y63.X       Tilo                  0.194   XLXI_1/IF_STATE_cmp_eq000011
                                                       XLXI_1/IF_STATE_cmp_eq000011
    SLICE_X18Y68.G3      net (fanout=1)        0.594   XLXI_1/IF_STATE_cmp_eq000011
    SLICE_X18Y68.Y       Tilo                  0.195   N2
                                                       XLXI_1/IF_STATE_cmp_eq000075
    SLICE_X25Y76.G2      net (fanout=6)        1.212   XLXI_1/IF_STATE_cmp_eq0000
    SLICE_X25Y76.XMUX    Tif5x                 0.574   N01
                                                       XLXI_1/req_count_mux0000<0>12
                                                       XLXI_1/req_count_mux0000<0>1_f5
    SLICE_X17Y69.G2      net (fanout=16)       1.525   N01
    SLICE_X17Y69.Y       Tilo                  0.194   XLXI_1/req_count<12>
                                                       XLXI_1/req_count_mux0000<12>_SW0
    SLICE_X17Y69.F4      net (fanout=1)        0.159   N133
    SLICE_X17Y69.CLK     Tfck                  0.235   XLXI_1/req_count<12>
                                                       XLXI_1/req_count_mux0000<12>
                                                       XLXI_1/req_count_12
    -------------------------------------------------  ---------------------------
    Total                                      6.011ns (1.732ns logic, 4.279ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/req_count_2 (FF)
  Destination:          XLXI_1/req_count_12 (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.010ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (1.904 - 1.931)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Destination Clock:    clkb_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/req_count_2 to XLXI_1/req_count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y62.XQ      Tcko                  0.340   XLXI_1/req_count<2>
                                                       XLXI_1/req_count_2
    SLICE_X19Y63.F1      net (fanout=3)        0.789   XLXI_1/req_count<2>
    SLICE_X19Y63.X       Tilo                  0.194   XLXI_1/IF_STATE_cmp_eq000011
                                                       XLXI_1/IF_STATE_cmp_eq000011
    SLICE_X18Y68.G3      net (fanout=1)        0.594   XLXI_1/IF_STATE_cmp_eq000011
    SLICE_X18Y68.Y       Tilo                  0.195   N2
                                                       XLXI_1/IF_STATE_cmp_eq000075
    SLICE_X25Y76.F2      net (fanout=6)        1.219   XLXI_1/IF_STATE_cmp_eq0000
    SLICE_X25Y76.XMUX    Tif5x                 0.566   N01
                                                       XLXI_1/req_count_mux0000<0>11
                                                       XLXI_1/req_count_mux0000<0>1_f5
    SLICE_X17Y69.G2      net (fanout=16)       1.525   N01
    SLICE_X17Y69.Y       Tilo                  0.194   XLXI_1/req_count<12>
                                                       XLXI_1/req_count_mux0000<12>_SW0
    SLICE_X17Y69.F4      net (fanout=1)        0.159   N133
    SLICE_X17Y69.CLK     Tfck                  0.235   XLXI_1/req_count<12>
                                                       XLXI_1/req_count_mux0000<12>
                                                       XLXI_1/req_count_12
    -------------------------------------------------  ---------------------------
    Total                                      6.010ns (1.724ns logic, 4.286ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/req_count_1 (FF)
  Destination:          XLXI_1/req_count_12 (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.784ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (1.904 - 1.930)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Destination Clock:    clkb_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/req_count_1 to XLXI_1/req_count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y62.XQ      Tcko                  0.360   XLXI_1/req_count<1>
                                                       XLXI_1/req_count_1
    SLICE_X19Y63.F2      net (fanout=3)        0.542   XLXI_1/req_count<1>
    SLICE_X19Y63.X       Tilo                  0.194   XLXI_1/IF_STATE_cmp_eq000011
                                                       XLXI_1/IF_STATE_cmp_eq000011
    SLICE_X18Y68.G3      net (fanout=1)        0.594   XLXI_1/IF_STATE_cmp_eq000011
    SLICE_X18Y68.Y       Tilo                  0.195   N2
                                                       XLXI_1/IF_STATE_cmp_eq000075
    SLICE_X25Y76.G2      net (fanout=6)        1.212   XLXI_1/IF_STATE_cmp_eq0000
    SLICE_X25Y76.XMUX    Tif5x                 0.574   N01
                                                       XLXI_1/req_count_mux0000<0>12
                                                       XLXI_1/req_count_mux0000<0>1_f5
    SLICE_X17Y69.G2      net (fanout=16)       1.525   N01
    SLICE_X17Y69.Y       Tilo                  0.194   XLXI_1/req_count<12>
                                                       XLXI_1/req_count_mux0000<12>_SW0
    SLICE_X17Y69.F4      net (fanout=1)        0.159   N133
    SLICE_X17Y69.CLK     Tfck                  0.235   XLXI_1/req_count<12>
                                                       XLXI_1/req_count_mux0000<12>
                                                       XLXI_1/req_count_12
    -------------------------------------------------  ---------------------------
    Total                                      5.784ns (1.752ns logic, 4.032ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkb = PERIOD TIMEGRP "clkb" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X0Y13.ADDRB13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.376ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_12 (FF)
  Destination:          XLXI_2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.361ns (Levels of Logic = 0)
  Clock Path Skew:      -0.015ns (1.031 - 1.046)
  Source Clock:         clkb_BUFGP rising at 25.000ns
  Destination Clock:    clkb_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_12 to XLXI_2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y110.YQ      Tcko                  0.313   XLXI_2/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<12>
                                                       XLXI_2/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_12
    RAMB16_X0Y13.ADDRB13 net (fanout=15)       0.370   XLXI_2/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<12>
    RAMB16_X0Y13.CLKB    Trckc_ADDRB (-Th)     0.322   XLXI_2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       XLXI_2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.361ns (-0.009ns logic, 0.370ns route)
                                                       (-2.5% logic, 102.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X0Y13.ADDRB1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0 (FF)
  Destination:          XLXI_2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.354ns (Levels of Logic = 0)
  Clock Path Skew:      -0.025ns (1.031 - 1.056)
  Source Clock:         clkb_BUFGP rising at 25.000ns
  Destination Clock:    clkb_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0 to XLXI_2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y104.YQ      Tcko                  0.313   XLXI_2/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<1>
                                                       XLXI_2/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0
    RAMB16_X0Y13.ADDRB1  net (fanout=17)       0.363   XLXI_2/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<0>
    RAMB16_X0Y13.CLKB    Trckc_ADDRB (-Th)     0.322   XLXI_2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       XLXI_2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.354ns (-0.009ns logic, 0.363ns route)
                                                       (-2.5% logic, 102.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X0Y13.ADDRB2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.386ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1 (FF)
  Destination:          XLXI_2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.361ns (Levels of Logic = 0)
  Clock Path Skew:      -0.025ns (1.031 - 1.056)
  Source Clock:         clkb_BUFGP rising at 25.000ns
  Destination Clock:    clkb_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1 to XLXI_2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y104.XQ      Tcko                  0.313   XLXI_2/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<1>
                                                       XLXI_2/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1
    RAMB16_X0Y13.ADDRB2  net (fanout=18)       0.370   XLXI_2/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<1>
    RAMB16_X0Y13.CLKB    Trckc_ADDRB (-Th)     0.322   XLXI_2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       XLXI_2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.361ns (-0.009ns logic, 0.370ns route)
                                                       (-2.5% logic, 102.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkb = PERIOD TIMEGRP "clkb" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.500ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: XLXI_2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[9].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKB
  Logical resource: XLXI_2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[9].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKB
  Location pin: RAMB16_X0Y14.CLKB
  Clock network: clkb_BUFGP
--------------------------------------------------------------------------------
Slack: 22.500ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: XLXI_2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[8].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKB
  Logical resource: XLXI_2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[8].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKB
  Location pin: RAMB16_X0Y16.CLKB
  Clock network: clkb_BUFGP
--------------------------------------------------------------------------------
Slack: 22.500ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: XLXI_2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKB
  Logical resource: XLXI_2/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKB
  Location pin: RAMB16_X0Y15.CLKB
  Clock network: clkb_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clka = PERIOD TIMEGRP "clka" 25 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clka = PERIOD TIMEGRP "clka" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.251ns (max period limit - period)
  Period: 25.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: XLXI_19/DCM_ADV_INST/CLKIN
  Logical resource: XLXI_19/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: XLXI_19/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 6.251ns (max period limit - period)
  Period: 25.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: XLXI_19/DCM_ADV_INST/CLK0
  Logical resource: XLXI_19/DCM_ADV_INST/CLK0
  Location pin: DCM_ADV_X0Y0.CLK0
  Clock network: XLXI_19/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 10.864ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 4.761ns (210.040MHz) (Tdcmpco)
  Physical resource: XLXI_19/DCM_ADV_INST/CLKFX
  Logical resource: XLXI_19/DCM_ADV_INST/CLKFX
  Location pin: DCM_ADV_X0Y0.CLKFX
  Clock network: XLXI_19/CLKFX_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXI_19_CLKFX_OBUF = PERIOD TIMEGRP "XLXI_19_CLKFX_OBUF" 
TS_clka / 1.6 HIGH         50%;

 15472 paths analyzed, 738 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.293ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_18/CORR_8_2 (SLICE_X43Y67.F1), 62 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_18/counter_6 (FF)
  Destination:          XLXI_18/CORR_8_2 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.997ns (Levels of Logic = 5)
  Clock Path Skew:      -0.076ns (1.551 - 1.627)
  Source Clock:         clk64 rising at 0.000ns
  Destination Clock:    clk64 rising at 15.625ns
  Clock Uncertainty:    0.220ns

  Clock Uncertainty:          0.220ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.439ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_18/counter_6 to XLXI_18/CORR_8_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y76.XQ      Tcko                  0.360   XLXI_18/counter<6>
                                                       XLXI_18/counter_6
    SLICE_X41Y82.G2      net (fanout=7)        1.222   XLXI_18/counter<6>
    SLICE_X41Y82.Y       Tilo                  0.194   XLXI_18/counter2_mux0004<7>612
                                                       XLXI_18/counter2_mux0004<7>112
    SLICE_X48Y89.F2      net (fanout=13)       1.054   XLXI_18/N54
    SLICE_X48Y89.X       Tilo                  0.195   XLXI_18/STATE_cmp_gt0000
                                                       XLXI_18/STATE_cmp_gt00001
    SLICE_X52Y59.G2      net (fanout=12)       2.122   XLXI_18/STATE_cmp_gt0000
    SLICE_X52Y59.Y       Tilo                  0.195   N1225
                                                       XLXI_18/CORR_10_mux0000<0>212_SW0
    SLICE_X54Y50.G3      net (fanout=5)        0.796   N1209
    SLICE_X54Y50.Y       Tilo                  0.195   XLXI_18/CORR_7_3
                                                       XLXI_18/CORR_10_mux0000<0>212_1
    SLICE_X43Y67.F1      net (fanout=18)       2.429   XLXI_18/CORR_10_mux0000<0>212
    SLICE_X43Y67.CLK     Tfck                  0.235   XLXI_18/CORR_8_2
                                                       XLXI_18/CORR_8_mux0000<3>
                                                       XLXI_18/CORR_8_2
    -------------------------------------------------  ---------------------------
    Total                                      8.997ns (1.374ns logic, 7.623ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_18/counter_5 (FF)
  Destination:          XLXI_18/CORR_8_2 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.881ns (Levels of Logic = 5)
  Clock Path Skew:      -0.093ns (1.551 - 1.644)
  Source Clock:         clk64 rising at 0.000ns
  Destination Clock:    clk64 rising at 15.625ns
  Clock Uncertainty:    0.220ns

  Clock Uncertainty:          0.220ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.439ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_18/counter_5 to XLXI_18/CORR_8_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y77.XQ      Tcko                  0.340   XLXI_18/counter<5>
                                                       XLXI_18/counter_5
    SLICE_X41Y82.G3      net (fanout=7)        1.126   XLXI_18/counter<5>
    SLICE_X41Y82.Y       Tilo                  0.194   XLXI_18/counter2_mux0004<7>612
                                                       XLXI_18/counter2_mux0004<7>112
    SLICE_X48Y89.F2      net (fanout=13)       1.054   XLXI_18/N54
    SLICE_X48Y89.X       Tilo                  0.195   XLXI_18/STATE_cmp_gt0000
                                                       XLXI_18/STATE_cmp_gt00001
    SLICE_X52Y59.G2      net (fanout=12)       2.122   XLXI_18/STATE_cmp_gt0000
    SLICE_X52Y59.Y       Tilo                  0.195   N1225
                                                       XLXI_18/CORR_10_mux0000<0>212_SW0
    SLICE_X54Y50.G3      net (fanout=5)        0.796   N1209
    SLICE_X54Y50.Y       Tilo                  0.195   XLXI_18/CORR_7_3
                                                       XLXI_18/CORR_10_mux0000<0>212_1
    SLICE_X43Y67.F1      net (fanout=18)       2.429   XLXI_18/CORR_10_mux0000<0>212
    SLICE_X43Y67.CLK     Tfck                  0.235   XLXI_18/CORR_8_2
                                                       XLXI_18/CORR_8_mux0000<3>
                                                       XLXI_18/CORR_8_2
    -------------------------------------------------  ---------------------------
    Total                                      8.881ns (1.354ns logic, 7.527ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_18/counter_7 (FF)
  Destination:          XLXI_18/CORR_8_2 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.825ns (Levels of Logic = 5)
  Clock Path Skew:      -0.093ns (1.551 - 1.644)
  Source Clock:         clk64 rising at 0.000ns
  Destination Clock:    clk64 rising at 15.625ns
  Clock Uncertainty:    0.220ns

  Clock Uncertainty:          0.220ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.439ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_18/counter_7 to XLXI_18/CORR_8_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y76.XQ      Tcko                  0.340   XLXI_18/counter<7>
                                                       XLXI_18/counter_7
    SLICE_X41Y82.G4      net (fanout=4)        1.070   XLXI_18/counter<7>
    SLICE_X41Y82.Y       Tilo                  0.194   XLXI_18/counter2_mux0004<7>612
                                                       XLXI_18/counter2_mux0004<7>112
    SLICE_X48Y89.F2      net (fanout=13)       1.054   XLXI_18/N54
    SLICE_X48Y89.X       Tilo                  0.195   XLXI_18/STATE_cmp_gt0000
                                                       XLXI_18/STATE_cmp_gt00001
    SLICE_X52Y59.G2      net (fanout=12)       2.122   XLXI_18/STATE_cmp_gt0000
    SLICE_X52Y59.Y       Tilo                  0.195   N1225
                                                       XLXI_18/CORR_10_mux0000<0>212_SW0
    SLICE_X54Y50.G3      net (fanout=5)        0.796   N1209
    SLICE_X54Y50.Y       Tilo                  0.195   XLXI_18/CORR_7_3
                                                       XLXI_18/CORR_10_mux0000<0>212_1
    SLICE_X43Y67.F1      net (fanout=18)       2.429   XLXI_18/CORR_10_mux0000<0>212
    SLICE_X43Y67.CLK     Tfck                  0.235   XLXI_18/CORR_8_2
                                                       XLXI_18/CORR_8_mux0000<3>
                                                       XLXI_18/CORR_8_2
    -------------------------------------------------  ---------------------------
    Total                                      8.825ns (1.354ns logic, 7.471ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_18/CORR_12_2 (SLICE_X70Y47.F4), 29 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_18/counter2_2 (FF)
  Destination:          XLXI_18/CORR_12_2 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.966ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk64 rising at 0.000ns
  Destination Clock:    clk64 rising at 15.625ns
  Clock Uncertainty:    0.220ns

  Clock Uncertainty:          0.220ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.439ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_18/counter2_2 to XLXI_18/CORR_12_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y104.XQ     Tcko                  0.360   XLXI_18/counter2<2>
                                                       XLXI_18/counter2_2
    SLICE_X47Y92.G1      net (fanout=14)       1.077   XLXI_18/counter2<2>
    SLICE_X47Y92.Y       Tilo                  0.194   XLXI_18/N55
                                                       XLXI_18/STATE_cmp_eq00001_SW0
    SLICE_X47Y92.F3      net (fanout=4)        0.234   N249
    SLICE_X47Y92.X       Tilo                  0.194   XLXI_18/N55
                                                       XLXI_18/STATE_cmp_eq00001
    SLICE_X52Y90.G2      net (fanout=7)        1.069   XLXI_18/N55
    SLICE_X52Y90.Y       Tilo                  0.195   XLXI_18/N10
                                                       XLXI_18/counter2_mux0004<7>51_1
    SLICE_X78Y47.G2      net (fanout=167)      3.977   XLXI_18/counter2_mux0004<7>51
    SLICE_X78Y47.XMUX    Tif5x                 0.560   N863
                                                       XLXI_18/CORR_12_mux0000<3>_SW1_SW1_F0
                                                       XLXI_18/CORR_12_mux0000<3>_SW1_SW1
    SLICE_X70Y47.F4      net (fanout=1)        0.891   N863
    SLICE_X70Y47.CLK     Tfck                  0.215   XLXI_18/CORR_12_2
                                                       XLXI_18/CORR_12_mux0000<3>
                                                       XLXI_18/CORR_12_2
    -------------------------------------------------  ---------------------------
    Total                                      8.966ns (1.718ns logic, 7.248ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_18/counter2_2 (FF)
  Destination:          XLXI_18/CORR_12_2 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.956ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk64 rising at 0.000ns
  Destination Clock:    clk64 rising at 15.625ns
  Clock Uncertainty:    0.220ns

  Clock Uncertainty:          0.220ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.439ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_18/counter2_2 to XLXI_18/CORR_12_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y104.XQ     Tcko                  0.360   XLXI_18/counter2<2>
                                                       XLXI_18/counter2_2
    SLICE_X47Y92.G1      net (fanout=14)       1.077   XLXI_18/counter2<2>
    SLICE_X47Y92.Y       Tilo                  0.194   XLXI_18/N55
                                                       XLXI_18/STATE_cmp_eq00001_SW0
    SLICE_X47Y92.F3      net (fanout=4)        0.234   N249
    SLICE_X47Y92.X       Tilo                  0.194   XLXI_18/N55
                                                       XLXI_18/STATE_cmp_eq00001
    SLICE_X52Y90.G2      net (fanout=7)        1.069   XLXI_18/N55
    SLICE_X52Y90.Y       Tilo                  0.195   XLXI_18/N10
                                                       XLXI_18/counter2_mux0004<7>51_1
    SLICE_X78Y47.F2      net (fanout=167)      3.972   XLXI_18/counter2_mux0004<7>51
    SLICE_X78Y47.XMUX    Tif5x                 0.555   N863
                                                       XLXI_18/CORR_12_mux0000<3>_SW1_SW1_G
                                                       XLXI_18/CORR_12_mux0000<3>_SW1_SW1
    SLICE_X70Y47.F4      net (fanout=1)        0.891   N863
    SLICE_X70Y47.CLK     Tfck                  0.215   XLXI_18/CORR_12_2
                                                       XLXI_18/CORR_12_mux0000<3>
                                                       XLXI_18/CORR_12_2
    -------------------------------------------------  ---------------------------
    Total                                      8.956ns (1.713ns logic, 7.243ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_18/counter2_6 (FF)
  Destination:          XLXI_18/CORR_12_2 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.641ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk64 rising at 0.000ns
  Destination Clock:    clk64 rising at 15.625ns
  Clock Uncertainty:    0.220ns

  Clock Uncertainty:          0.220ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.439ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_18/counter2_6 to XLXI_18/CORR_12_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y92.XQ      Tcko                  0.340   XLXI_18/counter2<6>
                                                       XLXI_18/counter2_6
    SLICE_X47Y92.G2      net (fanout=8)        0.772   XLXI_18/counter2<6>
    SLICE_X47Y92.Y       Tilo                  0.194   XLXI_18/N55
                                                       XLXI_18/STATE_cmp_eq00001_SW0
    SLICE_X47Y92.F3      net (fanout=4)        0.234   N249
    SLICE_X47Y92.X       Tilo                  0.194   XLXI_18/N55
                                                       XLXI_18/STATE_cmp_eq00001
    SLICE_X52Y90.G2      net (fanout=7)        1.069   XLXI_18/N55
    SLICE_X52Y90.Y       Tilo                  0.195   XLXI_18/N10
                                                       XLXI_18/counter2_mux0004<7>51_1
    SLICE_X78Y47.G2      net (fanout=167)      3.977   XLXI_18/counter2_mux0004<7>51
    SLICE_X78Y47.XMUX    Tif5x                 0.560   N863
                                                       XLXI_18/CORR_12_mux0000<3>_SW1_SW1_F0
                                                       XLXI_18/CORR_12_mux0000<3>_SW1_SW1
    SLICE_X70Y47.F4      net (fanout=1)        0.891   N863
    SLICE_X70Y47.CLK     Tfck                  0.215   XLXI_18/CORR_12_2
                                                       XLXI_18/CORR_12_mux0000<3>
                                                       XLXI_18/CORR_12_2
    -------------------------------------------------  ---------------------------
    Total                                      8.641ns (1.698ns logic, 6.943ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_18/CORR_12_1 (SLICE_X71Y44.F1), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_18/counter2_2 (FF)
  Destination:          XLXI_18/CORR_12_1 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.919ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk64 rising at 0.000ns
  Destination Clock:    clk64 rising at 15.625ns
  Clock Uncertainty:    0.220ns

  Clock Uncertainty:          0.220ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.439ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_18/counter2_2 to XLXI_18/CORR_12_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y104.XQ     Tcko                  0.360   XLXI_18/counter2<2>
                                                       XLXI_18/counter2_2
    SLICE_X47Y92.G1      net (fanout=14)       1.077   XLXI_18/counter2<2>
    SLICE_X47Y92.Y       Tilo                  0.194   XLXI_18/N55
                                                       XLXI_18/STATE_cmp_eq00001_SW0
    SLICE_X47Y92.F3      net (fanout=4)        0.234   N249
    SLICE_X47Y92.X       Tilo                  0.194   XLXI_18/N55
                                                       XLXI_18/STATE_cmp_eq00001
    SLICE_X52Y90.G2      net (fanout=7)        1.069   XLXI_18/N55
    SLICE_X52Y90.Y       Tilo                  0.195   XLXI_18/N10
                                                       XLXI_18/counter2_mux0004<7>51_1
    SLICE_X79Y45.G2      net (fanout=167)      3.760   XLXI_18/counter2_mux0004<7>51
    SLICE_X79Y45.XMUX    Tif5x                 0.574   N809
                                                       XLXI_18/CORR_12_mux0000<4>1_SW0_SW1_F0
                                                       XLXI_18/CORR_12_mux0000<4>1_SW0_SW1
    SLICE_X71Y44.F1      net (fanout=1)        1.027   N809
    SLICE_X71Y44.CLK     Tfck                  0.235   XLXI_18/CORR_12_1
                                                       XLXI_18/CORR_12_mux0000<4>1
                                                       XLXI_18/CORR_12_1
    -------------------------------------------------  ---------------------------
    Total                                      8.919ns (1.752ns logic, 7.167ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_18/counter2_2 (FF)
  Destination:          XLXI_18/CORR_12_1 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.918ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk64 rising at 0.000ns
  Destination Clock:    clk64 rising at 15.625ns
  Clock Uncertainty:    0.220ns

  Clock Uncertainty:          0.220ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.439ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_18/counter2_2 to XLXI_18/CORR_12_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y104.XQ     Tcko                  0.360   XLXI_18/counter2<2>
                                                       XLXI_18/counter2_2
    SLICE_X47Y92.G1      net (fanout=14)       1.077   XLXI_18/counter2<2>
    SLICE_X47Y92.Y       Tilo                  0.194   XLXI_18/N55
                                                       XLXI_18/STATE_cmp_eq00001_SW0
    SLICE_X47Y92.F3      net (fanout=4)        0.234   N249
    SLICE_X47Y92.X       Tilo                  0.194   XLXI_18/N55
                                                       XLXI_18/STATE_cmp_eq00001
    SLICE_X52Y90.G2      net (fanout=7)        1.069   XLXI_18/N55
    SLICE_X52Y90.Y       Tilo                  0.195   XLXI_18/N10
                                                       XLXI_18/counter2_mux0004<7>51_1
    SLICE_X79Y45.F2      net (fanout=167)      3.767   XLXI_18/counter2_mux0004<7>51
    SLICE_X79Y45.XMUX    Tif5x                 0.566   N809
                                                       XLXI_18/CORR_12_mux0000<4>1_SW0_SW1_G
                                                       XLXI_18/CORR_12_mux0000<4>1_SW0_SW1
    SLICE_X71Y44.F1      net (fanout=1)        1.027   N809
    SLICE_X71Y44.CLK     Tfck                  0.235   XLXI_18/CORR_12_1
                                                       XLXI_18/CORR_12_mux0000<4>1
                                                       XLXI_18/CORR_12_1
    -------------------------------------------------  ---------------------------
    Total                                      8.918ns (1.744ns logic, 7.174ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_18/counter2_6 (FF)
  Destination:          XLXI_18/CORR_12_1 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.594ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk64 rising at 0.000ns
  Destination Clock:    clk64 rising at 15.625ns
  Clock Uncertainty:    0.220ns

  Clock Uncertainty:          0.220ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.439ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_18/counter2_6 to XLXI_18/CORR_12_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y92.XQ      Tcko                  0.340   XLXI_18/counter2<6>
                                                       XLXI_18/counter2_6
    SLICE_X47Y92.G2      net (fanout=8)        0.772   XLXI_18/counter2<6>
    SLICE_X47Y92.Y       Tilo                  0.194   XLXI_18/N55
                                                       XLXI_18/STATE_cmp_eq00001_SW0
    SLICE_X47Y92.F3      net (fanout=4)        0.234   N249
    SLICE_X47Y92.X       Tilo                  0.194   XLXI_18/N55
                                                       XLXI_18/STATE_cmp_eq00001
    SLICE_X52Y90.G2      net (fanout=7)        1.069   XLXI_18/N55
    SLICE_X52Y90.Y       Tilo                  0.195   XLXI_18/N10
                                                       XLXI_18/counter2_mux0004<7>51_1
    SLICE_X79Y45.G2      net (fanout=167)      3.760   XLXI_18/counter2_mux0004<7>51
    SLICE_X79Y45.XMUX    Tif5x                 0.574   N809
                                                       XLXI_18/CORR_12_mux0000<4>1_SW0_SW1_F0
                                                       XLXI_18/CORR_12_mux0000<4>1_SW0_SW1
    SLICE_X71Y44.F1      net (fanout=1)        1.027   N809
    SLICE_X71Y44.CLK     Tfck                  0.235   XLXI_18/CORR_12_1
                                                       XLXI_18/CORR_12_mux0000<4>1
                                                       XLXI_18/CORR_12_1
    -------------------------------------------------  ---------------------------
    Total                                      8.594ns (1.732ns logic, 6.862ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_XLXI_19_CLKFX_OBUF = PERIOD TIMEGRP "XLXI_19_CLKFX_OBUF" TS_clka / 1.6 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_18/cs_lut_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.WIDE_PRIM.SP (RAMB16_X5Y6.ADDRA10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.384ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_18/LUT_Ai_4 (FF)
  Destination:          XLXI_18/cs_lut_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.WIDE_PRIM.SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.358ns (Levels of Logic = 0)
  Clock Path Skew:      -0.026ns (0.794 - 0.820)
  Source Clock:         clk64 rising at 15.625ns
  Destination Clock:    clk64 rising at 15.625ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_18/LUT_Ai_4 to XLXI_18/cs_lut_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.WIDE_PRIM.SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y55.YQ      Tcko                  0.313   XLXI_18/LUT_Ai<4>
                                                       XLXI_18/LUT_Ai_4
    RAMB16_X5Y6.ADDRA10  net (fanout=3)        0.367   XLXI_18/LUT_Ai<4>
    RAMB16_X5Y6.CLKA     Trckc_ADDRA (-Th)     0.322   XLXI_18/cs_lut_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.WIDE_PRIM.SP
                                                       XLXI_18/cs_lut_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.WIDE_PRIM.SP
    -------------------------------------------------  ---------------------------
    Total                                      0.358ns (-0.009ns logic, 0.367ns route)
                                                       (-2.5% logic, 102.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_18/cs_lut_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.WIDE_PRIM.SP (RAMB16_X5Y6.ADDRB10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.384ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_18/LUT_Ai_4 (FF)
  Destination:          XLXI_18/cs_lut_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.WIDE_PRIM.SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.358ns (Levels of Logic = 0)
  Clock Path Skew:      -0.026ns (0.794 - 0.820)
  Source Clock:         clk64 rising at 15.625ns
  Destination Clock:    clk64 rising at 15.625ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_18/LUT_Ai_4 to XLXI_18/cs_lut_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.WIDE_PRIM.SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y55.YQ      Tcko                  0.313   XLXI_18/LUT_Ai<4>
                                                       XLXI_18/LUT_Ai_4
    RAMB16_X5Y6.ADDRB10  net (fanout=3)        0.367   XLXI_18/LUT_Ai<4>
    RAMB16_X5Y6.CLKB     Trckc_ADDRB (-Th)     0.322   XLXI_18/cs_lut_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.WIDE_PRIM.SP
                                                       XLXI_18/cs_lut_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.WIDE_PRIM.SP
    -------------------------------------------------  ---------------------------
    Total                                      0.358ns (-0.009ns logic, 0.367ns route)
                                                       (-2.5% logic, 102.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_18/sermax_1/MAX_IDX_3 (SLICE_X28Y77.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.480ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_18/sermax_1/idx_3 (FF)
  Destination:          XLXI_18/sermax_1/MAX_IDX_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.480ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk64 rising at 15.625ns
  Destination Clock:    clk64 rising at 15.625ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_18/sermax_1/idx_3 to XLXI_18/sermax_1/MAX_IDX_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y77.XQ      Tcko                  0.313   XLXI_18/sermax_1/idx<3>
                                                       XLXI_18/sermax_1/idx_3
    SLICE_X28Y77.F4      net (fanout=1)        0.308   XLXI_18/sermax_1/idx<3>
    SLICE_X28Y77.CLK     Tckf        (-Th)     0.141   XLXI_18/sermax_1/MAX_IDX<3>
                                                       XLXI_18/sermax_1/MAX_IDX_mux0000<3>1
                                                       XLXI_18/sermax_1/MAX_IDX_3
    -------------------------------------------------  ---------------------------
    Total                                      0.480ns (0.172ns logic, 0.308ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_19_CLKFX_OBUF = PERIOD TIMEGRP "XLXI_19_CLKFX_OBUF" TS_clka / 1.6 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 13.125ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: XLXI_18/cs_lut_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.WIDE_PRIM.SP/CLKA
  Logical resource: XLXI_18/cs_lut_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.WIDE_PRIM.SP/CLKA
  Location pin: RAMB16_X5Y6.CLKA
  Clock network: clk64
--------------------------------------------------------------------------------
Slack: 13.125ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: XLXI_18/cs_lut_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.WIDE_PRIM.SP/CLKB
  Logical resource: XLXI_18/cs_lut_1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.WIDE_PRIM.SP/CLKB
  Location pin: RAMB16_X5Y6.CLKB
  Clock network: clk64
--------------------------------------------------------------------------------
Slack: 14.263ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.625ns
  Low pulse: 7.812ns
  Low pulse limit: 0.681ns (Trpw)
  Physical resource: XLXI_18/STATE_FSM_FFd2/SR
  Logical resource: XLXI_18/STATE_FSM_FFd2/SR
  Location pin: SLICE_X49Y79.SR
  Clock network: RESETl_IBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<0>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  12.399ns.
--------------------------------------------------------------------------------

Paths for end point ADIO<0> (U23.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.101ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<0> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      6.984ns (Levels of Logic = 2)
  Clock Path Delay:     5.415ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.815   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.415ns (1.861ns logic, 3.554ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Data Path: XLXI_1/RD_WRi to ADIO<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.360   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y75.T1      net (fanout=34)       2.279   XLXI_1/RD_WRi
    OLOGIC_X0Y75.TQ      Totq                  0.759   XLXI_1/RD_WRi_inv
                                                       XLXI_1/RD_WRi_inv1_INV_0
    U23.T                net (fanout=1)        0.050   XLXI_1/RD_WRi_inv
    U23.PAD              Tiotp                 3.536   ADIO<0>
                                                       ADIO_0_IOBUF/OBUFT
                                                       ADIO<0>
    -------------------------------------------------  ---------------------------
    Total                                      6.984ns (4.655ns logic, 2.329ns route)
                                                       (66.7% logic, 33.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.386ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/data_out_reg_0 (FF)
  Destination:          ADIO<0> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      5.552ns (Levels of Logic = 1)
  Clock Path Delay:     5.562ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/data_out_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X3Y82.CLK      net (fanout=155)      2.962   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.562ns (1.861ns logic, 3.701ns route)
                                                       (33.5% logic, 66.5% route)

  Maximum Data Path: XLXI_1/data_out_reg_0 to ADIO<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y82.YQ       Tcko                  0.340   XLXI_1/data_out_reg<1>
                                                       XLXI_1/data_out_reg_0
    U23.O                net (fanout=1)        1.676   XLXI_1/data_out_reg<0>
    U23.PAD              Tioop                 3.536   ADIO<0>
                                                       ADIO_0_IOBUF/OBUFT
                                                       ADIO<0>
    -------------------------------------------------  ---------------------------
    Total                                      5.552ns (3.876ns logic, 1.676ns route)
                                                       (69.8% logic, 30.2% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "ADIO<0>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point ADIO<0> (U23.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  10.979ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<0> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      6.421ns (Levels of Logic = 2)
  Clock Path Delay:     4.558ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.252   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.558ns (1.627ns logic, 2.931ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: XLXI_1/RD_WRi to ADIO<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.331   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y75.T1      net (fanout=34)       2.096   XLXI_1/RD_WRi
    OLOGIC_X0Y75.TQ      Totq                  0.698   XLXI_1/RD_WRi_inv
                                                       XLXI_1/RD_WRi_inv1_INV_0
    U23.T                net (fanout=1)        0.046   XLXI_1/RD_WRi_inv
    U23.PAD              Tiotp                 3.250   ADIO<0>
                                                       ADIO_0_IOBUF/OBUFT
                                                       ADIO<0>
    -------------------------------------------------  ---------------------------
    Total                                      6.421ns (4.279ns logic, 2.142ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  9.780ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/data_out_reg_0 (FF)
  Destination:          ADIO<0> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      5.105ns (Levels of Logic = 1)
  Clock Path Delay:     4.675ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/data_out_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X3Y82.CLK      net (fanout=155)      2.369   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.675ns (1.627ns logic, 3.048ns route)
                                                       (34.8% logic, 65.2% route)

  Minimum Data Path: XLXI_1/data_out_reg_0 to ADIO<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y82.YQ       Tcko                  0.313   XLXI_1/data_out_reg<1>
                                                       XLXI_1/data_out_reg_0
    U23.O                net (fanout=1)        1.542   XLXI_1/data_out_reg<0>
    U23.PAD              Tioop                 3.250   ADIO<0>
                                                       ADIO_0_IOBUF/OBUFT
                                                       ADIO<0>
    -------------------------------------------------  ---------------------------
    Total                                      5.105ns (3.563ns logic, 1.542ns route)
                                                       (69.8% logic, 30.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<0>" OFFSET = IN 5 ns BEFORE COMP "clkb";

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -1.599ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_1/data_reg_0 (SLICE_X14Y75.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.599ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ADIO<0> (PAD)
  Destination:          XLXI_1/data_reg_0 (FF)
  Destination Clock:    clkb_BUFGP rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      3.030ns (Levels of Logic = 1)
  Clock Path Delay:     4.629ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ADIO<0> to XLXI_1/data_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.919   ADIO<0>
                                                       ADIO<0>
                                                       ADIO_0_IOBUF/IBUF
    SLICE_X14Y75.BY      net (fanout=2)        1.831   N278
    SLICE_X14Y75.CLK     Tdick                 0.280   XLXI_1/data_reg<1>
                                                       XLXI_1/data_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      3.030ns (1.199ns logic, 1.831ns route)
                                                       (39.6% logic, 60.4% route)

  Minimum Clock Path: clkb to XLXI_1/data_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X14Y75.CLK     net (fanout=155)      2.323   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.629ns (1.627ns logic, 3.002ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/tmp_reg_0 (SLICE_X15Y79.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.901ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ADIO<0> (PAD)
  Destination:          XLXI_1/tmp_reg_0 (FF)
  Destination Clock:    clkb_BUFGP rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      2.722ns (Levels of Logic = 1)
  Clock Path Delay:     4.623ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ADIO<0> to XLXI_1/tmp_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.919   ADIO<0>
                                                       ADIO<0>
                                                       ADIO_0_IOBUF/IBUF
    SLICE_X15Y79.BY      net (fanout=2)        1.511   N278
    SLICE_X15Y79.CLK     Tdick                 0.292   XLXI_1/tmp_reg<0>
                                                       XLXI_1/tmp_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      2.722ns (1.211ns logic, 1.511ns route)
                                                       (44.5% logic, 55.5% route)

  Minimum Clock Path: clkb to XLXI_1/tmp_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X15Y79.CLK     net (fanout=155)      2.317   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.623ns (1.627ns logic, 2.996ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "ADIO<0>" OFFSET = IN 5 ns BEFORE COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point XLXI_1/tmp_reg_0 (SLICE_X15Y79.BY), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -3.412ns (data path - clock path + uncertainty)
  Source:               ADIO<0> (PAD)
  Destination:          XLXI_1/tmp_reg_0 (FF)
  Destination Clock:    clkb_BUFGP rising at 0.000ns
  Data Path Delay:      2.085ns (Levels of Logic = 1)
  Clock Path Delay:     5.497ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ADIO<0> to XLXI_1/tmp_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.763   ADIO<0>
                                                       ADIO<0>
                                                       ADIO_0_IOBUF/IBUF
    SLICE_X15Y79.BY      net (fanout=2)        1.390   N278
    SLICE_X15Y79.CLK     Tckdi       (-Th)     0.068   XLXI_1/tmp_reg<0>
                                                       XLXI_1/tmp_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      2.085ns (0.695ns logic, 1.390ns route)
                                                       (33.3% logic, 66.7% route)

  Maximum Clock Path: clkb to XLXI_1/tmp_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X15Y79.CLK     net (fanout=155)      2.897   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.497ns (1.861ns logic, 3.636ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/data_reg_0 (SLICE_X14Y75.BY), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -3.138ns (data path - clock path + uncertainty)
  Source:               ADIO<0> (PAD)
  Destination:          XLXI_1/data_reg_0 (FF)
  Destination Clock:    clkb_BUFGP rising at 0.000ns
  Data Path Delay:      2.366ns (Levels of Logic = 1)
  Clock Path Delay:     5.504ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ADIO<0> to XLXI_1/data_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.763   ADIO<0>
                                                       ADIO<0>
                                                       ADIO_0_IOBUF/IBUF
    SLICE_X14Y75.BY      net (fanout=2)        1.684   N278
    SLICE_X14Y75.CLK     Tckdi       (-Th)     0.081   XLXI_1/data_reg<1>
                                                       XLXI_1/data_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      2.366ns (0.682ns logic, 1.684ns route)
                                                       (28.8% logic, 71.2% route)

  Maximum Clock Path: clkb to XLXI_1/data_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X14Y75.CLK     net (fanout=155)      2.904   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.504ns (1.861ns logic, 3.643ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<10>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  12.393ns.
--------------------------------------------------------------------------------

Paths for end point ADIO<10> (T19.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.107ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<10> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      6.978ns (Levels of Logic = 2)
  Clock Path Delay:     5.415ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.815   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.415ns (1.861ns logic, 3.554ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Data Path: XLXI_1/RD_WRi to ADIO<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.360   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y66.T1      net (fanout=34)       2.293   XLXI_1/RD_WRi
    OLOGIC_X0Y66.TQ      Totq                  0.759   XLXI_1/RD_WRi_inv1_INV_0_split_21
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_21
    T19.T                net (fanout=1)        0.050   XLXI_1/RD_WRi_inv1_INV_0_split_21
    T19.PAD              Tiotp                 3.516   ADIO<10>
                                                       ADIO_10_IOBUF/OBUFT
                                                       ADIO<10>
    -------------------------------------------------  ---------------------------
    Total                                      6.978ns (4.635ns logic, 2.343ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.407ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/data_out_reg_10 (FF)
  Destination:          ADIO<10> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      5.532ns (Levels of Logic = 1)
  Clock Path Delay:     5.561ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/data_out_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X6Y70.CLK      net (fanout=155)      2.961   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.561ns (1.861ns logic, 3.700ns route)
                                                       (33.5% logic, 66.5% route)

  Maximum Data Path: XLXI_1/data_out_reg_10 to ADIO<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y70.YQ       Tcko                  0.360   XLXI_1/data_out_reg<11>
                                                       XLXI_1/data_out_reg_10
    T19.O                net (fanout=1)        1.656   XLXI_1/data_out_reg<10>
    T19.PAD              Tioop                 3.516   ADIO<10>
                                                       ADIO_10_IOBUF/OBUFT
                                                       ADIO<10>
    -------------------------------------------------  ---------------------------
    Total                                      5.532ns (3.876ns logic, 1.656ns route)
                                                       (70.1% logic, 29.9% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "ADIO<10>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point ADIO<10> (T19.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  10.976ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<10> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      6.418ns (Levels of Logic = 2)
  Clock Path Delay:     4.558ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.252   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.558ns (1.627ns logic, 2.931ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: XLXI_1/RD_WRi to ADIO<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.331   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y66.T1      net (fanout=34)       2.110   XLXI_1/RD_WRi
    OLOGIC_X0Y66.TQ      Totq                  0.698   XLXI_1/RD_WRi_inv1_INV_0_split_21
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_21
    T19.T                net (fanout=1)        0.046   XLXI_1/RD_WRi_inv1_INV_0_split_21
    T19.PAD              Tiotp                 3.233   ADIO<10>
                                                       ADIO_10_IOBUF/OBUFT
                                                       ADIO<10>
    -------------------------------------------------  ---------------------------
    Total                                      6.418ns (4.262ns logic, 2.156ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  9.762ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/data_out_reg_10 (FF)
  Destination:          ADIO<10> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      5.088ns (Levels of Logic = 1)
  Clock Path Delay:     4.674ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/data_out_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X6Y70.CLK      net (fanout=155)      2.368   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.674ns (1.627ns logic, 3.047ns route)
                                                       (34.8% logic, 65.2% route)

  Minimum Data Path: XLXI_1/data_out_reg_10 to ADIO<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y70.YQ       Tcko                  0.331   XLXI_1/data_out_reg<11>
                                                       XLXI_1/data_out_reg_10
    T19.O                net (fanout=1)        1.524   XLXI_1/data_out_reg<10>
    T19.PAD              Tioop                 3.233   ADIO<10>
                                                       ADIO_10_IOBUF/OBUFT
                                                       ADIO<10>
    -------------------------------------------------  ---------------------------
    Total                                      5.088ns (3.564ns logic, 1.524ns route)
                                                       (70.0% logic, 30.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<10>" OFFSET = IN 5 ns BEFORE COMP "clkb";

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -2.340ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_1/data_reg_10 (SLICE_X6Y69.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.340ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ADIO<10> (PAD)
  Destination:          XLXI_1/data_reg_10 (FF)
  Destination Clock:    clkb_BUFGP rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      2.336ns (Levels of Logic = 1)
  Clock Path Delay:     4.676ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ADIO<10> to XLXI_1/data_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T19.I                Tiopi                 0.899   ADIO<10>
                                                       ADIO<10>
                                                       ADIO_10_IOBUF/IBUF
    SLICE_X6Y69.BY       net (fanout=1)        1.157   N268
    SLICE_X6Y69.CLK      Tdick                 0.280   XLXI_1/data_reg<11>
                                                       XLXI_1/data_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      2.336ns (1.179ns logic, 1.157ns route)
                                                       (50.5% logic, 49.5% route)

  Minimum Clock Path: clkb to XLXI_1/data_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X6Y69.CLK      net (fanout=155)      2.370   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.676ns (1.627ns logic, 3.049ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "ADIO<10>" OFFSET = IN 5 ns BEFORE COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point XLXI_1/data_reg_10 (SLICE_X6Y69.BY), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -3.833ns (data path - clock path + uncertainty)
  Source:               ADIO<10> (PAD)
  Destination:          XLXI_1/data_reg_10 (FF)
  Destination Clock:    clkb_BUFGP rising at 0.000ns
  Data Path Delay:      1.730ns (Levels of Logic = 1)
  Clock Path Delay:     5.563ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ADIO<10> to XLXI_1/data_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T19.I                Tiopi                 0.746   ADIO<10>
                                                       ADIO<10>
                                                       ADIO_10_IOBUF/IBUF
    SLICE_X6Y69.BY       net (fanout=1)        1.065   N268
    SLICE_X6Y69.CLK      Tckdi       (-Th)     0.081   XLXI_1/data_reg<11>
                                                       XLXI_1/data_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      1.730ns (0.665ns logic, 1.065ns route)
                                                       (38.4% logic, 61.6% route)

  Maximum Clock Path: clkb to XLXI_1/data_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X6Y69.CLK      net (fanout=155)      2.963   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.563ns (1.861ns logic, 3.702ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<11>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  12.493ns.
--------------------------------------------------------------------------------

Paths for end point ADIO<11> (T20.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.007ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<11> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      7.078ns (Levels of Logic = 2)
  Clock Path Delay:     5.415ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.815   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.415ns (1.861ns logic, 3.554ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Data Path: XLXI_1/RD_WRi to ADIO<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.360   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y68.T1      net (fanout=34)       2.396   XLXI_1/RD_WRi
    OLOGIC_X0Y68.TQ      Totq                  0.759   XLXI_1/RD_WRi_inv1_INV_0_split_20
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_20
    T20.T                net (fanout=1)        0.050   XLXI_1/RD_WRi_inv1_INV_0_split_20
    T20.PAD              Tiotp                 3.513   ADIO<11>
                                                       ADIO_11_IOBUF/OBUFT
                                                       ADIO<11>
    -------------------------------------------------  ---------------------------
    Total                                      7.078ns (4.632ns logic, 2.446ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.420ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/data_out_reg_11 (FF)
  Destination:          ADIO<11> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      5.519ns (Levels of Logic = 1)
  Clock Path Delay:     5.561ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/data_out_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X6Y70.CLK      net (fanout=155)      2.961   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.561ns (1.861ns logic, 3.700ns route)
                                                       (33.5% logic, 66.5% route)

  Maximum Data Path: XLXI_1/data_out_reg_11 to ADIO<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y70.XQ       Tcko                  0.360   XLXI_1/data_out_reg<11>
                                                       XLXI_1/data_out_reg_11
    T20.O                net (fanout=1)        1.646   XLXI_1/data_out_reg<11>
    T20.PAD              Tioop                 3.513   ADIO<11>
                                                       ADIO_11_IOBUF/OBUFT
                                                       ADIO<11>
    -------------------------------------------------  ---------------------------
    Total                                      5.519ns (3.873ns logic, 1.646ns route)
                                                       (70.2% logic, 29.8% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "ADIO<11>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point ADIO<11> (T20.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  11.068ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<11> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      6.510ns (Levels of Logic = 2)
  Clock Path Delay:     4.558ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.252   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.558ns (1.627ns logic, 2.931ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: XLXI_1/RD_WRi to ADIO<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.331   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y68.T1      net (fanout=34)       2.204   XLXI_1/RD_WRi
    OLOGIC_X0Y68.TQ      Totq                  0.698   XLXI_1/RD_WRi_inv1_INV_0_split_20
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_20
    T20.T                net (fanout=1)        0.046   XLXI_1/RD_WRi_inv1_INV_0_split_20
    T20.PAD              Tiotp                 3.231   ADIO<11>
                                                       ADIO_11_IOBUF/OBUFT
                                                       ADIO<11>
    -------------------------------------------------  ---------------------------
    Total                                      6.510ns (4.260ns logic, 2.250ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  9.750ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/data_out_reg_11 (FF)
  Destination:          ADIO<11> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      5.076ns (Levels of Logic = 1)
  Clock Path Delay:     4.674ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/data_out_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X6Y70.CLK      net (fanout=155)      2.368   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.674ns (1.627ns logic, 3.047ns route)
                                                       (34.8% logic, 65.2% route)

  Minimum Data Path: XLXI_1/data_out_reg_11 to ADIO<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y70.XQ       Tcko                  0.331   XLXI_1/data_out_reg<11>
                                                       XLXI_1/data_out_reg_11
    T20.O                net (fanout=1)        1.514   XLXI_1/data_out_reg<11>
    T20.PAD              Tioop                 3.231   ADIO<11>
                                                       ADIO_11_IOBUF/OBUFT
                                                       ADIO<11>
    -------------------------------------------------  ---------------------------
    Total                                      5.076ns (3.562ns logic, 1.514ns route)
                                                       (70.2% logic, 29.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<11>" OFFSET = IN 5 ns BEFORE COMP "clkb";

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -2.510ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_1/data_reg_11 (SLICE_X6Y69.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.510ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ADIO<11> (PAD)
  Destination:          XLXI_1/data_reg_11 (FF)
  Destination Clock:    clkb_BUFGP rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      2.166ns (Levels of Logic = 1)
  Clock Path Delay:     4.676ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ADIO<11> to XLXI_1/data_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T20.I                Tiopi                 0.896   ADIO<11>
                                                       ADIO<11>
                                                       ADIO_11_IOBUF/IBUF
    SLICE_X6Y69.BX       net (fanout=1)        0.991   N267
    SLICE_X6Y69.CLK      Tdick                 0.279   XLXI_1/data_reg<11>
                                                       XLXI_1/data_reg_11
    -------------------------------------------------  ---------------------------
    Total                                      2.166ns (1.175ns logic, 0.991ns route)
                                                       (54.2% logic, 45.8% route)

  Minimum Clock Path: clkb to XLXI_1/data_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X6Y69.CLK      net (fanout=155)      2.370   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.676ns (1.627ns logic, 3.049ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "ADIO<11>" OFFSET = IN 5 ns BEFORE COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point XLXI_1/data_reg_11 (SLICE_X6Y69.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -3.989ns (data path - clock path + uncertainty)
  Source:               ADIO<11> (PAD)
  Destination:          XLXI_1/data_reg_11 (FF)
  Destination Clock:    clkb_BUFGP rising at 0.000ns
  Data Path Delay:      1.574ns (Levels of Logic = 1)
  Clock Path Delay:     5.563ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ADIO<11> to XLXI_1/data_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T20.I                Tiopi                 0.744   ADIO<11>
                                                       ADIO<11>
                                                       ADIO_11_IOBUF/IBUF
    SLICE_X6Y69.BX       net (fanout=1)        0.912   N267
    SLICE_X6Y69.CLK      Tckdi       (-Th)     0.082   XLXI_1/data_reg<11>
                                                       XLXI_1/data_reg_11
    -------------------------------------------------  ---------------------------
    Total                                      1.574ns (0.662ns logic, 0.912ns route)
                                                       (42.1% logic, 57.9% route)

  Maximum Clock Path: clkb to XLXI_1/data_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X6Y69.CLK      net (fanout=155)      2.963   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.563ns (1.861ns logic, 3.702ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<12>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  12.496ns.
--------------------------------------------------------------------------------

Paths for end point ADIO<12> (T21.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.004ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<12> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      7.081ns (Levels of Logic = 2)
  Clock Path Delay:     5.415ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.815   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.415ns (1.861ns logic, 3.554ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Data Path: XLXI_1/RD_WRi to ADIO<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.360   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y69.T1      net (fanout=34)       2.396   XLXI_1/RD_WRi
    OLOGIC_X0Y69.TQ      Totq                  0.759   XLXI_1/RD_WRi_inv1_INV_0_split_19
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_19
    T21.T                net (fanout=1)        0.050   XLXI_1/RD_WRi_inv1_INV_0_split_19
    T21.PAD              Tiotp                 3.516   ADIO<12>
                                                       ADIO_12_IOBUF/OBUFT
                                                       ADIO<12>
    -------------------------------------------------  ---------------------------
    Total                                      7.081ns (4.635ns logic, 2.446ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.177ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/data_out_reg_12 (FF)
  Destination:          ADIO<12> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      5.767ns (Levels of Logic = 1)
  Clock Path Delay:     5.556ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/data_out_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X6Y87.CLK      net (fanout=155)      2.956   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.556ns (1.861ns logic, 3.695ns route)
                                                       (33.5% logic, 66.5% route)

  Maximum Data Path: XLXI_1/data_out_reg_12 to ADIO<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y87.YQ       Tcko                  0.360   XLXI_1/data_out_reg<13>
                                                       XLXI_1/data_out_reg_12
    T21.O                net (fanout=1)        1.891   XLXI_1/data_out_reg<12>
    T21.PAD              Tioop                 3.516   ADIO<12>
                                                       ADIO_12_IOBUF/OBUFT
                                                       ADIO<12>
    -------------------------------------------------  ---------------------------
    Total                                      5.767ns (3.876ns logic, 1.891ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "ADIO<12>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point ADIO<12> (T21.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  11.071ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<12> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      6.513ns (Levels of Logic = 2)
  Clock Path Delay:     4.558ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.252   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.558ns (1.627ns logic, 2.931ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: XLXI_1/RD_WRi to ADIO<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.331   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y69.T1      net (fanout=34)       2.204   XLXI_1/RD_WRi
    OLOGIC_X0Y69.TQ      Totq                  0.698   XLXI_1/RD_WRi_inv1_INV_0_split_19
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_19
    T21.T                net (fanout=1)        0.046   XLXI_1/RD_WRi_inv1_INV_0_split_19
    T21.PAD              Tiotp                 3.234   ADIO<12>
                                                       ADIO_12_IOBUF/OBUFT
                                                       ADIO<12>
    -------------------------------------------------  ---------------------------
    Total                                      6.513ns (4.263ns logic, 2.250ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  9.975ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/data_out_reg_12 (FF)
  Destination:          ADIO<12> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      5.304ns (Levels of Logic = 1)
  Clock Path Delay:     4.671ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/data_out_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X6Y87.CLK      net (fanout=155)      2.365   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.671ns (1.627ns logic, 3.044ns route)
                                                       (34.8% logic, 65.2% route)

  Minimum Data Path: XLXI_1/data_out_reg_12 to ADIO<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y87.YQ       Tcko                  0.331   XLXI_1/data_out_reg<13>
                                                       XLXI_1/data_out_reg_12
    T21.O                net (fanout=1)        1.739   XLXI_1/data_out_reg<12>
    T21.PAD              Tioop                 3.234   ADIO<12>
                                                       ADIO_12_IOBUF/OBUFT
                                                       ADIO<12>
    -------------------------------------------------  ---------------------------
    Total                                      5.304ns (3.565ns logic, 1.739ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<12>" OFFSET = IN 5 ns BEFORE COMP "clkb";

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -2.492ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_1/data_reg_12 (SLICE_X7Y69.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.492ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ADIO<12> (PAD)
  Destination:          XLXI_1/data_reg_12 (FF)
  Destination Clock:    clkb_BUFGP rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      2.184ns (Levels of Logic = 1)
  Clock Path Delay:     4.676ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ADIO<12> to XLXI_1/data_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T21.I                Tiopi                 0.899   ADIO<12>
                                                       ADIO<12>
                                                       ADIO_12_IOBUF/IBUF
    SLICE_X7Y69.BY       net (fanout=1)        0.993   N266
    SLICE_X7Y69.CLK      Tdick                 0.292   XLXI_1/data_reg<13>
                                                       XLXI_1/data_reg_12
    -------------------------------------------------  ---------------------------
    Total                                      2.184ns (1.191ns logic, 0.993ns route)
                                                       (54.5% logic, 45.5% route)

  Minimum Clock Path: clkb to XLXI_1/data_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X7Y69.CLK      net (fanout=155)      2.370   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.676ns (1.627ns logic, 3.049ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "ADIO<12>" OFFSET = IN 5 ns BEFORE COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point XLXI_1/data_reg_12 (SLICE_X7Y69.BY), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -3.970ns (data path - clock path + uncertainty)
  Source:               ADIO<12> (PAD)
  Destination:          XLXI_1/data_reg_12 (FF)
  Destination Clock:    clkb_BUFGP rising at 0.000ns
  Data Path Delay:      1.593ns (Levels of Logic = 1)
  Clock Path Delay:     5.563ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ADIO<12> to XLXI_1/data_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T21.I                Tiopi                 0.747   ADIO<12>
                                                       ADIO<12>
                                                       ADIO_12_IOBUF/IBUF
    SLICE_X7Y69.BY       net (fanout=1)        0.914   N266
    SLICE_X7Y69.CLK      Tckdi       (-Th)     0.068   XLXI_1/data_reg<13>
                                                       XLXI_1/data_reg_12
    -------------------------------------------------  ---------------------------
    Total                                      1.593ns (0.679ns logic, 0.914ns route)
                                                       (42.6% logic, 57.4% route)

  Maximum Clock Path: clkb to XLXI_1/data_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X7Y69.CLK      net (fanout=155)      2.963   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.563ns (1.861ns logic, 3.702ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<13>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  12.322ns.
--------------------------------------------------------------------------------

Paths for end point ADIO<13> (T23.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.178ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<13> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      6.907ns (Levels of Logic = 2)
  Clock Path Delay:     5.415ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.815   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.415ns (1.861ns logic, 3.554ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Data Path: XLXI_1/RD_WRi to ADIO<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.360   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y80.T1      net (fanout=34)       2.209   XLXI_1/RD_WRi
    OLOGIC_X0Y80.TQ      Totq                  0.759   XLXI_1/RD_WRi_inv1_INV_0_split_18
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_18
    T23.T                net (fanout=1)        0.050   XLXI_1/RD_WRi_inv1_INV_0_split_18
    T23.PAD              Tiotp                 3.529   ADIO<13>
                                                       ADIO_13_IOBUF/OBUFT
                                                       ADIO<13>
    -------------------------------------------------  ---------------------------
    Total                                      6.907ns (4.648ns logic, 2.259ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.223ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/data_out_reg_13 (FF)
  Destination:          ADIO<13> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      5.721ns (Levels of Logic = 1)
  Clock Path Delay:     5.556ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/data_out_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X6Y87.CLK      net (fanout=155)      2.956   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.556ns (1.861ns logic, 3.695ns route)
                                                       (33.5% logic, 66.5% route)

  Maximum Data Path: XLXI_1/data_out_reg_13 to ADIO<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y87.XQ       Tcko                  0.360   XLXI_1/data_out_reg<13>
                                                       XLXI_1/data_out_reg_13
    T23.O                net (fanout=1)        1.832   XLXI_1/data_out_reg<13>
    T23.PAD              Tioop                 3.529   ADIO<13>
                                                       ADIO_13_IOBUF/OBUFT
                                                       ADIO<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.721ns (3.889ns logic, 1.832ns route)
                                                       (68.0% logic, 32.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "ADIO<13>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point ADIO<13> (T23.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  10.911ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<13> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      6.353ns (Levels of Logic = 2)
  Clock Path Delay:     4.558ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.252   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.558ns (1.627ns logic, 2.931ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: XLXI_1/RD_WRi to ADIO<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.331   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y80.T1      net (fanout=34)       2.033   XLXI_1/RD_WRi
    OLOGIC_X0Y80.TQ      Totq                  0.698   XLXI_1/RD_WRi_inv1_INV_0_split_18
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_18
    T23.T                net (fanout=1)        0.046   XLXI_1/RD_WRi_inv1_INV_0_split_18
    T23.PAD              Tiotp                 3.245   ADIO<13>
                                                       ADIO_13_IOBUF/OBUFT
                                                       ADIO<13>
    -------------------------------------------------  ---------------------------
    Total                                      6.353ns (4.274ns logic, 2.079ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  9.933ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/data_out_reg_13 (FF)
  Destination:          ADIO<13> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      5.262ns (Levels of Logic = 1)
  Clock Path Delay:     4.671ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/data_out_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X6Y87.CLK      net (fanout=155)      2.365   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.671ns (1.627ns logic, 3.044ns route)
                                                       (34.8% logic, 65.2% route)

  Minimum Data Path: XLXI_1/data_out_reg_13 to ADIO<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y87.XQ       Tcko                  0.331   XLXI_1/data_out_reg<13>
                                                       XLXI_1/data_out_reg_13
    T23.O                net (fanout=1)        1.686   XLXI_1/data_out_reg<13>
    T23.PAD              Tioop                 3.245   ADIO<13>
                                                       ADIO_13_IOBUF/OBUFT
                                                       ADIO<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.262ns (3.576ns logic, 1.686ns route)
                                                       (68.0% logic, 32.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<13>" OFFSET = IN 5 ns BEFORE COMP "clkb";

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -2.070ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_1/data_reg_13 (SLICE_X7Y69.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.070ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ADIO<13> (PAD)
  Destination:          XLXI_1/data_reg_13 (FF)
  Destination Clock:    clkb_BUFGP rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      2.606ns (Levels of Logic = 1)
  Clock Path Delay:     4.676ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ADIO<13> to XLXI_1/data_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T23.I                Tiopi                 0.912   ADIO<13>
                                                       ADIO<13>
                                                       ADIO_13_IOBUF/IBUF
    SLICE_X7Y69.BX       net (fanout=1)        1.413   N265
    SLICE_X7Y69.CLK      Tdick                 0.281   XLXI_1/data_reg<13>
                                                       XLXI_1/data_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      2.606ns (1.193ns logic, 1.413ns route)
                                                       (45.8% logic, 54.2% route)

  Minimum Clock Path: clkb to XLXI_1/data_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X7Y69.CLK      net (fanout=155)      2.370   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.676ns (1.627ns logic, 3.049ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "ADIO<13>" OFFSET = IN 5 ns BEFORE COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point XLXI_1/data_reg_13 (SLICE_X7Y69.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -3.584ns (data path - clock path + uncertainty)
  Source:               ADIO<13> (PAD)
  Destination:          XLXI_1/data_reg_13 (FF)
  Destination Clock:    clkb_BUFGP rising at 0.000ns
  Data Path Delay:      1.979ns (Levels of Logic = 1)
  Clock Path Delay:     5.563ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ADIO<13> to XLXI_1/data_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T23.I                Tiopi                 0.758   ADIO<13>
                                                       ADIO<13>
                                                       ADIO_13_IOBUF/IBUF
    SLICE_X7Y69.BX       net (fanout=1)        1.300   N265
    SLICE_X7Y69.CLK      Tckdi       (-Th)     0.079   XLXI_1/data_reg<13>
                                                       XLXI_1/data_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      1.979ns (0.679ns logic, 1.300ns route)
                                                       (34.3% logic, 65.7% route)

  Maximum Clock Path: clkb to XLXI_1/data_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X7Y69.CLK      net (fanout=155)      2.963   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.563ns (1.861ns logic, 3.702ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<14>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  12.326ns.
--------------------------------------------------------------------------------

Paths for end point ADIO<14> (T24.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.174ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<14> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      6.911ns (Levels of Logic = 2)
  Clock Path Delay:     5.415ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.815   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.415ns (1.861ns logic, 3.554ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Data Path: XLXI_1/RD_WRi to ADIO<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.360   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y81.T1      net (fanout=34)       2.209   XLXI_1/RD_WRi
    OLOGIC_X0Y81.TQ      Totq                  0.759   XLXI_1/RD_WRi_inv1_INV_0_split_17
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_17
    T24.T                net (fanout=1)        0.050   XLXI_1/RD_WRi_inv1_INV_0_split_17
    T24.PAD              Tiotp                 3.533   ADIO<14>
                                                       ADIO_14_IOBUF/OBUFT
                                                       ADIO<14>
    -------------------------------------------------  ---------------------------
    Total                                      6.911ns (4.652ns logic, 2.259ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.897ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/data_out_reg_14 (FF)
  Destination:          ADIO<14> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      6.051ns (Levels of Logic = 1)
  Clock Path Delay:     5.552ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/data_out_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X4Y99.CLK      net (fanout=155)      2.952   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.552ns (1.861ns logic, 3.691ns route)
                                                       (33.5% logic, 66.5% route)

  Maximum Data Path: XLXI_1/data_out_reg_14 to ADIO<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y99.YQ       Tcko                  0.360   XLXI_1/data_out_reg<15>
                                                       XLXI_1/data_out_reg_14
    T24.O                net (fanout=1)        2.158   XLXI_1/data_out_reg<14>
    T24.PAD              Tioop                 3.533   ADIO<14>
                                                       ADIO_14_IOBUF/OBUFT
                                                       ADIO<14>
    -------------------------------------------------  ---------------------------
    Total                                      6.051ns (3.893ns logic, 2.158ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "ADIO<14>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point ADIO<14> (T24.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  10.914ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<14> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      6.356ns (Levels of Logic = 2)
  Clock Path Delay:     4.558ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.252   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.558ns (1.627ns logic, 2.931ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: XLXI_1/RD_WRi to ADIO<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.331   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y81.T1      net (fanout=34)       2.033   XLXI_1/RD_WRi
    OLOGIC_X0Y81.TQ      Totq                  0.698   XLXI_1/RD_WRi_inv1_INV_0_split_17
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_17
    T24.T                net (fanout=1)        0.046   XLXI_1/RD_WRi_inv1_INV_0_split_17
    T24.PAD              Tiotp                 3.248   ADIO<14>
                                                       ADIO_14_IOBUF/OBUFT
                                                       ADIO<14>
    -------------------------------------------------  ---------------------------
    Total                                      6.356ns (4.277ns logic, 2.079ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  10.233ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/data_out_reg_14 (FF)
  Destination:          ADIO<14> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      5.565ns (Levels of Logic = 1)
  Clock Path Delay:     4.668ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/data_out_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X4Y99.CLK      net (fanout=155)      2.362   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.668ns (1.627ns logic, 3.041ns route)
                                                       (34.9% logic, 65.1% route)

  Minimum Data Path: XLXI_1/data_out_reg_14 to ADIO<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y99.YQ       Tcko                  0.331   XLXI_1/data_out_reg<15>
                                                       XLXI_1/data_out_reg_14
    T24.O                net (fanout=1)        1.986   XLXI_1/data_out_reg<14>
    T24.PAD              Tioop                 3.248   ADIO<14>
                                                       ADIO_14_IOBUF/OBUFT
                                                       ADIO<14>
    -------------------------------------------------  ---------------------------
    Total                                      5.565ns (3.579ns logic, 1.986ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<14>" OFFSET = IN 5 ns BEFORE COMP "clkb";

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -2.046ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_1/data_reg_14 (SLICE_X7Y73.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.046ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ADIO<14> (PAD)
  Destination:          XLXI_1/data_reg_14 (FF)
  Destination Clock:    clkb_BUFGP rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      2.626ns (Levels of Logic = 1)
  Clock Path Delay:     4.672ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ADIO<14> to XLXI_1/data_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T24.I                Tiopi                 0.916   ADIO<14>
                                                       ADIO<14>
                                                       ADIO_14_IOBUF/IBUF
    SLICE_X7Y73.BY       net (fanout=1)        1.418   N264
    SLICE_X7Y73.CLK      Tdick                 0.292   XLXI_1/data_reg<15>
                                                       XLXI_1/data_reg_14
    -------------------------------------------------  ---------------------------
    Total                                      2.626ns (1.208ns logic, 1.418ns route)
                                                       (46.0% logic, 54.0% route)

  Minimum Clock Path: clkb to XLXI_1/data_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X7Y73.CLK      net (fanout=155)      2.366   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.672ns (1.627ns logic, 3.045ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "ADIO<14>" OFFSET = IN 5 ns BEFORE COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point XLXI_1/data_reg_14 (SLICE_X7Y73.BY), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -3.560ns (data path - clock path + uncertainty)
  Source:               ADIO<14> (PAD)
  Destination:          XLXI_1/data_reg_14 (FF)
  Destination Clock:    clkb_BUFGP rising at 0.000ns
  Data Path Delay:      1.998ns (Levels of Logic = 1)
  Clock Path Delay:     5.558ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ADIO<14> to XLXI_1/data_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T24.I                Tiopi                 0.761   ADIO<14>
                                                       ADIO<14>
                                                       ADIO_14_IOBUF/IBUF
    SLICE_X7Y73.BY       net (fanout=1)        1.305   N264
    SLICE_X7Y73.CLK      Tckdi       (-Th)     0.068   XLXI_1/data_reg<15>
                                                       XLXI_1/data_reg_14
    -------------------------------------------------  ---------------------------
    Total                                      1.998ns (0.693ns logic, 1.305ns route)
                                                       (34.7% logic, 65.3% route)

  Maximum Clock Path: clkb to XLXI_1/data_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X7Y73.CLK      net (fanout=155)      2.958   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.558ns (1.861ns logic, 3.697ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<15>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  12.360ns.
--------------------------------------------------------------------------------

Paths for end point ADIO<15> (T26.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.140ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<15> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      6.945ns (Levels of Logic = 2)
  Clock Path Delay:     5.415ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.815   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.415ns (1.861ns logic, 3.554ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Data Path: XLXI_1/RD_WRi to ADIO<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.360   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y77.T1      net (fanout=34)       2.230   XLXI_1/RD_WRi
    OLOGIC_X0Y77.TQ      Totq                  0.759   XLXI_1/RD_WRi_inv1_INV_0_split_16
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_16
    T26.T                net (fanout=1)        0.050   XLXI_1/RD_WRi_inv1_INV_0_split_16
    T26.PAD              Tiotp                 3.546   ADIO<15>
                                                       ADIO_15_IOBUF/OBUFT
                                                       ADIO<15>
    -------------------------------------------------  ---------------------------
    Total                                      6.945ns (4.665ns logic, 2.280ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.952ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/data_out_reg_15 (FF)
  Destination:          ADIO<15> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      5.996ns (Levels of Logic = 1)
  Clock Path Delay:     5.552ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/data_out_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X4Y99.CLK      net (fanout=155)      2.952   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.552ns (1.861ns logic, 3.691ns route)
                                                       (33.5% logic, 66.5% route)

  Maximum Data Path: XLXI_1/data_out_reg_15 to ADIO<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y99.XQ       Tcko                  0.360   XLXI_1/data_out_reg<15>
                                                       XLXI_1/data_out_reg_15
    T26.O                net (fanout=1)        2.090   XLXI_1/data_out_reg<15>
    T26.PAD              Tioop                 3.546   ADIO<15>
                                                       ADIO_15_IOBUF/OBUFT
                                                       ADIO<15>
    -------------------------------------------------  ---------------------------
    Total                                      5.996ns (3.906ns logic, 2.090ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "ADIO<15>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point ADIO<15> (T26.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  10.943ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<15> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      6.385ns (Levels of Logic = 2)
  Clock Path Delay:     4.558ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.252   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.558ns (1.627ns logic, 2.931ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: XLXI_1/RD_WRi to ADIO<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.331   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y77.T1      net (fanout=34)       2.051   XLXI_1/RD_WRi
    OLOGIC_X0Y77.TQ      Totq                  0.698   XLXI_1/RD_WRi_inv1_INV_0_split_16
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_16
    T26.T                net (fanout=1)        0.046   XLXI_1/RD_WRi_inv1_INV_0_split_16
    T26.PAD              Tiotp                 3.259   ADIO<15>
                                                       ADIO_15_IOBUF/OBUFT
                                                       ADIO<15>
    -------------------------------------------------  ---------------------------
    Total                                      6.385ns (4.288ns logic, 2.097ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  10.180ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/data_out_reg_15 (FF)
  Destination:          ADIO<15> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      5.512ns (Levels of Logic = 1)
  Clock Path Delay:     4.668ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/data_out_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X4Y99.CLK      net (fanout=155)      2.362   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.668ns (1.627ns logic, 3.041ns route)
                                                       (34.9% logic, 65.1% route)

  Minimum Data Path: XLXI_1/data_out_reg_15 to ADIO<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y99.XQ       Tcko                  0.331   XLXI_1/data_out_reg<15>
                                                       XLXI_1/data_out_reg_15
    T26.O                net (fanout=1)        1.922   XLXI_1/data_out_reg<15>
    T26.PAD              Tioop                 3.259   ADIO<15>
                                                       ADIO_15_IOBUF/OBUFT
                                                       ADIO<15>
    -------------------------------------------------  ---------------------------
    Total                                      5.512ns (3.590ns logic, 1.922ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<15>" OFFSET = IN 5 ns BEFORE COMP "clkb";

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -2.235ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_1/data_reg_15 (SLICE_X7Y73.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.235ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ADIO<15> (PAD)
  Destination:          XLXI_1/data_reg_15 (FF)
  Destination Clock:    clkb_BUFGP rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      2.437ns (Levels of Logic = 1)
  Clock Path Delay:     4.672ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ADIO<15> to XLXI_1/data_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T26.I                Tiopi                 0.929   ADIO<15>
                                                       ADIO<15>
                                                       ADIO_15_IOBUF/IBUF
    SLICE_X7Y73.BX       net (fanout=1)        1.227   N263
    SLICE_X7Y73.CLK      Tdick                 0.281   XLXI_1/data_reg<15>
                                                       XLXI_1/data_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      2.437ns (1.210ns logic, 1.227ns route)
                                                       (49.7% logic, 50.3% route)

  Minimum Clock Path: clkb to XLXI_1/data_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X7Y73.CLK      net (fanout=155)      2.366   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.672ns (1.627ns logic, 3.045ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "ADIO<15>" OFFSET = IN 5 ns BEFORE COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point XLXI_1/data_reg_15 (SLICE_X7Y73.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -3.736ns (data path - clock path + uncertainty)
  Source:               ADIO<15> (PAD)
  Destination:          XLXI_1/data_reg_15 (FF)
  Destination Clock:    clkb_BUFGP rising at 0.000ns
  Data Path Delay:      1.822ns (Levels of Logic = 1)
  Clock Path Delay:     5.558ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ADIO<15> to XLXI_1/data_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T26.I                Tiopi                 0.772   ADIO<15>
                                                       ADIO<15>
                                                       ADIO_15_IOBUF/IBUF
    SLICE_X7Y73.BX       net (fanout=1)        1.129   N263
    SLICE_X7Y73.CLK      Tckdi       (-Th)     0.079   XLXI_1/data_reg<15>
                                                       XLXI_1/data_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      1.822ns (0.693ns logic, 1.129ns route)
                                                       (38.0% logic, 62.0% route)

  Maximum Clock Path: clkb to XLXI_1/data_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X7Y73.CLK      net (fanout=155)      2.958   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.558ns (1.861ns logic, 3.697ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<16>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  12.315ns.
--------------------------------------------------------------------------------

Paths for end point ADIO<16> (R19.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.185ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<16> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      6.900ns (Levels of Logic = 2)
  Clock Path Delay:     5.415ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.815   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.415ns (1.861ns logic, 3.554ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Data Path: XLXI_1/RD_WRi to ADIO<16>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.360   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y78.T1      net (fanout=34)       2.222   XLXI_1/RD_WRi
    OLOGIC_X0Y78.TQ      Totq                  0.759   XLXI_1/RD_WRi_inv1_INV_0_split_14
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_14
    R19.T                net (fanout=1)        0.050   XLXI_1/RD_WRi_inv1_INV_0_split_14
    R19.PAD              Tiotp                 3.509   ADIO<16>
                                                       ADIO_16_OBUFT
                                                       ADIO<16>
    -------------------------------------------------  ---------------------------
    Total                                      6.900ns (4.628ns logic, 2.272ns route)
                                                       (67.1% logic, 32.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.968ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/data_out_reg_16 (FF)
  Destination:          ADIO<16> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      5.978ns (Levels of Logic = 1)
  Clock Path Delay:     5.554ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/data_out_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X4Y97.CLK      net (fanout=155)      2.954   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.554ns (1.861ns logic, 3.693ns route)
                                                       (33.5% logic, 66.5% route)

  Maximum Data Path: XLXI_1/data_out_reg_16 to ADIO<16>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y97.YQ       Tcko                  0.360   XLXI_1/data_out_reg<17>
                                                       XLXI_1/data_out_reg_16
    R19.O                net (fanout=1)        2.109   XLXI_1/data_out_reg<16>
    R19.PAD              Tioop                 3.509   ADIO<16>
                                                       ADIO_16_OBUFT
                                                       ADIO<16>
    -------------------------------------------------  ---------------------------
    Total                                      5.978ns (3.869ns logic, 2.109ns route)
                                                       (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "ADIO<16>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point ADIO<16> (R19.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  10.905ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<16> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      6.347ns (Levels of Logic = 2)
  Clock Path Delay:     4.558ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.252   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.558ns (1.627ns logic, 2.931ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: XLXI_1/RD_WRi to ADIO<16>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.331   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y78.T1      net (fanout=34)       2.044   XLXI_1/RD_WRi
    OLOGIC_X0Y78.TQ      Totq                  0.698   XLXI_1/RD_WRi_inv1_INV_0_split_14
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_14
    R19.T                net (fanout=1)        0.046   XLXI_1/RD_WRi_inv1_INV_0_split_14
    R19.PAD              Tiotp                 3.228   ADIO<16>
                                                       ADIO_16_OBUFT
                                                       ADIO<16>
    -------------------------------------------------  ---------------------------
    Total                                      6.347ns (4.257ns logic, 2.090ns route)
                                                       (67.1% logic, 32.9% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  10.168ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/data_out_reg_16 (FF)
  Destination:          ADIO<16> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      5.499ns (Levels of Logic = 1)
  Clock Path Delay:     4.669ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/data_out_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X4Y97.CLK      net (fanout=155)      2.363   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.669ns (1.627ns logic, 3.042ns route)
                                                       (34.8% logic, 65.2% route)

  Minimum Data Path: XLXI_1/data_out_reg_16 to ADIO<16>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y97.YQ       Tcko                  0.331   XLXI_1/data_out_reg<17>
                                                       XLXI_1/data_out_reg_16
    R19.O                net (fanout=1)        1.940   XLXI_1/data_out_reg<16>
    R19.PAD              Tioop                 3.228   ADIO<16>
                                                       ADIO_16_OBUFT
                                                       ADIO<16>
    -------------------------------------------------  ---------------------------
    Total                                      5.499ns (3.559ns logic, 1.940ns route)
                                                       (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<16>" OFFSET = IN 5 ns BEFORE COMP "clkb";

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<17>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  12.333ns.
--------------------------------------------------------------------------------

Paths for end point ADIO<17> (R20.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.167ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<17> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      6.918ns (Levels of Logic = 2)
  Clock Path Delay:     5.415ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.815   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.415ns (1.861ns logic, 3.554ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Data Path: XLXI_1/RD_WRi to ADIO<17>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.360   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y79.T1      net (fanout=34)       2.244   XLXI_1/RD_WRi
    OLOGIC_X0Y79.TQ      Totq                  0.759   XLXI_1/RD_WRi_inv1_INV_0_split_13
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_13
    R20.T                net (fanout=1)        0.050   XLXI_1/RD_WRi_inv1_INV_0_split_13
    R20.PAD              Tiotp                 3.505   ADIO<17>
                                                       ADIO_17_OBUFT
                                                       ADIO<17>
    -------------------------------------------------  ---------------------------
    Total                                      6.918ns (4.624ns logic, 2.294ns route)
                                                       (66.8% logic, 33.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.189ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/data_out_reg_17 (FF)
  Destination:          ADIO<17> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      5.757ns (Levels of Logic = 1)
  Clock Path Delay:     5.554ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/data_out_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X4Y97.CLK      net (fanout=155)      2.954   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.554ns (1.861ns logic, 3.693ns route)
                                                       (33.5% logic, 66.5% route)

  Maximum Data Path: XLXI_1/data_out_reg_17 to ADIO<17>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y97.XQ       Tcko                  0.360   XLXI_1/data_out_reg<17>
                                                       XLXI_1/data_out_reg_17
    R20.O                net (fanout=1)        1.892   XLXI_1/data_out_reg<17>
    R20.PAD              Tioop                 3.505   ADIO<17>
                                                       ADIO_17_OBUFT
                                                       ADIO<17>
    -------------------------------------------------  ---------------------------
    Total                                      5.757ns (3.865ns logic, 1.892ns route)
                                                       (67.1% logic, 32.9% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "ADIO<17>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point ADIO<17> (R20.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  10.922ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<17> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      6.364ns (Levels of Logic = 2)
  Clock Path Delay:     4.558ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.252   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.558ns (1.627ns logic, 2.931ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: XLXI_1/RD_WRi to ADIO<17>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.331   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y79.T1      net (fanout=34)       2.064   XLXI_1/RD_WRi
    OLOGIC_X0Y79.TQ      Totq                  0.698   XLXI_1/RD_WRi_inv1_INV_0_split_13
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_13
    R20.T                net (fanout=1)        0.046   XLXI_1/RD_WRi_inv1_INV_0_split_13
    R20.PAD              Tiotp                 3.225   ADIO<17>
                                                       ADIO_17_OBUFT
                                                       ADIO<17>
    -------------------------------------------------  ---------------------------
    Total                                      6.364ns (4.254ns logic, 2.110ns route)
                                                       (66.8% logic, 33.2% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  9.966ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/data_out_reg_17 (FF)
  Destination:          ADIO<17> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      5.297ns (Levels of Logic = 1)
  Clock Path Delay:     4.669ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/data_out_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X4Y97.CLK      net (fanout=155)      2.363   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.669ns (1.627ns logic, 3.042ns route)
                                                       (34.8% logic, 65.2% route)

  Minimum Data Path: XLXI_1/data_out_reg_17 to ADIO<17>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y97.XQ       Tcko                  0.331   XLXI_1/data_out_reg<17>
                                                       XLXI_1/data_out_reg_17
    R20.O                net (fanout=1)        1.741   XLXI_1/data_out_reg<17>
    R20.PAD              Tioop                 3.225   ADIO<17>
                                                       ADIO_17_OBUFT
                                                       ADIO<17>
    -------------------------------------------------  ---------------------------
    Total                                      5.297ns (3.556ns logic, 1.741ns route)
                                                       (67.1% logic, 32.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<17>" OFFSET = IN 5 ns BEFORE COMP "clkb";

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<18>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  12.418ns.
--------------------------------------------------------------------------------

Paths for end point ADIO<18> (R23.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.082ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<18> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      7.003ns (Levels of Logic = 2)
  Clock Path Delay:     5.415ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.815   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.415ns (1.861ns logic, 3.554ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Data Path: XLXI_1/RD_WRi to ADIO<18>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.360   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y84.T1      net (fanout=34)       2.313   XLXI_1/RD_WRi
    OLOGIC_X0Y84.TQ      Totq                  0.759   XLXI_1/RD_WRi_inv1_INV_0_split_12
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_12
    R23.T                net (fanout=1)        0.050   XLXI_1/RD_WRi_inv1_INV_0_split_12
    R23.PAD              Tiotp                 3.521   ADIO<18>
                                                       ADIO_18_OBUFT
                                                       ADIO<18>
    -------------------------------------------------  ---------------------------
    Total                                      7.003ns (4.640ns logic, 2.363ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.235ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/data_out_reg_18 (FF)
  Destination:          ADIO<18> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      5.717ns (Levels of Logic = 1)
  Clock Path Delay:     5.548ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/data_out_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X4Y102.CLK     net (fanout=155)      2.948   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.548ns (1.861ns logic, 3.687ns route)
                                                       (33.5% logic, 66.5% route)

  Maximum Data Path: XLXI_1/data_out_reg_18 to ADIO<18>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y102.YQ      Tcko                  0.360   XLXI_1/data_out_reg<19>
                                                       XLXI_1/data_out_reg_18
    R23.O                net (fanout=1)        1.836   XLXI_1/data_out_reg<18>
    R23.PAD              Tioop                 3.521   ADIO<18>
                                                       ADIO_18_OBUFT
                                                       ADIO<18>
    -------------------------------------------------  ---------------------------
    Total                                      5.717ns (3.881ns logic, 1.836ns route)
                                                       (67.9% logic, 32.1% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "ADIO<18>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point ADIO<18> (R23.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  10.999ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<18> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      6.441ns (Levels of Logic = 2)
  Clock Path Delay:     4.558ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.252   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.558ns (1.627ns logic, 2.931ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: XLXI_1/RD_WRi to ADIO<18>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.331   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y84.T1      net (fanout=34)       2.128   XLXI_1/RD_WRi
    OLOGIC_X0Y84.TQ      Totq                  0.698   XLXI_1/RD_WRi_inv1_INV_0_split_12
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_12
    R23.T                net (fanout=1)        0.046   XLXI_1/RD_WRi_inv1_INV_0_split_12
    R23.PAD              Tiotp                 3.238   ADIO<18>
                                                       ADIO_18_OBUFT
                                                       ADIO<18>
    -------------------------------------------------  ---------------------------
    Total                                      6.441ns (4.267ns logic, 2.174ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  9.923ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/data_out_reg_18 (FF)
  Destination:          ADIO<18> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      5.258ns (Levels of Logic = 1)
  Clock Path Delay:     4.665ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/data_out_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X4Y102.CLK     net (fanout=155)      2.359   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.665ns (1.627ns logic, 3.038ns route)
                                                       (34.9% logic, 65.1% route)

  Minimum Data Path: XLXI_1/data_out_reg_18 to ADIO<18>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y102.YQ      Tcko                  0.331   XLXI_1/data_out_reg<19>
                                                       XLXI_1/data_out_reg_18
    R23.O                net (fanout=1)        1.689   XLXI_1/data_out_reg<18>
    R23.PAD              Tioop                 3.238   ADIO<18>
                                                       ADIO_18_OBUFT
                                                       ADIO<18>
    -------------------------------------------------  ---------------------------
    Total                                      5.258ns (3.569ns logic, 1.689ns route)
                                                       (67.9% logic, 32.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<18>" OFFSET = IN 5 ns BEFORE COMP "clkb";

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<19>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  12.420ns.
--------------------------------------------------------------------------------

Paths for end point ADIO<19> (R24.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.080ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<19> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      7.005ns (Levels of Logic = 2)
  Clock Path Delay:     5.415ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.815   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.415ns (1.861ns logic, 3.554ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Data Path: XLXI_1/RD_WRi to ADIO<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.360   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y85.T1      net (fanout=34)       2.306   XLXI_1/RD_WRi
    OLOGIC_X0Y85.TQ      Totq                  0.759   XLXI_1/RD_WRi_inv1_INV_0_split_11
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_11
    R24.T                net (fanout=1)        0.050   XLXI_1/RD_WRi_inv1_INV_0_split_11
    R24.PAD              Tiotp                 3.530   ADIO<19>
                                                       ADIO_19_OBUFT
                                                       ADIO<19>
    -------------------------------------------------  ---------------------------
    Total                                      7.005ns (4.649ns logic, 2.356ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.171ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/data_out_reg_19 (FF)
  Destination:          ADIO<19> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      5.781ns (Levels of Logic = 1)
  Clock Path Delay:     5.548ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/data_out_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X4Y102.CLK     net (fanout=155)      2.948   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.548ns (1.861ns logic, 3.687ns route)
                                                       (33.5% logic, 66.5% route)

  Maximum Data Path: XLXI_1/data_out_reg_19 to ADIO<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y102.XQ      Tcko                  0.360   XLXI_1/data_out_reg<19>
                                                       XLXI_1/data_out_reg_19
    R24.O                net (fanout=1)        1.891   XLXI_1/data_out_reg<19>
    R24.PAD              Tioop                 3.530   ADIO<19>
                                                       ADIO_19_OBUFT
                                                       ADIO<19>
    -------------------------------------------------  ---------------------------
    Total                                      5.781ns (3.890ns logic, 1.891ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "ADIO<19>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point ADIO<19> (R24.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  11.001ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<19> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      6.443ns (Levels of Logic = 2)
  Clock Path Delay:     4.558ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.252   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.558ns (1.627ns logic, 2.931ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: XLXI_1/RD_WRi to ADIO<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.331   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y85.T1      net (fanout=34)       2.122   XLXI_1/RD_WRi
    OLOGIC_X0Y85.TQ      Totq                  0.698   XLXI_1/RD_WRi_inv1_INV_0_split_11
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_11
    R24.T                net (fanout=1)        0.046   XLXI_1/RD_WRi_inv1_INV_0_split_11
    R24.PAD              Tiotp                 3.246   ADIO<19>
                                                       ADIO_19_OBUFT
                                                       ADIO<19>
    -------------------------------------------------  ---------------------------
    Total                                      6.443ns (4.275ns logic, 2.168ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  9.982ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/data_out_reg_19 (FF)
  Destination:          ADIO<19> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      5.317ns (Levels of Logic = 1)
  Clock Path Delay:     4.665ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/data_out_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X4Y102.CLK     net (fanout=155)      2.359   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.665ns (1.627ns logic, 3.038ns route)
                                                       (34.9% logic, 65.1% route)

  Minimum Data Path: XLXI_1/data_out_reg_19 to ADIO<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y102.XQ      Tcko                  0.331   XLXI_1/data_out_reg<19>
                                                       XLXI_1/data_out_reg_19
    R24.O                net (fanout=1)        1.740   XLXI_1/data_out_reg<19>
    R24.PAD              Tioop                 3.246   ADIO<19>
                                                       ADIO_19_OBUFT
                                                       ADIO<19>
    -------------------------------------------------  ---------------------------
    Total                                      5.317ns (3.577ns logic, 1.740ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<19>" OFFSET = IN 5 ns BEFORE COMP "clkb";

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<1>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  12.390ns.
--------------------------------------------------------------------------------

Paths for end point ADIO<1> (V23.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.110ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<1> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      6.975ns (Levels of Logic = 2)
  Clock Path Delay:     5.415ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.815   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.415ns (1.861ns logic, 3.554ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Data Path: XLXI_1/RD_WRi to ADIO<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.360   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y74.T1      net (fanout=34)       2.268   XLXI_1/RD_WRi
    OLOGIC_X0Y74.TQ      Totq                  0.759   XLXI_1/RD_WRi_inv1_INV_0_split_30
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_30
    V23.T                net (fanout=1)        0.050   XLXI_1/RD_WRi_inv1_INV_0_split_30
    V23.PAD              Tiotp                 3.538   ADIO<1>
                                                       ADIO_1_IOBUF/OBUFT
                                                       ADIO<1>
    -------------------------------------------------  ---------------------------
    Total                                      6.975ns (4.657ns logic, 2.318ns route)
                                                       (66.8% logic, 33.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.391ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/data_out_reg_1 (FF)
  Destination:          ADIO<1> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      5.547ns (Levels of Logic = 1)
  Clock Path Delay:     5.562ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/data_out_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X3Y82.CLK      net (fanout=155)      2.962   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.562ns (1.861ns logic, 3.701ns route)
                                                       (33.5% logic, 66.5% route)

  Maximum Data Path: XLXI_1/data_out_reg_1 to ADIO<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y82.XQ       Tcko                  0.340   XLXI_1/data_out_reg<1>
                                                       XLXI_1/data_out_reg_1
    V23.O                net (fanout=1)        1.669   XLXI_1/data_out_reg<1>
    V23.PAD              Tioop                 3.538   ADIO<1>
                                                       ADIO_1_IOBUF/OBUFT
                                                       ADIO<1>
    -------------------------------------------------  ---------------------------
    Total                                      5.547ns (3.878ns logic, 1.669ns route)
                                                       (69.9% logic, 30.1% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "ADIO<1>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point ADIO<1> (V23.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  10.972ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<1> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      6.414ns (Levels of Logic = 2)
  Clock Path Delay:     4.558ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.252   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.558ns (1.627ns logic, 2.931ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: XLXI_1/RD_WRi to ADIO<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.331   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y74.T1      net (fanout=34)       2.086   XLXI_1/RD_WRi
    OLOGIC_X0Y74.TQ      Totq                  0.698   XLXI_1/RD_WRi_inv1_INV_0_split_30
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_30
    V23.T                net (fanout=1)        0.046   XLXI_1/RD_WRi_inv1_INV_0_split_30
    V23.PAD              Tiotp                 3.253   ADIO<1>
                                                       ADIO_1_IOBUF/OBUFT
                                                       ADIO<1>
    -------------------------------------------------  ---------------------------
    Total                                      6.414ns (4.282ns logic, 2.132ns route)
                                                       (66.8% logic, 33.2% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  9.777ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/data_out_reg_1 (FF)
  Destination:          ADIO<1> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      5.102ns (Levels of Logic = 1)
  Clock Path Delay:     4.675ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/data_out_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X3Y82.CLK      net (fanout=155)      2.369   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.675ns (1.627ns logic, 3.048ns route)
                                                       (34.8% logic, 65.2% route)

  Minimum Data Path: XLXI_1/data_out_reg_1 to ADIO<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y82.XQ       Tcko                  0.313   XLXI_1/data_out_reg<1>
                                                       XLXI_1/data_out_reg_1
    V23.O                net (fanout=1)        1.536   XLXI_1/data_out_reg<1>
    V23.PAD              Tioop                 3.253   ADIO<1>
                                                       ADIO_1_IOBUF/OBUFT
                                                       ADIO<1>
    -------------------------------------------------  ---------------------------
    Total                                      5.102ns (3.566ns logic, 1.536ns route)
                                                       (69.9% logic, 30.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<1>" OFFSET = IN 5 ns BEFORE COMP "clkb";

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -2.114ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_1/data_reg_1 (SLICE_X14Y75.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.114ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ADIO<1> (PAD)
  Destination:          XLXI_1/data_reg_1 (FF)
  Destination Clock:    clkb_BUFGP rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      2.515ns (Levels of Logic = 1)
  Clock Path Delay:     4.629ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ADIO<1> to XLXI_1/data_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V23.I                Tiopi                 0.921   ADIO<1>
                                                       ADIO<1>
                                                       ADIO_1_IOBUF/IBUF
    SLICE_X14Y75.BX      net (fanout=1)        1.315   N277
    SLICE_X14Y75.CLK     Tdick                 0.279   XLXI_1/data_reg<1>
                                                       XLXI_1/data_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      2.515ns (1.200ns logic, 1.315ns route)
                                                       (47.7% logic, 52.3% route)

  Minimum Clock Path: clkb to XLXI_1/data_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X14Y75.CLK     net (fanout=155)      2.323   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.629ns (1.627ns logic, 3.002ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "ADIO<1>" OFFSET = IN 5 ns BEFORE COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point XLXI_1/data_reg_1 (SLICE_X14Y75.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -3.611ns (data path - clock path + uncertainty)
  Source:               ADIO<1> (PAD)
  Destination:          XLXI_1/data_reg_1 (FF)
  Destination Clock:    clkb_BUFGP rising at 0.000ns
  Data Path Delay:      1.893ns (Levels of Logic = 1)
  Clock Path Delay:     5.504ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ADIO<1> to XLXI_1/data_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V23.I                Tiopi                 0.766   ADIO<1>
                                                       ADIO<1>
                                                       ADIO_1_IOBUF/IBUF
    SLICE_X14Y75.BX      net (fanout=1)        1.209   N277
    SLICE_X14Y75.CLK     Tckdi       (-Th)     0.082   XLXI_1/data_reg<1>
                                                       XLXI_1/data_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      1.893ns (0.684ns logic, 1.209ns route)
                                                       (36.1% logic, 63.9% route)

  Maximum Clock Path: clkb to XLXI_1/data_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X14Y75.CLK     net (fanout=155)      2.904   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.504ns (1.861ns logic, 3.643ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<20>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  12.340ns.
--------------------------------------------------------------------------------

Paths for end point ADIO<20> (R25.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.160ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<20> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      6.925ns (Levels of Logic = 2)
  Clock Path Delay:     5.415ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.815   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.415ns (1.861ns logic, 3.554ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Data Path: XLXI_1/RD_WRi to ADIO<20>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.360   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y88.T1      net (fanout=34)       2.224   XLXI_1/RD_WRi
    OLOGIC_X0Y88.TQ      Totq                  0.759   XLXI_1/RD_WRi_inv1_INV_0_split_10
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_10
    R25.T                net (fanout=1)        0.050   XLXI_1/RD_WRi_inv1_INV_0_split_10
    R25.PAD              Tiotp                 3.532   ADIO<20>
                                                       ADIO_20_OBUFT
                                                       ADIO<20>
    -------------------------------------------------  ---------------------------
    Total                                      6.925ns (4.651ns logic, 2.274ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.084ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/data_out_reg_20 (FF)
  Destination:          ADIO<20> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      5.868ns (Levels of Logic = 1)
  Clock Path Delay:     5.548ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/data_out_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X4Y103.CLK     net (fanout=155)      2.948   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.548ns (1.861ns logic, 3.687ns route)
                                                       (33.5% logic, 66.5% route)

  Maximum Data Path: XLXI_1/data_out_reg_20 to ADIO<20>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y103.YQ      Tcko                  0.360   XLXI_1/data_out_reg<21>
                                                       XLXI_1/data_out_reg_20
    R25.O                net (fanout=1)        1.976   XLXI_1/data_out_reg<20>
    R25.PAD              Tioop                 3.532   ADIO<20>
                                                       ADIO_20_OBUFT
                                                       ADIO<20>
    -------------------------------------------------  ---------------------------
    Total                                      5.868ns (3.892ns logic, 1.976ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "ADIO<20>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point ADIO<20> (R25.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  10.927ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<20> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      6.369ns (Levels of Logic = 2)
  Clock Path Delay:     4.558ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.252   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.558ns (1.627ns logic, 2.931ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: XLXI_1/RD_WRi to ADIO<20>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.331   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y88.T1      net (fanout=34)       2.046   XLXI_1/RD_WRi
    OLOGIC_X0Y88.TQ      Totq                  0.698   XLXI_1/RD_WRi_inv1_INV_0_split_10
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_10
    R25.T                net (fanout=1)        0.046   XLXI_1/RD_WRi_inv1_INV_0_split_10
    R25.PAD              Tiotp                 3.248   ADIO<20>
                                                       ADIO_20_OBUFT
                                                       ADIO<20>
    -------------------------------------------------  ---------------------------
    Total                                      6.369ns (4.277ns logic, 2.092ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  10.062ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/data_out_reg_20 (FF)
  Destination:          ADIO<20> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      5.397ns (Levels of Logic = 1)
  Clock Path Delay:     4.665ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/data_out_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X4Y103.CLK     net (fanout=155)      2.359   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.665ns (1.627ns logic, 3.038ns route)
                                                       (34.9% logic, 65.1% route)

  Minimum Data Path: XLXI_1/data_out_reg_20 to ADIO<20>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y103.YQ      Tcko                  0.331   XLXI_1/data_out_reg<21>
                                                       XLXI_1/data_out_reg_20
    R25.O                net (fanout=1)        1.818   XLXI_1/data_out_reg<20>
    R25.PAD              Tioop                 3.248   ADIO<20>
                                                       ADIO_20_OBUFT
                                                       ADIO<20>
    -------------------------------------------------  ---------------------------
    Total                                      5.397ns (3.579ns logic, 1.818ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<20>" OFFSET = IN 5 ns BEFORE COMP "clkb";

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<21>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  12.350ns.
--------------------------------------------------------------------------------

Paths for end point ADIO<21> (R26.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.150ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<21> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      6.935ns (Levels of Logic = 2)
  Clock Path Delay:     5.415ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.815   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.415ns (1.861ns logic, 3.554ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Data Path: XLXI_1/RD_WRi to ADIO<21>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.360   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y89.T1      net (fanout=34)       2.224   XLXI_1/RD_WRi
    OLOGIC_X0Y89.TQ      Totq                  0.759   XLXI_1/RD_WRi_inv1_INV_0_split_9
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_9
    R26.T                net (fanout=1)        0.050   XLXI_1/RD_WRi_inv1_INV_0_split_9
    R26.PAD              Tiotp                 3.542   ADIO<21>
                                                       ADIO_21_OBUFT
                                                       ADIO<21>
    -------------------------------------------------  ---------------------------
    Total                                      6.935ns (4.661ns logic, 2.274ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.069ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/data_out_reg_21 (FF)
  Destination:          ADIO<21> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      5.883ns (Levels of Logic = 1)
  Clock Path Delay:     5.548ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/data_out_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X4Y103.CLK     net (fanout=155)      2.948   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.548ns (1.861ns logic, 3.687ns route)
                                                       (33.5% logic, 66.5% route)

  Maximum Data Path: XLXI_1/data_out_reg_21 to ADIO<21>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y103.XQ      Tcko                  0.360   XLXI_1/data_out_reg<21>
                                                       XLXI_1/data_out_reg_21
    R26.O                net (fanout=1)        1.981   XLXI_1/data_out_reg<21>
    R26.PAD              Tioop                 3.542   ADIO<21>
                                                       ADIO_21_OBUFT
                                                       ADIO<21>
    -------------------------------------------------  ---------------------------
    Total                                      5.883ns (3.902ns logic, 1.981ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "ADIO<21>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point ADIO<21> (R26.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  10.935ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<21> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      6.377ns (Levels of Logic = 2)
  Clock Path Delay:     4.558ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.252   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.558ns (1.627ns logic, 2.931ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: XLXI_1/RD_WRi to ADIO<21>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.331   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y89.T1      net (fanout=34)       2.046   XLXI_1/RD_WRi
    OLOGIC_X0Y89.TQ      Totq                  0.698   XLXI_1/RD_WRi_inv1_INV_0_split_9
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_9
    R26.T                net (fanout=1)        0.046   XLXI_1/RD_WRi_inv1_INV_0_split_9
    R26.PAD              Tiotp                 3.256   ADIO<21>
                                                       ADIO_21_OBUFT
                                                       ADIO<21>
    -------------------------------------------------  ---------------------------
    Total                                      6.377ns (4.285ns logic, 2.092ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  10.074ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/data_out_reg_21 (FF)
  Destination:          ADIO<21> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      5.409ns (Levels of Logic = 1)
  Clock Path Delay:     4.665ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/data_out_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X4Y103.CLK     net (fanout=155)      2.359   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.665ns (1.627ns logic, 3.038ns route)
                                                       (34.9% logic, 65.1% route)

  Minimum Data Path: XLXI_1/data_out_reg_21 to ADIO<21>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y103.XQ      Tcko                  0.331   XLXI_1/data_out_reg<21>
                                                       XLXI_1/data_out_reg_21
    R26.O                net (fanout=1)        1.822   XLXI_1/data_out_reg<21>
    R26.PAD              Tioop                 3.256   ADIO<21>
                                                       ADIO_21_OBUFT
                                                       ADIO<21>
    -------------------------------------------------  ---------------------------
    Total                                      5.409ns (3.587ns logic, 1.822ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<21>" OFFSET = IN 5 ns BEFORE COMP "clkb";

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<22>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  12.406ns.
--------------------------------------------------------------------------------

Paths for end point ADIO<22> (P19.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.094ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<22> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      6.991ns (Levels of Logic = 2)
  Clock Path Delay:     5.415ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.815   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.415ns (1.861ns logic, 3.554ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Data Path: XLXI_1/RD_WRi to ADIO<22>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.360   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y86.T1      net (fanout=34)       2.312   XLXI_1/RD_WRi
    OLOGIC_X0Y86.TQ      Totq                  0.759   XLXI_1/RD_WRi_inv1_INV_0_split_8
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_8
    P19.T                net (fanout=1)        0.050   XLXI_1/RD_WRi_inv1_INV_0_split_8
    P19.PAD              Tiotp                 3.510   ADIO<22>
                                                       ADIO_22_OBUFT
                                                       ADIO<22>
    -------------------------------------------------  ---------------------------
    Total                                      6.991ns (4.629ns logic, 2.362ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.600ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/data_out_reg_22 (FF)
  Destination:          ADIO<22> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      5.332ns (Levels of Logic = 1)
  Clock Path Delay:     5.568ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/data_out_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X2Y86.CLK      net (fanout=155)      2.968   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.568ns (1.861ns logic, 3.707ns route)
                                                       (33.4% logic, 66.6% route)

  Maximum Data Path: XLXI_1/data_out_reg_22 to ADIO<22>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y86.YQ       Tcko                  0.360   XLXI_1/data_out_reg<23>
                                                       XLXI_1/data_out_reg_22
    P19.O                net (fanout=1)        1.462   XLXI_1/data_out_reg<22>
    P19.PAD              Tioop                 3.510   ADIO<22>
                                                       ADIO_22_OBUFT
                                                       ADIO<22>
    -------------------------------------------------  ---------------------------
    Total                                      5.332ns (3.870ns logic, 1.462ns route)
                                                       (72.6% logic, 27.4% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "ADIO<22>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point ADIO<22> (P19.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  10.988ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<22> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      6.430ns (Levels of Logic = 2)
  Clock Path Delay:     4.558ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.252   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.558ns (1.627ns logic, 2.931ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: XLXI_1/RD_WRi to ADIO<22>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.331   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y86.T1      net (fanout=34)       2.127   XLXI_1/RD_WRi
    OLOGIC_X0Y86.TQ      Totq                  0.698   XLXI_1/RD_WRi_inv1_INV_0_split_8
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_8
    P19.T                net (fanout=1)        0.046   XLXI_1/RD_WRi_inv1_INV_0_split_8
    P19.PAD              Tiotp                 3.228   ADIO<22>
                                                       ADIO_22_OBUFT
                                                       ADIO<22>
    -------------------------------------------------  ---------------------------
    Total                                      6.430ns (4.257ns logic, 2.173ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  9.584ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/data_out_reg_22 (FF)
  Destination:          ADIO<22> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      4.904ns (Levels of Logic = 1)
  Clock Path Delay:     4.680ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/data_out_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X2Y86.CLK      net (fanout=155)      2.374   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.680ns (1.627ns logic, 3.053ns route)
                                                       (34.8% logic, 65.2% route)

  Minimum Data Path: XLXI_1/data_out_reg_22 to ADIO<22>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y86.YQ       Tcko                  0.331   XLXI_1/data_out_reg<23>
                                                       XLXI_1/data_out_reg_22
    P19.O                net (fanout=1)        1.345   XLXI_1/data_out_reg<22>
    P19.PAD              Tioop                 3.228   ADIO<22>
                                                       ADIO_22_OBUFT
                                                       ADIO<22>
    -------------------------------------------------  ---------------------------
    Total                                      4.904ns (3.559ns logic, 1.345ns route)
                                                       (72.6% logic, 27.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<22>" OFFSET = IN 5 ns BEFORE COMP "clkb";

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<23>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  12.438ns.
--------------------------------------------------------------------------------

Paths for end point ADIO<23> (P20.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.062ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<23> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      7.023ns (Levels of Logic = 2)
  Clock Path Delay:     5.415ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.815   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.415ns (1.861ns logic, 3.554ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Data Path: XLXI_1/RD_WRi to ADIO<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.360   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y87.T1      net (fanout=34)       2.347   XLXI_1/RD_WRi
    OLOGIC_X0Y87.TQ      Totq                  0.759   XLXI_1/RD_WRi_inv1_INV_0_split_7
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_7
    P20.T                net (fanout=1)        0.050   XLXI_1/RD_WRi_inv1_INV_0_split_7
    P20.PAD              Tiotp                 3.507   ADIO<23>
                                                       ADIO_23_OBUFT
                                                       ADIO<23>
    -------------------------------------------------  ---------------------------
    Total                                      7.023ns (4.626ns logic, 2.397ns route)
                                                       (65.9% logic, 34.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.651ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/data_out_reg_23 (FF)
  Destination:          ADIO<23> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      5.281ns (Levels of Logic = 1)
  Clock Path Delay:     5.568ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/data_out_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X2Y86.CLK      net (fanout=155)      2.968   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.568ns (1.861ns logic, 3.707ns route)
                                                       (33.4% logic, 66.6% route)

  Maximum Data Path: XLXI_1/data_out_reg_23 to ADIO<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y86.XQ       Tcko                  0.360   XLXI_1/data_out_reg<23>
                                                       XLXI_1/data_out_reg_23
    P20.O                net (fanout=1)        1.414   XLXI_1/data_out_reg<23>
    P20.PAD              Tioop                 3.507   ADIO<23>
                                                       ADIO_23_OBUFT
                                                       ADIO<23>
    -------------------------------------------------  ---------------------------
    Total                                      5.281ns (3.867ns logic, 1.414ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "ADIO<23>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point ADIO<23> (P20.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  11.018ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<23> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      6.460ns (Levels of Logic = 2)
  Clock Path Delay:     4.558ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.252   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.558ns (1.627ns logic, 2.931ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: XLXI_1/RD_WRi to ADIO<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.331   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y87.T1      net (fanout=34)       2.159   XLXI_1/RD_WRi
    OLOGIC_X0Y87.TQ      Totq                  0.698   XLXI_1/RD_WRi_inv1_INV_0_split_7
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_7
    P20.T                net (fanout=1)        0.046   XLXI_1/RD_WRi_inv1_INV_0_split_7
    P20.PAD              Tiotp                 3.226   ADIO<23>
                                                       ADIO_23_OBUFT
                                                       ADIO<23>
    -------------------------------------------------  ---------------------------
    Total                                      6.460ns (4.255ns logic, 2.205ns route)
                                                       (65.9% logic, 34.1% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  9.538ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/data_out_reg_23 (FF)
  Destination:          ADIO<23> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      4.858ns (Levels of Logic = 1)
  Clock Path Delay:     4.680ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/data_out_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X2Y86.CLK      net (fanout=155)      2.374   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.680ns (1.627ns logic, 3.053ns route)
                                                       (34.8% logic, 65.2% route)

  Minimum Data Path: XLXI_1/data_out_reg_23 to ADIO<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y86.XQ       Tcko                  0.331   XLXI_1/data_out_reg<23>
                                                       XLXI_1/data_out_reg_23
    P20.O                net (fanout=1)        1.301   XLXI_1/data_out_reg<23>
    P20.PAD              Tioop                 3.226   ADIO<23>
                                                       ADIO_23_OBUFT
                                                       ADIO<23>
    -------------------------------------------------  ---------------------------
    Total                                      4.858ns (3.557ns logic, 1.301ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<23>" OFFSET = IN 5 ns BEFORE COMP "clkb";

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<24>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  12.329ns.
--------------------------------------------------------------------------------

Paths for end point ADIO<24> (P22.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.171ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<24> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      6.914ns (Levels of Logic = 2)
  Clock Path Delay:     5.415ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.815   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.415ns (1.861ns logic, 3.554ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Data Path: XLXI_1/RD_WRi to ADIO<24>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.360   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y90.T1      net (fanout=34)       2.229   XLXI_1/RD_WRi
    OLOGIC_X0Y90.TQ      Totq                  0.759   XLXI_1/RD_WRi_inv1_INV_0_split_6
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_6
    P22.T                net (fanout=1)        0.050   XLXI_1/RD_WRi_inv1_INV_0_split_6
    P22.PAD              Tiotp                 3.516   ADIO<24>
                                                       ADIO_24_OBUFT
                                                       ADIO<24>
    -------------------------------------------------  ---------------------------
    Total                                      6.914ns (4.635ns logic, 2.279ns route)
                                                       (67.0% logic, 33.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.590ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/data_out_reg_24 (FF)
  Destination:          ADIO<24> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      5.338ns (Levels of Logic = 1)
  Clock Path Delay:     5.572ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/data_out_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X2Y90.CLK      net (fanout=155)      2.972   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.572ns (1.861ns logic, 3.711ns route)
                                                       (33.4% logic, 66.6% route)

  Maximum Data Path: XLXI_1/data_out_reg_24 to ADIO<24>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y90.YQ       Tcko                  0.360   XLXI_1/data_out_reg<25>
                                                       XLXI_1/data_out_reg_24
    P22.O                net (fanout=1)        1.462   XLXI_1/data_out_reg<24>
    P22.PAD              Tioop                 3.516   ADIO<24>
                                                       ADIO_24_OBUFT
                                                       ADIO<24>
    -------------------------------------------------  ---------------------------
    Total                                      5.338ns (3.876ns logic, 1.462ns route)
                                                       (72.6% logic, 27.4% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "ADIO<24>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point ADIO<24> (P22.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  10.917ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<24> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      6.359ns (Levels of Logic = 2)
  Clock Path Delay:     4.558ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.252   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.558ns (1.627ns logic, 2.931ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: XLXI_1/RD_WRi to ADIO<24>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.331   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y90.T1      net (fanout=34)       2.050   XLXI_1/RD_WRi
    OLOGIC_X0Y90.TQ      Totq                  0.698   XLXI_1/RD_WRi_inv1_INV_0_split_6
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_6
    P22.T                net (fanout=1)        0.046   XLXI_1/RD_WRi_inv1_INV_0_split_6
    P22.PAD              Tiotp                 3.234   ADIO<24>
                                                       ADIO_24_OBUFT
                                                       ADIO<24>
    -------------------------------------------------  ---------------------------
    Total                                      6.359ns (4.263ns logic, 2.096ns route)
                                                       (67.0% logic, 33.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  9.594ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/data_out_reg_24 (FF)
  Destination:          ADIO<24> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      4.910ns (Levels of Logic = 1)
  Clock Path Delay:     4.684ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/data_out_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X2Y90.CLK      net (fanout=155)      2.378   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.684ns (1.627ns logic, 3.057ns route)
                                                       (34.7% logic, 65.3% route)

  Minimum Data Path: XLXI_1/data_out_reg_24 to ADIO<24>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y90.YQ       Tcko                  0.331   XLXI_1/data_out_reg<25>
                                                       XLXI_1/data_out_reg_24
    P22.O                net (fanout=1)        1.345   XLXI_1/data_out_reg<24>
    P22.PAD              Tioop                 3.234   ADIO<24>
                                                       ADIO_24_OBUFT
                                                       ADIO<24>
    -------------------------------------------------  ---------------------------
    Total                                      4.910ns (3.565ns logic, 1.345ns route)
                                                       (72.6% logic, 27.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<24>" OFFSET = IN 5 ns BEFORE COMP "clkb";

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<25>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  12.339ns.
--------------------------------------------------------------------------------

Paths for end point ADIO<25> (P23.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.161ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<25> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      6.924ns (Levels of Logic = 2)
  Clock Path Delay:     5.415ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.815   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.415ns (1.861ns logic, 3.554ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Data Path: XLXI_1/RD_WRi to ADIO<25>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.360   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y91.T1      net (fanout=34)       2.229   XLXI_1/RD_WRi
    OLOGIC_X0Y91.TQ      Totq                  0.759   XLXI_1/RD_WRi_inv1_INV_0_split_5
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_5
    P23.T                net (fanout=1)        0.050   XLXI_1/RD_WRi_inv1_INV_0_split_5
    P23.PAD              Tiotp                 3.526   ADIO<25>
                                                       ADIO_25_OBUFT
                                                       ADIO<25>
    -------------------------------------------------  ---------------------------
    Total                                      6.924ns (4.645ns logic, 2.279ns route)
                                                       (67.1% logic, 32.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.628ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/data_out_reg_25 (FF)
  Destination:          ADIO<25> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      5.300ns (Levels of Logic = 1)
  Clock Path Delay:     5.572ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/data_out_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X2Y90.CLK      net (fanout=155)      2.972   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.572ns (1.861ns logic, 3.711ns route)
                                                       (33.4% logic, 66.6% route)

  Maximum Data Path: XLXI_1/data_out_reg_25 to ADIO<25>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y90.XQ       Tcko                  0.360   XLXI_1/data_out_reg<25>
                                                       XLXI_1/data_out_reg_25
    P23.O                net (fanout=1)        1.414   XLXI_1/data_out_reg<25>
    P23.PAD              Tioop                 3.526   ADIO<25>
                                                       ADIO_25_OBUFT
                                                       ADIO<25>
    -------------------------------------------------  ---------------------------
    Total                                      5.300ns (3.886ns logic, 1.414ns route)
                                                       (73.3% logic, 26.7% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "ADIO<25>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point ADIO<25> (P23.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  10.925ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<25> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      6.367ns (Levels of Logic = 2)
  Clock Path Delay:     4.558ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.252   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.558ns (1.627ns logic, 2.931ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: XLXI_1/RD_WRi to ADIO<25>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.331   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y91.T1      net (fanout=34)       2.050   XLXI_1/RD_WRi
    OLOGIC_X0Y91.TQ      Totq                  0.698   XLXI_1/RD_WRi_inv1_INV_0_split_5
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_5
    P23.T                net (fanout=1)        0.046   XLXI_1/RD_WRi_inv1_INV_0_split_5
    P23.PAD              Tiotp                 3.242   ADIO<25>
                                                       ADIO_25_OBUFT
                                                       ADIO<25>
    -------------------------------------------------  ---------------------------
    Total                                      6.367ns (4.271ns logic, 2.096ns route)
                                                       (67.1% logic, 32.9% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  9.558ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/data_out_reg_25 (FF)
  Destination:          ADIO<25> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      4.874ns (Levels of Logic = 1)
  Clock Path Delay:     4.684ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/data_out_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X2Y90.CLK      net (fanout=155)      2.378   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.684ns (1.627ns logic, 3.057ns route)
                                                       (34.7% logic, 65.3% route)

  Minimum Data Path: XLXI_1/data_out_reg_25 to ADIO<25>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y90.XQ       Tcko                  0.331   XLXI_1/data_out_reg<25>
                                                       XLXI_1/data_out_reg_25
    P23.O                net (fanout=1)        1.301   XLXI_1/data_out_reg<25>
    P23.PAD              Tioop                 3.242   ADIO<25>
                                                       ADIO_25_OBUFT
                                                       ADIO<25>
    -------------------------------------------------  ---------------------------
    Total                                      4.874ns (3.573ns logic, 1.301ns route)
                                                       (73.3% logic, 26.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<25>" OFFSET = IN 5 ns BEFORE COMP "clkb";

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<26>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  12.358ns.
--------------------------------------------------------------------------------

Paths for end point ADIO<26> (P24.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.142ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<26> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      6.943ns (Levels of Logic = 2)
  Clock Path Delay:     5.415ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.815   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.415ns (1.861ns logic, 3.554ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Data Path: XLXI_1/RD_WRi to ADIO<26>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.360   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y92.T1      net (fanout=34)       2.246   XLXI_1/RD_WRi
    OLOGIC_X0Y92.TQ      Totq                  0.759   XLXI_1/RD_WRi_inv1_INV_0_split_4
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_4
    P24.T                net (fanout=1)        0.050   XLXI_1/RD_WRi_inv1_INV_0_split_4
    P24.PAD              Tiotp                 3.528   ADIO<26>
                                                       ADIO_26_OBUFT
                                                       ADIO<26>
    -------------------------------------------------  ---------------------------
    Total                                      6.943ns (4.647ns logic, 2.296ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.576ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/data_out_reg_26 (FF)
  Destination:          ADIO<26> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      5.350ns (Levels of Logic = 1)
  Clock Path Delay:     5.574ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/data_out_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X2Y92.CLK      net (fanout=155)      2.974   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.574ns (1.861ns logic, 3.713ns route)
                                                       (33.4% logic, 66.6% route)

  Maximum Data Path: XLXI_1/data_out_reg_26 to ADIO<26>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y92.YQ       Tcko                  0.360   XLXI_1/data_out_reg<27>
                                                       XLXI_1/data_out_reg_26
    P24.O                net (fanout=1)        1.462   XLXI_1/data_out_reg<26>
    P24.PAD              Tioop                 3.528   ADIO<26>
                                                       ADIO_26_OBUFT
                                                       ADIO<26>
    -------------------------------------------------  ---------------------------
    Total                                      5.350ns (3.888ns logic, 1.462ns route)
                                                       (72.7% logic, 27.3% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "ADIO<26>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point ADIO<26> (P24.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  10.943ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<26> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      6.385ns (Levels of Logic = 2)
  Clock Path Delay:     4.558ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.252   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.558ns (1.627ns logic, 2.931ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: XLXI_1/RD_WRi to ADIO<26>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.331   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y92.T1      net (fanout=34)       2.066   XLXI_1/RD_WRi
    OLOGIC_X0Y92.TQ      Totq                  0.698   XLXI_1/RD_WRi_inv1_INV_0_split_4
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_4
    P24.T                net (fanout=1)        0.046   XLXI_1/RD_WRi_inv1_INV_0_split_4
    P24.PAD              Tiotp                 3.244   ADIO<26>
                                                       ADIO_26_OBUFT
                                                       ADIO<26>
    -------------------------------------------------  ---------------------------
    Total                                      6.385ns (4.273ns logic, 2.112ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  9.605ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/data_out_reg_26 (FF)
  Destination:          ADIO<26> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      4.920ns (Levels of Logic = 1)
  Clock Path Delay:     4.685ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/data_out_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X2Y92.CLK      net (fanout=155)      2.379   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.685ns (1.627ns logic, 3.058ns route)
                                                       (34.7% logic, 65.3% route)

  Minimum Data Path: XLXI_1/data_out_reg_26 to ADIO<26>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y92.YQ       Tcko                  0.331   XLXI_1/data_out_reg<27>
                                                       XLXI_1/data_out_reg_26
    P24.O                net (fanout=1)        1.345   XLXI_1/data_out_reg<26>
    P24.PAD              Tioop                 3.244   ADIO<26>
                                                       ADIO_26_OBUFT
                                                       ADIO<26>
    -------------------------------------------------  ---------------------------
    Total                                      4.920ns (3.575ns logic, 1.345ns route)
                                                       (72.7% logic, 27.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<26>" OFFSET = IN 5 ns BEFORE COMP "clkb";

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<27>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  12.366ns.
--------------------------------------------------------------------------------

Paths for end point ADIO<27> (P25.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.134ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<27> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      6.951ns (Levels of Logic = 2)
  Clock Path Delay:     5.415ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.815   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.415ns (1.861ns logic, 3.554ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Data Path: XLXI_1/RD_WRi to ADIO<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.360   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y93.T1      net (fanout=34)       2.246   XLXI_1/RD_WRi
    OLOGIC_X0Y93.TQ      Totq                  0.759   XLXI_1/RD_WRi_inv1_INV_0_split_3
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_3
    P25.T                net (fanout=1)        0.050   XLXI_1/RD_WRi_inv1_INV_0_split_3
    P25.PAD              Tiotp                 3.536   ADIO<27>
                                                       ADIO_27_OBUFT
                                                       ADIO<27>
    -------------------------------------------------  ---------------------------
    Total                                      6.951ns (4.655ns logic, 2.296ns route)
                                                       (67.0% logic, 33.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.616ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/data_out_reg_27 (FF)
  Destination:          ADIO<27> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      5.310ns (Levels of Logic = 1)
  Clock Path Delay:     5.574ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/data_out_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X2Y92.CLK      net (fanout=155)      2.974   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.574ns (1.861ns logic, 3.713ns route)
                                                       (33.4% logic, 66.6% route)

  Maximum Data Path: XLXI_1/data_out_reg_27 to ADIO<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y92.XQ       Tcko                  0.360   XLXI_1/data_out_reg<27>
                                                       XLXI_1/data_out_reg_27
    P25.O                net (fanout=1)        1.414   XLXI_1/data_out_reg<27>
    P25.PAD              Tioop                 3.536   ADIO<27>
                                                       ADIO_27_OBUFT
                                                       ADIO<27>
    -------------------------------------------------  ---------------------------
    Total                                      5.310ns (3.896ns logic, 1.414ns route)
                                                       (73.4% logic, 26.6% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "ADIO<27>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point ADIO<27> (P25.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  10.950ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<27> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      6.392ns (Levels of Logic = 2)
  Clock Path Delay:     4.558ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.252   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.558ns (1.627ns logic, 2.931ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: XLXI_1/RD_WRi to ADIO<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.331   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y93.T1      net (fanout=34)       2.066   XLXI_1/RD_WRi
    OLOGIC_X0Y93.TQ      Totq                  0.698   XLXI_1/RD_WRi_inv1_INV_0_split_3
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_3
    P25.T                net (fanout=1)        0.046   XLXI_1/RD_WRi_inv1_INV_0_split_3
    P25.PAD              Tiotp                 3.251   ADIO<27>
                                                       ADIO_27_OBUFT
                                                       ADIO<27>
    -------------------------------------------------  ---------------------------
    Total                                      6.392ns (4.280ns logic, 2.112ns route)
                                                       (67.0% logic, 33.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  9.568ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/data_out_reg_27 (FF)
  Destination:          ADIO<27> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      4.883ns (Levels of Logic = 1)
  Clock Path Delay:     4.685ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/data_out_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X2Y92.CLK      net (fanout=155)      2.379   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.685ns (1.627ns logic, 3.058ns route)
                                                       (34.7% logic, 65.3% route)

  Minimum Data Path: XLXI_1/data_out_reg_27 to ADIO<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y92.XQ       Tcko                  0.331   XLXI_1/data_out_reg<27>
                                                       XLXI_1/data_out_reg_27
    P25.O                net (fanout=1)        1.301   XLXI_1/data_out_reg<27>
    P25.PAD              Tioop                 3.251   ADIO<27>
                                                       ADIO_27_OBUFT
                                                       ADIO<27>
    -------------------------------------------------  ---------------------------
    Total                                      4.883ns (3.582ns logic, 1.301ns route)
                                                       (73.4% logic, 26.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<27>" OFFSET = IN 5 ns BEFORE COMP "clkb";

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<28>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  12.337ns.
--------------------------------------------------------------------------------

Paths for end point ADIO<28> (N20.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.163ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<28> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      6.922ns (Levels of Logic = 2)
  Clock Path Delay:     5.415ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.815   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.415ns (1.861ns logic, 3.554ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Data Path: XLXI_1/RD_WRi to ADIO<28>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.360   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y94.T1      net (fanout=34)       2.244   XLXI_1/RD_WRi
    OLOGIC_X0Y94.TQ      Totq                  0.759   XLXI_1/RD_WRi_inv1_INV_0_split_2
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_2
    N20.T                net (fanout=1)        0.050   XLXI_1/RD_WRi_inv1_INV_0_split_2
    N20.PAD              Tiotp                 3.509   ADIO<28>
                                                       ADIO_28_OBUFT
                                                       ADIO<28>
    -------------------------------------------------  ---------------------------
    Total                                      6.922ns (4.628ns logic, 2.294ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.655ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/data_out_reg_28 (FF)
  Destination:          ADIO<28> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      5.318ns (Levels of Logic = 1)
  Clock Path Delay:     5.527ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/data_out_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X2Y96.CLK      net (fanout=155)      2.927   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.527ns (1.861ns logic, 3.666ns route)
                                                       (33.7% logic, 66.3% route)

  Maximum Data Path: XLXI_1/data_out_reg_28 to ADIO<28>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y96.YQ       Tcko                  0.360   XLXI_1/data_out_reg<29>
                                                       XLXI_1/data_out_reg_28
    N20.O                net (fanout=1)        1.449   XLXI_1/data_out_reg<28>
    N20.PAD              Tioop                 3.509   ADIO<28>
                                                       ADIO_28_OBUFT
                                                       ADIO<28>
    -------------------------------------------------  ---------------------------
    Total                                      5.318ns (3.869ns logic, 1.449ns route)
                                                       (72.8% logic, 27.2% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "ADIO<28>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point ADIO<28> (N20.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  10.925ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<28> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      6.367ns (Levels of Logic = 2)
  Clock Path Delay:     4.558ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.252   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.558ns (1.627ns logic, 2.931ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: XLXI_1/RD_WRi to ADIO<28>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.331   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y94.T1      net (fanout=34)       2.065   XLXI_1/RD_WRi
    OLOGIC_X0Y94.TQ      Totq                  0.698   XLXI_1/RD_WRi_inv1_INV_0_split_2
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_2
    N20.T                net (fanout=1)        0.046   XLXI_1/RD_WRi_inv1_INV_0_split_2
    N20.PAD              Tiotp                 3.227   ADIO<28>
                                                       ADIO_28_OBUFT
                                                       ADIO<28>
    -------------------------------------------------  ---------------------------
    Total                                      6.367ns (4.256ns logic, 2.111ns route)
                                                       (66.8% logic, 33.2% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  9.539ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/data_out_reg_28 (FF)
  Destination:          ADIO<28> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      4.891ns (Levels of Logic = 1)
  Clock Path Delay:     4.648ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/data_out_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X2Y96.CLK      net (fanout=155)      2.342   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.648ns (1.627ns logic, 3.021ns route)
                                                       (35.0% logic, 65.0% route)

  Minimum Data Path: XLXI_1/data_out_reg_28 to ADIO<28>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y96.YQ       Tcko                  0.331   XLXI_1/data_out_reg<29>
                                                       XLXI_1/data_out_reg_28
    N20.O                net (fanout=1)        1.333   XLXI_1/data_out_reg<28>
    N20.PAD              Tioop                 3.227   ADIO<28>
                                                       ADIO_28_OBUFT
                                                       ADIO<28>
    -------------------------------------------------  ---------------------------
    Total                                      4.891ns (3.558ns logic, 1.333ns route)
                                                       (72.7% logic, 27.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<28>" OFFSET = IN 5 ns BEFORE COMP "clkb";

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<29>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  12.358ns.
--------------------------------------------------------------------------------

Paths for end point ADIO<29> (N23.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.142ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<29> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      6.943ns (Levels of Logic = 2)
  Clock Path Delay:     5.415ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.815   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.415ns (1.861ns logic, 3.554ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Data Path: XLXI_1/RD_WRi to ADIO<29>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.360   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y97.T1      net (fanout=34)       2.249   XLXI_1/RD_WRi
    OLOGIC_X0Y97.TQ      Totq                  0.759   XLXI_1/RD_WRi_inv1_INV_0_split_1
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_1
    N23.T                net (fanout=1)        0.050   XLXI_1/RD_WRi_inv1_INV_0_split_1
    N23.PAD              Tiotp                 3.525   ADIO<29>
                                                       ADIO_29_OBUFT
                                                       ADIO<29>
    -------------------------------------------------  ---------------------------
    Total                                      6.943ns (4.644ns logic, 2.299ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.674ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/data_out_reg_29 (FF)
  Destination:          ADIO<29> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      5.299ns (Levels of Logic = 1)
  Clock Path Delay:     5.527ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/data_out_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X2Y96.CLK      net (fanout=155)      2.927   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.527ns (1.861ns logic, 3.666ns route)
                                                       (33.7% logic, 66.3% route)

  Maximum Data Path: XLXI_1/data_out_reg_29 to ADIO<29>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y96.XQ       Tcko                  0.360   XLXI_1/data_out_reg<29>
                                                       XLXI_1/data_out_reg_29
    N23.O                net (fanout=1)        1.414   XLXI_1/data_out_reg<29>
    N23.PAD              Tioop                 3.525   ADIO<29>
                                                       ADIO_29_OBUFT
                                                       ADIO<29>
    -------------------------------------------------  ---------------------------
    Total                                      5.299ns (3.885ns logic, 1.414ns route)
                                                       (73.3% logic, 26.7% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "ADIO<29>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point ADIO<29> (N23.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  10.943ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<29> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      6.385ns (Levels of Logic = 2)
  Clock Path Delay:     4.558ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.252   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.558ns (1.627ns logic, 2.931ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: XLXI_1/RD_WRi to ADIO<29>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.331   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y97.T1      net (fanout=34)       2.069   XLXI_1/RD_WRi
    OLOGIC_X0Y97.TQ      Totq                  0.698   XLXI_1/RD_WRi_inv1_INV_0_split_1
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_1
    N23.T                net (fanout=1)        0.046   XLXI_1/RD_WRi_inv1_INV_0_split_1
    N23.PAD              Tiotp                 3.241   ADIO<29>
                                                       ADIO_29_OBUFT
                                                       ADIO<29>
    -------------------------------------------------  ---------------------------
    Total                                      6.385ns (4.270ns logic, 2.115ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  9.521ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/data_out_reg_29 (FF)
  Destination:          ADIO<29> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      4.873ns (Levels of Logic = 1)
  Clock Path Delay:     4.648ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/data_out_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X2Y96.CLK      net (fanout=155)      2.342   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.648ns (1.627ns logic, 3.021ns route)
                                                       (35.0% logic, 65.0% route)

  Minimum Data Path: XLXI_1/data_out_reg_29 to ADIO<29>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y96.XQ       Tcko                  0.331   XLXI_1/data_out_reg<29>
                                                       XLXI_1/data_out_reg_29
    N23.O                net (fanout=1)        1.301   XLXI_1/data_out_reg<29>
    N23.PAD              Tioop                 3.241   ADIO<29>
                                                       ADIO_29_OBUFT
                                                       ADIO<29>
    -------------------------------------------------  ---------------------------
    Total                                      4.873ns (3.572ns logic, 1.301ns route)
                                                       (73.3% logic, 26.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<29>" OFFSET = IN 5 ns BEFORE COMP "clkb";

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<2>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected.
 Minimum allowable offset is  12.508ns.
--------------------------------------------------------------------------------

Paths for end point ADIO<2> (V26.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.008ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<2> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      7.093ns (Levels of Logic = 2)
  Clock Path Delay:     5.415ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.815   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.415ns (1.861ns logic, 3.554ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Data Path: XLXI_1/RD_WRi to ADIO<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.360   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y65.T1      net (fanout=34)       2.376   XLXI_1/RD_WRi
    OLOGIC_X0Y65.TQ      Totq                  0.759   XLXI_1/RD_WRi_inv1_INV_0_split_29
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_29
    V26.T                net (fanout=1)        0.050   XLXI_1/RD_WRi_inv1_INV_0_split_29
    V26.PAD              Tiotp                 3.548   ADIO<2>
                                                       ADIO_2_IOBUF/OBUFT
                                                       ADIO<2>
    -------------------------------------------------  ---------------------------
    Total                                      7.093ns (4.667ns logic, 2.426ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.381ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/data_out_reg_2 (FF)
  Destination:          ADIO<2> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      5.549ns (Levels of Logic = 1)
  Clock Path Delay:     5.570ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/data_out_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X2Y71.CLK      net (fanout=155)      2.970   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.570ns (1.861ns logic, 3.709ns route)
                                                       (33.4% logic, 66.6% route)

  Maximum Data Path: XLXI_1/data_out_reg_2 to ADIO<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y71.YQ       Tcko                  0.360   XLXI_1/data_out_reg<3>
                                                       XLXI_1/data_out_reg_2
    V26.O                net (fanout=1)        1.641   XLXI_1/data_out_reg<2>
    V26.PAD              Tioop                 3.548   ADIO<2>
                                                       ADIO_2_IOBUF/OBUFT
                                                       ADIO<2>
    -------------------------------------------------  ---------------------------
    Total                                      5.549ns (3.908ns logic, 1.641ns route)
                                                       (70.4% logic, 29.6% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "ADIO<2>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point ADIO<2> (V26.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  11.080ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<2> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      6.522ns (Levels of Logic = 2)
  Clock Path Delay:     4.558ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.252   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.558ns (1.627ns logic, 2.931ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: XLXI_1/RD_WRi to ADIO<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.331   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y65.T1      net (fanout=34)       2.186   XLXI_1/RD_WRi
    OLOGIC_X0Y65.TQ      Totq                  0.698   XLXI_1/RD_WRi_inv1_INV_0_split_29
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_29
    V26.T                net (fanout=1)        0.046   XLXI_1/RD_WRi_inv1_INV_0_split_29
    V26.PAD              Tiotp                 3.261   ADIO<2>
                                                       ADIO_2_IOBUF/OBUFT
                                                       ADIO<2>
    -------------------------------------------------  ---------------------------
    Total                                      6.522ns (4.290ns logic, 2.232ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  9.783ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/data_out_reg_2 (FF)
  Destination:          ADIO<2> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      5.101ns (Levels of Logic = 1)
  Clock Path Delay:     4.682ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/data_out_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X2Y71.CLK      net (fanout=155)      2.376   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.682ns (1.627ns logic, 3.055ns route)
                                                       (34.8% logic, 65.2% route)

  Minimum Data Path: XLXI_1/data_out_reg_2 to ADIO<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y71.YQ       Tcko                  0.331   XLXI_1/data_out_reg<3>
                                                       XLXI_1/data_out_reg_2
    V26.O                net (fanout=1)        1.509   XLXI_1/data_out_reg<2>
    V26.PAD              Tioop                 3.261   ADIO<2>
                                                       ADIO_2_IOBUF/OBUFT
                                                       ADIO<2>
    -------------------------------------------------  ---------------------------
    Total                                      5.101ns (3.592ns logic, 1.509ns route)
                                                       (70.4% logic, 29.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<2>" OFFSET = IN 5 ns BEFORE COMP "clkb";

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -2.371ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_1/data_reg_2 (SLICE_X9Y64.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.371ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ADIO<2> (PAD)
  Destination:          XLXI_1/data_reg_2 (FF)
  Destination Clock:    clkb_BUFGP rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      2.280ns (Levels of Logic = 1)
  Clock Path Delay:     4.651ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ADIO<2> to XLXI_1/data_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V26.I                Tiopi                 0.931   ADIO<2>
                                                       ADIO<2>
                                                       ADIO_2_IOBUF/IBUF
    SLICE_X9Y64.BY       net (fanout=1)        1.057   N276
    SLICE_X9Y64.CLK      Tdick                 0.292   XLXI_1/data_reg<3>
                                                       XLXI_1/data_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      2.280ns (1.223ns logic, 1.057ns route)
                                                       (53.6% logic, 46.4% route)

  Minimum Clock Path: clkb to XLXI_1/data_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X9Y64.CLK      net (fanout=155)      2.345   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.651ns (1.627ns logic, 3.024ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "ADIO<2>" OFFSET = IN 5 ns BEFORE COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point XLXI_1/data_reg_2 (SLICE_X9Y64.BY), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -3.854ns (data path - clock path + uncertainty)
  Source:               ADIO<2> (PAD)
  Destination:          XLXI_1/data_reg_2 (FF)
  Destination Clock:    clkb_BUFGP rising at 0.000ns
  Data Path Delay:      1.678ns (Levels of Logic = 1)
  Clock Path Delay:     5.532ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ADIO<2> to XLXI_1/data_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V26.I                Tiopi                 0.774   ADIO<2>
                                                       ADIO<2>
                                                       ADIO_2_IOBUF/IBUF
    SLICE_X9Y64.BY       net (fanout=1)        0.972   N276
    SLICE_X9Y64.CLK      Tckdi       (-Th)     0.068   XLXI_1/data_reg<3>
                                                       XLXI_1/data_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      1.678ns (0.706ns logic, 0.972ns route)
                                                       (42.1% logic, 57.9% route)

  Maximum Clock Path: clkb to XLXI_1/data_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X9Y64.CLK      net (fanout=155)      2.932   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.532ns (1.861ns logic, 3.671ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<30>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  12.344ns.
--------------------------------------------------------------------------------

Paths for end point ADIO<30> (N21.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.156ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<30> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      6.929ns (Levels of Logic = 2)
  Clock Path Delay:     5.415ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.815   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.415ns (1.861ns logic, 3.554ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Data Path: XLXI_1/RD_WRi to ADIO<30>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.360   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y95.T1      net (fanout=34)       2.244   XLXI_1/RD_WRi
    OLOGIC_X0Y95.TQ      Totq                  0.759   XLXI_1/RD_WRi_inv1_INV_0_split_0
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_0
    N21.T                net (fanout=1)        0.050   XLXI_1/RD_WRi_inv1_INV_0_split_0
    N21.PAD              Tiotp                 3.516   ADIO<30>
                                                       ADIO_30_OBUFT
                                                       ADIO<30>
    -------------------------------------------------  ---------------------------
    Total                                      6.929ns (4.635ns logic, 2.294ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.641ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/data_out_reg_30 (FF)
  Destination:          ADIO<30> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      5.332ns (Levels of Logic = 1)
  Clock Path Delay:     5.527ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/data_out_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X2Y97.CLK      net (fanout=155)      2.927   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.527ns (1.861ns logic, 3.666ns route)
                                                       (33.7% logic, 66.3% route)

  Maximum Data Path: XLXI_1/data_out_reg_30 to ADIO<30>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y97.YQ       Tcko                  0.360   XLXI_1/data_out_reg<31>
                                                       XLXI_1/data_out_reg_30
    N21.O                net (fanout=1)        1.456   XLXI_1/data_out_reg<30>
    N21.PAD              Tioop                 3.516   ADIO<30>
                                                       ADIO_30_OBUFT
                                                       ADIO<30>
    -------------------------------------------------  ---------------------------
    Total                                      5.332ns (3.876ns logic, 1.456ns route)
                                                       (72.7% logic, 27.3% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "ADIO<30>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point ADIO<30> (N21.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  10.932ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<30> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      6.374ns (Levels of Logic = 2)
  Clock Path Delay:     4.558ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.252   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.558ns (1.627ns logic, 2.931ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: XLXI_1/RD_WRi to ADIO<30>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.331   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y95.T1      net (fanout=34)       2.065   XLXI_1/RD_WRi
    OLOGIC_X0Y95.TQ      Totq                  0.698   XLXI_1/RD_WRi_inv1_INV_0_split_0
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_0
    N21.T                net (fanout=1)        0.046   XLXI_1/RD_WRi_inv1_INV_0_split_0
    N21.PAD              Tiotp                 3.234   ADIO<30>
                                                       ADIO_30_OBUFT
                                                       ADIO<30>
    -------------------------------------------------  ---------------------------
    Total                                      6.374ns (4.263ns logic, 2.111ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  9.552ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/data_out_reg_30 (FF)
  Destination:          ADIO<30> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      4.904ns (Levels of Logic = 1)
  Clock Path Delay:     4.648ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/data_out_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X2Y97.CLK      net (fanout=155)      2.342   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.648ns (1.627ns logic, 3.021ns route)
                                                       (35.0% logic, 65.0% route)

  Minimum Data Path: XLXI_1/data_out_reg_30 to ADIO<30>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y97.YQ       Tcko                  0.331   XLXI_1/data_out_reg<31>
                                                       XLXI_1/data_out_reg_30
    N21.O                net (fanout=1)        1.339   XLXI_1/data_out_reg<30>
    N21.PAD              Tioop                 3.234   ADIO<30>
                                                       ADIO_30_OBUFT
                                                       ADIO<30>
    -------------------------------------------------  ---------------------------
    Total                                      4.904ns (3.565ns logic, 1.339ns route)
                                                       (72.7% logic, 27.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<30>" OFFSET = IN 5 ns BEFORE COMP "clkb";

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<31>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  12.348ns.
--------------------------------------------------------------------------------

Paths for end point ADIO<31> (N22.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.152ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<31> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      6.933ns (Levels of Logic = 2)
  Clock Path Delay:     5.415ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.815   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.415ns (1.861ns logic, 3.554ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Data Path: XLXI_1/RD_WRi to ADIO<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.360   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y96.T1      net (fanout=34)       2.249   XLXI_1/RD_WRi
    OLOGIC_X0Y96.TQ      Totq                  0.759   XLXI_1/RD_WRi_inv1_INV_0_split_15
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_15
    N22.T                net (fanout=1)        0.050   XLXI_1/RD_WRi_inv1_INV_0_split_15
    N22.PAD              Tiotp                 3.515   ADIO<31>
                                                       ADIO_31_IOBUF/OBUFT
                                                       ADIO<31>
    -------------------------------------------------  ---------------------------
    Total                                      6.933ns (4.634ns logic, 2.299ns route)
                                                       (66.8% logic, 33.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.652ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/data_out_reg_31 (FF)
  Destination:          ADIO<31> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      5.321ns (Levels of Logic = 1)
  Clock Path Delay:     5.527ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/data_out_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X2Y97.CLK      net (fanout=155)      2.927   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.527ns (1.861ns logic, 3.666ns route)
                                                       (33.7% logic, 66.3% route)

  Maximum Data Path: XLXI_1/data_out_reg_31 to ADIO<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y97.XQ       Tcko                  0.360   XLXI_1/data_out_reg<31>
                                                       XLXI_1/data_out_reg_31
    N22.O                net (fanout=1)        1.446   XLXI_1/data_out_reg<31>
    N22.PAD              Tioop                 3.515   ADIO<31>
                                                       ADIO_31_IOBUF/OBUFT
                                                       ADIO<31>
    -------------------------------------------------  ---------------------------
    Total                                      5.321ns (3.875ns logic, 1.446ns route)
                                                       (72.8% logic, 27.2% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "ADIO<31>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point ADIO<31> (N22.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  10.935ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<31> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      6.377ns (Levels of Logic = 2)
  Clock Path Delay:     4.558ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.252   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.558ns (1.627ns logic, 2.931ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: XLXI_1/RD_WRi to ADIO<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.331   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y96.T1      net (fanout=34)       2.069   XLXI_1/RD_WRi
    OLOGIC_X0Y96.TQ      Totq                  0.698   XLXI_1/RD_WRi_inv1_INV_0_split_15
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_15
    N22.T                net (fanout=1)        0.046   XLXI_1/RD_WRi_inv1_INV_0_split_15
    N22.PAD              Tiotp                 3.233   ADIO<31>
                                                       ADIO_31_IOBUF/OBUFT
                                                       ADIO<31>
    -------------------------------------------------  ---------------------------
    Total                                      6.377ns (4.262ns logic, 2.115ns route)
                                                       (66.8% logic, 33.2% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  9.543ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/data_out_reg_31 (FF)
  Destination:          ADIO<31> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      4.895ns (Levels of Logic = 1)
  Clock Path Delay:     4.648ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/data_out_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X2Y97.CLK      net (fanout=155)      2.342   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.648ns (1.627ns logic, 3.021ns route)
                                                       (35.0% logic, 65.0% route)

  Minimum Data Path: XLXI_1/data_out_reg_31 to ADIO<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y97.XQ       Tcko                  0.331   XLXI_1/data_out_reg<31>
                                                       XLXI_1/data_out_reg_31
    N22.O                net (fanout=1)        1.331   XLXI_1/data_out_reg<31>
    N22.PAD              Tioop                 3.233   ADIO<31>
                                                       ADIO_31_IOBUF/OBUFT
                                                       ADIO<31>
    -------------------------------------------------  ---------------------------
    Total                                      4.895ns (3.564ns logic, 1.331ns route)
                                                       (72.8% logic, 27.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<31>" OFFSET = IN 5 ns BEFORE COMP "clkb";

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -1.376ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_1/data_reg_31 (SLICE_X14Y78.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.376ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ADIO<31> (PAD)
  Destination:          XLXI_1/data_reg_31 (FF)
  Destination Clock:    clkb_BUFGP rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      3.247ns (Levels of Logic = 1)
  Clock Path Delay:     4.623ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ADIO<31> to XLXI_1/data_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N22.I                Tiopi                 0.898   ADIO<31>
                                                       ADIO<31>
                                                       ADIO_31_IOBUF/IBUF
    SLICE_X14Y78.BY      net (fanout=1)        2.069   N262
    SLICE_X14Y78.CLK     Tdick                 0.280   XLXI_1/data_reg<31>
                                                       XLXI_1/data_reg_31
    -------------------------------------------------  ---------------------------
    Total                                      3.247ns (1.178ns logic, 2.069ns route)
                                                       (36.3% logic, 63.7% route)

  Minimum Clock Path: clkb to XLXI_1/data_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X14Y78.CLK     net (fanout=155)      2.317   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.623ns (1.627ns logic, 2.996ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "ADIO<31>" OFFSET = IN 5 ns BEFORE COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point XLXI_1/data_reg_31 (SLICE_X14Y78.BY), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -2.928ns (data path - clock path + uncertainty)
  Source:               ADIO<31> (PAD)
  Destination:          XLXI_1/data_reg_31 (FF)
  Destination Clock:    clkb_BUFGP rising at 0.000ns
  Data Path Delay:      2.569ns (Levels of Logic = 1)
  Clock Path Delay:     5.497ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ADIO<31> to XLXI_1/data_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N22.I                Tiopi                 0.746   ADIO<31>
                                                       ADIO<31>
                                                       ADIO_31_IOBUF/IBUF
    SLICE_X14Y78.BY      net (fanout=1)        1.904   N262
    SLICE_X14Y78.CLK     Tckdi       (-Th)     0.081   XLXI_1/data_reg<31>
                                                       XLXI_1/data_reg_31
    -------------------------------------------------  ---------------------------
    Total                                      2.569ns (0.665ns logic, 1.904ns route)
                                                       (25.9% logic, 74.1% route)

  Maximum Clock Path: clkb to XLXI_1/data_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X14Y78.CLK     net (fanout=155)      2.897   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.497ns (1.861ns logic, 3.636ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<3>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected.
 Minimum allowable offset is  12.501ns.
--------------------------------------------------------------------------------

Paths for end point ADIO<3> (V25.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.001ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<3> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      7.086ns (Levels of Logic = 2)
  Clock Path Delay:     5.415ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.815   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.415ns (1.861ns logic, 3.554ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Data Path: XLXI_1/RD_WRi to ADIO<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.360   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y64.T1      net (fanout=34)       2.376   XLXI_1/RD_WRi
    OLOGIC_X0Y64.TQ      Totq                  0.759   XLXI_1/RD_WRi_inv1_INV_0_split_28
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_28
    V25.T                net (fanout=1)        0.050   XLXI_1/RD_WRi_inv1_INV_0_split_28
    V25.PAD              Tiotp                 3.541   ADIO<3>
                                                       ADIO_3_IOBUF/OBUFT
                                                       ADIO<3>
    -------------------------------------------------  ---------------------------
    Total                                      7.086ns (4.660ns logic, 2.426ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.393ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/data_out_reg_3 (FF)
  Destination:          ADIO<3> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      5.537ns (Levels of Logic = 1)
  Clock Path Delay:     5.570ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/data_out_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X2Y71.CLK      net (fanout=155)      2.970   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.570ns (1.861ns logic, 3.709ns route)
                                                       (33.4% logic, 66.6% route)

  Maximum Data Path: XLXI_1/data_out_reg_3 to ADIO<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y71.XQ       Tcko                  0.360   XLXI_1/data_out_reg<3>
                                                       XLXI_1/data_out_reg_3
    V25.O                net (fanout=1)        1.636   XLXI_1/data_out_reg<3>
    V25.PAD              Tioop                 3.541   ADIO<3>
                                                       ADIO_3_IOBUF/OBUFT
                                                       ADIO<3>
    -------------------------------------------------  ---------------------------
    Total                                      5.537ns (3.901ns logic, 1.636ns route)
                                                       (70.5% logic, 29.5% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "ADIO<3>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point ADIO<3> (V25.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  11.074ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<3> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      6.516ns (Levels of Logic = 2)
  Clock Path Delay:     4.558ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.252   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.558ns (1.627ns logic, 2.931ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: XLXI_1/RD_WRi to ADIO<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.331   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y64.T1      net (fanout=34)       2.186   XLXI_1/RD_WRi
    OLOGIC_X0Y64.TQ      Totq                  0.698   XLXI_1/RD_WRi_inv1_INV_0_split_28
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_28
    V25.T                net (fanout=1)        0.046   XLXI_1/RD_WRi_inv1_INV_0_split_28
    V25.PAD              Tiotp                 3.255   ADIO<3>
                                                       ADIO_3_IOBUF/OBUFT
                                                       ADIO<3>
    -------------------------------------------------  ---------------------------
    Total                                      6.516ns (4.284ns logic, 2.232ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  9.773ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/data_out_reg_3 (FF)
  Destination:          ADIO<3> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      5.091ns (Levels of Logic = 1)
  Clock Path Delay:     4.682ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/data_out_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X2Y71.CLK      net (fanout=155)      2.376   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.682ns (1.627ns logic, 3.055ns route)
                                                       (34.8% logic, 65.2% route)

  Minimum Data Path: XLXI_1/data_out_reg_3 to ADIO<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y71.XQ       Tcko                  0.331   XLXI_1/data_out_reg<3>
                                                       XLXI_1/data_out_reg_3
    V25.O                net (fanout=1)        1.505   XLXI_1/data_out_reg<3>
    V25.PAD              Tioop                 3.255   ADIO<3>
                                                       ADIO_3_IOBUF/OBUFT
                                                       ADIO<3>
    -------------------------------------------------  ---------------------------
    Total                                      5.091ns (3.586ns logic, 1.505ns route)
                                                       (70.4% logic, 29.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<3>" OFFSET = IN 5 ns BEFORE COMP "clkb";

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -2.139ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_1/data_reg_3 (SLICE_X9Y64.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.139ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ADIO<3> (PAD)
  Destination:          XLXI_1/data_reg_3 (FF)
  Destination Clock:    clkb_BUFGP rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      2.512ns (Levels of Logic = 1)
  Clock Path Delay:     4.651ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ADIO<3> to XLXI_1/data_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V25.I                Tiopi                 0.924   ADIO<3>
                                                       ADIO<3>
                                                       ADIO_3_IOBUF/IBUF
    SLICE_X9Y64.BX       net (fanout=1)        1.307   N275
    SLICE_X9Y64.CLK      Tdick                 0.281   XLXI_1/data_reg<3>
                                                       XLXI_1/data_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      2.512ns (1.205ns logic, 1.307ns route)
                                                       (48.0% logic, 52.0% route)

  Minimum Clock Path: clkb to XLXI_1/data_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X9Y64.CLK      net (fanout=155)      2.345   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.651ns (1.627ns logic, 3.024ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "ADIO<3>" OFFSET = IN 5 ns BEFORE COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point XLXI_1/data_reg_3 (SLICE_X9Y64.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -3.640ns (data path - clock path + uncertainty)
  Source:               ADIO<3> (PAD)
  Destination:          XLXI_1/data_reg_3 (FF)
  Destination Clock:    clkb_BUFGP rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     5.532ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ADIO<3> to XLXI_1/data_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V25.I                Tiopi                 0.768   ADIO<3>
                                                       ADIO<3>
                                                       ADIO_3_IOBUF/IBUF
    SLICE_X9Y64.BX       net (fanout=1)        1.203   N275
    SLICE_X9Y64.CLK      Tckdi       (-Th)     0.079   XLXI_1/data_reg<3>
                                                       XLXI_1/data_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (0.689ns logic, 1.203ns route)
                                                       (36.4% logic, 63.6% route)

  Maximum Clock Path: clkb to XLXI_1/data_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X9Y64.CLK      net (fanout=155)      2.932   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.532ns (1.861ns logic, 3.671ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<4>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  12.392ns.
--------------------------------------------------------------------------------

Paths for end point ADIO<4> (U20.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.108ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<4> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      6.977ns (Levels of Logic = 2)
  Clock Path Delay:     5.415ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.815   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.415ns (1.861ns logic, 3.554ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Data Path: XLXI_1/RD_WRi to ADIO<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.360   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y67.T1      net (fanout=34)       2.293   XLXI_1/RD_WRi
    OLOGIC_X0Y67.TQ      Totq                  0.759   XLXI_1/RD_WRi_inv1_INV_0_split_27
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_27
    U20.T                net (fanout=1)        0.050   XLXI_1/RD_WRi_inv1_INV_0_split_27
    U20.PAD              Tiotp                 3.515   ADIO<4>
                                                       ADIO_4_IOBUF/OBUFT
                                                       ADIO<4>
    -------------------------------------------------  ---------------------------
    Total                                      6.977ns (4.634ns logic, 2.343ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.422ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/data_out_reg_4 (FF)
  Destination:          ADIO<4> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      5.508ns (Levels of Logic = 1)
  Clock Path Delay:     5.570ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/data_out_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X2Y70.CLK      net (fanout=155)      2.970   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.570ns (1.861ns logic, 3.709ns route)
                                                       (33.4% logic, 66.6% route)

  Maximum Data Path: XLXI_1/data_out_reg_4 to ADIO<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y70.YQ       Tcko                  0.360   XLXI_1/data_out_reg<5>
                                                       XLXI_1/data_out_reg_4
    U20.O                net (fanout=1)        1.633   XLXI_1/data_out_reg<4>
    U20.PAD              Tioop                 3.515   ADIO<4>
                                                       ADIO_4_IOBUF/OBUFT
                                                       ADIO<4>
    -------------------------------------------------  ---------------------------
    Total                                      5.508ns (3.875ns logic, 1.633ns route)
                                                       (70.4% logic, 29.6% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "ADIO<4>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point ADIO<4> (U20.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  10.975ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<4> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      6.417ns (Levels of Logic = 2)
  Clock Path Delay:     4.558ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.252   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.558ns (1.627ns logic, 2.931ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: XLXI_1/RD_WRi to ADIO<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.331   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y67.T1      net (fanout=34)       2.110   XLXI_1/RD_WRi
    OLOGIC_X0Y67.TQ      Totq                  0.698   XLXI_1/RD_WRi_inv1_INV_0_split_27
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_27
    U20.T                net (fanout=1)        0.046   XLXI_1/RD_WRi_inv1_INV_0_split_27
    U20.PAD              Tiotp                 3.232   ADIO<4>
                                                       ADIO_4_IOBUF/OBUFT
                                                       ADIO<4>
    -------------------------------------------------  ---------------------------
    Total                                      6.417ns (4.261ns logic, 2.156ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  9.748ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/data_out_reg_4 (FF)
  Destination:          ADIO<4> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      5.066ns (Levels of Logic = 1)
  Clock Path Delay:     4.682ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/data_out_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X2Y70.CLK      net (fanout=155)      2.376   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.682ns (1.627ns logic, 3.055ns route)
                                                       (34.8% logic, 65.2% route)

  Minimum Data Path: XLXI_1/data_out_reg_4 to ADIO<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y70.YQ       Tcko                  0.331   XLXI_1/data_out_reg<5>
                                                       XLXI_1/data_out_reg_4
    U20.O                net (fanout=1)        1.503   XLXI_1/data_out_reg<4>
    U20.PAD              Tioop                 3.232   ADIO<4>
                                                       ADIO_4_IOBUF/OBUFT
                                                       ADIO<4>
    -------------------------------------------------  ---------------------------
    Total                                      5.066ns (3.563ns logic, 1.503ns route)
                                                       (70.3% logic, 29.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<4>" OFFSET = IN 5 ns BEFORE COMP "clkb";

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -2.331ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_1/data_reg_4 (SLICE_X7Y64.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.331ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ADIO<4> (PAD)
  Destination:          XLXI_1/data_reg_4 (FF)
  Destination Clock:    clkb_BUFGP rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      2.348ns (Levels of Logic = 1)
  Clock Path Delay:     4.679ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ADIO<4> to XLXI_1/data_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U20.I                Tiopi                 0.898   ADIO<4>
                                                       ADIO<4>
                                                       ADIO_4_IOBUF/IBUF
    SLICE_X7Y64.BY       net (fanout=1)        1.158   N274
    SLICE_X7Y64.CLK      Tdick                 0.292   XLXI_1/data_reg<5>
                                                       XLXI_1/data_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      2.348ns (1.190ns logic, 1.158ns route)
                                                       (50.7% logic, 49.3% route)

  Minimum Clock Path: clkb to XLXI_1/data_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X7Y64.CLK      net (fanout=155)      2.373   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.679ns (1.627ns logic, 3.052ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "ADIO<4>" OFFSET = IN 5 ns BEFORE COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point XLXI_1/data_reg_4 (SLICE_X7Y64.BY), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -3.824ns (data path - clock path + uncertainty)
  Source:               ADIO<4> (PAD)
  Destination:          XLXI_1/data_reg_4 (FF)
  Destination Clock:    clkb_BUFGP rising at 0.000ns
  Data Path Delay:      1.742ns (Levels of Logic = 1)
  Clock Path Delay:     5.566ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ADIO<4> to XLXI_1/data_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U20.I                Tiopi                 0.745   ADIO<4>
                                                       ADIO<4>
                                                       ADIO_4_IOBUF/IBUF
    SLICE_X7Y64.BY       net (fanout=1)        1.065   N274
    SLICE_X7Y64.CLK      Tckdi       (-Th)     0.068   XLXI_1/data_reg<5>
                                                       XLXI_1/data_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      1.742ns (0.677ns logic, 1.065ns route)
                                                       (38.9% logic, 61.1% route)

  Maximum Clock Path: clkb to XLXI_1/data_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X7Y64.CLK      net (fanout=155)      2.966   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.566ns (1.861ns logic, 3.705ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<5>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  12.448ns.
--------------------------------------------------------------------------------

Paths for end point ADIO<5> (U21.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.052ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<5> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      7.033ns (Levels of Logic = 2)
  Clock Path Delay:     5.415ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.815   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.415ns (1.861ns logic, 3.554ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Data Path: XLXI_1/RD_WRi to ADIO<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.360   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y70.T1      net (fanout=34)       2.332   XLXI_1/RD_WRi
    OLOGIC_X0Y70.TQ      Totq                  0.759   XLXI_1/RD_WRi_inv1_INV_0_split_26
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_26
    U21.T                net (fanout=1)        0.050   XLXI_1/RD_WRi_inv1_INV_0_split_26
    U21.PAD              Tiotp                 3.532   ADIO<5>
                                                       ADIO_5_IOBUF/OBUFT
                                                       ADIO<5>
    -------------------------------------------------  ---------------------------
    Total                                      7.033ns (4.651ns logic, 2.382ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.592ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/data_out_reg_5 (FF)
  Destination:          ADIO<5> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      5.338ns (Levels of Logic = 1)
  Clock Path Delay:     5.570ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/data_out_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X2Y70.CLK      net (fanout=155)      2.970   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.570ns (1.861ns logic, 3.709ns route)
                                                       (33.4% logic, 66.6% route)

  Maximum Data Path: XLXI_1/data_out_reg_5 to ADIO<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y70.XQ       Tcko                  0.360   XLXI_1/data_out_reg<5>
                                                       XLXI_1/data_out_reg_5
    U21.O                net (fanout=1)        1.446   XLXI_1/data_out_reg<5>
    U21.PAD              Tioop                 3.532   ADIO<5>
                                                       ADIO_5_IOBUF/OBUFT
                                                       ADIO<5>
    -------------------------------------------------  ---------------------------
    Total                                      5.338ns (3.892ns logic, 1.446ns route)
                                                       (72.9% logic, 27.1% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "ADIO<5>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point ADIO<5> (U21.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  11.026ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<5> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      6.468ns (Levels of Logic = 2)
  Clock Path Delay:     4.558ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.252   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.558ns (1.627ns logic, 2.931ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: XLXI_1/RD_WRi to ADIO<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.331   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y70.T1      net (fanout=34)       2.145   XLXI_1/RD_WRi
    OLOGIC_X0Y70.TQ      Totq                  0.698   XLXI_1/RD_WRi_inv1_INV_0_split_26
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_26
    U21.T                net (fanout=1)        0.046   XLXI_1/RD_WRi_inv1_INV_0_split_26
    U21.PAD              Tiotp                 3.248   ADIO<5>
                                                       ADIO_5_IOBUF/OBUFT
                                                       ADIO<5>
    -------------------------------------------------  ---------------------------
    Total                                      6.468ns (4.277ns logic, 2.191ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  9.592ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/data_out_reg_5 (FF)
  Destination:          ADIO<5> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      4.910ns (Levels of Logic = 1)
  Clock Path Delay:     4.682ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/data_out_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X2Y70.CLK      net (fanout=155)      2.376   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.682ns (1.627ns logic, 3.055ns route)
                                                       (34.8% logic, 65.2% route)

  Minimum Data Path: XLXI_1/data_out_reg_5 to ADIO<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y70.XQ       Tcko                  0.331   XLXI_1/data_out_reg<5>
                                                       XLXI_1/data_out_reg_5
    U21.O                net (fanout=1)        1.331   XLXI_1/data_out_reg<5>
    U21.PAD              Tioop                 3.248   ADIO<5>
                                                       ADIO_5_IOBUF/OBUFT
                                                       ADIO<5>
    -------------------------------------------------  ---------------------------
    Total                                      4.910ns (3.579ns logic, 1.331ns route)
                                                       (72.9% logic, 27.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<5>" OFFSET = IN 5 ns BEFORE COMP "clkb";

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -2.252ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_1/data_reg_5 (SLICE_X7Y64.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.252ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ADIO<5> (PAD)
  Destination:          XLXI_1/data_reg_5 (FF)
  Destination Clock:    clkb_BUFGP rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      2.427ns (Levels of Logic = 1)
  Clock Path Delay:     4.679ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ADIO<5> to XLXI_1/data_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U21.I                Tiopi                 0.915   ADIO<5>
                                                       ADIO<5>
                                                       ADIO_5_IOBUF/IBUF
    SLICE_X7Y64.BX       net (fanout=1)        1.231   N273
    SLICE_X7Y64.CLK      Tdick                 0.281   XLXI_1/data_reg<5>
                                                       XLXI_1/data_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      2.427ns (1.196ns logic, 1.231ns route)
                                                       (49.3% logic, 50.7% route)

  Minimum Clock Path: clkb to XLXI_1/data_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X7Y64.CLK      net (fanout=155)      2.373   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.679ns (1.627ns logic, 3.052ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "ADIO<5>" OFFSET = IN 5 ns BEFORE COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point XLXI_1/data_reg_5 (SLICE_X7Y64.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -3.751ns (data path - clock path + uncertainty)
  Source:               ADIO<5> (PAD)
  Destination:          XLXI_1/data_reg_5 (FF)
  Destination Clock:    clkb_BUFGP rising at 0.000ns
  Data Path Delay:      1.815ns (Levels of Logic = 1)
  Clock Path Delay:     5.566ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ADIO<5> to XLXI_1/data_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U21.I                Tiopi                 0.761   ADIO<5>
                                                       ADIO<5>
                                                       ADIO_5_IOBUF/IBUF
    SLICE_X7Y64.BX       net (fanout=1)        1.133   N273
    SLICE_X7Y64.CLK      Tckdi       (-Th)     0.079   XLXI_1/data_reg<5>
                                                       XLXI_1/data_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      1.815ns (0.682ns logic, 1.133ns route)
                                                       (37.6% logic, 62.4% route)

  Maximum Clock Path: clkb to XLXI_1/data_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X7Y64.CLK      net (fanout=155)      2.966   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.566ns (1.861ns logic, 3.705ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<6>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  12.368ns.
--------------------------------------------------------------------------------

Paths for end point ADIO<6> (U22.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.132ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<6> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      6.953ns (Levels of Logic = 2)
  Clock Path Delay:     5.415ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.815   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.415ns (1.861ns logic, 3.554ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Data Path: XLXI_1/RD_WRi to ADIO<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.360   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y71.T1      net (fanout=34)       2.249   XLXI_1/RD_WRi
    OLOGIC_X0Y71.TQ      Totq                  0.759   XLXI_1/RD_WRi_inv1_INV_0_split_25
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_25
    U22.T                net (fanout=1)        0.050   XLXI_1/RD_WRi_inv1_INV_0_split_25
    U22.PAD              Tiotp                 3.535   ADIO<6>
                                                       ADIO_6_IOBUF/OBUFT
                                                       ADIO<6>
    -------------------------------------------------  ---------------------------
    Total                                      6.953ns (4.654ns logic, 2.299ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.383ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/data_out_reg_6 (FF)
  Destination:          ADIO<6> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      5.555ns (Levels of Logic = 1)
  Clock Path Delay:     5.562ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/data_out_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X2Y82.CLK      net (fanout=155)      2.962   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.562ns (1.861ns logic, 3.701ns route)
                                                       (33.5% logic, 66.5% route)

  Maximum Data Path: XLXI_1/data_out_reg_6 to ADIO<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y82.YQ       Tcko                  0.360   XLXI_1/data_out_reg<7>
                                                       XLXI_1/data_out_reg_6
    U22.O                net (fanout=1)        1.660   XLXI_1/data_out_reg<6>
    U22.PAD              Tioop                 3.535   ADIO<6>
                                                       ADIO_6_IOBUF/OBUFT
                                                       ADIO<6>
    -------------------------------------------------  ---------------------------
    Total                                      5.555ns (3.895ns logic, 1.660ns route)
                                                       (70.1% logic, 29.9% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "ADIO<6>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point ADIO<6> (U22.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  10.952ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<6> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      6.394ns (Levels of Logic = 2)
  Clock Path Delay:     4.558ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.252   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.558ns (1.627ns logic, 2.931ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: XLXI_1/RD_WRi to ADIO<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.331   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y71.T1      net (fanout=34)       2.069   XLXI_1/RD_WRi
    OLOGIC_X0Y71.TQ      Totq                  0.698   XLXI_1/RD_WRi_inv1_INV_0_split_25
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_25
    U22.T                net (fanout=1)        0.046   XLXI_1/RD_WRi_inv1_INV_0_split_25
    U22.PAD              Tiotp                 3.250   ADIO<6>
                                                       ADIO_6_IOBUF/OBUFT
                                                       ADIO<6>
    -------------------------------------------------  ---------------------------
    Total                                      6.394ns (4.279ns logic, 2.115ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  9.783ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/data_out_reg_6 (FF)
  Destination:          ADIO<6> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      5.108ns (Levels of Logic = 1)
  Clock Path Delay:     4.675ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/data_out_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X2Y82.CLK      net (fanout=155)      2.369   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.675ns (1.627ns logic, 3.048ns route)
                                                       (34.8% logic, 65.2% route)

  Minimum Data Path: XLXI_1/data_out_reg_6 to ADIO<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y82.YQ       Tcko                  0.331   XLXI_1/data_out_reg<7>
                                                       XLXI_1/data_out_reg_6
    U22.O                net (fanout=1)        1.527   XLXI_1/data_out_reg<6>
    U22.PAD              Tioop                 3.250   ADIO<6>
                                                       ADIO_6_IOBUF/OBUFT
                                                       ADIO<6>
    -------------------------------------------------  ---------------------------
    Total                                      5.108ns (3.581ns logic, 1.527ns route)
                                                       (70.1% logic, 29.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<6>" OFFSET = IN 5 ns BEFORE COMP "clkb";

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -2.246ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_1/data_reg_6 (SLICE_X7Y66.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.246ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ADIO<6> (PAD)
  Destination:          XLXI_1/data_reg_6 (FF)
  Destination Clock:    clkb_BUFGP rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      2.432ns (Levels of Logic = 1)
  Clock Path Delay:     4.678ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ADIO<6> to XLXI_1/data_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U22.I                Tiopi                 0.918   ADIO<6>
                                                       ADIO<6>
                                                       ADIO_6_IOBUF/IBUF
    SLICE_X7Y66.BY       net (fanout=1)        1.222   N272
    SLICE_X7Y66.CLK      Tdick                 0.292   XLXI_1/data_reg<7>
                                                       XLXI_1/data_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      2.432ns (1.210ns logic, 1.222ns route)
                                                       (49.8% logic, 50.2% route)

  Minimum Clock Path: clkb to XLXI_1/data_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X7Y66.CLK      net (fanout=155)      2.372   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.678ns (1.627ns logic, 3.051ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "ADIO<6>" OFFSET = IN 5 ns BEFORE COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point XLXI_1/data_reg_6 (SLICE_X7Y66.BY), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -3.745ns (data path - clock path + uncertainty)
  Source:               ADIO<6> (PAD)
  Destination:          XLXI_1/data_reg_6 (FF)
  Destination Clock:    clkb_BUFGP rising at 0.000ns
  Data Path Delay:      1.820ns (Levels of Logic = 1)
  Clock Path Delay:     5.565ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ADIO<6> to XLXI_1/data_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U22.I                Tiopi                 0.763   ADIO<6>
                                                       ADIO<6>
                                                       ADIO_6_IOBUF/IBUF
    SLICE_X7Y66.BY       net (fanout=1)        1.125   N272
    SLICE_X7Y66.CLK      Tckdi       (-Th)     0.068   XLXI_1/data_reg<7>
                                                       XLXI_1/data_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      1.820ns (0.695ns logic, 1.125ns route)
                                                       (38.2% logic, 61.8% route)

  Maximum Clock Path: clkb to XLXI_1/data_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X7Y66.CLK      net (fanout=155)      2.965   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.565ns (1.861ns logic, 3.704ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<7>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  12.374ns.
--------------------------------------------------------------------------------

Paths for end point ADIO<7> (U24.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.126ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<7> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      6.959ns (Levels of Logic = 2)
  Clock Path Delay:     5.415ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.815   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.415ns (1.861ns logic, 3.554ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Data Path: XLXI_1/RD_WRi to ADIO<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.360   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y72.T1      net (fanout=34)       2.254   XLXI_1/RD_WRi
    OLOGIC_X0Y72.TQ      Totq                  0.759   XLXI_1/RD_WRi_inv1_INV_0_split_24
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_24
    U24.T                net (fanout=1)        0.050   XLXI_1/RD_WRi_inv1_INV_0_split_24
    U24.PAD              Tiotp                 3.536   ADIO<7>
                                                       ADIO_7_IOBUF/OBUFT
                                                       ADIO<7>
    -------------------------------------------------  ---------------------------
    Total                                      6.959ns (4.655ns logic, 2.304ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.203ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/data_out_reg_7 (FF)
  Destination:          ADIO<7> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      5.735ns (Levels of Logic = 1)
  Clock Path Delay:     5.562ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/data_out_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X2Y82.CLK      net (fanout=155)      2.962   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.562ns (1.861ns logic, 3.701ns route)
                                                       (33.5% logic, 66.5% route)

  Maximum Data Path: XLXI_1/data_out_reg_7 to ADIO<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y82.XQ       Tcko                  0.360   XLXI_1/data_out_reg<7>
                                                       XLXI_1/data_out_reg_7
    U24.O                net (fanout=1)        1.839   XLXI_1/data_out_reg<7>
    U24.PAD              Tioop                 3.536   ADIO<7>
                                                       ADIO_7_IOBUF/OBUFT
                                                       ADIO<7>
    -------------------------------------------------  ---------------------------
    Total                                      5.735ns (3.896ns logic, 1.839ns route)
                                                       (67.9% logic, 32.1% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "ADIO<7>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point ADIO<7> (U24.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  10.958ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<7> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      6.400ns (Levels of Logic = 2)
  Clock Path Delay:     4.558ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.252   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.558ns (1.627ns logic, 2.931ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: XLXI_1/RD_WRi to ADIO<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.331   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y72.T1      net (fanout=34)       2.074   XLXI_1/RD_WRi
    OLOGIC_X0Y72.TQ      Totq                  0.698   XLXI_1/RD_WRi_inv1_INV_0_split_24
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_24
    U24.T                net (fanout=1)        0.046   XLXI_1/RD_WRi_inv1_INV_0_split_24
    U24.PAD              Tiotp                 3.251   ADIO<7>
                                                       ADIO_7_IOBUF/OBUFT
                                                       ADIO<7>
    -------------------------------------------------  ---------------------------
    Total                                      6.400ns (4.280ns logic, 2.120ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  9.949ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/data_out_reg_7 (FF)
  Destination:          ADIO<7> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      5.274ns (Levels of Logic = 1)
  Clock Path Delay:     4.675ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/data_out_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X2Y82.CLK      net (fanout=155)      2.369   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.675ns (1.627ns logic, 3.048ns route)
                                                       (34.8% logic, 65.2% route)

  Minimum Data Path: XLXI_1/data_out_reg_7 to ADIO<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y82.XQ       Tcko                  0.331   XLXI_1/data_out_reg<7>
                                                       XLXI_1/data_out_reg_7
    U24.O                net (fanout=1)        1.692   XLXI_1/data_out_reg<7>
    U24.PAD              Tioop                 3.251   ADIO<7>
                                                       ADIO_7_IOBUF/OBUFT
                                                       ADIO<7>
    -------------------------------------------------  ---------------------------
    Total                                      5.274ns (3.582ns logic, 1.692ns route)
                                                       (67.9% logic, 32.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<7>" OFFSET = IN 5 ns BEFORE COMP "clkb";

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -2.247ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_1/data_reg_7 (SLICE_X7Y66.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.247ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ADIO<7> (PAD)
  Destination:          XLXI_1/data_reg_7 (FF)
  Destination Clock:    clkb_BUFGP rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      2.431ns (Levels of Logic = 1)
  Clock Path Delay:     4.678ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ADIO<7> to XLXI_1/data_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U24.I                Tiopi                 0.919   ADIO<7>
                                                       ADIO<7>
                                                       ADIO_7_IOBUF/IBUF
    SLICE_X7Y66.BX       net (fanout=1)        1.231   N271
    SLICE_X7Y66.CLK      Tdick                 0.281   XLXI_1/data_reg<7>
                                                       XLXI_1/data_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      2.431ns (1.200ns logic, 1.231ns route)
                                                       (49.4% logic, 50.6% route)

  Minimum Clock Path: clkb to XLXI_1/data_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X7Y66.CLK      net (fanout=155)      2.372   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.678ns (1.627ns logic, 3.051ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "ADIO<7>" OFFSET = IN 5 ns BEFORE COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point XLXI_1/data_reg_7 (SLICE_X7Y66.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -3.747ns (data path - clock path + uncertainty)
  Source:               ADIO<7> (PAD)
  Destination:          XLXI_1/data_reg_7 (FF)
  Destination Clock:    clkb_BUFGP rising at 0.000ns
  Data Path Delay:      1.818ns (Levels of Logic = 1)
  Clock Path Delay:     5.565ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ADIO<7> to XLXI_1/data_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U24.I                Tiopi                 0.764   ADIO<7>
                                                       ADIO<7>
                                                       ADIO_7_IOBUF/IBUF
    SLICE_X7Y66.BX       net (fanout=1)        1.133   N271
    SLICE_X7Y66.CLK      Tckdi       (-Th)     0.079   XLXI_1/data_reg<7>
                                                       XLXI_1/data_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      1.818ns (0.685ns logic, 1.133ns route)
                                                       (37.7% logic, 62.3% route)

  Maximum Clock Path: clkb to XLXI_1/data_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X7Y66.CLK      net (fanout=155)      2.965   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.565ns (1.861ns logic, 3.704ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<8>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  12.381ns.
--------------------------------------------------------------------------------

Paths for end point ADIO<8> (U25.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.119ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<8> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      6.966ns (Levels of Logic = 2)
  Clock Path Delay:     5.415ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.815   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.415ns (1.861ns logic, 3.554ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Data Path: XLXI_1/RD_WRi to ADIO<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.360   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y73.T1      net (fanout=34)       2.254   XLXI_1/RD_WRi
    OLOGIC_X0Y73.TQ      Totq                  0.759   XLXI_1/RD_WRi_inv1_INV_0_split_23
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_23
    U25.T                net (fanout=1)        0.050   XLXI_1/RD_WRi_inv1_INV_0_split_23
    U25.PAD              Tiotp                 3.543   ADIO<8>
                                                       ADIO_8_IOBUF/OBUFT
                                                       ADIO<8>
    -------------------------------------------------  ---------------------------
    Total                                      6.966ns (4.662ns logic, 2.304ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.398ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/data_out_reg_8 (FF)
  Destination:          ADIO<8> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      5.544ns (Levels of Logic = 1)
  Clock Path Delay:     5.558ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/data_out_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X2Y79.CLK      net (fanout=155)      2.958   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.558ns (1.861ns logic, 3.697ns route)
                                                       (33.5% logic, 66.5% route)

  Maximum Data Path: XLXI_1/data_out_reg_8 to ADIO<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y79.YQ       Tcko                  0.360   XLXI_1/data_out_reg<9>
                                                       XLXI_1/data_out_reg_8
    U25.O                net (fanout=1)        1.641   XLXI_1/data_out_reg<8>
    U25.PAD              Tioop                 3.543   ADIO<8>
                                                       ADIO_8_IOBUF/OBUFT
                                                       ADIO<8>
    -------------------------------------------------  ---------------------------
    Total                                      5.544ns (3.903ns logic, 1.641ns route)
                                                       (70.4% logic, 29.6% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "ADIO<8>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point ADIO<8> (U25.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  10.964ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<8> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      6.406ns (Levels of Logic = 2)
  Clock Path Delay:     4.558ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.252   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.558ns (1.627ns logic, 2.931ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: XLXI_1/RD_WRi to ADIO<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.331   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y73.T1      net (fanout=34)       2.074   XLXI_1/RD_WRi
    OLOGIC_X0Y73.TQ      Totq                  0.698   XLXI_1/RD_WRi_inv1_INV_0_split_23
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_23
    U25.T                net (fanout=1)        0.046   XLXI_1/RD_WRi_inv1_INV_0_split_23
    U25.PAD              Tiotp                 3.257   ADIO<8>
                                                       ADIO_8_IOBUF/OBUFT
                                                       ADIO<8>
    -------------------------------------------------  ---------------------------
    Total                                      6.406ns (4.286ns logic, 2.120ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  9.769ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/data_out_reg_8 (FF)
  Destination:          ADIO<8> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      5.097ns (Levels of Logic = 1)
  Clock Path Delay:     4.672ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/data_out_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X2Y79.CLK      net (fanout=155)      2.366   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.672ns (1.627ns logic, 3.045ns route)
                                                       (34.8% logic, 65.2% route)

  Minimum Data Path: XLXI_1/data_out_reg_8 to ADIO<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y79.YQ       Tcko                  0.331   XLXI_1/data_out_reg<9>
                                                       XLXI_1/data_out_reg_8
    U25.O                net (fanout=1)        1.509   XLXI_1/data_out_reg<8>
    U25.PAD              Tioop                 3.257   ADIO<8>
                                                       ADIO_8_IOBUF/OBUFT
                                                       ADIO<8>
    -------------------------------------------------  ---------------------------
    Total                                      5.097ns (3.588ns logic, 1.509ns route)
                                                       (70.4% logic, 29.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<8>" OFFSET = IN 5 ns BEFORE COMP "clkb";

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -2.121ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_1/data_reg_8 (SLICE_X8Y70.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.121ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ADIO<8> (PAD)
  Destination:          XLXI_1/data_reg_8 (FF)
  Destination Clock:    clkb_BUFGP rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      2.526ns (Levels of Logic = 1)
  Clock Path Delay:     4.647ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ADIO<8> to XLXI_1/data_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U25.I                Tiopi                 0.926   ADIO<8>
                                                       ADIO<8>
                                                       ADIO_8_IOBUF/IBUF
    SLICE_X8Y70.BY       net (fanout=1)        1.320   N270
    SLICE_X8Y70.CLK      Tdick                 0.280   XLXI_1/data_reg<9>
                                                       XLXI_1/data_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      2.526ns (1.206ns logic, 1.320ns route)
                                                       (47.7% logic, 52.3% route)

  Minimum Clock Path: clkb to XLXI_1/data_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X8Y70.CLK      net (fanout=155)      2.341   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.647ns (1.627ns logic, 3.020ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "ADIO<8>" OFFSET = IN 5 ns BEFORE COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point XLXI_1/data_reg_8 (SLICE_X8Y70.BY), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -3.624ns (data path - clock path + uncertainty)
  Source:               ADIO<8> (PAD)
  Destination:          XLXI_1/data_reg_8 (FF)
  Destination Clock:    clkb_BUFGP rising at 0.000ns
  Data Path Delay:      1.903ns (Levels of Logic = 1)
  Clock Path Delay:     5.527ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ADIO<8> to XLXI_1/data_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U25.I                Tiopi                 0.770   ADIO<8>
                                                       ADIO<8>
                                                       ADIO_8_IOBUF/IBUF
    SLICE_X8Y70.BY       net (fanout=1)        1.214   N270
    SLICE_X8Y70.CLK      Tckdi       (-Th)     0.081   XLXI_1/data_reg<9>
                                                       XLXI_1/data_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      1.903ns (0.689ns logic, 1.214ns route)
                                                       (36.2% logic, 63.8% route)

  Maximum Clock Path: clkb to XLXI_1/data_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X8Y70.CLK      net (fanout=155)      2.927   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.527ns (1.861ns logic, 3.666ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<9>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  12.359ns.
--------------------------------------------------------------------------------

Paths for end point ADIO<9> (U26.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.141ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<9> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      6.944ns (Levels of Logic = 2)
  Clock Path Delay:     5.415ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.815   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.415ns (1.861ns logic, 3.554ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Data Path: XLXI_1/RD_WRi to ADIO<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.360   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y76.T1      net (fanout=34)       2.230   XLXI_1/RD_WRi
    OLOGIC_X0Y76.TQ      Totq                  0.759   XLXI_1/RD_WRi_inv1_INV_0_split_22
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_22
    U26.T                net (fanout=1)        0.050   XLXI_1/RD_WRi_inv1_INV_0_split_22
    U26.PAD              Tiotp                 3.545   ADIO<9>
                                                       ADIO_9_IOBUF/OBUFT
                                                       ADIO<9>
    -------------------------------------------------  ---------------------------
    Total                                      6.944ns (4.664ns logic, 2.280ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.588ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/data_out_reg_9 (FF)
  Destination:          ADIO<9> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          12.500ns
  Data Path Delay:      5.354ns (Levels of Logic = 1)
  Clock Path Delay:     5.558ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/data_out_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X2Y79.CLK      net (fanout=155)      2.958   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.558ns (1.861ns logic, 3.697ns route)
                                                       (33.5% logic, 66.5% route)

  Maximum Data Path: XLXI_1/data_out_reg_9 to ADIO<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y79.XQ       Tcko                  0.360   XLXI_1/data_out_reg<9>
                                                       XLXI_1/data_out_reg_9
    U26.O                net (fanout=1)        1.449   XLXI_1/data_out_reg<9>
    U26.PAD              Tioop                 3.545   ADIO<9>
                                                       ADIO_9_IOBUF/OBUFT
                                                       ADIO<9>
    -------------------------------------------------  ---------------------------
    Total                                      5.354ns (3.905ns logic, 1.449ns route)
                                                       (72.9% logic, 27.1% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "ADIO<9>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point ADIO<9> (U26.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  10.943ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          ADIO<9> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      6.385ns (Levels of Logic = 2)
  Clock Path Delay:     4.558ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.252   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.558ns (1.627ns logic, 2.931ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: XLXI_1/RD_WRi to ADIO<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.331   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    OLOGIC_X0Y76.T1      net (fanout=34)       2.051   XLXI_1/RD_WRi
    OLOGIC_X0Y76.TQ      Totq                  0.698   XLXI_1/RD_WRi_inv1_INV_0_split_22
                                                       XLXI_1/RD_WRi_inv1_INV_0_split_22
    U26.T                net (fanout=1)        0.046   XLXI_1/RD_WRi_inv1_INV_0_split_22
    U26.PAD              Tiotp                 3.259   ADIO<9>
                                                       ADIO_9_IOBUF/OBUFT
                                                       ADIO<9>
    -------------------------------------------------  ---------------------------
    Total                                      6.385ns (4.288ns logic, 2.097ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  9.595ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/data_out_reg_9 (FF)
  Destination:          ADIO<9> (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      4.923ns (Levels of Logic = 1)
  Clock Path Delay:     4.672ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/data_out_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X2Y79.CLK      net (fanout=155)      2.366   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.672ns (1.627ns logic, 3.045ns route)
                                                       (34.8% logic, 65.2% route)

  Minimum Data Path: XLXI_1/data_out_reg_9 to ADIO<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y79.XQ       Tcko                  0.331   XLXI_1/data_out_reg<9>
                                                       XLXI_1/data_out_reg_9
    U26.O                net (fanout=1)        1.333   XLXI_1/data_out_reg<9>
    U26.PAD              Tioop                 3.259   ADIO<9>
                                                       ADIO_9_IOBUF/OBUFT
                                                       ADIO<9>
    -------------------------------------------------  ---------------------------
    Total                                      4.923ns (3.590ns logic, 1.333ns route)
                                                       (72.9% logic, 27.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "ADIO<9>" OFFSET = IN 5 ns BEFORE COMP "clkb";

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -2.199ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_1/data_reg_9 (SLICE_X8Y70.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.199ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ADIO<9> (PAD)
  Destination:          XLXI_1/data_reg_9 (FF)
  Destination Clock:    clkb_BUFGP rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      2.448ns (Levels of Logic = 1)
  Clock Path Delay:     4.647ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ADIO<9> to XLXI_1/data_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U26.I                Tiopi                 0.928   ADIO<9>
                                                       ADIO<9>
                                                       ADIO_9_IOBUF/IBUF
    SLICE_X8Y70.BX       net (fanout=1)        1.241   N269
    SLICE_X8Y70.CLK      Tdick                 0.279   XLXI_1/data_reg<9>
                                                       XLXI_1/data_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      2.448ns (1.207ns logic, 1.241ns route)
                                                       (49.3% logic, 50.7% route)

  Minimum Clock Path: clkb to XLXI_1/data_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X8Y70.CLK      net (fanout=155)      2.341   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.647ns (1.627ns logic, 3.020ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "ADIO<9>" OFFSET = IN 5 ns BEFORE COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point XLXI_1/data_reg_9 (SLICE_X8Y70.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -3.696ns (data path - clock path + uncertainty)
  Source:               ADIO<9> (PAD)
  Destination:          XLXI_1/data_reg_9 (FF)
  Destination Clock:    clkb_BUFGP rising at 0.000ns
  Data Path Delay:      1.831ns (Levels of Logic = 1)
  Clock Path Delay:     5.527ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ADIO<9> to XLXI_1/data_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U26.I                Tiopi                 0.772   ADIO<9>
                                                       ADIO<9>
                                                       ADIO_9_IOBUF/IBUF
    SLICE_X8Y70.BX       net (fanout=1)        1.141   N269
    SLICE_X8Y70.CLK      Tckdi       (-Th)     0.082   XLXI_1/data_reg<9>
                                                       XLXI_1/data_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      1.831ns (0.690ns logic, 1.141ns route)
                                                       (37.7% logic, 62.3% route)

  Maximum Clock Path: clkb to XLXI_1/data_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X8Y70.CLK      net (fanout=155)      2.927   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.527ns (1.861ns logic, 3.666ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "BUSY" OFFSET = IN 8 ns BEFORE COMP "clkb";

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -1.174ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_1/BUSYd1 (SLICE_X52Y79.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.174ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               BUSY (PAD)
  Destination:          XLXI_1/BUSYd1 (FF)
  Destination Clock:    clkb_BUFGP rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      3.262ns (Levels of Logic = 1)
  Clock Path Delay:     4.436ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BUSY to XLXI_1/BUSYd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R4.I                 Tiopi                 0.909   BUSY
                                                       BUSY
                                                       BUSY_IBUF
    SLICE_X52Y79.BY      net (fanout=1)        2.073   BUSY_IBUF
    SLICE_X52Y79.CLK     Tdick                 0.280   XLXI_1/BUSYd1
                                                       XLXI_1/BUSYd1
    -------------------------------------------------  ---------------------------
    Total                                      3.262ns (1.189ns logic, 2.073ns route)
                                                       (36.5% logic, 63.5% route)

  Minimum Clock Path: clkb to XLXI_1/BUSYd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X52Y79.CLK     net (fanout=155)      2.130   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.436ns (1.627ns logic, 2.809ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "BUSY" OFFSET = IN 8 ns BEFORE COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point XLXI_1/BUSYd1 (SLICE_X52Y79.BY), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -2.682ns (data path - clock path + uncertainty)
  Source:               BUSY (PAD)
  Destination:          XLXI_1/BUSYd1 (FF)
  Destination Clock:    clkb_BUFGP rising at 0.000ns
  Data Path Delay:      2.581ns (Levels of Logic = 1)
  Clock Path Delay:     5.263ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BUSY to XLXI_1/BUSYd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R4.I                 Tiopi                 0.755   BUSY
                                                       BUSY
                                                       BUSY_IBUF
    SLICE_X52Y79.BY      net (fanout=1)        1.907   BUSY_IBUF
    SLICE_X52Y79.CLK     Tckdi       (-Th)     0.081   XLXI_1/BUSYd1
                                                       XLXI_1/BUSYd1
    -------------------------------------------------  ---------------------------
    Total                                      2.581ns (0.674ns logic, 1.907ns route)
                                                       (26.1% logic, 73.9% route)

  Maximum Clock Path: clkb to XLXI_1/BUSYd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X52Y79.CLK     net (fanout=155)      2.663   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.263ns (1.861ns logic, 3.402ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "EMPTY" OFFSET = IN 9 ns BEFORE COMP "clkb";

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -1.945ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_1/EMPTYd1 (SLICE_X64Y86.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.945ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               EMPTY (PAD)
  Destination:          XLXI_1/EMPTYd1 (FF)
  Destination Clock:    clkb_BUFGP rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      2.589ns (Levels of Logic = 1)
  Clock Path Delay:     4.534ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: EMPTY to XLXI_1/EMPTYd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R3.I                 Tiopi                 0.908   EMPTY
                                                       EMPTY
                                                       EMPTY_IBUF
    SLICE_X64Y86.BY      net (fanout=1)        1.401   EMPTY_IBUF
    SLICE_X64Y86.CLK     Tdick                 0.280   XLXI_1/EMPTYd1
                                                       XLXI_1/EMPTYd1
    -------------------------------------------------  ---------------------------
    Total                                      2.589ns (1.188ns logic, 1.401ns route)
                                                       (45.9% logic, 54.1% route)

  Minimum Clock Path: clkb to XLXI_1/EMPTYd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X64Y86.CLK     net (fanout=155)      2.228   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.534ns (1.627ns logic, 2.907ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "EMPTY" OFFSET = IN 9 ns BEFORE COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point XLXI_1/EMPTYd1 (SLICE_X64Y86.BY), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -3.423ns (data path - clock path + uncertainty)
  Source:               EMPTY (PAD)
  Destination:          XLXI_1/EMPTYd1 (FF)
  Destination Clock:    clkb_BUFGP rising at 0.000ns
  Data Path Delay:      1.962ns (Levels of Logic = 1)
  Clock Path Delay:     5.385ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMPTY to XLXI_1/EMPTYd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R3.I                 Tiopi                 0.754   EMPTY
                                                       EMPTY
                                                       EMPTY_IBUF
    SLICE_X64Y86.BY      net (fanout=1)        1.289   EMPTY_IBUF
    SLICE_X64Y86.CLK     Tckdi       (-Th)     0.081   XLXI_1/EMPTYd1
                                                       XLXI_1/EMPTYd1
    -------------------------------------------------  ---------------------------
    Total                                      1.962ns (0.673ns logic, 1.289ns route)
                                                       (34.3% logic, 65.7% route)

  Maximum Clock Path: clkb to XLXI_1/EMPTYd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X64Y86.CLK     net (fanout=155)      2.785   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.385ns (1.861ns logic, 3.524ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "adc1_d<10>" OFFSET = IN 7 ns BEFORE COMP "CLK1_FB";

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   3.183ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_9/I_out_i_10 (SLICE_X23Y150.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.817ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               adc1_d<10> (PAD)
  Destination:          XLXI_9/I_out_i_10 (FF)
  Destination Clock:    CLK210 rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      3.018ns (Levels of Logic = 1)
  Clock Path Delay:     0.015ns (Levels of Logic = 3)
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: adc1_d<10> to XLXI_9/I_out_i_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A17.I                Tiopi                 0.967   adc1_d<10>
                                                       adc1_d<10>
                                                       adc1_d_10_IBUF
    SLICE_X23Y150.BY     net (fanout=1)        1.759   adc1_d_10_IBUF
    SLICE_X23Y150.CLK    Tdick                 0.292   XLXI_9/I_out_i<11>
                                                       XLXI_9/I_out_i_10
    -------------------------------------------------  ---------------------------
    Total                                      3.018ns (1.259ns logic, 1.759ns route)
                                                       (41.7% logic, 58.3% route)

  Minimum Clock Path: CLK1_FB to XLXI_9/I_out_i_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B15.I                Tiopi                 0.791   CLK1_FB
                                                       CLK1_FB
                                                       CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLKIN   net (fanout=1)        1.130   CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLK2X   Tdmcko_CLK2X         -6.948   XLXI_7/DCM_ADV_INST
                                                       XLXI_7/DCM_ADV_INST
    BUFGCTRL_X0Y29.I0    net (fanout=1)        1.935   XLXI_7/CLK2X_BUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.828   XLXI_7/CLK2X_BUFG_INST
                                                       XLXI_7/CLK2X_BUFG_INST
    SLICE_X23Y150.CLK    net (fanout=9)        2.279   CLK210
    -------------------------------------------------  ---------------------------
    Total                                      0.015ns (-5.329ns logic, 5.344ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "adc1_d<10>" OFFSET = IN 7 ns BEFORE COMP "CLK1_FB";
--------------------------------------------------------------------------------

Paths for end point XLXI_9/I_out_i_10 (SLICE_X23Y150.BY), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    2.245ns (data path - clock path + uncertainty)
  Source:               adc1_d<10> (PAD)
  Destination:          XLXI_9/I_out_i_10 (FF)
  Destination Clock:    CLK210 rising at 0.000ns
  Data Path Delay:      2.355ns (Levels of Logic = 1)
  Clock Path Delay:     0.110ns (Levels of Logic = 3)
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: adc1_d<10> to XLXI_9/I_out_i_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A17.I                Tiopi                 0.805   adc1_d<10>
                                                       adc1_d<10>
                                                       adc1_d_10_IBUF
    SLICE_X23Y150.BY     net (fanout=1)        1.618   adc1_d_10_IBUF
    SLICE_X23Y150.CLK    Tckdi       (-Th)     0.068   XLXI_9/I_out_i<11>
                                                       XLXI_9/I_out_i_10
    -------------------------------------------------  ---------------------------
    Total                                      2.355ns (0.737ns logic, 1.618ns route)
                                                       (31.3% logic, 68.7% route)

  Maximum Clock Path: CLK1_FB to XLXI_9/I_out_i_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B15.I                Tiopi                 0.951   CLK1_FB
                                                       CLK1_FB
                                                       CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLKIN   net (fanout=1)        1.228   CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLK2X   Tdmcko_CLK2X         -7.920   XLXI_7/DCM_ADV_INST
                                                       XLXI_7/DCM_ADV_INST
    BUFGCTRL_X0Y29.I0    net (fanout=1)        2.103   XLXI_7/CLK2X_BUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.900   XLXI_7/CLK2X_BUFG_INST
                                                       XLXI_7/CLK2X_BUFG_INST
    SLICE_X23Y150.CLK    net (fanout=9)        2.848   CLK210
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (-6.069ns logic, 6.179ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "adc1_d<11>" OFFSET = IN 7 ns BEFORE COMP "CLK1_FB";

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   3.744ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_9/I_out_i_11 (SLICE_X23Y150.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.256ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               adc1_d<11> (PAD)
  Destination:          XLXI_9/I_out_i_11 (FF)
  Destination Clock:    CLK210 rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      3.579ns (Levels of Logic = 1)
  Clock Path Delay:     0.015ns (Levels of Logic = 3)
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: adc1_d<11> to XLXI_9/I_out_i_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A18.I                Tiopi                 0.946   adc1_d<11>
                                                       adc1_d<11>
                                                       adc1_d_11_IBUF
    SLICE_X23Y150.BX     net (fanout=1)        2.352   adc1_d_11_IBUF
    SLICE_X23Y150.CLK    Tdick                 0.281   XLXI_9/I_out_i<11>
                                                       XLXI_9/I_out_i_11
    -------------------------------------------------  ---------------------------
    Total                                      3.579ns (1.227ns logic, 2.352ns route)
                                                       (34.3% logic, 65.7% route)

  Minimum Clock Path: CLK1_FB to XLXI_9/I_out_i_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B15.I                Tiopi                 0.791   CLK1_FB
                                                       CLK1_FB
                                                       CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLKIN   net (fanout=1)        1.130   CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLK2X   Tdmcko_CLK2X         -6.948   XLXI_7/DCM_ADV_INST
                                                       XLXI_7/DCM_ADV_INST
    BUFGCTRL_X0Y29.I0    net (fanout=1)        1.935   XLXI_7/CLK2X_BUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.828   XLXI_7/CLK2X_BUFG_INST
                                                       XLXI_7/CLK2X_BUFG_INST
    SLICE_X23Y150.CLK    net (fanout=9)        2.279   CLK210
    -------------------------------------------------  ---------------------------
    Total                                      0.015ns (-5.329ns logic, 5.344ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "adc1_d<11>" OFFSET = IN 7 ns BEFORE COMP "CLK1_FB";
--------------------------------------------------------------------------------

Paths for end point XLXI_9/I_out_i_11 (SLICE_X23Y150.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    2.762ns (data path - clock path + uncertainty)
  Source:               adc1_d<11> (PAD)
  Destination:          XLXI_9/I_out_i_11 (FF)
  Destination Clock:    CLK210 rising at 0.000ns
  Data Path Delay:      2.872ns (Levels of Logic = 1)
  Clock Path Delay:     0.110ns (Levels of Logic = 3)
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: adc1_d<11> to XLXI_9/I_out_i_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A18.I                Tiopi                 0.787   adc1_d<11>
                                                       adc1_d<11>
                                                       adc1_d_11_IBUF
    SLICE_X23Y150.BX     net (fanout=1)        2.164   adc1_d_11_IBUF
    SLICE_X23Y150.CLK    Tckdi       (-Th)     0.079   XLXI_9/I_out_i<11>
                                                       XLXI_9/I_out_i_11
    -------------------------------------------------  ---------------------------
    Total                                      2.872ns (0.708ns logic, 2.164ns route)
                                                       (24.7% logic, 75.3% route)

  Maximum Clock Path: CLK1_FB to XLXI_9/I_out_i_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B15.I                Tiopi                 0.951   CLK1_FB
                                                       CLK1_FB
                                                       CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLKIN   net (fanout=1)        1.228   CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLK2X   Tdmcko_CLK2X         -7.920   XLXI_7/DCM_ADV_INST
                                                       XLXI_7/DCM_ADV_INST
    BUFGCTRL_X0Y29.I0    net (fanout=1)        2.103   XLXI_7/CLK2X_BUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.900   XLXI_7/CLK2X_BUFG_INST
                                                       XLXI_7/CLK2X_BUFG_INST
    SLICE_X23Y150.CLK    net (fanout=9)        2.848   CLK210
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (-6.069ns logic, 6.179ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "adc1_d<12>" OFFSET = IN 7 ns BEFORE COMP "CLK1_FB";

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   2.585ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_9/I_out_i_12 (SLICE_X8Y158.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.415ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               adc1_d<12> (PAD)
  Destination:          XLXI_9/I_out_i_12 (FF)
  Destination Clock:    CLK210 rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.515ns (Levels of Logic = 1)
  Clock Path Delay:     0.110ns (Levels of Logic = 3)
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: adc1_d<12> to XLXI_9/I_out_i_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A19.I                Tiopi                 0.948   adc1_d<12>
                                                       adc1_d<12>
                                                       adc1_d_12_IBUF
    SLICE_X8Y158.BY      net (fanout=1)        1.287   adc1_d_12_IBUF
    SLICE_X8Y158.CLK     Tdick                 0.280   XLXI_9/I_out_i<13>
                                                       XLXI_9/I_out_i_12
    -------------------------------------------------  ---------------------------
    Total                                      2.515ns (1.228ns logic, 1.287ns route)
                                                       (48.8% logic, 51.2% route)

  Minimum Clock Path: CLK1_FB to XLXI_9/I_out_i_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B15.I                Tiopi                 0.791   CLK1_FB
                                                       CLK1_FB
                                                       CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLKIN   net (fanout=1)        1.130   CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLK2X   Tdmcko_CLK2X         -6.948   XLXI_7/DCM_ADV_INST
                                                       XLXI_7/DCM_ADV_INST
    BUFGCTRL_X0Y29.I0    net (fanout=1)        1.935   XLXI_7/CLK2X_BUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.828   XLXI_7/CLK2X_BUFG_INST
                                                       XLXI_7/CLK2X_BUFG_INST
    SLICE_X8Y158.CLK     net (fanout=9)        2.374   CLK210
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (-5.329ns logic, 5.439ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "adc1_d<12>" OFFSET = IN 7 ns BEFORE COMP "CLK1_FB";
--------------------------------------------------------------------------------

Paths for end point XLXI_9/I_out_i_12 (SLICE_X8Y158.BY), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    1.663ns (data path - clock path + uncertainty)
  Source:               adc1_d<12> (PAD)
  Destination:          XLXI_9/I_out_i_12 (FF)
  Destination Clock:    CLK210 rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     0.229ns (Levels of Logic = 3)
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: adc1_d<12> to XLXI_9/I_out_i_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A19.I                Tiopi                 0.789   adc1_d<12>
                                                       adc1_d<12>
                                                       adc1_d_12_IBUF
    SLICE_X8Y158.BY      net (fanout=1)        1.184   adc1_d_12_IBUF
    SLICE_X8Y158.CLK     Tckdi       (-Th)     0.081   XLXI_9/I_out_i<13>
                                                       XLXI_9/I_out_i_12
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (0.708ns logic, 1.184ns route)
                                                       (37.4% logic, 62.6% route)

  Maximum Clock Path: CLK1_FB to XLXI_9/I_out_i_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B15.I                Tiopi                 0.951   CLK1_FB
                                                       CLK1_FB
                                                       CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLKIN   net (fanout=1)        1.228   CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLK2X   Tdmcko_CLK2X         -7.920   XLXI_7/DCM_ADV_INST
                                                       XLXI_7/DCM_ADV_INST
    BUFGCTRL_X0Y29.I0    net (fanout=1)        2.103   XLXI_7/CLK2X_BUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.900   XLXI_7/CLK2X_BUFG_INST
                                                       XLXI_7/CLK2X_BUFG_INST
    SLICE_X8Y158.CLK     net (fanout=9)        2.967   CLK210
    -------------------------------------------------  ---------------------------
    Total                                      0.229ns (-6.069ns logic, 6.298ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "adc1_d<13>" OFFSET = IN 7 ns BEFORE COMP "CLK1_FB";

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   2.900ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_9/I_out_i_13 (SLICE_X8Y158.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.100ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               adc1_d<13> (PAD)
  Destination:          XLXI_9/I_out_i_13 (FF)
  Destination Clock:    CLK210 rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.830ns (Levels of Logic = 1)
  Clock Path Delay:     0.110ns (Levels of Logic = 3)
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: adc1_d<13> to XLXI_9/I_out_i_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A20.I                Tiopi                 0.948   adc1_d<13>
                                                       adc1_d<13>
                                                       adc1_d_13_IBUF
    SLICE_X8Y158.BX      net (fanout=1)        1.603   adc1_d_13_IBUF
    SLICE_X8Y158.CLK     Tdick                 0.279   XLXI_9/I_out_i<13>
                                                       XLXI_9/I_out_i_13
    -------------------------------------------------  ---------------------------
    Total                                      2.830ns (1.227ns logic, 1.603ns route)
                                                       (43.4% logic, 56.6% route)

  Minimum Clock Path: CLK1_FB to XLXI_9/I_out_i_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B15.I                Tiopi                 0.791   CLK1_FB
                                                       CLK1_FB
                                                       CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLKIN   net (fanout=1)        1.130   CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLK2X   Tdmcko_CLK2X         -6.948   XLXI_7/DCM_ADV_INST
                                                       XLXI_7/DCM_ADV_INST
    BUFGCTRL_X0Y29.I0    net (fanout=1)        1.935   XLXI_7/CLK2X_BUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.828   XLXI_7/CLK2X_BUFG_INST
                                                       XLXI_7/CLK2X_BUFG_INST
    SLICE_X8Y158.CLK     net (fanout=9)        2.374   CLK210
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (-5.329ns logic, 5.439ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "adc1_d<13>" OFFSET = IN 7 ns BEFORE COMP "CLK1_FB";
--------------------------------------------------------------------------------

Paths for end point XLXI_9/I_out_i_13 (SLICE_X8Y158.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    1.952ns (data path - clock path + uncertainty)
  Source:               adc1_d<13> (PAD)
  Destination:          XLXI_9/I_out_i_13 (FF)
  Destination Clock:    CLK210 rising at 0.000ns
  Data Path Delay:      2.181ns (Levels of Logic = 1)
  Clock Path Delay:     0.229ns (Levels of Logic = 3)
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: adc1_d<13> to XLXI_9/I_out_i_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A20.I                Tiopi                 0.789   adc1_d<13>
                                                       adc1_d<13>
                                                       adc1_d_13_IBUF
    SLICE_X8Y158.BX      net (fanout=1)        1.474   adc1_d_13_IBUF
    SLICE_X8Y158.CLK     Tckdi       (-Th)     0.082   XLXI_9/I_out_i<13>
                                                       XLXI_9/I_out_i_13
    -------------------------------------------------  ---------------------------
    Total                                      2.181ns (0.707ns logic, 1.474ns route)
                                                       (32.4% logic, 67.6% route)

  Maximum Clock Path: CLK1_FB to XLXI_9/I_out_i_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B15.I                Tiopi                 0.951   CLK1_FB
                                                       CLK1_FB
                                                       CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLKIN   net (fanout=1)        1.228   CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLK2X   Tdmcko_CLK2X         -7.920   XLXI_7/DCM_ADV_INST
                                                       XLXI_7/DCM_ADV_INST
    BUFGCTRL_X0Y29.I0    net (fanout=1)        2.103   XLXI_7/CLK2X_BUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.900   XLXI_7/CLK2X_BUFG_INST
                                                       XLXI_7/CLK2X_BUFG_INST
    SLICE_X8Y158.CLK     net (fanout=9)        2.967   CLK210
    -------------------------------------------------  ---------------------------
    Total                                      0.229ns (-6.069ns logic, 6.298ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "adc1_d<6>" OFFSET = IN 7 ns BEFORE COMP "CLK1_FB";

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   2.771ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_9/I_out_i_6 (SLICE_X9Y158.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.229ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               adc1_d<6> (PAD)
  Destination:          XLXI_9/I_out_i_6 (FF)
  Destination Clock:    CLK210 rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.701ns (Levels of Logic = 1)
  Clock Path Delay:     0.110ns (Levels of Logic = 3)
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: adc1_d<6> to XLXI_9/I_out_i_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C19.I                Tiopi                 0.929   adc1_d<6>
                                                       adc1_d<6>
                                                       adc1_d_6_IBUF
    SLICE_X9Y158.BY      net (fanout=1)        1.480   adc1_d_6_IBUF
    SLICE_X9Y158.CLK     Tdick                 0.292   XLXI_9/I_out_i<7>
                                                       XLXI_9/I_out_i_6
    -------------------------------------------------  ---------------------------
    Total                                      2.701ns (1.221ns logic, 1.480ns route)
                                                       (45.2% logic, 54.8% route)

  Minimum Clock Path: CLK1_FB to XLXI_9/I_out_i_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B15.I                Tiopi                 0.791   CLK1_FB
                                                       CLK1_FB
                                                       CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLKIN   net (fanout=1)        1.130   CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLK2X   Tdmcko_CLK2X         -6.948   XLXI_7/DCM_ADV_INST
                                                       XLXI_7/DCM_ADV_INST
    BUFGCTRL_X0Y29.I0    net (fanout=1)        1.935   XLXI_7/CLK2X_BUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.828   XLXI_7/CLK2X_BUFG_INST
                                                       XLXI_7/CLK2X_BUFG_INST
    SLICE_X9Y158.CLK     net (fanout=9)        2.374   CLK210
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (-5.329ns logic, 5.439ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "adc1_d<6>" OFFSET = IN 7 ns BEFORE COMP "CLK1_FB";
--------------------------------------------------------------------------------

Paths for end point XLXI_9/I_out_i_6 (SLICE_X9Y158.BY), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    1.837ns (data path - clock path + uncertainty)
  Source:               adc1_d<6> (PAD)
  Destination:          XLXI_9/I_out_i_6 (FF)
  Destination Clock:    CLK210 rising at 0.000ns
  Data Path Delay:      2.066ns (Levels of Logic = 1)
  Clock Path Delay:     0.229ns (Levels of Logic = 3)
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: adc1_d<6> to XLXI_9/I_out_i_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C19.I                Tiopi                 0.772   adc1_d<6>
                                                       adc1_d<6>
                                                       adc1_d_6_IBUF
    SLICE_X9Y158.BY      net (fanout=1)        1.362   adc1_d_6_IBUF
    SLICE_X9Y158.CLK     Tckdi       (-Th)     0.068   XLXI_9/I_out_i<7>
                                                       XLXI_9/I_out_i_6
    -------------------------------------------------  ---------------------------
    Total                                      2.066ns (0.704ns logic, 1.362ns route)
                                                       (34.1% logic, 65.9% route)

  Maximum Clock Path: CLK1_FB to XLXI_9/I_out_i_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B15.I                Tiopi                 0.951   CLK1_FB
                                                       CLK1_FB
                                                       CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLKIN   net (fanout=1)        1.228   CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLK2X   Tdmcko_CLK2X         -7.920   XLXI_7/DCM_ADV_INST
                                                       XLXI_7/DCM_ADV_INST
    BUFGCTRL_X0Y29.I0    net (fanout=1)        2.103   XLXI_7/CLK2X_BUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.900   XLXI_7/CLK2X_BUFG_INST
                                                       XLXI_7/CLK2X_BUFG_INST
    SLICE_X9Y158.CLK     net (fanout=9)        2.967   CLK210
    -------------------------------------------------  ---------------------------
    Total                                      0.229ns (-6.069ns logic, 6.298ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "adc1_d<7>" OFFSET = IN 7 ns BEFORE COMP "CLK1_FB";

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   3.231ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_9/I_out_i_7 (SLICE_X9Y158.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.769ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               adc1_d<7> (PAD)
  Destination:          XLXI_9/I_out_i_7 (FF)
  Destination Clock:    CLK210 rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      3.161ns (Levels of Logic = 1)
  Clock Path Delay:     0.110ns (Levels of Logic = 3)
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: adc1_d<7> to XLXI_9/I_out_i_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C20.I                Tiopi                 0.921   adc1_d<7>
                                                       adc1_d<7>
                                                       adc1_d_7_IBUF
    SLICE_X9Y158.BX      net (fanout=1)        1.959   adc1_d_7_IBUF
    SLICE_X9Y158.CLK     Tdick                 0.281   XLXI_9/I_out_i<7>
                                                       XLXI_9/I_out_i_7
    -------------------------------------------------  ---------------------------
    Total                                      3.161ns (1.202ns logic, 1.959ns route)
                                                       (38.0% logic, 62.0% route)

  Minimum Clock Path: CLK1_FB to XLXI_9/I_out_i_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B15.I                Tiopi                 0.791   CLK1_FB
                                                       CLK1_FB
                                                       CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLKIN   net (fanout=1)        1.130   CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLK2X   Tdmcko_CLK2X         -6.948   XLXI_7/DCM_ADV_INST
                                                       XLXI_7/DCM_ADV_INST
    BUFGCTRL_X0Y29.I0    net (fanout=1)        1.935   XLXI_7/CLK2X_BUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.828   XLXI_7/CLK2X_BUFG_INST
                                                       XLXI_7/CLK2X_BUFG_INST
    SLICE_X9Y158.CLK     net (fanout=9)        2.374   CLK210
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (-5.329ns logic, 5.439ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "adc1_d<7>" OFFSET = IN 7 ns BEFORE COMP "CLK1_FB";
--------------------------------------------------------------------------------

Paths for end point XLXI_9/I_out_i_7 (SLICE_X9Y158.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    2.261ns (data path - clock path + uncertainty)
  Source:               adc1_d<7> (PAD)
  Destination:          XLXI_9/I_out_i_7 (FF)
  Destination Clock:    CLK210 rising at 0.000ns
  Data Path Delay:      2.490ns (Levels of Logic = 1)
  Clock Path Delay:     0.229ns (Levels of Logic = 3)
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: adc1_d<7> to XLXI_9/I_out_i_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C20.I                Tiopi                 0.766   adc1_d<7>
                                                       adc1_d<7>
                                                       adc1_d_7_IBUF
    SLICE_X9Y158.BX      net (fanout=1)        1.803   adc1_d_7_IBUF
    SLICE_X9Y158.CLK     Tckdi       (-Th)     0.079   XLXI_9/I_out_i<7>
                                                       XLXI_9/I_out_i_7
    -------------------------------------------------  ---------------------------
    Total                                      2.490ns (0.687ns logic, 1.803ns route)
                                                       (27.6% logic, 72.4% route)

  Maximum Clock Path: CLK1_FB to XLXI_9/I_out_i_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B15.I                Tiopi                 0.951   CLK1_FB
                                                       CLK1_FB
                                                       CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLKIN   net (fanout=1)        1.228   CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLK2X   Tdmcko_CLK2X         -7.920   XLXI_7/DCM_ADV_INST
                                                       XLXI_7/DCM_ADV_INST
    BUFGCTRL_X0Y29.I0    net (fanout=1)        2.103   XLXI_7/CLK2X_BUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.900   XLXI_7/CLK2X_BUFG_INST
                                                       XLXI_7/CLK2X_BUFG_INST
    SLICE_X9Y158.CLK     net (fanout=9)        2.967   CLK210
    -------------------------------------------------  ---------------------------
    Total                                      0.229ns (-6.069ns logic, 6.298ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "adc1_d<8>" OFFSET = IN 7 ns BEFORE COMP "CLK1_FB";

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   3.818ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_9/I_out_i_8 (SLICE_X20Y153.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.182ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               adc1_d<8> (PAD)
  Destination:          XLXI_9/I_out_i_8 (FF)
  Destination Clock:    CLK210 rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      3.661ns (Levels of Logic = 1)
  Clock Path Delay:     0.023ns (Levels of Logic = 3)
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: adc1_d<8> to XLXI_9/I_out_i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B20.I                Tiopi                 0.928   adc1_d<8>
                                                       adc1_d<8>
                                                       adc1_d_8_IBUF
    SLICE_X20Y153.BY     net (fanout=1)        2.453   adc1_d_8_IBUF
    SLICE_X20Y153.CLK    Tdick                 0.280   XLXI_9/I_out_i<9>
                                                       XLXI_9/I_out_i_8
    -------------------------------------------------  ---------------------------
    Total                                      3.661ns (1.208ns logic, 2.453ns route)
                                                       (33.0% logic, 67.0% route)

  Minimum Clock Path: CLK1_FB to XLXI_9/I_out_i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B15.I                Tiopi                 0.791   CLK1_FB
                                                       CLK1_FB
                                                       CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLKIN   net (fanout=1)        1.130   CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLK2X   Tdmcko_CLK2X         -6.948   XLXI_7/DCM_ADV_INST
                                                       XLXI_7/DCM_ADV_INST
    BUFGCTRL_X0Y29.I0    net (fanout=1)        1.935   XLXI_7/CLK2X_BUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.828   XLXI_7/CLK2X_BUFG_INST
                                                       XLXI_7/CLK2X_BUFG_INST
    SLICE_X20Y153.CLK    net (fanout=9)        2.287   CLK210
    -------------------------------------------------  ---------------------------
    Total                                      0.023ns (-5.329ns logic, 5.352ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "adc1_d<8>" OFFSET = IN 7 ns BEFORE COMP "CLK1_FB";
--------------------------------------------------------------------------------

Paths for end point XLXI_9/I_out_i_8 (SLICE_X20Y153.BY), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    2.826ns (data path - clock path + uncertainty)
  Source:               adc1_d<8> (PAD)
  Destination:          XLXI_9/I_out_i_8 (FF)
  Destination Clock:    CLK210 rising at 0.000ns
  Data Path Delay:      2.947ns (Levels of Logic = 1)
  Clock Path Delay:     0.121ns (Levels of Logic = 3)
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: adc1_d<8> to XLXI_9/I_out_i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B20.I                Tiopi                 0.772   adc1_d<8>
                                                       adc1_d<8>
                                                       adc1_d_8_IBUF
    SLICE_X20Y153.BY     net (fanout=1)        2.256   adc1_d_8_IBUF
    SLICE_X20Y153.CLK    Tckdi       (-Th)     0.081   XLXI_9/I_out_i<9>
                                                       XLXI_9/I_out_i_8
    -------------------------------------------------  ---------------------------
    Total                                      2.947ns (0.691ns logic, 2.256ns route)
                                                       (23.4% logic, 76.6% route)

  Maximum Clock Path: CLK1_FB to XLXI_9/I_out_i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B15.I                Tiopi                 0.951   CLK1_FB
                                                       CLK1_FB
                                                       CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLKIN   net (fanout=1)        1.228   CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLK2X   Tdmcko_CLK2X         -7.920   XLXI_7/DCM_ADV_INST
                                                       XLXI_7/DCM_ADV_INST
    BUFGCTRL_X0Y29.I0    net (fanout=1)        2.103   XLXI_7/CLK2X_BUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.900   XLXI_7/CLK2X_BUFG_INST
                                                       XLXI_7/CLK2X_BUFG_INST
    SLICE_X20Y153.CLK    net (fanout=9)        2.859   CLK210
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (-6.069ns logic, 6.190ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "adc1_d<9>" OFFSET = IN 7 ns BEFORE COMP "CLK1_FB";

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   3.357ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_9/I_out_i_9 (SLICE_X20Y153.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.643ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               adc1_d<9> (PAD)
  Destination:          XLXI_9/I_out_i_9 (FF)
  Destination Clock:    CLK210 rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      3.200ns (Levels of Logic = 1)
  Clock Path Delay:     0.023ns (Levels of Logic = 3)
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: adc1_d<9> to XLXI_9/I_out_i_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B17.I                Tiopi                 0.961   adc1_d<9>
                                                       adc1_d<9>
                                                       adc1_d_9_IBUF
    SLICE_X20Y153.BX     net (fanout=1)        1.960   adc1_d_9_IBUF
    SLICE_X20Y153.CLK    Tdick                 0.279   XLXI_9/I_out_i<9>
                                                       XLXI_9/I_out_i_9
    -------------------------------------------------  ---------------------------
    Total                                      3.200ns (1.240ns logic, 1.960ns route)
                                                       (38.8% logic, 61.3% route)

  Minimum Clock Path: CLK1_FB to XLXI_9/I_out_i_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B15.I                Tiopi                 0.791   CLK1_FB
                                                       CLK1_FB
                                                       CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLKIN   net (fanout=1)        1.130   CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLK2X   Tdmcko_CLK2X         -6.948   XLXI_7/DCM_ADV_INST
                                                       XLXI_7/DCM_ADV_INST
    BUFGCTRL_X0Y29.I0    net (fanout=1)        1.935   XLXI_7/CLK2X_BUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.828   XLXI_7/CLK2X_BUFG_INST
                                                       XLXI_7/CLK2X_BUFG_INST
    SLICE_X20Y153.CLK    net (fanout=9)        2.287   CLK210
    -------------------------------------------------  ---------------------------
    Total                                      0.023ns (-5.329ns logic, 5.352ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "adc1_d<9>" OFFSET = IN 7 ns BEFORE COMP "CLK1_FB";
--------------------------------------------------------------------------------

Paths for end point XLXI_9/I_out_i_9 (SLICE_X20Y153.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    2.400ns (data path - clock path + uncertainty)
  Source:               adc1_d<9> (PAD)
  Destination:          XLXI_9/I_out_i_9 (FF)
  Destination Clock:    CLK210 rising at 0.000ns
  Data Path Delay:      2.521ns (Levels of Logic = 1)
  Clock Path Delay:     0.121ns (Levels of Logic = 3)
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: adc1_d<9> to XLXI_9/I_out_i_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B17.I                Tiopi                 0.800   adc1_d<9>
                                                       adc1_d<9>
                                                       adc1_d_9_IBUF
    SLICE_X20Y153.BX     net (fanout=1)        1.803   adc1_d_9_IBUF
    SLICE_X20Y153.CLK    Tckdi       (-Th)     0.082   XLXI_9/I_out_i<9>
                                                       XLXI_9/I_out_i_9
    -------------------------------------------------  ---------------------------
    Total                                      2.521ns (0.718ns logic, 1.803ns route)
                                                       (28.5% logic, 71.5% route)

  Maximum Clock Path: CLK1_FB to XLXI_9/I_out_i_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B15.I                Tiopi                 0.951   CLK1_FB
                                                       CLK1_FB
                                                       CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLKIN   net (fanout=1)        1.228   CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLK2X   Tdmcko_CLK2X         -7.920   XLXI_7/DCM_ADV_INST
                                                       XLXI_7/DCM_ADV_INST
    BUFGCTRL_X0Y29.I0    net (fanout=1)        2.103   XLXI_7/CLK2X_BUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.900   XLXI_7/CLK2X_BUFG_INST
                                                       XLXI_7/CLK2X_BUFG_INST
    SLICE_X20Y153.CLK    net (fanout=9)        2.859   CLK210
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (-6.069ns logic, 6.190ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "adc2_d<10>" OFFSET = IN 7 ns BEFORE COMP "CLK1_FB";

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   2.366ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_9/Q_out_i_10 (SLICE_X8Y146.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.634ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               adc2_d<10> (PAD)
  Destination:          XLXI_9/Q_out_i_10 (FF)
  Destination Clock:    CLK210 rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.284ns (Levels of Logic = 1)
  Clock Path Delay:     0.098ns (Levels of Logic = 3)
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: adc2_d<10> to XLXI_9/Q_out_i_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C23.I                Tiopi                 0.947   adc2_d<10>
                                                       adc2_d<10>
                                                       adc2_d_10_IBUF
    SLICE_X8Y146.BY      net (fanout=1)        1.057   adc2_d_10_IBUF
    SLICE_X8Y146.CLK     Tdick                 0.280   XLXI_9/Q_out_i<11>
                                                       XLXI_9/Q_out_i_10
    -------------------------------------------------  ---------------------------
    Total                                      2.284ns (1.227ns logic, 1.057ns route)
                                                       (53.7% logic, 46.3% route)

  Minimum Clock Path: CLK1_FB to XLXI_9/Q_out_i_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B15.I                Tiopi                 0.791   CLK1_FB
                                                       CLK1_FB
                                                       CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLKIN   net (fanout=1)        1.130   CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLK2X   Tdmcko_CLK2X         -6.948   XLXI_7/DCM_ADV_INST
                                                       XLXI_7/DCM_ADV_INST
    BUFGCTRL_X0Y29.I0    net (fanout=1)        1.935   XLXI_7/CLK2X_BUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.828   XLXI_7/CLK2X_BUFG_INST
                                                       XLXI_7/CLK2X_BUFG_INST
    SLICE_X8Y146.CLK     net (fanout=9)        2.362   CLK210
    -------------------------------------------------  ---------------------------
    Total                                      0.098ns (-5.329ns logic, 5.427ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "adc2_d<10>" OFFSET = IN 7 ns BEFORE COMP "CLK1_FB";
--------------------------------------------------------------------------------

Paths for end point XLXI_9/Q_out_i_10 (SLICE_X8Y146.BY), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    1.465ns (data path - clock path + uncertainty)
  Source:               adc2_d<10> (PAD)
  Destination:          XLXI_9/Q_out_i_10 (FF)
  Destination Clock:    CLK210 rising at 0.000ns
  Data Path Delay:      1.679ns (Levels of Logic = 1)
  Clock Path Delay:     0.214ns (Levels of Logic = 3)
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: adc2_d<10> to XLXI_9/Q_out_i_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C23.I                Tiopi                 0.788   adc2_d<10>
                                                       adc2_d<10>
                                                       adc2_d_10_IBUF
    SLICE_X8Y146.BY      net (fanout=1)        0.972   adc2_d_10_IBUF
    SLICE_X8Y146.CLK     Tckdi       (-Th)     0.081   XLXI_9/Q_out_i<11>
                                                       XLXI_9/Q_out_i_10
    -------------------------------------------------  ---------------------------
    Total                                      1.679ns (0.707ns logic, 0.972ns route)
                                                       (42.1% logic, 57.9% route)

  Maximum Clock Path: CLK1_FB to XLXI_9/Q_out_i_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B15.I                Tiopi                 0.951   CLK1_FB
                                                       CLK1_FB
                                                       CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLKIN   net (fanout=1)        1.228   CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLK2X   Tdmcko_CLK2X         -7.920   XLXI_7/DCM_ADV_INST
                                                       XLXI_7/DCM_ADV_INST
    BUFGCTRL_X0Y29.I0    net (fanout=1)        2.103   XLXI_7/CLK2X_BUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.900   XLXI_7/CLK2X_BUFG_INST
                                                       XLXI_7/CLK2X_BUFG_INST
    SLICE_X8Y146.CLK     net (fanout=9)        2.952   CLK210
    -------------------------------------------------  ---------------------------
    Total                                      0.214ns (-6.069ns logic, 6.283ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "adc2_d<11>" OFFSET = IN 7 ns BEFORE COMP "CLK1_FB";

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   2.877ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_9/Q_out_i_11 (SLICE_X8Y146.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.123ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               adc2_d<11> (PAD)
  Destination:          XLXI_9/Q_out_i_11 (FF)
  Destination Clock:    CLK210 rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.795ns (Levels of Logic = 1)
  Clock Path Delay:     0.098ns (Levels of Logic = 3)
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: adc2_d<11> to XLXI_9/Q_out_i_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D23.I                Tiopi                 0.940   adc2_d<11>
                                                       adc2_d<11>
                                                       adc2_d_11_IBUF
    SLICE_X8Y146.BX      net (fanout=1)        1.576   adc2_d_11_IBUF
    SLICE_X8Y146.CLK     Tdick                 0.279   XLXI_9/Q_out_i<11>
                                                       XLXI_9/Q_out_i_11
    -------------------------------------------------  ---------------------------
    Total                                      2.795ns (1.219ns logic, 1.576ns route)
                                                       (43.6% logic, 56.4% route)

  Minimum Clock Path: CLK1_FB to XLXI_9/Q_out_i_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B15.I                Tiopi                 0.791   CLK1_FB
                                                       CLK1_FB
                                                       CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLKIN   net (fanout=1)        1.130   CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLK2X   Tdmcko_CLK2X         -6.948   XLXI_7/DCM_ADV_INST
                                                       XLXI_7/DCM_ADV_INST
    BUFGCTRL_X0Y29.I0    net (fanout=1)        1.935   XLXI_7/CLK2X_BUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.828   XLXI_7/CLK2X_BUFG_INST
                                                       XLXI_7/CLK2X_BUFG_INST
    SLICE_X8Y146.CLK     net (fanout=9)        2.362   CLK210
    -------------------------------------------------  ---------------------------
    Total                                      0.098ns (-5.329ns logic, 5.427ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "adc2_d<11>" OFFSET = IN 7 ns BEFORE COMP "CLK1_FB";
--------------------------------------------------------------------------------

Paths for end point XLXI_9/Q_out_i_11 (SLICE_X8Y146.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    1.936ns (data path - clock path + uncertainty)
  Source:               adc2_d<11> (PAD)
  Destination:          XLXI_9/Q_out_i_11 (FF)
  Destination Clock:    CLK210 rising at 0.000ns
  Data Path Delay:      2.150ns (Levels of Logic = 1)
  Clock Path Delay:     0.214ns (Levels of Logic = 3)
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: adc2_d<11> to XLXI_9/Q_out_i_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D23.I                Tiopi                 0.782   adc2_d<11>
                                                       adc2_d<11>
                                                       adc2_d_11_IBUF
    SLICE_X8Y146.BX      net (fanout=1)        1.450   adc2_d_11_IBUF
    SLICE_X8Y146.CLK     Tckdi       (-Th)     0.082   XLXI_9/Q_out_i<11>
                                                       XLXI_9/Q_out_i_11
    -------------------------------------------------  ---------------------------
    Total                                      2.150ns (0.700ns logic, 1.450ns route)
                                                       (32.6% logic, 67.4% route)

  Maximum Clock Path: CLK1_FB to XLXI_9/Q_out_i_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B15.I                Tiopi                 0.951   CLK1_FB
                                                       CLK1_FB
                                                       CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLKIN   net (fanout=1)        1.228   CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLK2X   Tdmcko_CLK2X         -7.920   XLXI_7/DCM_ADV_INST
                                                       XLXI_7/DCM_ADV_INST
    BUFGCTRL_X0Y29.I0    net (fanout=1)        2.103   XLXI_7/CLK2X_BUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.900   XLXI_7/CLK2X_BUFG_INST
                                                       XLXI_7/CLK2X_BUFG_INST
    SLICE_X8Y146.CLK     net (fanout=9)        2.952   CLK210
    -------------------------------------------------  ---------------------------
    Total                                      0.214ns (-6.069ns logic, 6.283ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "adc2_d<12>" OFFSET = IN 7 ns BEFORE COMP "CLK1_FB";

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   2.812ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_9/Q_out_i_12 (SLICE_X8Y156.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.188ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               adc2_d<12> (PAD)
  Destination:          XLXI_9/Q_out_i_12 (FF)
  Destination Clock:    CLK210 rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.740ns (Levels of Logic = 1)
  Clock Path Delay:     0.108ns (Levels of Logic = 3)
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: adc2_d<12> to XLXI_9/Q_out_i_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A22.I                Tiopi                 0.951   adc2_d<12>
                                                       adc2_d<12>
                                                       adc2_d_12_IBUF
    SLICE_X8Y156.BY      net (fanout=1)        1.509   adc2_d_12_IBUF
    SLICE_X8Y156.CLK     Tdick                 0.280   XLXI_9/Q_out_i<13>
                                                       XLXI_9/Q_out_i_12
    -------------------------------------------------  ---------------------------
    Total                                      2.740ns (1.231ns logic, 1.509ns route)
                                                       (44.9% logic, 55.1% route)

  Minimum Clock Path: CLK1_FB to XLXI_9/Q_out_i_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B15.I                Tiopi                 0.791   CLK1_FB
                                                       CLK1_FB
                                                       CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLKIN   net (fanout=1)        1.130   CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLK2X   Tdmcko_CLK2X         -6.948   XLXI_7/DCM_ADV_INST
                                                       XLXI_7/DCM_ADV_INST
    BUFGCTRL_X0Y29.I0    net (fanout=1)        1.935   XLXI_7/CLK2X_BUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.828   XLXI_7/CLK2X_BUFG_INST
                                                       XLXI_7/CLK2X_BUFG_INST
    SLICE_X8Y156.CLK     net (fanout=9)        2.372   CLK210
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (-5.329ns logic, 5.437ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "adc2_d<12>" OFFSET = IN 7 ns BEFORE COMP "CLK1_FB";
--------------------------------------------------------------------------------

Paths for end point XLXI_9/Q_out_i_12 (SLICE_X8Y156.BY), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    1.873ns (data path - clock path + uncertainty)
  Source:               adc2_d<12> (PAD)
  Destination:          XLXI_9/Q_out_i_12 (FF)
  Destination Clock:    CLK210 rising at 0.000ns
  Data Path Delay:      2.100ns (Levels of Logic = 1)
  Clock Path Delay:     0.227ns (Levels of Logic = 3)
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: adc2_d<12> to XLXI_9/Q_out_i_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A22.I                Tiopi                 0.792   adc2_d<12>
                                                       adc2_d<12>
                                                       adc2_d_12_IBUF
    SLICE_X8Y156.BY      net (fanout=1)        1.389   adc2_d_12_IBUF
    SLICE_X8Y156.CLK     Tckdi       (-Th)     0.081   XLXI_9/Q_out_i<13>
                                                       XLXI_9/Q_out_i_12
    -------------------------------------------------  ---------------------------
    Total                                      2.100ns (0.711ns logic, 1.389ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Clock Path: CLK1_FB to XLXI_9/Q_out_i_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B15.I                Tiopi                 0.951   CLK1_FB
                                                       CLK1_FB
                                                       CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLKIN   net (fanout=1)        1.228   CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLK2X   Tdmcko_CLK2X         -7.920   XLXI_7/DCM_ADV_INST
                                                       XLXI_7/DCM_ADV_INST
    BUFGCTRL_X0Y29.I0    net (fanout=1)        2.103   XLXI_7/CLK2X_BUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.900   XLXI_7/CLK2X_BUFG_INST
                                                       XLXI_7/CLK2X_BUFG_INST
    SLICE_X8Y156.CLK     net (fanout=9)        2.965   CLK210
    -------------------------------------------------  ---------------------------
    Total                                      0.227ns (-6.069ns logic, 6.296ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "adc2_d<13>" OFFSET = IN 7 ns BEFORE COMP "CLK1_FB";

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   2.534ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_9/Q_out_i_13 (SLICE_X8Y156.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.466ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               adc2_d<13> (PAD)
  Destination:          XLXI_9/Q_out_i_13 (FF)
  Destination Clock:    CLK210 rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.462ns (Levels of Logic = 1)
  Clock Path Delay:     0.108ns (Levels of Logic = 3)
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: adc2_d<13> to XLXI_9/Q_out_i_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C22.I                Tiopi                 0.939   adc2_d<13>
                                                       adc2_d<13>
                                                       adc2_d_13_IBUF
    SLICE_X8Y156.BX      net (fanout=1)        1.244   adc2_d_13_IBUF
    SLICE_X8Y156.CLK     Tdick                 0.279   XLXI_9/Q_out_i<13>
                                                       XLXI_9/Q_out_i_13
    -------------------------------------------------  ---------------------------
    Total                                      2.462ns (1.218ns logic, 1.244ns route)
                                                       (49.5% logic, 50.5% route)

  Minimum Clock Path: CLK1_FB to XLXI_9/Q_out_i_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B15.I                Tiopi                 0.791   CLK1_FB
                                                       CLK1_FB
                                                       CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLKIN   net (fanout=1)        1.130   CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLK2X   Tdmcko_CLK2X         -6.948   XLXI_7/DCM_ADV_INST
                                                       XLXI_7/DCM_ADV_INST
    BUFGCTRL_X0Y29.I0    net (fanout=1)        1.935   XLXI_7/CLK2X_BUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.828   XLXI_7/CLK2X_BUFG_INST
                                                       XLXI_7/CLK2X_BUFG_INST
    SLICE_X8Y156.CLK     net (fanout=9)        2.372   CLK210
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (-5.329ns logic, 5.437ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "adc2_d<13>" OFFSET = IN 7 ns BEFORE COMP "CLK1_FB";
--------------------------------------------------------------------------------

Paths for end point XLXI_9/Q_out_i_13 (SLICE_X8Y156.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    1.617ns (data path - clock path + uncertainty)
  Source:               adc2_d<13> (PAD)
  Destination:          XLXI_9/Q_out_i_13 (FF)
  Destination Clock:    CLK210 rising at 0.000ns
  Data Path Delay:      1.844ns (Levels of Logic = 1)
  Clock Path Delay:     0.227ns (Levels of Logic = 3)
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: adc2_d<13> to XLXI_9/Q_out_i_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C22.I                Tiopi                 0.781   adc2_d<13>
                                                       adc2_d<13>
                                                       adc2_d_13_IBUF
    SLICE_X8Y156.BX      net (fanout=1)        1.145   adc2_d_13_IBUF
    SLICE_X8Y156.CLK     Tckdi       (-Th)     0.082   XLXI_9/Q_out_i<13>
                                                       XLXI_9/Q_out_i_13
    -------------------------------------------------  ---------------------------
    Total                                      1.844ns (0.699ns logic, 1.145ns route)
                                                       (37.9% logic, 62.1% route)

  Maximum Clock Path: CLK1_FB to XLXI_9/Q_out_i_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B15.I                Tiopi                 0.951   CLK1_FB
                                                       CLK1_FB
                                                       CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLKIN   net (fanout=1)        1.228   CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLK2X   Tdmcko_CLK2X         -7.920   XLXI_7/DCM_ADV_INST
                                                       XLXI_7/DCM_ADV_INST
    BUFGCTRL_X0Y29.I0    net (fanout=1)        2.103   XLXI_7/CLK2X_BUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.900   XLXI_7/CLK2X_BUFG_INST
                                                       XLXI_7/CLK2X_BUFG_INST
    SLICE_X8Y156.CLK     net (fanout=9)        2.965   CLK210
    -------------------------------------------------  ---------------------------
    Total                                      0.227ns (-6.069ns logic, 6.296ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "adc2_d<6>" OFFSET = IN 7 ns BEFORE COMP "CLK1_FB";

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   2.825ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_9/Q_out_i_6 (SLICE_X8Y153.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.175ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               adc2_d<6> (PAD)
  Destination:          XLXI_9/Q_out_i_6 (FF)
  Destination Clock:    CLK210 rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.750ns (Levels of Logic = 1)
  Clock Path Delay:     0.105ns (Levels of Logic = 3)
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: adc2_d<6> to XLXI_9/Q_out_i_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D22.I                Tiopi                 0.934   adc2_d<6>
                                                       adc2_d<6>
                                                       adc2_d_6_IBUF
    SLICE_X8Y153.BY      net (fanout=1)        1.536   adc2_d_6_IBUF
    SLICE_X8Y153.CLK     Tdick                 0.280   XLXI_9/Q_out_i<7>
                                                       XLXI_9/Q_out_i_6
    -------------------------------------------------  ---------------------------
    Total                                      2.750ns (1.214ns logic, 1.536ns route)
                                                       (44.1% logic, 55.9% route)

  Minimum Clock Path: CLK1_FB to XLXI_9/Q_out_i_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B15.I                Tiopi                 0.791   CLK1_FB
                                                       CLK1_FB
                                                       CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLKIN   net (fanout=1)        1.130   CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLK2X   Tdmcko_CLK2X         -6.948   XLXI_7/DCM_ADV_INST
                                                       XLXI_7/DCM_ADV_INST
    BUFGCTRL_X0Y29.I0    net (fanout=1)        1.935   XLXI_7/CLK2X_BUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.828   XLXI_7/CLK2X_BUFG_INST
                                                       XLXI_7/CLK2X_BUFG_INST
    SLICE_X8Y153.CLK     net (fanout=9)        2.369   CLK210
    -------------------------------------------------  ---------------------------
    Total                                      0.105ns (-5.329ns logic, 5.434ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "adc2_d<6>" OFFSET = IN 7 ns BEFORE COMP "CLK1_FB";
--------------------------------------------------------------------------------

Paths for end point XLXI_9/Q_out_i_6 (SLICE_X8Y153.BY), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    1.886ns (data path - clock path + uncertainty)
  Source:               adc2_d<6> (PAD)
  Destination:          XLXI_9/Q_out_i_6 (FF)
  Destination Clock:    CLK210 rising at 0.000ns
  Data Path Delay:      2.109ns (Levels of Logic = 1)
  Clock Path Delay:     0.223ns (Levels of Logic = 3)
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: adc2_d<6> to XLXI_9/Q_out_i_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D22.I                Tiopi                 0.777   adc2_d<6>
                                                       adc2_d<6>
                                                       adc2_d_6_IBUF
    SLICE_X8Y153.BY      net (fanout=1)        1.413   adc2_d_6_IBUF
    SLICE_X8Y153.CLK     Tckdi       (-Th)     0.081   XLXI_9/Q_out_i<7>
                                                       XLXI_9/Q_out_i_6
    -------------------------------------------------  ---------------------------
    Total                                      2.109ns (0.696ns logic, 1.413ns route)
                                                       (33.0% logic, 67.0% route)

  Maximum Clock Path: CLK1_FB to XLXI_9/Q_out_i_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B15.I                Tiopi                 0.951   CLK1_FB
                                                       CLK1_FB
                                                       CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLKIN   net (fanout=1)        1.228   CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLK2X   Tdmcko_CLK2X         -7.920   XLXI_7/DCM_ADV_INST
                                                       XLXI_7/DCM_ADV_INST
    BUFGCTRL_X0Y29.I0    net (fanout=1)        2.103   XLXI_7/CLK2X_BUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.900   XLXI_7/CLK2X_BUFG_INST
                                                       XLXI_7/CLK2X_BUFG_INST
    SLICE_X8Y153.CLK     net (fanout=9)        2.961   CLK210
    -------------------------------------------------  ---------------------------
    Total                                      0.223ns (-6.069ns logic, 6.292ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "adc2_d<7>" OFFSET = IN 7 ns BEFORE COMP "CLK1_FB";

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   2.540ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_9/Q_out_i_7 (SLICE_X8Y153.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.460ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               adc2_d<7> (PAD)
  Destination:          XLXI_9/Q_out_i_7 (FF)
  Destination Clock:    CLK210 rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.465ns (Levels of Logic = 1)
  Clock Path Delay:     0.105ns (Levels of Logic = 3)
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: adc2_d<7> to XLXI_9/Q_out_i_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C24.I                Tiopi                 0.942   adc2_d<7>
                                                       adc2_d<7>
                                                       adc2_d_7_IBUF
    SLICE_X8Y153.BX      net (fanout=1)        1.244   adc2_d_7_IBUF
    SLICE_X8Y153.CLK     Tdick                 0.279   XLXI_9/Q_out_i<7>
                                                       XLXI_9/Q_out_i_7
    -------------------------------------------------  ---------------------------
    Total                                      2.465ns (1.221ns logic, 1.244ns route)
                                                       (49.5% logic, 50.5% route)

  Minimum Clock Path: CLK1_FB to XLXI_9/Q_out_i_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B15.I                Tiopi                 0.791   CLK1_FB
                                                       CLK1_FB
                                                       CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLKIN   net (fanout=1)        1.130   CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLK2X   Tdmcko_CLK2X         -6.948   XLXI_7/DCM_ADV_INST
                                                       XLXI_7/DCM_ADV_INST
    BUFGCTRL_X0Y29.I0    net (fanout=1)        1.935   XLXI_7/CLK2X_BUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.828   XLXI_7/CLK2X_BUFG_INST
                                                       XLXI_7/CLK2X_BUFG_INST
    SLICE_X8Y153.CLK     net (fanout=9)        2.369   CLK210
    -------------------------------------------------  ---------------------------
    Total                                      0.105ns (-5.329ns logic, 5.434ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "adc2_d<7>" OFFSET = IN 7 ns BEFORE COMP "CLK1_FB";
--------------------------------------------------------------------------------

Paths for end point XLXI_9/Q_out_i_7 (SLICE_X8Y153.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    1.623ns (data path - clock path + uncertainty)
  Source:               adc2_d<7> (PAD)
  Destination:          XLXI_9/Q_out_i_7 (FF)
  Destination Clock:    CLK210 rising at 0.000ns
  Data Path Delay:      1.846ns (Levels of Logic = 1)
  Clock Path Delay:     0.223ns (Levels of Logic = 3)
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: adc2_d<7> to XLXI_9/Q_out_i_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C24.I                Tiopi                 0.783   adc2_d<7>
                                                       adc2_d<7>
                                                       adc2_d_7_IBUF
    SLICE_X8Y153.BX      net (fanout=1)        1.145   adc2_d_7_IBUF
    SLICE_X8Y153.CLK     Tckdi       (-Th)     0.082   XLXI_9/Q_out_i<7>
                                                       XLXI_9/Q_out_i_7
    -------------------------------------------------  ---------------------------
    Total                                      1.846ns (0.701ns logic, 1.145ns route)
                                                       (38.0% logic, 62.0% route)

  Maximum Clock Path: CLK1_FB to XLXI_9/Q_out_i_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B15.I                Tiopi                 0.951   CLK1_FB
                                                       CLK1_FB
                                                       CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLKIN   net (fanout=1)        1.228   CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLK2X   Tdmcko_CLK2X         -7.920   XLXI_7/DCM_ADV_INST
                                                       XLXI_7/DCM_ADV_INST
    BUFGCTRL_X0Y29.I0    net (fanout=1)        2.103   XLXI_7/CLK2X_BUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.900   XLXI_7/CLK2X_BUFG_INST
                                                       XLXI_7/CLK2X_BUFG_INST
    SLICE_X8Y153.CLK     net (fanout=9)        2.961   CLK210
    -------------------------------------------------  ---------------------------
    Total                                      0.223ns (-6.069ns logic, 6.292ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "adc2_d<8>" OFFSET = IN 7 ns BEFORE COMP "CLK1_FB";

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   2.810ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_9/Q_out_i_8 (SLICE_X9Y154.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.190ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               adc2_d<8> (PAD)
  Destination:          XLXI_9/Q_out_i_8 (FF)
  Destination Clock:    CLK210 rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.737ns (Levels of Logic = 1)
  Clock Path Delay:     0.107ns (Levels of Logic = 3)
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: adc2_d<8> to XLXI_9/Q_out_i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A21.I                Tiopi                 0.949   adc2_d<8>
                                                       adc2_d<8>
                                                       adc2_d_8_IBUF
    SLICE_X9Y154.BY      net (fanout=1)        1.496   adc2_d_8_IBUF
    SLICE_X9Y154.CLK     Tdick                 0.292   XLXI_9/Q_out_i<9>
                                                       XLXI_9/Q_out_i_8
    -------------------------------------------------  ---------------------------
    Total                                      2.737ns (1.241ns logic, 1.496ns route)
                                                       (45.3% logic, 54.7% route)

  Minimum Clock Path: CLK1_FB to XLXI_9/Q_out_i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B15.I                Tiopi                 0.791   CLK1_FB
                                                       CLK1_FB
                                                       CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLKIN   net (fanout=1)        1.130   CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLK2X   Tdmcko_CLK2X         -6.948   XLXI_7/DCM_ADV_INST
                                                       XLXI_7/DCM_ADV_INST
    BUFGCTRL_X0Y29.I0    net (fanout=1)        1.935   XLXI_7/CLK2X_BUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.828   XLXI_7/CLK2X_BUFG_INST
                                                       XLXI_7/CLK2X_BUFG_INST
    SLICE_X9Y154.CLK     net (fanout=9)        2.371   CLK210
    -------------------------------------------------  ---------------------------
    Total                                      0.107ns (-5.329ns logic, 5.436ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "adc2_d<8>" OFFSET = IN 7 ns BEFORE COMP "CLK1_FB";
--------------------------------------------------------------------------------

Paths for end point XLXI_9/Q_out_i_8 (SLICE_X9Y154.BY), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    1.873ns (data path - clock path + uncertainty)
  Source:               adc2_d<8> (PAD)
  Destination:          XLXI_9/Q_out_i_8 (FF)
  Destination Clock:    CLK210 rising at 0.000ns
  Data Path Delay:      2.099ns (Levels of Logic = 1)
  Clock Path Delay:     0.226ns (Levels of Logic = 3)
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: adc2_d<8> to XLXI_9/Q_out_i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A21.I                Tiopi                 0.790   adc2_d<8>
                                                       adc2_d<8>
                                                       adc2_d_8_IBUF
    SLICE_X9Y154.BY      net (fanout=1)        1.377   adc2_d_8_IBUF
    SLICE_X9Y154.CLK     Tckdi       (-Th)     0.068   XLXI_9/Q_out_i<9>
                                                       XLXI_9/Q_out_i_8
    -------------------------------------------------  ---------------------------
    Total                                      2.099ns (0.722ns logic, 1.377ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Clock Path: CLK1_FB to XLXI_9/Q_out_i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B15.I                Tiopi                 0.951   CLK1_FB
                                                       CLK1_FB
                                                       CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLKIN   net (fanout=1)        1.228   CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLK2X   Tdmcko_CLK2X         -7.920   XLXI_7/DCM_ADV_INST
                                                       XLXI_7/DCM_ADV_INST
    BUFGCTRL_X0Y29.I0    net (fanout=1)        2.103   XLXI_7/CLK2X_BUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.900   XLXI_7/CLK2X_BUFG_INST
                                                       XLXI_7/CLK2X_BUFG_INST
    SLICE_X9Y154.CLK     net (fanout=9)        2.964   CLK210
    -------------------------------------------------  ---------------------------
    Total                                      0.226ns (-6.069ns logic, 6.295ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "adc2_d<9>" OFFSET = IN 7 ns BEFORE COMP "CLK1_FB";

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   2.557ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_9/Q_out_i_9 (SLICE_X9Y154.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.443ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               adc2_d<9> (PAD)
  Destination:          XLXI_9/Q_out_i_9 (FF)
  Destination Clock:    CLK210 rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.484ns (Levels of Logic = 1)
  Clock Path Delay:     0.107ns (Levels of Logic = 3)
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: adc2_d<9> to XLXI_9/Q_out_i_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D24.I                Tiopi                 0.939   adc2_d<9>
                                                       adc2_d<9>
                                                       adc2_d_9_IBUF
    SLICE_X9Y154.BX      net (fanout=1)        1.264   adc2_d_9_IBUF
    SLICE_X9Y154.CLK     Tdick                 0.281   XLXI_9/Q_out_i<9>
                                                       XLXI_9/Q_out_i_9
    -------------------------------------------------  ---------------------------
    Total                                      2.484ns (1.220ns logic, 1.264ns route)
                                                       (49.1% logic, 50.9% route)

  Minimum Clock Path: CLK1_FB to XLXI_9/Q_out_i_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B15.I                Tiopi                 0.791   CLK1_FB
                                                       CLK1_FB
                                                       CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLKIN   net (fanout=1)        1.130   CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLK2X   Tdmcko_CLK2X         -6.948   XLXI_7/DCM_ADV_INST
                                                       XLXI_7/DCM_ADV_INST
    BUFGCTRL_X0Y29.I0    net (fanout=1)        1.935   XLXI_7/CLK2X_BUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.828   XLXI_7/CLK2X_BUFG_INST
                                                       XLXI_7/CLK2X_BUFG_INST
    SLICE_X9Y154.CLK     net (fanout=9)        2.371   CLK210
    -------------------------------------------------  ---------------------------
    Total                                      0.107ns (-5.329ns logic, 5.436ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "adc2_d<9>" OFFSET = IN 7 ns BEFORE COMP "CLK1_FB";
--------------------------------------------------------------------------------

Paths for end point XLXI_9/Q_out_i_9 (SLICE_X9Y154.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    1.639ns (data path - clock path + uncertainty)
  Source:               adc2_d<9> (PAD)
  Destination:          XLXI_9/Q_out_i_9 (FF)
  Destination Clock:    CLK210 rising at 0.000ns
  Data Path Delay:      1.865ns (Levels of Logic = 1)
  Clock Path Delay:     0.226ns (Levels of Logic = 3)
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: adc2_d<9> to XLXI_9/Q_out_i_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D24.I                Tiopi                 0.781   adc2_d<9>
                                                       adc2_d<9>
                                                       adc2_d_9_IBUF
    SLICE_X9Y154.BX      net (fanout=1)        1.163   adc2_d_9_IBUF
    SLICE_X9Y154.CLK     Tckdi       (-Th)     0.079   XLXI_9/Q_out_i<9>
                                                       XLXI_9/Q_out_i_9
    -------------------------------------------------  ---------------------------
    Total                                      1.865ns (0.702ns logic, 1.163ns route)
                                                       (37.6% logic, 62.4% route)

  Maximum Clock Path: CLK1_FB to XLXI_9/Q_out_i_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B15.I                Tiopi                 0.951   CLK1_FB
                                                       CLK1_FB
                                                       CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLKIN   net (fanout=1)        1.228   CLK1_FB_IBUFG
    DCM_ADV_X0Y7.CLK2X   Tdmcko_CLK2X         -7.920   XLXI_7/DCM_ADV_INST
                                                       XLXI_7/DCM_ADV_INST
    BUFGCTRL_X0Y29.I0    net (fanout=1)        2.103   XLXI_7/CLK2X_BUF
    BUFGCTRL_X0Y29.O     Tbgcko_O              0.900   XLXI_7/CLK2X_BUFG_INST
                                                       XLXI_7/CLK2X_BUFG_INST
    SLICE_X9Y154.CLK     net (fanout=9)        2.964   CLK210
    -------------------------------------------------  ---------------------------
    Total                                      0.226ns (-6.069ns logic, 6.295ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "as_dsl" OFFSET = IN 9 ns BEFORE COMP "clkb";

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -1.019ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_1/is_addr (SLICE_X47Y79.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.019ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               as_dsl (PAD)
  Destination:          XLXI_1/is_addr (FF)
  Destination Clock:    clkb_BUFGP rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      3.335ns (Levels of Logic = 1)
  Clock Path Delay:     4.354ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: as_dsl to XLXI_1/is_addr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R1.I                 Tiopi                 0.922   as_dsl
                                                       as_dsl
                                                       as_dsl_IBUF
    SLICE_X47Y79.BY      net (fanout=1)        2.121   as_dsl_IBUF
    SLICE_X47Y79.CLK     Tdick                 0.292   XLXI_1/is_addr
                                                       XLXI_1/is_addr
    -------------------------------------------------  ---------------------------
    Total                                      3.335ns (1.214ns logic, 2.121ns route)
                                                       (36.4% logic, 63.6% route)

  Minimum Clock Path: clkb to XLXI_1/is_addr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X47Y79.CLK     net (fanout=155)      2.048   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.354ns (1.627ns logic, 2.727ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "as_dsl" OFFSET = IN 9 ns BEFORE COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point XLXI_1/is_addr (SLICE_X47Y79.BY), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -2.510ns (data path - clock path + uncertainty)
  Source:               as_dsl (PAD)
  Destination:          XLXI_1/is_addr (FF)
  Destination Clock:    clkb_BUFGP rising at 0.000ns
  Data Path Delay:      2.650ns (Levels of Logic = 1)
  Clock Path Delay:     5.160ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: as_dsl to XLXI_1/is_addr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R1.I                 Tiopi                 0.766   as_dsl
                                                       as_dsl
                                                       as_dsl_IBUF
    SLICE_X47Y79.BY      net (fanout=1)        1.952   as_dsl_IBUF
    SLICE_X47Y79.CLK     Tckdi       (-Th)     0.068   XLXI_1/is_addr
                                                       XLXI_1/is_addr
    -------------------------------------------------  ---------------------------
    Total                                      2.650ns (0.698ns logic, 1.952ns route)
                                                       (26.3% logic, 73.7% route)

  Maximum Clock Path: clkb to XLXI_1/is_addr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X47Y79.CLK     net (fanout=155)      2.560   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.160ns (1.861ns logic, 3.299ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "rdl_wr" OFFSET = OUT 11 ns AFTER COMP "clkb";

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected.
 Minimum allowable offset is  11.014ns.
--------------------------------------------------------------------------------

Paths for end point rdl_wr (R2.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.014ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          rdl_wr (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          11.000ns
  Data Path Delay:      5.599ns (Levels of Logic = 1)
  Clock Path Delay:     5.415ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.815   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.415ns (1.861ns logic, 3.554ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Data Path: XLXI_1/RD_WRi to rdl_wr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.360   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    R2.O                 net (fanout=34)       1.704   XLXI_1/RD_WRi
    R2.PAD               Tioop                 3.535   rdl_wr
                                                       rdl_wr_OBUF
                                                       rdl_wr
    -------------------------------------------------  ---------------------------
    Total                                      5.599ns (3.895ns logic, 1.704ns route)
                                                       (69.6% logic, 30.4% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "rdl_wr" OFFSET = OUT 11 ns AFTER COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point rdl_wr (R2.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  9.706ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/RD_WRi (FF)
  Destination:          rdl_wr (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      5.148ns (Levels of Logic = 1)
  Clock Path Delay:     4.558ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/RD_WRi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X70Y84.CLK     net (fanout=155)      2.252   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.558ns (1.627ns logic, 2.931ns route)
                                                       (35.7% logic, 64.3% route)

  Minimum Data Path: XLXI_1/RD_WRi to rdl_wr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y84.XQ      Tcko                  0.331   XLXI_1/RD_WRi
                                                       XLXI_1/RD_WRi
    R2.O                 net (fanout=34)       1.568   XLXI_1/RD_WRi
    R2.PAD               Tioop                 3.249   rdl_wr
                                                       rdl_wr_OBUF
                                                       rdl_wr
    -------------------------------------------------  ---------------------------
    Total                                      5.148ns (3.580ns logic, 1.568ns route)
                                                       (69.5% logic, 30.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "renl_wenl" OFFSET = OUT 11 ns AFTER COMP "clkb";

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.523ns.
--------------------------------------------------------------------------------

Paths for end point renl_wenl (P7.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.477ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_1/REN_WENi (FF)
  Destination:          renl_wenl (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Requirement:          11.000ns
  Data Path Delay:      5.076ns (Levels of Logic = 1)
  Clock Path Delay:     5.447ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clkb to XLXI_1/REN_WENi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.961   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.739   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.900   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X78Y86.CLK     net (fanout=155)      2.847   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.447ns (1.861ns logic, 3.586ns route)
                                                       (34.2% logic, 65.8% route)

  Maximum Data Path: XLXI_1/REN_WENi to renl_wenl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y86.XQ      Tcko                  0.360   XLXI_1/REN_WENi
                                                       XLXI_1/REN_WENi
    P7.O                 net (fanout=2)        1.211   XLXI_1/REN_WENi
    P7.PAD               Tioop                 3.505   renl_wenl
                                                       renl_wenl_OBUF
                                                       renl_wenl
    -------------------------------------------------  ---------------------------
    Total                                      5.076ns (3.865ns logic, 1.211ns route)
                                                       (76.1% logic, 23.9% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "renl_wenl" OFFSET = OUT 11 ns AFTER COMP "clkb";
--------------------------------------------------------------------------------

Paths for end point renl_wenl (P7.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  9.253ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_1/REN_WENi (FF)
  Destination:          renl_wenl (PAD)
  Source Clock:         clkb_BUFGP rising at 0.000ns
  Data Path Delay:      4.670ns (Levels of Logic = 1)
  Clock Path Delay:     4.583ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clkb to XLXI_1/REN_WENi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.I                Tiopi                 0.799   clkb
                                                       clkb
                                                       clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.I0    net (fanout=1)        0.679   clkb_BUFGP/IBUFG
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.828   clkb_BUFGP/BUFG
                                                       clkb_BUFGP/BUFG
    SLICE_X78Y86.CLK     net (fanout=155)      2.277   clkb_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.583ns (1.627ns logic, 2.956ns route)
                                                       (35.5% logic, 64.5% route)

  Minimum Data Path: XLXI_1/REN_WENi to renl_wenl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y86.XQ      Tcko                  0.331   XLXI_1/REN_WENi
                                                       XLXI_1/REN_WENi
    P7.O                 net (fanout=2)        1.115   XLXI_1/REN_WENi
    P7.PAD               Tioop                 3.224   renl_wenl
                                                       renl_wenl_OBUF
                                                       renl_wenl
    -------------------------------------------------  ---------------------------
    Total                                      4.670ns (3.555ns logic, 1.115ns route)
                                                       (76.1% logic, 23.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "adc1_d<5>" OFFSET = IN 7 ns BEFORE COMP "CLK1_FB";

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "adc1_d<4>" OFFSET = IN 7 ns BEFORE COMP "CLK1_FB";

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "adc1_d<3>" OFFSET = IN 7 ns BEFORE COMP "CLK1_FB";

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "adc1_d<2>" OFFSET = IN 7 ns BEFORE COMP "CLK1_FB";

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "adc1_d<1>" OFFSET = IN 7 ns BEFORE COMP "CLK1_FB";

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "adc1_d<0>" OFFSET = IN 7 ns BEFORE COMP "CLK1_FB";

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "adc2_d<5>" OFFSET = IN 7 ns BEFORE COMP "CLK1_FB";

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "adc2_d<4>" OFFSET = IN 7 ns BEFORE COMP "CLK1_FB";

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "adc2_d<3>" OFFSET = IN 7 ns BEFORE COMP "CLK1_FB";

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "adc2_d<2>" OFFSET = IN 7 ns BEFORE COMP "CLK1_FB";

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "adc2_d<1>" OFFSET = IN 7 ns BEFORE COMP "CLK1_FB";

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "adc2_d<0>" OFFSET = IN 7 ns BEFORE COMP "CLK1_FB";

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for CLK1_FB_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|CLK1_FB_IBUFG                  |      9.500ns|      6.666ns|      6.664ns|            0|            0|            0|          466|
| XLXI_7/CLK2X_BUF              |      4.750ns|      3.332ns|          N/A|            0|            0|            0|            0|
| XLXI_7/CLKDV_BUF              |     71.250ns|      9.999ns|          N/A|            0|            0|          466|            0|
| XLXI_7/CLKFX_BUF              |     17.813ns|      4.761ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_clka
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clka                        |     25.000ns|     10.000ns|     14.869ns|            0|            0|            0|        15472|
| TS_XLXI_19_CLKFX_OBUF         |     15.625ns|      9.293ns|          N/A|            0|            0|        15472|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK1_FB
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
adc1_d<6>   |    2.771(R)|   -1.657(R)|CLK210            |   0.000|
adc1_d<7>   |    3.231(R)|   -2.081(R)|CLK210            |   0.000|
adc1_d<8>   |    3.818(R)|   -2.646(R)|CLK210            |   0.000|
adc1_d<9>   |    3.357(R)|   -2.220(R)|CLK210            |   0.000|
adc1_d<10>  |    3.183(R)|   -2.065(R)|CLK210            |   0.000|
adc1_d<11>  |    3.744(R)|   -2.582(R)|CLK210            |   0.000|
adc1_d<12>  |    2.585(R)|   -1.483(R)|CLK210            |   0.000|
adc1_d<13>  |    2.900(R)|   -1.772(R)|CLK210            |   0.000|
adc2_d<6>   |    2.825(R)|   -1.706(R)|CLK210            |   0.000|
adc2_d<7>   |    2.540(R)|   -1.443(R)|CLK210            |   0.000|
adc2_d<8>   |    2.810(R)|   -1.693(R)|CLK210            |   0.000|
adc2_d<9>   |    2.557(R)|   -1.459(R)|CLK210            |   0.000|
adc2_d<10>  |    2.366(R)|   -1.285(R)|CLK210            |   0.000|
adc2_d<11>  |    2.877(R)|   -1.756(R)|CLK210            |   0.000|
adc2_d<12>  |    2.812(R)|   -1.693(R)|CLK210            |   0.000|
adc2_d<13>  |    2.534(R)|   -1.437(R)|CLK210            |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock clkb
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
ADIO<0>     |   -1.599(R)|    3.412(R)|clkb_BUFGP        |   0.000|
ADIO<1>     |   -2.114(R)|    3.611(R)|clkb_BUFGP        |   0.000|
ADIO<2>     |   -2.371(R)|    3.854(R)|clkb_BUFGP        |   0.000|
ADIO<3>     |   -2.139(R)|    3.640(R)|clkb_BUFGP        |   0.000|
ADIO<4>     |   -2.331(R)|    3.824(R)|clkb_BUFGP        |   0.000|
ADIO<5>     |   -2.252(R)|    3.751(R)|clkb_BUFGP        |   0.000|
ADIO<6>     |   -2.246(R)|    3.745(R)|clkb_BUFGP        |   0.000|
ADIO<7>     |   -2.247(R)|    3.747(R)|clkb_BUFGP        |   0.000|
ADIO<8>     |   -2.121(R)|    3.624(R)|clkb_BUFGP        |   0.000|
ADIO<9>     |   -2.199(R)|    3.696(R)|clkb_BUFGP        |   0.000|
ADIO<10>    |   -2.340(R)|    3.833(R)|clkb_BUFGP        |   0.000|
ADIO<11>    |   -2.510(R)|    3.989(R)|clkb_BUFGP        |   0.000|
ADIO<12>    |   -2.492(R)|    3.970(R)|clkb_BUFGP        |   0.000|
ADIO<13>    |   -2.070(R)|    3.584(R)|clkb_BUFGP        |   0.000|
ADIO<14>    |   -2.046(R)|    3.560(R)|clkb_BUFGP        |   0.000|
ADIO<15>    |   -2.235(R)|    3.736(R)|clkb_BUFGP        |   0.000|
ADIO<31>    |   -1.376(R)|    2.928(R)|clkb_BUFGP        |   0.000|
BUSY        |   -1.174(R)|    2.682(R)|clkb_BUFGP        |   0.000|
EMPTY       |   -1.945(R)|    3.423(R)|clkb_BUFGP        |   0.000|
as_dsl      |   -1.019(R)|    2.510(R)|clkb_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock clkb to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ADIO<0>     |   12.399(R)|clkb_BUFGP        |   0.000|
ADIO<1>     |   12.390(R)|clkb_BUFGP        |   0.000|
ADIO<2>     |   12.508(R)|clkb_BUFGP        |   0.000|
ADIO<3>     |   12.501(R)|clkb_BUFGP        |   0.000|
ADIO<4>     |   12.392(R)|clkb_BUFGP        |   0.000|
ADIO<5>     |   12.448(R)|clkb_BUFGP        |   0.000|
ADIO<6>     |   12.368(R)|clkb_BUFGP        |   0.000|
ADIO<7>     |   12.374(R)|clkb_BUFGP        |   0.000|
ADIO<8>     |   12.381(R)|clkb_BUFGP        |   0.000|
ADIO<9>     |   12.359(R)|clkb_BUFGP        |   0.000|
ADIO<10>    |   12.393(R)|clkb_BUFGP        |   0.000|
ADIO<11>    |   12.493(R)|clkb_BUFGP        |   0.000|
ADIO<12>    |   12.496(R)|clkb_BUFGP        |   0.000|
ADIO<13>    |   12.322(R)|clkb_BUFGP        |   0.000|
ADIO<14>    |   12.326(R)|clkb_BUFGP        |   0.000|
ADIO<15>    |   12.360(R)|clkb_BUFGP        |   0.000|
ADIO<16>    |   12.315(R)|clkb_BUFGP        |   0.000|
ADIO<17>    |   12.333(R)|clkb_BUFGP        |   0.000|
ADIO<18>    |   12.418(R)|clkb_BUFGP        |   0.000|
ADIO<19>    |   12.420(R)|clkb_BUFGP        |   0.000|
ADIO<20>    |   12.340(R)|clkb_BUFGP        |   0.000|
ADIO<21>    |   12.350(R)|clkb_BUFGP        |   0.000|
ADIO<22>    |   12.406(R)|clkb_BUFGP        |   0.000|
ADIO<23>    |   12.438(R)|clkb_BUFGP        |   0.000|
ADIO<24>    |   12.329(R)|clkb_BUFGP        |   0.000|
ADIO<25>    |   12.339(R)|clkb_BUFGP        |   0.000|
ADIO<26>    |   12.358(R)|clkb_BUFGP        |   0.000|
ADIO<27>    |   12.366(R)|clkb_BUFGP        |   0.000|
ADIO<28>    |   12.337(R)|clkb_BUFGP        |   0.000|
ADIO<29>    |   12.358(R)|clkb_BUFGP        |   0.000|
ADIO<30>    |   12.344(R)|clkb_BUFGP        |   0.000|
ADIO<31>    |   12.348(R)|clkb_BUFGP        |   0.000|
rdl_wr      |   11.014(R)|clkb_BUFGP        |   0.000|
renl_wenl   |   10.523(R)|clkb_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK1_FB
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK1_FB        |    4.699|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clka
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clka           |    9.293|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkb
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkb           |    6.197|         |         |         |
---------------+---------+---------+---------+---------+

COMP "ADIO<0>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
ADIO<0>                                        |       12.399|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "ADIO<10>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
ADIO<10>                                       |       12.393|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "ADIO<11>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
ADIO<11>                                       |       12.493|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "ADIO<12>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
ADIO<12>                                       |       12.496|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "ADIO<13>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
ADIO<13>                                       |       12.322|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "ADIO<14>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
ADIO<14>                                       |       12.326|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "ADIO<15>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
ADIO<15>                                       |       12.360|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "ADIO<16>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
ADIO<16>                                       |       12.315|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "ADIO<17>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
ADIO<17>                                       |       12.333|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "ADIO<18>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
ADIO<18>                                       |       12.418|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "ADIO<19>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
ADIO<19>                                       |       12.420|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "ADIO<1>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
ADIO<1>                                        |       12.390|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "ADIO<20>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
ADIO<20>                                       |       12.340|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "ADIO<21>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
ADIO<21>                                       |       12.350|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "ADIO<22>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
ADIO<22>                                       |       12.406|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "ADIO<23>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
ADIO<23>                                       |       12.438|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "ADIO<24>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
ADIO<24>                                       |       12.329|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "ADIO<25>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
ADIO<25>                                       |       12.339|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "ADIO<26>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
ADIO<26>                                       |       12.358|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "ADIO<27>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
ADIO<27>                                       |       12.366|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "ADIO<28>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
ADIO<28>                                       |       12.337|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "ADIO<29>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
ADIO<29>                                       |       12.358|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "ADIO<2>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
ADIO<2>                                        |       12.508|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "ADIO<30>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
ADIO<30>                                       |       12.344|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "ADIO<31>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
ADIO<31>                                       |       12.348|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "ADIO<3>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
ADIO<3>                                        |       12.501|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "ADIO<4>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
ADIO<4>                                        |       12.392|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "ADIO<5>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
ADIO<5>                                        |       12.448|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "ADIO<6>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
ADIO<6>                                        |       12.368|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "ADIO<7>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
ADIO<7>                                        |       12.374|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "ADIO<8>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
ADIO<8>                                        |       12.381|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "ADIO<9>" OFFSET = OUT 12.5 ns AFTER COMP "clkb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
ADIO<9>                                        |       12.359|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "rdl_wr" OFFSET = OUT 11 ns AFTER COMP "clkb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
rdl_wr                                         |       11.014|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "renl_wenl" OFFSET = OUT 11 ns AFTER COMP "clkb";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
renl_wenl                                      |       10.523|         0.000|
-----------------------------------------------+-------------+--------------+


Timing summary:
---------------

Timing errors: 3  Score: 23  (Setup/Max: 23, Hold: 0)

Constraints cover 19436 paths, 0 nets, and 4926 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)
   Minimum input required time before clock:   3.818ns
   Minimum output required time after clock:  12.508ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Feb 24 13:48:15 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 340 MB



