git clone --depth 1 --no-tags https://github.com/Vanegas19125/Laboratorio10_JVanegas.git f:/verilog_sva_gh_scraper/data/full_repos/311003442
git clone --depth 1 --no-tags https://github.com/alirezabijandi/architecture_lab.git f:/verilog_sva_gh_scraper/data/full_repos/312071605
git clone --depth 1 --no-tags https://github.com/SEIT-LAB311/test.git f:/verilog_sva_gh_scraper/data/full_repos/311630887
git clone --depth 1 --no-tags https://github.com/Presca/1D_ALU_auDesign.git f:/verilog_sva_gh_scraper/data/full_repos/310384284
git clone --depth 1 --no-tags https://github.com/EliseoLux/Lab9.git f:/verilog_sva_gh_scraper/data/full_repos/308924837
git clone --depth 1 --no-tags https://github.com/a9615161/verilog_labs_gits_repo.git f:/verilog_sva_gh_scraper/data/full_repos/307964188
git clone --depth 1 --no-tags https://github.com/OlinCompArchFA20/lab-04-nabih-oscar.git f:/verilog_sva_gh_scraper/data/full_repos/308060723
git clone --depth 1 --no-tags https://github.com/rst0git/P4-NetFPGA-IPv4-LPM.git f:/verilog_sva_gh_scraper/data/full_repos/309224818
git clone --depth 1 --no-tags https://github.com/XHRlyb/CPU-Project.git f:/verilog_sva_gh_scraper/data/full_repos/309232896
git clone --depth 1 --no-tags https://github.com/asthemus/SimpleRISC.git f:/verilog_sva_gh_scraper/data/full_repos/311730290
git clone --depth 1 --no-tags https://github.com/Yash0270/Process-Design-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/309494346
git clone --depth 1 --no-tags https://github.com/hsucheng1231/DFT_NS.git f:/verilog_sva_gh_scraper/data/full_repos/309511401
git clone --depth 1 --no-tags https://github.com/renzosvartz/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/308807645
git clone --depth 1 --no-tags https://github.com/JulioAv/Lab-9.git f:/verilog_sva_gh_scraper/data/full_repos/308791116
git clone --depth 1 --no-tags https://github.com/JulioAv/Lab-8.git f:/verilog_sva_gh_scraper/data/full_repos/307001574
git clone --depth 1 --no-tags https://github.com/sanjana8838/TinyFPGABxProjects.git f:/verilog_sva_gh_scraper/data/full_repos/303605880
git clone --depth 1 --no-tags https://github.com/hugorod87/UART-Communication---Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/303135570
git clone --depth 1 --no-tags https://github.com/lexyaa/week5.git f:/verilog_sva_gh_scraper/data/full_repos/308380962
git clone --depth 1 --no-tags https://github.com/Kern-steins/crc32.git f:/verilog_sva_gh_scraper/data/full_repos/311673317
git clone --depth 1 --no-tags https://github.com/SandhraPrathap/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/311427916
git clone --depth 1 --no-tags https://github.com/IObundle/iob-spi.git f:/verilog_sva_gh_scraper/data/full_repos/304600892
git clone --depth 1 --no-tags https://github.com/efabless/caravel_mpw-one.git f:/verilog_sva_gh_scraper/data/full_repos/312375773
git clone --depth 1 --no-tags https://github.com/LIV2/GottaGoFastRAM.git f:/verilog_sva_gh_scraper/data/full_repos/313984698
git clone --depth 1 --no-tags https://github.com/wuhanstudio/nand2tetris-iverilog.git f:/verilog_sva_gh_scraper/data/full_repos/312419019
git clone --depth 1 --no-tags https://github.com/whutddk/RiftCore.git f:/verilog_sva_gh_scraper/data/full_repos/315222577
git clone --depth 1 --no-tags https://github.com/luppp22/MIPS54SP-Lifesaver.git f:/verilog_sva_gh_scraper/data/full_repos/314248788
git clone --depth 1 --no-tags https://github.com/red435/verilog_APB_SPI_interface.git f:/verilog_sva_gh_scraper/data/full_repos/313336718
git clone --depth 1 --no-tags https://github.com/zoubs/PrinciplesofComputerOrganization.git f:/verilog_sva_gh_scraper/data/full_repos/313833257
git clone --depth 1 --no-tags https://github.com/fiberhood/MorphleLogic.git f:/verilog_sva_gh_scraper/data/full_repos/315463818
git clone --depth 1 --no-tags https://github.com/roife/dasm.git f:/verilog_sva_gh_scraper/data/full_repos/313687853
git clone --depth 1 --no-tags https://github.com/PyFive-RISC-V/pyfive_top_202011.git f:/verilog_sva_gh_scraper/data/full_repos/315957047
git clone --depth 1 --no-tags https://github.com/wuhanstudio/picorv32_EG4S20.git f:/verilog_sva_gh_scraper/data/full_repos/315920553
git clone --depth 1 --no-tags https://github.com/shalan/QSPI_XIP_CTRL_DMC.git f:/verilog_sva_gh_scraper/data/full_repos/316055438
git clone --depth 1 --no-tags https://github.com/cebarobot/UCAS-CALab-mycpu_axi_verify.git f:/verilog_sva_gh_scraper/data/full_repos/316103277
git clone --depth 1 --no-tags https://github.com/Uzair540/Reverse-Engineering-Rocket-Chip.git f:/verilog_sva_gh_scraper/data/full_repos/316537583
git clone --depth 1 --no-tags https://github.com/srimanthtenneti/SOC-Design-ARM-M0.git f:/verilog_sva_gh_scraper/data/full_repos/316103982
git clone --depth 1 --no-tags https://github.com/akashlevy/NEM-Relay-CGRA.git f:/verilog_sva_gh_scraper/data/full_repos/314009583
git clone --depth 1 --no-tags https://github.com/calphool/M4ToVGA.git f:/verilog_sva_gh_scraper/data/full_repos/315249644
git clone --depth 1 --no-tags https://github.com/ika-musume/ArcadeStuffs.git f:/verilog_sva_gh_scraper/data/full_repos/314962152
git clone --depth 1 --no-tags https://github.com/Banyc/Verilog-Workplace.git f:/verilog_sva_gh_scraper/data/full_repos/316190336
git clone --depth 1 --no-tags https://github.com/rsnkhatri3/vsdPLLSoC.git f:/verilog_sva_gh_scraper/data/full_repos/316237370
git clone --depth 1 --no-tags https://github.com/flyjancy/common_cells.git f:/verilog_sva_gh_scraper/data/full_repos/316225682
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-SEGASYS1_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/313032267
git clone --depth 1 --no-tags https://github.com/JosiahMendes/MIPS32-T501.git f:/verilog_sva_gh_scraper/data/full_repos/314557861
git clone --depth 1 --no-tags https://github.com/BeeBeansTechnologies/SiTCPXG_Netlist_for_Kintex7.git f:/verilog_sva_gh_scraper/data/full_repos/313515066
git clone --depth 1 --no-tags https://github.com/millerresearch/spinet.git f:/verilog_sva_gh_scraper/data/full_repos/313967076
git clone --depth 1 --no-tags https://github.com/kumarraj5364/AMBA-APB-PROTOCOL.git f:/verilog_sva_gh_scraper/data/full_repos/316160427
git clone --depth 1 --no-tags https://github.com/yuangpeng/COD_projects.git f:/verilog_sva_gh_scraper/data/full_repos/312236194
git clone --depth 1 --no-tags https://github.com/JackHCC/EGo1-Vivado-Lock.git f:/verilog_sva_gh_scraper/data/full_repos/312493978
git clone --depth 1 --no-tags https://github.com/vipinkmenon/tutorialsOnVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/313532805
git clone --depth 1 --no-tags https://github.com/ggrummer/Dazzelite.git f:/verilog_sva_gh_scraper/data/full_repos/315493625
git clone --depth 1 --no-tags https://github.com/tomkhenry/SHA-1_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/312676550
git clone --depth 1 --no-tags https://github.com/syahmisenpai97/jkff-counter.git f:/verilog_sva_gh_scraper/data/full_repos/312343414
git clone --depth 1 --no-tags https://github.com/cole-maxwell/network_on_chip.git f:/verilog_sva_gh_scraper/data/full_repos/314047200
git clone --depth 1 --no-tags https://github.com/nr-electronics/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/316704304
git clone --depth 1 --no-tags https://github.com/merledu/Ibtida.git f:/verilog_sva_gh_scraper/data/full_repos/315022596
git clone --depth 1 --no-tags https://github.com/sytan98/MIPS-CPU-Coursework.git f:/verilog_sva_gh_scraper/data/full_repos/315214115
git clone --depth 1 --no-tags https://github.com/hamza-akhtar-dev/Verilog_Designs.git f:/verilog_sva_gh_scraper/data/full_repos/316578629
git clone --depth 1 --no-tags https://github.com/gatecat/nexus-dsp-hwtests.git f:/verilog_sva_gh_scraper/data/full_repos/314272015
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/CoCo2_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/316009324
git clone --depth 1 --no-tags https://github.com/syahmisenpai97/tff-counter-up.git f:/verilog_sva_gh_scraper/data/full_repos/312343912
git clone --depth 1 --no-tags https://github.com/Arkaeriit/reflet-microcontroller.git f:/verilog_sva_gh_scraper/data/full_repos/315129558
git clone --depth 1 --no-tags https://github.com/syahmisenpai97/finite-state-machine.git f:/verilog_sva_gh_scraper/data/full_repos/316743053
git clone --depth 1 --no-tags https://github.com/Soham-coder/processor.git f:/verilog_sva_gh_scraper/data/full_repos/313082065
git clone --depth 1 --no-tags https://github.com/syahmisenpai97/2s-complement-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/312342748
git clone --depth 1 --no-tags https://github.com/hohaicongthuan/Verilog-Assignments.git f:/verilog_sva_gh_scraper/data/full_repos/313677164
git clone --depth 1 --no-tags https://github.com/syahmisenpai97/7-segment-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/312340892
git clone --depth 1 --no-tags https://github.com/AISkyLab/EPM240T100C5N-MiniBoard-Examples.git f:/verilog_sva_gh_scraper/data/full_repos/312618494
git clone --depth 1 --no-tags https://github.com/syahmisenpai97/relative-magnitude-detector.git f:/verilog_sva_gh_scraper/data/full_repos/312345743
git clone --depth 1 --no-tags https://github.com/ChernichenkoStephan/Riscv_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/314829933
git clone --depth 1 --no-tags https://github.com/suoglu/Verilog-Utilty-Modules.git f:/verilog_sva_gh_scraper/data/full_repos/314684706
git clone --depth 1 --no-tags https://github.com/lwaekfjlk/5-Stage-Pipeline-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/314839155
git clone --depth 1 --no-tags https://github.com/jinyier/RTL_INFOTRACK.git f:/verilog_sva_gh_scraper/data/full_repos/314324782
git clone --depth 1 --no-tags https://github.com/xw2519/ISA-MIPS-coursework.git f:/verilog_sva_gh_scraper/data/full_repos/315126349
git clone --depth 1 --no-tags https://github.com/syahmisenpai97/counter-up-and-down.git f:/verilog_sva_gh_scraper/data/full_repos/312345176
git clone --depth 1 --no-tags https://github.com/secure-foundations/herqules.git f:/verilog_sva_gh_scraper/data/full_repos/314114391
git clone --depth 1 --no-tags https://github.com/syahmisenpai97/verilog-alu.git f:/verilog_sva_gh_scraper/data/full_repos/312327360
git clone --depth 1 --no-tags https://github.com/chinoproject/chinocpu.git f:/verilog_sva_gh_scraper/data/full_repos/314792293
git clone --depth 1 --no-tags https://github.com/ichirodev/basic-cpu-vhdl.git f:/verilog_sva_gh_scraper/data/full_repos/315674228
git clone --depth 1 --no-tags https://github.com/sebajor/verilog_codes.git f:/verilog_sva_gh_scraper/data/full_repos/316291820
git clone --depth 1 --no-tags https://github.com/daneshvar-amrollahi/Computer-Architecture-Course-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/316815847
git clone --depth 1 --no-tags https://github.com/azzeloof/snek.git f:/verilog_sva_gh_scraper/data/full_repos/316299353
git clone --depth 1 --no-tags https://github.com/kazkojima/device-key.git f:/verilog_sva_gh_scraper/data/full_repos/312793174
git clone --depth 1 --no-tags https://github.com/Feb22th1997/modulation_recog.git f:/verilog_sva_gh_scraper/data/full_repos/312988359
git clone --depth 1 --no-tags https://github.com/nandland/keypad-state-machine-demo.git f:/verilog_sva_gh_scraper/data/full_repos/314660675
git clone --depth 1 --no-tags https://github.com/Colin-Suckow/fpga_vga_display.git f:/verilog_sva_gh_scraper/data/full_repos/314382137
git clone --depth 1 --no-tags https://github.com/Li-Zhe-Alex/verilog-execise.git f:/verilog_sva_gh_scraper/data/full_repos/314283977
git clone --depth 1 --no-tags https://github.com/neptuno-fpga/Arcade-BUBBLE_BOBBLE_HARDWARE.git f:/verilog_sva_gh_scraper/data/full_repos/316721998
git clone --depth 1 --no-tags https://github.com/jhmny/DE2-115-Piano.git f:/verilog_sva_gh_scraper/data/full_repos/314107268
git clone --depth 1 --no-tags https://github.com/mballance/caravel_fwpayload.git f:/verilog_sva_gh_scraper/data/full_repos/314406045
git clone --depth 1 --no-tags https://github.com/favioacostad/SPI_IP_Core.git f:/verilog_sva_gh_scraper/data/full_repos/316587304
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-TimePilot84_MISTer.git f:/verilog_sva_gh_scraper/data/full_repos/314946614
git clone --depth 1 --no-tags https://github.com/lbbaker5900/ece-cortical-MainResearch.git f:/verilog_sva_gh_scraper/data/full_repos/316566932
git clone --depth 1 --no-tags https://github.com/thegamingbot/16-bit-Kogge-Stone-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/312583307
git clone --depth 1 --no-tags https://github.com/zhangshijie1998/MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/312323932
git clone --depth 1 --no-tags https://github.com/pluierry/BUMIANZHE.git f:/verilog_sva_gh_scraper/data/full_repos/312995079
git clone --depth 1 --no-tags https://github.com/fpelogia/RVSP.git f:/verilog_sva_gh_scraper/data/full_repos/315078867
git clone --depth 1 --no-tags https://github.com/mo-hemdan/femto_RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/315719415
git clone --depth 1 --no-tags https://github.com/shrubbroom/Simple-RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/316724836
git clone --depth 1 --no-tags https://github.com/wjdwls0630/khu_sensor_65n.git f:/verilog_sva_gh_scraper/data/full_repos/312624322
