{
  "processor": "Panafacom MN1613",
  "manufacturer": "Panafacom/Matsushita",
  "year": 1978,
  "schema_version": "1.0",
  "source": "MN1613 datasheet, Panafacom enhanced 16-bit microprocessor documentation",
  "instruction_count": 44,
  "instructions": [
    {"mnemonic": "ADD", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z,N,V", "notes": "16-bit register add"},
    {"mnemonic": "ADDI", "bytes": 4, "cycles": 4, "category": "alu", "addressing_mode": "immediate", "flags_affected": "C,Z,N,V", "notes": "Add immediate"},
    {"mnemonic": "SUB", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z,N,V", "notes": "Subtract"},
    {"mnemonic": "MUL", "bytes": 2, "cycles": 12, "category": "multiply", "addressing_mode": "register", "flags_affected": "C,Z,N,V", "notes": "16-bit multiply (hardware)"},
    {"mnemonic": "DIV", "bytes": 2, "cycles": 20, "category": "divide", "addressing_mode": "register", "flags_affected": "C,Z,N,V", "notes": "16-bit divide (hardware)"},
    {"mnemonic": "AND", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,N", "notes": "Logical AND"},
    {"mnemonic": "OR", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,N", "notes": "Logical OR"},
    {"mnemonic": "XOR", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,N", "notes": "Exclusive OR"},
    {"mnemonic": "CMP", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z,N,V", "notes": "Compare"},
    {"mnemonic": "INC", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z,N,V", "notes": "Increment"},
    {"mnemonic": "DEC", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z,N,V", "notes": "Decrement"},
    {"mnemonic": "NEG", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z,N,V", "notes": "Negate"},
    {"mnemonic": "SHL", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z,N", "notes": "Shift left"},
    {"mnemonic": "SHR", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z,N", "notes": "Shift right"},
    {"mnemonic": "ASR", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z,N", "notes": "Arithmetic shift right"},
    {"mnemonic": "MOV", "bytes": 2, "cycles": 3, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Move register to register"},
    {"mnemonic": "LDI", "bytes": 4, "cycles": 4, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Load immediate"},
    {"mnemonic": "CLR", "bytes": 2, "cycles": 3, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "Z", "notes": "Clear register"},
    {"mnemonic": "XCHG", "bytes": 2, "cycles": 3, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Exchange registers"},
    {"mnemonic": "LD", "bytes": 4, "cycles": 5, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Load word from memory"},
    {"mnemonic": "ST", "bytes": 4, "cycles": 5, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Store word to memory"},
    {"mnemonic": "LDX", "bytes": 2, "cycles": 5, "category": "memory", "addressing_mode": "indexed", "flags_affected": "none", "notes": "Load indexed"},
    {"mnemonic": "STX", "bytes": 2, "cycles": 5, "category": "memory", "addressing_mode": "indexed", "flags_affected": "none", "notes": "Store indexed"},
    {"mnemonic": "LDB", "bytes": 4, "cycles": 5, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Load byte"},
    {"mnemonic": "STB", "bytes": 4, "cycles": 5, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Store byte"},
    {"mnemonic": "JMP", "bytes": 4, "cycles": 5, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Unconditional jump"},
    {"mnemonic": "JZ", "bytes": 4, "cycles": 5, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump if zero"},
    {"mnemonic": "JNZ", "bytes": 4, "cycles": 5, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump if not zero"},
    {"mnemonic": "JC", "bytes": 4, "cycles": 5, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump if carry"},
    {"mnemonic": "JN", "bytes": 4, "cycles": 5, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump if negative"},
    {"mnemonic": "JSR", "bytes": 4, "cycles": 8, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump to subroutine"},
    {"mnemonic": "RTS", "bytes": 2, "cycles": 5, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return from subroutine"},
    {"mnemonic": "RTI", "bytes": 2, "cycles": 7, "category": "control", "addressing_mode": "implied", "flags_affected": "all", "notes": "Return from interrupt"},
    {"mnemonic": "IN", "bytes": 4, "cycles": 6, "category": "io", "addressing_mode": "direct", "flags_affected": "none", "notes": "Input from I/O port"},
    {"mnemonic": "OUT", "bytes": 4, "cycles": 6, "category": "io", "addressing_mode": "direct", "flags_affected": "none", "notes": "Output to I/O port"},
    {"mnemonic": "PUSH", "bytes": 2, "cycles": 5, "category": "stack", "addressing_mode": "register", "flags_affected": "none", "notes": "Push to stack"},
    {"mnemonic": "POP", "bytes": 2, "cycles": 5, "category": "stack", "addressing_mode": "register", "flags_affected": "none", "notes": "Pop from stack"},
    {"mnemonic": "PUSHF", "bytes": 2, "cycles": 6, "category": "stack", "addressing_mode": "implied", "flags_affected": "none", "notes": "Push flags"},
    {"mnemonic": "POPF", "bytes": 2, "cycles": 6, "category": "stack", "addressing_mode": "implied", "flags_affected": "all", "notes": "Pop flags"},
    {"mnemonic": "PUSHA", "bytes": 2, "cycles": 8, "category": "stack", "addressing_mode": "implied", "flags_affected": "none", "notes": "Push all registers"},
    {"mnemonic": "POPA", "bytes": 2, "cycles": 8, "category": "stack", "addressing_mode": "implied", "flags_affected": "none", "notes": "Pop all registers"},
    {"mnemonic": "EI", "bytes": 2, "cycles": 3, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Enable interrupts"},
    {"mnemonic": "DI", "bytes": 2, "cycles": 3, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Disable interrupts"},
    {"mnemonic": "NOP", "bytes": 2, "cycles": 3, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"}
  ]
}
