;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 12/25/2016 9:31:43 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x0B390000  	2873
0x0008	0x10ED0000  	4333
0x000C	0x10ED0000  	4333
0x0010	0x10ED0000  	4333
0x0014	0x10ED0000  	4333
0x0018	0x10ED0000  	4333
0x001C	0x10ED0000  	4333
0x0020	0x10ED0000  	4333
0x0024	0x10ED0000  	4333
0x0028	0x10ED0000  	4333
0x002C	0x10ED0000  	4333
0x0030	0x10ED0000  	4333
0x0034	0x10ED0000  	4333
0x0038	0x10ED0000  	4333
0x003C	0x10ED0000  	4333
0x0040	0x10ED0000  	4333
0x0044	0x10ED0000  	4333
0x0048	0x10ED0000  	4333
0x004C	0x10ED0000  	4333
0x0050	0x10ED0000  	4333
0x0054	0x10ED0000  	4333
0x0058	0x10ED0000  	4333
0x005C	0x10ED0000  	4333
0x0060	0x10ED0000  	4333
0x0064	0x10ED0000  	4333
0x0068	0x10ED0000  	4333
0x006C	0x10ED0000  	4333
0x0070	0x10ED0000  	4333
0x0074	0x10ED0000  	4333
0x0078	0x10ED0000  	4333
0x007C	0x10ED0000  	4333
0x0080	0x10ED0000  	4333
0x0084	0x10ED0000  	4333
0x0088	0x10ED0000  	4333
0x008C	0x10ED0000  	4333
0x0090	0x10ED0000  	4333
0x0094	0x10ED0000  	4333
0x0098	0x10ED0000  	4333
0x009C	0x10ED0000  	4333
0x00A0	0x10ED0000  	4333
0x00A4	0x10ED0000  	4333
0x00A8	0x10ED0000  	4333
0x00AC	0x10ED0000  	4333
0x00B0	0x10ED0000  	4333
0x00B4	0x10ED0000  	4333
0x00B8	0x10ED0000  	4333
0x00BC	0x10ED0000  	4333
0x00C0	0x10ED0000  	4333
0x00C4	0x10ED0000  	4333
0x00C8	0x10ED0000  	4333
0x00CC	0x10ED0000  	4333
0x00D0	0x10ED0000  	4333
0x00D4	0x10ED0000  	4333
0x00D8	0x0CF50000  	3317
0x00DC	0x10ED0000  	4333
0x00E0	0x10ED0000  	4333
0x00E4	0x10ED0000  	4333
0x00E8	0x10ED0000  	4333
0x00EC	0x10ED0000  	4333
0x00F0	0x10ED0000  	4333
0x00F4	0x10ED0000  	4333
0x00F8	0x10ED0000  	4333
0x00FC	0x10ED0000  	4333
0x0100	0x10ED0000  	4333
0x0104	0x10ED0000  	4333
0x0108	0x10ED0000  	4333
0x010C	0x10ED0000  	4333
0x0110	0x10ED0000  	4333
0x0114	0x10ED0000  	4333
0x0118	0x10ED0000  	4333
0x011C	0x10ED0000  	4333
0x0120	0x10ED0000  	4333
0x0124	0x10ED0000  	4333
0x0128	0x10ED0000  	4333
0x012C	0x10ED0000  	4333
0x0130	0x10ED0000  	4333
0x0134	0x10ED0000  	4333
0x0138	0x10ED0000  	4333
0x013C	0x10ED0000  	4333
0x0140	0x10ED0000  	4333
0x0144	0x10ED0000  	4333
0x0148	0x10ED0000  	4333
0x014C	0x10ED0000  	4333
0x0150	0x10ED0000  	4333
0x0154	0x10ED0000  	4333
0x0158	0x10ED0000  	4333
0x015C	0x10ED0000  	4333
0x0160	0x10ED0000  	4333
0x0164	0x10ED0000  	4333
0x0168	0x10ED0000  	4333
0x016C	0x10ED0000  	4333
0x0170	0x10ED0000  	4333
0x0174	0x10ED0000  	4333
0x0178	0x10ED0000  	4333
0x017C	0x10ED0000  	4333
0x0180	0x10ED0000  	4333
0x0184	0x10ED0000  	4333
; end of ____SysVT
_main:
;uartx.c, 15 :: 		void main()
0x0B38	0xF000F912  BL	3424
0x0B3C	0xF000FAC0  BL	4288
0x0B40	0xF000FB90  BL	4708
0x0B44	0xF000F8FA  BL	3388
0x0B48	0xF000FB4C  BL	4580
;uartx.c, 18 :: 		&_GPIO_MODULE_USART2_PA23);
0x0B4C	0x4853    LDR	R0, [PC, #332]
0x0B4E	0xB401    PUSH	(R0)
;uartx.c, 17 :: 		UART2_Init_Advanced(57600, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT,
0x0B50	0xF2400300  MOVW	R3, #0
0x0B54	0xF2400200  MOVW	R2, #0
0x0B58	0xF2400100  MOVW	R1, #0
0x0B5C	0xF24E1000  MOVW	R0, #57600
;uartx.c, 18 :: 		&_GPIO_MODULE_USART2_PA23);
0x0B60	0xF7FFFFD6  BL	_UART2_Init_Advanced+0
0x0B64	0xB001    ADD	SP, SP, #4
;uartx.c, 21 :: 		&_GPIO_MODULE_USART3_PD89);
0x0B66	0x484E    LDR	R0, [PC, #312]
0x0B68	0xB401    PUSH	(R0)
;uartx.c, 20 :: 		UART3_Init_Advanced(57600, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT,
0x0B6A	0xF2400300  MOVW	R3, #0
0x0B6E	0xF2400200  MOVW	R2, #0
0x0B72	0xF2400100  MOVW	R1, #0
0x0B76	0xF24E1000  MOVW	R0, #57600
;uartx.c, 21 :: 		&_GPIO_MODULE_USART3_PD89);
0x0B7A	0xF7FFFFB5  BL	_UART3_Init_Advanced+0
0x0B7E	0xB001    ADD	SP, SP, #4
;uartx.c, 23 :: 		Delay_ms(200);
0x0B80	0xF6462753  MOVW	R7, #27219
0x0B84	0xF2C0078E  MOVT	R7, #142
L_main0:
0x0B88	0x1E7F    SUBS	R7, R7, #1
0x0B8A	0xD1FD    BNE	L_main0
0x0B8C	0xBF00    NOP
0x0B8E	0xBF00    NOP
0x0B90	0xBF00    NOP
0x0B92	0xBF00    NOP
0x0B94	0xBF00    NOP
0x0B96	0xBF00    NOP
;uartx.c, 24 :: 		UART2_Write_Text("ali"); //
0x0B98	0x4842    LDR	R0, [PC, #264]
0x0B9A	0xF7FFFF97  BL	_UART2_Write_Text+0
;uartx.c, 26 :: 		EnableInterrupts(); // enable core interrupts
0x0B9E	0xF7FFFF47  BL	_EnableInterrupts+0
;uartx.c, 29 :: 		USART2_CR1bits.RXNEIE = 1; // enable uart rx interrupt
0x0BA2	0x2101    MOVS	R1, #1
0x0BA4	0xB249    SXTB	R1, R1
0x0BA6	0x4840    LDR	R0, [PC, #256]
0x0BA8	0x6001    STR	R1, [R0, #0]
;uartx.c, 30 :: 		NVIC_IntEnable(IVT_INT_USART2); // enable interrupt vector
0x0BAA	0xF2400036  MOVW	R0, #54
0x0BAE	0xF7FFFF47  BL	_NVIC_IntEnable+0
;uartx.c, 33 :: 		while(1)                                 //Sonsuz döngü.
L_main2:
;uartx.c, 46 :: 		if(i==6)   // Eðer UART3'e veri gelmiþ ise
0x0BB2	0x483E    LDR	R0, [PC, #248]
0x0BB4	0xF9B00000  LDRSH	R0, [R0, #0]
0x0BB8	0x2806    CMP	R0, #6
0x0BBA	0xD12B    BNE	L_main4
;uartx.c, 48 :: 		Delay_ms(200);
0x0BBC	0xF6462753  MOVW	R7, #27219
0x0BC0	0xF2C0078E  MOVT	R7, #142
0x0BC4	0xBF00    NOP
0x0BC6	0xBF00    NOP
L_main5:
0x0BC8	0x1E7F    SUBS	R7, R7, #1
0x0BCA	0xD1FD    BNE	L_main5
0x0BCC	0xBF00    NOP
0x0BCE	0xBF00    NOP
0x0BD0	0xBF00    NOP
0x0BD2	0xBF00    NOP
;uartx.c, 49 :: 		UART2_Write(rx_array[0]);
0x0BD4	0x4836    LDR	R0, [PC, #216]
0x0BD6	0x7800    LDRB	R0, [R0, #0]
0x0BD8	0xF7FFFEB2  BL	_UART2_Write+0
;uartx.c, 50 :: 		UART2_Write(rx_array[1]);
0x0BDC	0x4835    LDR	R0, [PC, #212]
0x0BDE	0x7800    LDRB	R0, [R0, #0]
0x0BE0	0xF7FFFEAE  BL	_UART2_Write+0
;uartx.c, 51 :: 		UART2_Write(rx_array[2]);
0x0BE4	0x4834    LDR	R0, [PC, #208]
0x0BE6	0x7800    LDRB	R0, [R0, #0]
0x0BE8	0xF7FFFEAA  BL	_UART2_Write+0
;uartx.c, 52 :: 		UART2_Write(rx_array[3]);
0x0BEC	0x4833    LDR	R0, [PC, #204]
0x0BEE	0x7800    LDRB	R0, [R0, #0]
0x0BF0	0xF7FFFEA6  BL	_UART2_Write+0
;uartx.c, 53 :: 		UART2_Write(rx_array[4]);
0x0BF4	0x4832    LDR	R0, [PC, #200]
0x0BF6	0x7800    LDRB	R0, [R0, #0]
0x0BF8	0xF7FFFEA2  BL	_UART2_Write+0
;uartx.c, 54 :: 		UART2_Write(rx_array[5]);
0x0BFC	0x4831    LDR	R0, [PC, #196]
0x0BFE	0x7800    LDRB	R0, [R0, #0]
0x0C00	0xF7FFFE9E  BL	_UART2_Write+0
;uartx.c, 55 :: 		UART2_Write(rx_array[6]);
0x0C04	0x4830    LDR	R0, [PC, #192]
0x0C06	0x7800    LDRB	R0, [R0, #0]
0x0C08	0xF7FFFE9A  BL	_UART2_Write+0
;uartx.c, 56 :: 		i=0;
0x0C0C	0x2100    MOVS	R1, #0
0x0C0E	0xB209    SXTH	R1, R1
0x0C10	0x4826    LDR	R0, [PC, #152]
0x0C12	0x8001    STRH	R1, [R0, #0]
;uartx.c, 57 :: 		}
L_main4:
;uartx.c, 60 :: 		if(j==8)   // Eðer UART3'e veri gelmiþ ise
0x0C14	0x482D    LDR	R0, [PC, #180]
0x0C16	0xF9B00000  LDRSH	R0, [R0, #0]
0x0C1A	0x2808    CMP	R0, #8
0x0C1C	0xD13C    BNE	L_main7
;uartx.c, 62 :: 		Delay_ms(200);
0x0C1E	0xF6462753  MOVW	R7, #27219
0x0C22	0xF2C0078E  MOVT	R7, #142
0x0C26	0xBF00    NOP
0x0C28	0xBF00    NOP
L_main8:
0x0C2A	0x1E7F    SUBS	R7, R7, #1
0x0C2C	0xD1FD    BNE	L_main8
0x0C2E	0xBF00    NOP
0x0C30	0xBF00    NOP
0x0C32	0xBF00    NOP
0x0C34	0xBF00    NOP
;uartx.c, 63 :: 		UART3_Write(rx_array2[0]);
0x0C36	0x4826    LDR	R0, [PC, #152]
0x0C38	0x7800    LDRB	R0, [R0, #0]
0x0C3A	0xF7FFFE8F  BL	_UART3_Write+0
;uartx.c, 64 :: 		UART3_Write(rx_array2[1]);
0x0C3E	0x4825    LDR	R0, [PC, #148]
0x0C40	0x7800    LDRB	R0, [R0, #0]
0x0C42	0xF7FFFE8B  BL	_UART3_Write+0
;uartx.c, 65 :: 		UART3_Write(rx_array2[2]);
0x0C46	0x4824    LDR	R0, [PC, #144]
0x0C48	0x7800    LDRB	R0, [R0, #0]
0x0C4A	0xF7FFFE87  BL	_UART3_Write+0
;uartx.c, 66 :: 		UART3_Write(rx_array2[3]);
0x0C4E	0x4823    LDR	R0, [PC, #140]
0x0C50	0x7800    LDRB	R0, [R0, #0]
0x0C52	0xF7FFFE83  BL	_UART3_Write+0
;uartx.c, 67 :: 		UART3_Write(rx_array2[4]);
0x0C56	0x4822    LDR	R0, [PC, #136]
0x0C58	0x7800    LDRB	R0, [R0, #0]
0x0C5A	0xF7FFFE7F  BL	_UART3_Write+0
;uartx.c, 68 :: 		UART3_Write(rx_array2[5]);
0x0C5E	0x4821    LDR	R0, [PC, #132]
0x0C60	0x7800    LDRB	R0, [R0, #0]
0x0C62	0xF7FFFE7B  BL	_UART3_Write+0
;uartx.c, 69 :: 		UART3_Write(rx_array2[6]);
0x0C66	0x4820    LDR	R0, [PC, #128]
0x0C68	0x7800    LDRB	R0, [R0, #0]
0x0C6A	0xF7FFFE77  BL	_UART3_Write+0
;uartx.c, 70 :: 		UART3_Write(rx_array2[7]);
0x0C6E	0x481F    LDR	R0, [PC, #124]
0x0C70	0x7800    LDRB	R0, [R0, #0]
0x0C72	0xF7FFFE73  BL	_UART3_Write+0
;uartx.c, 71 :: 		UART3_Write(rx_array2[8]);
0x0C76	0x481E    LDR	R0, [PC, #120]
0x0C78	0x7800    LDRB	R0, [R0, #0]
0x0C7A	0xF7FFFE6F  BL	_UART3_Write+0
;uartx.c, 72 :: 		UART3_Write(0xFF);
0x0C7E	0x20FF    MOVS	R0, #255
0x0C80	0xF7FFFE6C  BL	_UART3_Write+0
;uartx.c, 73 :: 		UART3_Write(0xFF);
0x0C84	0x20FF    MOVS	R0, #255
0x0C86	0xF7FFFE69  BL	_UART3_Write+0
;uartx.c, 74 :: 		UART3_Write(0xFF);
0x0C8A	0x20FF    MOVS	R0, #255
0x0C8C	0xF7FFFE66  BL	_UART3_Write+0
;uartx.c, 75 :: 		j=0;
0x0C90	0x2100    MOVS	R1, #0
0x0C92	0xB209    SXTH	R1, R1
0x0C94	0x480D    LDR	R0, [PC, #52]
0x0C96	0x8001    STRH	R1, [R0, #0]
;uartx.c, 76 :: 		}
L_main7:
;uartx.c, 79 :: 		} //while
0x0C98	0xE78B    B	L_main2
;uartx.c, 80 :: 		}
L_end_main:
L__main_end_loop:
0x0C9A	0xE7FE    B	L__main_end_loop
0x0C9C	0x11600000  	__GPIO_MODULE_USART2_PA23+0
0x0CA0	0x10F40000  	__GPIO_MODULE_USART3_PD89+0
0x0CA4	0x00002000  	?lstr1_uartx+0
0x0CA8	0x81944208  	USART2_CR1bits+0
0x0CAC	0x00042000  	_i+0
0x0CB0	0x00182000  	_rx_array+0
0x0CB4	0x00192000  	_rx_array+1
0x0CB8	0x001A2000  	_rx_array+2
0x0CBC	0x001B2000  	_rx_array+3
0x0CC0	0x001C2000  	_rx_array+4
0x0CC4	0x001D2000  	_rx_array+5
0x0CC8	0x001E2000  	_rx_array+6
0x0CCC	0x00062000  	_j+0
0x0CD0	0x00222000  	_rx_array2+0
0x0CD4	0x00232000  	_rx_array2+1
0x0CD8	0x00242000  	_rx_array2+2
0x0CDC	0x00252000  	_rx_array2+3
0x0CE0	0x00262000  	_rx_array2+4
0x0CE4	0x00272000  	_rx_array2+5
0x0CE8	0x00282000  	_rx_array2+6
0x0CEC	0x00292000  	_rx_array2+7
0x0CF0	0x002A2000  	_rx_array2+8
; end of _main
_EnableInterrupts:
;__Lib_System_4XX.c, 122 :: 		
0x0A30	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 125 :: 		
0x0A32	0xF3EF8C10  MRS	R12, #16
0x0A36	0x4660    MOV	R0, R12
; result start address is: 0 (R0)
;__Lib_System_4XX.c, 126 :: 		
0x0A38	0xB662    CPSIE	i
;__Lib_System_4XX.c, 128 :: 		
; result end address is: 0 (R0)
;__Lib_System_4XX.c, 129 :: 		
L_end_EnableInterrupts:
0x0A3A	0xB001    ADD	SP, SP, #4
0x0A3C	0x4770    BX	LR
; end of _EnableInterrupts
_NVIC_IntEnable:
;__Lib_System_4XX.c, 171 :: 		
; ivt start address is: 0 (R0)
0x0A40	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_4XX.c, 183 :: 		
0x0A42	0x2804    CMP	R0, #4
0x0A44	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 188 :: 		
0x0A46	0x4919    LDR	R1, [PC, #100]
0x0A48	0x6809    LDR	R1, [R1, #0]
0x0A4A	0xF4413280  ORR	R2, R1, #65536
0x0A4E	0x4917    LDR	R1, [PC, #92]
0x0A50	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 189 :: 		
0x0A52	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System_4XX.c, 190 :: 		
; ivt start address is: 0 (R0)
0x0A54	0x2805    CMP	R0, #5
0x0A56	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 195 :: 		
0x0A58	0x4914    LDR	R1, [PC, #80]
0x0A5A	0x6809    LDR	R1, [R1, #0]
0x0A5C	0xF4413200  ORR	R2, R1, #131072
0x0A60	0x4912    LDR	R1, [PC, #72]
0x0A62	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 196 :: 		
0x0A64	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System_4XX.c, 197 :: 		
; ivt start address is: 0 (R0)
0x0A66	0x2806    CMP	R0, #6
0x0A68	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 202 :: 		
0x0A6A	0x4910    LDR	R1, [PC, #64]
0x0A6C	0x6809    LDR	R1, [R1, #0]
0x0A6E	0xF4412280  ORR	R2, R1, #262144
0x0A72	0x490E    LDR	R1, [PC, #56]
0x0A74	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 203 :: 		
0x0A76	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System_4XX.c, 204 :: 		
; ivt start address is: 0 (R0)
0x0A78	0x280F    CMP	R0, #15
0x0A7A	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 209 :: 		
0x0A7C	0x490C    LDR	R1, [PC, #48]
0x0A7E	0x6809    LDR	R1, [R1, #0]
0x0A80	0xF0410202  ORR	R2, R1, #2
0x0A84	0x490A    LDR	R1, [PC, #40]
0x0A86	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 210 :: 		
0x0A88	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_4XX.c, 211 :: 		
; ivt start address is: 0 (R0)
0x0A8A	0x2810    CMP	R0, #16
0x0A8C	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System_4XX.c, 216 :: 		
0x0A8E	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x0A92	0x0961    LSRS	R1, R4, #5
0x0A94	0x008A    LSLS	R2, R1, #2
0x0A96	0x4907    LDR	R1, [PC, #28]
0x0A98	0x188B    ADDS	R3, R1, R2
;__Lib_System_4XX.c, 217 :: 		
0x0A9A	0xF004021F  AND	R2, R4, #31
0x0A9E	0xF04F0101  MOV	R1, #1
0x0AA2	0x4091    LSLS	R1, R2
0x0AA4	0x6019    STR	R1, [R3, #0]
;__Lib_System_4XX.c, 218 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System_4XX.c, 219 :: 		
L_end_NVIC_IntEnable:
0x0AA6	0xB001    ADD	SP, SP, #4
0x0AA8	0x4770    BX	LR
0x0AAA	0xBF00    NOP
0x0AAC	0xED24E000  	SCB_SHCRS+0
0x0AB0	0xE010E000  	STK_CTRL+0
0x0AB4	0xE100E000  	NVIC_ISER0+0
; end of _NVIC_IntEnable
___CC2DW:
;__Lib_System_4XX.c, 43 :: 		
0x0AB8	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 45 :: 		
L_loopDW:
;__Lib_System_4XX.c, 46 :: 		
0x0ABA	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 47 :: 		
0x0ABE	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 48 :: 		
0x0AC2	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 49 :: 		
0x0AC6	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 51 :: 		
L_end___CC2DW:
0x0AC8	0xB001    ADD	SP, SP, #4
0x0ACA	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 85 :: 		
0x09F4	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 87 :: 		
0x09F6	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 88 :: 		
0x09FA	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 89 :: 		
0x09FE	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 90 :: 		
0x0A02	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 91 :: 		
0x0A04	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 92 :: 		
0x0A08	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 93 :: 		
0x0A0A	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 94 :: 		
0x0A0C	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 95 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 96 :: 		
0x0A0E	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 97 :: 		
0x0A12	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 98 :: 		
0x0A16	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 99 :: 		
0x0A18	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 100 :: 		
0x0A1C	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 101 :: 		
0x0A1E	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 102 :: 		
0x0A20	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 103 :: 		
0x0A24	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 104 :: 		
0x0A28	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 105 :: 		
L_norep:
;__Lib_System_4XX.c, 107 :: 		
L_end___FillZeros:
0x0A2A	0xB001    ADD	SP, SP, #4
0x0A2C	0x4770    BX	LR
; end of ___FillZeros
_UART2_Init_Advanced:
;__Lib_UART_123_45_6.c, 410 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x0B10	0xB081    SUB	SP, SP, #4
0x0B12	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x0B16	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45_6.c, 412 :: 		
0x0B18	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x0B1A	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x0B1C	0xB408    PUSH	(R3)
0x0B1E	0xB293    UXTH	R3, R2
0x0B20	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x0B22	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x0B24	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x0B26	0xF7FFFDC1  BL	__Lib_UART_123_45_6_UARTx_Init_Advanced+0
0x0B2A	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45_6.c, 413 :: 		
L_end_UART2_Init_Advanced:
0x0B2C	0xF8DDE000  LDR	LR, [SP, #0]
0x0B30	0xB001    ADD	SP, SP, #4
0x0B32	0x4770    BX	LR
0x0B34	0x44004000  	USART2_SR+0
; end of _UART2_Init_Advanced
__Lib_UART_123_45_6_UARTx_Init_Advanced:
;__Lib_UART_123_45_6.c, 319 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x06AC	0xB08B    SUB	SP, SP, #44
0x06AE	0xF8CDE000  STR	LR, [SP, #0]
0x06B2	0xB29A    UXTH	R2, R3
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; baud_rate start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
0x06B4	0xF8BD302C  LDRH	R3, [SP, #44]
; module start address is: 24 (R6)
0x06B8	0x9E0C    LDR	R6, [SP, #48]
;__Lib_UART_123_45_6.c, 323 :: 		
0x06BA	0xAC06    ADD	R4, SP, #24
0x06BC	0xF8AD3004  STRH	R3, [SP, #4]
0x06C0	0xF8AD2008  STRH	R2, [SP, #8]
0x06C4	0x9103    STR	R1, [SP, #12]
0x06C6	0x9004    STR	R0, [SP, #16]
0x06C8	0x4620    MOV	R0, R4
0x06CA	0xF7FFFF4D  BL	_RCC_GetClocksFrequency+0
0x06CE	0x9804    LDR	R0, [SP, #16]
0x06D0	0x9903    LDR	R1, [SP, #12]
0x06D2	0xF8BD2008  LDRH	R2, [SP, #8]
0x06D6	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 325 :: 		
0x06DA	0x4C71    LDR	R4, [PC, #452]
0x06DC	0x42A0    CMP	R0, R4
0x06DE	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced15
;__Lib_UART_123_45_6.c, 326 :: 		
0x06E0	0x2501    MOVS	R5, #1
0x06E2	0xB26D    SXTB	R5, R5
0x06E4	0x4C6F    LDR	R4, [PC, #444]
0x06E6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 327 :: 		
0x06E8	0x4D6F    LDR	R5, [PC, #444]
0x06EA	0x4C70    LDR	R4, [PC, #448]
0x06EC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 328 :: 		
0x06EE	0x4D70    LDR	R5, [PC, #448]
0x06F0	0x4C70    LDR	R4, [PC, #448]
0x06F2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 329 :: 		
0x06F4	0x4D70    LDR	R5, [PC, #448]
0x06F6	0x4C71    LDR	R4, [PC, #452]
0x06F8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 330 :: 		
0x06FA	0x4D71    LDR	R5, [PC, #452]
0x06FC	0x4C71    LDR	R4, [PC, #452]
0x06FE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 331 :: 		
0x0700	0x9C09    LDR	R4, [SP, #36]
0x0702	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 332 :: 		
0x0704	0xE06C    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced16
L___Lib_UART_123_45_6_UARTx_Init_Advanced15:
;__Lib_UART_123_45_6.c, 333 :: 		
0x0706	0x4C70    LDR	R4, [PC, #448]
0x0708	0x42A0    CMP	R0, R4
0x070A	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced17
;__Lib_UART_123_45_6.c, 334 :: 		
0x070C	0x2501    MOVS	R5, #1
0x070E	0xB26D    SXTB	R5, R5
0x0710	0x4C6E    LDR	R4, [PC, #440]
0x0712	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 335 :: 		
0x0714	0x4D6E    LDR	R5, [PC, #440]
0x0716	0x4C65    LDR	R4, [PC, #404]
0x0718	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 336 :: 		
0x071A	0x4D6E    LDR	R5, [PC, #440]
0x071C	0x4C65    LDR	R4, [PC, #404]
0x071E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 337 :: 		
0x0720	0x4D6D    LDR	R5, [PC, #436]
0x0722	0x4C66    LDR	R4, [PC, #408]
0x0724	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 338 :: 		
0x0726	0x4D6D    LDR	R5, [PC, #436]
0x0728	0x4C66    LDR	R4, [PC, #408]
0x072A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 339 :: 		
0x072C	0x9C08    LDR	R4, [SP, #32]
0x072E	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 340 :: 		
0x0730	0xE056    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced18
L___Lib_UART_123_45_6_UARTx_Init_Advanced17:
;__Lib_UART_123_45_6.c, 341 :: 		
0x0732	0x4C6B    LDR	R4, [PC, #428]
0x0734	0x42A0    CMP	R0, R4
0x0736	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced19
;__Lib_UART_123_45_6.c, 342 :: 		
0x0738	0x2501    MOVS	R5, #1
0x073A	0xB26D    SXTB	R5, R5
0x073C	0x4C69    LDR	R4, [PC, #420]
0x073E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 343 :: 		
0x0740	0x4D69    LDR	R5, [PC, #420]
0x0742	0x4C5A    LDR	R4, [PC, #360]
0x0744	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 344 :: 		
0x0746	0x4D69    LDR	R5, [PC, #420]
0x0748	0x4C5A    LDR	R4, [PC, #360]
0x074A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 345 :: 		
0x074C	0x4D68    LDR	R5, [PC, #416]
0x074E	0x4C5B    LDR	R4, [PC, #364]
0x0750	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 346 :: 		
0x0752	0x4D68    LDR	R5, [PC, #416]
0x0754	0x4C5B    LDR	R4, [PC, #364]
0x0756	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 347 :: 		
0x0758	0x9C08    LDR	R4, [SP, #32]
0x075A	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 348 :: 		
0x075C	0xE040    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced20
L___Lib_UART_123_45_6_UARTx_Init_Advanced19:
;__Lib_UART_123_45_6.c, 349 :: 		
0x075E	0x4C66    LDR	R4, [PC, #408]
0x0760	0x42A0    CMP	R0, R4
0x0762	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced21
;__Lib_UART_123_45_6.c, 350 :: 		
0x0764	0x2501    MOVS	R5, #1
0x0766	0xB26D    SXTB	R5, R5
0x0768	0x4C64    LDR	R4, [PC, #400]
0x076A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 351 :: 		
0x076C	0x4D64    LDR	R5, [PC, #400]
0x076E	0x4C4F    LDR	R4, [PC, #316]
0x0770	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 352 :: 		
0x0772	0x4D64    LDR	R5, [PC, #400]
0x0774	0x4C4F    LDR	R4, [PC, #316]
0x0776	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 353 :: 		
0x0778	0x4D63    LDR	R5, [PC, #396]
0x077A	0x4C50    LDR	R4, [PC, #320]
0x077C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 354 :: 		
0x077E	0x4D63    LDR	R5, [PC, #396]
0x0780	0x4C50    LDR	R4, [PC, #320]
0x0782	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 355 :: 		
0x0784	0x9C08    LDR	R4, [SP, #32]
0x0786	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 356 :: 		
0x0788	0xE02A    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced22
L___Lib_UART_123_45_6_UARTx_Init_Advanced21:
;__Lib_UART_123_45_6.c, 357 :: 		
0x078A	0x4C61    LDR	R4, [PC, #388]
0x078C	0x42A0    CMP	R0, R4
0x078E	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced23
;__Lib_UART_123_45_6.c, 358 :: 		
0x0790	0x2501    MOVS	R5, #1
0x0792	0xB26D    SXTB	R5, R5
0x0794	0x4C5F    LDR	R4, [PC, #380]
0x0796	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 359 :: 		
0x0798	0x4D5F    LDR	R5, [PC, #380]
0x079A	0x4C44    LDR	R4, [PC, #272]
0x079C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 360 :: 		
0x079E	0x4D5F    LDR	R5, [PC, #380]
0x07A0	0x4C44    LDR	R4, [PC, #272]
0x07A2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 361 :: 		
0x07A4	0x4D5E    LDR	R5, [PC, #376]
0x07A6	0x4C45    LDR	R4, [PC, #276]
0x07A8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 362 :: 		
0x07AA	0x4D5E    LDR	R5, [PC, #376]
0x07AC	0x4C45    LDR	R4, [PC, #276]
0x07AE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 363 :: 		
0x07B0	0x9C08    LDR	R4, [SP, #32]
0x07B2	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 364 :: 		
0x07B4	0xE014    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced24
L___Lib_UART_123_45_6_UARTx_Init_Advanced23:
;__Lib_UART_123_45_6.c, 365 :: 		
0x07B6	0x4C5C    LDR	R4, [PC, #368]
0x07B8	0x42A0    CMP	R0, R4
0x07BA	0xD111    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced25
;__Lib_UART_123_45_6.c, 366 :: 		
0x07BC	0x2501    MOVS	R5, #1
0x07BE	0xB26D    SXTB	R5, R5
0x07C0	0x4C5A    LDR	R4, [PC, #360]
0x07C2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 367 :: 		
0x07C4	0x4D5A    LDR	R5, [PC, #360]
0x07C6	0x4C39    LDR	R4, [PC, #228]
0x07C8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 368 :: 		
0x07CA	0x4D5A    LDR	R5, [PC, #360]
0x07CC	0x4C39    LDR	R4, [PC, #228]
0x07CE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 369 :: 		
0x07D0	0x4D59    LDR	R5, [PC, #356]
0x07D2	0x4C3A    LDR	R4, [PC, #232]
0x07D4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 370 :: 		
0x07D6	0x4D59    LDR	R5, [PC, #356]
0x07D8	0x4C3A    LDR	R4, [PC, #232]
0x07DA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 371 :: 		
0x07DC	0x9C09    LDR	R4, [SP, #36]
0x07DE	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 372 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced25:
L___Lib_UART_123_45_6_UARTx_Init_Advanced24:
L___Lib_UART_123_45_6_UARTx_Init_Advanced22:
L___Lib_UART_123_45_6_UARTx_Init_Advanced20:
L___Lib_UART_123_45_6_UARTx_Init_Advanced18:
L___Lib_UART_123_45_6_UARTx_Init_Advanced16:
;__Lib_UART_123_45_6.c, 374 :: 		
0x07E0	0xF8AD3004  STRH	R3, [SP, #4]
; module end address is: 24 (R6)
0x07E4	0xF8AD2008  STRH	R2, [SP, #8]
0x07E8	0x9103    STR	R1, [SP, #12]
0x07EA	0x9004    STR	R0, [SP, #16]
0x07EC	0x4630    MOV	R0, R6
0x07EE	0xF7FFFF0D  BL	_GPIO_Alternate_Function_Enable+0
0x07F2	0x9804    LDR	R0, [SP, #16]
0x07F4	0x9903    LDR	R1, [SP, #12]
0x07F6	0xF8BD2008  LDRH	R2, [SP, #8]
0x07FA	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 376 :: 		
0x07FE	0xF2000510  ADDW	R5, R0, #16
0x0802	0x2400    MOVS	R4, #0
0x0804	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 377 :: 		
0x0806	0xF2000510  ADDW	R5, R0, #16
0x080A	0x682C    LDR	R4, [R5, #0]
0x080C	0x431C    ORRS	R4, R3
; stop_bits end address is: 12 (R3)
0x080E	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 378 :: 		
0x0810	0xF200050C  ADDW	R5, R0, #12
0x0814	0x2400    MOVS	R4, #0
0x0816	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 380 :: 		
0x0818	0xB11A    CBZ	R2, L___Lib_UART_123_45_6_UARTx_Init_Advanced40
;__Lib_UART_123_45_6.c, 381 :: 		
0x081A	0xF4426280  ORR	R2, R2, #1024
0x081E	0xB292    UXTH	R2, R2
; parity end address is: 8 (R2)
;__Lib_UART_123_45_6.c, 382 :: 		
0x0820	0xE7FF    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced26
L___Lib_UART_123_45_6_UARTx_Init_Advanced40:
;__Lib_UART_123_45_6.c, 380 :: 		
;__Lib_UART_123_45_6.c, 382 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced26:
;__Lib_UART_123_45_6.c, 384 :: 		
; parity start address is: 8 (R2)
0x0822	0xF200050C  ADDW	R5, R0, #12
0x0826	0x682C    LDR	R4, [R5, #0]
0x0828	0x4314    ORRS	R4, R2
; parity end address is: 8 (R2)
0x082A	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 386 :: 		
0x082C	0xF200060C  ADDW	R6, R0, #12
0x0830	0x2501    MOVS	R5, #1
0x0832	0x6834    LDR	R4, [R6, #0]
0x0834	0xF365344D  BFI	R4, R5, #13, #1
0x0838	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 387 :: 		
0x083A	0xF200060C  ADDW	R6, R0, #12
0x083E	0x2501    MOVS	R5, #1
0x0840	0x6834    LDR	R4, [R6, #0]
0x0842	0xF36504C3  BFI	R4, R5, #3, #1
0x0846	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 388 :: 		
0x0848	0xF200060C  ADDW	R6, R0, #12
0x084C	0x2501    MOVS	R5, #1
0x084E	0x6834    LDR	R4, [R6, #0]
0x0850	0xF3650482  BFI	R4, R5, #2, #1
0x0854	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 389 :: 		
0x0856	0xF2000514  ADDW	R5, R0, #20
0x085A	0x2400    MOVS	R4, #0
0x085C	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 394 :: 		
0x085E	0x9D05    LDR	R5, [SP, #20]
0x0860	0x2419    MOVS	R4, #25
0x0862	0x4365    MULS	R5, R4, R5
0x0864	0x008C    LSLS	R4, R1, #2
; baud_rate end address is: 4 (R1)
0x0866	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45_6.c, 395 :: 		
0x086A	0x2464    MOVS	R4, #100
0x086C	0xFBB7F4F4  UDIV	R4, R7, R4
0x0870	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45_6.c, 397 :: 		
0x0872	0x0935    LSRS	R5, R6, #4
0x0874	0x2464    MOVS	R4, #100
0x0876	0x436C    MULS	R4, R5, R4
0x0878	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45_6.c, 398 :: 		
0x087A	0x0124    LSLS	R4, R4, #4
0x087C	0xF2040532  ADDW	R5, R4, #50
0x0880	0x2464    MOVS	R4, #100
0x0882	0xFBB5F4F4  UDIV	R4, R5, R4
0x0886	0xF004040F  AND	R4, R4, #15
0x088A	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45_6.c, 400 :: 		
0x088E	0xF2000508  ADDW	R5, R0, #8
; UART_Base end address is: 0 (R0)
0x0892	0xB2A4    UXTH	R4, R4
0x0894	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 401 :: 		
L_end_UARTx_Init_Advanced:
0x0896	0xF8DDE000  LDR	LR, [SP, #0]
0x089A	0xB00B    ADD	SP, SP, #44
0x089C	0x4770    BX	LR
0x089E	0xBF00    NOP
0x08A0	0x10004001  	USART1_SR+0
0x08A4	0x08904247  	RCC_APB2ENR+0
0x08A8	0xFFFFFFFF  	_UART1_Write+0
0x08AC	0x00342000  	_UART_Wr_Ptr+0
0x08B0	0xFFFFFFFF  	_UART1_Read+0
0x08B4	0x00382000  	_UART_Rd_Ptr+0
0x08B8	0xFFFFFFFF  	_UART1_Data_Ready+0
0x08BC	0x003C2000  	_UART_Rdy_Ptr+0
0x08C0	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x08C4	0x00402000  	_UART_Tx_Idle_Ptr+0
0x08C8	0x44004000  	USART2_SR+0
0x08CC	0x08444247  	RCC_APB1ENR+0
0x08D0	0x09410000  	_UART2_Write+0
0x08D4	0x09DD0000  	_UART2_Read+0
0x08D8	0x09790000  	_UART2_Data_Ready+0
0x08DC	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x08E0	0x48004000  	USART3_SR+0
0x08E4	0x08484247  	RCC_APB1ENR+0
0x08E8	0x095D0000  	_UART3_Write+0
0x08EC	0xFFFFFFFF  	_UART3_Read+0
0x08F0	0xFFFFFFFF  	_UART3_Data_Ready+0
0x08F4	0xFFFFFFFF  	_UART3_Tx_Idle+0
0x08F8	0x4C004000  	UART4_SR+0
0x08FC	0x084C4247  	RCC_APB1ENR+0
0x0900	0xFFFFFFFF  	_UART4_Write+0
0x0904	0xFFFFFFFF  	_UART4_Read+0
0x0908	0xFFFFFFFF  	_UART4_Data_Ready+0
0x090C	0xFFFFFFFF  	_UART4_Tx_Idle+0
0x0910	0x50004000  	UART5_SR+0
0x0914	0x08504247  	RCC_APB1ENR+0
0x0918	0xFFFFFFFF  	_UART5_Write+0
0x091C	0xFFFFFFFF  	_UART5_Read+0
0x0920	0xFFFFFFFF  	_UART5_Data_Ready+0
0x0924	0xFFFFFFFF  	_UART5_Tx_Idle+0
0x0928	0x14004001  	USART6_SR+0
0x092C	0x08944247  	RCC_APB2ENR+0
0x0930	0xFFFFFFFF  	_UART6_Write+0
0x0934	0xFFFFFFFF  	_UART6_Read+0
0x0938	0xFFFFFFFF  	_UART6_Data_Ready+0
0x093C	0xFFFFFFFF  	_UART6_Tx_Idle+0
; end of __Lib_UART_123_45_6_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_4XX.c, 389 :: 		
; RCC_Clocks start address is: 0 (R0)
0x0568	0xB082    SUB	SP, SP, #8
0x056A	0xF8CDE000  STR	LR, [SP, #0]
0x056E	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_4XX.c, 391 :: 		
;__Lib_System_4XX.c, 393 :: 		
0x0570	0x4619    MOV	R1, R3
0x0572	0x9101    STR	R1, [SP, #4]
0x0574	0xF7FFFF74  BL	_Get_Fosc_kHz+0
0x0578	0xF24031E8  MOVW	R1, #1000
0x057C	0xFB00F201  MUL	R2, R0, R1
0x0580	0x9901    LDR	R1, [SP, #4]
0x0582	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 396 :: 		
0x0584	0x4917    LDR	R1, [PC, #92]
0x0586	0x6809    LDR	R1, [R1, #0]
0x0588	0xF00101F0  AND	R1, R1, #240
;__Lib_System_4XX.c, 397 :: 		
0x058C	0x090A    LSRS	R2, R1, #4
;__Lib_System_4XX.c, 398 :: 		
0x058E	0x4916    LDR	R1, [PC, #88]
0x0590	0x1889    ADDS	R1, R1, R2
0x0592	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0594	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 400 :: 		
0x0596	0x1D1A    ADDS	R2, R3, #4
0x0598	0x6819    LDR	R1, [R3, #0]
0x059A	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x059C	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 403 :: 		
0x059E	0x4911    LDR	R1, [PC, #68]
0x05A0	0x6809    LDR	R1, [R1, #0]
0x05A2	0xF40151E0  AND	R1, R1, #7168
;__Lib_System_4XX.c, 404 :: 		
0x05A6	0x0A8A    LSRS	R2, R1, #10
;__Lib_System_4XX.c, 405 :: 		
0x05A8	0x490F    LDR	R1, [PC, #60]
0x05AA	0x1889    ADDS	R1, R1, R2
0x05AC	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x05AE	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 407 :: 		
0x05B0	0xF2030208  ADDW	R2, R3, #8
0x05B4	0x1D19    ADDS	R1, R3, #4
0x05B6	0x6809    LDR	R1, [R1, #0]
0x05B8	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x05BA	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 410 :: 		
0x05BC	0x4909    LDR	R1, [PC, #36]
0x05BE	0x6809    LDR	R1, [R1, #0]
0x05C0	0xF4014160  AND	R1, R1, #57344
;__Lib_System_4XX.c, 411 :: 		
0x05C4	0x0B4A    LSRS	R2, R1, #13
;__Lib_System_4XX.c, 412 :: 		
0x05C6	0x4908    LDR	R1, [PC, #32]
0x05C8	0x1889    ADDS	R1, R1, R2
0x05CA	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x05CC	0xB2C8    UXTB	R0, R1
;__Lib_System_4XX.c, 414 :: 		
0x05CE	0xF203020C  ADDW	R2, R3, #12
0x05D2	0x1D19    ADDS	R1, R3, #4
; RCC_Clocks end address is: 12 (R3)
0x05D4	0x6809    LDR	R1, [R1, #0]
0x05D6	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x05D8	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 415 :: 		
L_end_RCC_GetClocksFrequency:
0x05DA	0xF8DDE000  LDR	LR, [SP, #0]
0x05DE	0xB002    ADD	SP, SP, #8
0x05E0	0x4770    BX	LR
0x05E2	0xBF00    NOP
0x05E4	0x38084002  	RCC_CFGR+0
0x05E8	0x00082000  	__Lib_System_4XX_APBAHBPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0460	0x4801    LDR	R0, [PC, #4]
0x0462	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x0464	0x4770    BX	LR
0x0466	0xBF00    NOP
0x0468	0x002C2000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F4xx.c, 223 :: 		
; module start address is: 0 (R0)
0x060C	0xB083    SUB	SP, SP, #12
0x060E	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 226 :: 		
; i start address is: 16 (R4)
0x0612	0x2400    MOVS	R4, #0
; module end address is: 0 (R0)
; i end address is: 16 (R4)
;__Lib_GPIO_32F4xx.c, 227 :: 		
L_GPIO_Alternate_Function_Enable66:
; i start address is: 16 (R4)
; module start address is: 0 (R0)
0x0614	0x00A1    LSLS	R1, R4, #2
0x0616	0x1841    ADDS	R1, R0, R1
0x0618	0x6809    LDR	R1, [R1, #0]
0x061A	0xF1B13FFF  CMP	R1, #-1
0x061E	0xD014    BEQ	L_GPIO_Alternate_Function_Enable67
;__Lib_GPIO_32F4xx.c, 228 :: 		
0x0620	0xF2000134  ADDW	R1, R0, #52
0x0624	0x00A3    LSLS	R3, R4, #2
0x0626	0x18C9    ADDS	R1, R1, R3
0x0628	0x6809    LDR	R1, [R1, #0]
0x062A	0x460A    MOV	R2, R1
0x062C	0x18C1    ADDS	R1, R0, R3
0x062E	0x6809    LDR	R1, [R1, #0]
0x0630	0x9001    STR	R0, [SP, #4]
0x0632	0xF8AD4008  STRH	R4, [SP, #8]
0x0636	0x4608    MOV	R0, R1
0x0638	0x4611    MOV	R1, R2
0x063A	0xF7FFFF17  BL	__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function+0
0x063E	0xF8BD4008  LDRH	R4, [SP, #8]
0x0642	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 229 :: 		
0x0644	0x1C64    ADDS	R4, R4, #1
0x0646	0xB2A4    UXTH	R4, R4
;__Lib_GPIO_32F4xx.c, 230 :: 		
; module end address is: 0 (R0)
; i end address is: 16 (R4)
0x0648	0xE7E4    B	L_GPIO_Alternate_Function_Enable66
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F4xx.c, 231 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x064A	0xF8DDE000  LDR	LR, [SP, #0]
0x064E	0xB003    ADD	SP, SP, #12
0x0650	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO_32F4xx.c, 190 :: 		
; configs start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x046C	0xB083    SUB	SP, SP, #12
0x046E	0xF8CDE000  STR	LR, [SP, #0]
0x0472	0x4604    MOV	R4, R0
; configs end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 16 (R4)
; configs start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 195 :: 		
0x0474	0xF00403FF  AND	R3, R4, #255
0x0478	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x047A	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 196 :: 		
0x047C	0xF003020F  AND	R2, R3, #15
; pin start address is: 48 (R12)
0x0480	0x4694    MOV	R12, R2
;__Lib_GPIO_32F4xx.c, 197 :: 		
0x0482	0x0A22    LSRS	R2, R4, #8
; af_pin end address is: 16 (R4)
0x0484	0xF002020F  AND	R2, R2, #15
; af start address is: 44 (R11)
0x0488	0x4693    MOV	R11, R2
;__Lib_GPIO_32F4xx.c, 199 :: 		
0x048A	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54
; port end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 200 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56:
0x048C	0x4A2D    LDR	R2, [PC, #180]
0x048E	0x9202    STR	R2, [SP, #8]
0x0490	0xE029    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 201 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57:
0x0492	0x4A2D    LDR	R2, [PC, #180]
0x0494	0x9202    STR	R2, [SP, #8]
0x0496	0xE026    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 202 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58:
0x0498	0x4A2C    LDR	R2, [PC, #176]
0x049A	0x9202    STR	R2, [SP, #8]
0x049C	0xE023    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 203 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59:
0x049E	0x4A2C    LDR	R2, [PC, #176]
0x04A0	0x9202    STR	R2, [SP, #8]
0x04A2	0xE020    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 204 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60:
0x04A4	0x4A2B    LDR	R2, [PC, #172]
0x04A6	0x9202    STR	R2, [SP, #8]
0x04A8	0xE01D    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 205 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61:
0x04AA	0x4A2B    LDR	R2, [PC, #172]
0x04AC	0x9202    STR	R2, [SP, #8]
0x04AE	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 206 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62:
0x04B0	0x4A2A    LDR	R2, [PC, #168]
0x04B2	0x9202    STR	R2, [SP, #8]
0x04B4	0xE017    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 207 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63:
0x04B6	0x4A2A    LDR	R2, [PC, #168]
0x04B8	0x9202    STR	R2, [SP, #8]
0x04BA	0xE014    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 208 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64:
0x04BC	0x4A29    LDR	R2, [PC, #164]
0x04BE	0x9202    STR	R2, [SP, #8]
0x04C0	0xE011    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 209 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54:
; port start address is: 0 (R0)
0x04C2	0x2800    CMP	R0, #0
0x04C4	0xD0E2    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56
0x04C6	0x2801    CMP	R0, #1
0x04C8	0xD0E3    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57
0x04CA	0x2802    CMP	R0, #2
0x04CC	0xD0E4    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58
0x04CE	0x2803    CMP	R0, #3
0x04D0	0xD0E5    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59
0x04D2	0x2804    CMP	R0, #4
0x04D4	0xD0E6    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60
0x04D6	0x2805    CMP	R0, #5
0x04D8	0xD0E7    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61
0x04DA	0x2806    CMP	R0, #6
0x04DC	0xD0E8    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62
0x04DE	0x2807    CMP	R0, #7
0x04E0	0xD0E9    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63
0x04E2	0x2808    CMP	R0, #8
0x04E4	0xD0EA    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64
; port end address is: 0 (R0)
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55:
;__Lib_GPIO_32F4xx.c, 211 :: 		
0x04E6	0x2201    MOVS	R2, #1
0x04E8	0xB212    SXTH	R2, R2
0x04EA	0xFA02F20C  LSL	R2, R2, R12
0x04EE	0xF8AD2004  STRH	R2, [SP, #4]
; configs end address is: 4 (R1)
0x04F2	0x9802    LDR	R0, [SP, #8]
0x04F4	0x460A    MOV	R2, R1
0x04F6	0xF8BD1004  LDRH	R1, [SP, #4]
0x04FA	0xF7FFFE99  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 213 :: 		
0x04FE	0x9A02    LDR	R2, [SP, #8]
0x0500	0xF2020120  ADDW	R1, R2, #32
; tmp_ptr start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x0504	0xF1BC0F07  CMP	R12, #7
0x0508	0xD908    BLS	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90
;__Lib_GPIO_32F4xx.c, 215 :: 		
0x050A	0x1D0A    ADDS	R2, R1, #4
; tmp_ptr end address is: 4 (R1)
; tmp_ptr start address is: 0 (R0)
0x050C	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 216 :: 		
0x050E	0xF1AC0208  SUB	R2, R12, #8
; pin end address is: 48 (R12)
; pin start address is: 4 (R1)
0x0512	0x4611    MOV	R1, R2
; tmp_ptr end address is: 0 (R0)
; pin end address is: 4 (R1)
0x0514	0x9101    STR	R1, [SP, #4]
0x0516	0x4601    MOV	R1, R0
0x0518	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 217 :: 		
0x051A	0xE000    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90:
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x051C	0x4660    MOV	R0, R12
;__Lib_GPIO_32F4xx.c, 217 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65:
;__Lib_GPIO_32F4xx.c, 218 :: 		
; pin start address is: 0 (R0)
; tmp_ptr start address is: 4 (R1)
0x051E	0x0083    LSLS	R3, R0, #2
0x0520	0xF04F020F  MOV	R2, #15
0x0524	0x409A    LSLS	R2, R3
0x0526	0x43D3    MVN	R3, R2
0x0528	0x680A    LDR	R2, [R1, #0]
0x052A	0x401A    ANDS	R2, R3
0x052C	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 219 :: 		
0x052E	0x0082    LSLS	R2, R0, #2
; pin end address is: 0 (R0)
0x0530	0xFA0BF302  LSL	R3, R11, R2
; af end address is: 44 (R11)
0x0534	0x680A    LDR	R2, [R1, #0]
0x0536	0x431A    ORRS	R2, R3
0x0538	0x600A    STR	R2, [R1, #0]
; tmp_ptr end address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 220 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0x053A	0xF8DDE000  LDR	LR, [SP, #0]
0x053E	0xB003    ADD	SP, SP, #12
0x0540	0x4770    BX	LR
0x0542	0xBF00    NOP
0x0544	0x00004002  	#1073872896
0x0548	0x04004002  	#1073873920
0x054C	0x08004002  	#1073874944
0x0550	0x0C004002  	#1073875968
0x0554	0x10004002  	#1073876992
0x0558	0x14004002  	#1073878016
0x055C	0x18004002  	#1073879040
0x0560	0x1C004002  	#1073880064
0x0564	0x20004002  	#1073881088
; end of __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
_GPIO_Config:
;__Lib_GPIO_32F4xx.c, 74 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0230	0xB084    SUB	SP, SP, #16
0x0232	0xF8CDE000  STR	LR, [SP, #0]
0x0236	0xB28D    UXTH	R5, R1
0x0238	0x4616    MOV	R6, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 20 (R5)
; config start address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 75 :: 		
;__Lib_GPIO_32F4xx.c, 76 :: 		
;__Lib_GPIO_32F4xx.c, 80 :: 		
0x023A	0x4B86    LDR	R3, [PC, #536]
0x023C	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 28 (R7)
0x0240	0x461F    MOV	R7, R3
;__Lib_GPIO_32F4xx.c, 82 :: 		
0x0242	0x4618    MOV	R0, R3
0x0244	0xF7FFFFA0  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F4xx.c, 85 :: 		
0x0248	0xF1B50FFF  CMP	R5, #255
0x024C	0xD120    BNE	L_GPIO_Config22
;__Lib_GPIO_32F4xx.c, 86 :: 		
0x024E	0x683C    LDR	R4, [R7, #0]
;__Lib_GPIO_32F4xx.c, 87 :: 		
0x0250	0x4B81    LDR	R3, [PC, #516]
0x0252	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp start address is: 0 (R0)
0x0256	0x4618    MOV	R0, R3
;__Lib_GPIO_32F4xx.c, 88 :: 		
0x0258	0x4B80    LDR	R3, [PC, #512]
0x025A	0x429E    CMP	R6, R3
0x025C	0xD114    BNE	L_GPIO_Config23
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 89 :: 		
0x025E	0xF2455355  MOVW	R3, #21845
0x0262	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 90 :: 		
0x0266	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 91 :: 		
0x0268	0x1D3D    ADDS	R5, R7, #4
0x026A	0x682C    LDR	R4, [R5, #0]
0x026C	0xF06F03FF  MVN	R3, #255
0x0270	0xEA040303  AND	R3, R4, R3, LSL #0
0x0274	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 92 :: 		
0x0276	0xF2070508  ADDW	R5, R7, #8
; port end address is: 28 (R7)
0x027A	0x682C    LDR	R4, [R5, #0]
0x027C	0xF64F73FF  MOVW	R3, #65535
0x0280	0xEA440303  ORR	R3, R4, R3, LSL #0
0x0284	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 93 :: 		
0x0286	0xE0E1    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 94 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F4xx.c, 95 :: 		
; port start address is: 28 (R7)
; tmp start address is: 0 (R0)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x0288	0x2E42    CMP	R6, #66
0x028A	0xD101    BNE	L_GPIO_Config24
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 96 :: 		
0x028C	0x6038    STR	R0, [R7, #0]
; tmp end address is: 0 (R0)
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 97 :: 		
0x028E	0xE0DD    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 98 :: 		
L_GPIO_Config24:
;__Lib_GPIO_32F4xx.c, 99 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config22:
;__Lib_GPIO_32F4xx.c, 101 :: 		
0x0290	0xF64F73FF  MOVW	R3, #65535
0x0294	0x429D    CMP	R5, R3
0x0296	0xD113    BNE	L_GPIO_Config25
;__Lib_GPIO_32F4xx.c, 102 :: 		
0x0298	0x4B70    LDR	R3, [PC, #448]
0x029A	0x429E    CMP	R6, R3
0x029C	0xD10B    BNE	L_GPIO_Config26
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 103 :: 		
0x029E	0xF04F3355  MOV	R3, #1431655765
0x02A2	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 104 :: 		
0x02A4	0x1D3C    ADDS	R4, R7, #4
0x02A6	0x2300    MOVS	R3, #0
0x02A8	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 105 :: 		
0x02AA	0xF2070408  ADDW	R4, R7, #8
; port end address is: 28 (R7)
0x02AE	0xF04F33FF  MOV	R3, #-1
0x02B2	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 106 :: 		
0x02B4	0xE0CA    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 107 :: 		
L_GPIO_Config26:
;__Lib_GPIO_32F4xx.c, 108 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x02B6	0x2E42    CMP	R6, #66
0x02B8	0xD102    BNE	L_GPIO_Config27
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 109 :: 		
0x02BA	0x2300    MOVS	R3, #0
0x02BC	0x603B    STR	R3, [R7, #0]
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 110 :: 		
0x02BE	0xE0C5    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 111 :: 		
L_GPIO_Config27:
;__Lib_GPIO_32F4xx.c, 112 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config25:
;__Lib_GPIO_32F4xx.c, 114 :: 		
0x02C0	0xF0060301  AND	R3, R6, #1
0x02C4	0xB10B    CBZ	R3, L_GPIO_Config28
;__Lib_GPIO_32F4xx.c, 115 :: 		
; mode start address is: 0 (R0)
0x02C6	0x2003    MOVS	R0, #3
; mode end address is: 0 (R0)
0x02C8	0xE00A    B	L_GPIO_Config29
L_GPIO_Config28:
;__Lib_GPIO_32F4xx.c, 116 :: 		
0x02CA	0xF0060308  AND	R3, R6, #8
0x02CE	0xB10B    CBZ	R3, L_GPIO_Config30
;__Lib_GPIO_32F4xx.c, 117 :: 		
; mode start address is: 0 (R0)
0x02D0	0x2002    MOVS	R0, #2
; mode end address is: 0 (R0)
0x02D2	0xE005    B	L_GPIO_Config31
L_GPIO_Config30:
;__Lib_GPIO_32F4xx.c, 118 :: 		
0x02D4	0xF0060304  AND	R3, R6, #4
0x02D8	0xB10B    CBZ	R3, L_GPIO_Config32
;__Lib_GPIO_32F4xx.c, 119 :: 		
; mode start address is: 0 (R0)
0x02DA	0x2001    MOVS	R0, #1
; mode end address is: 0 (R0)
0x02DC	0xE000    B	L_GPIO_Config33
L_GPIO_Config32:
;__Lib_GPIO_32F4xx.c, 121 :: 		
; mode start address is: 0 (R0)
0x02DE	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
L_GPIO_Config33:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config31:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config29:
;__Lib_GPIO_32F4xx.c, 123 :: 		
; mode start address is: 0 (R0)
0x02E0	0xF4062301  AND	R3, R6, #528384
0x02E4	0xB10B    CBZ	R3, L_GPIO_Config34
;__Lib_GPIO_32F4xx.c, 124 :: 		
; speed start address is: 4 (R1)
0x02E6	0x2103    MOVS	R1, #3
; speed end address is: 4 (R1)
0x02E8	0xE00A    B	L_GPIO_Config35
L_GPIO_Config34:
;__Lib_GPIO_32F4xx.c, 125 :: 		
0x02EA	0xF4066300  AND	R3, R6, #2048
0x02EE	0xB10B    CBZ	R3, L_GPIO_Config36
;__Lib_GPIO_32F4xx.c, 126 :: 		
; speed start address is: 4 (R1)
0x02F0	0x2102    MOVS	R1, #2
; speed end address is: 4 (R1)
0x02F2	0xE005    B	L_GPIO_Config37
L_GPIO_Config36:
;__Lib_GPIO_32F4xx.c, 127 :: 		
0x02F4	0xF4066380  AND	R3, R6, #1024
0x02F8	0xB10B    CBZ	R3, L_GPIO_Config38
;__Lib_GPIO_32F4xx.c, 128 :: 		
; speed start address is: 4 (R1)
0x02FA	0x2101    MOVS	R1, #1
; speed end address is: 4 (R1)
0x02FC	0xE000    B	L_GPIO_Config39
L_GPIO_Config38:
;__Lib_GPIO_32F4xx.c, 130 :: 		
; speed start address is: 4 (R1)
0x02FE	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
L_GPIO_Config39:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config37:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config35:
;__Lib_GPIO_32F4xx.c, 132 :: 		
; speed start address is: 4 (R1)
0x0300	0xF0060320  AND	R3, R6, #32
0x0304	0xB10B    CBZ	R3, L_GPIO_Config40
;__Lib_GPIO_32F4xx.c, 133 :: 		
; otype start address is: 8 (R2)
0x0306	0x2201    MOVS	R2, #1
; otype end address is: 8 (R2)
0x0308	0xE000    B	L_GPIO_Config41
L_GPIO_Config40:
;__Lib_GPIO_32F4xx.c, 135 :: 		
; otype start address is: 8 (R2)
0x030A	0x2200    MOVS	R2, #0
; otype end address is: 8 (R2)
L_GPIO_Config41:
;__Lib_GPIO_32F4xx.c, 137 :: 		
; otype start address is: 8 (R2)
0x030C	0xF4067380  AND	R3, R6, #256
0x0310	0xB10B    CBZ	R3, L_GPIO_Config42
;__Lib_GPIO_32F4xx.c, 138 :: 		
; pull start address is: 12 (R3)
0x0312	0x2302    MOVS	R3, #2
; pull end address is: 12 (R3)
0x0314	0xE005    B	L_GPIO_Config43
L_GPIO_Config42:
;__Lib_GPIO_32F4xx.c, 139 :: 		
0x0316	0xF0060380  AND	R3, R6, #128
0x031A	0xB10B    CBZ	R3, L_GPIO_Config44
;__Lib_GPIO_32F4xx.c, 140 :: 		
; pull start address is: 12 (R3)
0x031C	0x2301    MOVS	R3, #1
; pull end address is: 12 (R3)
0x031E	0xE000    B	L_GPIO_Config45
L_GPIO_Config44:
;__Lib_GPIO_32F4xx.c, 142 :: 		
; pull start address is: 12 (R3)
0x0320	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config45:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config43:
;__Lib_GPIO_32F4xx.c, 146 :: 		
; pull start address is: 12 (R3)
; pinpos start address is: 40 (R10)
0x0322	0xF2400A00  MOVW	R10, #0
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
; mode end address is: 0 (R0)
; speed end address is: 4 (R1)
; otype end address is: 8 (R2)
; pull end address is: 12 (R3)
; pinpos end address is: 40 (R10)
0x0326	0x9201    STR	R2, [SP, #4]
0x0328	0xFA1FF985  UXTH	R9, R5
0x032C	0x46B0    MOV	R8, R6
0x032E	0x4606    MOV	R6, R0
0x0330	0x4618    MOV	R0, R3
0x0332	0x460A    MOV	R2, R1
0x0334	0x9901    LDR	R1, [SP, #4]
L_GPIO_Config46:
; pinpos start address is: 40 (R10)
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; port start address is: 28 (R7)
; port end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pin_mask start address is: 36 (R9)
; pin_mask end address is: 36 (R9)
0x0336	0xF1BA0F10  CMP	R10, #16
0x033A	0xF0808087  BCS	L_GPIO_Config47
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
;__Lib_GPIO_32F4xx.c, 148 :: 		
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; port start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x033E	0xF04F0301  MOV	R3, #1
0x0342	0xFA03F40A  LSL	R4, R3, R10
;__Lib_GPIO_32F4xx.c, 150 :: 		
0x0346	0xEA090304  AND	R3, R9, R4, LSL #0
;__Lib_GPIO_32F4xx.c, 152 :: 		
0x034A	0x42A3    CMP	R3, R4
0x034C	0xF040807B  BNE	L_GPIO_Config49
;__Lib_GPIO_32F4xx.c, 154 :: 		
0x0350	0xEA4F044A  LSL	R4, R10, #1
0x0354	0xF04F0303  MOV	R3, #3
0x0358	0x40A3    LSLS	R3, R4
0x035A	0x43DC    MVN	R4, R3
0x035C	0x683B    LDR	R3, [R7, #0]
0x035E	0x4023    ANDS	R3, R4
0x0360	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 155 :: 		
0x0362	0xEA4F034A  LSL	R3, R10, #1
0x0366	0xFA06F403  LSL	R4, R6, R3
0x036A	0x683B    LDR	R3, [R7, #0]
0x036C	0x4323    ORRS	R3, R4
0x036E	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 157 :: 		
0x0370	0xF008030C  AND	R3, R8, #12
0x0374	0xB33B    CBZ	R3, L_GPIO_Config50
;__Lib_GPIO_32F4xx.c, 160 :: 		
0x0376	0xF2070508  ADDW	R5, R7, #8
0x037A	0xEA4F044A  LSL	R4, R10, #1
0x037E	0xF04F0303  MOV	R3, #3
0x0382	0x40A3    LSLS	R3, R4
0x0384	0x43DC    MVN	R4, R3
0x0386	0x682B    LDR	R3, [R5, #0]
0x0388	0x4023    ANDS	R3, R4
0x038A	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 161 :: 		
0x038C	0xF2070508  ADDW	R5, R7, #8
0x0390	0xEA4F034A  LSL	R3, R10, #1
0x0394	0xFA02F403  LSL	R4, R2, R3
0x0398	0x682B    LDR	R3, [R5, #0]
0x039A	0x4323    ORRS	R3, R4
0x039C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 164 :: 		
0x039E	0x1D3D    ADDS	R5, R7, #4
0x03A0	0xFA1FF48A  UXTH	R4, R10
0x03A4	0xF04F0301  MOV	R3, #1
0x03A8	0x40A3    LSLS	R3, R4
0x03AA	0x43DC    MVN	R4, R3
0x03AC	0x682B    LDR	R3, [R5, #0]
0x03AE	0x4023    ANDS	R3, R4
0x03B0	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 165 :: 		
0x03B2	0x1D3D    ADDS	R5, R7, #4
0x03B4	0xFA1FF48A  UXTH	R4, R10
0x03B8	0xB28B    UXTH	R3, R1
0x03BA	0xFA03F404  LSL	R4, R3, R4
0x03BE	0xB2A4    UXTH	R4, R4
0x03C0	0x682B    LDR	R3, [R5, #0]
0x03C2	0x4323    ORRS	R3, R4
0x03C4	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 166 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F4xx.c, 169 :: 		
0x03C6	0xF207050C  ADDW	R5, R7, #12
0x03CA	0xFA1FF38A  UXTH	R3, R10
0x03CE	0x005C    LSLS	R4, R3, #1
0x03D0	0xB2A4    UXTH	R4, R4
0x03D2	0xF04F0303  MOV	R3, #3
0x03D6	0x40A3    LSLS	R3, R4
0x03D8	0x43DC    MVN	R4, R3
0x03DA	0x682B    LDR	R3, [R5, #0]
0x03DC	0x4023    ANDS	R3, R4
0x03DE	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 170 :: 		
0x03E0	0xF207050C  ADDW	R5, R7, #12
0x03E4	0xEA4F034A  LSL	R3, R10, #1
0x03E8	0xFA00F403  LSL	R4, R0, R3
0x03EC	0x682B    LDR	R3, [R5, #0]
0x03EE	0x4323    ORRS	R3, R4
0x03F0	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 172 :: 		
0x03F2	0xF0080308  AND	R3, R8, #8
0x03F6	0xB333    CBZ	R3, L_GPIO_Config51
;__Lib_GPIO_32F4xx.c, 173 :: 		
0x03F8	0xF4080370  AND	R3, R8, #15728640
0x03FC	0x0D1B    LSRS	R3, R3, #20
0x03FE	0xF88D300C  STRB	R3, [SP, #12]
;__Lib_GPIO_32F4xx.c, 174 :: 		
0x0402	0xF1BA0F07  CMP	R10, #7
0x0406	0xD905    BLS	L_GPIO_Config52
;__Lib_GPIO_32F4xx.c, 175 :: 		
0x0408	0xF2070324  ADDW	R3, R7, #36
0x040C	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 176 :: 		
0x040E	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 177 :: 		
; pos end address is: 20 (R5)
0x0412	0xE003    B	L_GPIO_Config53
L_GPIO_Config52:
;__Lib_GPIO_32F4xx.c, 178 :: 		
0x0414	0xF2070320  ADDW	R3, R7, #32
0x0418	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 179 :: 		
; pos start address is: 20 (R5)
0x041A	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 180 :: 		
L_GPIO_Config53:
;__Lib_GPIO_32F4xx.c, 181 :: 		
; pos start address is: 20 (R5)
0x041C	0x00AC    LSLS	R4, R5, #2
0x041E	0xF04F030F  MOV	R3, #15
0x0422	0x40A3    LSLS	R3, R4
0x0424	0x43DC    MVN	R4, R3
0x0426	0x9B02    LDR	R3, [SP, #8]
0x0428	0x681B    LDR	R3, [R3, #0]
0x042A	0xEA030404  AND	R4, R3, R4, LSL #0
0x042E	0x9B02    LDR	R3, [SP, #8]
0x0430	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 182 :: 		
0x0432	0xF89D400C  LDRB	R4, [SP, #12]
0x0436	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x0438	0x409C    LSLS	R4, R3
0x043A	0x9B02    LDR	R3, [SP, #8]
0x043C	0x681B    LDR	R3, [R3, #0]
0x043E	0xEA430404  ORR	R4, R3, R4, LSL #0
0x0442	0x9B02    LDR	R3, [SP, #8]
0x0444	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 183 :: 		
L_GPIO_Config51:
;__Lib_GPIO_32F4xx.c, 185 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F4xx.c, 146 :: 		
0x0446	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F4xx.c, 186 :: 		
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
; pinpos end address is: 40 (R10)
0x044A	0xE774    B	L_GPIO_Config46
L_GPIO_Config47:
;__Lib_GPIO_32F4xx.c, 187 :: 		
L_end_GPIO_Config:
0x044C	0xF8DDE000  LDR	LR, [SP, #0]
0x0450	0xB004    ADD	SP, SP, #16
0x0452	0x4770    BX	LR
0x0454	0xFC00FFFF  	#-1024
0x0458	0x0000FFFF  	#-65536
0x045C	0x00140008  	#524308
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F4xx.c, 26 :: 		
; gpio_port start address is: 0 (R0)
0x0188	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 28 :: 		
0x018A	0x491E    LDR	R1, [PC, #120]
0x018C	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0190	0x4608    MOV	R0, R1
;__Lib_GPIO_32F4xx.c, 29 :: 		
; pos start address is: 8 (R2)
0x0192	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F4xx.c, 30 :: 		
0x0194	0xE012    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F4xx.c, 31 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x0196	0x2001    MOVS	R0, #1
; pos end address is: 0 (R0)
0x0198	0xE02C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 32 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x019A	0x2002    MOVS	R0, #2
; pos end address is: 0 (R0)
0x019C	0xE02A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 33 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x019E	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x01A0	0xE028    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 34 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x01A2	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x01A4	0xE026    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 35 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x01A6	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x01A8	0xE024    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 36 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x01AA	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x01AC	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 37 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x01AE	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x01B0	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 38 :: 		
L_GPIO_Clk_Enable9:
; pos start address is: 0 (R0)
0x01B2	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x01B4	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 39 :: 		
L_GPIO_Clk_Enable10:
; pos start address is: 0 (R0)
0x01B6	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x01BA	0xE01B    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 40 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x01BC	0x4912    LDR	R1, [PC, #72]
0x01BE	0x4288    CMP	R0, R1
0x01C0	0xD0E9    BEQ	L_GPIO_Clk_Enable2
0x01C2	0x4912    LDR	R1, [PC, #72]
0x01C4	0x4288    CMP	R0, R1
0x01C6	0xD0E8    BEQ	L_GPIO_Clk_Enable3
0x01C8	0x4911    LDR	R1, [PC, #68]
0x01CA	0x4288    CMP	R0, R1
0x01CC	0xD0E7    BEQ	L_GPIO_Clk_Enable4
0x01CE	0x4911    LDR	R1, [PC, #68]
0x01D0	0x4288    CMP	R0, R1
0x01D2	0xD0E6    BEQ	L_GPIO_Clk_Enable5
0x01D4	0x4910    LDR	R1, [PC, #64]
0x01D6	0x4288    CMP	R0, R1
0x01D8	0xD0E5    BEQ	L_GPIO_Clk_Enable6
0x01DA	0x4910    LDR	R1, [PC, #64]
0x01DC	0x4288    CMP	R0, R1
0x01DE	0xD0E4    BEQ	L_GPIO_Clk_Enable7
0x01E0	0x490F    LDR	R1, [PC, #60]
0x01E2	0x4288    CMP	R0, R1
0x01E4	0xD0E3    BEQ	L_GPIO_Clk_Enable8
0x01E6	0x490F    LDR	R1, [PC, #60]
0x01E8	0x4288    CMP	R0, R1
0x01EA	0xD0E2    BEQ	L_GPIO_Clk_Enable9
0x01EC	0x490E    LDR	R1, [PC, #56]
0x01EE	0x4288    CMP	R0, R1
0x01F0	0xD0E1    BEQ	L_GPIO_Clk_Enable10
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x01F2	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F4xx.c, 42 :: 		
; pos start address is: 0 (R0)
0x01F4	0x490D    LDR	R1, [PC, #52]
0x01F6	0x6809    LDR	R1, [R1, #0]
0x01F8	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x01FC	0x490B    LDR	R1, [PC, #44]
0x01FE	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 43 :: 		
L_end_GPIO_Clk_Enable:
0x0200	0xB001    ADD	SP, SP, #4
0x0202	0x4770    BX	LR
0x0204	0xFC00FFFF  	#-1024
0x0208	0x00004002  	#1073872896
0x020C	0x04004002  	#1073873920
0x0210	0x08004002  	#1073874944
0x0214	0x0C004002  	#1073875968
0x0218	0x10004002  	#1073876992
0x021C	0x14004002  	#1073878016
0x0220	0x18004002  	#1073879040
0x0224	0x1C004002  	#1073880064
0x0228	0x20004002  	#1073881088
0x022C	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
_UART3_Init_Advanced:
;__Lib_UART_123_45_6.c, 416 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x0AE8	0xB081    SUB	SP, SP, #4
0x0AEA	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x0AEE	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45_6.c, 418 :: 		
0x0AF0	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x0AF2	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x0AF4	0xB408    PUSH	(R3)
0x0AF6	0xB293    UXTH	R3, R2
0x0AF8	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x0AFA	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x0AFC	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x0AFE	0xF7FFFDD5  BL	__Lib_UART_123_45_6_UARTx_Init_Advanced+0
0x0B02	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45_6.c, 419 :: 		
L_end_UART3_Init_Advanced:
0x0B04	0xF8DDE000  LDR	LR, [SP, #0]
0x0B08	0xB001    ADD	SP, SP, #4
0x0B0A	0x4770    BX	LR
0x0B0C	0x48004000  	USART3_SR+0
; end of _UART3_Init_Advanced
_UART2_Write_Text:
;__Lib_UART_123_45_6.c, 82 :: 		
; uart_text start address is: 0 (R0)
0x0ACC	0xB081    SUB	SP, SP, #4
0x0ACE	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 0 (R0)
; uart_text start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 83 :: 		
0x0AD2	0x4601    MOV	R1, R0
; uart_text end address is: 0 (R0)
0x0AD4	0x4803    LDR	R0, [PC, #12]
0x0AD6	0xF7FFFDCF  BL	__Lib_UART_123_45_6_UARTx_Write_Text+0
;__Lib_UART_123_45_6.c, 84 :: 		
L_end_UART2_Write_Text:
0x0ADA	0xF8DDE000  LDR	LR, [SP, #0]
0x0ADE	0xB001    ADD	SP, SP, #4
0x0AE0	0x4770    BX	LR
0x0AE2	0xBF00    NOP
0x0AE4	0x44004000  	USART2_SR+0
; end of _UART2_Write_Text
__Lib_UART_123_45_6_UARTx_Write_Text:
;__Lib_UART_123_45_6.c, 67 :: 		
; uart_text start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0678	0xB081    SUB	SP, SP, #4
0x067A	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; uart_text start address is: 4 (R1)
;__Lib_UART_123_45_6.c, 68 :: 		
; counter start address is: 24 (R6)
0x067E	0x2600    MOVS	R6, #0
;__Lib_UART_123_45_6.c, 70 :: 		
0x0680	0x780A    LDRB	R2, [R1, #0]
; data_ start address is: 12 (R3)
0x0682	0xB2D3    UXTB	R3, R2
; UART_Base end address is: 0 (R0)
; uart_text end address is: 4 (R1)
; data_ end address is: 12 (R3)
; counter end address is: 24 (R6)
0x0684	0x4605    MOV	R5, R0
0x0686	0xB2D8    UXTB	R0, R3
0x0688	0x460C    MOV	R4, R1
;__Lib_UART_123_45_6.c, 71 :: 		
L___Lib_UART_123_45_6_UARTx_Write_Text2:
; data_ start address is: 0 (R0)
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
; counter start address is: 24 (R6)
; uart_text start address is: 16 (R4)
; uart_text end address is: 16 (R4)
; UART_Base start address is: 20 (R5)
; UART_Base end address is: 20 (R5)
0x068A	0xB150    CBZ	R0, L___Lib_UART_123_45_6_UARTx_Write_Text3
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
;__Lib_UART_123_45_6.c, 72 :: 		
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
0x068C	0xB2C1    UXTB	R1, R0
; data_ end address is: 0 (R0)
0x068E	0x4628    MOV	R0, R5
0x0690	0xF7FFFFAC  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 73 :: 		
0x0694	0x1C72    ADDS	R2, R6, #1
0x0696	0xB2D2    UXTB	R2, R2
0x0698	0xB2D6    UXTB	R6, R2
;__Lib_UART_123_45_6.c, 74 :: 		
0x069A	0x18A2    ADDS	R2, R4, R2
0x069C	0x7812    LDRB	R2, [R2, #0]
; data_ start address is: 0 (R0)
0x069E	0xB2D0    UXTB	R0, R2
;__Lib_UART_123_45_6.c, 75 :: 		
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
; counter end address is: 24 (R6)
; data_ end address is: 0 (R0)
0x06A0	0xE7F3    B	L___Lib_UART_123_45_6_UARTx_Write_Text2
L___Lib_UART_123_45_6_UARTx_Write_Text3:
;__Lib_UART_123_45_6.c, 76 :: 		
L_end_UARTx_Write_Text:
0x06A2	0xF8DDE000  LDR	LR, [SP, #0]
0x06A6	0xB001    ADD	SP, SP, #4
0x06A8	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Write_Text
__Lib_UART_123_45_6_UARTx_Write:
;__Lib_UART_123_45_6.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x05EC	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x05EE	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x05F2	0x4601    MOV	R1, R0
0x05F4	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45_6.c, 36 :: 		
L___Lib_UART_123_45_6_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x05F8	0x680B    LDR	R3, [R1, #0]
0x05FA	0xF3C312C0  UBFX	R2, R3, #7, #1
0x05FE	0xB902    CBNZ	R2, L___Lib_UART_123_45_6_UARTx_Write1
;__Lib_UART_123_45_6.c, 37 :: 		
0x0600	0xE7FA    B	L___Lib_UART_123_45_6_UARTx_Write0
L___Lib_UART_123_45_6_UARTx_Write1:
;__Lib_UART_123_45_6.c, 38 :: 		
0x0602	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x0604	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45_6.c, 39 :: 		
L_end_UARTx_Write:
0x0606	0xB001    ADD	SP, SP, #4
0x0608	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Write
_UART2_Write:
;__Lib_UART_123_45_6.c, 45 :: 		
; _data start address is: 0 (R0)
0x0940	0xB081    SUB	SP, SP, #4
0x0942	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 46 :: 		
0x0946	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0948	0x4803    LDR	R0, [PC, #12]
0x094A	0xF7FFFE4F  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 47 :: 		
L_end_UART2_Write:
0x094E	0xF8DDE000  LDR	LR, [SP, #0]
0x0952	0xB001    ADD	SP, SP, #4
0x0954	0x4770    BX	LR
0x0956	0xBF00    NOP
0x0958	0x44004000  	USART2_SR+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_123_45_6.c, 49 :: 		
; _data start address is: 0 (R0)
0x095C	0xB081    SUB	SP, SP, #4
0x095E	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 50 :: 		
0x0962	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0964	0x4803    LDR	R0, [PC, #12]
0x0966	0xF7FFFE41  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 51 :: 		
L_end_UART3_Write:
0x096A	0xF8DDE000  LDR	LR, [SP, #0]
0x096E	0xB001    ADD	SP, SP, #4
0x0970	0x4770    BX	LR
0x0972	0xBF00    NOP
0x0974	0x48004000  	USART3_SR+0
; end of _UART3_Write
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 452 :: 		
0x0D60	0xB082    SUB	SP, SP, #8
0x0D62	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 455 :: 		
; ulRCC_CR start address is: 8 (R2)
0x0D66	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 456 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x0D68	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 457 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x0D6A	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 458 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x0D6C	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 459 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0D6E	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 461 :: 		
0x0D70	0x2803    CMP	R0, #3
0x0D72	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC231
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 462 :: 		
0x0D76	0x4893    LDR	R0, [PC, #588]
0x0D78	0x4281    CMP	R1, R0
0x0D7A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 463 :: 		
0x0D7C	0x4892    LDR	R0, [PC, #584]
0x0D7E	0x6800    LDR	R0, [R0, #0]
0x0D80	0xF0400105  ORR	R1, R0, #5
0x0D84	0x4890    LDR	R0, [PC, #576]
0x0D86	0x6001    STR	R1, [R0, #0]
0x0D88	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC233
L___Lib_System_4XX_InitialSetUpRCCRCC232:
;__Lib_System_4XX.c, 464 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0D8A	0x4890    LDR	R0, [PC, #576]
0x0D8C	0x4281    CMP	R1, R0
0x0D8E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 465 :: 		
0x0D90	0x488D    LDR	R0, [PC, #564]
0x0D92	0x6800    LDR	R0, [R0, #0]
0x0D94	0xF0400104  ORR	R1, R0, #4
0x0D98	0x488B    LDR	R0, [PC, #556]
0x0D9A	0x6001    STR	R1, [R0, #0]
0x0D9C	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC235
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 466 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0D9E	0x488C    LDR	R0, [PC, #560]
0x0DA0	0x4281    CMP	R1, R0
0x0DA2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC236
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 467 :: 		
0x0DA4	0x4888    LDR	R0, [PC, #544]
0x0DA6	0x6800    LDR	R0, [R0, #0]
0x0DA8	0xF0400103  ORR	R1, R0, #3
0x0DAC	0x4886    LDR	R0, [PC, #536]
0x0DAE	0x6001    STR	R1, [R0, #0]
0x0DB0	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC237
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 468 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0DB2	0xF64E2060  MOVW	R0, #60000
0x0DB6	0x4281    CMP	R1, R0
0x0DB8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC238
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 469 :: 		
0x0DBA	0x4883    LDR	R0, [PC, #524]
0x0DBC	0x6800    LDR	R0, [R0, #0]
0x0DBE	0xF0400102  ORR	R1, R0, #2
0x0DC2	0x4881    LDR	R0, [PC, #516]
0x0DC4	0x6001    STR	R1, [R0, #0]
0x0DC6	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC239
L___Lib_System_4XX_InitialSetUpRCCRCC238:
;__Lib_System_4XX.c, 470 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0DC8	0xF2475030  MOVW	R0, #30000
0x0DCC	0x4281    CMP	R1, R0
0x0DCE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC240
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 471 :: 		
0x0DD0	0x487D    LDR	R0, [PC, #500]
0x0DD2	0x6800    LDR	R0, [R0, #0]
0x0DD4	0xF0400101  ORR	R1, R0, #1
0x0DD8	0x487B    LDR	R0, [PC, #492]
0x0DDA	0x6001    STR	R1, [R0, #0]
0x0DDC	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC241
L___Lib_System_4XX_InitialSetUpRCCRCC240:
;__Lib_System_4XX.c, 473 :: 		
0x0DDE	0x487A    LDR	R0, [PC, #488]
0x0DE0	0x6801    LDR	R1, [R0, #0]
0x0DE2	0xF06F0007  MVN	R0, #7
0x0DE6	0x4001    ANDS	R1, R0
0x0DE8	0x4877    LDR	R0, [PC, #476]
0x0DEA	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC241:
L___Lib_System_4XX_InitialSetUpRCCRCC239:
L___Lib_System_4XX_InitialSetUpRCCRCC237:
L___Lib_System_4XX_InitialSetUpRCCRCC235:
L___Lib_System_4XX_InitialSetUpRCCRCC233:
;__Lib_System_4XX.c, 474 :: 		
0x0DEC	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC231:
;__Lib_System_4XX.c, 475 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x0DEE	0x2802    CMP	R0, #2
0x0DF0	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC243
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 476 :: 		
0x0DF4	0x4877    LDR	R0, [PC, #476]
0x0DF6	0x4281    CMP	R1, R0
0x0DF8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC244
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 477 :: 		
0x0DFA	0x4873    LDR	R0, [PC, #460]
0x0DFC	0x6800    LDR	R0, [R0, #0]
0x0DFE	0xF0400106  ORR	R1, R0, #6
0x0E02	0x4871    LDR	R0, [PC, #452]
0x0E04	0x6001    STR	R1, [R0, #0]
0x0E06	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC244:
;__Lib_System_4XX.c, 478 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0E08	0x4870    LDR	R0, [PC, #448]
0x0E0A	0x4281    CMP	R1, R0
0x0E0C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC246
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 479 :: 		
0x0E0E	0x486E    LDR	R0, [PC, #440]
0x0E10	0x6800    LDR	R0, [R0, #0]
0x0E12	0xF0400105  ORR	R1, R0, #5
0x0E16	0x486C    LDR	R0, [PC, #432]
0x0E18	0x6001    STR	R1, [R0, #0]
0x0E1A	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC247
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 480 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0E1C	0x486E    LDR	R0, [PC, #440]
0x0E1E	0x4281    CMP	R1, R0
0x0E20	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC248
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 481 :: 		
0x0E22	0x4869    LDR	R0, [PC, #420]
0x0E24	0x6800    LDR	R0, [R0, #0]
0x0E26	0xF0400104  ORR	R1, R0, #4
0x0E2A	0x4867    LDR	R0, [PC, #412]
0x0E2C	0x6001    STR	R1, [R0, #0]
0x0E2E	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC249
L___Lib_System_4XX_InitialSetUpRCCRCC248:
;__Lib_System_4XX.c, 482 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0E30	0x486A    LDR	R0, [PC, #424]
0x0E32	0x4281    CMP	R1, R0
0x0E34	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC250
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 483 :: 		
0x0E36	0x4864    LDR	R0, [PC, #400]
0x0E38	0x6800    LDR	R0, [R0, #0]
0x0E3A	0xF0400103  ORR	R1, R0, #3
0x0E3E	0x4862    LDR	R0, [PC, #392]
0x0E40	0x6001    STR	R1, [R0, #0]
0x0E42	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC251
L___Lib_System_4XX_InitialSetUpRCCRCC250:
;__Lib_System_4XX.c, 484 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0E44	0xF64B3080  MOVW	R0, #48000
0x0E48	0x4281    CMP	R1, R0
0x0E4A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC252
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 485 :: 		
0x0E4C	0x485E    LDR	R0, [PC, #376]
0x0E4E	0x6800    LDR	R0, [R0, #0]
0x0E50	0xF0400102  ORR	R1, R0, #2
0x0E54	0x485C    LDR	R0, [PC, #368]
0x0E56	0x6001    STR	R1, [R0, #0]
0x0E58	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC253
L___Lib_System_4XX_InitialSetUpRCCRCC252:
;__Lib_System_4XX.c, 486 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0E5A	0xF64550C0  MOVW	R0, #24000
0x0E5E	0x4281    CMP	R1, R0
0x0E60	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC254
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 487 :: 		
0x0E62	0x4859    LDR	R0, [PC, #356]
0x0E64	0x6800    LDR	R0, [R0, #0]
0x0E66	0xF0400101  ORR	R1, R0, #1
0x0E6A	0x4857    LDR	R0, [PC, #348]
0x0E6C	0x6001    STR	R1, [R0, #0]
0x0E6E	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC255
L___Lib_System_4XX_InitialSetUpRCCRCC254:
;__Lib_System_4XX.c, 489 :: 		
0x0E70	0x4855    LDR	R0, [PC, #340]
0x0E72	0x6801    LDR	R1, [R0, #0]
0x0E74	0xF06F0007  MVN	R0, #7
0x0E78	0x4001    ANDS	R1, R0
0x0E7A	0x4853    LDR	R0, [PC, #332]
0x0E7C	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC255:
L___Lib_System_4XX_InitialSetUpRCCRCC253:
L___Lib_System_4XX_InitialSetUpRCCRCC251:
L___Lib_System_4XX_InitialSetUpRCCRCC249:
L___Lib_System_4XX_InitialSetUpRCCRCC247:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 490 :: 		
0x0E7E	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x0E80	0x2801    CMP	R0, #1
0x0E82	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC257
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 492 :: 		
0x0E86	0x4851    LDR	R0, [PC, #324]
0x0E88	0x4281    CMP	R1, R0
0x0E8A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC258
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 493 :: 		
0x0E8C	0x484E    LDR	R0, [PC, #312]
0x0E8E	0x6800    LDR	R0, [R0, #0]
0x0E90	0xF0400107  ORR	R1, R0, #7
0x0E94	0x484C    LDR	R0, [PC, #304]
0x0E96	0x6001    STR	R1, [R0, #0]
0x0E98	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC258:
;__Lib_System_4XX.c, 494 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0E9A	0x4851    LDR	R0, [PC, #324]
0x0E9C	0x4281    CMP	R1, R0
0x0E9E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC260
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 495 :: 		
0x0EA0	0x4849    LDR	R0, [PC, #292]
0x0EA2	0x6800    LDR	R0, [R0, #0]
0x0EA4	0xF0400106  ORR	R1, R0, #6
0x0EA8	0x4847    LDR	R0, [PC, #284]
0x0EAA	0x6001    STR	R1, [R0, #0]
0x0EAC	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC261
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 496 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0EAE	0x4848    LDR	R0, [PC, #288]
0x0EB0	0x4281    CMP	R1, R0
0x0EB2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC262
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 497 :: 		
0x0EB4	0x4844    LDR	R0, [PC, #272]
0x0EB6	0x6800    LDR	R0, [R0, #0]
0x0EB8	0xF0400105  ORR	R1, R0, #5
0x0EBC	0x4842    LDR	R0, [PC, #264]
0x0EBE	0x6001    STR	R1, [R0, #0]
0x0EC0	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC263
L___Lib_System_4XX_InitialSetUpRCCRCC262:
;__Lib_System_4XX.c, 498 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0EC2	0x4846    LDR	R0, [PC, #280]
0x0EC4	0x4281    CMP	R1, R0
0x0EC6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC264
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 499 :: 		
0x0EC8	0x483F    LDR	R0, [PC, #252]
0x0ECA	0x6800    LDR	R0, [R0, #0]
0x0ECC	0xF0400104  ORR	R1, R0, #4
0x0ED0	0x483D    LDR	R0, [PC, #244]
0x0ED2	0x6001    STR	R1, [R0, #0]
0x0ED4	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC265
L___Lib_System_4XX_InitialSetUpRCCRCC264:
;__Lib_System_4XX.c, 500 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0ED6	0xF24D20F0  MOVW	R0, #54000
0x0EDA	0x4281    CMP	R1, R0
0x0EDC	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC266
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 501 :: 		
0x0EDE	0x483A    LDR	R0, [PC, #232]
0x0EE0	0x6800    LDR	R0, [R0, #0]
0x0EE2	0xF0400103  ORR	R1, R0, #3
0x0EE6	0x4838    LDR	R0, [PC, #224]
0x0EE8	0x6001    STR	R1, [R0, #0]
0x0EEA	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC267
L___Lib_System_4XX_InitialSetUpRCCRCC266:
;__Lib_System_4XX.c, 502 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0EEC	0xF64840A0  MOVW	R0, #36000
0x0EF0	0x4281    CMP	R1, R0
0x0EF2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC268
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 503 :: 		
0x0EF4	0x4834    LDR	R0, [PC, #208]
0x0EF6	0x6800    LDR	R0, [R0, #0]
0x0EF8	0xF0400102  ORR	R1, R0, #2
0x0EFC	0x4832    LDR	R0, [PC, #200]
0x0EFE	0x6001    STR	R1, [R0, #0]
0x0F00	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC269
L___Lib_System_4XX_InitialSetUpRCCRCC268:
;__Lib_System_4XX.c, 504 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0F02	0xF2446050  MOVW	R0, #18000
0x0F06	0x4281    CMP	R1, R0
0x0F08	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC270
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 505 :: 		
0x0F0A	0x482F    LDR	R0, [PC, #188]
0x0F0C	0x6800    LDR	R0, [R0, #0]
0x0F0E	0xF0400101  ORR	R1, R0, #1
0x0F12	0x482D    LDR	R0, [PC, #180]
0x0F14	0x6001    STR	R1, [R0, #0]
0x0F16	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC271
L___Lib_System_4XX_InitialSetUpRCCRCC270:
;__Lib_System_4XX.c, 507 :: 		
0x0F18	0x482B    LDR	R0, [PC, #172]
0x0F1A	0x6801    LDR	R1, [R0, #0]
0x0F1C	0xF06F0007  MVN	R0, #7
0x0F20	0x4001    ANDS	R1, R0
0x0F22	0x4829    LDR	R0, [PC, #164]
0x0F24	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC271:
L___Lib_System_4XX_InitialSetUpRCCRCC269:
L___Lib_System_4XX_InitialSetUpRCCRCC267:
L___Lib_System_4XX_InitialSetUpRCCRCC265:
L___Lib_System_4XX_InitialSetUpRCCRCC263:
L___Lib_System_4XX_InitialSetUpRCCRCC261:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
;__Lib_System_4XX.c, 508 :: 		
0x0F26	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x0F28	0x2800    CMP	R0, #0
0x0F2A	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC273
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 510 :: 		
0x0F2E	0x482D    LDR	R0, [PC, #180]
0x0F30	0x4281    CMP	R1, R0
0x0F32	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC274
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 511 :: 		
0x0F34	0x4824    LDR	R0, [PC, #144]
0x0F36	0x6800    LDR	R0, [R0, #0]
0x0F38	0xF0400107  ORR	R1, R0, #7
0x0F3C	0x4822    LDR	R0, [PC, #136]
0x0F3E	0x6001    STR	R1, [R0, #0]
0x0F40	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC274:
;__Lib_System_4XX.c, 512 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0F42	0x4825    LDR	R0, [PC, #148]
0x0F44	0x4281    CMP	R1, R0
0x0F46	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC276
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 513 :: 		
0x0F48	0x481F    LDR	R0, [PC, #124]
0x0F4A	0x6800    LDR	R0, [R0, #0]
0x0F4C	0xF0400106  ORR	R1, R0, #6
0x0F50	0x481D    LDR	R0, [PC, #116]
0x0F52	0x6001    STR	R1, [R0, #0]
0x0F54	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC277
L___Lib_System_4XX_InitialSetUpRCCRCC276:
;__Lib_System_4XX.c, 514 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0F56	0x4824    LDR	R0, [PC, #144]
0x0F58	0x4281    CMP	R1, R0
0x0F5A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC278
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 515 :: 		
0x0F5C	0x481A    LDR	R0, [PC, #104]
0x0F5E	0x6800    LDR	R0, [R0, #0]
0x0F60	0xF0400105  ORR	R1, R0, #5
0x0F64	0x4818    LDR	R0, [PC, #96]
0x0F66	0x6001    STR	R1, [R0, #0]
0x0F68	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC279
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 516 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0F6A	0xF5B14F7A  CMP	R1, #64000
0x0F6E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC280
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 517 :: 		
0x0F70	0x4815    LDR	R0, [PC, #84]
0x0F72	0x6800    LDR	R0, [R0, #0]
0x0F74	0xF0400104  ORR	R1, R0, #4
0x0F78	0x4813    LDR	R0, [PC, #76]
0x0F7A	0x6001    STR	R1, [R0, #0]
0x0F7C	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC281
L___Lib_System_4XX_InitialSetUpRCCRCC280:
;__Lib_System_4XX.c, 518 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0F7E	0xF64B3080  MOVW	R0, #48000
0x0F82	0x4281    CMP	R1, R0
0x0F84	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC282
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 519 :: 		
0x0F86	0x4810    LDR	R0, [PC, #64]
0x0F88	0x6800    LDR	R0, [R0, #0]
0x0F8A	0xF0400103  ORR	R1, R0, #3
0x0F8E	0x480E    LDR	R0, [PC, #56]
0x0F90	0x6001    STR	R1, [R0, #0]
0x0F92	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC283
L___Lib_System_4XX_InitialSetUpRCCRCC282:
;__Lib_System_4XX.c, 520 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0F94	0xF5B14FFA  CMP	R1, #32000
0x0F98	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC284
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 521 :: 		
0x0F9A	0x480B    LDR	R0, [PC, #44]
0x0F9C	0x6800    LDR	R0, [R0, #0]
0x0F9E	0xF0400102  ORR	R1, R0, #2
0x0FA2	0x4809    LDR	R0, [PC, #36]
0x0FA4	0x6001    STR	R1, [R0, #0]
0x0FA6	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC285
L___Lib_System_4XX_InitialSetUpRCCRCC284:
;__Lib_System_4XX.c, 522 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0FA8	0xF5B15F7A  CMP	R1, #16000
0x0FAC	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC286
0x0FAE	0xE01D    B	#58
0x0FB0	0x00810100  	#16777345
0x0FB4	0x348C0600  	#100676748
0x0FB8	0x94020000  	#37890
0x0FBC	0x00030000  	#3
0x0FC0	0x22E00002  	#140000
0x0FC4	0x49F00002  	#150000
0x0FC8	0x3C004002  	FLASH_ACR+0
0x0FCC	0xD4C00001  	#120000
0x0FD0	0x5F900001  	#90000
0x0FD4	0x32800002  	#144000
0x0FD8	0x77000001  	#96000
0x0FDC	0x19400001  	#72000
0x0FE0	0xA5E00001  	#108000
0x0FE4	0xB5800001  	#112000
0x0FE8	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 523 :: 		
0x0FEC	0x482D    LDR	R0, [PC, #180]
0x0FEE	0x6800    LDR	R0, [R0, #0]
0x0FF0	0xF0400101  ORR	R1, R0, #1
0x0FF4	0x482B    LDR	R0, [PC, #172]
0x0FF6	0x6001    STR	R1, [R0, #0]
0x0FF8	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC287
L___Lib_System_4XX_InitialSetUpRCCRCC286:
;__Lib_System_4XX.c, 525 :: 		
0x0FFA	0x482A    LDR	R0, [PC, #168]
0x0FFC	0x6801    LDR	R1, [R0, #0]
0x0FFE	0xF06F0007  MVN	R0, #7
0x1002	0x4001    ANDS	R1, R0
0x1004	0x4827    LDR	R0, [PC, #156]
0x1006	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC287:
L___Lib_System_4XX_InitialSetUpRCCRCC285:
L___Lib_System_4XX_InitialSetUpRCCRCC283:
L___Lib_System_4XX_InitialSetUpRCCRCC281:
L___Lib_System_4XX_InitialSetUpRCCRCC279:
L___Lib_System_4XX_InitialSetUpRCCRCC277:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
;__Lib_System_4XX.c, 526 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC273:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
;__Lib_System_4XX.c, 528 :: 		
0x1008	0x2101    MOVS	R1, #1
0x100A	0xB249    SXTB	R1, R1
0x100C	0x4826    LDR	R0, [PC, #152]
0x100E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 529 :: 		
0x1010	0x4826    LDR	R0, [PC, #152]
0x1012	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 531 :: 		
0x1014	0xF7FFFCBC  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 533 :: 		
0x1018	0x4825    LDR	R0, [PC, #148]
0x101A	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 534 :: 		
0x101C	0x4825    LDR	R0, [PC, #148]
0x101E	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 535 :: 		
0x1020	0x4825    LDR	R0, [PC, #148]
0x1022	0xEA020100  AND	R1, R2, R0, LSL #0
0x1026	0x4825    LDR	R0, [PC, #148]
0x1028	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 537 :: 		
0x102A	0xF0020001  AND	R0, R2, #1
0x102E	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x1030	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 538 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC289:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1032	0x4822    LDR	R0, [PC, #136]
0x1034	0x6800    LDR	R0, [R0, #0]
0x1036	0xF0000002  AND	R0, R0, #2
0x103A	0x2800    CMP	R0, #0
0x103C	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC290
;__Lib_System_4XX.c, 539 :: 		
0x103E	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC289
L___Lib_System_4XX_InitialSetUpRCCRCC290:
;__Lib_System_4XX.c, 540 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x1040	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 537 :: 		
0x1042	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 540 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC288:
;__Lib_System_4XX.c, 542 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1044	0xF4023080  AND	R0, R2, #65536
0x1048	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2100
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 543 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x104A	0x481C    LDR	R0, [PC, #112]
0x104C	0x6800    LDR	R0, [R0, #0]
0x104E	0xF4003000  AND	R0, R0, #131072
0x1052	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 544 :: 		
0x1054	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 545 :: 		
0x1056	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x1058	0x460A    MOV	R2, R1
0x105A	0x9901    LDR	R1, [SP, #4]
0x105C	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
;__Lib_System_4XX.c, 542 :: 		
0x105E	0x9101    STR	R1, [SP, #4]
0x1060	0x4611    MOV	R1, R2
0x1062	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 545 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 547 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x1064	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x1068	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2101
;__Lib_System_4XX.c, 548 :: 		
0x106A	0x4814    LDR	R0, [PC, #80]
0x106C	0x6800    LDR	R0, [R0, #0]
0x106E	0xF0407180  ORR	R1, R0, #16777216
0x1072	0x4812    LDR	R0, [PC, #72]
0x1074	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x1076	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 549 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CFGR start address is: 4 (R1)
0x1078	0x4810    LDR	R0, [PC, #64]
0x107A	0x6800    LDR	R0, [R0, #0]
0x107C	0xF0007000  AND	R0, R0, #33554432
0x1080	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
;__Lib_System_4XX.c, 550 :: 		
0x1082	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 551 :: 		
0x1084	0x460A    MOV	R2, R1
0x1086	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 547 :: 		
;__Lib_System_4XX.c, 551 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 554 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC297:
; ulRCC_CFGR start address is: 8 (R2)
0x1088	0x480A    LDR	R0, [PC, #40]
0x108A	0x6800    LDR	R0, [R0, #0]
0x108C	0xF000010C  AND	R1, R0, #12
0x1090	0x0090    LSLS	R0, R2, #2
0x1092	0xF000000C  AND	R0, R0, #12
0x1096	0x4281    CMP	R1, R0
0x1098	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC298
;__Lib_System_4XX.c, 555 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x109A	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
L___Lib_System_4XX_InitialSetUpRCCRCC298:
;__Lib_System_4XX.c, 557 :: 		
L_end_InitialSetUpRCCRCC2:
0x109C	0xF8DDE000  LDR	LR, [SP, #0]
0x10A0	0xB002    ADD	SP, SP, #8
0x10A2	0x4770    BX	LR
0x10A4	0x3C004002  	FLASH_ACR+0
0x10A8	0x80204247  	FLASH_ACR+0
0x10AC	0x80244247  	FLASH_ACR+0
0x10B0	0x38044002  	RCC_PLLCFGR+0
0x10B4	0x38084002  	RCC_CFGR+0
0x10B8	0xFFFF000F  	#1048575
0x10BC	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 431 :: 		
0x0990	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 434 :: 		
0x0992	0x480D    LDR	R0, [PC, #52]
0x0994	0x6800    LDR	R0, [R0, #0]
0x0996	0xF0400101  ORR	R1, R0, #1
0x099A	0x480B    LDR	R0, [PC, #44]
0x099C	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 437 :: 		
0x099E	0x2100    MOVS	R1, #0
0x09A0	0x480A    LDR	R0, [PC, #40]
0x09A2	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 440 :: 		
0x09A4	0x4808    LDR	R0, [PC, #32]
0x09A6	0x6801    LDR	R1, [R0, #0]
0x09A8	0x4809    LDR	R0, [PC, #36]
0x09AA	0x4001    ANDS	R1, R0
0x09AC	0x4806    LDR	R0, [PC, #24]
0x09AE	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 443 :: 		
0x09B0	0x4908    LDR	R1, [PC, #32]
0x09B2	0x4809    LDR	R0, [PC, #36]
0x09B4	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 446 :: 		
0x09B6	0x4804    LDR	R0, [PC, #16]
0x09B8	0x6801    LDR	R1, [R0, #0]
0x09BA	0xF46F2080  MVN	R0, #262144
0x09BE	0x4001    ANDS	R1, R0
0x09C0	0x4801    LDR	R0, [PC, #4]
0x09C2	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 450 :: 		
L_end_SystemClockSetDefault:
0x09C4	0xB001    ADD	SP, SP, #4
0x09C6	0x4770    BX	LR
0x09C8	0x38004002  	RCC_CR+0
0x09CC	0x38084002  	RCC_CFGR+0
0x09D0	0xFFFFFEF6  	#-17367041
0x09D4	0x30102400  	#603992080
0x09D8	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 369 :: 		
0x0D3C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 370 :: 		
0x0D3E	0x4904    LDR	R1, [PC, #16]
0x0D40	0x4804    LDR	R0, [PC, #16]
0x0D42	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 371 :: 		
0x0D44	0x4904    LDR	R1, [PC, #16]
0x0D46	0x4805    LDR	R0, [PC, #20]
0x0D48	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 372 :: 		
L_end_InitialSetUpFosc:
0x0D4A	0xB001    ADD	SP, SP, #4
0x0D4C	0x4770    BX	LR
0x0D4E	0xBF00    NOP
0x0D50	0x22E00002  	#140000
0x0D54	0x002C2000  	___System_CLOCK_IN_KHZ+0
0x0D58	0x00030000  	#3
0x0D5C	0x00302000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 314 :: 		
0x10EC	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 315 :: 		
L___GenExcept27:
0x10EE	0xE7FE    B	L___GenExcept27
;__Lib_System_4XX.c, 316 :: 		
L_end___GenExcept:
0x10F0	0xB001    ADD	SP, SP, #4
0x10F2	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 347 :: 		
0x10C0	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 350 :: 		
0x10C2	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 351 :: 		
0x10C6	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 353 :: 		
0x10CA	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 355 :: 		
0x10CC	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 357 :: 		
0x10D0	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 359 :: 		
0x10D2	0xBF00    NOP
;__Lib_System_4XX.c, 360 :: 		
0x10D4	0xBF00    NOP
;__Lib_System_4XX.c, 361 :: 		
0x10D6	0xBF00    NOP
;__Lib_System_4XX.c, 362 :: 		
0x10D8	0xBF00    NOP
;__Lib_System_4XX.c, 364 :: 		
0x10DA	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 365 :: 		
0x10DE	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 366 :: 		
0x10E2	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 367 :: 		
L_end___EnableFPU:
0x10E6	0xB001    ADD	SP, SP, #4
0x10E8	0x4770    BX	LR
; end of ___EnableFPU
0x11E4	0xB500    PUSH	(R14)
0x11E6	0xF8DFB014  LDR	R11, [PC, #20]
0x11EA	0xF8DFA014  LDR	R10, [PC, #20]
0x11EE	0xF8DFC014  LDR	R12, [PC, #20]
0x11F2	0xF7FFFC61  BL	2744
0x11F6	0xBD00    POP	(R15)
0x11F8	0x4770    BX	LR
0x11FA	0xBF00    NOP
0x11FC	0x00002000  	#536870912
0x1200	0x00182000  	#536870936
0x1204	0x11CC0000  	#4556
0x1264	0xB500    PUSH	(R14)
0x1266	0xF8DFB010  LDR	R11, [PC, #16]
0x126A	0xF8DFA010  LDR	R10, [PC, #16]
0x126E	0xF7FFFBC1  BL	2548
0x1272	0xBD00    POP	(R15)
0x1274	0x4770    BX	LR
0x1276	0xBF00    NOP
0x1278	0x00002000  	#536870912
0x127C	0x00442000  	#536870980
_interrupt:
;uartx.c, 93 :: 		void interrupt() iv IVT_INT_USART2 ics ICS_AUTO {
0x0CF4	0xB083    SUB	SP, SP, #12
0x0CF6	0xF8CDE000  STR	LR, [SP, #0]
;uartx.c, 94 :: 		if(UART2_Data_Ready()&& j<=8) // If data is received
0x0CFA	0xF7FFFE3D  BL	_UART2_Data_Ready+0
0x0CFE	0xB1A8    CBZ	R0, L__interrupt15
0x0D00	0x480C    LDR	R0, [PC, #48]
0x0D02	0xF9B00000  LDRSH	R0, [R0, #0]
0x0D06	0x2808    CMP	R0, #8
0x0D08	0xDC10    BGT	L__interrupt14
L__interrupt13:
;uartx.c, 96 :: 		rx_array2[j]=Uart2_Read();
0x0D0A	0x480A    LDR	R0, [PC, #40]
0x0D0C	0x9002    STR	R0, [SP, #8]
0x0D0E	0xF9B01000  LDRSH	R1, [R0, #0]
0x0D12	0x4809    LDR	R0, [PC, #36]
0x0D14	0x1840    ADDS	R0, R0, R1
0x0D16	0x9001    STR	R0, [SP, #4]
0x0D18	0xF7FFFE60  BL	_UART2_Read+0
0x0D1C	0x9901    LDR	R1, [SP, #4]
0x0D1E	0x7008    STRB	R0, [R1, #0]
;uartx.c, 97 :: 		j++;
0x0D20	0x9902    LDR	R1, [SP, #8]
0x0D22	0x4608    MOV	R0, R1
0x0D24	0xF9B00000  LDRSH	R0, [R0, #0]
0x0D28	0x1C40    ADDS	R0, R0, #1
0x0D2A	0x8008    STRH	R0, [R1, #0]
;uartx.c, 94 :: 		if(UART2_Data_Ready()&& j<=8) // If data is received
L__interrupt15:
L__interrupt14:
;uartx.c, 99 :: 		}
L_end_interrupt:
0x0D2C	0xF8DDE000  LDR	LR, [SP, #0]
0x0D30	0xB003    ADD	SP, SP, #12
0x0D32	0x4770    BX	LR
0x0D34	0x00062000  	_j+0
0x0D38	0x00222000  	_rx_array2+0
; end of _interrupt
_UART2_Data_Ready:
;__Lib_UART_123_45_6.c, 144 :: 		
0x0978	0xB081    SUB	SP, SP, #4
0x097A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 145 :: 		
0x097E	0x4803    LDR	R0, [PC, #12]
0x0980	0xF7FFFE68  BL	__Lib_UART_123_45_6_UARTx_Data_Ready+0
;__Lib_UART_123_45_6.c, 146 :: 		
L_end_UART2_Data_Ready:
0x0984	0xF8DDE000  LDR	LR, [SP, #0]
0x0988	0xB001    ADD	SP, SP, #4
0x098A	0x4770    BX	LR
0x098C	0x44004000  	USART2_SR+0
; end of _UART2_Data_Ready
__Lib_UART_123_45_6_UARTx_Data_Ready:
;__Lib_UART_123_45_6.c, 135 :: 		
; UART_Base start address is: 0 (R0)
0x0654	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 137 :: 		
0x0656	0x6801    LDR	R1, [R0, #0]
; UART_Base end address is: 0 (R0)
0x0658	0xF3C11040  UBFX	R0, R1, #5, #1
;__Lib_UART_123_45_6.c, 138 :: 		
L_end_UARTx_Data_Ready:
0x065C	0xB001    ADD	SP, SP, #4
0x065E	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Data_Ready
_UART2_Read:
;__Lib_UART_123_45_6.c, 114 :: 		
0x09DC	0xB081    SUB	SP, SP, #4
0x09DE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 115 :: 		
0x09E2	0x4803    LDR	R0, [PC, #12]
0x09E4	0xF7FFFE3C  BL	__Lib_UART_123_45_6_UARTx_Read+0
;__Lib_UART_123_45_6.c, 116 :: 		
L_end_UART2_Read:
0x09E8	0xF8DDE000  LDR	LR, [SP, #0]
0x09EC	0xB001    ADD	SP, SP, #4
0x09EE	0x4770    BX	LR
0x09F0	0x44004000  	USART2_SR+0
; end of _UART2_Read
__Lib_UART_123_45_6_UARTx_Read:
;__Lib_UART_123_45_6.c, 102 :: 		
; UART_Base start address is: 0 (R0)
0x0660	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; UART_Base end address is: 0 (R0)
;__Lib_UART_123_45_6.c, 104 :: 		
L___Lib_UART_123_45_6_UARTx_Read4:
; UART_Base start address is: 0 (R0)
0x0662	0x6802    LDR	R2, [R0, #0]
0x0664	0xF3C21140  UBFX	R1, R2, #5, #1
0x0668	0xB901    CBNZ	R1, L___Lib_UART_123_45_6_UARTx_Read5
0x066A	0xE7FA    B	L___Lib_UART_123_45_6_UARTx_Read4
L___Lib_UART_123_45_6_UARTx_Read5:
;__Lib_UART_123_45_6.c, 107 :: 		
0x066C	0x1D01    ADDS	R1, R0, #4
; UART_Base end address is: 0 (R0)
0x066E	0x6809    LDR	R1, [R1, #0]
0x0670	0xB288    UXTH	R0, R1
;__Lib_UART_123_45_6.c, 108 :: 		
L_end_UARTx_Read:
0x0672	0xB001    ADD	SP, SP, #4
0x0674	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Read
;__Lib_GPIO_32F4xx_Defs.c,817 :: __GPIO_MODULE_USART3_PD89 [108]
0x10F4	0x00000738 ;__GPIO_MODULE_USART3_PD89+0
0x10F8	0x00000739 ;__GPIO_MODULE_USART3_PD89+4
0x10FC	0xFFFFFFFF ;__GPIO_MODULE_USART3_PD89+8
0x1100	0x00000000 ;__GPIO_MODULE_USART3_PD89+12
0x1104	0x00000000 ;__GPIO_MODULE_USART3_PD89+16
0x1108	0x00000000 ;__GPIO_MODULE_USART3_PD89+20
0x110C	0x00000000 ;__GPIO_MODULE_USART3_PD89+24
0x1110	0x00000000 ;__GPIO_MODULE_USART3_PD89+28
0x1114	0x00000000 ;__GPIO_MODULE_USART3_PD89+32
0x1118	0x00000000 ;__GPIO_MODULE_USART3_PD89+36
0x111C	0x00000000 ;__GPIO_MODULE_USART3_PD89+40
0x1120	0x00000000 ;__GPIO_MODULE_USART3_PD89+44
0x1124	0x00000000 ;__GPIO_MODULE_USART3_PD89+48
0x1128	0x00001018 ;__GPIO_MODULE_USART3_PD89+52
0x112C	0x00001018 ;__GPIO_MODULE_USART3_PD89+56
0x1130	0x00000000 ;__GPIO_MODULE_USART3_PD89+60
0x1134	0x00000000 ;__GPIO_MODULE_USART3_PD89+64
0x1138	0x00000000 ;__GPIO_MODULE_USART3_PD89+68
0x113C	0x00000000 ;__GPIO_MODULE_USART3_PD89+72
0x1140	0x00000000 ;__GPIO_MODULE_USART3_PD89+76
0x1144	0x00000000 ;__GPIO_MODULE_USART3_PD89+80
0x1148	0x00000000 ;__GPIO_MODULE_USART3_PD89+84
0x114C	0x00000000 ;__GPIO_MODULE_USART3_PD89+88
0x1150	0x00000000 ;__GPIO_MODULE_USART3_PD89+92
0x1154	0x00000000 ;__GPIO_MODULE_USART3_PD89+96
0x1158	0x00000000 ;__GPIO_MODULE_USART3_PD89+100
0x115C	0x00000000 ;__GPIO_MODULE_USART3_PD89+104
; end of __GPIO_MODULE_USART3_PD89
;__Lib_GPIO_32F4xx_Defs.c,797 :: __GPIO_MODULE_USART2_PA23 [108]
0x1160	0x00000702 ;__GPIO_MODULE_USART2_PA23+0
0x1164	0x00000703 ;__GPIO_MODULE_USART2_PA23+4
0x1168	0xFFFFFFFF ;__GPIO_MODULE_USART2_PA23+8
0x116C	0x00000000 ;__GPIO_MODULE_USART2_PA23+12
0x1170	0x00000000 ;__GPIO_MODULE_USART2_PA23+16
0x1174	0x00000000 ;__GPIO_MODULE_USART2_PA23+20
0x1178	0x00000000 ;__GPIO_MODULE_USART2_PA23+24
0x117C	0x00000000 ;__GPIO_MODULE_USART2_PA23+28
0x1180	0x00000000 ;__GPIO_MODULE_USART2_PA23+32
0x1184	0x00000000 ;__GPIO_MODULE_USART2_PA23+36
0x1188	0x00000000 ;__GPIO_MODULE_USART2_PA23+40
0x118C	0x00000000 ;__GPIO_MODULE_USART2_PA23+44
0x1190	0x00000000 ;__GPIO_MODULE_USART2_PA23+48
0x1194	0x00001018 ;__GPIO_MODULE_USART2_PA23+52
0x1198	0x00001018 ;__GPIO_MODULE_USART2_PA23+56
0x119C	0x00000000 ;__GPIO_MODULE_USART2_PA23+60
0x11A0	0x00000000 ;__GPIO_MODULE_USART2_PA23+64
0x11A4	0x00000000 ;__GPIO_MODULE_USART2_PA23+68
0x11A8	0x00000000 ;__GPIO_MODULE_USART2_PA23+72
0x11AC	0x00000000 ;__GPIO_MODULE_USART2_PA23+76
0x11B0	0x00000000 ;__GPIO_MODULE_USART2_PA23+80
0x11B4	0x00000000 ;__GPIO_MODULE_USART2_PA23+84
0x11B8	0x00000000 ;__GPIO_MODULE_USART2_PA23+88
0x11BC	0x00000000 ;__GPIO_MODULE_USART2_PA23+92
0x11C0	0x00000000 ;__GPIO_MODULE_USART2_PA23+96
0x11C4	0x00000000 ;__GPIO_MODULE_USART2_PA23+100
0x11C8	0x00000000 ;__GPIO_MODULE_USART2_PA23+104
; end of __GPIO_MODULE_USART2_PA23
;uartx.c,0 :: ?ICS?lstr1_uartx [4]
0x11CC	0x00696C61 ;?ICS?lstr1_uartx+0
; end of ?ICS?lstr1_uartx
;uartx.c,0 :: ?ICS_i [2]
0x11D0	0x0000 ;?ICS_i+0
; end of ?ICS_i
;uartx.c,0 :: ?ICS_j [2]
0x11D2	0x0000 ;?ICS_j+0
; end of ?ICS_j
;__Lib_System_4XX.c,0 :: ?ICS__Lib_System_4XX_APBAHBPrescTable [16]
0x11D4	0x00000000 ;?ICS__Lib_System_4XX_APBAHBPrescTable+0
0x11D8	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+4
0x11DC	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+8
0x11E0	0x09080706 ;?ICS__Lib_System_4XX_APBAHBPrescTable+12
; end of ?ICS__Lib_System_4XX_APBAHBPrescTable
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188     [168]    _GPIO_Clk_Enable
0x0230     [560]    _GPIO_Config
0x0460      [12]    _Get_Fosc_kHz
0x046C     [252]    __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
0x0568     [132]    _RCC_GetClocksFrequency
0x05EC      [30]    __Lib_UART_123_45_6_UARTx_Write
0x060C      [70]    _GPIO_Alternate_Function_Enable
0x0654      [12]    __Lib_UART_123_45_6_UARTx_Data_Ready
0x0660      [22]    __Lib_UART_123_45_6_UARTx_Read
0x0678      [50]    __Lib_UART_123_45_6_UARTx_Write_Text
0x06AC     [660]    __Lib_UART_123_45_6_UARTx_Init_Advanced
0x0940      [28]    _UART2_Write
0x095C      [28]    _UART3_Write
0x0978      [24]    _UART2_Data_Ready
0x0990      [76]    __Lib_System_4XX_SystemClockSetDefault
0x09DC      [24]    _UART2_Read
0x09F4      [58]    ___FillZeros
0x0A30      [14]    _EnableInterrupts
0x0A40     [120]    _NVIC_IntEnable
0x0AB8      [20]    ___CC2DW
0x0ACC      [28]    _UART2_Write_Text
0x0AE8      [40]    _UART3_Init_Advanced
0x0B10      [40]    _UART2_Init_Advanced
0x0B38     [444]    _main
0x0CF4      [72]    _interrupt
0x0D3C      [36]    __Lib_System_4XX_InitialSetUpFosc
0x0D60     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
0x10C0      [42]    ___EnableFPU
0x10EC       [8]    ___GenExcept
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [4]    FARG_fabs_d
0x0000       [4]    FARG_floor_x
0x0000       [4]    FARG_cosh_x
0x0000       [4]    FARG_tanh_x
0x0000       [4]    FARG_sinh_x
0x0000       [4]    FARG_tan_x
0x0000       [4]    FARG_exp_x
0x0000       [4]    FARG_cos_f
0x0000       [4]    FARG_pow_x
0x0000       [4]    FARG_log_x
0x0000       [4]    FARG_log10_x
0x0000       [4]    FARG_modf_val
0x0000       [4]    FARG_frexp_value
0x0000       [4]    FARG_FloatToStr_fnum
0x0000       [4]    FARG_sqrt_x
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x0000       [4]    FARG_ldexp_value
0x0000       [4]    FARG___Lib_CMath_eval_poly_x
0x0000       [4]    FARG_sin_f
0x0000       [4]    FARG_ceil_x
0x0000       [4]    FARG_acos_x
0x0000       [4]    FARG_asin_x
0x0000       [4]    FARG_atan2_y
0x0000       [4]    FARG_atan_f
0x0004       [4]    FARG_pow_y
0x0004       [4]    FARG_atan2_x
0x20000000       [4]    ?lstr1_uartx
0x20000004       [2]    _i
0x20000006       [2]    _j
0x20000008      [16]    __Lib_System_4XX_APBAHBPrescTable
0x20000018      [10]    _rx_array
0x20000022      [10]    _rx_array2
0x2000002C       [4]    ___System_CLOCK_IN_KHZ
0x20000030       [4]    __VOLTAGE_RANGE
0x20000034       [4]    _UART_Wr_Ptr
0x20000038       [4]    _UART_Rd_Ptr
0x2000003C       [4]    _UART_Rdy_Ptr
0x20000040       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x10F4     [108]    __GPIO_MODULE_USART3_PD89
0x1160     [108]    __GPIO_MODULE_USART2_PA23
0x11CC       [4]    ?ICS?lstr1_uartx
0x11D0       [2]    ?ICS_i
0x11D2       [2]    ?ICS_j
0x11D4      [16]    ?ICS__Lib_System_4XX_APBAHBPrescTable
