<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: kv_dcu_mshr_ent</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_kv_dcu_mshr_ent'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_kv_dcu_mshr_ent')">kv_dcu_mshr_ent</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.57</td>
<td class="s6 cl rt"><a href="mod3176.html#Line" > 64.71</a></td>
<td class="s7 cl rt"><a href="mod3176.html#Cond" > 76.06</a></td>
<td class="s3 cl rt"><a href="mod3176.html#Toggle" > 38.85</a></td>
<td class="s3 cl rt"><a href="mod3176.html#FSM" > 37.50</a></td>
<td class="s7 cl rt"><a href="mod3176.html#Branch" > 70.75</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3176.html#inst_tag_234950"  onclick="showContent('inst_tag_234950')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_mshr.gen_ent[3].u_mshr_ent</a></td>
<td class="s1 cl rt"> 18.17</td>
<td class="s2 cl rt"><a href="mod3176.html#inst_tag_234950_Line" > 28.24</a></td>
<td class="s1 cl rt"><a href="mod3176.html#inst_tag_234950_Cond" > 11.27</a></td>
<td class="s2 cl rt"><a href="mod3176.html#inst_tag_234950_Toggle" > 27.76</a></td>
<td class="s0 cl rt"><a href="mod3176.html#inst_tag_234950_FSM" >  0.00</a></td>
<td class="s2 cl rt"><a href="mod3176.html#inst_tag_234950_Branch" > 23.58</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3176.html#inst_tag_234949"  onclick="showContent('inst_tag_234949')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_mshr.gen_ent[2].u_mshr_ent</a></td>
<td class="s1 cl rt"> 18.19</td>
<td class="s2 cl rt"><a href="mod3176.html#inst_tag_234949_Line" > 28.24</a></td>
<td class="s1 cl rt"><a href="mod3176.html#inst_tag_234949_Cond" > 11.27</a></td>
<td class="s2 cl rt"><a href="mod3176.html#inst_tag_234949_Toggle" > 27.89</a></td>
<td class="s0 cl rt"><a href="mod3176.html#inst_tag_234949_FSM" >  0.00</a></td>
<td class="s2 cl rt"><a href="mod3176.html#inst_tag_234949_Branch" > 23.58</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3176.html#inst_tag_234948"  onclick="showContent('inst_tag_234948')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_mshr.gen_ent[1].u_mshr_ent</a></td>
<td class="s5 cl rt"> 54.25</td>
<td class="s6 cl rt"><a href="mod3176.html#inst_tag_234948_Line" > 60.00</a></td>
<td class="s7 cl rt"><a href="mod3176.html#inst_tag_234948_Cond" > 76.06</a></td>
<td class="s3 cl rt"><a href="mod3176.html#inst_tag_234948_Toggle" > 36.22</a></td>
<td class="s2 cl rt"><a href="mod3176.html#inst_tag_234948_FSM" > 29.17</a></td>
<td class="s6 cl rt"><a href="mod3176.html#inst_tag_234948_Branch" > 69.81</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3176.html#inst_tag_234947"  onclick="showContent('inst_tag_234947')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_mshr.gen_ent[0].u_mshr_ent</a></td>
<td class="s5 cl rt"> 57.52</td>
<td class="s6 cl rt"><a href="mod3176.html#inst_tag_234947_Line" > 64.71</a></td>
<td class="s7 cl rt"><a href="mod3176.html#inst_tag_234947_Cond" > 76.06</a></td>
<td class="s3 cl rt"><a href="mod3176.html#inst_tag_234947_Toggle" > 38.58</a></td>
<td class="s3 cl rt"><a href="mod3176.html#inst_tag_234947_FSM" > 37.50</a></td>
<td class="s7 cl rt"><a href="mod3176.html#inst_tag_234947_Branch" > 70.75</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_234950'>
<hr>
<a name="inst_tag_234950"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy56.html#tag_urg_inst_234950" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_mshr.gen_ent[3].u_mshr_ent</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 18.17</td>
<td class="s2 cl rt"><a href="mod3176.html#inst_tag_234950_Line" > 28.24</a></td>
<td class="s1 cl rt"><a href="mod3176.html#inst_tag_234950_Cond" > 11.27</a></td>
<td class="s2 cl rt"><a href="mod3176.html#inst_tag_234950_Toggle" > 27.76</a></td>
<td class="s0 cl rt"><a href="mod3176.html#inst_tag_234950_FSM" >  0.00</a></td>
<td class="s2 cl rt"><a href="mod3176.html#inst_tag_234950_Branch" > 23.58</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 14.95</td>
<td class="s2 cl rt"> 25.62</td>
<td class="s1 cl rt"> 13.33</td>
<td class="s1 cl rt"> 13.52</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 22.30</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 79.58</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 54.43</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.89</td>
<td class="wht cl rt"></td>
<td><a href="mod3469.html#inst_tag_258313" >u_dcu_mshr</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2682.html#inst_tag_204845" id="tag_urg_inst_204845">gen_a_byte_lane.u_a_byte_lane</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1398.html#inst_tag_77511" id="tag_urg_inst_77511">gen_a_byte_lane.u_grn_onehot</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2743_28.html#inst_tag_205175" id="tag_urg_inst_205175">u_a_msg</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod53.html#inst_tag_1688" id="tag_urg_inst_1688">u_axcache</a></td>
<td class="s0 cl rt">  7.33</td>
<td class="s1 cl rt"> 14.29</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.69</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3067.html#inst_tag_231687" id="tag_urg_inst_231687">u_d_answered</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2144.html#inst_tag_149638" id="tag_urg_inst_149638">u_grantack_fsm</a></td>
<td class="s4 cl rt"> 49.38</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 15.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.14</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2743_28.html#inst_tag_205174" id="tag_urg_inst_205174">u_l2_way</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2682.html#inst_tag_204844" id="tag_urg_inst_204844">u_l2_ways_mask</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1398.html#inst_tag_77510" id="tag_urg_inst_77510">u_l2_ways_sel</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_234949'>
<hr>
<a name="inst_tag_234949"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy56.html#tag_urg_inst_234949" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_mshr.gen_ent[2].u_mshr_ent</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 18.19</td>
<td class="s2 cl rt"><a href="mod3176.html#inst_tag_234949_Line" > 28.24</a></td>
<td class="s1 cl rt"><a href="mod3176.html#inst_tag_234949_Cond" > 11.27</a></td>
<td class="s2 cl rt"><a href="mod3176.html#inst_tag_234949_Toggle" > 27.89</a></td>
<td class="s0 cl rt"><a href="mod3176.html#inst_tag_234949_FSM" >  0.00</a></td>
<td class="s2 cl rt"><a href="mod3176.html#inst_tag_234949_Branch" > 23.58</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 14.97</td>
<td class="s2 cl rt"> 25.62</td>
<td class="s1 cl rt"> 13.33</td>
<td class="s1 cl rt"> 13.58</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 22.30</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 79.58</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 54.43</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.89</td>
<td class="wht cl rt"></td>
<td><a href="mod3469.html#inst_tag_258313" >u_dcu_mshr</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2682.html#inst_tag_204843" id="tag_urg_inst_204843">gen_a_byte_lane.u_a_byte_lane</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1398.html#inst_tag_77509" id="tag_urg_inst_77509">gen_a_byte_lane.u_grn_onehot</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2743_28.html#inst_tag_205173" id="tag_urg_inst_205173">u_a_msg</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod53.html#inst_tag_1687" id="tag_urg_inst_1687">u_axcache</a></td>
<td class="s0 cl rt">  7.33</td>
<td class="s1 cl rt"> 14.29</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.69</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3067.html#inst_tag_231686" id="tag_urg_inst_231686">u_d_answered</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2144.html#inst_tag_149637" id="tag_urg_inst_149637">u_grantack_fsm</a></td>
<td class="s4 cl rt"> 49.38</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 15.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.14</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2743_27.html#inst_tag_205172" id="tag_urg_inst_205172">u_l2_way</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2682.html#inst_tag_204842" id="tag_urg_inst_204842">u_l2_ways_mask</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1398.html#inst_tag_77508" id="tag_urg_inst_77508">u_l2_ways_sel</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_234948'>
<hr>
<a name="inst_tag_234948"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy56.html#tag_urg_inst_234948" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_mshr.gen_ent[1].u_mshr_ent</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 54.25</td>
<td class="s6 cl rt"><a href="mod3176.html#inst_tag_234948_Line" > 60.00</a></td>
<td class="s7 cl rt"><a href="mod3176.html#inst_tag_234948_Cond" > 76.06</a></td>
<td class="s3 cl rt"><a href="mod3176.html#inst_tag_234948_Toggle" > 36.22</a></td>
<td class="s2 cl rt"><a href="mod3176.html#inst_tag_234948_FSM" > 29.17</a></td>
<td class="s6 cl rt"><a href="mod3176.html#inst_tag_234948_Branch" > 69.81</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.70</td>
<td class="s5 cl rt"> 53.72</td>
<td class="s7 cl rt"> 76.00</td>
<td class="s2 cl rt"> 24.20</td>
<td class="s2 cl rt"> 29.17</td>
<td class="s6 cl rt"> 60.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 79.58</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 54.43</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.89</td>
<td class="wht cl rt"></td>
<td><a href="mod3469.html#inst_tag_258313" >u_dcu_mshr</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2682.html#inst_tag_204841" id="tag_urg_inst_204841">gen_a_byte_lane.u_a_byte_lane</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1398.html#inst_tag_77507" id="tag_urg_inst_77507">gen_a_byte_lane.u_grn_onehot</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2743_27.html#inst_tag_205171" id="tag_urg_inst_205171">u_a_msg</a></td>
<td class="s1 cl rt"> 10.46</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.46</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod53.html#inst_tag_1686" id="tag_urg_inst_1686">u_axcache</a></td>
<td class="s2 cl rt"> 22.53</td>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 30.77</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.38</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3067.html#inst_tag_231685" id="tag_urg_inst_231685">u_d_answered</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2144.html#inst_tag_149636" id="tag_urg_inst_149636">u_grantack_fsm</a></td>
<td class="s8 cl rt"> 80.56</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s6 cl rt"> 61.54</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.71</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2743_27.html#inst_tag_205170" id="tag_urg_inst_205170">u_l2_way</a></td>
<td class="s0 cl rt">  7.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2682.html#inst_tag_204840" id="tag_urg_inst_204840">u_l2_ways_mask</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1398.html#inst_tag_77506" id="tag_urg_inst_77506">u_l2_ways_sel</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_234947'>
<hr>
<a name="inst_tag_234947"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy56.html#tag_urg_inst_234947" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_mshr.gen_ent[0].u_mshr_ent</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.52</td>
<td class="s6 cl rt"><a href="mod3176.html#inst_tag_234947_Line" > 64.71</a></td>
<td class="s7 cl rt"><a href="mod3176.html#inst_tag_234947_Cond" > 76.06</a></td>
<td class="s3 cl rt"><a href="mod3176.html#inst_tag_234947_Toggle" > 38.58</a></td>
<td class="s3 cl rt"><a href="mod3176.html#inst_tag_234947_FSM" > 37.50</a></td>
<td class="s7 cl rt"><a href="mod3176.html#inst_tag_234947_Branch" > 70.75</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.91</td>
<td class="s5 cl rt"> 57.02</td>
<td class="s7 cl rt"> 76.00</td>
<td class="s2 cl rt"> 27.85</td>
<td class="s3 cl rt"> 37.50</td>
<td class="s6 cl rt"> 61.15</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 79.58</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 54.43</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.89</td>
<td class="wht cl rt"></td>
<td><a href="mod3469.html#inst_tag_258313" >u_dcu_mshr</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2682.html#inst_tag_204839" id="tag_urg_inst_204839">gen_a_byte_lane.u_a_byte_lane</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1398.html#inst_tag_77505" id="tag_urg_inst_77505">gen_a_byte_lane.u_grn_onehot</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2743_26.html#inst_tag_205169" id="tag_urg_inst_205169">u_a_msg</a></td>
<td class="s1 cl rt"> 13.91</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.91</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod53.html#inst_tag_1685" id="tag_urg_inst_1685">u_axcache</a></td>
<td class="s2 cl rt"> 22.53</td>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 30.77</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.38</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3067.html#inst_tag_231684" id="tag_urg_inst_231684">u_d_answered</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2144.html#inst_tag_149635" id="tag_urg_inst_149635">u_grantack_fsm</a></td>
<td class="s8 cl rt"> 80.56</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s6 cl rt"> 61.54</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.71</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2743_26.html#inst_tag_205168" id="tag_urg_inst_205168">u_l2_way</a></td>
<td class="s1 cl rt"> 14.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2682.html#inst_tag_204838" id="tag_urg_inst_204838">u_l2_ways_mask</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1398.html#inst_tag_77504" id="tag_urg_inst_77504">u_l2_ways_sel</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_kv_dcu_mshr_ent'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod3176.html" >kv_dcu_mshr_ent</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>85</td><td>55</td><td>64.71</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>47443</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>47452</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>47461</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>47470</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>47476</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>47482</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>47488</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>47494</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>47500</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>47515</td><td>52</td><td>27</td><td>51.92</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>47655</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>47691</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>47697</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>47854</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
47442                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
47443      1/1              if (!dcu_reset_n) begin
47444      1/1                  fsm_cs &lt;= {{(FSM_BITS - 1){1'b0}},1'b1};
47445                       end
47446      1/1              else if (fsm_en) begin
47447      1/1                  fsm_cs &lt;= fsm_ns;
47448                       end
                        MISSING_ELSE
47449                   end
47450                   
47451                   always @(posedge dcu_clk) begin
47452      1/1              if (ini_valid) begin
47453      1/1                  addr[PALEN - 1:IDX_LSB] &lt;= enq_addr[PALEN - 1:IDX_LSB];
47454      1/1                  id &lt;= enq_id;
47455      1/1                  way &lt;= enq_way;
47456      1/1                  func &lt;= enq_func;
47457                       end
                        MISSING_ELSE
47458                   end
47459                   
47460                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
47461      1/1              if (!dcu_reset_n) begin
47462      1/1                  wait_for_cmt &lt;= 1'b0;
47463                       end
47464      1/1              else if (wait_for_cmt_en) begin
47465      <font color = "red">0/1     ==>          wait_for_cmt &lt;= wait_for_cmt_nx;</font>
47466                       end
                        MISSING_ELSE
47467                   end
47468                   
47469                   always @(posedge dcu_clk) begin
47470      1/1              if (addr_lo_en) begin
47471      1/1                  addr[IDX_LSB - 1:0] &lt;= addr_nx[IDX_LSB - 1:0];
47472                       end
                        MISSING_ELSE
47473                   end
47474                   
47475                   always @(posedge dcu_clk) begin
47476      1/1              if (state_en) begin
47477      1/1                  state &lt;= state_nx;
47478                       end
                        MISSING_ELSE
47479                   end
47480                   
47481                   always @(posedge dcu_clk) begin
47482      1/1              if (pending_fault_en) begin
47483      1/1                  pending_fault &lt;= pending_fault_nx;
47484                       end
                        MISSING_ELSE
47485                   end
47486                   
47487                   always @(posedge dcu_clk) begin
47488      1/1              if (attr_en) begin
47489      1/1                  attr &lt;= cmt_attr;
47490                       end
                        MISSING_ELSE
47491                   end
47492                   
47493                   always @(posedge dcu_clk) begin
47494      1/1              if (wdata_en) begin
47495      <font color = "red">0/1     ==>          wdata &lt;= cmt_wdata;</font>
47496                       end
                        MISSING_ELSE
47497                   end
47498                   
47499                   always @(posedge dcu_clk) begin
47500      1/1              if (wmask_en) begin
47501      <font color = "red">0/1     ==>          wmask &lt;= wmask_nx;</font>
47502                       end
                        MISSING_ELSE
47503                   end
47504                   
47505                   kv_dff_gen #(
47506                       .EXPRESSION(DCACHE_ECC_TYPE_INT == 2),
47507                       .W(1)
47508                   ) u_d_answered (
47509                       .clk(dcu_clk),
47510                       .en(d_answered_en),
47511                       .d(d_answered_nx),
47512                       .q(d_answered)
47513                   );
47514                   always @* begin
47515      1/1              fsm_ns = {FSM_BITS{1'b0}};
47516      1/1              case (1'b1)
47517                           fsm_cs[INVALID]: begin
47518      1/1                      if (enq_spec) begin
47519      1/1                          fsm_ns[SPECULATIVE] = 1'b1;
47520                               end
47521                               else begin
47522      1/1                          fsm_ns[KILLED] = cmt_kill;
47523      1/1                          fsm_ns[COMMITTED] = ~cmt_kill;
47524                               end
47525      1/1                      fsm_en = enq_valid;
47526                           end
47527                           fsm_cs[SPECULATIVE]: begin
47528      <font color = "red">0/1     ==>              fsm_ns[KILLED] = cmt_kill;</font>
47529      <font color = "red">0/1     ==>              fsm_ns[COMMITTED] = ~cmt_kill;</font>
47530      <font color = "red">0/1     ==>              fsm_en = cmt_valid_select;</font>
47531                           end
47532                           fsm_cs[KILLED]: begin
47533      1/1                      if (enq_valid) begin
47534      <font color = "red">0/1     ==>                  if (enq_spec) begin</font>
47535      <font color = "red">0/1     ==>                      fsm_ns[SPECULATIVE] = 1'b1;</font>
47536                                   end
47537                                   else begin
47538      <font color = "red">0/1     ==>                      fsm_ns[KILLED] = cmt_kill;</font>
47539      <font color = "red">0/1     ==>                      fsm_ns[COMMITTED] = ~cmt_kill;</font>
47540                                   end
47541                               end
47542                               else begin
47543      1/1                          fsm_ns[INVALID] = 1'b1;
47544                               end
47545      1/1                      fsm_en = 1'b1;
47546                           end
47547                           fsm_cs[COMMITTED]: begin
47548      1/1                      fsm_ns[TAGW] = (func_unlock &amp; unlock_ns_tagw) | (func_lock &amp; lock_ns_tagw) | (func_write &amp; write_ns_tagw);
47549      1/1                      fsm_ns[INVALID] = (func_unlock &amp; unlock_ns_invalid) | (func_lock &amp; lock_ns_invalid) | (func_read &amp; read_ns_invalid) | (func_write &amp; write_ns_invalid) | func_null;
47550      1/1                      fsm_ns[SPECULATIVE] = (func_write &amp; write_ns_speculative) | (func_read &amp; read_ns_speculative);
47551      1/1                      fsm_ns[INFLIGHT] = (func_lock &amp; lock_ns_inflight) | (func_read &amp; read_ns_inflight) | (func_write &amp; write_ns_inflight);
47552      1/1                      fsm_ns[WBFWRITE] = (func_write &amp; write_ns_wbfw);
47553      1/1                      fsm_en = func_unlock | (func_lock &amp; lock_ns_tagw &amp; fil_int_ready) | (func_lock &amp; lock_ns_inflight &amp; a_ready) | (func_lock &amp; lock_ns_invalid) | (func_read &amp; read_ns_inflight &amp; a_ready) | (func_read &amp; read_ns_invalid) | (func_read &amp; read_ns_speculative) | (func_write &amp; write_ns_invalid) | (func_write &amp; write_ns_speculative) | (func_write &amp; write_ns_tagw &amp; fil_int_ready) | (func_write &amp; write_ns_inflight &amp; a_ready) | (func_write &amp; write_ns_wbfw &amp; wbf_a_ready) | func_null;
47554                           end
47555                           fsm_cs[WBFWRITE]: begin
47556      <font color = "red">0/1     ==>              fsm_ns[WBFFLUSH] = 1'b1;</font>
47557      <font color = "red">0/1     ==>              fsm_en = wbf_flush;</font>
47558                           end
47559                           fsm_cs[WBFFLUSH]: begin
47560      <font color = "red">0/1     ==>              fsm_ns[INFLIGHT] = 1'b1;</font>
47561      <font color = "red">0/1     ==>              fsm_en = a_grant &amp; a_last;</font>
47562                           end
47563                           fsm_cs[INFLIGHT]: begin
47564      1/1                      fsm_ns[GRANTACK] = 1'b1;
47565      1/1                      fsm_en = d_grant &amp; d_last;
47566                           end
47567                           fsm_cs[GRANTACK]: begin
47568      1/1                      if (wait_for_cmt) begin
47569      <font color = "red">0/1     ==>                  fsm_ns[SPECULATIVE] = ~cmt_valid_select;</font>
47570      <font color = "red">0/1     ==>                  fsm_ns[KILLED] = cmt_valid_select &amp; cmt_kill;</font>
47571      <font color = "red">0/1     ==>                  fsm_ns[COMMITTED] = cmt_valid_select &amp; ~cmt_kill;</font>
47572                               end
47573      1/1                      else if (enq_valid_spec) begin
47574      <font color = "red">0/1     ==>                  fsm_ns[SPECULATIVE] = 1'b1;</font>
47575                               end
47576      1/1                      else if (wbf_miss &amp;&amp; |wmask) begin
47577      <font color = "red">0/1     ==>                  fsm_ns[COMMITTED] = 1'b1;</font>
47578                               end
47579                               else begin
47580      1/1                          fsm_ns[INVALID] = 1'b1;
47581                               end
47582      1/1                      fsm_en = ~grantack_pending;
47583                           end
47584                           fsm_cs[TAGW]: begin
47585      1/1                      if (enq_valid) begin
47586      <font color = "red">0/1     ==>                  if (enq_spec) begin</font>
47587      <font color = "red">0/1     ==>                      fsm_ns[SPECULATIVE] = 1'b1;</font>
47588                                   end
47589                                   else begin
47590      <font color = "red">0/1     ==>                      fsm_ns[KILLED] = cmt_kill;</font>
47591      <font color = "red">0/1     ==>                      fsm_ns[COMMITTED] = ~cmt_kill;</font>
47592                                   end
47593                               end
47594      1/1                      else if (wait_for_cmt) begin
47595      <font color = "red">0/1     ==>                  fsm_ns[SPECULATIVE] = ~cmt_valid_select;</font>
47596      <font color = "red">0/1     ==>                  fsm_ns[KILLED] = cmt_valid_select &amp; cmt_kill;</font>
47597      <font color = "red">0/1     ==>                  fsm_ns[COMMITTED] = cmt_valid_select &amp; ~cmt_kill;</font>
47598                               end
47599                               else begin
47600      1/1                          fsm_ns[INVALID] = 1'b1;
47601                               end
47602      1/1                      fsm_en = 1'b1;
47603                           end
47604                           default: begin
47605      <font color = "red">0/1     ==>              fsm_ns = {FSM_BITS{1'b0}};</font>
47606      <font color = "red">0/1     ==>              fsm_en = 1'b0;</font>
47607                           end
47608                       endcase
47609                   end
47610                   
47611                   assign valid = ~fsm_invalid;
47612                   assign cmp_mesi = ((fsm_inflight &amp; d_grant &amp; d_last &amp; notify_sb) | fsm_grantack) ? {func[FUNC_W],2'b11} : state[2:0];
47613                   assign attr_en = cmt_valid_select &amp; (fsm_invalid | fsm_speculative);
47614                   assign wdata_en = cmt_valid_select &amp; ~cmt_kill &amp; (cmt_na | cmt_wt);
47615                   assign wmask_en = wdata_en | wbf_w_grant;
47616                   assign wmask_nx = {4{cmt_valid_select &amp; ~cmt_kill}} &amp; cmt_wmask;
47617                   generate
47618                       if (XW_RATIO_LOG2 != 0) begin:gen_a_byte_lane
47619                           kv_bin2onehot #(
47620                               .N(XW_RATIO)
47621                           ) u_grn_onehot (
47622                               .out(grn_onehot),
47623                               .in(addr[GRN_LSB +:XW_RATIO_LOG2])
47624                           );
47625                           kv_bit_expand #(
47626                               .N(XW_RATIO),
47627                               .M(4)
47628                           ) u_a_byte_lane (
47629                               .out(a_byte_lane),
47630                               .in(grn_onehot)
47631                           );
47632                       end
47633                       else begin:gen_a_byte_lane_stub
47634                           assign grn_onehot = 1'b1;
47635                           assign a_byte_lane = {(DCU_DATA_WIDTH / 8){grn_onehot}};
47636                       end
47637                   endgenerate
47638                   assign addr_lo_en = ini_valid | (cmt_valid_select &amp; ~cmt_kill &amp; cmt_na);
47639                   assign addr_nx = fsm_invalid ? enq_addr[IDX_LSB - 1:0] : cmt_addr[IDX_LSB - 1:0];
47640                   assign state_en = ini_valid | prb_valid | (d_grant &amp; d_last &amp; d_opcode_grants);
47641                   assign state_nx[S_BIT] = fsm_invalid ? enq_state[S_BIT] : prb_valid ? state[S_BIT] &amp; prb_mesi[S_BIT] : d_mesi[S_BIT];
47642                   assign state_nx[E_BIT] = fsm_invalid ? enq_state[E_BIT] : prb_valid ? state[E_BIT] &amp; prb_mesi[E_BIT] : d_mesi[E_BIT];
47643                   assign state_nx[M_BIT] = fsm_invalid ? enq_state[M_BIT] : prb_valid ? state[M_BIT] &amp; prb_mesi[M_BIT] : d_mesi[M_BIT];
47644                   assign state_nx[L_BIT] = fsm_invalid ? enq_state[L_BIT] : prb_valid ? state[L_BIT] : (state[L_BIT] | func_lock) &amp; ~d_fault;
47645                   assign pending_fault_en = ini_valid | d_grant;
47646                   assign pending_fault_nx = d_fault;
47647                   assign d_fault = d_grant &amp; (d_error | pending_fault);
47648                   assign d_answered_nx = ~a_grant &amp; (d_answered | d_grant);
47649                   assign d_answered_en = a_grant | d_grant;
47650                   assign wait_for_cmt_en = wait_for_cmt_set ^ wait_for_cmt_clr;
47651                   assign wait_for_cmt_nx = wait_for_cmt_set &amp; ~wait_for_cmt_clr;
47652                   assign wait_for_cmt_set = enq_valid;
47653                   assign wait_for_cmt_clr = cmt_valid &amp; cmt_select;
47654                   always @(posedge dcu_clk) begin
47655      1/1              if (l2_ways_en) begin
47656      1/1                  l2_ways &lt;= l2_ways_nx;
47657                       end
                        MISSING_ELSE
47658                   end
47659                   
47660                   assign l2_ways_en = ini_valid | (d_grant &amp; d_last &amp; d_opcode_grantdata);
47661                   assign l2_ways_nx = fsm_invalid ? enq_l2_ways : (l2_ways &amp; ~l2_ways_mask | {2{d_l2_way}} &amp; l2_ways_mask);
47662                   kv_bin2onehot #(
47663                       .N(2)
47664                   ) u_l2_ways_sel (
47665                       .out(l2_ways_sel),
47666                       .in(addr[IDX_LSB])
47667                   );
47668                   kv_bit_expand #(
47669                       .N(2),
47670                       .M(4)
47671                   ) u_l2_ways_mask (
47672                       .out(l2_ways_mask),
47673                       .in(l2_ways_sel)
47674                   );
47675                   kv_mux_onehot #(
47676                       .N(2),
47677                       .W(4)
47678                   ) u_l2_way (
47679                       .out(l2_way),
47680                       .sel(l2_ways_sel),
47681                       .in(l2_ways)
47682                   );
47683                   assign fil_l2_ways = l2_ways_nx;
47684                   generate
47685                       if (WRITE_AROUND_SUPPORT_INT == 1) begin:gen_wbf
47686                           reg [WBF_DEPTH - 1:0] reg_wbf_index;
47687                           reg [5:3] reg_wbf_r_addr;
47688                           wire [5:3] reg_wbf_r_addr_nx;
47689                           wire reg_wbf_r_addr_en;
47690                           always @(posedge dcu_clk) begin
47691      1/1                      if (wbf_a_grant) begin
47692      <font color = "red">0/1     ==>                  reg_wbf_index &lt;= wbf_a_index;</font>
47693                               end
                        MISSING_ELSE
47694                           end
47695                   
47696                           always @(posedge dcu_clk) begin
47697      1/1                      if (reg_wbf_r_addr_en) begin
47698      <font color = "red">0/1     ==>                  reg_wbf_r_addr &lt;= reg_wbf_r_addr_nx;</font>
47699                               end
                        MISSING_ELSE
47700                           end
47701                   
47702                           assign reg_wbf_r_addr_en = (fsm_wbfw &amp; wbf_flush) | (fsm_wbff &amp; a_grant);
47703                           assign reg_wbf_r_addr_nx = (fsm_wbfw &amp; wbf_flush) ? 3'd0 : reg_wbf_r_addr + DCU_DATA_WIDTH[8:6];
47704                           assign wbf_index = reg_wbf_index;
47705                           assign wbf_a_valid = fsm_committed &amp; wbf_miss;
47706                           assign wbf_a_grant = wbf_a_valid &amp; wbf_a_ready;
47707                           assign wbf_r_valid = fsm_wbff;
47708                           assign wbf_r_addr = reg_wbf_r_addr;
47709                           assign wbf_w_valid = fsm_wbfw &amp; |wmask;
47710                           assign wbf_w_data = {4{wdata}};
47711                           assign wbf_w_addr = addr[5:4];
47712                           assign wbf_w_mask[0 +:4] = (addr[GRN_LSB +:2] == 2'd0) ? wmask : {4{1'b0}};
47713                           assign wbf_w_mask[4 +:4] = (addr[GRN_LSB +:2] == 2'd1) ? wmask : {4{1'b0}};
47714                           assign wbf_w_mask[8 +:4] = (addr[GRN_LSB +:2] == 2'd2) ? wmask : {4{1'b0}};
47715                           assign wbf_w_mask[12 +:4] = (addr[GRN_LSB +:2] == 2'd3) ? wmask : {4{1'b0}};
47716                           assign wbf_d_valid = {WBF_DEPTH{fsm_wbff &amp; a_grant &amp; a_last}} &amp; wbf_index;
47717                       end
47718                       else begin:gen_wbf_stub
47719                           assign wbf_index = {WBF_DEPTH{1'b0}};
47720                           assign wbf_a_valid = 1'b0;
47721                           assign wbf_a_grant = 1'b0;
47722                           assign wbf_r_valid = 1'b0;
47723                           assign wbf_r_addr = 3'd0;
47724                           assign wbf_w_valid = 1'b0;
47725                           assign wbf_w_data = {128{1'b0}};
47726                           assign wbf_w_addr = 2'd0;
47727                           assign wbf_w_mask = {16{1'b0}};
47728                           assign wbf_d_valid = {WBF_DEPTH{1'b0}};
47729                       end
47730                   endgenerate
47731                   assign wbf_miss = func_write &amp; ~attr_wt &amp; attr_na &amp; ~state[S_BIT] &amp; func_wbf;
47732                   kv_pma2axcache u_axcache(
47733                       .c2nc(1'b0),
47734                       .pma_mtype(attr_pma),
47735                       .arcache(arcache),
47736                       .awcache(awcache)
47737                   );
47738                   kv_mux_onehot #(
47739                       .N(5),
47740                       .W(3 + A_UW + 3 + 3 + PALEN + (DCU_DATA_WIDTH) + (DCU_DATA_WIDTH / 8))
47741                   ) u_a_msg (
47742                       .out({a_opcode,a_user,a_param,a_size,a_addr,a_data,a_mask}),
47743                       .sel(a_sel),
47744                       .in({wbn_a_opcode,wbn_a_user,wbn_a_param,wbn_a_size,wbn_a_addr,wbn_a_data,wbn_a_mask,wba_a_opcode,wba_a_user,wba_a_param,wba_a_size,wba_a_addr,wba_a_data,wba_a_mask,wt_a_opcode,wt_a_user,wt_a_param,wt_a_size,wt_a_addr,wt_a_data,wt_a_mask,lock_a_opcode,lock_a_user,lock_a_param,lock_a_size,lock_a_addr,lock_a_data,lock_a_mask,read_a_opcode,read_a_user,read_a_param,read_a_size,read_a_addr,read_a_data,read_a_mask})
47745                   );
47746                   assign attr_prot[0] = 1'b1;
47747                   assign attr_prot[1] = 1'b0;
47748                   assign attr_prot[2] = 1'b0;
47749                   assign lock_a_valid = fsm_committed &amp; ~state[S_BIT];
47750                   assign lock_a_opcode = 3'd6;
47751                   assign lock_a_param = 3'd0;
47752                   assign lock_a_size = 3'd6;
47753                   assign lock_a_addr = {addr[PALEN - 1:6],6'd0};
47754                   assign lock_a_data = {DCU_DATA_WIDTH{1'b0}};
47755                   assign lock_a_mask = {(DCU_DATA_WIDTH / 8){1'b1}};
47756                   assign lock_a_user[0 +:3] = attr_prot;
47757                   assign lock_a_user[3 +:4] = arcache;
47758                   assign lock_a_user[7] = 1'b0;
47759                   assign lock_a_user[8 +:4] = l2_way;
47760                   assign read_a_valid = fsm_committed &amp; ~state[S_BIT];
47761                   assign read_a_opcode = attr_na ? 3'd4 : 3'd6;
47762                   assign read_a_param = attr_na ? 3'd0 : state[S_BIT] ? 3'd2 : 3'd0;
47763                   assign read_a_size = attr_na ? {1'b0,1'b1,xlen64} : 3'd6;
47764                   assign read_a_addr = attr_na ? {addr[PALEN - 1:GRN_LSB],{GRN_LSB{1'b0}}} : {addr[PALEN - 1:6],6'd0};
47765                   assign read_a_data = {(DCU_DATA_WIDTH){1'b0}};
47766                   assign read_a_mask = attr_na ? a_byte_lane : {(DCU_DATA_WIDTH / 8){1'b1}};
47767                   assign read_a_user[0 +:3] = attr_prot;
47768                   assign read_a_user[3 +:4] = arcache;
47769                   assign read_a_user[7] = 1'b0;
47770                   assign read_a_user[8 +:4] = l2_way;
47771                   assign wt_a_valid = fsm_committed;
47772                   assign wt_a_opcode = 3'd1;
47773                   assign wt_a_param = 3'd0;
47774                   assign wt_a_size = {1'b0,size[1:0]};
47775                   assign wt_a_addr = addr[PALEN - 1:0];
47776                   assign wt_a_data = {XW_RATIO{wdata}};
47777                   assign wt_a_mask = {XW_RATIO{wmask}} &amp; a_byte_lane;
47778                   assign wt_a_user[0 +:3] = attr_prot;
47779                   assign wt_a_user[3 +:4] = awcache;
47780                   assign wt_a_user[7] = 1'b0;
47781                   assign wt_a_user[8 +:4] = l2_way;
47782                   assign wba_a_valid = (fsm_committed &amp; ~state[E_BIT]);
47783                   assign wba_a_opcode = 3'd6;
47784                   assign wba_a_param = state[S_BIT] ? 3'd2 : 3'd1;
47785                   assign wba_a_size = 3'd6;
47786                   assign wba_a_addr = {addr[PALEN - 1:6],6'd0};
47787                   assign wba_a_data = {(DCU_DATA_WIDTH){1'b0}};
47788                   assign wba_a_mask = {(DCU_DATA_WIDTH / 8){1'b1}};
47789                   assign wba_a_user[0 +:3] = attr_prot;
47790                   assign wba_a_user[3 +:4] = arcache;
47791                   assign wba_a_user[7] = 1'b0;
47792                   assign wba_a_user[8 +:4] = l2_way;
47793                   assign wbn_a_valid = (fsm_committed &amp; state[S_BIT] &amp; ~state[E_BIT]) | (fsm_committed &amp; ~state[S_BIT] &amp; ~func_wbf) | (fsm_wbff &amp; wbf_r_ready);
47794                   assign wbn_a_opcode = state[S_BIT] ? 3'd6 : 3'd1;
47795                   assign wbn_a_param = state[S_BIT] ? 3'd2 : 3'd0;
47796                   assign wbn_a_size = state[S_BIT] ? 3'd6 : func_wbf ? 3'd6 : {1'b0,size[1:0]};
47797                   assign wbn_a_addr = state[S_BIT] ? {addr[PALEN - 1:6],6'd0} : func_wbf ? {addr[PALEN - 1:6],6'd0} : addr[PALEN - 1:0];
47798                   assign wbn_a_data = state[S_BIT] ? {(DCU_DATA_WIDTH){1'b0}} : func_wbf ? wbf_r_data : {XW_RATIO{wdata}};
47799                   assign wbn_a_mask = state[S_BIT] ? {(DCU_DATA_WIDTH / 8){1'b1}} : func_wbf ? wbf_r_mask : {XW_RATIO{wmask}} &amp; a_byte_lane;
47800                   assign wbn_a_user[0 +:3] = attr_prot;
47801                   assign wbn_a_user[3 +:4] = state[S_BIT] ? arcache : awcache;
47802                   assign wbn_a_user[7] = 1'b0;
47803                   assign wbn_a_user[8 +:4] = l2_way;
47804                   assign a_last = fsm_committed | (fsm_wbff &amp; wbf_r_addr[5] &amp; (wbf_r_addr[4] | l2dw256) &amp; (wbf_r_addr[3] | l2dw128));
47805                   assign a_sel[A_SEL_READ] = func_read;
47806                   assign a_sel[A_SEL_LOCK] = func_lock;
47807                   assign a_sel[A_SEL_WT] = func_write &amp; attr_wt;
47808                   assign a_sel[A_SEL_WBA] = func_write &amp; ~attr_wt &amp; ~attr_na;
47809                   assign a_sel[A_SEL_WBN] = func_write &amp; ~attr_wt &amp; attr_na;
47810                   assign a_valid = (a_sel[A_SEL_READ] &amp; read_a_valid) | (a_sel[A_SEL_LOCK] &amp; lock_a_valid) | (a_sel[A_SEL_WT] &amp; wt_a_valid) | (a_sel[A_SEL_WBA] &amp; wba_a_valid) | (a_sel[A_SEL_WBN] &amp; wbn_a_valid);
47811                   wire notify_sb_wt = 1'b1;
47812                   wire notify_sb_wba = 1'b1;
47813                   wire notify_sb_wbn = state[S_BIT];
47814                   assign notify_sb = (a_sel[A_SEL_WT] &amp; notify_sb_wt) | (a_sel[A_SEL_WBA] &amp; notify_sb_wba) | (a_sel[A_SEL_WBN] &amp; notify_sb_wbn);
47815                   assign d_crit_grn = (d_offset[5] == addr[5]) &amp; ((d_offset[4] == addr[4]) | l2dw256) &amp; ((d_offset[3] == addr[3]) | l2dw128);
47816                   assign d_crit = func_read &amp; (d_crit_grn | attr_na);
47817                   assign d_fmt = fmt;
47818                   assign d_mesi[M_BIT] = ~d_fault &amp; func_write &amp; ~func_exclusive;
47819                   assign d_mesi[E_BIT] = ~d_fault &amp; ((func_write &amp; ~func_exclusive) | (d_param == 2'd0));
47820                   assign d_mesi[S_BIT] = ~d_fault;
47821                   assign cmp_idx_match = (cmp_addr[IDX_MSB:IDX_LSB] == addr[IDX_MSB:IDX_LSB]);
47822                   assign cmp_tag_match = (cmp_addr[PALEN - 1:IDX_MSB + 1] == addr[PALEN - 1:IDX_MSB + 1]);
47823                   assign same_line = cmp_idx_match &amp; cmp_tag_match;
47824                   assign same_index = cmp_idx_match &amp; ~cmp_tag_match;
47825                   assign cmp_hit = valid &amp; same_line &amp; ~(fsm_en &amp; fsm_ns[INVALID]);
47826                   assign cmp_sameidx = valid &amp; same_index &amp; ~(fsm_en &amp; fsm_ns[INVALID]);
47827                   assign cmp_changing = fil_int_valid | (fsm_inflight &amp; grantack_received) | (fsm_speculative &amp; cmt_valid_select);
47828                   assign cmp_tagw = {4{fil_int_valid &amp; cmp_idx_match}} &amp; way;
47829                   assign pending_wna = (wait_for_cmt | (|wmask)) &amp; (fsm_wbff | fsm_inflight | fsm_grantack);
47830                   assign write_error = fsm_grantack &amp; func_write &amp; pending_fault;
47831                   assign ent_speculative = fsm_speculative;
47832                   assign ent_killed = fsm_killed;
47833                   assign ent_wt = valid &amp; ~fsm_speculative &amp; attr_wt;
47834                   assign ent_na = valid &amp; ~fsm_speculative &amp; attr_na;
47835                   assign ent_na_mrg = fsm_wbfw;
47836                   assign ent_wbf = valid &amp; wbf_miss;
47837                   assign ent_wbf_cft = valid &amp; wbf_miss &amp; (fsm_committed | fsm_wbfw | pending_wna);
47838                   assign ent_write = valid &amp; ~fsm_speculative;
47839                   assign ent_write_mrg = (fsm_committed &amp; state[M_BIT]) | (func_write &amp; ~func_exclusive &amp; ~partial_filled);
47840                   assign partial_filled = ecccfg &amp; ((fsm_inflight &amp; d_answered) | fsm_grantack);
47841                   assign ent_wna_pending = (fsm_wbff | fsm_inflight) &amp; wbf_miss;
47842                   kv_cnt_onehot #(
47843                       .N(4)
47844                   ) u_grantack_fsm (
47845                       .clk(dcu_clk),
47846                       .rst_n(dcu_reset_n),
47847                       .en(grantack_fsm_en),
47848                       .up_dn(1'b1),
47849                       .load(grantack_fsm_rst),
47850                       .data(4'd1),
47851                       .cnt(grantack_fsm)
47852                   );
47853                   always @(posedge dcu_clk) begin
47854      1/1              if (e_sink_en) begin
47855      1/1                  e_sink &lt;= d_sink;
47856                       end
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod3176.html" >kv_dcu_mshr_ent</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>71</td><td>54</td><td>76.06</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>71</td><td>54</td><td>76.06</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47576
 EXPRESSION (wbf_miss &amp;&amp; ((|wmask)))
             ----1---    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47612
 EXPRESSION ((((((fsm_inflight &amp; d_grant) &amp; d_last) &amp; notify_sb) | fsm_grantack)) ? ({func[FUNC_W], 2'b11}) : state[2:0])
             ----------------------------------1---------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47639
 EXPRESSION (fsm_invalid ? enq_addr[(IDX_LSB - 1):0] : cmt_addr[(IDX_LSB - 1):0])
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47641
 EXPRESSION (fsm_invalid ? enq_state[S_BIT] : (prb_valid ? ((state[S_BIT] &amp; prb_mesi[S_BIT])) : d_mesi[S_BIT]))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47641
 SUB-EXPRESSION (prb_valid ? ((state[S_BIT] &amp; prb_mesi[S_BIT])) : d_mesi[S_BIT])
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47642
 EXPRESSION (fsm_invalid ? enq_state[E_BIT] : (prb_valid ? ((state[E_BIT] &amp; prb_mesi[E_BIT])) : d_mesi[E_BIT]))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47642
 SUB-EXPRESSION (prb_valid ? ((state[E_BIT] &amp; prb_mesi[E_BIT])) : d_mesi[E_BIT])
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47643
 EXPRESSION (fsm_invalid ? enq_state[M_BIT] : (prb_valid ? ((state[M_BIT] &amp; prb_mesi[M_BIT])) : d_mesi[M_BIT]))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47643
 SUB-EXPRESSION (prb_valid ? ((state[M_BIT] &amp; prb_mesi[M_BIT])) : d_mesi[M_BIT])
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47644
 EXPRESSION (fsm_invalid ? enq_state[L_BIT] : (prb_valid ? state[L_BIT] : (((state[L_BIT] | func_lock) &amp; (~d_fault)))))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47644
 SUB-EXPRESSION (prb_valid ? state[L_BIT] : (((state[L_BIT] | func_lock) &amp; (~d_fault))))
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47661
 EXPRESSION (fsm_invalid ? enq_l2_ways : (((l2_ways &amp; (~l2_ways_mask)) | ({2 {d_l2_way}} &amp; l2_ways_mask))))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47703
 EXPRESSION (((fsm_wbfw &amp; wbf_flush)) ? 3'b0 : ((gen_wbf.reg_wbf_r_addr + DCU_DATA_WIDTH[8:6])))
             ------------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47712
 EXPRESSION ((addr[GRN_LSB+:2] == 2'b0) ? wmask : ({4 {1'b0}}))
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47713
 EXPRESSION ((addr[GRN_LSB+:2] == 2'b1) ? wmask : ({4 {1'b0}}))
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47714
 EXPRESSION ((addr[GRN_LSB+:2] == 2'd2) ? wmask : ({4 {1'b0}}))
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47715
 EXPRESSION ((addr[GRN_LSB+:2] == 2'd3) ? wmask : ({4 {1'b0}}))
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47761
 EXPRESSION (attr_na ? 3'd4 : 3'd6)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47762
 EXPRESSION (attr_na ? 3'b0 : (state[S_BIT] ? 3'd2 : 3'b0))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47762
 SUB-EXPRESSION (state[S_BIT] ? 3'd2 : 3'b0)
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47763
 EXPRESSION (attr_na ? ({1'b0, 1'b1, xlen64}) : 3'd6)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47764
 EXPRESSION (attr_na ? ({addr[(PALEN - 1):GRN_LSB], {GRN_LSB {1'b0}}}) : ({addr[(PALEN - 1):6], 6'b0}))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47766
 EXPRESSION (attr_na ? a_byte_lane : ({(DCU_DATA_WIDTH / 8) {1'b1}}))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47784
 EXPRESSION (state[S_BIT] ? 3'd2 : 3'b1)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47794
 EXPRESSION (state[S_BIT] ? 3'd6 : 3'b1)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47795
 EXPRESSION (state[S_BIT] ? 3'd2 : 3'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47796
 EXPRESSION (state[S_BIT] ? 3'd6 : (func_wbf ? 3'd6 : ({1'b0, size[1:0]})))
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47796
 SUB-EXPRESSION (func_wbf ? 3'd6 : ({1'b0, size[1:0]}))
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47797
 EXPRESSION (state[S_BIT] ? ({addr[(PALEN - 1):6], 6'b0}) : (func_wbf ? ({addr[(PALEN - 1):6], 6'b0}) : addr[(PALEN - 1):0]))
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47797
 SUB-EXPRESSION (func_wbf ? ({addr[(PALEN - 1):6], 6'b0}) : addr[(PALEN - 1):0])
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47798
 EXPRESSION (state[S_BIT] ? ({DCU_DATA_WIDTH {1'b0}}) : (func_wbf ? wbf_r_data : ({XW_RATIO {wdata}})))
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47798
 SUB-EXPRESSION (func_wbf ? wbf_r_data : ({XW_RATIO {wdata}}))
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47799
 EXPRESSION (state[S_BIT] ? ({(DCU_DATA_WIDTH / 8) {1'b1}}) : (func_wbf ? wbf_r_mask : (({XW_RATIO {wmask}} &amp; a_byte_lane))))
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47799
 SUB-EXPRESSION (func_wbf ? wbf_r_mask : (({XW_RATIO {wmask}} &amp; a_byte_lane)))
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47801
 EXPRESSION (state[S_BIT] ? arcache : awcache)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod3176.html" >kv_dcu_mshr_ent</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">100</td>
<td class="rt">43</td>
<td class="rt">43.00 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">1524</td>
<td class="rt">592</td>
<td class="rt">38.85 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">762</td>
<td class="rt">299</td>
<td class="rt">39.24 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">762</td>
<td class="rt">293</td>
<td class="rt">38.45 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">100</td>
<td class="rt">43</td>
<td class="rt">43.00 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">1524</td>
<td class="rt">592</td>
<td class="rt">38.85 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">762</td>
<td class="rt">299</td>
<td class="rt">39.24 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">762</td>
<td class="rt">293</td>
<td class="rt">38.45 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>dcu_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[17:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[30:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_func[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_hit</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_sameidx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_changing</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_tagw[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_tagw[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_tagw[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_mesi[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>enq_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_mrg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_spec</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_id</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[17:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[30:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_state[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_state[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_way[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_way[3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[9:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[14:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[17:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_l2_ways[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_select</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_addr[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_addr[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_addr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_addr[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_addr[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_addr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_kill</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_attr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_attr[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_attr[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_attr[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_wmask[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>prb_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>prb_mesi[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_a1_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_flush</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_index[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_a_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_a_index[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_a_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_w_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_w_addr[5:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[127:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_mask[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_r_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_r_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_addr[5:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_r_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_d_valid[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>way[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>way[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>way[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>id</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>write_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_speculative</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_killed</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_wt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_na</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_na_mrg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_wbf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_wbf_cft</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_write</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_write_mrg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_wna_pending</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_param[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_param[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_opcode[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_user[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_user[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_user[11:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_addr[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_addr[15:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_addr[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_addr[17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_addr[31:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_grant</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_opcode[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_sink[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_sink[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_param[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_offset[5:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_data[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_payload</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_fault</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_crit</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_fmt[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_fmt[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_l2_way[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>e_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>e_sink[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>e_sink[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>e_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fil_int_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_int_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fil_addr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_addr[15:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_addr[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_addr[17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_addr[31:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_mesi[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_fault</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_reserve</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_exclusive</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_l2_ways[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cri_addr[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cri_addr[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cri_addr[17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cri_addr[31:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cri_nbload</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cri_prefetch</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cri_rd[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>event_miss_cnt</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>event_miss_latency</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod3176.html" >kv_dcu_mshr_ent</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: fsm_cs</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
<td>(Not included in score)</td>
</tr><tr class="s3">
<td>Transitions</td>
<td class="rt">24</td>
<td class="rt">9</td>
<td class="rt">37.50 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: fsm_cs</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>COMMITTED</td>
<td class="rt">47523</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>GRANTACK</td>
<td class="rt">47564</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>INFLIGHT</td>
<td class="rt">47551</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>INVALID</td>
<td class="rt">47543</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>KILLED</td>
<td class="rt">47522</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>SPECULATIVE</td>
<td class="rt">47519</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>TAGW</td>
<td class="rt">47548</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>WBFFLUSH</td>
<td class="rt">47556</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WBFWRITE</td>
<td class="rt">47552</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>COMMITTED->INFLIGHT</td>
<td class="rt">47551</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>COMMITTED->INVALID</td>
<td class="rt">47549</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>COMMITTED->SPECULATIVE</td>
<td class="rt">47550</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>COMMITTED->TAGW</td>
<td class="rt">47548</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>COMMITTED->WBFWRITE</td>
<td class="rt">47552</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>GRANTACK->COMMITTED</td>
<td class="rt">47571</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>GRANTACK->INVALID</td>
<td class="rt">47580</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>GRANTACK->KILLED</td>
<td class="rt">47570</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>GRANTACK->SPECULATIVE</td>
<td class="rt">47569</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>INFLIGHT->GRANTACK</td>
<td class="rt">47564</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>INVALID->COMMITTED</td>
<td class="rt">47523</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>INVALID->KILLED</td>
<td class="rt">47522</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>INVALID->SPECULATIVE</td>
<td class="rt">47519</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>KILLED->COMMITTED</td>
<td class="rt">47539</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>KILLED->INVALID</td>
<td class="rt">47543</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>KILLED->SPECULATIVE</td>
<td class="rt">47535</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPECULATIVE->COMMITTED</td>
<td class="rt">47529</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPECULATIVE->KILLED</td>
<td class="rt">47528</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>TAGW->COMMITTED</td>
<td class="rt">47591</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>TAGW->INVALID</td>
<td class="rt">47600</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>TAGW->KILLED</td>
<td class="rt">47590</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>TAGW->SPECULATIVE</td>
<td class="rt">47587</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WBFFLUSH->INFLIGHT</td>
<td class="rt">47560</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WBFWRITE->WBFFLUSH</td>
<td class="rt">47556</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod3176.html" >kv_dcu_mshr_ent</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">106</td>
<td class="rt">75</td>
<td class="rt">70.75 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">47612</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">47639</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">47641</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">47642</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">47643</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">47644</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">47661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">47761</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">47762</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">47763</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">47764</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">47766</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">47784</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">47794</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">47795</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">47796</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">47797</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">47798</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">47799</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">47801</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">47703</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">47712</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">47713</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">47714</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">47715</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">47443</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">47452</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">47461</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">47470</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">47476</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">47482</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">47488</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">47494</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">47500</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">47516</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">47655</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">47854</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">47691</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">47697</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47612      assign cmp_mesi = ((fsm_inflight & d_grant & d_last & notify_sb) | fsm_grantack) ? {func[FUNC_W],2'b11} : state[2:0];
                                                                                            <font color = "green">-1-</font>  
                                                                                            <font color = "green">==></font>  
                                                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47639      assign addr_nx = fsm_invalid ? enq_addr[IDX_LSB - 1:0] : cmt_addr[IDX_LSB - 1:0];
                                        <font color = "green">-1-</font>  
                                        <font color = "green">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47641      assign state_nx[S_BIT] = fsm_invalid ? enq_state[S_BIT] : prb_valid ? state[S_BIT] & prb_mesi[S_BIT] : d_mesi[S_BIT];
                                                <font color = "green">-1-</font>                            <font color = "red">-2-</font>   
                                                <font color = "green">==></font>                            <font color = "red">==></font>   
                                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47642      assign state_nx[E_BIT] = fsm_invalid ? enq_state[E_BIT] : prb_valid ? state[E_BIT] & prb_mesi[E_BIT] : d_mesi[E_BIT];
                                                <font color = "green">-1-</font>                            <font color = "red">-2-</font>   
                                                <font color = "green">==></font>                            <font color = "red">==></font>   
                                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47643      assign state_nx[M_BIT] = fsm_invalid ? enq_state[M_BIT] : prb_valid ? state[M_BIT] & prb_mesi[M_BIT] : d_mesi[M_BIT];
                                                <font color = "green">-1-</font>                            <font color = "red">-2-</font>   
                                                <font color = "green">==></font>                            <font color = "red">==></font>   
                                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47644      assign state_nx[L_BIT] = fsm_invalid ? enq_state[L_BIT] : prb_valid ? state[L_BIT] : (state[L_BIT] | func_lock) & ~d_fault;
                                                <font color = "green">-1-</font>                            <font color = "red">-2-</font>   
                                                <font color = "green">==></font>                            <font color = "red">==></font>   
                                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47661      assign l2_ways_nx = fsm_invalid ? enq_l2_ways : (l2_ways & ~l2_ways_mask | {2{d_l2_way}} & l2_ways_mask);
                                           <font color = "green">-1-</font>  
                                           <font color = "green">==></font>  
                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47761      assign read_a_opcode = attr_na ? 3'd4 : 3'd6;
                                          <font color = "red">-1-</font>  
                                          <font color = "red">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47762      assign read_a_param = attr_na ? 3'd0 : state[S_BIT] ? 3'd2 : 3'd0;
                                         <font color = "red">-1-</font>                   <font color = "green">-2-</font>   
                                         <font color = "red">==></font>                   <font color = "green">==></font>   
                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47763      assign read_a_size = attr_na ? {1'b0,1'b1,xlen64} : 3'd6;
                                        <font color = "red">-1-</font>  
                                        <font color = "red">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47764      assign read_a_addr = attr_na ? {addr[PALEN - 1:GRN_LSB],{GRN_LSB{1'b0}}} : {addr[PALEN - 1:6],6'd0};
                                        <font color = "red">-1-</font>  
                                        <font color = "red">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47766      assign read_a_mask = attr_na ? a_byte_lane : {(DCU_DATA_WIDTH / 8){1'b1}};
                                        <font color = "red">-1-</font>  
                                        <font color = "red">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47784      assign wba_a_param = state[S_BIT] ? 3'd2 : 3'd1;
                                             <font color = "green">-1-</font>  
                                             <font color = "green">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47794      assign wbn_a_opcode = state[S_BIT] ? 3'd6 : 3'd1;
                                              <font color = "green">-1-</font>  
                                              <font color = "green">==></font>  
                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47795      assign wbn_a_param = state[S_BIT] ? 3'd2 : 3'd0;
                                             <font color = "green">-1-</font>  
                                             <font color = "green">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47796      assign wbn_a_size = state[S_BIT] ? 3'd6 : func_wbf ? 3'd6 : {1'b0,size[1:0]};
                                            <font color = "green">-1-</font>               <font color = "red">-2-</font>   
                                            <font color = "green">==></font>               <font color = "green">==></font>   
                                                              <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47797      assign wbn_a_addr = state[S_BIT] ? {addr[PALEN - 1:6],6'd0} : func_wbf ? {addr[PALEN - 1:6],6'd0} : addr[PALEN - 1:0];
                                            <font color = "green">-1-</font>                                   <font color = "red">-2-</font>   
                                            <font color = "green">==></font>                                   <font color = "green">==></font>   
                                                                                  <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47798      assign wbn_a_data = state[S_BIT] ? {(DCU_DATA_WIDTH){1'b0}} : func_wbf ? wbf_r_data : {XW_RATIO{wdata}};
                                            <font color = "green">-1-</font>                                   <font color = "red">-2-</font>   
                                            <font color = "green">==></font>                                   <font color = "green">==></font>   
                                                                                  <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47799      assign wbn_a_mask = state[S_BIT] ? {(DCU_DATA_WIDTH / 8){1'b1}} : func_wbf ? wbf_r_mask : {XW_RATIO{wmask}} & a_byte_lane;
                                            <font color = "green">-1-</font>                                       <font color = "red">-2-</font>   
                                            <font color = "green">==></font>                                       <font color = "green">==></font>   
                                                                                      <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47801      assign wbn_a_user[3 +:4] = state[S_BIT] ? arcache : awcache;
                                                   <font color = "green">-1-</font>  
                                                   <font color = "green">==></font>  
                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47703              assign reg_wbf_r_addr_nx = (fsm_wbfw & wbf_flush) ? 3'd0 : reg_wbf_r_addr + DCU_DATA_WIDTH[8:6];
                                                                     <font color = "red">-1-</font>  
                                                                     <font color = "red">==></font>  
                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47712              assign wbf_w_mask[0 +:4] = (addr[GRN_LSB +:2] == 2'd0) ? wmask : {4{1'b0}};
                                                                          <font color = "green">-1-</font>  
                                                                          <font color = "green">==></font>  
                                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47713              assign wbf_w_mask[4 +:4] = (addr[GRN_LSB +:2] == 2'd1) ? wmask : {4{1'b0}};
                                                                          <font color = "green">-1-</font>  
                                                                          <font color = "green">==></font>  
                                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47714              assign wbf_w_mask[8 +:4] = (addr[GRN_LSB +:2] == 2'd2) ? wmask : {4{1'b0}};
                                                                          <font color = "green">-1-</font>  
                                                                          <font color = "green">==></font>  
                                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47715              assign wbf_w_mask[12 +:4] = (addr[GRN_LSB +:2] == 2'd3) ? wmask : {4{1'b0}};
                                                                           <font color = "green">-1-</font>  
                                                                           <font color = "green">==></font>  
                                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47443          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
47444              fsm_cs <= {{(FSM_BITS - 1){1'b0}},1'b1};
           <font color = "green">        ==></font>
47445          end
47446          else if (fsm_en) begin
                    <font color = "green">-2-</font>  
47447              fsm_cs <= fsm_ns;
           <font color = "green">        ==></font>
47448          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47452          if (ini_valid) begin
               <font color = "green">-1-</font>  
47453              addr[PALEN - 1:IDX_LSB] <= enq_addr[PALEN - 1:IDX_LSB];
           <font color = "green">        ==></font>
47454              id <= enq_id;
47455              way <= enq_way;
47456              func <= enq_func;
47457          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47461          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
47462              wait_for_cmt <= 1'b0;
           <font color = "green">        ==></font>
47463          end
47464          else if (wait_for_cmt_en) begin
                    <font color = "red">-2-</font>  
47465              wait_for_cmt <= wait_for_cmt_nx;
           <font color = "red">        ==></font>
47466          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47470          if (addr_lo_en) begin
               <font color = "green">-1-</font>  
47471              addr[IDX_LSB - 1:0] <= addr_nx[IDX_LSB - 1:0];
           <font color = "green">        ==></font>
47472          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47476          if (state_en) begin
               <font color = "green">-1-</font>  
47477              state <= state_nx;
           <font color = "green">        ==></font>
47478          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47482          if (pending_fault_en) begin
               <font color = "green">-1-</font>  
47483              pending_fault <= pending_fault_nx;
           <font color = "green">        ==></font>
47484          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47488          if (attr_en) begin
               <font color = "green">-1-</font>  
47489              attr <= cmt_attr;
           <font color = "green">        ==></font>
47490          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47494          if (wdata_en) begin
               <font color = "red">-1-</font>  
47495              wdata <= cmt_wdata;
           <font color = "red">        ==></font>
47496          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47500          if (wmask_en) begin
               <font color = "red">-1-</font>  
47501              wmask <= wmask_nx;
           <font color = "red">        ==></font>
47502          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47516          case (1'b1)
               <font color = "red">-1-</font>  
47517              fsm_cs[INVALID]: begin
47518                  if (enq_spec) begin
                       <font color = "green">-2-</font>  
47519                      fsm_ns[SPECULATIVE] = 1'b1;
           <font color = "green">                ==></font>
47520                  end
47521                  else begin
47522                      fsm_ns[KILLED] = cmt_kill;
           <font color = "green">                ==></font>
47523                      fsm_ns[COMMITTED] = ~cmt_kill;
47524                  end
47525                  fsm_en = enq_valid;
47526              end
47527              fsm_cs[SPECULATIVE]: begin
47528                  fsm_ns[KILLED] = cmt_kill;
           <font color = "red">            ==></font>
47529                  fsm_ns[COMMITTED] = ~cmt_kill;
47530                  fsm_en = cmt_valid_select;
47531              end
47532              fsm_cs[KILLED]: begin
47533                  if (enq_valid) begin
                       <font color = "red">-3-</font>  
47534                      if (enq_spec) begin
                           <font color = "red">-4-</font>  
47535                          fsm_ns[SPECULATIVE] = 1'b1;
           <font color = "red">                    ==></font>
47536                      end
47537                      else begin
47538                          fsm_ns[KILLED] = cmt_kill;
           <font color = "red">                    ==></font>
47539                          fsm_ns[COMMITTED] = ~cmt_kill;
47540                      end
47541                  end
47542                  else begin
47543                      fsm_ns[INVALID] = 1'b1;
           <font color = "green">                ==></font>
47544                  end
47545                  fsm_en = 1'b1;
47546              end
47547              fsm_cs[COMMITTED]: begin
47548                  fsm_ns[TAGW] = (func_unlock & unlock_ns_tagw) | (func_lock & lock_ns_tagw) | (func_write & write_ns_tagw);
           <font color = "green">            ==></font>
47549                  fsm_ns[INVALID] = (func_unlock & unlock_ns_invalid) | (func_lock & lock_ns_invalid) | (func_read & read_ns_invalid) | (func_write & write_ns_invalid) | func_null;
47550                  fsm_ns[SPECULATIVE] = (func_write & write_ns_speculative) | (func_read & read_ns_speculative);
47551                  fsm_ns[INFLIGHT] = (func_lock & lock_ns_inflight) | (func_read & read_ns_inflight) | (func_write & write_ns_inflight);
47552                  fsm_ns[WBFWRITE] = (func_write & write_ns_wbfw);
47553                  fsm_en = func_unlock | (func_lock & lock_ns_tagw & fil_int_ready) | (func_lock & lock_ns_inflight & a_ready) | (func_lock & lock_ns_invalid) | (func_read & read_ns_inflight & a_ready) | (func_read & read_ns_invalid) | (func_read & read_ns_speculative) | (func_write & write_ns_invalid) | (func_write & write_ns_speculative) | (func_write & write_ns_tagw & fil_int_ready) | (func_write & write_ns_inflight & a_ready) | (func_write & write_ns_wbfw & wbf_a_ready) | func_null;
47554              end
47555              fsm_cs[WBFWRITE]: begin
47556                  fsm_ns[WBFFLUSH] = 1'b1;
           <font color = "red">            ==></font>
47557                  fsm_en = wbf_flush;
47558              end
47559              fsm_cs[WBFFLUSH]: begin
47560                  fsm_ns[INFLIGHT] = 1'b1;
           <font color = "red">            ==></font>
47561                  fsm_en = a_grant & a_last;
47562              end
47563              fsm_cs[INFLIGHT]: begin
47564                  fsm_ns[GRANTACK] = 1'b1;
           <font color = "green">            ==></font>
47565                  fsm_en = d_grant & d_last;
47566              end
47567              fsm_cs[GRANTACK]: begin
47568                  if (wait_for_cmt) begin
                       <font color = "red">-5-</font>  
47569                      fsm_ns[SPECULATIVE] = ~cmt_valid_select;
           <font color = "red">                ==></font>
47570                      fsm_ns[KILLED] = cmt_valid_select & cmt_kill;
47571                      fsm_ns[COMMITTED] = cmt_valid_select & ~cmt_kill;
47572                  end
47573                  else if (enq_valid_spec) begin
                            <font color = "red">-6-</font>  
47574                      fsm_ns[SPECULATIVE] = 1'b1;
           <font color = "red">                ==></font>
47575                  end
47576                  else if (wbf_miss && |wmask) begin
                            <font color = "red">-7-</font>  
47577                      fsm_ns[COMMITTED] = 1'b1;
           <font color = "red">                ==></font>
47578                  end
47579                  else begin
47580                      fsm_ns[INVALID] = 1'b1;
           <font color = "green">                ==></font>
47581                  end
47582                  fsm_en = ~grantack_pending;
47583              end
47584              fsm_cs[TAGW]: begin
47585                  if (enq_valid) begin
                       <font color = "red">-8-</font>  
47586                      if (enq_spec) begin
                           <font color = "red">-9-</font>  
47587                          fsm_ns[SPECULATIVE] = 1'b1;
           <font color = "red">                    ==></font>
47588                      end
47589                      else begin
47590                          fsm_ns[KILLED] = cmt_kill;
           <font color = "red">                    ==></font>
47591                          fsm_ns[COMMITTED] = ~cmt_kill;
47592                      end
47593                  end
47594                  else if (wait_for_cmt) begin
                            <font color = "red">-10-</font>  
47595                      fsm_ns[SPECULATIVE] = ~cmt_valid_select;
           <font color = "red">                ==></font>
47596                      fsm_ns[KILLED] = cmt_valid_select & cmt_kill;
47597                      fsm_ns[COMMITTED] = cmt_valid_select & ~cmt_kill;
47598                  end
47599                  else begin
47600                      fsm_ns[INVALID] = 1'b1;
           <font color = "green">                ==></font>
47601                  end
47602                  fsm_en = 1'b1;
47603              end
47604              default: begin
47605                  fsm_ns = {FSM_BITS{1'b0}};
           <font color = "red">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>fsm_cs[INVALID] </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[INVALID] </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[SPECULATIVE] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[KILLED] </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[KILLED] </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[KILLED] </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[COMMITTED] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[WBFWRITE] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[WBFFLUSH] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[INFLIGHT] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[GRANTACK] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[GRANTACK] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[GRANTACK] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[GRANTACK] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[TAGW] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[TAGW] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[TAGW] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[TAGW] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47655          if (l2_ways_en) begin
               <font color = "green">-1-</font>  
47656              l2_ways <= l2_ways_nx;
           <font color = "green">        ==></font>
47657          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47854          if (e_sink_en) begin
               <font color = "green">-1-</font>  
47855              e_sink <= d_sink;
           <font color = "green">        ==></font>
47856          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47691                  if (wbf_a_grant) begin
                       <font color = "red">-1-</font>  
47692                      reg_wbf_index <= wbf_a_index;
           <font color = "red">                ==></font>
47693                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47697                  if (reg_wbf_r_addr_en) begin
                       <font color = "red">-1-</font>  
47698                      reg_wbf_r_addr <= reg_wbf_r_addr_nx;
           <font color = "red">                ==></font>
47699                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_234950'>
<a name="inst_tag_234950_Line"></a>
<b>Line Coverage for Instance : <a href="mod3176.html#inst_tag_234950" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_mshr.gen_ent[3].u_mshr_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s2"><td class="lf">TOTAL</td><td></td><td>85</td><td>24</td><td>28.24</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>47443</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>47452</td><td>5</td><td>1</td><td>20.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>47461</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>47470</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>47476</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>47482</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>47488</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>47494</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>47500</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>47515</td><td>52</td><td>7</td><td>13.46</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>47655</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>47691</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>47697</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>47854</td><td>2</td><td>1</td><td>50.00</td></tr>
</table>
<pre class="code"><br clear=all>
47442                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
47443      1/1              if (!dcu_reset_n) begin
47444      1/1                  fsm_cs &lt;= {{(FSM_BITS - 1){1'b0}},1'b1};
47445                       end
47446      1/1              else if (fsm_en) begin
47447      <font color = "red">0/1     ==>          fsm_cs &lt;= fsm_ns;</font>
47448                       end
                        MISSING_ELSE
47449                   end
47450                   
47451                   always @(posedge dcu_clk) begin
47452      1/1              if (ini_valid) begin
47453      <font color = "red">0/1     ==>          addr[PALEN - 1:IDX_LSB] &lt;= enq_addr[PALEN - 1:IDX_LSB];</font>
47454      <font color = "red">0/1     ==>          id &lt;= enq_id;</font>
47455      <font color = "red">0/1     ==>          way &lt;= enq_way;</font>
47456      <font color = "red">0/1     ==>          func &lt;= enq_func;</font>
47457                       end
                        MISSING_ELSE
47458                   end
47459                   
47460                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
47461      1/1              if (!dcu_reset_n) begin
47462      1/1                  wait_for_cmt &lt;= 1'b0;
47463                       end
47464      1/1              else if (wait_for_cmt_en) begin
47465      <font color = "red">0/1     ==>          wait_for_cmt &lt;= wait_for_cmt_nx;</font>
47466                       end
                        MISSING_ELSE
47467                   end
47468                   
47469                   always @(posedge dcu_clk) begin
47470      1/1              if (addr_lo_en) begin
47471      <font color = "red">0/1     ==>          addr[IDX_LSB - 1:0] &lt;= addr_nx[IDX_LSB - 1:0];</font>
47472                       end
                        MISSING_ELSE
47473                   end
47474                   
47475                   always @(posedge dcu_clk) begin
47476      1/1              if (state_en) begin
47477      <font color = "red">0/1     ==>          state &lt;= state_nx;</font>
47478                       end
                        MISSING_ELSE
47479                   end
47480                   
47481                   always @(posedge dcu_clk) begin
47482      1/1              if (pending_fault_en) begin
47483      <font color = "red">0/1     ==>          pending_fault &lt;= pending_fault_nx;</font>
47484                       end
                        MISSING_ELSE
47485                   end
47486                   
47487                   always @(posedge dcu_clk) begin
47488      1/1              if (attr_en) begin
47489      <font color = "red">0/1     ==>          attr &lt;= cmt_attr;</font>
47490                       end
                        MISSING_ELSE
47491                   end
47492                   
47493                   always @(posedge dcu_clk) begin
47494      1/1              if (wdata_en) begin
47495      <font color = "red">0/1     ==>          wdata &lt;= cmt_wdata;</font>
47496                       end
                        MISSING_ELSE
47497                   end
47498                   
47499                   always @(posedge dcu_clk) begin
47500      1/1              if (wmask_en) begin
47501      <font color = "red">0/1     ==>          wmask &lt;= wmask_nx;</font>
47502                       end
                        MISSING_ELSE
47503                   end
47504                   
47505                   kv_dff_gen #(
47506                       .EXPRESSION(DCACHE_ECC_TYPE_INT == 2),
47507                       .W(1)
47508                   ) u_d_answered (
47509                       .clk(dcu_clk),
47510                       .en(d_answered_en),
47511                       .d(d_answered_nx),
47512                       .q(d_answered)
47513                   );
47514                   always @* begin
47515      1/1              fsm_ns = {FSM_BITS{1'b0}};
47516      1/1              case (1'b1)
47517                           fsm_cs[INVALID]: begin
47518      1/1                      if (enq_spec) begin
47519      1/1                          fsm_ns[SPECULATIVE] = 1'b1;
47520                               end
47521                               else begin
47522      1/1                          fsm_ns[KILLED] = cmt_kill;
47523      1/1                          fsm_ns[COMMITTED] = ~cmt_kill;
47524                               end
47525      1/1                      fsm_en = enq_valid;
47526                           end
47527                           fsm_cs[SPECULATIVE]: begin
47528      <font color = "red">0/1     ==>              fsm_ns[KILLED] = cmt_kill;</font>
47529      <font color = "red">0/1     ==>              fsm_ns[COMMITTED] = ~cmt_kill;</font>
47530      <font color = "red">0/1     ==>              fsm_en = cmt_valid_select;</font>
47531                           end
47532                           fsm_cs[KILLED]: begin
47533      <font color = "red">0/1     ==>              if (enq_valid) begin</font>
47534      <font color = "red">0/1     ==>                  if (enq_spec) begin</font>
47535      <font color = "red">0/1     ==>                      fsm_ns[SPECULATIVE] = 1'b1;</font>
47536                                   end
47537                                   else begin
47538      <font color = "red">0/1     ==>                      fsm_ns[KILLED] = cmt_kill;</font>
47539      <font color = "red">0/1     ==>                      fsm_ns[COMMITTED] = ~cmt_kill;</font>
47540                                   end
47541                               end
47542                               else begin
47543      <font color = "red">0/1     ==>                  fsm_ns[INVALID] = 1'b1;</font>
47544                               end
47545      <font color = "red">0/1     ==>              fsm_en = 1'b1;</font>
47546                           end
47547                           fsm_cs[COMMITTED]: begin
47548      <font color = "red">0/1     ==>              fsm_ns[TAGW] = (func_unlock &amp; unlock_ns_tagw) | (func_lock &amp; lock_ns_tagw) | (func_write &amp; write_ns_tagw);</font>
47549      <font color = "red">0/1     ==>              fsm_ns[INVALID] = (func_unlock &amp; unlock_ns_invalid) | (func_lock &amp; lock_ns_invalid) | (func_read &amp; read_ns_invalid) | (func_write &amp; write_ns_invalid) | func_null;</font>
47550      <font color = "red">0/1     ==>              fsm_ns[SPECULATIVE] = (func_write &amp; write_ns_speculative) | (func_read &amp; read_ns_speculative);</font>
47551      <font color = "red">0/1     ==>              fsm_ns[INFLIGHT] = (func_lock &amp; lock_ns_inflight) | (func_read &amp; read_ns_inflight) | (func_write &amp; write_ns_inflight);</font>
47552      <font color = "red">0/1     ==>              fsm_ns[WBFWRITE] = (func_write &amp; write_ns_wbfw);</font>
47553      <font color = "red">0/1     ==>              fsm_en = func_unlock | (func_lock &amp; lock_ns_tagw &amp; fil_int_ready) | (func_lock &amp; lock_ns_inflight &amp; a_ready) | (func_lock &amp; lock_ns_invalid) | (func_read &amp; read_ns_inflight &amp; a_ready) | (func_read &amp; read_ns_invalid) | (func_read &amp; read_ns_speculative) | (func_write &amp; write_ns_invalid) | (func_write &amp; write_ns_speculative) | (func_write &amp; write_ns_tagw &amp; fil_int_ready) | (func_write &amp; write_ns_inflight &amp; a_ready) | (func_write &amp; write_ns_wbfw &amp; wbf_a_ready) | func_null;</font>
47554                           end
47555                           fsm_cs[WBFWRITE]: begin
47556      <font color = "red">0/1     ==>              fsm_ns[WBFFLUSH] = 1'b1;</font>
47557      <font color = "red">0/1     ==>              fsm_en = wbf_flush;</font>
47558                           end
47559                           fsm_cs[WBFFLUSH]: begin
47560      <font color = "red">0/1     ==>              fsm_ns[INFLIGHT] = 1'b1;</font>
47561      <font color = "red">0/1     ==>              fsm_en = a_grant &amp; a_last;</font>
47562                           end
47563                           fsm_cs[INFLIGHT]: begin
47564      <font color = "red">0/1     ==>              fsm_ns[GRANTACK] = 1'b1;</font>
47565      <font color = "red">0/1     ==>              fsm_en = d_grant &amp; d_last;</font>
47566                           end
47567                           fsm_cs[GRANTACK]: begin
47568      <font color = "red">0/1     ==>              if (wait_for_cmt) begin</font>
47569      <font color = "red">0/1     ==>                  fsm_ns[SPECULATIVE] = ~cmt_valid_select;</font>
47570      <font color = "red">0/1     ==>                  fsm_ns[KILLED] = cmt_valid_select &amp; cmt_kill;</font>
47571      <font color = "red">0/1     ==>                  fsm_ns[COMMITTED] = cmt_valid_select &amp; ~cmt_kill;</font>
47572                               end
47573      <font color = "red">0/1     ==>              else if (enq_valid_spec) begin</font>
47574      <font color = "red">0/1     ==>                  fsm_ns[SPECULATIVE] = 1'b1;</font>
47575                               end
47576      <font color = "red">0/1     ==>              else if (wbf_miss &amp;&amp; |wmask) begin</font>
47577      <font color = "red">0/1     ==>                  fsm_ns[COMMITTED] = 1'b1;</font>
47578                               end
47579                               else begin
47580      <font color = "red">0/1     ==>                  fsm_ns[INVALID] = 1'b1;</font>
47581                               end
47582      <font color = "red">0/1     ==>              fsm_en = ~grantack_pending;</font>
47583                           end
47584                           fsm_cs[TAGW]: begin
47585      <font color = "red">0/1     ==>              if (enq_valid) begin</font>
47586      <font color = "red">0/1     ==>                  if (enq_spec) begin</font>
47587      <font color = "red">0/1     ==>                      fsm_ns[SPECULATIVE] = 1'b1;</font>
47588                                   end
47589                                   else begin
47590      <font color = "red">0/1     ==>                      fsm_ns[KILLED] = cmt_kill;</font>
47591      <font color = "red">0/1     ==>                      fsm_ns[COMMITTED] = ~cmt_kill;</font>
47592                                   end
47593                               end
47594      <font color = "red">0/1     ==>              else if (wait_for_cmt) begin</font>
47595      <font color = "red">0/1     ==>                  fsm_ns[SPECULATIVE] = ~cmt_valid_select;</font>
47596      <font color = "red">0/1     ==>                  fsm_ns[KILLED] = cmt_valid_select &amp; cmt_kill;</font>
47597      <font color = "red">0/1     ==>                  fsm_ns[COMMITTED] = cmt_valid_select &amp; ~cmt_kill;</font>
47598                               end
47599                               else begin
47600      <font color = "red">0/1     ==>                  fsm_ns[INVALID] = 1'b1;</font>
47601                               end
47602      <font color = "red">0/1     ==>              fsm_en = 1'b1;</font>
47603                           end
47604                           default: begin
47605      <font color = "red">0/1     ==>              fsm_ns = {FSM_BITS{1'b0}};</font>
47606      <font color = "red">0/1     ==>              fsm_en = 1'b0;</font>
47607                           end
47608                       endcase
47609                   end
47610                   
47611                   assign valid = ~fsm_invalid;
47612                   assign cmp_mesi = ((fsm_inflight &amp; d_grant &amp; d_last &amp; notify_sb) | fsm_grantack) ? {func[FUNC_W],2'b11} : state[2:0];
47613                   assign attr_en = cmt_valid_select &amp; (fsm_invalid | fsm_speculative);
47614                   assign wdata_en = cmt_valid_select &amp; ~cmt_kill &amp; (cmt_na | cmt_wt);
47615                   assign wmask_en = wdata_en | wbf_w_grant;
47616                   assign wmask_nx = {4{cmt_valid_select &amp; ~cmt_kill}} &amp; cmt_wmask;
47617                   generate
47618                       if (XW_RATIO_LOG2 != 0) begin:gen_a_byte_lane
47619                           kv_bin2onehot #(
47620                               .N(XW_RATIO)
47621                           ) u_grn_onehot (
47622                               .out(grn_onehot),
47623                               .in(addr[GRN_LSB +:XW_RATIO_LOG2])
47624                           );
47625                           kv_bit_expand #(
47626                               .N(XW_RATIO),
47627                               .M(4)
47628                           ) u_a_byte_lane (
47629                               .out(a_byte_lane),
47630                               .in(grn_onehot)
47631                           );
47632                       end
47633                       else begin:gen_a_byte_lane_stub
47634                           assign grn_onehot = 1'b1;
47635                           assign a_byte_lane = {(DCU_DATA_WIDTH / 8){grn_onehot}};
47636                       end
47637                   endgenerate
47638                   assign addr_lo_en = ini_valid | (cmt_valid_select &amp; ~cmt_kill &amp; cmt_na);
47639                   assign addr_nx = fsm_invalid ? enq_addr[IDX_LSB - 1:0] : cmt_addr[IDX_LSB - 1:0];
47640                   assign state_en = ini_valid | prb_valid | (d_grant &amp; d_last &amp; d_opcode_grants);
47641                   assign state_nx[S_BIT] = fsm_invalid ? enq_state[S_BIT] : prb_valid ? state[S_BIT] &amp; prb_mesi[S_BIT] : d_mesi[S_BIT];
47642                   assign state_nx[E_BIT] = fsm_invalid ? enq_state[E_BIT] : prb_valid ? state[E_BIT] &amp; prb_mesi[E_BIT] : d_mesi[E_BIT];
47643                   assign state_nx[M_BIT] = fsm_invalid ? enq_state[M_BIT] : prb_valid ? state[M_BIT] &amp; prb_mesi[M_BIT] : d_mesi[M_BIT];
47644                   assign state_nx[L_BIT] = fsm_invalid ? enq_state[L_BIT] : prb_valid ? state[L_BIT] : (state[L_BIT] | func_lock) &amp; ~d_fault;
47645                   assign pending_fault_en = ini_valid | d_grant;
47646                   assign pending_fault_nx = d_fault;
47647                   assign d_fault = d_grant &amp; (d_error | pending_fault);
47648                   assign d_answered_nx = ~a_grant &amp; (d_answered | d_grant);
47649                   assign d_answered_en = a_grant | d_grant;
47650                   assign wait_for_cmt_en = wait_for_cmt_set ^ wait_for_cmt_clr;
47651                   assign wait_for_cmt_nx = wait_for_cmt_set &amp; ~wait_for_cmt_clr;
47652                   assign wait_for_cmt_set = enq_valid;
47653                   assign wait_for_cmt_clr = cmt_valid &amp; cmt_select;
47654                   always @(posedge dcu_clk) begin
47655      1/1              if (l2_ways_en) begin
47656      <font color = "red">0/1     ==>          l2_ways &lt;= l2_ways_nx;</font>
47657                       end
                        MISSING_ELSE
47658                   end
47659                   
47660                   assign l2_ways_en = ini_valid | (d_grant &amp; d_last &amp; d_opcode_grantdata);
47661                   assign l2_ways_nx = fsm_invalid ? enq_l2_ways : (l2_ways &amp; ~l2_ways_mask | {2{d_l2_way}} &amp; l2_ways_mask);
47662                   kv_bin2onehot #(
47663                       .N(2)
47664                   ) u_l2_ways_sel (
47665                       .out(l2_ways_sel),
47666                       .in(addr[IDX_LSB])
47667                   );
47668                   kv_bit_expand #(
47669                       .N(2),
47670                       .M(4)
47671                   ) u_l2_ways_mask (
47672                       .out(l2_ways_mask),
47673                       .in(l2_ways_sel)
47674                   );
47675                   kv_mux_onehot #(
47676                       .N(2),
47677                       .W(4)
47678                   ) u_l2_way (
47679                       .out(l2_way),
47680                       .sel(l2_ways_sel),
47681                       .in(l2_ways)
47682                   );
47683                   assign fil_l2_ways = l2_ways_nx;
47684                   generate
47685                       if (WRITE_AROUND_SUPPORT_INT == 1) begin:gen_wbf
47686                           reg [WBF_DEPTH - 1:0] reg_wbf_index;
47687                           reg [5:3] reg_wbf_r_addr;
47688                           wire [5:3] reg_wbf_r_addr_nx;
47689                           wire reg_wbf_r_addr_en;
47690                           always @(posedge dcu_clk) begin
47691      1/1                      if (wbf_a_grant) begin
47692      <font color = "red">0/1     ==>                  reg_wbf_index &lt;= wbf_a_index;</font>
47693                               end
                        MISSING_ELSE
47694                           end
47695                   
47696                           always @(posedge dcu_clk) begin
47697      1/1                      if (reg_wbf_r_addr_en) begin
47698      <font color = "red">0/1     ==>                  reg_wbf_r_addr &lt;= reg_wbf_r_addr_nx;</font>
47699                               end
                        MISSING_ELSE
47700                           end
47701                   
47702                           assign reg_wbf_r_addr_en = (fsm_wbfw &amp; wbf_flush) | (fsm_wbff &amp; a_grant);
47703                           assign reg_wbf_r_addr_nx = (fsm_wbfw &amp; wbf_flush) ? 3'd0 : reg_wbf_r_addr + DCU_DATA_WIDTH[8:6];
47704                           assign wbf_index = reg_wbf_index;
47705                           assign wbf_a_valid = fsm_committed &amp; wbf_miss;
47706                           assign wbf_a_grant = wbf_a_valid &amp; wbf_a_ready;
47707                           assign wbf_r_valid = fsm_wbff;
47708                           assign wbf_r_addr = reg_wbf_r_addr;
47709                           assign wbf_w_valid = fsm_wbfw &amp; |wmask;
47710                           assign wbf_w_data = {4{wdata}};
47711                           assign wbf_w_addr = addr[5:4];
47712                           assign wbf_w_mask[0 +:4] = (addr[GRN_LSB +:2] == 2'd0) ? wmask : {4{1'b0}};
47713                           assign wbf_w_mask[4 +:4] = (addr[GRN_LSB +:2] == 2'd1) ? wmask : {4{1'b0}};
47714                           assign wbf_w_mask[8 +:4] = (addr[GRN_LSB +:2] == 2'd2) ? wmask : {4{1'b0}};
47715                           assign wbf_w_mask[12 +:4] = (addr[GRN_LSB +:2] == 2'd3) ? wmask : {4{1'b0}};
47716                           assign wbf_d_valid = {WBF_DEPTH{fsm_wbff &amp; a_grant &amp; a_last}} &amp; wbf_index;
47717                       end
47718                       else begin:gen_wbf_stub
47719                           assign wbf_index = {WBF_DEPTH{1'b0}};
47720                           assign wbf_a_valid = 1'b0;
47721                           assign wbf_a_grant = 1'b0;
47722                           assign wbf_r_valid = 1'b0;
47723                           assign wbf_r_addr = 3'd0;
47724                           assign wbf_w_valid = 1'b0;
47725                           assign wbf_w_data = {128{1'b0}};
47726                           assign wbf_w_addr = 2'd0;
47727                           assign wbf_w_mask = {16{1'b0}};
47728                           assign wbf_d_valid = {WBF_DEPTH{1'b0}};
47729                       end
47730                   endgenerate
47731                   assign wbf_miss = func_write &amp; ~attr_wt &amp; attr_na &amp; ~state[S_BIT] &amp; func_wbf;
47732                   kv_pma2axcache u_axcache(
47733                       .c2nc(1'b0),
47734                       .pma_mtype(attr_pma),
47735                       .arcache(arcache),
47736                       .awcache(awcache)
47737                   );
47738                   kv_mux_onehot #(
47739                       .N(5),
47740                       .W(3 + A_UW + 3 + 3 + PALEN + (DCU_DATA_WIDTH) + (DCU_DATA_WIDTH / 8))
47741                   ) u_a_msg (
47742                       .out({a_opcode,a_user,a_param,a_size,a_addr,a_data,a_mask}),
47743                       .sel(a_sel),
47744                       .in({wbn_a_opcode,wbn_a_user,wbn_a_param,wbn_a_size,wbn_a_addr,wbn_a_data,wbn_a_mask,wba_a_opcode,wba_a_user,wba_a_param,wba_a_size,wba_a_addr,wba_a_data,wba_a_mask,wt_a_opcode,wt_a_user,wt_a_param,wt_a_size,wt_a_addr,wt_a_data,wt_a_mask,lock_a_opcode,lock_a_user,lock_a_param,lock_a_size,lock_a_addr,lock_a_data,lock_a_mask,read_a_opcode,read_a_user,read_a_param,read_a_size,read_a_addr,read_a_data,read_a_mask})
47745                   );
47746                   assign attr_prot[0] = 1'b1;
47747                   assign attr_prot[1] = 1'b0;
47748                   assign attr_prot[2] = 1'b0;
47749                   assign lock_a_valid = fsm_committed &amp; ~state[S_BIT];
47750                   assign lock_a_opcode = 3'd6;
47751                   assign lock_a_param = 3'd0;
47752                   assign lock_a_size = 3'd6;
47753                   assign lock_a_addr = {addr[PALEN - 1:6],6'd0};
47754                   assign lock_a_data = {DCU_DATA_WIDTH{1'b0}};
47755                   assign lock_a_mask = {(DCU_DATA_WIDTH / 8){1'b1}};
47756                   assign lock_a_user[0 +:3] = attr_prot;
47757                   assign lock_a_user[3 +:4] = arcache;
47758                   assign lock_a_user[7] = 1'b0;
47759                   assign lock_a_user[8 +:4] = l2_way;
47760                   assign read_a_valid = fsm_committed &amp; ~state[S_BIT];
47761                   assign read_a_opcode = attr_na ? 3'd4 : 3'd6;
47762                   assign read_a_param = attr_na ? 3'd0 : state[S_BIT] ? 3'd2 : 3'd0;
47763                   assign read_a_size = attr_na ? {1'b0,1'b1,xlen64} : 3'd6;
47764                   assign read_a_addr = attr_na ? {addr[PALEN - 1:GRN_LSB],{GRN_LSB{1'b0}}} : {addr[PALEN - 1:6],6'd0};
47765                   assign read_a_data = {(DCU_DATA_WIDTH){1'b0}};
47766                   assign read_a_mask = attr_na ? a_byte_lane : {(DCU_DATA_WIDTH / 8){1'b1}};
47767                   assign read_a_user[0 +:3] = attr_prot;
47768                   assign read_a_user[3 +:4] = arcache;
47769                   assign read_a_user[7] = 1'b0;
47770                   assign read_a_user[8 +:4] = l2_way;
47771                   assign wt_a_valid = fsm_committed;
47772                   assign wt_a_opcode = 3'd1;
47773                   assign wt_a_param = 3'd0;
47774                   assign wt_a_size = {1'b0,size[1:0]};
47775                   assign wt_a_addr = addr[PALEN - 1:0];
47776                   assign wt_a_data = {XW_RATIO{wdata}};
47777                   assign wt_a_mask = {XW_RATIO{wmask}} &amp; a_byte_lane;
47778                   assign wt_a_user[0 +:3] = attr_prot;
47779                   assign wt_a_user[3 +:4] = awcache;
47780                   assign wt_a_user[7] = 1'b0;
47781                   assign wt_a_user[8 +:4] = l2_way;
47782                   assign wba_a_valid = (fsm_committed &amp; ~state[E_BIT]);
47783                   assign wba_a_opcode = 3'd6;
47784                   assign wba_a_param = state[S_BIT] ? 3'd2 : 3'd1;
47785                   assign wba_a_size = 3'd6;
47786                   assign wba_a_addr = {addr[PALEN - 1:6],6'd0};
47787                   assign wba_a_data = {(DCU_DATA_WIDTH){1'b0}};
47788                   assign wba_a_mask = {(DCU_DATA_WIDTH / 8){1'b1}};
47789                   assign wba_a_user[0 +:3] = attr_prot;
47790                   assign wba_a_user[3 +:4] = arcache;
47791                   assign wba_a_user[7] = 1'b0;
47792                   assign wba_a_user[8 +:4] = l2_way;
47793                   assign wbn_a_valid = (fsm_committed &amp; state[S_BIT] &amp; ~state[E_BIT]) | (fsm_committed &amp; ~state[S_BIT] &amp; ~func_wbf) | (fsm_wbff &amp; wbf_r_ready);
47794                   assign wbn_a_opcode = state[S_BIT] ? 3'd6 : 3'd1;
47795                   assign wbn_a_param = state[S_BIT] ? 3'd2 : 3'd0;
47796                   assign wbn_a_size = state[S_BIT] ? 3'd6 : func_wbf ? 3'd6 : {1'b0,size[1:0]};
47797                   assign wbn_a_addr = state[S_BIT] ? {addr[PALEN - 1:6],6'd0} : func_wbf ? {addr[PALEN - 1:6],6'd0} : addr[PALEN - 1:0];
47798                   assign wbn_a_data = state[S_BIT] ? {(DCU_DATA_WIDTH){1'b0}} : func_wbf ? wbf_r_data : {XW_RATIO{wdata}};
47799                   assign wbn_a_mask = state[S_BIT] ? {(DCU_DATA_WIDTH / 8){1'b1}} : func_wbf ? wbf_r_mask : {XW_RATIO{wmask}} &amp; a_byte_lane;
47800                   assign wbn_a_user[0 +:3] = attr_prot;
47801                   assign wbn_a_user[3 +:4] = state[S_BIT] ? arcache : awcache;
47802                   assign wbn_a_user[7] = 1'b0;
47803                   assign wbn_a_user[8 +:4] = l2_way;
47804                   assign a_last = fsm_committed | (fsm_wbff &amp; wbf_r_addr[5] &amp; (wbf_r_addr[4] | l2dw256) &amp; (wbf_r_addr[3] | l2dw128));
47805                   assign a_sel[A_SEL_READ] = func_read;
47806                   assign a_sel[A_SEL_LOCK] = func_lock;
47807                   assign a_sel[A_SEL_WT] = func_write &amp; attr_wt;
47808                   assign a_sel[A_SEL_WBA] = func_write &amp; ~attr_wt &amp; ~attr_na;
47809                   assign a_sel[A_SEL_WBN] = func_write &amp; ~attr_wt &amp; attr_na;
47810                   assign a_valid = (a_sel[A_SEL_READ] &amp; read_a_valid) | (a_sel[A_SEL_LOCK] &amp; lock_a_valid) | (a_sel[A_SEL_WT] &amp; wt_a_valid) | (a_sel[A_SEL_WBA] &amp; wba_a_valid) | (a_sel[A_SEL_WBN] &amp; wbn_a_valid);
47811                   wire notify_sb_wt = 1'b1;
47812                   wire notify_sb_wba = 1'b1;
47813                   wire notify_sb_wbn = state[S_BIT];
47814                   assign notify_sb = (a_sel[A_SEL_WT] &amp; notify_sb_wt) | (a_sel[A_SEL_WBA] &amp; notify_sb_wba) | (a_sel[A_SEL_WBN] &amp; notify_sb_wbn);
47815                   assign d_crit_grn = (d_offset[5] == addr[5]) &amp; ((d_offset[4] == addr[4]) | l2dw256) &amp; ((d_offset[3] == addr[3]) | l2dw128);
47816                   assign d_crit = func_read &amp; (d_crit_grn | attr_na);
47817                   assign d_fmt = fmt;
47818                   assign d_mesi[M_BIT] = ~d_fault &amp; func_write &amp; ~func_exclusive;
47819                   assign d_mesi[E_BIT] = ~d_fault &amp; ((func_write &amp; ~func_exclusive) | (d_param == 2'd0));
47820                   assign d_mesi[S_BIT] = ~d_fault;
47821                   assign cmp_idx_match = (cmp_addr[IDX_MSB:IDX_LSB] == addr[IDX_MSB:IDX_LSB]);
47822                   assign cmp_tag_match = (cmp_addr[PALEN - 1:IDX_MSB + 1] == addr[PALEN - 1:IDX_MSB + 1]);
47823                   assign same_line = cmp_idx_match &amp; cmp_tag_match;
47824                   assign same_index = cmp_idx_match &amp; ~cmp_tag_match;
47825                   assign cmp_hit = valid &amp; same_line &amp; ~(fsm_en &amp; fsm_ns[INVALID]);
47826                   assign cmp_sameidx = valid &amp; same_index &amp; ~(fsm_en &amp; fsm_ns[INVALID]);
47827                   assign cmp_changing = fil_int_valid | (fsm_inflight &amp; grantack_received) | (fsm_speculative &amp; cmt_valid_select);
47828                   assign cmp_tagw = {4{fil_int_valid &amp; cmp_idx_match}} &amp; way;
47829                   assign pending_wna = (wait_for_cmt | (|wmask)) &amp; (fsm_wbff | fsm_inflight | fsm_grantack);
47830                   assign write_error = fsm_grantack &amp; func_write &amp; pending_fault;
47831                   assign ent_speculative = fsm_speculative;
47832                   assign ent_killed = fsm_killed;
47833                   assign ent_wt = valid &amp; ~fsm_speculative &amp; attr_wt;
47834                   assign ent_na = valid &amp; ~fsm_speculative &amp; attr_na;
47835                   assign ent_na_mrg = fsm_wbfw;
47836                   assign ent_wbf = valid &amp; wbf_miss;
47837                   assign ent_wbf_cft = valid &amp; wbf_miss &amp; (fsm_committed | fsm_wbfw | pending_wna);
47838                   assign ent_write = valid &amp; ~fsm_speculative;
47839                   assign ent_write_mrg = (fsm_committed &amp; state[M_BIT]) | (func_write &amp; ~func_exclusive &amp; ~partial_filled);
47840                   assign partial_filled = ecccfg &amp; ((fsm_inflight &amp; d_answered) | fsm_grantack);
47841                   assign ent_wna_pending = (fsm_wbff | fsm_inflight) &amp; wbf_miss;
47842                   kv_cnt_onehot #(
47843                       .N(4)
47844                   ) u_grantack_fsm (
47845                       .clk(dcu_clk),
47846                       .rst_n(dcu_reset_n),
47847                       .en(grantack_fsm_en),
47848                       .up_dn(1'b1),
47849                       .load(grantack_fsm_rst),
47850                       .data(4'd1),
47851                       .cnt(grantack_fsm)
47852                   );
47853                   always @(posedge dcu_clk) begin
47854      1/1              if (e_sink_en) begin
47855      <font color = "red">0/1     ==>          e_sink &lt;= d_sink;</font>
47856                       end
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_234950_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod3176.html#inst_tag_234950" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_mshr.gen_ent[3].u_mshr_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>71</td><td>8</td><td>11.27</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>71</td><td>8</td><td>11.27</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47576
 EXPRESSION (wbf_miss &amp;&amp; ((|wmask)))
             ----1---    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47612
 EXPRESSION ((((((fsm_inflight &amp; d_grant) &amp; d_last) &amp; notify_sb) | fsm_grantack)) ? ({func[FUNC_W], 2'b11}) : state[2:0])
             ----------------------------------1---------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47639
 EXPRESSION (fsm_invalid ? enq_addr[(IDX_LSB - 1):0] : cmt_addr[(IDX_LSB - 1):0])
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47641
 EXPRESSION (fsm_invalid ? enq_state[S_BIT] : (prb_valid ? ((state[S_BIT] &amp; prb_mesi[S_BIT])) : d_mesi[S_BIT]))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47641
 SUB-EXPRESSION (prb_valid ? ((state[S_BIT] &amp; prb_mesi[S_BIT])) : d_mesi[S_BIT])
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47642
 EXPRESSION (fsm_invalid ? enq_state[E_BIT] : (prb_valid ? ((state[E_BIT] &amp; prb_mesi[E_BIT])) : d_mesi[E_BIT]))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47642
 SUB-EXPRESSION (prb_valid ? ((state[E_BIT] &amp; prb_mesi[E_BIT])) : d_mesi[E_BIT])
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47643
 EXPRESSION (fsm_invalid ? enq_state[M_BIT] : (prb_valid ? ((state[M_BIT] &amp; prb_mesi[M_BIT])) : d_mesi[M_BIT]))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47643
 SUB-EXPRESSION (prb_valid ? ((state[M_BIT] &amp; prb_mesi[M_BIT])) : d_mesi[M_BIT])
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47644
 EXPRESSION (fsm_invalid ? enq_state[L_BIT] : (prb_valid ? state[L_BIT] : (((state[L_BIT] | func_lock) &amp; (~d_fault)))))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47644
 SUB-EXPRESSION (prb_valid ? state[L_BIT] : (((state[L_BIT] | func_lock) &amp; (~d_fault))))
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47661
 EXPRESSION (fsm_invalid ? enq_l2_ways : (((l2_ways &amp; (~l2_ways_mask)) | ({2 {d_l2_way}} &amp; l2_ways_mask))))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47703
 EXPRESSION (((fsm_wbfw &amp; wbf_flush)) ? 3'b0 : ((gen_wbf.reg_wbf_r_addr + DCU_DATA_WIDTH[8:6])))
             ------------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47712
 EXPRESSION ((addr[GRN_LSB+:2] == 2'b0) ? wmask : ({4 {1'b0}}))
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47713
 EXPRESSION ((addr[GRN_LSB+:2] == 2'b1) ? wmask : ({4 {1'b0}}))
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47714
 EXPRESSION ((addr[GRN_LSB+:2] == 2'd2) ? wmask : ({4 {1'b0}}))
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47715
 EXPRESSION ((addr[GRN_LSB+:2] == 2'd3) ? wmask : ({4 {1'b0}}))
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47761
 EXPRESSION (attr_na ? 3'd4 : 3'd6)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47762
 EXPRESSION (attr_na ? 3'b0 : (state[S_BIT] ? 3'd2 : 3'b0))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47762
 SUB-EXPRESSION (state[S_BIT] ? 3'd2 : 3'b0)
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47763
 EXPRESSION (attr_na ? ({1'b0, 1'b1, xlen64}) : 3'd6)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47764
 EXPRESSION (attr_na ? ({addr[(PALEN - 1):GRN_LSB], {GRN_LSB {1'b0}}}) : ({addr[(PALEN - 1):6], 6'b0}))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47766
 EXPRESSION (attr_na ? a_byte_lane : ({(DCU_DATA_WIDTH / 8) {1'b1}}))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47784
 EXPRESSION (state[S_BIT] ? 3'd2 : 3'b1)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47794
 EXPRESSION (state[S_BIT] ? 3'd6 : 3'b1)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47795
 EXPRESSION (state[S_BIT] ? 3'd2 : 3'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47796
 EXPRESSION (state[S_BIT] ? 3'd6 : (func_wbf ? 3'd6 : ({1'b0, size[1:0]})))
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47796
 SUB-EXPRESSION (func_wbf ? 3'd6 : ({1'b0, size[1:0]}))
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47797
 EXPRESSION (state[S_BIT] ? ({addr[(PALEN - 1):6], 6'b0}) : (func_wbf ? ({addr[(PALEN - 1):6], 6'b0}) : addr[(PALEN - 1):0]))
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47797
 SUB-EXPRESSION (func_wbf ? ({addr[(PALEN - 1):6], 6'b0}) : addr[(PALEN - 1):0])
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47798
 EXPRESSION (state[S_BIT] ? ({DCU_DATA_WIDTH {1'b0}}) : (func_wbf ? wbf_r_data : ({XW_RATIO {wdata}})))
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47798
 SUB-EXPRESSION (func_wbf ? wbf_r_data : ({XW_RATIO {wdata}}))
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47799
 EXPRESSION (state[S_BIT] ? ({(DCU_DATA_WIDTH / 8) {1'b1}}) : (func_wbf ? wbf_r_mask : (({XW_RATIO {wmask}} &amp; a_byte_lane))))
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47799
 SUB-EXPRESSION (func_wbf ? wbf_r_mask : (({XW_RATIO {wmask}} &amp; a_byte_lane)))
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47801
 EXPRESSION (state[S_BIT] ? arcache : awcache)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_234950_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod3176.html#inst_tag_234950" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_mshr.gen_ent[3].u_mshr_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">100</td>
<td class="rt">20</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">1524</td>
<td class="rt">423</td>
<td class="rt">27.76 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">762</td>
<td class="rt">211</td>
<td class="rt">27.69 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">762</td>
<td class="rt">212</td>
<td class="rt">27.82 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">100</td>
<td class="rt">20</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">1524</td>
<td class="rt">423</td>
<td class="rt">27.76 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">762</td>
<td class="rt">211</td>
<td class="rt">27.69 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">762</td>
<td class="rt">212</td>
<td class="rt">27.82 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>dcu_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[17:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[30:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_func[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_hit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_sameidx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_changing</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_tagw[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_mesi[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>enq_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_mrg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_spec</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_id</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[17:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[30:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_state[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_state[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_way[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_way[3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[9:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[14:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[17:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_l2_ways[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_select</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_addr[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_addr[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_addr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_addr[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_addr[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_addr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_kill</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_attr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_attr[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_attr[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_attr[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_wmask[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>prb_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>prb_mesi[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_a1_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_flush</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_index[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_a_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_a_index[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_a_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_w_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_w_addr[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[127:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_mask[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_r_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_r_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_addr[5:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_r_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_d_valid[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>way[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>write_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_speculative</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_killed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_wt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_na</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_na_mrg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_wbf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_wbf_cft</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_write</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_write_mrg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_wna_pending</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_param[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_opcode[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_user[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_grant</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_opcode[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_sink[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_sink[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_param[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_offset[5:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_data[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_payload</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_fault</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_crit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_fmt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_l2_way[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>e_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>e_sink[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>e_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fil_int_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_int_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fil_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_mesi[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_fault</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_reserve</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_exclusive</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_l2_ways[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cri_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cri_nbload</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cri_prefetch</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cri_rd[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>event_miss_cnt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>event_miss_latency</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_234950_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod3176.html#inst_tag_234950" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_mshr.gen_ent[3].u_mshr_ent</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: fsm_cs</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">9</td>
<td class="rt">1</td>
<td class="rt">11.11 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">24</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: fsm_cs</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>COMMITTED</td>
<td class="rt">47523</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>GRANTACK</td>
<td class="rt">47564</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>INFLIGHT</td>
<td class="rt">47551</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>INVALID</td>
<td class="rt">47543</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>KILLED</td>
<td class="rt">47522</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPECULATIVE</td>
<td class="rt">47519</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>TAGW</td>
<td class="rt">47548</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WBFFLUSH</td>
<td class="rt">47556</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WBFWRITE</td>
<td class="rt">47552</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>COMMITTED->INFLIGHT</td>
<td class="rt">47551</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>COMMITTED->INVALID</td>
<td class="rt">47549</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>COMMITTED->SPECULATIVE</td>
<td class="rt">47550</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>COMMITTED->TAGW</td>
<td class="rt">47548</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>COMMITTED->WBFWRITE</td>
<td class="rt">47552</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>GRANTACK->COMMITTED</td>
<td class="rt">47571</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>GRANTACK->INVALID</td>
<td class="rt">47580</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>GRANTACK->KILLED</td>
<td class="rt">47570</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>GRANTACK->SPECULATIVE</td>
<td class="rt">47569</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>INFLIGHT->GRANTACK</td>
<td class="rt">47564</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>INVALID->COMMITTED</td>
<td class="rt">47523</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>INVALID->KILLED</td>
<td class="rt">47522</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>INVALID->SPECULATIVE</td>
<td class="rt">47519</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>KILLED->COMMITTED</td>
<td class="rt">47539</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>KILLED->INVALID</td>
<td class="rt">47543</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>KILLED->SPECULATIVE</td>
<td class="rt">47535</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPECULATIVE->COMMITTED</td>
<td class="rt">47529</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPECULATIVE->KILLED</td>
<td class="rt">47528</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>TAGW->COMMITTED</td>
<td class="rt">47591</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>TAGW->INVALID</td>
<td class="rt">47600</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>TAGW->KILLED</td>
<td class="rt">47590</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>TAGW->SPECULATIVE</td>
<td class="rt">47587</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WBFFLUSH->INFLIGHT</td>
<td class="rt">47560</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WBFWRITE->WBFFLUSH</td>
<td class="rt">47556</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_234950_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod3176.html#inst_tag_234950" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_mshr.gen_ent[3].u_mshr_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">106</td>
<td class="rt">25</td>
<td class="rt">23.58 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">47612</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">47639</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">47641</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">47642</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">47643</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">47644</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">47661</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s0">
<td>TERNARY</td>
<td class="rt">47761</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>TERNARY</td>
<td class="rt">47762</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>TERNARY</td>
<td class="rt">47763</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>TERNARY</td>
<td class="rt">47764</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>TERNARY</td>
<td class="rt">47766</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>TERNARY</td>
<td class="rt">47784</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>TERNARY</td>
<td class="rt">47794</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>TERNARY</td>
<td class="rt">47795</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>TERNARY</td>
<td class="rt">47796</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>TERNARY</td>
<td class="rt">47797</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>TERNARY</td>
<td class="rt">47798</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>TERNARY</td>
<td class="rt">47799</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>TERNARY</td>
<td class="rt">47801</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">47703</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s0">
<td>TERNARY</td>
<td class="rt">47712</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>TERNARY</td>
<td class="rt">47713</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>TERNARY</td>
<td class="rt">47714</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>TERNARY</td>
<td class="rt">47715</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">47443</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">47452</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">47461</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">47470</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">47476</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">47482</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">47488</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">47494</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">47500</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">47516</td>
<td class="rt">19</td>
<td class="rt">2</td>
<td class="rt">10.53 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">47655</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">47854</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">47691</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">47697</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47612      assign cmp_mesi = ((fsm_inflight & d_grant & d_last & notify_sb) | fsm_grantack) ? {func[FUNC_W],2'b11} : state[2:0];
                                                                                            <font color = "red">-1-</font>  
                                                                                            <font color = "red">==></font>  
                                                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47639      assign addr_nx = fsm_invalid ? enq_addr[IDX_LSB - 1:0] : cmt_addr[IDX_LSB - 1:0];
                                        <font color = "red">-1-</font>  
                                        <font color = "green">==></font>  
                                        <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47641      assign state_nx[S_BIT] = fsm_invalid ? enq_state[S_BIT] : prb_valid ? state[S_BIT] & prb_mesi[S_BIT] : d_mesi[S_BIT];
                                                <font color = "red">-1-</font>                            <font color = "red">-2-</font>   
                                                <font color = "green">==></font>                            <font color = "red">==></font>   
                                                                               <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47642      assign state_nx[E_BIT] = fsm_invalid ? enq_state[E_BIT] : prb_valid ? state[E_BIT] & prb_mesi[E_BIT] : d_mesi[E_BIT];
                                                <font color = "red">-1-</font>                            <font color = "red">-2-</font>   
                                                <font color = "green">==></font>                            <font color = "red">==></font>   
                                                                               <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47643      assign state_nx[M_BIT] = fsm_invalid ? enq_state[M_BIT] : prb_valid ? state[M_BIT] & prb_mesi[M_BIT] : d_mesi[M_BIT];
                                                <font color = "red">-1-</font>                            <font color = "red">-2-</font>   
                                                <font color = "green">==></font>                            <font color = "red">==></font>   
                                                                               <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47644      assign state_nx[L_BIT] = fsm_invalid ? enq_state[L_BIT] : prb_valid ? state[L_BIT] : (state[L_BIT] | func_lock) & ~d_fault;
                                                <font color = "red">-1-</font>                            <font color = "red">-2-</font>   
                                                <font color = "green">==></font>                            <font color = "red">==></font>   
                                                                               <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47661      assign l2_ways_nx = fsm_invalid ? enq_l2_ways : (l2_ways & ~l2_ways_mask | {2{d_l2_way}} & l2_ways_mask);
                                           <font color = "red">-1-</font>  
                                           <font color = "green">==></font>  
                                           <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47761      assign read_a_opcode = attr_na ? 3'd4 : 3'd6;
                                          <font color = "red">-1-</font>  
                                          <font color = "red">==></font>  
                                          <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47762      assign read_a_param = attr_na ? 3'd0 : state[S_BIT] ? 3'd2 : 3'd0;
                                         <font color = "red">-1-</font>                   <font color = "red">-2-</font>   
                                         <font color = "red">==></font>                   <font color = "red">==></font>   
                                                               <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47763      assign read_a_size = attr_na ? {1'b0,1'b1,xlen64} : 3'd6;
                                        <font color = "red">-1-</font>  
                                        <font color = "red">==></font>  
                                        <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47764      assign read_a_addr = attr_na ? {addr[PALEN - 1:GRN_LSB],{GRN_LSB{1'b0}}} : {addr[PALEN - 1:6],6'd0};
                                        <font color = "red">-1-</font>  
                                        <font color = "red">==></font>  
                                        <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47766      assign read_a_mask = attr_na ? a_byte_lane : {(DCU_DATA_WIDTH / 8){1'b1}};
                                        <font color = "red">-1-</font>  
                                        <font color = "red">==></font>  
                                        <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47784      assign wba_a_param = state[S_BIT] ? 3'd2 : 3'd1;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47794      assign wbn_a_opcode = state[S_BIT] ? 3'd6 : 3'd1;
                                              <font color = "red">-1-</font>  
                                              <font color = "red">==></font>  
                                              <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47795      assign wbn_a_param = state[S_BIT] ? 3'd2 : 3'd0;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47796      assign wbn_a_size = state[S_BIT] ? 3'd6 : func_wbf ? 3'd6 : {1'b0,size[1:0]};
                                            <font color = "red">-1-</font>               <font color = "red">-2-</font>   
                                            <font color = "red">==></font>               <font color = "red">==></font>   
                                                              <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47797      assign wbn_a_addr = state[S_BIT] ? {addr[PALEN - 1:6],6'd0} : func_wbf ? {addr[PALEN - 1:6],6'd0} : addr[PALEN - 1:0];
                                            <font color = "red">-1-</font>                                   <font color = "red">-2-</font>   
                                            <font color = "red">==></font>                                   <font color = "red">==></font>   
                                                                                  <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47798      assign wbn_a_data = state[S_BIT] ? {(DCU_DATA_WIDTH){1'b0}} : func_wbf ? wbf_r_data : {XW_RATIO{wdata}};
                                            <font color = "red">-1-</font>                                   <font color = "red">-2-</font>   
                                            <font color = "red">==></font>                                   <font color = "red">==></font>   
                                                                                  <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47799      assign wbn_a_mask = state[S_BIT] ? {(DCU_DATA_WIDTH / 8){1'b1}} : func_wbf ? wbf_r_mask : {XW_RATIO{wmask}} & a_byte_lane;
                                            <font color = "red">-1-</font>                                       <font color = "red">-2-</font>   
                                            <font color = "red">==></font>                                       <font color = "red">==></font>   
                                                                                      <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47801      assign wbn_a_user[3 +:4] = state[S_BIT] ? arcache : awcache;
                                                   <font color = "red">-1-</font>  
                                                   <font color = "red">==></font>  
                                                   <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47703              assign reg_wbf_r_addr_nx = (fsm_wbfw & wbf_flush) ? 3'd0 : reg_wbf_r_addr + DCU_DATA_WIDTH[8:6];
                                                                     <font color = "red">-1-</font>  
                                                                     <font color = "red">==></font>  
                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47712              assign wbf_w_mask[0 +:4] = (addr[GRN_LSB +:2] == 2'd0) ? wmask : {4{1'b0}};
                                                                          <font color = "red">-1-</font>  
                                                                          <font color = "red">==></font>  
                                                                          <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47713              assign wbf_w_mask[4 +:4] = (addr[GRN_LSB +:2] == 2'd1) ? wmask : {4{1'b0}};
                                                                          <font color = "red">-1-</font>  
                                                                          <font color = "red">==></font>  
                                                                          <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47714              assign wbf_w_mask[8 +:4] = (addr[GRN_LSB +:2] == 2'd2) ? wmask : {4{1'b0}};
                                                                          <font color = "red">-1-</font>  
                                                                          <font color = "red">==></font>  
                                                                          <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47715              assign wbf_w_mask[12 +:4] = (addr[GRN_LSB +:2] == 2'd3) ? wmask : {4{1'b0}};
                                                                           <font color = "red">-1-</font>  
                                                                           <font color = "red">==></font>  
                                                                           <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47443          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
47444              fsm_cs <= {{(FSM_BITS - 1){1'b0}},1'b1};
           <font color = "green">        ==></font>
47445          end
47446          else if (fsm_en) begin
                    <font color = "red">-2-</font>  
47447              fsm_cs <= fsm_ns;
           <font color = "red">        ==></font>
47448          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47452          if (ini_valid) begin
               <font color = "red">-1-</font>  
47453              addr[PALEN - 1:IDX_LSB] <= enq_addr[PALEN - 1:IDX_LSB];
           <font color = "red">        ==></font>
47454              id <= enq_id;
47455              way <= enq_way;
47456              func <= enq_func;
47457          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47461          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
47462              wait_for_cmt <= 1'b0;
           <font color = "green">        ==></font>
47463          end
47464          else if (wait_for_cmt_en) begin
                    <font color = "red">-2-</font>  
47465              wait_for_cmt <= wait_for_cmt_nx;
           <font color = "red">        ==></font>
47466          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47470          if (addr_lo_en) begin
               <font color = "red">-1-</font>  
47471              addr[IDX_LSB - 1:0] <= addr_nx[IDX_LSB - 1:0];
           <font color = "red">        ==></font>
47472          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47476          if (state_en) begin
               <font color = "red">-1-</font>  
47477              state <= state_nx;
           <font color = "red">        ==></font>
47478          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47482          if (pending_fault_en) begin
               <font color = "red">-1-</font>  
47483              pending_fault <= pending_fault_nx;
           <font color = "red">        ==></font>
47484          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47488          if (attr_en) begin
               <font color = "red">-1-</font>  
47489              attr <= cmt_attr;
           <font color = "red">        ==></font>
47490          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47494          if (wdata_en) begin
               <font color = "red">-1-</font>  
47495              wdata <= cmt_wdata;
           <font color = "red">        ==></font>
47496          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47500          if (wmask_en) begin
               <font color = "red">-1-</font>  
47501              wmask <= wmask_nx;
           <font color = "red">        ==></font>
47502          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47516          case (1'b1)
               <font color = "red">-1-</font>  
47517              fsm_cs[INVALID]: begin
47518                  if (enq_spec) begin
                       <font color = "green">-2-</font>  
47519                      fsm_ns[SPECULATIVE] = 1'b1;
           <font color = "green">                ==></font>
47520                  end
47521                  else begin
47522                      fsm_ns[KILLED] = cmt_kill;
           <font color = "green">                ==></font>
47523                      fsm_ns[COMMITTED] = ~cmt_kill;
47524                  end
47525                  fsm_en = enq_valid;
47526              end
47527              fsm_cs[SPECULATIVE]: begin
47528                  fsm_ns[KILLED] = cmt_kill;
           <font color = "red">            ==></font>
47529                  fsm_ns[COMMITTED] = ~cmt_kill;
47530                  fsm_en = cmt_valid_select;
47531              end
47532              fsm_cs[KILLED]: begin
47533                  if (enq_valid) begin
                       <font color = "red">-3-</font>  
47534                      if (enq_spec) begin
                           <font color = "red">-4-</font>  
47535                          fsm_ns[SPECULATIVE] = 1'b1;
           <font color = "red">                    ==></font>
47536                      end
47537                      else begin
47538                          fsm_ns[KILLED] = cmt_kill;
           <font color = "red">                    ==></font>
47539                          fsm_ns[COMMITTED] = ~cmt_kill;
47540                      end
47541                  end
47542                  else begin
47543                      fsm_ns[INVALID] = 1'b1;
           <font color = "red">                ==></font>
47544                  end
47545                  fsm_en = 1'b1;
47546              end
47547              fsm_cs[COMMITTED]: begin
47548                  fsm_ns[TAGW] = (func_unlock & unlock_ns_tagw) | (func_lock & lock_ns_tagw) | (func_write & write_ns_tagw);
           <font color = "red">            ==></font>
47549                  fsm_ns[INVALID] = (func_unlock & unlock_ns_invalid) | (func_lock & lock_ns_invalid) | (func_read & read_ns_invalid) | (func_write & write_ns_invalid) | func_null;
47550                  fsm_ns[SPECULATIVE] = (func_write & write_ns_speculative) | (func_read & read_ns_speculative);
47551                  fsm_ns[INFLIGHT] = (func_lock & lock_ns_inflight) | (func_read & read_ns_inflight) | (func_write & write_ns_inflight);
47552                  fsm_ns[WBFWRITE] = (func_write & write_ns_wbfw);
47553                  fsm_en = func_unlock | (func_lock & lock_ns_tagw & fil_int_ready) | (func_lock & lock_ns_inflight & a_ready) | (func_lock & lock_ns_invalid) | (func_read & read_ns_inflight & a_ready) | (func_read & read_ns_invalid) | (func_read & read_ns_speculative) | (func_write & write_ns_invalid) | (func_write & write_ns_speculative) | (func_write & write_ns_tagw & fil_int_ready) | (func_write & write_ns_inflight & a_ready) | (func_write & write_ns_wbfw & wbf_a_ready) | func_null;
47554              end
47555              fsm_cs[WBFWRITE]: begin
47556                  fsm_ns[WBFFLUSH] = 1'b1;
           <font color = "red">            ==></font>
47557                  fsm_en = wbf_flush;
47558              end
47559              fsm_cs[WBFFLUSH]: begin
47560                  fsm_ns[INFLIGHT] = 1'b1;
           <font color = "red">            ==></font>
47561                  fsm_en = a_grant & a_last;
47562              end
47563              fsm_cs[INFLIGHT]: begin
47564                  fsm_ns[GRANTACK] = 1'b1;
           <font color = "red">            ==></font>
47565                  fsm_en = d_grant & d_last;
47566              end
47567              fsm_cs[GRANTACK]: begin
47568                  if (wait_for_cmt) begin
                       <font color = "red">-5-</font>  
47569                      fsm_ns[SPECULATIVE] = ~cmt_valid_select;
           <font color = "red">                ==></font>
47570                      fsm_ns[KILLED] = cmt_valid_select & cmt_kill;
47571                      fsm_ns[COMMITTED] = cmt_valid_select & ~cmt_kill;
47572                  end
47573                  else if (enq_valid_spec) begin
                            <font color = "red">-6-</font>  
47574                      fsm_ns[SPECULATIVE] = 1'b1;
           <font color = "red">                ==></font>
47575                  end
47576                  else if (wbf_miss && |wmask) begin
                            <font color = "red">-7-</font>  
47577                      fsm_ns[COMMITTED] = 1'b1;
           <font color = "red">                ==></font>
47578                  end
47579                  else begin
47580                      fsm_ns[INVALID] = 1'b1;
           <font color = "red">                ==></font>
47581                  end
47582                  fsm_en = ~grantack_pending;
47583              end
47584              fsm_cs[TAGW]: begin
47585                  if (enq_valid) begin
                       <font color = "red">-8-</font>  
47586                      if (enq_spec) begin
                           <font color = "red">-9-</font>  
47587                          fsm_ns[SPECULATIVE] = 1'b1;
           <font color = "red">                    ==></font>
47588                      end
47589                      else begin
47590                          fsm_ns[KILLED] = cmt_kill;
           <font color = "red">                    ==></font>
47591                          fsm_ns[COMMITTED] = ~cmt_kill;
47592                      end
47593                  end
47594                  else if (wait_for_cmt) begin
                            <font color = "red">-10-</font>  
47595                      fsm_ns[SPECULATIVE] = ~cmt_valid_select;
           <font color = "red">                ==></font>
47596                      fsm_ns[KILLED] = cmt_valid_select & cmt_kill;
47597                      fsm_ns[COMMITTED] = cmt_valid_select & ~cmt_kill;
47598                  end
47599                  else begin
47600                      fsm_ns[INVALID] = 1'b1;
           <font color = "red">                ==></font>
47601                  end
47602                  fsm_en = 1'b1;
47603              end
47604              default: begin
47605                  fsm_ns = {FSM_BITS{1'b0}};
           <font color = "red">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>fsm_cs[INVALID] </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[INVALID] </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[SPECULATIVE] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[KILLED] </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[KILLED] </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[KILLED] </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[COMMITTED] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[WBFWRITE] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[WBFFLUSH] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[INFLIGHT] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[GRANTACK] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[GRANTACK] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[GRANTACK] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[GRANTACK] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[TAGW] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[TAGW] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[TAGW] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[TAGW] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47655          if (l2_ways_en) begin
               <font color = "red">-1-</font>  
47656              l2_ways <= l2_ways_nx;
           <font color = "red">        ==></font>
47657          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47854          if (e_sink_en) begin
               <font color = "red">-1-</font>  
47855              e_sink <= d_sink;
           <font color = "red">        ==></font>
47856          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47691                  if (wbf_a_grant) begin
                       <font color = "red">-1-</font>  
47692                      reg_wbf_index <= wbf_a_index;
           <font color = "red">                ==></font>
47693                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47697                  if (reg_wbf_r_addr_en) begin
                       <font color = "red">-1-</font>  
47698                      reg_wbf_r_addr <= reg_wbf_r_addr_nx;
           <font color = "red">                ==></font>
47699                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_234949'>
<a name="inst_tag_234949_Line"></a>
<b>Line Coverage for Instance : <a href="mod3176.html#inst_tag_234949" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_mshr.gen_ent[2].u_mshr_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s2"><td class="lf">TOTAL</td><td></td><td>85</td><td>24</td><td>28.24</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>47443</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>47452</td><td>5</td><td>1</td><td>20.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>47461</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>47470</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>47476</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>47482</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>47488</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>47494</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>47500</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>47515</td><td>52</td><td>7</td><td>13.46</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>47655</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>47691</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>47697</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>47854</td><td>2</td><td>1</td><td>50.00</td></tr>
</table>
<pre class="code"><br clear=all>
47442                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
47443      1/1              if (!dcu_reset_n) begin
47444      1/1                  fsm_cs &lt;= {{(FSM_BITS - 1){1'b0}},1'b1};
47445                       end
47446      1/1              else if (fsm_en) begin
47447      <font color = "red">0/1     ==>          fsm_cs &lt;= fsm_ns;</font>
47448                       end
                        MISSING_ELSE
47449                   end
47450                   
47451                   always @(posedge dcu_clk) begin
47452      1/1              if (ini_valid) begin
47453      <font color = "red">0/1     ==>          addr[PALEN - 1:IDX_LSB] &lt;= enq_addr[PALEN - 1:IDX_LSB];</font>
47454      <font color = "red">0/1     ==>          id &lt;= enq_id;</font>
47455      <font color = "red">0/1     ==>          way &lt;= enq_way;</font>
47456      <font color = "red">0/1     ==>          func &lt;= enq_func;</font>
47457                       end
                        MISSING_ELSE
47458                   end
47459                   
47460                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
47461      1/1              if (!dcu_reset_n) begin
47462      1/1                  wait_for_cmt &lt;= 1'b0;
47463                       end
47464      1/1              else if (wait_for_cmt_en) begin
47465      <font color = "red">0/1     ==>          wait_for_cmt &lt;= wait_for_cmt_nx;</font>
47466                       end
                        MISSING_ELSE
47467                   end
47468                   
47469                   always @(posedge dcu_clk) begin
47470      1/1              if (addr_lo_en) begin
47471      <font color = "red">0/1     ==>          addr[IDX_LSB - 1:0] &lt;= addr_nx[IDX_LSB - 1:0];</font>
47472                       end
                        MISSING_ELSE
47473                   end
47474                   
47475                   always @(posedge dcu_clk) begin
47476      1/1              if (state_en) begin
47477      <font color = "red">0/1     ==>          state &lt;= state_nx;</font>
47478                       end
                        MISSING_ELSE
47479                   end
47480                   
47481                   always @(posedge dcu_clk) begin
47482      1/1              if (pending_fault_en) begin
47483      <font color = "red">0/1     ==>          pending_fault &lt;= pending_fault_nx;</font>
47484                       end
                        MISSING_ELSE
47485                   end
47486                   
47487                   always @(posedge dcu_clk) begin
47488      1/1              if (attr_en) begin
47489      <font color = "red">0/1     ==>          attr &lt;= cmt_attr;</font>
47490                       end
                        MISSING_ELSE
47491                   end
47492                   
47493                   always @(posedge dcu_clk) begin
47494      1/1              if (wdata_en) begin
47495      <font color = "red">0/1     ==>          wdata &lt;= cmt_wdata;</font>
47496                       end
                        MISSING_ELSE
47497                   end
47498                   
47499                   always @(posedge dcu_clk) begin
47500      1/1              if (wmask_en) begin
47501      <font color = "red">0/1     ==>          wmask &lt;= wmask_nx;</font>
47502                       end
                        MISSING_ELSE
47503                   end
47504                   
47505                   kv_dff_gen #(
47506                       .EXPRESSION(DCACHE_ECC_TYPE_INT == 2),
47507                       .W(1)
47508                   ) u_d_answered (
47509                       .clk(dcu_clk),
47510                       .en(d_answered_en),
47511                       .d(d_answered_nx),
47512                       .q(d_answered)
47513                   );
47514                   always @* begin
47515      1/1              fsm_ns = {FSM_BITS{1'b0}};
47516      1/1              case (1'b1)
47517                           fsm_cs[INVALID]: begin
47518      1/1                      if (enq_spec) begin
47519      1/1                          fsm_ns[SPECULATIVE] = 1'b1;
47520                               end
47521                               else begin
47522      1/1                          fsm_ns[KILLED] = cmt_kill;
47523      1/1                          fsm_ns[COMMITTED] = ~cmt_kill;
47524                               end
47525      1/1                      fsm_en = enq_valid;
47526                           end
47527                           fsm_cs[SPECULATIVE]: begin
47528      <font color = "red">0/1     ==>              fsm_ns[KILLED] = cmt_kill;</font>
47529      <font color = "red">0/1     ==>              fsm_ns[COMMITTED] = ~cmt_kill;</font>
47530      <font color = "red">0/1     ==>              fsm_en = cmt_valid_select;</font>
47531                           end
47532                           fsm_cs[KILLED]: begin
47533      <font color = "red">0/1     ==>              if (enq_valid) begin</font>
47534      <font color = "red">0/1     ==>                  if (enq_spec) begin</font>
47535      <font color = "red">0/1     ==>                      fsm_ns[SPECULATIVE] = 1'b1;</font>
47536                                   end
47537                                   else begin
47538      <font color = "red">0/1     ==>                      fsm_ns[KILLED] = cmt_kill;</font>
47539      <font color = "red">0/1     ==>                      fsm_ns[COMMITTED] = ~cmt_kill;</font>
47540                                   end
47541                               end
47542                               else begin
47543      <font color = "red">0/1     ==>                  fsm_ns[INVALID] = 1'b1;</font>
47544                               end
47545      <font color = "red">0/1     ==>              fsm_en = 1'b1;</font>
47546                           end
47547                           fsm_cs[COMMITTED]: begin
47548      <font color = "red">0/1     ==>              fsm_ns[TAGW] = (func_unlock &amp; unlock_ns_tagw) | (func_lock &amp; lock_ns_tagw) | (func_write &amp; write_ns_tagw);</font>
47549      <font color = "red">0/1     ==>              fsm_ns[INVALID] = (func_unlock &amp; unlock_ns_invalid) | (func_lock &amp; lock_ns_invalid) | (func_read &amp; read_ns_invalid) | (func_write &amp; write_ns_invalid) | func_null;</font>
47550      <font color = "red">0/1     ==>              fsm_ns[SPECULATIVE] = (func_write &amp; write_ns_speculative) | (func_read &amp; read_ns_speculative);</font>
47551      <font color = "red">0/1     ==>              fsm_ns[INFLIGHT] = (func_lock &amp; lock_ns_inflight) | (func_read &amp; read_ns_inflight) | (func_write &amp; write_ns_inflight);</font>
47552      <font color = "red">0/1     ==>              fsm_ns[WBFWRITE] = (func_write &amp; write_ns_wbfw);</font>
47553      <font color = "red">0/1     ==>              fsm_en = func_unlock | (func_lock &amp; lock_ns_tagw &amp; fil_int_ready) | (func_lock &amp; lock_ns_inflight &amp; a_ready) | (func_lock &amp; lock_ns_invalid) | (func_read &amp; read_ns_inflight &amp; a_ready) | (func_read &amp; read_ns_invalid) | (func_read &amp; read_ns_speculative) | (func_write &amp; write_ns_invalid) | (func_write &amp; write_ns_speculative) | (func_write &amp; write_ns_tagw &amp; fil_int_ready) | (func_write &amp; write_ns_inflight &amp; a_ready) | (func_write &amp; write_ns_wbfw &amp; wbf_a_ready) | func_null;</font>
47554                           end
47555                           fsm_cs[WBFWRITE]: begin
47556      <font color = "red">0/1     ==>              fsm_ns[WBFFLUSH] = 1'b1;</font>
47557      <font color = "red">0/1     ==>              fsm_en = wbf_flush;</font>
47558                           end
47559                           fsm_cs[WBFFLUSH]: begin
47560      <font color = "red">0/1     ==>              fsm_ns[INFLIGHT] = 1'b1;</font>
47561      <font color = "red">0/1     ==>              fsm_en = a_grant &amp; a_last;</font>
47562                           end
47563                           fsm_cs[INFLIGHT]: begin
47564      <font color = "red">0/1     ==>              fsm_ns[GRANTACK] = 1'b1;</font>
47565      <font color = "red">0/1     ==>              fsm_en = d_grant &amp; d_last;</font>
47566                           end
47567                           fsm_cs[GRANTACK]: begin
47568      <font color = "red">0/1     ==>              if (wait_for_cmt) begin</font>
47569      <font color = "red">0/1     ==>                  fsm_ns[SPECULATIVE] = ~cmt_valid_select;</font>
47570      <font color = "red">0/1     ==>                  fsm_ns[KILLED] = cmt_valid_select &amp; cmt_kill;</font>
47571      <font color = "red">0/1     ==>                  fsm_ns[COMMITTED] = cmt_valid_select &amp; ~cmt_kill;</font>
47572                               end
47573      <font color = "red">0/1     ==>              else if (enq_valid_spec) begin</font>
47574      <font color = "red">0/1     ==>                  fsm_ns[SPECULATIVE] = 1'b1;</font>
47575                               end
47576      <font color = "red">0/1     ==>              else if (wbf_miss &amp;&amp; |wmask) begin</font>
47577      <font color = "red">0/1     ==>                  fsm_ns[COMMITTED] = 1'b1;</font>
47578                               end
47579                               else begin
47580      <font color = "red">0/1     ==>                  fsm_ns[INVALID] = 1'b1;</font>
47581                               end
47582      <font color = "red">0/1     ==>              fsm_en = ~grantack_pending;</font>
47583                           end
47584                           fsm_cs[TAGW]: begin
47585      <font color = "red">0/1     ==>              if (enq_valid) begin</font>
47586      <font color = "red">0/1     ==>                  if (enq_spec) begin</font>
47587      <font color = "red">0/1     ==>                      fsm_ns[SPECULATIVE] = 1'b1;</font>
47588                                   end
47589                                   else begin
47590      <font color = "red">0/1     ==>                      fsm_ns[KILLED] = cmt_kill;</font>
47591      <font color = "red">0/1     ==>                      fsm_ns[COMMITTED] = ~cmt_kill;</font>
47592                                   end
47593                               end
47594      <font color = "red">0/1     ==>              else if (wait_for_cmt) begin</font>
47595      <font color = "red">0/1     ==>                  fsm_ns[SPECULATIVE] = ~cmt_valid_select;</font>
47596      <font color = "red">0/1     ==>                  fsm_ns[KILLED] = cmt_valid_select &amp; cmt_kill;</font>
47597      <font color = "red">0/1     ==>                  fsm_ns[COMMITTED] = cmt_valid_select &amp; ~cmt_kill;</font>
47598                               end
47599                               else begin
47600      <font color = "red">0/1     ==>                  fsm_ns[INVALID] = 1'b1;</font>
47601                               end
47602      <font color = "red">0/1     ==>              fsm_en = 1'b1;</font>
47603                           end
47604                           default: begin
47605      <font color = "red">0/1     ==>              fsm_ns = {FSM_BITS{1'b0}};</font>
47606      <font color = "red">0/1     ==>              fsm_en = 1'b0;</font>
47607                           end
47608                       endcase
47609                   end
47610                   
47611                   assign valid = ~fsm_invalid;
47612                   assign cmp_mesi = ((fsm_inflight &amp; d_grant &amp; d_last &amp; notify_sb) | fsm_grantack) ? {func[FUNC_W],2'b11} : state[2:0];
47613                   assign attr_en = cmt_valid_select &amp; (fsm_invalid | fsm_speculative);
47614                   assign wdata_en = cmt_valid_select &amp; ~cmt_kill &amp; (cmt_na | cmt_wt);
47615                   assign wmask_en = wdata_en | wbf_w_grant;
47616                   assign wmask_nx = {4{cmt_valid_select &amp; ~cmt_kill}} &amp; cmt_wmask;
47617                   generate
47618                       if (XW_RATIO_LOG2 != 0) begin:gen_a_byte_lane
47619                           kv_bin2onehot #(
47620                               .N(XW_RATIO)
47621                           ) u_grn_onehot (
47622                               .out(grn_onehot),
47623                               .in(addr[GRN_LSB +:XW_RATIO_LOG2])
47624                           );
47625                           kv_bit_expand #(
47626                               .N(XW_RATIO),
47627                               .M(4)
47628                           ) u_a_byte_lane (
47629                               .out(a_byte_lane),
47630                               .in(grn_onehot)
47631                           );
47632                       end
47633                       else begin:gen_a_byte_lane_stub
47634                           assign grn_onehot = 1'b1;
47635                           assign a_byte_lane = {(DCU_DATA_WIDTH / 8){grn_onehot}};
47636                       end
47637                   endgenerate
47638                   assign addr_lo_en = ini_valid | (cmt_valid_select &amp; ~cmt_kill &amp; cmt_na);
47639                   assign addr_nx = fsm_invalid ? enq_addr[IDX_LSB - 1:0] : cmt_addr[IDX_LSB - 1:0];
47640                   assign state_en = ini_valid | prb_valid | (d_grant &amp; d_last &amp; d_opcode_grants);
47641                   assign state_nx[S_BIT] = fsm_invalid ? enq_state[S_BIT] : prb_valid ? state[S_BIT] &amp; prb_mesi[S_BIT] : d_mesi[S_BIT];
47642                   assign state_nx[E_BIT] = fsm_invalid ? enq_state[E_BIT] : prb_valid ? state[E_BIT] &amp; prb_mesi[E_BIT] : d_mesi[E_BIT];
47643                   assign state_nx[M_BIT] = fsm_invalid ? enq_state[M_BIT] : prb_valid ? state[M_BIT] &amp; prb_mesi[M_BIT] : d_mesi[M_BIT];
47644                   assign state_nx[L_BIT] = fsm_invalid ? enq_state[L_BIT] : prb_valid ? state[L_BIT] : (state[L_BIT] | func_lock) &amp; ~d_fault;
47645                   assign pending_fault_en = ini_valid | d_grant;
47646                   assign pending_fault_nx = d_fault;
47647                   assign d_fault = d_grant &amp; (d_error | pending_fault);
47648                   assign d_answered_nx = ~a_grant &amp; (d_answered | d_grant);
47649                   assign d_answered_en = a_grant | d_grant;
47650                   assign wait_for_cmt_en = wait_for_cmt_set ^ wait_for_cmt_clr;
47651                   assign wait_for_cmt_nx = wait_for_cmt_set &amp; ~wait_for_cmt_clr;
47652                   assign wait_for_cmt_set = enq_valid;
47653                   assign wait_for_cmt_clr = cmt_valid &amp; cmt_select;
47654                   always @(posedge dcu_clk) begin
47655      1/1              if (l2_ways_en) begin
47656      <font color = "red">0/1     ==>          l2_ways &lt;= l2_ways_nx;</font>
47657                       end
                        MISSING_ELSE
47658                   end
47659                   
47660                   assign l2_ways_en = ini_valid | (d_grant &amp; d_last &amp; d_opcode_grantdata);
47661                   assign l2_ways_nx = fsm_invalid ? enq_l2_ways : (l2_ways &amp; ~l2_ways_mask | {2{d_l2_way}} &amp; l2_ways_mask);
47662                   kv_bin2onehot #(
47663                       .N(2)
47664                   ) u_l2_ways_sel (
47665                       .out(l2_ways_sel),
47666                       .in(addr[IDX_LSB])
47667                   );
47668                   kv_bit_expand #(
47669                       .N(2),
47670                       .M(4)
47671                   ) u_l2_ways_mask (
47672                       .out(l2_ways_mask),
47673                       .in(l2_ways_sel)
47674                   );
47675                   kv_mux_onehot #(
47676                       .N(2),
47677                       .W(4)
47678                   ) u_l2_way (
47679                       .out(l2_way),
47680                       .sel(l2_ways_sel),
47681                       .in(l2_ways)
47682                   );
47683                   assign fil_l2_ways = l2_ways_nx;
47684                   generate
47685                       if (WRITE_AROUND_SUPPORT_INT == 1) begin:gen_wbf
47686                           reg [WBF_DEPTH - 1:0] reg_wbf_index;
47687                           reg [5:3] reg_wbf_r_addr;
47688                           wire [5:3] reg_wbf_r_addr_nx;
47689                           wire reg_wbf_r_addr_en;
47690                           always @(posedge dcu_clk) begin
47691      1/1                      if (wbf_a_grant) begin
47692      <font color = "red">0/1     ==>                  reg_wbf_index &lt;= wbf_a_index;</font>
47693                               end
                        MISSING_ELSE
47694                           end
47695                   
47696                           always @(posedge dcu_clk) begin
47697      1/1                      if (reg_wbf_r_addr_en) begin
47698      <font color = "red">0/1     ==>                  reg_wbf_r_addr &lt;= reg_wbf_r_addr_nx;</font>
47699                               end
                        MISSING_ELSE
47700                           end
47701                   
47702                           assign reg_wbf_r_addr_en = (fsm_wbfw &amp; wbf_flush) | (fsm_wbff &amp; a_grant);
47703                           assign reg_wbf_r_addr_nx = (fsm_wbfw &amp; wbf_flush) ? 3'd0 : reg_wbf_r_addr + DCU_DATA_WIDTH[8:6];
47704                           assign wbf_index = reg_wbf_index;
47705                           assign wbf_a_valid = fsm_committed &amp; wbf_miss;
47706                           assign wbf_a_grant = wbf_a_valid &amp; wbf_a_ready;
47707                           assign wbf_r_valid = fsm_wbff;
47708                           assign wbf_r_addr = reg_wbf_r_addr;
47709                           assign wbf_w_valid = fsm_wbfw &amp; |wmask;
47710                           assign wbf_w_data = {4{wdata}};
47711                           assign wbf_w_addr = addr[5:4];
47712                           assign wbf_w_mask[0 +:4] = (addr[GRN_LSB +:2] == 2'd0) ? wmask : {4{1'b0}};
47713                           assign wbf_w_mask[4 +:4] = (addr[GRN_LSB +:2] == 2'd1) ? wmask : {4{1'b0}};
47714                           assign wbf_w_mask[8 +:4] = (addr[GRN_LSB +:2] == 2'd2) ? wmask : {4{1'b0}};
47715                           assign wbf_w_mask[12 +:4] = (addr[GRN_LSB +:2] == 2'd3) ? wmask : {4{1'b0}};
47716                           assign wbf_d_valid = {WBF_DEPTH{fsm_wbff &amp; a_grant &amp; a_last}} &amp; wbf_index;
47717                       end
47718                       else begin:gen_wbf_stub
47719                           assign wbf_index = {WBF_DEPTH{1'b0}};
47720                           assign wbf_a_valid = 1'b0;
47721                           assign wbf_a_grant = 1'b0;
47722                           assign wbf_r_valid = 1'b0;
47723                           assign wbf_r_addr = 3'd0;
47724                           assign wbf_w_valid = 1'b0;
47725                           assign wbf_w_data = {128{1'b0}};
47726                           assign wbf_w_addr = 2'd0;
47727                           assign wbf_w_mask = {16{1'b0}};
47728                           assign wbf_d_valid = {WBF_DEPTH{1'b0}};
47729                       end
47730                   endgenerate
47731                   assign wbf_miss = func_write &amp; ~attr_wt &amp; attr_na &amp; ~state[S_BIT] &amp; func_wbf;
47732                   kv_pma2axcache u_axcache(
47733                       .c2nc(1'b0),
47734                       .pma_mtype(attr_pma),
47735                       .arcache(arcache),
47736                       .awcache(awcache)
47737                   );
47738                   kv_mux_onehot #(
47739                       .N(5),
47740                       .W(3 + A_UW + 3 + 3 + PALEN + (DCU_DATA_WIDTH) + (DCU_DATA_WIDTH / 8))
47741                   ) u_a_msg (
47742                       .out({a_opcode,a_user,a_param,a_size,a_addr,a_data,a_mask}),
47743                       .sel(a_sel),
47744                       .in({wbn_a_opcode,wbn_a_user,wbn_a_param,wbn_a_size,wbn_a_addr,wbn_a_data,wbn_a_mask,wba_a_opcode,wba_a_user,wba_a_param,wba_a_size,wba_a_addr,wba_a_data,wba_a_mask,wt_a_opcode,wt_a_user,wt_a_param,wt_a_size,wt_a_addr,wt_a_data,wt_a_mask,lock_a_opcode,lock_a_user,lock_a_param,lock_a_size,lock_a_addr,lock_a_data,lock_a_mask,read_a_opcode,read_a_user,read_a_param,read_a_size,read_a_addr,read_a_data,read_a_mask})
47745                   );
47746                   assign attr_prot[0] = 1'b1;
47747                   assign attr_prot[1] = 1'b0;
47748                   assign attr_prot[2] = 1'b0;
47749                   assign lock_a_valid = fsm_committed &amp; ~state[S_BIT];
47750                   assign lock_a_opcode = 3'd6;
47751                   assign lock_a_param = 3'd0;
47752                   assign lock_a_size = 3'd6;
47753                   assign lock_a_addr = {addr[PALEN - 1:6],6'd0};
47754                   assign lock_a_data = {DCU_DATA_WIDTH{1'b0}};
47755                   assign lock_a_mask = {(DCU_DATA_WIDTH / 8){1'b1}};
47756                   assign lock_a_user[0 +:3] = attr_prot;
47757                   assign lock_a_user[3 +:4] = arcache;
47758                   assign lock_a_user[7] = 1'b0;
47759                   assign lock_a_user[8 +:4] = l2_way;
47760                   assign read_a_valid = fsm_committed &amp; ~state[S_BIT];
47761                   assign read_a_opcode = attr_na ? 3'd4 : 3'd6;
47762                   assign read_a_param = attr_na ? 3'd0 : state[S_BIT] ? 3'd2 : 3'd0;
47763                   assign read_a_size = attr_na ? {1'b0,1'b1,xlen64} : 3'd6;
47764                   assign read_a_addr = attr_na ? {addr[PALEN - 1:GRN_LSB],{GRN_LSB{1'b0}}} : {addr[PALEN - 1:6],6'd0};
47765                   assign read_a_data = {(DCU_DATA_WIDTH){1'b0}};
47766                   assign read_a_mask = attr_na ? a_byte_lane : {(DCU_DATA_WIDTH / 8){1'b1}};
47767                   assign read_a_user[0 +:3] = attr_prot;
47768                   assign read_a_user[3 +:4] = arcache;
47769                   assign read_a_user[7] = 1'b0;
47770                   assign read_a_user[8 +:4] = l2_way;
47771                   assign wt_a_valid = fsm_committed;
47772                   assign wt_a_opcode = 3'd1;
47773                   assign wt_a_param = 3'd0;
47774                   assign wt_a_size = {1'b0,size[1:0]};
47775                   assign wt_a_addr = addr[PALEN - 1:0];
47776                   assign wt_a_data = {XW_RATIO{wdata}};
47777                   assign wt_a_mask = {XW_RATIO{wmask}} &amp; a_byte_lane;
47778                   assign wt_a_user[0 +:3] = attr_prot;
47779                   assign wt_a_user[3 +:4] = awcache;
47780                   assign wt_a_user[7] = 1'b0;
47781                   assign wt_a_user[8 +:4] = l2_way;
47782                   assign wba_a_valid = (fsm_committed &amp; ~state[E_BIT]);
47783                   assign wba_a_opcode = 3'd6;
47784                   assign wba_a_param = state[S_BIT] ? 3'd2 : 3'd1;
47785                   assign wba_a_size = 3'd6;
47786                   assign wba_a_addr = {addr[PALEN - 1:6],6'd0};
47787                   assign wba_a_data = {(DCU_DATA_WIDTH){1'b0}};
47788                   assign wba_a_mask = {(DCU_DATA_WIDTH / 8){1'b1}};
47789                   assign wba_a_user[0 +:3] = attr_prot;
47790                   assign wba_a_user[3 +:4] = arcache;
47791                   assign wba_a_user[7] = 1'b0;
47792                   assign wba_a_user[8 +:4] = l2_way;
47793                   assign wbn_a_valid = (fsm_committed &amp; state[S_BIT] &amp; ~state[E_BIT]) | (fsm_committed &amp; ~state[S_BIT] &amp; ~func_wbf) | (fsm_wbff &amp; wbf_r_ready);
47794                   assign wbn_a_opcode = state[S_BIT] ? 3'd6 : 3'd1;
47795                   assign wbn_a_param = state[S_BIT] ? 3'd2 : 3'd0;
47796                   assign wbn_a_size = state[S_BIT] ? 3'd6 : func_wbf ? 3'd6 : {1'b0,size[1:0]};
47797                   assign wbn_a_addr = state[S_BIT] ? {addr[PALEN - 1:6],6'd0} : func_wbf ? {addr[PALEN - 1:6],6'd0} : addr[PALEN - 1:0];
47798                   assign wbn_a_data = state[S_BIT] ? {(DCU_DATA_WIDTH){1'b0}} : func_wbf ? wbf_r_data : {XW_RATIO{wdata}};
47799                   assign wbn_a_mask = state[S_BIT] ? {(DCU_DATA_WIDTH / 8){1'b1}} : func_wbf ? wbf_r_mask : {XW_RATIO{wmask}} &amp; a_byte_lane;
47800                   assign wbn_a_user[0 +:3] = attr_prot;
47801                   assign wbn_a_user[3 +:4] = state[S_BIT] ? arcache : awcache;
47802                   assign wbn_a_user[7] = 1'b0;
47803                   assign wbn_a_user[8 +:4] = l2_way;
47804                   assign a_last = fsm_committed | (fsm_wbff &amp; wbf_r_addr[5] &amp; (wbf_r_addr[4] | l2dw256) &amp; (wbf_r_addr[3] | l2dw128));
47805                   assign a_sel[A_SEL_READ] = func_read;
47806                   assign a_sel[A_SEL_LOCK] = func_lock;
47807                   assign a_sel[A_SEL_WT] = func_write &amp; attr_wt;
47808                   assign a_sel[A_SEL_WBA] = func_write &amp; ~attr_wt &amp; ~attr_na;
47809                   assign a_sel[A_SEL_WBN] = func_write &amp; ~attr_wt &amp; attr_na;
47810                   assign a_valid = (a_sel[A_SEL_READ] &amp; read_a_valid) | (a_sel[A_SEL_LOCK] &amp; lock_a_valid) | (a_sel[A_SEL_WT] &amp; wt_a_valid) | (a_sel[A_SEL_WBA] &amp; wba_a_valid) | (a_sel[A_SEL_WBN] &amp; wbn_a_valid);
47811                   wire notify_sb_wt = 1'b1;
47812                   wire notify_sb_wba = 1'b1;
47813                   wire notify_sb_wbn = state[S_BIT];
47814                   assign notify_sb = (a_sel[A_SEL_WT] &amp; notify_sb_wt) | (a_sel[A_SEL_WBA] &amp; notify_sb_wba) | (a_sel[A_SEL_WBN] &amp; notify_sb_wbn);
47815                   assign d_crit_grn = (d_offset[5] == addr[5]) &amp; ((d_offset[4] == addr[4]) | l2dw256) &amp; ((d_offset[3] == addr[3]) | l2dw128);
47816                   assign d_crit = func_read &amp; (d_crit_grn | attr_na);
47817                   assign d_fmt = fmt;
47818                   assign d_mesi[M_BIT] = ~d_fault &amp; func_write &amp; ~func_exclusive;
47819                   assign d_mesi[E_BIT] = ~d_fault &amp; ((func_write &amp; ~func_exclusive) | (d_param == 2'd0));
47820                   assign d_mesi[S_BIT] = ~d_fault;
47821                   assign cmp_idx_match = (cmp_addr[IDX_MSB:IDX_LSB] == addr[IDX_MSB:IDX_LSB]);
47822                   assign cmp_tag_match = (cmp_addr[PALEN - 1:IDX_MSB + 1] == addr[PALEN - 1:IDX_MSB + 1]);
47823                   assign same_line = cmp_idx_match &amp; cmp_tag_match;
47824                   assign same_index = cmp_idx_match &amp; ~cmp_tag_match;
47825                   assign cmp_hit = valid &amp; same_line &amp; ~(fsm_en &amp; fsm_ns[INVALID]);
47826                   assign cmp_sameidx = valid &amp; same_index &amp; ~(fsm_en &amp; fsm_ns[INVALID]);
47827                   assign cmp_changing = fil_int_valid | (fsm_inflight &amp; grantack_received) | (fsm_speculative &amp; cmt_valid_select);
47828                   assign cmp_tagw = {4{fil_int_valid &amp; cmp_idx_match}} &amp; way;
47829                   assign pending_wna = (wait_for_cmt | (|wmask)) &amp; (fsm_wbff | fsm_inflight | fsm_grantack);
47830                   assign write_error = fsm_grantack &amp; func_write &amp; pending_fault;
47831                   assign ent_speculative = fsm_speculative;
47832                   assign ent_killed = fsm_killed;
47833                   assign ent_wt = valid &amp; ~fsm_speculative &amp; attr_wt;
47834                   assign ent_na = valid &amp; ~fsm_speculative &amp; attr_na;
47835                   assign ent_na_mrg = fsm_wbfw;
47836                   assign ent_wbf = valid &amp; wbf_miss;
47837                   assign ent_wbf_cft = valid &amp; wbf_miss &amp; (fsm_committed | fsm_wbfw | pending_wna);
47838                   assign ent_write = valid &amp; ~fsm_speculative;
47839                   assign ent_write_mrg = (fsm_committed &amp; state[M_BIT]) | (func_write &amp; ~func_exclusive &amp; ~partial_filled);
47840                   assign partial_filled = ecccfg &amp; ((fsm_inflight &amp; d_answered) | fsm_grantack);
47841                   assign ent_wna_pending = (fsm_wbff | fsm_inflight) &amp; wbf_miss;
47842                   kv_cnt_onehot #(
47843                       .N(4)
47844                   ) u_grantack_fsm (
47845                       .clk(dcu_clk),
47846                       .rst_n(dcu_reset_n),
47847                       .en(grantack_fsm_en),
47848                       .up_dn(1'b1),
47849                       .load(grantack_fsm_rst),
47850                       .data(4'd1),
47851                       .cnt(grantack_fsm)
47852                   );
47853                   always @(posedge dcu_clk) begin
47854      1/1              if (e_sink_en) begin
47855      <font color = "red">0/1     ==>          e_sink &lt;= d_sink;</font>
47856                       end
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_234949_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod3176.html#inst_tag_234949" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_mshr.gen_ent[2].u_mshr_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>71</td><td>8</td><td>11.27</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>71</td><td>8</td><td>11.27</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47576
 EXPRESSION (wbf_miss &amp;&amp; ((|wmask)))
             ----1---    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47612
 EXPRESSION ((((((fsm_inflight &amp; d_grant) &amp; d_last) &amp; notify_sb) | fsm_grantack)) ? ({func[FUNC_W], 2'b11}) : state[2:0])
             ----------------------------------1---------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47639
 EXPRESSION (fsm_invalid ? enq_addr[(IDX_LSB - 1):0] : cmt_addr[(IDX_LSB - 1):0])
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47641
 EXPRESSION (fsm_invalid ? enq_state[S_BIT] : (prb_valid ? ((state[S_BIT] &amp; prb_mesi[S_BIT])) : d_mesi[S_BIT]))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47641
 SUB-EXPRESSION (prb_valid ? ((state[S_BIT] &amp; prb_mesi[S_BIT])) : d_mesi[S_BIT])
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47642
 EXPRESSION (fsm_invalid ? enq_state[E_BIT] : (prb_valid ? ((state[E_BIT] &amp; prb_mesi[E_BIT])) : d_mesi[E_BIT]))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47642
 SUB-EXPRESSION (prb_valid ? ((state[E_BIT] &amp; prb_mesi[E_BIT])) : d_mesi[E_BIT])
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47643
 EXPRESSION (fsm_invalid ? enq_state[M_BIT] : (prb_valid ? ((state[M_BIT] &amp; prb_mesi[M_BIT])) : d_mesi[M_BIT]))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47643
 SUB-EXPRESSION (prb_valid ? ((state[M_BIT] &amp; prb_mesi[M_BIT])) : d_mesi[M_BIT])
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47644
 EXPRESSION (fsm_invalid ? enq_state[L_BIT] : (prb_valid ? state[L_BIT] : (((state[L_BIT] | func_lock) &amp; (~d_fault)))))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47644
 SUB-EXPRESSION (prb_valid ? state[L_BIT] : (((state[L_BIT] | func_lock) &amp; (~d_fault))))
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47661
 EXPRESSION (fsm_invalid ? enq_l2_ways : (((l2_ways &amp; (~l2_ways_mask)) | ({2 {d_l2_way}} &amp; l2_ways_mask))))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47703
 EXPRESSION (((fsm_wbfw &amp; wbf_flush)) ? 3'b0 : ((gen_wbf.reg_wbf_r_addr + DCU_DATA_WIDTH[8:6])))
             ------------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47712
 EXPRESSION ((addr[GRN_LSB+:2] == 2'b0) ? wmask : ({4 {1'b0}}))
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47713
 EXPRESSION ((addr[GRN_LSB+:2] == 2'b1) ? wmask : ({4 {1'b0}}))
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47714
 EXPRESSION ((addr[GRN_LSB+:2] == 2'd2) ? wmask : ({4 {1'b0}}))
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47715
 EXPRESSION ((addr[GRN_LSB+:2] == 2'd3) ? wmask : ({4 {1'b0}}))
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47761
 EXPRESSION (attr_na ? 3'd4 : 3'd6)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47762
 EXPRESSION (attr_na ? 3'b0 : (state[S_BIT] ? 3'd2 : 3'b0))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47762
 SUB-EXPRESSION (state[S_BIT] ? 3'd2 : 3'b0)
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47763
 EXPRESSION (attr_na ? ({1'b0, 1'b1, xlen64}) : 3'd6)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47764
 EXPRESSION (attr_na ? ({addr[(PALEN - 1):GRN_LSB], {GRN_LSB {1'b0}}}) : ({addr[(PALEN - 1):6], 6'b0}))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47766
 EXPRESSION (attr_na ? a_byte_lane : ({(DCU_DATA_WIDTH / 8) {1'b1}}))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47784
 EXPRESSION (state[S_BIT] ? 3'd2 : 3'b1)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47794
 EXPRESSION (state[S_BIT] ? 3'd6 : 3'b1)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47795
 EXPRESSION (state[S_BIT] ? 3'd2 : 3'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47796
 EXPRESSION (state[S_BIT] ? 3'd6 : (func_wbf ? 3'd6 : ({1'b0, size[1:0]})))
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47796
 SUB-EXPRESSION (func_wbf ? 3'd6 : ({1'b0, size[1:0]}))
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47797
 EXPRESSION (state[S_BIT] ? ({addr[(PALEN - 1):6], 6'b0}) : (func_wbf ? ({addr[(PALEN - 1):6], 6'b0}) : addr[(PALEN - 1):0]))
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47797
 SUB-EXPRESSION (func_wbf ? ({addr[(PALEN - 1):6], 6'b0}) : addr[(PALEN - 1):0])
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47798
 EXPRESSION (state[S_BIT] ? ({DCU_DATA_WIDTH {1'b0}}) : (func_wbf ? wbf_r_data : ({XW_RATIO {wdata}})))
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47798
 SUB-EXPRESSION (func_wbf ? wbf_r_data : ({XW_RATIO {wdata}}))
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47799
 EXPRESSION (state[S_BIT] ? ({(DCU_DATA_WIDTH / 8) {1'b1}}) : (func_wbf ? wbf_r_mask : (({XW_RATIO {wmask}} &amp; a_byte_lane))))
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47799
 SUB-EXPRESSION (func_wbf ? wbf_r_mask : (({XW_RATIO {wmask}} &amp; a_byte_lane)))
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47801
 EXPRESSION (state[S_BIT] ? arcache : awcache)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_234949_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod3176.html#inst_tag_234949" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_mshr.gen_ent[2].u_mshr_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">100</td>
<td class="rt">21</td>
<td class="rt">21.00 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">1524</td>
<td class="rt">425</td>
<td class="rt">27.89 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">762</td>
<td class="rt">212</td>
<td class="rt">27.82 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">762</td>
<td class="rt">213</td>
<td class="rt">27.95 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">100</td>
<td class="rt">21</td>
<td class="rt">21.00 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">1524</td>
<td class="rt">425</td>
<td class="rt">27.89 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">762</td>
<td class="rt">212</td>
<td class="rt">27.82 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">762</td>
<td class="rt">213</td>
<td class="rt">27.95 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>dcu_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[17:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[30:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_func[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_hit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_sameidx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_changing</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_tagw[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_mesi[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>enq_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_mrg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_spec</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_id</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[17:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[30:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_state[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_state[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_way[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_way[3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[9:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[14:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[17:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_l2_ways[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_select</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_addr[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_addr[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_addr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_addr[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_addr[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_addr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_kill</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_attr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_attr[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_attr[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_attr[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_wmask[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>prb_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>prb_mesi[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_a1_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_flush</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_index[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_a_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_a_index[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_a_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_w_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_w_addr[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[127:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_mask[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_r_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_r_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_addr[5:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_r_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_d_valid[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>way[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>write_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_speculative</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_killed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_wt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_na</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_na_mrg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_wbf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_wbf_cft</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_write</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_write_mrg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_wna_pending</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_param[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_opcode[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_user[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_grant</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_opcode[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_sink[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_sink[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_param[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_offset[5:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_data[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_payload</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_fault</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_crit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_fmt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_l2_way[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>e_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>e_sink[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>e_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fil_int_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_int_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fil_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_mesi[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_fault</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_reserve</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_exclusive</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_l2_ways[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cri_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cri_nbload</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cri_prefetch</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cri_rd[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>event_miss_cnt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>event_miss_latency</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_234949_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod3176.html#inst_tag_234949" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_mshr.gen_ent[2].u_mshr_ent</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: fsm_cs</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">9</td>
<td class="rt">1</td>
<td class="rt">11.11 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">24</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: fsm_cs</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>COMMITTED</td>
<td class="rt">47523</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>GRANTACK</td>
<td class="rt">47564</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>INFLIGHT</td>
<td class="rt">47551</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>INVALID</td>
<td class="rt">47543</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>KILLED</td>
<td class="rt">47522</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPECULATIVE</td>
<td class="rt">47519</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>TAGW</td>
<td class="rt">47548</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WBFFLUSH</td>
<td class="rt">47556</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WBFWRITE</td>
<td class="rt">47552</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>COMMITTED->INFLIGHT</td>
<td class="rt">47551</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>COMMITTED->INVALID</td>
<td class="rt">47549</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>COMMITTED->SPECULATIVE</td>
<td class="rt">47550</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>COMMITTED->TAGW</td>
<td class="rt">47548</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>COMMITTED->WBFWRITE</td>
<td class="rt">47552</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>GRANTACK->COMMITTED</td>
<td class="rt">47571</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>GRANTACK->INVALID</td>
<td class="rt">47580</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>GRANTACK->KILLED</td>
<td class="rt">47570</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>GRANTACK->SPECULATIVE</td>
<td class="rt">47569</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>INFLIGHT->GRANTACK</td>
<td class="rt">47564</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>INVALID->COMMITTED</td>
<td class="rt">47523</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>INVALID->KILLED</td>
<td class="rt">47522</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>INVALID->SPECULATIVE</td>
<td class="rt">47519</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>KILLED->COMMITTED</td>
<td class="rt">47539</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>KILLED->INVALID</td>
<td class="rt">47543</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>KILLED->SPECULATIVE</td>
<td class="rt">47535</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPECULATIVE->COMMITTED</td>
<td class="rt">47529</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPECULATIVE->KILLED</td>
<td class="rt">47528</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>TAGW->COMMITTED</td>
<td class="rt">47591</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>TAGW->INVALID</td>
<td class="rt">47600</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>TAGW->KILLED</td>
<td class="rt">47590</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>TAGW->SPECULATIVE</td>
<td class="rt">47587</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WBFFLUSH->INFLIGHT</td>
<td class="rt">47560</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WBFWRITE->WBFFLUSH</td>
<td class="rt">47556</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_234949_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod3176.html#inst_tag_234949" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_mshr.gen_ent[2].u_mshr_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">106</td>
<td class="rt">25</td>
<td class="rt">23.58 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">47612</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">47639</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">47641</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">47642</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">47643</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">47644</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">47661</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s0">
<td>TERNARY</td>
<td class="rt">47761</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>TERNARY</td>
<td class="rt">47762</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>TERNARY</td>
<td class="rt">47763</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>TERNARY</td>
<td class="rt">47764</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>TERNARY</td>
<td class="rt">47766</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>TERNARY</td>
<td class="rt">47784</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>TERNARY</td>
<td class="rt">47794</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>TERNARY</td>
<td class="rt">47795</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>TERNARY</td>
<td class="rt">47796</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>TERNARY</td>
<td class="rt">47797</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>TERNARY</td>
<td class="rt">47798</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>TERNARY</td>
<td class="rt">47799</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>TERNARY</td>
<td class="rt">47801</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">47703</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s0">
<td>TERNARY</td>
<td class="rt">47712</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>TERNARY</td>
<td class="rt">47713</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>TERNARY</td>
<td class="rt">47714</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>TERNARY</td>
<td class="rt">47715</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">47443</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">47452</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">47461</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">47470</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">47476</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">47482</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">47488</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">47494</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">47500</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">47516</td>
<td class="rt">19</td>
<td class="rt">2</td>
<td class="rt">10.53 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">47655</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">47854</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">47691</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">47697</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47612      assign cmp_mesi = ((fsm_inflight & d_grant & d_last & notify_sb) | fsm_grantack) ? {func[FUNC_W],2'b11} : state[2:0];
                                                                                            <font color = "red">-1-</font>  
                                                                                            <font color = "red">==></font>  
                                                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47639      assign addr_nx = fsm_invalid ? enq_addr[IDX_LSB - 1:0] : cmt_addr[IDX_LSB - 1:0];
                                        <font color = "red">-1-</font>  
                                        <font color = "green">==></font>  
                                        <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47641      assign state_nx[S_BIT] = fsm_invalid ? enq_state[S_BIT] : prb_valid ? state[S_BIT] & prb_mesi[S_BIT] : d_mesi[S_BIT];
                                                <font color = "red">-1-</font>                            <font color = "red">-2-</font>   
                                                <font color = "green">==></font>                            <font color = "red">==></font>   
                                                                               <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47642      assign state_nx[E_BIT] = fsm_invalid ? enq_state[E_BIT] : prb_valid ? state[E_BIT] & prb_mesi[E_BIT] : d_mesi[E_BIT];
                                                <font color = "red">-1-</font>                            <font color = "red">-2-</font>   
                                                <font color = "green">==></font>                            <font color = "red">==></font>   
                                                                               <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47643      assign state_nx[M_BIT] = fsm_invalid ? enq_state[M_BIT] : prb_valid ? state[M_BIT] & prb_mesi[M_BIT] : d_mesi[M_BIT];
                                                <font color = "red">-1-</font>                            <font color = "red">-2-</font>   
                                                <font color = "green">==></font>                            <font color = "red">==></font>   
                                                                               <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47644      assign state_nx[L_BIT] = fsm_invalid ? enq_state[L_BIT] : prb_valid ? state[L_BIT] : (state[L_BIT] | func_lock) & ~d_fault;
                                                <font color = "red">-1-</font>                            <font color = "red">-2-</font>   
                                                <font color = "green">==></font>                            <font color = "red">==></font>   
                                                                               <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47661      assign l2_ways_nx = fsm_invalid ? enq_l2_ways : (l2_ways & ~l2_ways_mask | {2{d_l2_way}} & l2_ways_mask);
                                           <font color = "red">-1-</font>  
                                           <font color = "green">==></font>  
                                           <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47761      assign read_a_opcode = attr_na ? 3'd4 : 3'd6;
                                          <font color = "red">-1-</font>  
                                          <font color = "red">==></font>  
                                          <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47762      assign read_a_param = attr_na ? 3'd0 : state[S_BIT] ? 3'd2 : 3'd0;
                                         <font color = "red">-1-</font>                   <font color = "red">-2-</font>   
                                         <font color = "red">==></font>                   <font color = "red">==></font>   
                                                               <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47763      assign read_a_size = attr_na ? {1'b0,1'b1,xlen64} : 3'd6;
                                        <font color = "red">-1-</font>  
                                        <font color = "red">==></font>  
                                        <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47764      assign read_a_addr = attr_na ? {addr[PALEN - 1:GRN_LSB],{GRN_LSB{1'b0}}} : {addr[PALEN - 1:6],6'd0};
                                        <font color = "red">-1-</font>  
                                        <font color = "red">==></font>  
                                        <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47766      assign read_a_mask = attr_na ? a_byte_lane : {(DCU_DATA_WIDTH / 8){1'b1}};
                                        <font color = "red">-1-</font>  
                                        <font color = "red">==></font>  
                                        <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47784      assign wba_a_param = state[S_BIT] ? 3'd2 : 3'd1;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47794      assign wbn_a_opcode = state[S_BIT] ? 3'd6 : 3'd1;
                                              <font color = "red">-1-</font>  
                                              <font color = "red">==></font>  
                                              <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47795      assign wbn_a_param = state[S_BIT] ? 3'd2 : 3'd0;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47796      assign wbn_a_size = state[S_BIT] ? 3'd6 : func_wbf ? 3'd6 : {1'b0,size[1:0]};
                                            <font color = "red">-1-</font>               <font color = "red">-2-</font>   
                                            <font color = "red">==></font>               <font color = "red">==></font>   
                                                              <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47797      assign wbn_a_addr = state[S_BIT] ? {addr[PALEN - 1:6],6'd0} : func_wbf ? {addr[PALEN - 1:6],6'd0} : addr[PALEN - 1:0];
                                            <font color = "red">-1-</font>                                   <font color = "red">-2-</font>   
                                            <font color = "red">==></font>                                   <font color = "red">==></font>   
                                                                                  <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47798      assign wbn_a_data = state[S_BIT] ? {(DCU_DATA_WIDTH){1'b0}} : func_wbf ? wbf_r_data : {XW_RATIO{wdata}};
                                            <font color = "red">-1-</font>                                   <font color = "red">-2-</font>   
                                            <font color = "red">==></font>                                   <font color = "red">==></font>   
                                                                                  <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47799      assign wbn_a_mask = state[S_BIT] ? {(DCU_DATA_WIDTH / 8){1'b1}} : func_wbf ? wbf_r_mask : {XW_RATIO{wmask}} & a_byte_lane;
                                            <font color = "red">-1-</font>                                       <font color = "red">-2-</font>   
                                            <font color = "red">==></font>                                       <font color = "red">==></font>   
                                                                                      <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47801      assign wbn_a_user[3 +:4] = state[S_BIT] ? arcache : awcache;
                                                   <font color = "red">-1-</font>  
                                                   <font color = "red">==></font>  
                                                   <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47703              assign reg_wbf_r_addr_nx = (fsm_wbfw & wbf_flush) ? 3'd0 : reg_wbf_r_addr + DCU_DATA_WIDTH[8:6];
                                                                     <font color = "red">-1-</font>  
                                                                     <font color = "red">==></font>  
                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47712              assign wbf_w_mask[0 +:4] = (addr[GRN_LSB +:2] == 2'd0) ? wmask : {4{1'b0}};
                                                                          <font color = "red">-1-</font>  
                                                                          <font color = "red">==></font>  
                                                                          <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47713              assign wbf_w_mask[4 +:4] = (addr[GRN_LSB +:2] == 2'd1) ? wmask : {4{1'b0}};
                                                                          <font color = "red">-1-</font>  
                                                                          <font color = "red">==></font>  
                                                                          <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47714              assign wbf_w_mask[8 +:4] = (addr[GRN_LSB +:2] == 2'd2) ? wmask : {4{1'b0}};
                                                                          <font color = "red">-1-</font>  
                                                                          <font color = "red">==></font>  
                                                                          <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47715              assign wbf_w_mask[12 +:4] = (addr[GRN_LSB +:2] == 2'd3) ? wmask : {4{1'b0}};
                                                                           <font color = "red">-1-</font>  
                                                                           <font color = "red">==></font>  
                                                                           <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47443          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
47444              fsm_cs <= {{(FSM_BITS - 1){1'b0}},1'b1};
           <font color = "green">        ==></font>
47445          end
47446          else if (fsm_en) begin
                    <font color = "red">-2-</font>  
47447              fsm_cs <= fsm_ns;
           <font color = "red">        ==></font>
47448          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47452          if (ini_valid) begin
               <font color = "red">-1-</font>  
47453              addr[PALEN - 1:IDX_LSB] <= enq_addr[PALEN - 1:IDX_LSB];
           <font color = "red">        ==></font>
47454              id <= enq_id;
47455              way <= enq_way;
47456              func <= enq_func;
47457          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47461          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
47462              wait_for_cmt <= 1'b0;
           <font color = "green">        ==></font>
47463          end
47464          else if (wait_for_cmt_en) begin
                    <font color = "red">-2-</font>  
47465              wait_for_cmt <= wait_for_cmt_nx;
           <font color = "red">        ==></font>
47466          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47470          if (addr_lo_en) begin
               <font color = "red">-1-</font>  
47471              addr[IDX_LSB - 1:0] <= addr_nx[IDX_LSB - 1:0];
           <font color = "red">        ==></font>
47472          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47476          if (state_en) begin
               <font color = "red">-1-</font>  
47477              state <= state_nx;
           <font color = "red">        ==></font>
47478          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47482          if (pending_fault_en) begin
               <font color = "red">-1-</font>  
47483              pending_fault <= pending_fault_nx;
           <font color = "red">        ==></font>
47484          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47488          if (attr_en) begin
               <font color = "red">-1-</font>  
47489              attr <= cmt_attr;
           <font color = "red">        ==></font>
47490          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47494          if (wdata_en) begin
               <font color = "red">-1-</font>  
47495              wdata <= cmt_wdata;
           <font color = "red">        ==></font>
47496          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47500          if (wmask_en) begin
               <font color = "red">-1-</font>  
47501              wmask <= wmask_nx;
           <font color = "red">        ==></font>
47502          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47516          case (1'b1)
               <font color = "red">-1-</font>  
47517              fsm_cs[INVALID]: begin
47518                  if (enq_spec) begin
                       <font color = "green">-2-</font>  
47519                      fsm_ns[SPECULATIVE] = 1'b1;
           <font color = "green">                ==></font>
47520                  end
47521                  else begin
47522                      fsm_ns[KILLED] = cmt_kill;
           <font color = "green">                ==></font>
47523                      fsm_ns[COMMITTED] = ~cmt_kill;
47524                  end
47525                  fsm_en = enq_valid;
47526              end
47527              fsm_cs[SPECULATIVE]: begin
47528                  fsm_ns[KILLED] = cmt_kill;
           <font color = "red">            ==></font>
47529                  fsm_ns[COMMITTED] = ~cmt_kill;
47530                  fsm_en = cmt_valid_select;
47531              end
47532              fsm_cs[KILLED]: begin
47533                  if (enq_valid) begin
                       <font color = "red">-3-</font>  
47534                      if (enq_spec) begin
                           <font color = "red">-4-</font>  
47535                          fsm_ns[SPECULATIVE] = 1'b1;
           <font color = "red">                    ==></font>
47536                      end
47537                      else begin
47538                          fsm_ns[KILLED] = cmt_kill;
           <font color = "red">                    ==></font>
47539                          fsm_ns[COMMITTED] = ~cmt_kill;
47540                      end
47541                  end
47542                  else begin
47543                      fsm_ns[INVALID] = 1'b1;
           <font color = "red">                ==></font>
47544                  end
47545                  fsm_en = 1'b1;
47546              end
47547              fsm_cs[COMMITTED]: begin
47548                  fsm_ns[TAGW] = (func_unlock & unlock_ns_tagw) | (func_lock & lock_ns_tagw) | (func_write & write_ns_tagw);
           <font color = "red">            ==></font>
47549                  fsm_ns[INVALID] = (func_unlock & unlock_ns_invalid) | (func_lock & lock_ns_invalid) | (func_read & read_ns_invalid) | (func_write & write_ns_invalid) | func_null;
47550                  fsm_ns[SPECULATIVE] = (func_write & write_ns_speculative) | (func_read & read_ns_speculative);
47551                  fsm_ns[INFLIGHT] = (func_lock & lock_ns_inflight) | (func_read & read_ns_inflight) | (func_write & write_ns_inflight);
47552                  fsm_ns[WBFWRITE] = (func_write & write_ns_wbfw);
47553                  fsm_en = func_unlock | (func_lock & lock_ns_tagw & fil_int_ready) | (func_lock & lock_ns_inflight & a_ready) | (func_lock & lock_ns_invalid) | (func_read & read_ns_inflight & a_ready) | (func_read & read_ns_invalid) | (func_read & read_ns_speculative) | (func_write & write_ns_invalid) | (func_write & write_ns_speculative) | (func_write & write_ns_tagw & fil_int_ready) | (func_write & write_ns_inflight & a_ready) | (func_write & write_ns_wbfw & wbf_a_ready) | func_null;
47554              end
47555              fsm_cs[WBFWRITE]: begin
47556                  fsm_ns[WBFFLUSH] = 1'b1;
           <font color = "red">            ==></font>
47557                  fsm_en = wbf_flush;
47558              end
47559              fsm_cs[WBFFLUSH]: begin
47560                  fsm_ns[INFLIGHT] = 1'b1;
           <font color = "red">            ==></font>
47561                  fsm_en = a_grant & a_last;
47562              end
47563              fsm_cs[INFLIGHT]: begin
47564                  fsm_ns[GRANTACK] = 1'b1;
           <font color = "red">            ==></font>
47565                  fsm_en = d_grant & d_last;
47566              end
47567              fsm_cs[GRANTACK]: begin
47568                  if (wait_for_cmt) begin
                       <font color = "red">-5-</font>  
47569                      fsm_ns[SPECULATIVE] = ~cmt_valid_select;
           <font color = "red">                ==></font>
47570                      fsm_ns[KILLED] = cmt_valid_select & cmt_kill;
47571                      fsm_ns[COMMITTED] = cmt_valid_select & ~cmt_kill;
47572                  end
47573                  else if (enq_valid_spec) begin
                            <font color = "red">-6-</font>  
47574                      fsm_ns[SPECULATIVE] = 1'b1;
           <font color = "red">                ==></font>
47575                  end
47576                  else if (wbf_miss && |wmask) begin
                            <font color = "red">-7-</font>  
47577                      fsm_ns[COMMITTED] = 1'b1;
           <font color = "red">                ==></font>
47578                  end
47579                  else begin
47580                      fsm_ns[INVALID] = 1'b1;
           <font color = "red">                ==></font>
47581                  end
47582                  fsm_en = ~grantack_pending;
47583              end
47584              fsm_cs[TAGW]: begin
47585                  if (enq_valid) begin
                       <font color = "red">-8-</font>  
47586                      if (enq_spec) begin
                           <font color = "red">-9-</font>  
47587                          fsm_ns[SPECULATIVE] = 1'b1;
           <font color = "red">                    ==></font>
47588                      end
47589                      else begin
47590                          fsm_ns[KILLED] = cmt_kill;
           <font color = "red">                    ==></font>
47591                          fsm_ns[COMMITTED] = ~cmt_kill;
47592                      end
47593                  end
47594                  else if (wait_for_cmt) begin
                            <font color = "red">-10-</font>  
47595                      fsm_ns[SPECULATIVE] = ~cmt_valid_select;
           <font color = "red">                ==></font>
47596                      fsm_ns[KILLED] = cmt_valid_select & cmt_kill;
47597                      fsm_ns[COMMITTED] = cmt_valid_select & ~cmt_kill;
47598                  end
47599                  else begin
47600                      fsm_ns[INVALID] = 1'b1;
           <font color = "red">                ==></font>
47601                  end
47602                  fsm_en = 1'b1;
47603              end
47604              default: begin
47605                  fsm_ns = {FSM_BITS{1'b0}};
           <font color = "red">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>fsm_cs[INVALID] </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[INVALID] </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[SPECULATIVE] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[KILLED] </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[KILLED] </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[KILLED] </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[COMMITTED] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[WBFWRITE] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[WBFFLUSH] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[INFLIGHT] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[GRANTACK] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[GRANTACK] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[GRANTACK] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[GRANTACK] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[TAGW] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[TAGW] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[TAGW] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[TAGW] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47655          if (l2_ways_en) begin
               <font color = "red">-1-</font>  
47656              l2_ways <= l2_ways_nx;
           <font color = "red">        ==></font>
47657          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47854          if (e_sink_en) begin
               <font color = "red">-1-</font>  
47855              e_sink <= d_sink;
           <font color = "red">        ==></font>
47856          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47691                  if (wbf_a_grant) begin
                       <font color = "red">-1-</font>  
47692                      reg_wbf_index <= wbf_a_index;
           <font color = "red">                ==></font>
47693                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47697                  if (reg_wbf_r_addr_en) begin
                       <font color = "red">-1-</font>  
47698                      reg_wbf_r_addr <= reg_wbf_r_addr_nx;
           <font color = "red">                ==></font>
47699                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_234948'>
<a name="inst_tag_234948_Line"></a>
<b>Line Coverage for Instance : <a href="mod3176.html#inst_tag_234948" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_mshr.gen_ent[1].u_mshr_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>85</td><td>51</td><td>60.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>47443</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>47452</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>47461</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>47470</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>47476</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>47482</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>47488</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>47494</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>47500</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>47515</td><td>52</td><td>23</td><td>44.23</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>47655</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>47691</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>47697</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>47854</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
47442                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
47443      1/1              if (!dcu_reset_n) begin
47444      1/1                  fsm_cs &lt;= {{(FSM_BITS - 1){1'b0}},1'b1};
47445                       end
47446      1/1              else if (fsm_en) begin
47447      1/1                  fsm_cs &lt;= fsm_ns;
47448                       end
                        MISSING_ELSE
47449                   end
47450                   
47451                   always @(posedge dcu_clk) begin
47452      1/1              if (ini_valid) begin
47453      1/1                  addr[PALEN - 1:IDX_LSB] &lt;= enq_addr[PALEN - 1:IDX_LSB];
47454      1/1                  id &lt;= enq_id;
47455      1/1                  way &lt;= enq_way;
47456      1/1                  func &lt;= enq_func;
47457                       end
                        MISSING_ELSE
47458                   end
47459                   
47460                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
47461      1/1              if (!dcu_reset_n) begin
47462      1/1                  wait_for_cmt &lt;= 1'b0;
47463                       end
47464      1/1              else if (wait_for_cmt_en) begin
47465      <font color = "red">0/1     ==>          wait_for_cmt &lt;= wait_for_cmt_nx;</font>
47466                       end
                        MISSING_ELSE
47467                   end
47468                   
47469                   always @(posedge dcu_clk) begin
47470      1/1              if (addr_lo_en) begin
47471      1/1                  addr[IDX_LSB - 1:0] &lt;= addr_nx[IDX_LSB - 1:0];
47472                       end
                        MISSING_ELSE
47473                   end
47474                   
47475                   always @(posedge dcu_clk) begin
47476      1/1              if (state_en) begin
47477      1/1                  state &lt;= state_nx;
47478                       end
                        MISSING_ELSE
47479                   end
47480                   
47481                   always @(posedge dcu_clk) begin
47482      1/1              if (pending_fault_en) begin
47483      1/1                  pending_fault &lt;= pending_fault_nx;
47484                       end
                        MISSING_ELSE
47485                   end
47486                   
47487                   always @(posedge dcu_clk) begin
47488      1/1              if (attr_en) begin
47489      1/1                  attr &lt;= cmt_attr;
47490                       end
                        MISSING_ELSE
47491                   end
47492                   
47493                   always @(posedge dcu_clk) begin
47494      1/1              if (wdata_en) begin
47495      <font color = "red">0/1     ==>          wdata &lt;= cmt_wdata;</font>
47496                       end
                        MISSING_ELSE
47497                   end
47498                   
47499                   always @(posedge dcu_clk) begin
47500      1/1              if (wmask_en) begin
47501      <font color = "red">0/1     ==>          wmask &lt;= wmask_nx;</font>
47502                       end
                        MISSING_ELSE
47503                   end
47504                   
47505                   kv_dff_gen #(
47506                       .EXPRESSION(DCACHE_ECC_TYPE_INT == 2),
47507                       .W(1)
47508                   ) u_d_answered (
47509                       .clk(dcu_clk),
47510                       .en(d_answered_en),
47511                       .d(d_answered_nx),
47512                       .q(d_answered)
47513                   );
47514                   always @* begin
47515      1/1              fsm_ns = {FSM_BITS{1'b0}};
47516      1/1              case (1'b1)
47517                           fsm_cs[INVALID]: begin
47518      1/1                      if (enq_spec) begin
47519      1/1                          fsm_ns[SPECULATIVE] = 1'b1;
47520                               end
47521                               else begin
47522      1/1                          fsm_ns[KILLED] = cmt_kill;
47523      1/1                          fsm_ns[COMMITTED] = ~cmt_kill;
47524                               end
47525      1/1                      fsm_en = enq_valid;
47526                           end
47527                           fsm_cs[SPECULATIVE]: begin
47528      <font color = "red">0/1     ==>              fsm_ns[KILLED] = cmt_kill;</font>
47529      <font color = "red">0/1     ==>              fsm_ns[COMMITTED] = ~cmt_kill;</font>
47530      <font color = "red">0/1     ==>              fsm_en = cmt_valid_select;</font>
47531                           end
47532                           fsm_cs[KILLED]: begin
47533      1/1                      if (enq_valid) begin
47534      <font color = "red">0/1     ==>                  if (enq_spec) begin</font>
47535      <font color = "red">0/1     ==>                      fsm_ns[SPECULATIVE] = 1'b1;</font>
47536                                   end
47537                                   else begin
47538      <font color = "red">0/1     ==>                      fsm_ns[KILLED] = cmt_kill;</font>
47539      <font color = "red">0/1     ==>                      fsm_ns[COMMITTED] = ~cmt_kill;</font>
47540                                   end
47541                               end
47542                               else begin
47543      1/1                          fsm_ns[INVALID] = 1'b1;
47544                               end
47545      1/1                      fsm_en = 1'b1;
47546                           end
47547                           fsm_cs[COMMITTED]: begin
47548      1/1                      fsm_ns[TAGW] = (func_unlock &amp; unlock_ns_tagw) | (func_lock &amp; lock_ns_tagw) | (func_write &amp; write_ns_tagw);
47549      1/1                      fsm_ns[INVALID] = (func_unlock &amp; unlock_ns_invalid) | (func_lock &amp; lock_ns_invalid) | (func_read &amp; read_ns_invalid) | (func_write &amp; write_ns_invalid) | func_null;
47550      1/1                      fsm_ns[SPECULATIVE] = (func_write &amp; write_ns_speculative) | (func_read &amp; read_ns_speculative);
47551      1/1                      fsm_ns[INFLIGHT] = (func_lock &amp; lock_ns_inflight) | (func_read &amp; read_ns_inflight) | (func_write &amp; write_ns_inflight);
47552      1/1                      fsm_ns[WBFWRITE] = (func_write &amp; write_ns_wbfw);
47553      1/1                      fsm_en = func_unlock | (func_lock &amp; lock_ns_tagw &amp; fil_int_ready) | (func_lock &amp; lock_ns_inflight &amp; a_ready) | (func_lock &amp; lock_ns_invalid) | (func_read &amp; read_ns_inflight &amp; a_ready) | (func_read &amp; read_ns_invalid) | (func_read &amp; read_ns_speculative) | (func_write &amp; write_ns_invalid) | (func_write &amp; write_ns_speculative) | (func_write &amp; write_ns_tagw &amp; fil_int_ready) | (func_write &amp; write_ns_inflight &amp; a_ready) | (func_write &amp; write_ns_wbfw &amp; wbf_a_ready) | func_null;
47554                           end
47555                           fsm_cs[WBFWRITE]: begin
47556      <font color = "red">0/1     ==>              fsm_ns[WBFFLUSH] = 1'b1;</font>
47557      <font color = "red">0/1     ==>              fsm_en = wbf_flush;</font>
47558                           end
47559                           fsm_cs[WBFFLUSH]: begin
47560      <font color = "red">0/1     ==>              fsm_ns[INFLIGHT] = 1'b1;</font>
47561      <font color = "red">0/1     ==>              fsm_en = a_grant &amp; a_last;</font>
47562                           end
47563                           fsm_cs[INFLIGHT]: begin
47564      1/1                      fsm_ns[GRANTACK] = 1'b1;
47565      1/1                      fsm_en = d_grant &amp; d_last;
47566                           end
47567                           fsm_cs[GRANTACK]: begin
47568      1/1                      if (wait_for_cmt) begin
47569      <font color = "red">0/1     ==>                  fsm_ns[SPECULATIVE] = ~cmt_valid_select;</font>
47570      <font color = "red">0/1     ==>                  fsm_ns[KILLED] = cmt_valid_select &amp; cmt_kill;</font>
47571      <font color = "red">0/1     ==>                  fsm_ns[COMMITTED] = cmt_valid_select &amp; ~cmt_kill;</font>
47572                               end
47573      1/1                      else if (enq_valid_spec) begin
47574      <font color = "red">0/1     ==>                  fsm_ns[SPECULATIVE] = 1'b1;</font>
47575                               end
47576      1/1                      else if (wbf_miss &amp;&amp; |wmask) begin
47577      <font color = "red">0/1     ==>                  fsm_ns[COMMITTED] = 1'b1;</font>
47578                               end
47579                               else begin
47580      1/1                          fsm_ns[INVALID] = 1'b1;
47581                               end
47582      1/1                      fsm_en = ~grantack_pending;
47583                           end
47584                           fsm_cs[TAGW]: begin
47585      <font color = "red">0/1     ==>              if (enq_valid) begin</font>
47586      <font color = "red">0/1     ==>                  if (enq_spec) begin</font>
47587      <font color = "red">0/1     ==>                      fsm_ns[SPECULATIVE] = 1'b1;</font>
47588                                   end
47589                                   else begin
47590      <font color = "red">0/1     ==>                      fsm_ns[KILLED] = cmt_kill;</font>
47591      <font color = "red">0/1     ==>                      fsm_ns[COMMITTED] = ~cmt_kill;</font>
47592                                   end
47593                               end
47594      <font color = "red">0/1     ==>              else if (wait_for_cmt) begin</font>
47595      <font color = "red">0/1     ==>                  fsm_ns[SPECULATIVE] = ~cmt_valid_select;</font>
47596      <font color = "red">0/1     ==>                  fsm_ns[KILLED] = cmt_valid_select &amp; cmt_kill;</font>
47597      <font color = "red">0/1     ==>                  fsm_ns[COMMITTED] = cmt_valid_select &amp; ~cmt_kill;</font>
47598                               end
47599                               else begin
47600      <font color = "red">0/1     ==>                  fsm_ns[INVALID] = 1'b1;</font>
47601                               end
47602      <font color = "red">0/1     ==>              fsm_en = 1'b1;</font>
47603                           end
47604                           default: begin
47605      <font color = "red">0/1     ==>              fsm_ns = {FSM_BITS{1'b0}};</font>
47606      <font color = "red">0/1     ==>              fsm_en = 1'b0;</font>
47607                           end
47608                       endcase
47609                   end
47610                   
47611                   assign valid = ~fsm_invalid;
47612                   assign cmp_mesi = ((fsm_inflight &amp; d_grant &amp; d_last &amp; notify_sb) | fsm_grantack) ? {func[FUNC_W],2'b11} : state[2:0];
47613                   assign attr_en = cmt_valid_select &amp; (fsm_invalid | fsm_speculative);
47614                   assign wdata_en = cmt_valid_select &amp; ~cmt_kill &amp; (cmt_na | cmt_wt);
47615                   assign wmask_en = wdata_en | wbf_w_grant;
47616                   assign wmask_nx = {4{cmt_valid_select &amp; ~cmt_kill}} &amp; cmt_wmask;
47617                   generate
47618                       if (XW_RATIO_LOG2 != 0) begin:gen_a_byte_lane
47619                           kv_bin2onehot #(
47620                               .N(XW_RATIO)
47621                           ) u_grn_onehot (
47622                               .out(grn_onehot),
47623                               .in(addr[GRN_LSB +:XW_RATIO_LOG2])
47624                           );
47625                           kv_bit_expand #(
47626                               .N(XW_RATIO),
47627                               .M(4)
47628                           ) u_a_byte_lane (
47629                               .out(a_byte_lane),
47630                               .in(grn_onehot)
47631                           );
47632                       end
47633                       else begin:gen_a_byte_lane_stub
47634                           assign grn_onehot = 1'b1;
47635                           assign a_byte_lane = {(DCU_DATA_WIDTH / 8){grn_onehot}};
47636                       end
47637                   endgenerate
47638                   assign addr_lo_en = ini_valid | (cmt_valid_select &amp; ~cmt_kill &amp; cmt_na);
47639                   assign addr_nx = fsm_invalid ? enq_addr[IDX_LSB - 1:0] : cmt_addr[IDX_LSB - 1:0];
47640                   assign state_en = ini_valid | prb_valid | (d_grant &amp; d_last &amp; d_opcode_grants);
47641                   assign state_nx[S_BIT] = fsm_invalid ? enq_state[S_BIT] : prb_valid ? state[S_BIT] &amp; prb_mesi[S_BIT] : d_mesi[S_BIT];
47642                   assign state_nx[E_BIT] = fsm_invalid ? enq_state[E_BIT] : prb_valid ? state[E_BIT] &amp; prb_mesi[E_BIT] : d_mesi[E_BIT];
47643                   assign state_nx[M_BIT] = fsm_invalid ? enq_state[M_BIT] : prb_valid ? state[M_BIT] &amp; prb_mesi[M_BIT] : d_mesi[M_BIT];
47644                   assign state_nx[L_BIT] = fsm_invalid ? enq_state[L_BIT] : prb_valid ? state[L_BIT] : (state[L_BIT] | func_lock) &amp; ~d_fault;
47645                   assign pending_fault_en = ini_valid | d_grant;
47646                   assign pending_fault_nx = d_fault;
47647                   assign d_fault = d_grant &amp; (d_error | pending_fault);
47648                   assign d_answered_nx = ~a_grant &amp; (d_answered | d_grant);
47649                   assign d_answered_en = a_grant | d_grant;
47650                   assign wait_for_cmt_en = wait_for_cmt_set ^ wait_for_cmt_clr;
47651                   assign wait_for_cmt_nx = wait_for_cmt_set &amp; ~wait_for_cmt_clr;
47652                   assign wait_for_cmt_set = enq_valid;
47653                   assign wait_for_cmt_clr = cmt_valid &amp; cmt_select;
47654                   always @(posedge dcu_clk) begin
47655      1/1              if (l2_ways_en) begin
47656      1/1                  l2_ways &lt;= l2_ways_nx;
47657                       end
                        MISSING_ELSE
47658                   end
47659                   
47660                   assign l2_ways_en = ini_valid | (d_grant &amp; d_last &amp; d_opcode_grantdata);
47661                   assign l2_ways_nx = fsm_invalid ? enq_l2_ways : (l2_ways &amp; ~l2_ways_mask | {2{d_l2_way}} &amp; l2_ways_mask);
47662                   kv_bin2onehot #(
47663                       .N(2)
47664                   ) u_l2_ways_sel (
47665                       .out(l2_ways_sel),
47666                       .in(addr[IDX_LSB])
47667                   );
47668                   kv_bit_expand #(
47669                       .N(2),
47670                       .M(4)
47671                   ) u_l2_ways_mask (
47672                       .out(l2_ways_mask),
47673                       .in(l2_ways_sel)
47674                   );
47675                   kv_mux_onehot #(
47676                       .N(2),
47677                       .W(4)
47678                   ) u_l2_way (
47679                       .out(l2_way),
47680                       .sel(l2_ways_sel),
47681                       .in(l2_ways)
47682                   );
47683                   assign fil_l2_ways = l2_ways_nx;
47684                   generate
47685                       if (WRITE_AROUND_SUPPORT_INT == 1) begin:gen_wbf
47686                           reg [WBF_DEPTH - 1:0] reg_wbf_index;
47687                           reg [5:3] reg_wbf_r_addr;
47688                           wire [5:3] reg_wbf_r_addr_nx;
47689                           wire reg_wbf_r_addr_en;
47690                           always @(posedge dcu_clk) begin
47691      1/1                      if (wbf_a_grant) begin
47692      <font color = "red">0/1     ==>                  reg_wbf_index &lt;= wbf_a_index;</font>
47693                               end
                        MISSING_ELSE
47694                           end
47695                   
47696                           always @(posedge dcu_clk) begin
47697      1/1                      if (reg_wbf_r_addr_en) begin
47698      <font color = "red">0/1     ==>                  reg_wbf_r_addr &lt;= reg_wbf_r_addr_nx;</font>
47699                               end
                        MISSING_ELSE
47700                           end
47701                   
47702                           assign reg_wbf_r_addr_en = (fsm_wbfw &amp; wbf_flush) | (fsm_wbff &amp; a_grant);
47703                           assign reg_wbf_r_addr_nx = (fsm_wbfw &amp; wbf_flush) ? 3'd0 : reg_wbf_r_addr + DCU_DATA_WIDTH[8:6];
47704                           assign wbf_index = reg_wbf_index;
47705                           assign wbf_a_valid = fsm_committed &amp; wbf_miss;
47706                           assign wbf_a_grant = wbf_a_valid &amp; wbf_a_ready;
47707                           assign wbf_r_valid = fsm_wbff;
47708                           assign wbf_r_addr = reg_wbf_r_addr;
47709                           assign wbf_w_valid = fsm_wbfw &amp; |wmask;
47710                           assign wbf_w_data = {4{wdata}};
47711                           assign wbf_w_addr = addr[5:4];
47712                           assign wbf_w_mask[0 +:4] = (addr[GRN_LSB +:2] == 2'd0) ? wmask : {4{1'b0}};
47713                           assign wbf_w_mask[4 +:4] = (addr[GRN_LSB +:2] == 2'd1) ? wmask : {4{1'b0}};
47714                           assign wbf_w_mask[8 +:4] = (addr[GRN_LSB +:2] == 2'd2) ? wmask : {4{1'b0}};
47715                           assign wbf_w_mask[12 +:4] = (addr[GRN_LSB +:2] == 2'd3) ? wmask : {4{1'b0}};
47716                           assign wbf_d_valid = {WBF_DEPTH{fsm_wbff &amp; a_grant &amp; a_last}} &amp; wbf_index;
47717                       end
47718                       else begin:gen_wbf_stub
47719                           assign wbf_index = {WBF_DEPTH{1'b0}};
47720                           assign wbf_a_valid = 1'b0;
47721                           assign wbf_a_grant = 1'b0;
47722                           assign wbf_r_valid = 1'b0;
47723                           assign wbf_r_addr = 3'd0;
47724                           assign wbf_w_valid = 1'b0;
47725                           assign wbf_w_data = {128{1'b0}};
47726                           assign wbf_w_addr = 2'd0;
47727                           assign wbf_w_mask = {16{1'b0}};
47728                           assign wbf_d_valid = {WBF_DEPTH{1'b0}};
47729                       end
47730                   endgenerate
47731                   assign wbf_miss = func_write &amp; ~attr_wt &amp; attr_na &amp; ~state[S_BIT] &amp; func_wbf;
47732                   kv_pma2axcache u_axcache(
47733                       .c2nc(1'b0),
47734                       .pma_mtype(attr_pma),
47735                       .arcache(arcache),
47736                       .awcache(awcache)
47737                   );
47738                   kv_mux_onehot #(
47739                       .N(5),
47740                       .W(3 + A_UW + 3 + 3 + PALEN + (DCU_DATA_WIDTH) + (DCU_DATA_WIDTH / 8))
47741                   ) u_a_msg (
47742                       .out({a_opcode,a_user,a_param,a_size,a_addr,a_data,a_mask}),
47743                       .sel(a_sel),
47744                       .in({wbn_a_opcode,wbn_a_user,wbn_a_param,wbn_a_size,wbn_a_addr,wbn_a_data,wbn_a_mask,wba_a_opcode,wba_a_user,wba_a_param,wba_a_size,wba_a_addr,wba_a_data,wba_a_mask,wt_a_opcode,wt_a_user,wt_a_param,wt_a_size,wt_a_addr,wt_a_data,wt_a_mask,lock_a_opcode,lock_a_user,lock_a_param,lock_a_size,lock_a_addr,lock_a_data,lock_a_mask,read_a_opcode,read_a_user,read_a_param,read_a_size,read_a_addr,read_a_data,read_a_mask})
47745                   );
47746                   assign attr_prot[0] = 1'b1;
47747                   assign attr_prot[1] = 1'b0;
47748                   assign attr_prot[2] = 1'b0;
47749                   assign lock_a_valid = fsm_committed &amp; ~state[S_BIT];
47750                   assign lock_a_opcode = 3'd6;
47751                   assign lock_a_param = 3'd0;
47752                   assign lock_a_size = 3'd6;
47753                   assign lock_a_addr = {addr[PALEN - 1:6],6'd0};
47754                   assign lock_a_data = {DCU_DATA_WIDTH{1'b0}};
47755                   assign lock_a_mask = {(DCU_DATA_WIDTH / 8){1'b1}};
47756                   assign lock_a_user[0 +:3] = attr_prot;
47757                   assign lock_a_user[3 +:4] = arcache;
47758                   assign lock_a_user[7] = 1'b0;
47759                   assign lock_a_user[8 +:4] = l2_way;
47760                   assign read_a_valid = fsm_committed &amp; ~state[S_BIT];
47761                   assign read_a_opcode = attr_na ? 3'd4 : 3'd6;
47762                   assign read_a_param = attr_na ? 3'd0 : state[S_BIT] ? 3'd2 : 3'd0;
47763                   assign read_a_size = attr_na ? {1'b0,1'b1,xlen64} : 3'd6;
47764                   assign read_a_addr = attr_na ? {addr[PALEN - 1:GRN_LSB],{GRN_LSB{1'b0}}} : {addr[PALEN - 1:6],6'd0};
47765                   assign read_a_data = {(DCU_DATA_WIDTH){1'b0}};
47766                   assign read_a_mask = attr_na ? a_byte_lane : {(DCU_DATA_WIDTH / 8){1'b1}};
47767                   assign read_a_user[0 +:3] = attr_prot;
47768                   assign read_a_user[3 +:4] = arcache;
47769                   assign read_a_user[7] = 1'b0;
47770                   assign read_a_user[8 +:4] = l2_way;
47771                   assign wt_a_valid = fsm_committed;
47772                   assign wt_a_opcode = 3'd1;
47773                   assign wt_a_param = 3'd0;
47774                   assign wt_a_size = {1'b0,size[1:0]};
47775                   assign wt_a_addr = addr[PALEN - 1:0];
47776                   assign wt_a_data = {XW_RATIO{wdata}};
47777                   assign wt_a_mask = {XW_RATIO{wmask}} &amp; a_byte_lane;
47778                   assign wt_a_user[0 +:3] = attr_prot;
47779                   assign wt_a_user[3 +:4] = awcache;
47780                   assign wt_a_user[7] = 1'b0;
47781                   assign wt_a_user[8 +:4] = l2_way;
47782                   assign wba_a_valid = (fsm_committed &amp; ~state[E_BIT]);
47783                   assign wba_a_opcode = 3'd6;
47784                   assign wba_a_param = state[S_BIT] ? 3'd2 : 3'd1;
47785                   assign wba_a_size = 3'd6;
47786                   assign wba_a_addr = {addr[PALEN - 1:6],6'd0};
47787                   assign wba_a_data = {(DCU_DATA_WIDTH){1'b0}};
47788                   assign wba_a_mask = {(DCU_DATA_WIDTH / 8){1'b1}};
47789                   assign wba_a_user[0 +:3] = attr_prot;
47790                   assign wba_a_user[3 +:4] = arcache;
47791                   assign wba_a_user[7] = 1'b0;
47792                   assign wba_a_user[8 +:4] = l2_way;
47793                   assign wbn_a_valid = (fsm_committed &amp; state[S_BIT] &amp; ~state[E_BIT]) | (fsm_committed &amp; ~state[S_BIT] &amp; ~func_wbf) | (fsm_wbff &amp; wbf_r_ready);
47794                   assign wbn_a_opcode = state[S_BIT] ? 3'd6 : 3'd1;
47795                   assign wbn_a_param = state[S_BIT] ? 3'd2 : 3'd0;
47796                   assign wbn_a_size = state[S_BIT] ? 3'd6 : func_wbf ? 3'd6 : {1'b0,size[1:0]};
47797                   assign wbn_a_addr = state[S_BIT] ? {addr[PALEN - 1:6],6'd0} : func_wbf ? {addr[PALEN - 1:6],6'd0} : addr[PALEN - 1:0];
47798                   assign wbn_a_data = state[S_BIT] ? {(DCU_DATA_WIDTH){1'b0}} : func_wbf ? wbf_r_data : {XW_RATIO{wdata}};
47799                   assign wbn_a_mask = state[S_BIT] ? {(DCU_DATA_WIDTH / 8){1'b1}} : func_wbf ? wbf_r_mask : {XW_RATIO{wmask}} &amp; a_byte_lane;
47800                   assign wbn_a_user[0 +:3] = attr_prot;
47801                   assign wbn_a_user[3 +:4] = state[S_BIT] ? arcache : awcache;
47802                   assign wbn_a_user[7] = 1'b0;
47803                   assign wbn_a_user[8 +:4] = l2_way;
47804                   assign a_last = fsm_committed | (fsm_wbff &amp; wbf_r_addr[5] &amp; (wbf_r_addr[4] | l2dw256) &amp; (wbf_r_addr[3] | l2dw128));
47805                   assign a_sel[A_SEL_READ] = func_read;
47806                   assign a_sel[A_SEL_LOCK] = func_lock;
47807                   assign a_sel[A_SEL_WT] = func_write &amp; attr_wt;
47808                   assign a_sel[A_SEL_WBA] = func_write &amp; ~attr_wt &amp; ~attr_na;
47809                   assign a_sel[A_SEL_WBN] = func_write &amp; ~attr_wt &amp; attr_na;
47810                   assign a_valid = (a_sel[A_SEL_READ] &amp; read_a_valid) | (a_sel[A_SEL_LOCK] &amp; lock_a_valid) | (a_sel[A_SEL_WT] &amp; wt_a_valid) | (a_sel[A_SEL_WBA] &amp; wba_a_valid) | (a_sel[A_SEL_WBN] &amp; wbn_a_valid);
47811                   wire notify_sb_wt = 1'b1;
47812                   wire notify_sb_wba = 1'b1;
47813                   wire notify_sb_wbn = state[S_BIT];
47814                   assign notify_sb = (a_sel[A_SEL_WT] &amp; notify_sb_wt) | (a_sel[A_SEL_WBA] &amp; notify_sb_wba) | (a_sel[A_SEL_WBN] &amp; notify_sb_wbn);
47815                   assign d_crit_grn = (d_offset[5] == addr[5]) &amp; ((d_offset[4] == addr[4]) | l2dw256) &amp; ((d_offset[3] == addr[3]) | l2dw128);
47816                   assign d_crit = func_read &amp; (d_crit_grn | attr_na);
47817                   assign d_fmt = fmt;
47818                   assign d_mesi[M_BIT] = ~d_fault &amp; func_write &amp; ~func_exclusive;
47819                   assign d_mesi[E_BIT] = ~d_fault &amp; ((func_write &amp; ~func_exclusive) | (d_param == 2'd0));
47820                   assign d_mesi[S_BIT] = ~d_fault;
47821                   assign cmp_idx_match = (cmp_addr[IDX_MSB:IDX_LSB] == addr[IDX_MSB:IDX_LSB]);
47822                   assign cmp_tag_match = (cmp_addr[PALEN - 1:IDX_MSB + 1] == addr[PALEN - 1:IDX_MSB + 1]);
47823                   assign same_line = cmp_idx_match &amp; cmp_tag_match;
47824                   assign same_index = cmp_idx_match &amp; ~cmp_tag_match;
47825                   assign cmp_hit = valid &amp; same_line &amp; ~(fsm_en &amp; fsm_ns[INVALID]);
47826                   assign cmp_sameidx = valid &amp; same_index &amp; ~(fsm_en &amp; fsm_ns[INVALID]);
47827                   assign cmp_changing = fil_int_valid | (fsm_inflight &amp; grantack_received) | (fsm_speculative &amp; cmt_valid_select);
47828                   assign cmp_tagw = {4{fil_int_valid &amp; cmp_idx_match}} &amp; way;
47829                   assign pending_wna = (wait_for_cmt | (|wmask)) &amp; (fsm_wbff | fsm_inflight | fsm_grantack);
47830                   assign write_error = fsm_grantack &amp; func_write &amp; pending_fault;
47831                   assign ent_speculative = fsm_speculative;
47832                   assign ent_killed = fsm_killed;
47833                   assign ent_wt = valid &amp; ~fsm_speculative &amp; attr_wt;
47834                   assign ent_na = valid &amp; ~fsm_speculative &amp; attr_na;
47835                   assign ent_na_mrg = fsm_wbfw;
47836                   assign ent_wbf = valid &amp; wbf_miss;
47837                   assign ent_wbf_cft = valid &amp; wbf_miss &amp; (fsm_committed | fsm_wbfw | pending_wna);
47838                   assign ent_write = valid &amp; ~fsm_speculative;
47839                   assign ent_write_mrg = (fsm_committed &amp; state[M_BIT]) | (func_write &amp; ~func_exclusive &amp; ~partial_filled);
47840                   assign partial_filled = ecccfg &amp; ((fsm_inflight &amp; d_answered) | fsm_grantack);
47841                   assign ent_wna_pending = (fsm_wbff | fsm_inflight) &amp; wbf_miss;
47842                   kv_cnt_onehot #(
47843                       .N(4)
47844                   ) u_grantack_fsm (
47845                       .clk(dcu_clk),
47846                       .rst_n(dcu_reset_n),
47847                       .en(grantack_fsm_en),
47848                       .up_dn(1'b1),
47849                       .load(grantack_fsm_rst),
47850                       .data(4'd1),
47851                       .cnt(grantack_fsm)
47852                   );
47853                   always @(posedge dcu_clk) begin
47854      1/1              if (e_sink_en) begin
47855      1/1                  e_sink &lt;= d_sink;
47856                       end
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_234948_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod3176.html#inst_tag_234948" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_mshr.gen_ent[1].u_mshr_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>71</td><td>54</td><td>76.06</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>71</td><td>54</td><td>76.06</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47576
 EXPRESSION (wbf_miss &amp;&amp; ((|wmask)))
             ----1---    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47612
 EXPRESSION ((((((fsm_inflight &amp; d_grant) &amp; d_last) &amp; notify_sb) | fsm_grantack)) ? ({func[FUNC_W], 2'b11}) : state[2:0])
             ----------------------------------1---------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47639
 EXPRESSION (fsm_invalid ? enq_addr[(IDX_LSB - 1):0] : cmt_addr[(IDX_LSB - 1):0])
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47641
 EXPRESSION (fsm_invalid ? enq_state[S_BIT] : (prb_valid ? ((state[S_BIT] &amp; prb_mesi[S_BIT])) : d_mesi[S_BIT]))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47641
 SUB-EXPRESSION (prb_valid ? ((state[S_BIT] &amp; prb_mesi[S_BIT])) : d_mesi[S_BIT])
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47642
 EXPRESSION (fsm_invalid ? enq_state[E_BIT] : (prb_valid ? ((state[E_BIT] &amp; prb_mesi[E_BIT])) : d_mesi[E_BIT]))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47642
 SUB-EXPRESSION (prb_valid ? ((state[E_BIT] &amp; prb_mesi[E_BIT])) : d_mesi[E_BIT])
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47643
 EXPRESSION (fsm_invalid ? enq_state[M_BIT] : (prb_valid ? ((state[M_BIT] &amp; prb_mesi[M_BIT])) : d_mesi[M_BIT]))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47643
 SUB-EXPRESSION (prb_valid ? ((state[M_BIT] &amp; prb_mesi[M_BIT])) : d_mesi[M_BIT])
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47644
 EXPRESSION (fsm_invalid ? enq_state[L_BIT] : (prb_valid ? state[L_BIT] : (((state[L_BIT] | func_lock) &amp; (~d_fault)))))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47644
 SUB-EXPRESSION (prb_valid ? state[L_BIT] : (((state[L_BIT] | func_lock) &amp; (~d_fault))))
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47661
 EXPRESSION (fsm_invalid ? enq_l2_ways : (((l2_ways &amp; (~l2_ways_mask)) | ({2 {d_l2_way}} &amp; l2_ways_mask))))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47703
 EXPRESSION (((fsm_wbfw &amp; wbf_flush)) ? 3'b0 : ((gen_wbf.reg_wbf_r_addr + DCU_DATA_WIDTH[8:6])))
             ------------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47712
 EXPRESSION ((addr[GRN_LSB+:2] == 2'b0) ? wmask : ({4 {1'b0}}))
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47713
 EXPRESSION ((addr[GRN_LSB+:2] == 2'b1) ? wmask : ({4 {1'b0}}))
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47714
 EXPRESSION ((addr[GRN_LSB+:2] == 2'd2) ? wmask : ({4 {1'b0}}))
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47715
 EXPRESSION ((addr[GRN_LSB+:2] == 2'd3) ? wmask : ({4 {1'b0}}))
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47761
 EXPRESSION (attr_na ? 3'd4 : 3'd6)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47762
 EXPRESSION (attr_na ? 3'b0 : (state[S_BIT] ? 3'd2 : 3'b0))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47762
 SUB-EXPRESSION (state[S_BIT] ? 3'd2 : 3'b0)
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47763
 EXPRESSION (attr_na ? ({1'b0, 1'b1, xlen64}) : 3'd6)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47764
 EXPRESSION (attr_na ? ({addr[(PALEN - 1):GRN_LSB], {GRN_LSB {1'b0}}}) : ({addr[(PALEN - 1):6], 6'b0}))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47766
 EXPRESSION (attr_na ? a_byte_lane : ({(DCU_DATA_WIDTH / 8) {1'b1}}))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47784
 EXPRESSION (state[S_BIT] ? 3'd2 : 3'b1)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47794
 EXPRESSION (state[S_BIT] ? 3'd6 : 3'b1)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47795
 EXPRESSION (state[S_BIT] ? 3'd2 : 3'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47796
 EXPRESSION (state[S_BIT] ? 3'd6 : (func_wbf ? 3'd6 : ({1'b0, size[1:0]})))
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47796
 SUB-EXPRESSION (func_wbf ? 3'd6 : ({1'b0, size[1:0]}))
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47797
 EXPRESSION (state[S_BIT] ? ({addr[(PALEN - 1):6], 6'b0}) : (func_wbf ? ({addr[(PALEN - 1):6], 6'b0}) : addr[(PALEN - 1):0]))
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47797
 SUB-EXPRESSION (func_wbf ? ({addr[(PALEN - 1):6], 6'b0}) : addr[(PALEN - 1):0])
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47798
 EXPRESSION (state[S_BIT] ? ({DCU_DATA_WIDTH {1'b0}}) : (func_wbf ? wbf_r_data : ({XW_RATIO {wdata}})))
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47798
 SUB-EXPRESSION (func_wbf ? wbf_r_data : ({XW_RATIO {wdata}}))
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47799
 EXPRESSION (state[S_BIT] ? ({(DCU_DATA_WIDTH / 8) {1'b1}}) : (func_wbf ? wbf_r_mask : (({XW_RATIO {wmask}} &amp; a_byte_lane))))
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47799
 SUB-EXPRESSION (func_wbf ? wbf_r_mask : (({XW_RATIO {wmask}} &amp; a_byte_lane)))
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47801
 EXPRESSION (state[S_BIT] ? arcache : awcache)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_234948_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod3176.html#inst_tag_234948" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_mshr.gen_ent[1].u_mshr_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">100</td>
<td class="rt">41</td>
<td class="rt">41.00 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">1524</td>
<td class="rt">552</td>
<td class="rt">36.22 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">762</td>
<td class="rt">279</td>
<td class="rt">36.61 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">762</td>
<td class="rt">273</td>
<td class="rt">35.83 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">100</td>
<td class="rt">41</td>
<td class="rt">41.00 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">1524</td>
<td class="rt">552</td>
<td class="rt">36.22 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">762</td>
<td class="rt">279</td>
<td class="rt">36.61 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">762</td>
<td class="rt">273</td>
<td class="rt">35.83 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>dcu_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[17:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[30:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_func[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_hit</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_sameidx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_changing</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_tagw[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_mesi[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>enq_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_mrg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_spec</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_id</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[17:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[30:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_state[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_state[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_way[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_way[3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[9:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[14:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[17:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_l2_ways[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_select</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_addr[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_addr[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_addr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_addr[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_addr[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_addr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_kill</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_attr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_attr[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_attr[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_attr[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_wmask[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>prb_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>prb_mesi[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_a1_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_flush</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_index[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_a_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_a_index[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_a_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_w_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_w_addr[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_addr[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[127:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_mask[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_r_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_r_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_addr[5:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_r_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_d_valid[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>way[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>way[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>id</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>write_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_speculative</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_killed</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_wt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_na</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_na_mrg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_wbf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_wbf_cft</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_write</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_write_mrg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_wna_pending</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_param[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_param[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_opcode[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_user[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_user[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_user[11:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_addr[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_addr[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_addr[13:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_addr[14]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_addr[31:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_grant</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_opcode[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_sink[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_sink[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_param[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_offset[5:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_data[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_payload</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_fault</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_crit</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_fmt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_l2_way[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>e_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>e_sink[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>e_sink[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>e_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fil_int_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_int_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fil_addr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_addr[5:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_addr[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_addr[13:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_addr[14]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_addr[31:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_mesi[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_fault</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_reserve</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_exclusive</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_l2_ways[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cri_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cri_addr[2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cri_addr[4:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cri_addr[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cri_addr[13:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cri_addr[14]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cri_addr[31:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cri_nbload</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cri_prefetch</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cri_rd[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>event_miss_cnt</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>event_miss_latency</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_234948_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod3176.html#inst_tag_234948" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_mshr.gen_ent[1].u_mshr_ent</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: fsm_cs</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">9</td>
<td class="rt">5</td>
<td class="rt">55.56 </td>
<td>(Not included in score)</td>
</tr><tr class="s2">
<td>Transitions</td>
<td class="rt">24</td>
<td class="rt">7</td>
<td class="rt">29.17 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: fsm_cs</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>COMMITTED</td>
<td class="rt">47523</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>GRANTACK</td>
<td class="rt">47564</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>INFLIGHT</td>
<td class="rt">47551</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>INVALID</td>
<td class="rt">47543</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>KILLED</td>
<td class="rt">47522</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>SPECULATIVE</td>
<td class="rt">47519</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>TAGW</td>
<td class="rt">47548</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WBFFLUSH</td>
<td class="rt">47556</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WBFWRITE</td>
<td class="rt">47552</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>COMMITTED->INFLIGHT</td>
<td class="rt">47551</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>COMMITTED->INVALID</td>
<td class="rt">47549</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>COMMITTED->SPECULATIVE</td>
<td class="rt">47550</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>COMMITTED->TAGW</td>
<td class="rt">47548</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>COMMITTED->WBFWRITE</td>
<td class="rt">47552</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>GRANTACK->COMMITTED</td>
<td class="rt">47571</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>GRANTACK->INVALID</td>
<td class="rt">47580</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>GRANTACK->KILLED</td>
<td class="rt">47570</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>GRANTACK->SPECULATIVE</td>
<td class="rt">47569</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>INFLIGHT->GRANTACK</td>
<td class="rt">47564</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>INVALID->COMMITTED</td>
<td class="rt">47523</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>INVALID->KILLED</td>
<td class="rt">47522</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>INVALID->SPECULATIVE</td>
<td class="rt">47519</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>KILLED->COMMITTED</td>
<td class="rt">47539</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>KILLED->INVALID</td>
<td class="rt">47543</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>KILLED->SPECULATIVE</td>
<td class="rt">47535</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPECULATIVE->COMMITTED</td>
<td class="rt">47529</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPECULATIVE->KILLED</td>
<td class="rt">47528</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>TAGW->COMMITTED</td>
<td class="rt">47591</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>TAGW->INVALID</td>
<td class="rt">47600</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>TAGW->KILLED</td>
<td class="rt">47590</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>TAGW->SPECULATIVE</td>
<td class="rt">47587</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WBFFLUSH->INFLIGHT</td>
<td class="rt">47560</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WBFWRITE->WBFFLUSH</td>
<td class="rt">47556</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_234948_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod3176.html#inst_tag_234948" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_mshr.gen_ent[1].u_mshr_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">106</td>
<td class="rt">74</td>
<td class="rt">69.81 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">47612</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">47639</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">47641</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">47642</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">47643</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">47644</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">47661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">47761</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">47762</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">47763</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">47764</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">47766</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">47784</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">47794</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">47795</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">47796</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">47797</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">47798</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">47799</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">47801</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">47703</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">47712</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">47713</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">47714</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">47715</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">47443</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">47452</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">47461</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">47470</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">47476</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">47482</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">47488</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">47494</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">47500</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">47516</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">47655</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">47854</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">47691</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">47697</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47612      assign cmp_mesi = ((fsm_inflight & d_grant & d_last & notify_sb) | fsm_grantack) ? {func[FUNC_W],2'b11} : state[2:0];
                                                                                            <font color = "green">-1-</font>  
                                                                                            <font color = "green">==></font>  
                                                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47639      assign addr_nx = fsm_invalid ? enq_addr[IDX_LSB - 1:0] : cmt_addr[IDX_LSB - 1:0];
                                        <font color = "green">-1-</font>  
                                        <font color = "green">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47641      assign state_nx[S_BIT] = fsm_invalid ? enq_state[S_BIT] : prb_valid ? state[S_BIT] & prb_mesi[S_BIT] : d_mesi[S_BIT];
                                                <font color = "green">-1-</font>                            <font color = "red">-2-</font>   
                                                <font color = "green">==></font>                            <font color = "red">==></font>   
                                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47642      assign state_nx[E_BIT] = fsm_invalid ? enq_state[E_BIT] : prb_valid ? state[E_BIT] & prb_mesi[E_BIT] : d_mesi[E_BIT];
                                                <font color = "green">-1-</font>                            <font color = "red">-2-</font>   
                                                <font color = "green">==></font>                            <font color = "red">==></font>   
                                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47643      assign state_nx[M_BIT] = fsm_invalid ? enq_state[M_BIT] : prb_valid ? state[M_BIT] & prb_mesi[M_BIT] : d_mesi[M_BIT];
                                                <font color = "green">-1-</font>                            <font color = "red">-2-</font>   
                                                <font color = "green">==></font>                            <font color = "red">==></font>   
                                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47644      assign state_nx[L_BIT] = fsm_invalid ? enq_state[L_BIT] : prb_valid ? state[L_BIT] : (state[L_BIT] | func_lock) & ~d_fault;
                                                <font color = "green">-1-</font>                            <font color = "red">-2-</font>   
                                                <font color = "green">==></font>                            <font color = "red">==></font>   
                                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47661      assign l2_ways_nx = fsm_invalid ? enq_l2_ways : (l2_ways & ~l2_ways_mask | {2{d_l2_way}} & l2_ways_mask);
                                           <font color = "green">-1-</font>  
                                           <font color = "green">==></font>  
                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47761      assign read_a_opcode = attr_na ? 3'd4 : 3'd6;
                                          <font color = "red">-1-</font>  
                                          <font color = "red">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47762      assign read_a_param = attr_na ? 3'd0 : state[S_BIT] ? 3'd2 : 3'd0;
                                         <font color = "red">-1-</font>                   <font color = "green">-2-</font>   
                                         <font color = "red">==></font>                   <font color = "green">==></font>   
                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47763      assign read_a_size = attr_na ? {1'b0,1'b1,xlen64} : 3'd6;
                                        <font color = "red">-1-</font>  
                                        <font color = "red">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47764      assign read_a_addr = attr_na ? {addr[PALEN - 1:GRN_LSB],{GRN_LSB{1'b0}}} : {addr[PALEN - 1:6],6'd0};
                                        <font color = "red">-1-</font>  
                                        <font color = "red">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47766      assign read_a_mask = attr_na ? a_byte_lane : {(DCU_DATA_WIDTH / 8){1'b1}};
                                        <font color = "red">-1-</font>  
                                        <font color = "red">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47784      assign wba_a_param = state[S_BIT] ? 3'd2 : 3'd1;
                                             <font color = "green">-1-</font>  
                                             <font color = "green">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47794      assign wbn_a_opcode = state[S_BIT] ? 3'd6 : 3'd1;
                                              <font color = "green">-1-</font>  
                                              <font color = "green">==></font>  
                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47795      assign wbn_a_param = state[S_BIT] ? 3'd2 : 3'd0;
                                             <font color = "green">-1-</font>  
                                             <font color = "green">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47796      assign wbn_a_size = state[S_BIT] ? 3'd6 : func_wbf ? 3'd6 : {1'b0,size[1:0]};
                                            <font color = "green">-1-</font>               <font color = "red">-2-</font>   
                                            <font color = "green">==></font>               <font color = "green">==></font>   
                                                              <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47797      assign wbn_a_addr = state[S_BIT] ? {addr[PALEN - 1:6],6'd0} : func_wbf ? {addr[PALEN - 1:6],6'd0} : addr[PALEN - 1:0];
                                            <font color = "green">-1-</font>                                   <font color = "red">-2-</font>   
                                            <font color = "green">==></font>                                   <font color = "green">==></font>   
                                                                                  <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47798      assign wbn_a_data = state[S_BIT] ? {(DCU_DATA_WIDTH){1'b0}} : func_wbf ? wbf_r_data : {XW_RATIO{wdata}};
                                            <font color = "green">-1-</font>                                   <font color = "red">-2-</font>   
                                            <font color = "green">==></font>                                   <font color = "green">==></font>   
                                                                                  <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47799      assign wbn_a_mask = state[S_BIT] ? {(DCU_DATA_WIDTH / 8){1'b1}} : func_wbf ? wbf_r_mask : {XW_RATIO{wmask}} & a_byte_lane;
                                            <font color = "green">-1-</font>                                       <font color = "red">-2-</font>   
                                            <font color = "green">==></font>                                       <font color = "green">==></font>   
                                                                                      <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47801      assign wbn_a_user[3 +:4] = state[S_BIT] ? arcache : awcache;
                                                   <font color = "green">-1-</font>  
                                                   <font color = "green">==></font>  
                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47703              assign reg_wbf_r_addr_nx = (fsm_wbfw & wbf_flush) ? 3'd0 : reg_wbf_r_addr + DCU_DATA_WIDTH[8:6];
                                                                     <font color = "red">-1-</font>  
                                                                     <font color = "red">==></font>  
                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47712              assign wbf_w_mask[0 +:4] = (addr[GRN_LSB +:2] == 2'd0) ? wmask : {4{1'b0}};
                                                                          <font color = "green">-1-</font>  
                                                                          <font color = "green">==></font>  
                                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47713              assign wbf_w_mask[4 +:4] = (addr[GRN_LSB +:2] == 2'd1) ? wmask : {4{1'b0}};
                                                                          <font color = "green">-1-</font>  
                                                                          <font color = "green">==></font>  
                                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47714              assign wbf_w_mask[8 +:4] = (addr[GRN_LSB +:2] == 2'd2) ? wmask : {4{1'b0}};
                                                                          <font color = "green">-1-</font>  
                                                                          <font color = "green">==></font>  
                                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47715              assign wbf_w_mask[12 +:4] = (addr[GRN_LSB +:2] == 2'd3) ? wmask : {4{1'b0}};
                                                                           <font color = "green">-1-</font>  
                                                                           <font color = "green">==></font>  
                                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47443          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
47444              fsm_cs <= {{(FSM_BITS - 1){1'b0}},1'b1};
           <font color = "green">        ==></font>
47445          end
47446          else if (fsm_en) begin
                    <font color = "green">-2-</font>  
47447              fsm_cs <= fsm_ns;
           <font color = "green">        ==></font>
47448          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47452          if (ini_valid) begin
               <font color = "green">-1-</font>  
47453              addr[PALEN - 1:IDX_LSB] <= enq_addr[PALEN - 1:IDX_LSB];
           <font color = "green">        ==></font>
47454              id <= enq_id;
47455              way <= enq_way;
47456              func <= enq_func;
47457          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47461          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
47462              wait_for_cmt <= 1'b0;
           <font color = "green">        ==></font>
47463          end
47464          else if (wait_for_cmt_en) begin
                    <font color = "red">-2-</font>  
47465              wait_for_cmt <= wait_for_cmt_nx;
           <font color = "red">        ==></font>
47466          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47470          if (addr_lo_en) begin
               <font color = "green">-1-</font>  
47471              addr[IDX_LSB - 1:0] <= addr_nx[IDX_LSB - 1:0];
           <font color = "green">        ==></font>
47472          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47476          if (state_en) begin
               <font color = "green">-1-</font>  
47477              state <= state_nx;
           <font color = "green">        ==></font>
47478          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47482          if (pending_fault_en) begin
               <font color = "green">-1-</font>  
47483              pending_fault <= pending_fault_nx;
           <font color = "green">        ==></font>
47484          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47488          if (attr_en) begin
               <font color = "green">-1-</font>  
47489              attr <= cmt_attr;
           <font color = "green">        ==></font>
47490          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47494          if (wdata_en) begin
               <font color = "red">-1-</font>  
47495              wdata <= cmt_wdata;
           <font color = "red">        ==></font>
47496          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47500          if (wmask_en) begin
               <font color = "red">-1-</font>  
47501              wmask <= wmask_nx;
           <font color = "red">        ==></font>
47502          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47516          case (1'b1)
               <font color = "red">-1-</font>  
47517              fsm_cs[INVALID]: begin
47518                  if (enq_spec) begin
                       <font color = "green">-2-</font>  
47519                      fsm_ns[SPECULATIVE] = 1'b1;
           <font color = "green">                ==></font>
47520                  end
47521                  else begin
47522                      fsm_ns[KILLED] = cmt_kill;
           <font color = "green">                ==></font>
47523                      fsm_ns[COMMITTED] = ~cmt_kill;
47524                  end
47525                  fsm_en = enq_valid;
47526              end
47527              fsm_cs[SPECULATIVE]: begin
47528                  fsm_ns[KILLED] = cmt_kill;
           <font color = "red">            ==></font>
47529                  fsm_ns[COMMITTED] = ~cmt_kill;
47530                  fsm_en = cmt_valid_select;
47531              end
47532              fsm_cs[KILLED]: begin
47533                  if (enq_valid) begin
                       <font color = "red">-3-</font>  
47534                      if (enq_spec) begin
                           <font color = "red">-4-</font>  
47535                          fsm_ns[SPECULATIVE] = 1'b1;
           <font color = "red">                    ==></font>
47536                      end
47537                      else begin
47538                          fsm_ns[KILLED] = cmt_kill;
           <font color = "red">                    ==></font>
47539                          fsm_ns[COMMITTED] = ~cmt_kill;
47540                      end
47541                  end
47542                  else begin
47543                      fsm_ns[INVALID] = 1'b1;
           <font color = "green">                ==></font>
47544                  end
47545                  fsm_en = 1'b1;
47546              end
47547              fsm_cs[COMMITTED]: begin
47548                  fsm_ns[TAGW] = (func_unlock & unlock_ns_tagw) | (func_lock & lock_ns_tagw) | (func_write & write_ns_tagw);
           <font color = "green">            ==></font>
47549                  fsm_ns[INVALID] = (func_unlock & unlock_ns_invalid) | (func_lock & lock_ns_invalid) | (func_read & read_ns_invalid) | (func_write & write_ns_invalid) | func_null;
47550                  fsm_ns[SPECULATIVE] = (func_write & write_ns_speculative) | (func_read & read_ns_speculative);
47551                  fsm_ns[INFLIGHT] = (func_lock & lock_ns_inflight) | (func_read & read_ns_inflight) | (func_write & write_ns_inflight);
47552                  fsm_ns[WBFWRITE] = (func_write & write_ns_wbfw);
47553                  fsm_en = func_unlock | (func_lock & lock_ns_tagw & fil_int_ready) | (func_lock & lock_ns_inflight & a_ready) | (func_lock & lock_ns_invalid) | (func_read & read_ns_inflight & a_ready) | (func_read & read_ns_invalid) | (func_read & read_ns_speculative) | (func_write & write_ns_invalid) | (func_write & write_ns_speculative) | (func_write & write_ns_tagw & fil_int_ready) | (func_write & write_ns_inflight & a_ready) | (func_write & write_ns_wbfw & wbf_a_ready) | func_null;
47554              end
47555              fsm_cs[WBFWRITE]: begin
47556                  fsm_ns[WBFFLUSH] = 1'b1;
           <font color = "red">            ==></font>
47557                  fsm_en = wbf_flush;
47558              end
47559              fsm_cs[WBFFLUSH]: begin
47560                  fsm_ns[INFLIGHT] = 1'b1;
           <font color = "red">            ==></font>
47561                  fsm_en = a_grant & a_last;
47562              end
47563              fsm_cs[INFLIGHT]: begin
47564                  fsm_ns[GRANTACK] = 1'b1;
           <font color = "green">            ==></font>
47565                  fsm_en = d_grant & d_last;
47566              end
47567              fsm_cs[GRANTACK]: begin
47568                  if (wait_for_cmt) begin
                       <font color = "red">-5-</font>  
47569                      fsm_ns[SPECULATIVE] = ~cmt_valid_select;
           <font color = "red">                ==></font>
47570                      fsm_ns[KILLED] = cmt_valid_select & cmt_kill;
47571                      fsm_ns[COMMITTED] = cmt_valid_select & ~cmt_kill;
47572                  end
47573                  else if (enq_valid_spec) begin
                            <font color = "red">-6-</font>  
47574                      fsm_ns[SPECULATIVE] = 1'b1;
           <font color = "red">                ==></font>
47575                  end
47576                  else if (wbf_miss && |wmask) begin
                            <font color = "red">-7-</font>  
47577                      fsm_ns[COMMITTED] = 1'b1;
           <font color = "red">                ==></font>
47578                  end
47579                  else begin
47580                      fsm_ns[INVALID] = 1'b1;
           <font color = "green">                ==></font>
47581                  end
47582                  fsm_en = ~grantack_pending;
47583              end
47584              fsm_cs[TAGW]: begin
47585                  if (enq_valid) begin
                       <font color = "red">-8-</font>  
47586                      if (enq_spec) begin
                           <font color = "red">-9-</font>  
47587                          fsm_ns[SPECULATIVE] = 1'b1;
           <font color = "red">                    ==></font>
47588                      end
47589                      else begin
47590                          fsm_ns[KILLED] = cmt_kill;
           <font color = "red">                    ==></font>
47591                          fsm_ns[COMMITTED] = ~cmt_kill;
47592                      end
47593                  end
47594                  else if (wait_for_cmt) begin
                            <font color = "red">-10-</font>  
47595                      fsm_ns[SPECULATIVE] = ~cmt_valid_select;
           <font color = "red">                ==></font>
47596                      fsm_ns[KILLED] = cmt_valid_select & cmt_kill;
47597                      fsm_ns[COMMITTED] = cmt_valid_select & ~cmt_kill;
47598                  end
47599                  else begin
47600                      fsm_ns[INVALID] = 1'b1;
           <font color = "red">                ==></font>
47601                  end
47602                  fsm_en = 1'b1;
47603              end
47604              default: begin
47605                  fsm_ns = {FSM_BITS{1'b0}};
           <font color = "red">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>fsm_cs[INVALID] </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[INVALID] </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[SPECULATIVE] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[KILLED] </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[KILLED] </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[KILLED] </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[COMMITTED] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[WBFWRITE] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[WBFFLUSH] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[INFLIGHT] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[GRANTACK] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[GRANTACK] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[GRANTACK] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[GRANTACK] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[TAGW] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[TAGW] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[TAGW] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[TAGW] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47655          if (l2_ways_en) begin
               <font color = "green">-1-</font>  
47656              l2_ways <= l2_ways_nx;
           <font color = "green">        ==></font>
47657          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47854          if (e_sink_en) begin
               <font color = "green">-1-</font>  
47855              e_sink <= d_sink;
           <font color = "green">        ==></font>
47856          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47691                  if (wbf_a_grant) begin
                       <font color = "red">-1-</font>  
47692                      reg_wbf_index <= wbf_a_index;
           <font color = "red">                ==></font>
47693                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47697                  if (reg_wbf_r_addr_en) begin
                       <font color = "red">-1-</font>  
47698                      reg_wbf_r_addr <= reg_wbf_r_addr_nx;
           <font color = "red">                ==></font>
47699                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_234947'>
<a name="inst_tag_234947_Line"></a>
<b>Line Coverage for Instance : <a href="mod3176.html#inst_tag_234947" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_mshr.gen_ent[0].u_mshr_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>85</td><td>55</td><td>64.71</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>47443</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>47452</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>47461</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>47470</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>47476</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>47482</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>47488</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>47494</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>47500</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>47515</td><td>52</td><td>27</td><td>51.92</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>47655</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>47691</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>47697</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>47854</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
47442                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
47443      1/1              if (!dcu_reset_n) begin
47444      1/1                  fsm_cs &lt;= {{(FSM_BITS - 1){1'b0}},1'b1};
47445                       end
47446      1/1              else if (fsm_en) begin
47447      1/1                  fsm_cs &lt;= fsm_ns;
47448                       end
                        MISSING_ELSE
47449                   end
47450                   
47451                   always @(posedge dcu_clk) begin
47452      1/1              if (ini_valid) begin
47453      1/1                  addr[PALEN - 1:IDX_LSB] &lt;= enq_addr[PALEN - 1:IDX_LSB];
47454      1/1                  id &lt;= enq_id;
47455      1/1                  way &lt;= enq_way;
47456      1/1                  func &lt;= enq_func;
47457                       end
                        MISSING_ELSE
47458                   end
47459                   
47460                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
47461      1/1              if (!dcu_reset_n) begin
47462      1/1                  wait_for_cmt &lt;= 1'b0;
47463                       end
47464      1/1              else if (wait_for_cmt_en) begin
47465      <font color = "red">0/1     ==>          wait_for_cmt &lt;= wait_for_cmt_nx;</font>
47466                       end
                        MISSING_ELSE
47467                   end
47468                   
47469                   always @(posedge dcu_clk) begin
47470      1/1              if (addr_lo_en) begin
47471      1/1                  addr[IDX_LSB - 1:0] &lt;= addr_nx[IDX_LSB - 1:0];
47472                       end
                        MISSING_ELSE
47473                   end
47474                   
47475                   always @(posedge dcu_clk) begin
47476      1/1              if (state_en) begin
47477      1/1                  state &lt;= state_nx;
47478                       end
                        MISSING_ELSE
47479                   end
47480                   
47481                   always @(posedge dcu_clk) begin
47482      1/1              if (pending_fault_en) begin
47483      1/1                  pending_fault &lt;= pending_fault_nx;
47484                       end
                        MISSING_ELSE
47485                   end
47486                   
47487                   always @(posedge dcu_clk) begin
47488      1/1              if (attr_en) begin
47489      1/1                  attr &lt;= cmt_attr;
47490                       end
                        MISSING_ELSE
47491                   end
47492                   
47493                   always @(posedge dcu_clk) begin
47494      1/1              if (wdata_en) begin
47495      <font color = "red">0/1     ==>          wdata &lt;= cmt_wdata;</font>
47496                       end
                        MISSING_ELSE
47497                   end
47498                   
47499                   always @(posedge dcu_clk) begin
47500      1/1              if (wmask_en) begin
47501      <font color = "red">0/1     ==>          wmask &lt;= wmask_nx;</font>
47502                       end
                        MISSING_ELSE
47503                   end
47504                   
47505                   kv_dff_gen #(
47506                       .EXPRESSION(DCACHE_ECC_TYPE_INT == 2),
47507                       .W(1)
47508                   ) u_d_answered (
47509                       .clk(dcu_clk),
47510                       .en(d_answered_en),
47511                       .d(d_answered_nx),
47512                       .q(d_answered)
47513                   );
47514                   always @* begin
47515      1/1              fsm_ns = {FSM_BITS{1'b0}};
47516      1/1              case (1'b1)
47517                           fsm_cs[INVALID]: begin
47518      1/1                      if (enq_spec) begin
47519      1/1                          fsm_ns[SPECULATIVE] = 1'b1;
47520                               end
47521                               else begin
47522      1/1                          fsm_ns[KILLED] = cmt_kill;
47523      1/1                          fsm_ns[COMMITTED] = ~cmt_kill;
47524                               end
47525      1/1                      fsm_en = enq_valid;
47526                           end
47527                           fsm_cs[SPECULATIVE]: begin
47528      <font color = "red">0/1     ==>              fsm_ns[KILLED] = cmt_kill;</font>
47529      <font color = "red">0/1     ==>              fsm_ns[COMMITTED] = ~cmt_kill;</font>
47530      <font color = "red">0/1     ==>              fsm_en = cmt_valid_select;</font>
47531                           end
47532                           fsm_cs[KILLED]: begin
47533      1/1                      if (enq_valid) begin
47534      <font color = "red">0/1     ==>                  if (enq_spec) begin</font>
47535      <font color = "red">0/1     ==>                      fsm_ns[SPECULATIVE] = 1'b1;</font>
47536                                   end
47537                                   else begin
47538      <font color = "red">0/1     ==>                      fsm_ns[KILLED] = cmt_kill;</font>
47539      <font color = "red">0/1     ==>                      fsm_ns[COMMITTED] = ~cmt_kill;</font>
47540                                   end
47541                               end
47542                               else begin
47543      1/1                          fsm_ns[INVALID] = 1'b1;
47544                               end
47545      1/1                      fsm_en = 1'b1;
47546                           end
47547                           fsm_cs[COMMITTED]: begin
47548      1/1                      fsm_ns[TAGW] = (func_unlock &amp; unlock_ns_tagw) | (func_lock &amp; lock_ns_tagw) | (func_write &amp; write_ns_tagw);
47549      1/1                      fsm_ns[INVALID] = (func_unlock &amp; unlock_ns_invalid) | (func_lock &amp; lock_ns_invalid) | (func_read &amp; read_ns_invalid) | (func_write &amp; write_ns_invalid) | func_null;
47550      1/1                      fsm_ns[SPECULATIVE] = (func_write &amp; write_ns_speculative) | (func_read &amp; read_ns_speculative);
47551      1/1                      fsm_ns[INFLIGHT] = (func_lock &amp; lock_ns_inflight) | (func_read &amp; read_ns_inflight) | (func_write &amp; write_ns_inflight);
47552      1/1                      fsm_ns[WBFWRITE] = (func_write &amp; write_ns_wbfw);
47553      1/1                      fsm_en = func_unlock | (func_lock &amp; lock_ns_tagw &amp; fil_int_ready) | (func_lock &amp; lock_ns_inflight &amp; a_ready) | (func_lock &amp; lock_ns_invalid) | (func_read &amp; read_ns_inflight &amp; a_ready) | (func_read &amp; read_ns_invalid) | (func_read &amp; read_ns_speculative) | (func_write &amp; write_ns_invalid) | (func_write &amp; write_ns_speculative) | (func_write &amp; write_ns_tagw &amp; fil_int_ready) | (func_write &amp; write_ns_inflight &amp; a_ready) | (func_write &amp; write_ns_wbfw &amp; wbf_a_ready) | func_null;
47554                           end
47555                           fsm_cs[WBFWRITE]: begin
47556      <font color = "red">0/1     ==>              fsm_ns[WBFFLUSH] = 1'b1;</font>
47557      <font color = "red">0/1     ==>              fsm_en = wbf_flush;</font>
47558                           end
47559                           fsm_cs[WBFFLUSH]: begin
47560      <font color = "red">0/1     ==>              fsm_ns[INFLIGHT] = 1'b1;</font>
47561      <font color = "red">0/1     ==>              fsm_en = a_grant &amp; a_last;</font>
47562                           end
47563                           fsm_cs[INFLIGHT]: begin
47564      1/1                      fsm_ns[GRANTACK] = 1'b1;
47565      1/1                      fsm_en = d_grant &amp; d_last;
47566                           end
47567                           fsm_cs[GRANTACK]: begin
47568      1/1                      if (wait_for_cmt) begin
47569      <font color = "red">0/1     ==>                  fsm_ns[SPECULATIVE] = ~cmt_valid_select;</font>
47570      <font color = "red">0/1     ==>                  fsm_ns[KILLED] = cmt_valid_select &amp; cmt_kill;</font>
47571      <font color = "red">0/1     ==>                  fsm_ns[COMMITTED] = cmt_valid_select &amp; ~cmt_kill;</font>
47572                               end
47573      1/1                      else if (enq_valid_spec) begin
47574      <font color = "red">0/1     ==>                  fsm_ns[SPECULATIVE] = 1'b1;</font>
47575                               end
47576      1/1                      else if (wbf_miss &amp;&amp; |wmask) begin
47577      <font color = "red">0/1     ==>                  fsm_ns[COMMITTED] = 1'b1;</font>
47578                               end
47579                               else begin
47580      1/1                          fsm_ns[INVALID] = 1'b1;
47581                               end
47582      1/1                      fsm_en = ~grantack_pending;
47583                           end
47584                           fsm_cs[TAGW]: begin
47585      1/1                      if (enq_valid) begin
47586      <font color = "red">0/1     ==>                  if (enq_spec) begin</font>
47587      <font color = "red">0/1     ==>                      fsm_ns[SPECULATIVE] = 1'b1;</font>
47588                                   end
47589                                   else begin
47590      <font color = "red">0/1     ==>                      fsm_ns[KILLED] = cmt_kill;</font>
47591      <font color = "red">0/1     ==>                      fsm_ns[COMMITTED] = ~cmt_kill;</font>
47592                                   end
47593                               end
47594      1/1                      else if (wait_for_cmt) begin
47595      <font color = "red">0/1     ==>                  fsm_ns[SPECULATIVE] = ~cmt_valid_select;</font>
47596      <font color = "red">0/1     ==>                  fsm_ns[KILLED] = cmt_valid_select &amp; cmt_kill;</font>
47597      <font color = "red">0/1     ==>                  fsm_ns[COMMITTED] = cmt_valid_select &amp; ~cmt_kill;</font>
47598                               end
47599                               else begin
47600      1/1                          fsm_ns[INVALID] = 1'b1;
47601                               end
47602      1/1                      fsm_en = 1'b1;
47603                           end
47604                           default: begin
47605      <font color = "red">0/1     ==>              fsm_ns = {FSM_BITS{1'b0}};</font>
47606      <font color = "red">0/1     ==>              fsm_en = 1'b0;</font>
47607                           end
47608                       endcase
47609                   end
47610                   
47611                   assign valid = ~fsm_invalid;
47612                   assign cmp_mesi = ((fsm_inflight &amp; d_grant &amp; d_last &amp; notify_sb) | fsm_grantack) ? {func[FUNC_W],2'b11} : state[2:0];
47613                   assign attr_en = cmt_valid_select &amp; (fsm_invalid | fsm_speculative);
47614                   assign wdata_en = cmt_valid_select &amp; ~cmt_kill &amp; (cmt_na | cmt_wt);
47615                   assign wmask_en = wdata_en | wbf_w_grant;
47616                   assign wmask_nx = {4{cmt_valid_select &amp; ~cmt_kill}} &amp; cmt_wmask;
47617                   generate
47618                       if (XW_RATIO_LOG2 != 0) begin:gen_a_byte_lane
47619                           kv_bin2onehot #(
47620                               .N(XW_RATIO)
47621                           ) u_grn_onehot (
47622                               .out(grn_onehot),
47623                               .in(addr[GRN_LSB +:XW_RATIO_LOG2])
47624                           );
47625                           kv_bit_expand #(
47626                               .N(XW_RATIO),
47627                               .M(4)
47628                           ) u_a_byte_lane (
47629                               .out(a_byte_lane),
47630                               .in(grn_onehot)
47631                           );
47632                       end
47633                       else begin:gen_a_byte_lane_stub
47634                           assign grn_onehot = 1'b1;
47635                           assign a_byte_lane = {(DCU_DATA_WIDTH / 8){grn_onehot}};
47636                       end
47637                   endgenerate
47638                   assign addr_lo_en = ini_valid | (cmt_valid_select &amp; ~cmt_kill &amp; cmt_na);
47639                   assign addr_nx = fsm_invalid ? enq_addr[IDX_LSB - 1:0] : cmt_addr[IDX_LSB - 1:0];
47640                   assign state_en = ini_valid | prb_valid | (d_grant &amp; d_last &amp; d_opcode_grants);
47641                   assign state_nx[S_BIT] = fsm_invalid ? enq_state[S_BIT] : prb_valid ? state[S_BIT] &amp; prb_mesi[S_BIT] : d_mesi[S_BIT];
47642                   assign state_nx[E_BIT] = fsm_invalid ? enq_state[E_BIT] : prb_valid ? state[E_BIT] &amp; prb_mesi[E_BIT] : d_mesi[E_BIT];
47643                   assign state_nx[M_BIT] = fsm_invalid ? enq_state[M_BIT] : prb_valid ? state[M_BIT] &amp; prb_mesi[M_BIT] : d_mesi[M_BIT];
47644                   assign state_nx[L_BIT] = fsm_invalid ? enq_state[L_BIT] : prb_valid ? state[L_BIT] : (state[L_BIT] | func_lock) &amp; ~d_fault;
47645                   assign pending_fault_en = ini_valid | d_grant;
47646                   assign pending_fault_nx = d_fault;
47647                   assign d_fault = d_grant &amp; (d_error | pending_fault);
47648                   assign d_answered_nx = ~a_grant &amp; (d_answered | d_grant);
47649                   assign d_answered_en = a_grant | d_grant;
47650                   assign wait_for_cmt_en = wait_for_cmt_set ^ wait_for_cmt_clr;
47651                   assign wait_for_cmt_nx = wait_for_cmt_set &amp; ~wait_for_cmt_clr;
47652                   assign wait_for_cmt_set = enq_valid;
47653                   assign wait_for_cmt_clr = cmt_valid &amp; cmt_select;
47654                   always @(posedge dcu_clk) begin
47655      1/1              if (l2_ways_en) begin
47656      1/1                  l2_ways &lt;= l2_ways_nx;
47657                       end
                        MISSING_ELSE
47658                   end
47659                   
47660                   assign l2_ways_en = ini_valid | (d_grant &amp; d_last &amp; d_opcode_grantdata);
47661                   assign l2_ways_nx = fsm_invalid ? enq_l2_ways : (l2_ways &amp; ~l2_ways_mask | {2{d_l2_way}} &amp; l2_ways_mask);
47662                   kv_bin2onehot #(
47663                       .N(2)
47664                   ) u_l2_ways_sel (
47665                       .out(l2_ways_sel),
47666                       .in(addr[IDX_LSB])
47667                   );
47668                   kv_bit_expand #(
47669                       .N(2),
47670                       .M(4)
47671                   ) u_l2_ways_mask (
47672                       .out(l2_ways_mask),
47673                       .in(l2_ways_sel)
47674                   );
47675                   kv_mux_onehot #(
47676                       .N(2),
47677                       .W(4)
47678                   ) u_l2_way (
47679                       .out(l2_way),
47680                       .sel(l2_ways_sel),
47681                       .in(l2_ways)
47682                   );
47683                   assign fil_l2_ways = l2_ways_nx;
47684                   generate
47685                       if (WRITE_AROUND_SUPPORT_INT == 1) begin:gen_wbf
47686                           reg [WBF_DEPTH - 1:0] reg_wbf_index;
47687                           reg [5:3] reg_wbf_r_addr;
47688                           wire [5:3] reg_wbf_r_addr_nx;
47689                           wire reg_wbf_r_addr_en;
47690                           always @(posedge dcu_clk) begin
47691      1/1                      if (wbf_a_grant) begin
47692      <font color = "red">0/1     ==>                  reg_wbf_index &lt;= wbf_a_index;</font>
47693                               end
                        MISSING_ELSE
47694                           end
47695                   
47696                           always @(posedge dcu_clk) begin
47697      1/1                      if (reg_wbf_r_addr_en) begin
47698      <font color = "red">0/1     ==>                  reg_wbf_r_addr &lt;= reg_wbf_r_addr_nx;</font>
47699                               end
                        MISSING_ELSE
47700                           end
47701                   
47702                           assign reg_wbf_r_addr_en = (fsm_wbfw &amp; wbf_flush) | (fsm_wbff &amp; a_grant);
47703                           assign reg_wbf_r_addr_nx = (fsm_wbfw &amp; wbf_flush) ? 3'd0 : reg_wbf_r_addr + DCU_DATA_WIDTH[8:6];
47704                           assign wbf_index = reg_wbf_index;
47705                           assign wbf_a_valid = fsm_committed &amp; wbf_miss;
47706                           assign wbf_a_grant = wbf_a_valid &amp; wbf_a_ready;
47707                           assign wbf_r_valid = fsm_wbff;
47708                           assign wbf_r_addr = reg_wbf_r_addr;
47709                           assign wbf_w_valid = fsm_wbfw &amp; |wmask;
47710                           assign wbf_w_data = {4{wdata}};
47711                           assign wbf_w_addr = addr[5:4];
47712                           assign wbf_w_mask[0 +:4] = (addr[GRN_LSB +:2] == 2'd0) ? wmask : {4{1'b0}};
47713                           assign wbf_w_mask[4 +:4] = (addr[GRN_LSB +:2] == 2'd1) ? wmask : {4{1'b0}};
47714                           assign wbf_w_mask[8 +:4] = (addr[GRN_LSB +:2] == 2'd2) ? wmask : {4{1'b0}};
47715                           assign wbf_w_mask[12 +:4] = (addr[GRN_LSB +:2] == 2'd3) ? wmask : {4{1'b0}};
47716                           assign wbf_d_valid = {WBF_DEPTH{fsm_wbff &amp; a_grant &amp; a_last}} &amp; wbf_index;
47717                       end
47718                       else begin:gen_wbf_stub
47719                           assign wbf_index = {WBF_DEPTH{1'b0}};
47720                           assign wbf_a_valid = 1'b0;
47721                           assign wbf_a_grant = 1'b0;
47722                           assign wbf_r_valid = 1'b0;
47723                           assign wbf_r_addr = 3'd0;
47724                           assign wbf_w_valid = 1'b0;
47725                           assign wbf_w_data = {128{1'b0}};
47726                           assign wbf_w_addr = 2'd0;
47727                           assign wbf_w_mask = {16{1'b0}};
47728                           assign wbf_d_valid = {WBF_DEPTH{1'b0}};
47729                       end
47730                   endgenerate
47731                   assign wbf_miss = func_write &amp; ~attr_wt &amp; attr_na &amp; ~state[S_BIT] &amp; func_wbf;
47732                   kv_pma2axcache u_axcache(
47733                       .c2nc(1'b0),
47734                       .pma_mtype(attr_pma),
47735                       .arcache(arcache),
47736                       .awcache(awcache)
47737                   );
47738                   kv_mux_onehot #(
47739                       .N(5),
47740                       .W(3 + A_UW + 3 + 3 + PALEN + (DCU_DATA_WIDTH) + (DCU_DATA_WIDTH / 8))
47741                   ) u_a_msg (
47742                       .out({a_opcode,a_user,a_param,a_size,a_addr,a_data,a_mask}),
47743                       .sel(a_sel),
47744                       .in({wbn_a_opcode,wbn_a_user,wbn_a_param,wbn_a_size,wbn_a_addr,wbn_a_data,wbn_a_mask,wba_a_opcode,wba_a_user,wba_a_param,wba_a_size,wba_a_addr,wba_a_data,wba_a_mask,wt_a_opcode,wt_a_user,wt_a_param,wt_a_size,wt_a_addr,wt_a_data,wt_a_mask,lock_a_opcode,lock_a_user,lock_a_param,lock_a_size,lock_a_addr,lock_a_data,lock_a_mask,read_a_opcode,read_a_user,read_a_param,read_a_size,read_a_addr,read_a_data,read_a_mask})
47745                   );
47746                   assign attr_prot[0] = 1'b1;
47747                   assign attr_prot[1] = 1'b0;
47748                   assign attr_prot[2] = 1'b0;
47749                   assign lock_a_valid = fsm_committed &amp; ~state[S_BIT];
47750                   assign lock_a_opcode = 3'd6;
47751                   assign lock_a_param = 3'd0;
47752                   assign lock_a_size = 3'd6;
47753                   assign lock_a_addr = {addr[PALEN - 1:6],6'd0};
47754                   assign lock_a_data = {DCU_DATA_WIDTH{1'b0}};
47755                   assign lock_a_mask = {(DCU_DATA_WIDTH / 8){1'b1}};
47756                   assign lock_a_user[0 +:3] = attr_prot;
47757                   assign lock_a_user[3 +:4] = arcache;
47758                   assign lock_a_user[7] = 1'b0;
47759                   assign lock_a_user[8 +:4] = l2_way;
47760                   assign read_a_valid = fsm_committed &amp; ~state[S_BIT];
47761                   assign read_a_opcode = attr_na ? 3'd4 : 3'd6;
47762                   assign read_a_param = attr_na ? 3'd0 : state[S_BIT] ? 3'd2 : 3'd0;
47763                   assign read_a_size = attr_na ? {1'b0,1'b1,xlen64} : 3'd6;
47764                   assign read_a_addr = attr_na ? {addr[PALEN - 1:GRN_LSB],{GRN_LSB{1'b0}}} : {addr[PALEN - 1:6],6'd0};
47765                   assign read_a_data = {(DCU_DATA_WIDTH){1'b0}};
47766                   assign read_a_mask = attr_na ? a_byte_lane : {(DCU_DATA_WIDTH / 8){1'b1}};
47767                   assign read_a_user[0 +:3] = attr_prot;
47768                   assign read_a_user[3 +:4] = arcache;
47769                   assign read_a_user[7] = 1'b0;
47770                   assign read_a_user[8 +:4] = l2_way;
47771                   assign wt_a_valid = fsm_committed;
47772                   assign wt_a_opcode = 3'd1;
47773                   assign wt_a_param = 3'd0;
47774                   assign wt_a_size = {1'b0,size[1:0]};
47775                   assign wt_a_addr = addr[PALEN - 1:0];
47776                   assign wt_a_data = {XW_RATIO{wdata}};
47777                   assign wt_a_mask = {XW_RATIO{wmask}} &amp; a_byte_lane;
47778                   assign wt_a_user[0 +:3] = attr_prot;
47779                   assign wt_a_user[3 +:4] = awcache;
47780                   assign wt_a_user[7] = 1'b0;
47781                   assign wt_a_user[8 +:4] = l2_way;
47782                   assign wba_a_valid = (fsm_committed &amp; ~state[E_BIT]);
47783                   assign wba_a_opcode = 3'd6;
47784                   assign wba_a_param = state[S_BIT] ? 3'd2 : 3'd1;
47785                   assign wba_a_size = 3'd6;
47786                   assign wba_a_addr = {addr[PALEN - 1:6],6'd0};
47787                   assign wba_a_data = {(DCU_DATA_WIDTH){1'b0}};
47788                   assign wba_a_mask = {(DCU_DATA_WIDTH / 8){1'b1}};
47789                   assign wba_a_user[0 +:3] = attr_prot;
47790                   assign wba_a_user[3 +:4] = arcache;
47791                   assign wba_a_user[7] = 1'b0;
47792                   assign wba_a_user[8 +:4] = l2_way;
47793                   assign wbn_a_valid = (fsm_committed &amp; state[S_BIT] &amp; ~state[E_BIT]) | (fsm_committed &amp; ~state[S_BIT] &amp; ~func_wbf) | (fsm_wbff &amp; wbf_r_ready);
47794                   assign wbn_a_opcode = state[S_BIT] ? 3'd6 : 3'd1;
47795                   assign wbn_a_param = state[S_BIT] ? 3'd2 : 3'd0;
47796                   assign wbn_a_size = state[S_BIT] ? 3'd6 : func_wbf ? 3'd6 : {1'b0,size[1:0]};
47797                   assign wbn_a_addr = state[S_BIT] ? {addr[PALEN - 1:6],6'd0} : func_wbf ? {addr[PALEN - 1:6],6'd0} : addr[PALEN - 1:0];
47798                   assign wbn_a_data = state[S_BIT] ? {(DCU_DATA_WIDTH){1'b0}} : func_wbf ? wbf_r_data : {XW_RATIO{wdata}};
47799                   assign wbn_a_mask = state[S_BIT] ? {(DCU_DATA_WIDTH / 8){1'b1}} : func_wbf ? wbf_r_mask : {XW_RATIO{wmask}} &amp; a_byte_lane;
47800                   assign wbn_a_user[0 +:3] = attr_prot;
47801                   assign wbn_a_user[3 +:4] = state[S_BIT] ? arcache : awcache;
47802                   assign wbn_a_user[7] = 1'b0;
47803                   assign wbn_a_user[8 +:4] = l2_way;
47804                   assign a_last = fsm_committed | (fsm_wbff &amp; wbf_r_addr[5] &amp; (wbf_r_addr[4] | l2dw256) &amp; (wbf_r_addr[3] | l2dw128));
47805                   assign a_sel[A_SEL_READ] = func_read;
47806                   assign a_sel[A_SEL_LOCK] = func_lock;
47807                   assign a_sel[A_SEL_WT] = func_write &amp; attr_wt;
47808                   assign a_sel[A_SEL_WBA] = func_write &amp; ~attr_wt &amp; ~attr_na;
47809                   assign a_sel[A_SEL_WBN] = func_write &amp; ~attr_wt &amp; attr_na;
47810                   assign a_valid = (a_sel[A_SEL_READ] &amp; read_a_valid) | (a_sel[A_SEL_LOCK] &amp; lock_a_valid) | (a_sel[A_SEL_WT] &amp; wt_a_valid) | (a_sel[A_SEL_WBA] &amp; wba_a_valid) | (a_sel[A_SEL_WBN] &amp; wbn_a_valid);
47811                   wire notify_sb_wt = 1'b1;
47812                   wire notify_sb_wba = 1'b1;
47813                   wire notify_sb_wbn = state[S_BIT];
47814                   assign notify_sb = (a_sel[A_SEL_WT] &amp; notify_sb_wt) | (a_sel[A_SEL_WBA] &amp; notify_sb_wba) | (a_sel[A_SEL_WBN] &amp; notify_sb_wbn);
47815                   assign d_crit_grn = (d_offset[5] == addr[5]) &amp; ((d_offset[4] == addr[4]) | l2dw256) &amp; ((d_offset[3] == addr[3]) | l2dw128);
47816                   assign d_crit = func_read &amp; (d_crit_grn | attr_na);
47817                   assign d_fmt = fmt;
47818                   assign d_mesi[M_BIT] = ~d_fault &amp; func_write &amp; ~func_exclusive;
47819                   assign d_mesi[E_BIT] = ~d_fault &amp; ((func_write &amp; ~func_exclusive) | (d_param == 2'd0));
47820                   assign d_mesi[S_BIT] = ~d_fault;
47821                   assign cmp_idx_match = (cmp_addr[IDX_MSB:IDX_LSB] == addr[IDX_MSB:IDX_LSB]);
47822                   assign cmp_tag_match = (cmp_addr[PALEN - 1:IDX_MSB + 1] == addr[PALEN - 1:IDX_MSB + 1]);
47823                   assign same_line = cmp_idx_match &amp; cmp_tag_match;
47824                   assign same_index = cmp_idx_match &amp; ~cmp_tag_match;
47825                   assign cmp_hit = valid &amp; same_line &amp; ~(fsm_en &amp; fsm_ns[INVALID]);
47826                   assign cmp_sameidx = valid &amp; same_index &amp; ~(fsm_en &amp; fsm_ns[INVALID]);
47827                   assign cmp_changing = fil_int_valid | (fsm_inflight &amp; grantack_received) | (fsm_speculative &amp; cmt_valid_select);
47828                   assign cmp_tagw = {4{fil_int_valid &amp; cmp_idx_match}} &amp; way;
47829                   assign pending_wna = (wait_for_cmt | (|wmask)) &amp; (fsm_wbff | fsm_inflight | fsm_grantack);
47830                   assign write_error = fsm_grantack &amp; func_write &amp; pending_fault;
47831                   assign ent_speculative = fsm_speculative;
47832                   assign ent_killed = fsm_killed;
47833                   assign ent_wt = valid &amp; ~fsm_speculative &amp; attr_wt;
47834                   assign ent_na = valid &amp; ~fsm_speculative &amp; attr_na;
47835                   assign ent_na_mrg = fsm_wbfw;
47836                   assign ent_wbf = valid &amp; wbf_miss;
47837                   assign ent_wbf_cft = valid &amp; wbf_miss &amp; (fsm_committed | fsm_wbfw | pending_wna);
47838                   assign ent_write = valid &amp; ~fsm_speculative;
47839                   assign ent_write_mrg = (fsm_committed &amp; state[M_BIT]) | (func_write &amp; ~func_exclusive &amp; ~partial_filled);
47840                   assign partial_filled = ecccfg &amp; ((fsm_inflight &amp; d_answered) | fsm_grantack);
47841                   assign ent_wna_pending = (fsm_wbff | fsm_inflight) &amp; wbf_miss;
47842                   kv_cnt_onehot #(
47843                       .N(4)
47844                   ) u_grantack_fsm (
47845                       .clk(dcu_clk),
47846                       .rst_n(dcu_reset_n),
47847                       .en(grantack_fsm_en),
47848                       .up_dn(1'b1),
47849                       .load(grantack_fsm_rst),
47850                       .data(4'd1),
47851                       .cnt(grantack_fsm)
47852                   );
47853                   always @(posedge dcu_clk) begin
47854      1/1              if (e_sink_en) begin
47855      1/1                  e_sink &lt;= d_sink;
47856                       end
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_234947_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod3176.html#inst_tag_234947" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_mshr.gen_ent[0].u_mshr_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>71</td><td>54</td><td>76.06</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>71</td><td>54</td><td>76.06</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47576
 EXPRESSION (wbf_miss &amp;&amp; ((|wmask)))
             ----1---    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47612
 EXPRESSION ((((((fsm_inflight &amp; d_grant) &amp; d_last) &amp; notify_sb) | fsm_grantack)) ? ({func[FUNC_W], 2'b11}) : state[2:0])
             ----------------------------------1---------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47639
 EXPRESSION (fsm_invalid ? enq_addr[(IDX_LSB - 1):0] : cmt_addr[(IDX_LSB - 1):0])
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47641
 EXPRESSION (fsm_invalid ? enq_state[S_BIT] : (prb_valid ? ((state[S_BIT] &amp; prb_mesi[S_BIT])) : d_mesi[S_BIT]))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47641
 SUB-EXPRESSION (prb_valid ? ((state[S_BIT] &amp; prb_mesi[S_BIT])) : d_mesi[S_BIT])
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47642
 EXPRESSION (fsm_invalid ? enq_state[E_BIT] : (prb_valid ? ((state[E_BIT] &amp; prb_mesi[E_BIT])) : d_mesi[E_BIT]))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47642
 SUB-EXPRESSION (prb_valid ? ((state[E_BIT] &amp; prb_mesi[E_BIT])) : d_mesi[E_BIT])
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47643
 EXPRESSION (fsm_invalid ? enq_state[M_BIT] : (prb_valid ? ((state[M_BIT] &amp; prb_mesi[M_BIT])) : d_mesi[M_BIT]))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47643
 SUB-EXPRESSION (prb_valid ? ((state[M_BIT] &amp; prb_mesi[M_BIT])) : d_mesi[M_BIT])
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47644
 EXPRESSION (fsm_invalid ? enq_state[L_BIT] : (prb_valid ? state[L_BIT] : (((state[L_BIT] | func_lock) &amp; (~d_fault)))))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47644
 SUB-EXPRESSION (prb_valid ? state[L_BIT] : (((state[L_BIT] | func_lock) &amp; (~d_fault))))
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47661
 EXPRESSION (fsm_invalid ? enq_l2_ways : (((l2_ways &amp; (~l2_ways_mask)) | ({2 {d_l2_way}} &amp; l2_ways_mask))))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47703
 EXPRESSION (((fsm_wbfw &amp; wbf_flush)) ? 3'b0 : ((gen_wbf.reg_wbf_r_addr + DCU_DATA_WIDTH[8:6])))
             ------------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47712
 EXPRESSION ((addr[GRN_LSB+:2] == 2'b0) ? wmask : ({4 {1'b0}}))
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47713
 EXPRESSION ((addr[GRN_LSB+:2] == 2'b1) ? wmask : ({4 {1'b0}}))
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47714
 EXPRESSION ((addr[GRN_LSB+:2] == 2'd2) ? wmask : ({4 {1'b0}}))
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47715
 EXPRESSION ((addr[GRN_LSB+:2] == 2'd3) ? wmask : ({4 {1'b0}}))
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47761
 EXPRESSION (attr_na ? 3'd4 : 3'd6)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47762
 EXPRESSION (attr_na ? 3'b0 : (state[S_BIT] ? 3'd2 : 3'b0))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47762
 SUB-EXPRESSION (state[S_BIT] ? 3'd2 : 3'b0)
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47763
 EXPRESSION (attr_na ? ({1'b0, 1'b1, xlen64}) : 3'd6)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47764
 EXPRESSION (attr_na ? ({addr[(PALEN - 1):GRN_LSB], {GRN_LSB {1'b0}}}) : ({addr[(PALEN - 1):6], 6'b0}))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47766
 EXPRESSION (attr_na ? a_byte_lane : ({(DCU_DATA_WIDTH / 8) {1'b1}}))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47784
 EXPRESSION (state[S_BIT] ? 3'd2 : 3'b1)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47794
 EXPRESSION (state[S_BIT] ? 3'd6 : 3'b1)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47795
 EXPRESSION (state[S_BIT] ? 3'd2 : 3'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47796
 EXPRESSION (state[S_BIT] ? 3'd6 : (func_wbf ? 3'd6 : ({1'b0, size[1:0]})))
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47796
 SUB-EXPRESSION (func_wbf ? 3'd6 : ({1'b0, size[1:0]}))
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47797
 EXPRESSION (state[S_BIT] ? ({addr[(PALEN - 1):6], 6'b0}) : (func_wbf ? ({addr[(PALEN - 1):6], 6'b0}) : addr[(PALEN - 1):0]))
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47797
 SUB-EXPRESSION (func_wbf ? ({addr[(PALEN - 1):6], 6'b0}) : addr[(PALEN - 1):0])
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47798
 EXPRESSION (state[S_BIT] ? ({DCU_DATA_WIDTH {1'b0}}) : (func_wbf ? wbf_r_data : ({XW_RATIO {wdata}})))
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47798
 SUB-EXPRESSION (func_wbf ? wbf_r_data : ({XW_RATIO {wdata}}))
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47799
 EXPRESSION (state[S_BIT] ? ({(DCU_DATA_WIDTH / 8) {1'b1}}) : (func_wbf ? wbf_r_mask : (({XW_RATIO {wmask}} &amp; a_byte_lane))))
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47799
 SUB-EXPRESSION (func_wbf ? wbf_r_mask : (({XW_RATIO {wmask}} &amp; a_byte_lane)))
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47801
 EXPRESSION (state[S_BIT] ? arcache : awcache)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_234947_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod3176.html#inst_tag_234947" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_mshr.gen_ent[0].u_mshr_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">100</td>
<td class="rt">43</td>
<td class="rt">43.00 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">1524</td>
<td class="rt">588</td>
<td class="rt">38.58 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">762</td>
<td class="rt">296</td>
<td class="rt">38.85 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">762</td>
<td class="rt">292</td>
<td class="rt">38.32 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">100</td>
<td class="rt">43</td>
<td class="rt">43.00 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">1524</td>
<td class="rt">588</td>
<td class="rt">38.58 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">762</td>
<td class="rt">296</td>
<td class="rt">38.85 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">762</td>
<td class="rt">292</td>
<td class="rt">38.32 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>dcu_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[17:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[30:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_addr[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_func[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmp_hit</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_sameidx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_changing</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_tagw[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_tagw[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_tagw[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cmp_mesi[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>enq_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_mrg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_spec</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_id</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[17:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[30:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_addr[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_state[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_state[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_way[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_way[3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[9:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[14:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[17:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>enq_func[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enq_l2_ways[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_select</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_addr[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_addr[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_addr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_addr[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_addr[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_addr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_kill</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_attr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_attr[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_attr[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_attr[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cmt_wmask[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>prb_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>prb_mesi[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_a1_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_flush</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_index[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_a_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_a_index[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_a_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_w_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_w_addr[5:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_data[127:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_w_mask[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_r_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_r_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_addr[5:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wbf_r_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_r_mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wbf_d_valid[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>way[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>way[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>way[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>id</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>write_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_speculative</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_killed</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_wt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_na</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_na_mrg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_wbf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_wbf_cft</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_write</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_write_mrg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ent_wna_pending</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_param[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_param[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_opcode[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_user[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_user[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_user[11:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_addr[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_addr[7:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_addr[8]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_addr[15:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_addr[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_addr[17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_addr[31:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_mask[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_grant</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_opcode[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_sink[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_sink[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_param[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_offset[5:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_data[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_payload</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_fault</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_crit</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_fmt[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_fmt[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_l2_way[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>e_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>e_sink[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>e_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fil_int_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_int_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fil_addr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_addr[7:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_addr[8]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_addr[15:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_addr[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_addr[17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_addr[31:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_mesi[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_fault</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_reserve</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_exclusive</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fil_l2_ways[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cri_addr[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cri_addr[8]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cri_addr[15:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cri_addr[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cri_addr[17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cri_addr[31:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cri_nbload</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cri_prefetch</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cri_rd[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>event_miss_cnt</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>event_miss_latency</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_234947_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod3176.html#inst_tag_234947" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_mshr.gen_ent[0].u_mshr_ent</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: fsm_cs</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
<td>(Not included in score)</td>
</tr><tr class="s3">
<td>Transitions</td>
<td class="rt">24</td>
<td class="rt">9</td>
<td class="rt">37.50 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: fsm_cs</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>COMMITTED</td>
<td class="rt">47523</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>GRANTACK</td>
<td class="rt">47564</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>INFLIGHT</td>
<td class="rt">47551</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>INVALID</td>
<td class="rt">47543</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>KILLED</td>
<td class="rt">47522</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>SPECULATIVE</td>
<td class="rt">47519</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>TAGW</td>
<td class="rt">47548</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>WBFFLUSH</td>
<td class="rt">47556</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WBFWRITE</td>
<td class="rt">47552</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>COMMITTED->INFLIGHT</td>
<td class="rt">47551</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>COMMITTED->INVALID</td>
<td class="rt">47549</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>COMMITTED->SPECULATIVE</td>
<td class="rt">47550</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>COMMITTED->TAGW</td>
<td class="rt">47548</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>COMMITTED->WBFWRITE</td>
<td class="rt">47552</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>GRANTACK->COMMITTED</td>
<td class="rt">47571</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>GRANTACK->INVALID</td>
<td class="rt">47580</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>GRANTACK->KILLED</td>
<td class="rt">47570</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>GRANTACK->SPECULATIVE</td>
<td class="rt">47569</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>INFLIGHT->GRANTACK</td>
<td class="rt">47564</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>INVALID->COMMITTED</td>
<td class="rt">47523</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>INVALID->KILLED</td>
<td class="rt">47522</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>INVALID->SPECULATIVE</td>
<td class="rt">47519</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>KILLED->COMMITTED</td>
<td class="rt">47539</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>KILLED->INVALID</td>
<td class="rt">47543</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>KILLED->SPECULATIVE</td>
<td class="rt">47535</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPECULATIVE->COMMITTED</td>
<td class="rt">47529</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPECULATIVE->KILLED</td>
<td class="rt">47528</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>TAGW->COMMITTED</td>
<td class="rt">47591</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>TAGW->INVALID</td>
<td class="rt">47600</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>TAGW->KILLED</td>
<td class="rt">47590</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>TAGW->SPECULATIVE</td>
<td class="rt">47587</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WBFFLUSH->INFLIGHT</td>
<td class="rt">47560</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WBFWRITE->WBFFLUSH</td>
<td class="rt">47556</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_234947_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod3176.html#inst_tag_234947" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_mshr.gen_ent[0].u_mshr_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">106</td>
<td class="rt">75</td>
<td class="rt">70.75 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">47612</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">47639</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">47641</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">47642</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">47643</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">47644</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">47661</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">47761</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">47762</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">47763</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">47764</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">47766</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">47784</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">47794</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">47795</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">47796</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">47797</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">47798</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">47799</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">47801</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">47703</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">47712</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">47713</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">47714</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">47715</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">47443</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">47452</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">47461</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">47470</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">47476</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">47482</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">47488</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">47494</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">47500</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">47516</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">47655</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">47854</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">47691</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">47697</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47612      assign cmp_mesi = ((fsm_inflight & d_grant & d_last & notify_sb) | fsm_grantack) ? {func[FUNC_W],2'b11} : state[2:0];
                                                                                            <font color = "green">-1-</font>  
                                                                                            <font color = "green">==></font>  
                                                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47639      assign addr_nx = fsm_invalid ? enq_addr[IDX_LSB - 1:0] : cmt_addr[IDX_LSB - 1:0];
                                        <font color = "green">-1-</font>  
                                        <font color = "green">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47641      assign state_nx[S_BIT] = fsm_invalid ? enq_state[S_BIT] : prb_valid ? state[S_BIT] & prb_mesi[S_BIT] : d_mesi[S_BIT];
                                                <font color = "green">-1-</font>                            <font color = "red">-2-</font>   
                                                <font color = "green">==></font>                            <font color = "red">==></font>   
                                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47642      assign state_nx[E_BIT] = fsm_invalid ? enq_state[E_BIT] : prb_valid ? state[E_BIT] & prb_mesi[E_BIT] : d_mesi[E_BIT];
                                                <font color = "green">-1-</font>                            <font color = "red">-2-</font>   
                                                <font color = "green">==></font>                            <font color = "red">==></font>   
                                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47643      assign state_nx[M_BIT] = fsm_invalid ? enq_state[M_BIT] : prb_valid ? state[M_BIT] & prb_mesi[M_BIT] : d_mesi[M_BIT];
                                                <font color = "green">-1-</font>                            <font color = "red">-2-</font>   
                                                <font color = "green">==></font>                            <font color = "red">==></font>   
                                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47644      assign state_nx[L_BIT] = fsm_invalid ? enq_state[L_BIT] : prb_valid ? state[L_BIT] : (state[L_BIT] | func_lock) & ~d_fault;
                                                <font color = "green">-1-</font>                            <font color = "red">-2-</font>   
                                                <font color = "green">==></font>                            <font color = "red">==></font>   
                                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47661      assign l2_ways_nx = fsm_invalid ? enq_l2_ways : (l2_ways & ~l2_ways_mask | {2{d_l2_way}} & l2_ways_mask);
                                           <font color = "green">-1-</font>  
                                           <font color = "green">==></font>  
                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47761      assign read_a_opcode = attr_na ? 3'd4 : 3'd6;
                                          <font color = "red">-1-</font>  
                                          <font color = "red">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47762      assign read_a_param = attr_na ? 3'd0 : state[S_BIT] ? 3'd2 : 3'd0;
                                         <font color = "red">-1-</font>                   <font color = "green">-2-</font>   
                                         <font color = "red">==></font>                   <font color = "green">==></font>   
                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47763      assign read_a_size = attr_na ? {1'b0,1'b1,xlen64} : 3'd6;
                                        <font color = "red">-1-</font>  
                                        <font color = "red">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47764      assign read_a_addr = attr_na ? {addr[PALEN - 1:GRN_LSB],{GRN_LSB{1'b0}}} : {addr[PALEN - 1:6],6'd0};
                                        <font color = "red">-1-</font>  
                                        <font color = "red">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47766      assign read_a_mask = attr_na ? a_byte_lane : {(DCU_DATA_WIDTH / 8){1'b1}};
                                        <font color = "red">-1-</font>  
                                        <font color = "red">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47784      assign wba_a_param = state[S_BIT] ? 3'd2 : 3'd1;
                                             <font color = "green">-1-</font>  
                                             <font color = "green">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47794      assign wbn_a_opcode = state[S_BIT] ? 3'd6 : 3'd1;
                                              <font color = "green">-1-</font>  
                                              <font color = "green">==></font>  
                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47795      assign wbn_a_param = state[S_BIT] ? 3'd2 : 3'd0;
                                             <font color = "green">-1-</font>  
                                             <font color = "green">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47796      assign wbn_a_size = state[S_BIT] ? 3'd6 : func_wbf ? 3'd6 : {1'b0,size[1:0]};
                                            <font color = "green">-1-</font>               <font color = "red">-2-</font>   
                                            <font color = "green">==></font>               <font color = "green">==></font>   
                                                              <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47797      assign wbn_a_addr = state[S_BIT] ? {addr[PALEN - 1:6],6'd0} : func_wbf ? {addr[PALEN - 1:6],6'd0} : addr[PALEN - 1:0];
                                            <font color = "green">-1-</font>                                   <font color = "red">-2-</font>   
                                            <font color = "green">==></font>                                   <font color = "green">==></font>   
                                                                                  <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47798      assign wbn_a_data = state[S_BIT] ? {(DCU_DATA_WIDTH){1'b0}} : func_wbf ? wbf_r_data : {XW_RATIO{wdata}};
                                            <font color = "green">-1-</font>                                   <font color = "red">-2-</font>   
                                            <font color = "green">==></font>                                   <font color = "green">==></font>   
                                                                                  <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47799      assign wbn_a_mask = state[S_BIT] ? {(DCU_DATA_WIDTH / 8){1'b1}} : func_wbf ? wbf_r_mask : {XW_RATIO{wmask}} & a_byte_lane;
                                            <font color = "green">-1-</font>                                       <font color = "red">-2-</font>   
                                            <font color = "green">==></font>                                       <font color = "green">==></font>   
                                                                                      <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47801      assign wbn_a_user[3 +:4] = state[S_BIT] ? arcache : awcache;
                                                   <font color = "green">-1-</font>  
                                                   <font color = "green">==></font>  
                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47703              assign reg_wbf_r_addr_nx = (fsm_wbfw & wbf_flush) ? 3'd0 : reg_wbf_r_addr + DCU_DATA_WIDTH[8:6];
                                                                     <font color = "red">-1-</font>  
                                                                     <font color = "red">==></font>  
                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47712              assign wbf_w_mask[0 +:4] = (addr[GRN_LSB +:2] == 2'd0) ? wmask : {4{1'b0}};
                                                                          <font color = "green">-1-</font>  
                                                                          <font color = "green">==></font>  
                                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47713              assign wbf_w_mask[4 +:4] = (addr[GRN_LSB +:2] == 2'd1) ? wmask : {4{1'b0}};
                                                                          <font color = "green">-1-</font>  
                                                                          <font color = "green">==></font>  
                                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47714              assign wbf_w_mask[8 +:4] = (addr[GRN_LSB +:2] == 2'd2) ? wmask : {4{1'b0}};
                                                                          <font color = "green">-1-</font>  
                                                                          <font color = "green">==></font>  
                                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47715              assign wbf_w_mask[12 +:4] = (addr[GRN_LSB +:2] == 2'd3) ? wmask : {4{1'b0}};
                                                                           <font color = "green">-1-</font>  
                                                                           <font color = "green">==></font>  
                                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47443          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
47444              fsm_cs <= {{(FSM_BITS - 1){1'b0}},1'b1};
           <font color = "green">        ==></font>
47445          end
47446          else if (fsm_en) begin
                    <font color = "green">-2-</font>  
47447              fsm_cs <= fsm_ns;
           <font color = "green">        ==></font>
47448          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47452          if (ini_valid) begin
               <font color = "green">-1-</font>  
47453              addr[PALEN - 1:IDX_LSB] <= enq_addr[PALEN - 1:IDX_LSB];
           <font color = "green">        ==></font>
47454              id <= enq_id;
47455              way <= enq_way;
47456              func <= enq_func;
47457          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47461          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
47462              wait_for_cmt <= 1'b0;
           <font color = "green">        ==></font>
47463          end
47464          else if (wait_for_cmt_en) begin
                    <font color = "red">-2-</font>  
47465              wait_for_cmt <= wait_for_cmt_nx;
           <font color = "red">        ==></font>
47466          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47470          if (addr_lo_en) begin
               <font color = "green">-1-</font>  
47471              addr[IDX_LSB - 1:0] <= addr_nx[IDX_LSB - 1:0];
           <font color = "green">        ==></font>
47472          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47476          if (state_en) begin
               <font color = "green">-1-</font>  
47477              state <= state_nx;
           <font color = "green">        ==></font>
47478          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47482          if (pending_fault_en) begin
               <font color = "green">-1-</font>  
47483              pending_fault <= pending_fault_nx;
           <font color = "green">        ==></font>
47484          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47488          if (attr_en) begin
               <font color = "green">-1-</font>  
47489              attr <= cmt_attr;
           <font color = "green">        ==></font>
47490          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47494          if (wdata_en) begin
               <font color = "red">-1-</font>  
47495              wdata <= cmt_wdata;
           <font color = "red">        ==></font>
47496          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47500          if (wmask_en) begin
               <font color = "red">-1-</font>  
47501              wmask <= wmask_nx;
           <font color = "red">        ==></font>
47502          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47516          case (1'b1)
               <font color = "red">-1-</font>  
47517              fsm_cs[INVALID]: begin
47518                  if (enq_spec) begin
                       <font color = "green">-2-</font>  
47519                      fsm_ns[SPECULATIVE] = 1'b1;
           <font color = "green">                ==></font>
47520                  end
47521                  else begin
47522                      fsm_ns[KILLED] = cmt_kill;
           <font color = "green">                ==></font>
47523                      fsm_ns[COMMITTED] = ~cmt_kill;
47524                  end
47525                  fsm_en = enq_valid;
47526              end
47527              fsm_cs[SPECULATIVE]: begin
47528                  fsm_ns[KILLED] = cmt_kill;
           <font color = "red">            ==></font>
47529                  fsm_ns[COMMITTED] = ~cmt_kill;
47530                  fsm_en = cmt_valid_select;
47531              end
47532              fsm_cs[KILLED]: begin
47533                  if (enq_valid) begin
                       <font color = "red">-3-</font>  
47534                      if (enq_spec) begin
                           <font color = "red">-4-</font>  
47535                          fsm_ns[SPECULATIVE] = 1'b1;
           <font color = "red">                    ==></font>
47536                      end
47537                      else begin
47538                          fsm_ns[KILLED] = cmt_kill;
           <font color = "red">                    ==></font>
47539                          fsm_ns[COMMITTED] = ~cmt_kill;
47540                      end
47541                  end
47542                  else begin
47543                      fsm_ns[INVALID] = 1'b1;
           <font color = "green">                ==></font>
47544                  end
47545                  fsm_en = 1'b1;
47546              end
47547              fsm_cs[COMMITTED]: begin
47548                  fsm_ns[TAGW] = (func_unlock & unlock_ns_tagw) | (func_lock & lock_ns_tagw) | (func_write & write_ns_tagw);
           <font color = "green">            ==></font>
47549                  fsm_ns[INVALID] = (func_unlock & unlock_ns_invalid) | (func_lock & lock_ns_invalid) | (func_read & read_ns_invalid) | (func_write & write_ns_invalid) | func_null;
47550                  fsm_ns[SPECULATIVE] = (func_write & write_ns_speculative) | (func_read & read_ns_speculative);
47551                  fsm_ns[INFLIGHT] = (func_lock & lock_ns_inflight) | (func_read & read_ns_inflight) | (func_write & write_ns_inflight);
47552                  fsm_ns[WBFWRITE] = (func_write & write_ns_wbfw);
47553                  fsm_en = func_unlock | (func_lock & lock_ns_tagw & fil_int_ready) | (func_lock & lock_ns_inflight & a_ready) | (func_lock & lock_ns_invalid) | (func_read & read_ns_inflight & a_ready) | (func_read & read_ns_invalid) | (func_read & read_ns_speculative) | (func_write & write_ns_invalid) | (func_write & write_ns_speculative) | (func_write & write_ns_tagw & fil_int_ready) | (func_write & write_ns_inflight & a_ready) | (func_write & write_ns_wbfw & wbf_a_ready) | func_null;
47554              end
47555              fsm_cs[WBFWRITE]: begin
47556                  fsm_ns[WBFFLUSH] = 1'b1;
           <font color = "red">            ==></font>
47557                  fsm_en = wbf_flush;
47558              end
47559              fsm_cs[WBFFLUSH]: begin
47560                  fsm_ns[INFLIGHT] = 1'b1;
           <font color = "red">            ==></font>
47561                  fsm_en = a_grant & a_last;
47562              end
47563              fsm_cs[INFLIGHT]: begin
47564                  fsm_ns[GRANTACK] = 1'b1;
           <font color = "green">            ==></font>
47565                  fsm_en = d_grant & d_last;
47566              end
47567              fsm_cs[GRANTACK]: begin
47568                  if (wait_for_cmt) begin
                       <font color = "red">-5-</font>  
47569                      fsm_ns[SPECULATIVE] = ~cmt_valid_select;
           <font color = "red">                ==></font>
47570                      fsm_ns[KILLED] = cmt_valid_select & cmt_kill;
47571                      fsm_ns[COMMITTED] = cmt_valid_select & ~cmt_kill;
47572                  end
47573                  else if (enq_valid_spec) begin
                            <font color = "red">-6-</font>  
47574                      fsm_ns[SPECULATIVE] = 1'b1;
           <font color = "red">                ==></font>
47575                  end
47576                  else if (wbf_miss && |wmask) begin
                            <font color = "red">-7-</font>  
47577                      fsm_ns[COMMITTED] = 1'b1;
           <font color = "red">                ==></font>
47578                  end
47579                  else begin
47580                      fsm_ns[INVALID] = 1'b1;
           <font color = "green">                ==></font>
47581                  end
47582                  fsm_en = ~grantack_pending;
47583              end
47584              fsm_cs[TAGW]: begin
47585                  if (enq_valid) begin
                       <font color = "red">-8-</font>  
47586                      if (enq_spec) begin
                           <font color = "red">-9-</font>  
47587                          fsm_ns[SPECULATIVE] = 1'b1;
           <font color = "red">                    ==></font>
47588                      end
47589                      else begin
47590                          fsm_ns[KILLED] = cmt_kill;
           <font color = "red">                    ==></font>
47591                          fsm_ns[COMMITTED] = ~cmt_kill;
47592                      end
47593                  end
47594                  else if (wait_for_cmt) begin
                            <font color = "red">-10-</font>  
47595                      fsm_ns[SPECULATIVE] = ~cmt_valid_select;
           <font color = "red">                ==></font>
47596                      fsm_ns[KILLED] = cmt_valid_select & cmt_kill;
47597                      fsm_ns[COMMITTED] = cmt_valid_select & ~cmt_kill;
47598                  end
47599                  else begin
47600                      fsm_ns[INVALID] = 1'b1;
           <font color = "green">                ==></font>
47601                  end
47602                  fsm_en = 1'b1;
47603              end
47604              default: begin
47605                  fsm_ns = {FSM_BITS{1'b0}};
           <font color = "red">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>fsm_cs[INVALID] </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[INVALID] </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[SPECULATIVE] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[KILLED] </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[KILLED] </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[KILLED] </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[COMMITTED] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[WBFWRITE] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[WBFFLUSH] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[INFLIGHT] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[GRANTACK] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[GRANTACK] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[GRANTACK] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[GRANTACK] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[TAGW] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[TAGW] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[TAGW] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[TAGW] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47655          if (l2_ways_en) begin
               <font color = "green">-1-</font>  
47656              l2_ways <= l2_ways_nx;
           <font color = "green">        ==></font>
47657          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47854          if (e_sink_en) begin
               <font color = "green">-1-</font>  
47855              e_sink <= d_sink;
           <font color = "green">        ==></font>
47856          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47691                  if (wbf_a_grant) begin
                       <font color = "red">-1-</font>  
47692                      reg_wbf_index <= wbf_a_index;
           <font color = "red">                ==></font>
47693                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
47697                  if (reg_wbf_r_addr_en) begin
                       <font color = "red">-1-</font>  
47698                      reg_wbf_r_addr <= reg_wbf_r_addr_nx;
           <font color = "red">                ==></font>
47699                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_234947">
    <li>
      <a href="#inst_tag_234947_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_234947_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_234947_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_234947_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_234947_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_234948">
    <li>
      <a href="#inst_tag_234948_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_234948_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_234948_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_234948_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_234948_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_234949">
    <li>
      <a href="#inst_tag_234949_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_234949_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_234949_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_234949_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_234949_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_234950">
    <li>
      <a href="#inst_tag_234950_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_234950_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_234950_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_234950_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_234950_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_kv_dcu_mshr_ent">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
