<!DOCTYPE html>
<html lang="zh">
<head><meta name="generator" content="Hexo 3.8.0">
    <meta name="baidu-site-verification" content="5NJSOR3owM">
    <meta name="msvalidate.01" content="151864C0926CAD18FEA3D03EA31DCEB6">
    <meta charset="utf-8">
<title>分类: spinal - 马車同学</title>
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1">



    <meta property="og:type" content="website">
<meta property="og:title" content="马車同学">
<meta property="og:url" content="https://jijingg.github.io/categories/spinal/index.html">
<meta property="og:site_name" content="马車同学">
<meta property="og:locale" content="zh-CN">
<meta property="og:image" content="https://jijingg.github.io/images/og_image.png">
<meta name="twitter:card" content="summary">
<meta name="twitter:title" content="马車同学">
<meta name="twitter:image" content="https://jijingg.github.io/images/og_image.png">







<link rel="icon" href="/favicon.ico">


<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/bulma@0.7.2/css/bulma.css">
<link rel="stylesheet" href="https://use.fontawesome.com/releases/v5.4.1/css/all.css">
<link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Ubuntu:400,600|Source+Code+Pro">
<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/highlight.js@9.12.0/styles/atom-one-light.css">


    
    
    
    <style>body>.footer,body>.navbar,body>.section{opacity:0}</style>
    

    
    
    
    <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/lightgallery@1.6.8/dist/css/lightgallery.min.css">
    <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/justifiedGallery@3.7.0/dist/css/justifiedGallery.min.css">
    

    
    
    
    
    
    

<link rel="stylesheet" href="/css/back-to-top.css">


    
    

    
    
    
    

    
    
<link rel="stylesheet" href="/css/progressbar.css">
<script src="https://cdn.jsdelivr.net/npm/pace-js@1.0.2/pace.min.js"></script>

    
    
    

    
    
    


<link rel="stylesheet" href="/css/style.css">
</head>
<body class="is-2-column">
    <nav class="navbar navbar-main">
    <div class="container">
        <div class="navbar-brand is-flex-center">
            <a class="navbar-item navbar-logo" href="/">
            
                <img src="/images/logo.svg" alt="马車同学" height="28">
            
            </a>
        </div>
        <div class="navbar-menu">
            
            <div class="navbar-start">
                
                <a class="navbar-item" href="/">文章</a>
                
                <a class="navbar-item" href="/main/">目录</a>
                
                <a class="navbar-item" href="/spinalhdl/">SpinalHDL</a>
                
                <a class="navbar-item" href="/topic/">主题</a>
                
                <a class="navbar-item" href="/categories/">分类</a>
                
                <a class="navbar-item" href="/tags/">标签</a>
                
                <a class="navbar-item" href="/archives/">时间轴</a>
                
                <a class="navbar-item" href="/about/">关于</a>
                
            </div>
            
            <div class="navbar-end">
                
                    
                    
                    <a class="navbar-item" target="_blank" title="Download on GitHub" href="http://github.com/jijingg">
                        
                        <i class="fab fa-github"></i>
                        
                    </a>
                    
                
                
                
                <a class="navbar-item search" title="搜索" href="javascript:;">
                    <i class="fas fa-search"></i>
                </a>
                
            </div>
        </div>
    </div>
</nav>
    
    <section class="section">
        <div class="container">
            <div class="columns">
                <div class="column is-9 has-order-2 column-main"><div class="card">
    <div class="card-content">
        <nav class="breadcrumb" aria-label="breadcrumbs">
        <ul>
            <li><a href="/categories">分类</a></li>
            
            <li class="is-active"><a href="#" aria-current="page">spinal</a></li>
        </ul>
        </nav>
    </div>
</div>

    <div class="card">
    
    <div class="card-image">
        <a href="/spinal/spinal7.html" class="image is-7by1">
            <img class="thumbnail" src="http://source.jijing.site/thumbnails/dirty2.jpg" alt="SpinalHDL(七):逢山开路-寄存器接口">
        </a>
    </div>
    
    <div class="card-content article ">
        
        <div class="level article-meta is-size-7 is-uppercase is-mobile is-overflow-x-auto">
            <div class="level-left">
                <time class="level-item has-text-grey" datetime="2019-12-04T16:00:00.000Z">2019-12-05</time>
                
                <div class="level-item">
                <a class="has-link-grey -link" href="/categories/spinal/">spinal</a>
                </div>
                
                
                <span class="level-item has-text-grey">
                    
                    
                    10 分钟 读完 (大约 1546 个字)
                </span>
                
                
            </div>
        </div>
        
        <h1 class="title is-size-4 is-size-4-mobile has-text-weight-normal">
            
                <a class="has-link-black-ter" href="/spinal/spinal7.html">SpinalHDL(七):逢山开路-寄存器接口</a>
            
        </h1>
        <div class="content">
            <p>目前大量存在手写寄存器接口的情况，对于几十个甚至几百个寄存器的IP，即便你有体力，也不能保证不犯错。<br><img src="https://pic4.zhimg.com/80/v2-e64f024ce11ee749a67a662238c2ccfd_hd.png" alt="70"></p>
<h3 id="存在的问题"><a href="#存在的问题" class="headerlink" title="存在的问题"></a>存在的问题</h3><ul>
<li>纯体力活,工作量繁重</li>
<li>容易引入错误，增加验证工作量</li>
<li>文档和代码不同步，增加软件调试工作量</li>
</ul>
<p>在这类问题上耗费测试debug时间非常不值当，只要你手写寄存器必然会遇到这了问题，软件调了好半天，最后发现文档跟代码不一致，<br>人是懒惰的，谁能完全保证代码更文档能同步更新，也肯定会犯错的，所以只能通过验证和测试来覆盖，如果问题能够越早发现，成本越低</p>
<p>这里分享二张图：</p>
<p>一张是某软件产品在各个阶段bug的成本<br><img src="https://pic3.zhimg.com/80/v2-079c46f56cc4b3f47ddea0a25b0ee9ae_hd.png" alt="71"></p>
<p>另外一张是IC开发各个阶段bug的成本<br><img src="https://pic3.zhimg.com/80/v2-bdd64827d05a463690a4155bcf96f879_hd.png" alt="72"></p>
<p>所以尽可能的在前期解决问题，第一次把事情做对，就是节约成本。</p>
<h3 id="如何优雅的生成寄存器接口"><a href="#如何优雅的生成寄存器接口" class="headerlink" title="如何优雅的生成寄存器接口"></a>如何优雅的生成寄存器接口</h3><ul>
<li>唯一源头, 代码文档严格保存一致</li>
<li>错误检查能力, 输出的代码一定是正确无误的。</li>
<li>一次书写，多种输出，节省工作量</li>
</ul>
<h2 id="Excel表格自动生成寄存器接口代码"><a href="#Excel表格自动生成寄存器接口代码" class="headerlink" title="Excel表格自动生成寄存器接口代码"></a>Excel表格自动生成寄存器接口代码</h2><p><img src="https://pic1.zhimg.com/80/v2-dcf52f562af85866669171431b57c726_hd.gif" alt="73"><br>为了达到以上效果，很多公司可能都有类似的工具，通过Excel表格或者在网页定制寄存器，然后一键生成verilog代码和Word文档.<br><img src="https://pic3.zhimg.com/80/v2-94a0f317c6f876e3de9559ec662751e0_hd.png" alt="74"><br>在生成之前会做严格的检查，比如命名重复，地址重复，字段冲突，复位值位宽不匹配等等，保证生成的代码一定是正确的。</p>
<h2 id="SpinalHDL寄存器接口方案"><a href="#SpinalHDL寄存器接口方案" class="headerlink" title="SpinalHDL寄存器接口方案"></a>SpinalHDL寄存器接口方案</h2><p><img src="https://pic3.zhimg.com/80/v2-d25fbfa4061cd20accd41a86c8500c9c_hd.gif" alt="75"><br>SpinalHDL采用的方法跟Excel表格略有不同，通过书写SpinalHDL代码生成文档和verilog代码，不过原则是一样的，都是源头唯一，一到多的思路</p>
<p><img src="https://pic4.zhimg.com/80/v2-eeb45efc8eb94b1cb976d85ab29eb194_hd.png" alt="76"></p>
<h3 id="寄存器地址自动分配"><a href="#寄存器地址自动分配" class="headerlink" title="寄存器地址自动分配"></a>寄存器地址自动分配</h3><p>通过newReg来自动分配，也可以newRegAt(address=0x100)，切换锚点，后续的地址将从0x100递增。</p>
<figure class="highlight plain hljs"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line">class RegBankExample extends Component&#123;</span><br><span class="line">val io = new Bundle&#123;</span><br><span class="line">    apb = Apb3(Apb3Config(16,32))</span><br><span class="line">&#125;</span><br><span class="line">val busSlave = BusInterface(io.apb,(0x0000, 100 Byte)</span><br><span class="line">val M_REG0  = busSlave.newReg(doc=&quot;REG0&quot;)</span><br><span class="line">val M_REG1  = busSlave.newReg(doc=&quot;REG1&quot;)</span><br><span class="line">val M_REG2  = busSlave.newReg(doc=&quot;REG2&quot;)</span><br><span class="line"></span><br><span class="line">val M_REGn  = busSlave.newRegAt(address=0x40, doc=&quot;REGn&quot;)</span><br><span class="line">val M_REGn1 = busSlave.newReg(doc=&quot;REGn1&quot;)</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>
<p>同时还会检测最大分配地址是否超越总线Mapping分配的空间，保证生成的代码是安全正确的。</p>
<p><img src="https://pic3.zhimg.com/80/v2-9e0686b7defa3344ed442748c91eb071_hd.gif" alt="77"></p>
<h3 id="寄存器字段自动分配"><a href="#寄存器字段自动分配" class="headerlink" title="寄存器字段自动分配"></a>寄存器字段自动分配</h3><p>同理通过field来自动分配字段，也可以fieldAt（pos=16）来切换锚点，后续字段从16bit位置递增</p>
<figure class="highlight plain hljs"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line">val M_REG0  = busSlave.newReg(doc=&quot;REG1&quot;)</span><br><span class="line">val fd0 = M_REG0.field(2 bits, RW, doc= &quot;fields 0&quot;)</span><br><span class="line">M_REG0.reserved(5 bits)</span><br><span class="line">val fd1 = M_REG0.field(3 bits, RW, doc= &quot;fields 0&quot;)</span><br><span class="line">val fd2 = M_REG0.field(3 bits, RW, doc= &quot;fields 0&quot;)</span><br><span class="line">//auto reserved 2 bits</span><br><span class="line">val fd3 = M_REG0.fieldAt(pos=16, 4 bits, doc= &quot;fields 3&quot;)</span><br><span class="line">//auto reserved 12 bits</span><br></pre></td></tr></table></figure>
<p>同样自动的分配会自动插入reserved，也可以手动插入。同时会保证字段分配不会超过总线数据位宽的最大值。<br><img src="https://pic1.zhimg.com/80/v2-f326a9063f5ad3107c959583a4a67d8a_hd.gif" alt="78"></p>
<h3 id="一个中断寄存器实例"><a href="#一个中断寄存器实例" class="headerlink" title="一个中断寄存器实例"></a>一个中断寄存器实例</h3><p>中断寄存器场景的有两种方案</p>
<ul>
<li><ol>
<li>中断使能和中断状态</li>
</ol>
</li>
<li><ol>
<li>中断使能中断MASK和中断状态</li>
</ol>
</li>
</ul>
<p>第二种类型更为通用，可以让软件打开所有中断，也可以通过Mask来屏蔽部分信号的中断，这里以第二种类型来举例</p>
<figure class="highlight plain hljs"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br></pre></td><td class="code"><pre><span class="line">class InterruptRegIf extends Component &#123;</span><br><span class="line">val io = new Bundle&#123;</span><br><span class="line">val psc_done, pth_done, ssc_done, grp_done, scd_done, srch_finish = in Bool()</span><br><span class="line">val interrupt   = out Bool()</span><br><span class="line">val apb = slave(Apb3(Apb3Config(16, 32)))</span><br><span class="line">&#125;</span><br><span class="line"></span><br><span class="line">val busif = Apb3BusInterface(io.apb, (0x000, 100 Byte))</span><br><span class="line"></span><br><span class="line">val M_SRCH_INT_EN   = busif.newReg(doc=&quot;srch int enable register&quot;)</span><br><span class="line">val psc_int_en      = M_SRCH_INT_EN.field(1 bits, RW, doc=&quot;psc interrupt enable register&quot;)</span><br><span class="line">val pth_int_en      = M_SRCH_INT_EN.field(1 bits, RW, doc=&quot;pth interrupt enable register&quot;)</span><br><span class="line">...</span><br><span class="line"></span><br><span class="line">val M_SRCH_INT_MASK  = busif.newReg(doc=&quot;srch int mask register&quot;)</span><br><span class="line">val psc_int_mask     = M_SRCH_INT_MASK.field(1 bits, RW, doc=&quot;psc interrupt mask register&quot;)</span><br><span class="line">val pth_int_mask     = M_SRCH_INT_MASK.field(1 bits, RW, doc=&quot;pth interrupt mask register&quot;)</span><br><span class="line">...</span><br><span class="line"></span><br><span class="line">val M_SRCH_INT_STATUS = busif.newReg(doc=&quot;srch int status register&quot;)</span><br><span class="line"></span><br><span class="line">val psc_int_status     = M_SRCH_INT_STATUS.field(1 bits, RC, doc=&quot;psc interrupt status register&quot;)</span><br><span class="line">val pth_int_status     = M_SRCH_INT_STATUS.field(1 bits, RC, doc=&quot;pth interrupt status register&quot;)</span><br><span class="line">...</span><br><span class="line"></span><br><span class="line">when(io.psc_done &amp;&amp; psc_int_en.asBool)&#123;psc_int_status(0).set()&#125;</span><br><span class="line">when(io.pth_done &amp;&amp; pth_int_en.asBool)&#123;pth_int_status(0).set()&#125;</span><br><span class="line">...</span><br><span class="line"></span><br><span class="line">io.interrupt := (psc_int_status &amp; pth_int_status &amp; ssc_int_status &amp;</span><br><span class="line">                grp_int_status &amp; scd_int_status &amp; srch_finish_status).lsb</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>
<p>生成verilog代码的同时生成如下文档<br><img src="https://pic4.zhimg.com/80/v2-8bc661a53ba6e8c2bb43eaca33581832_hd.png" alt="79"></p>
<p>你可以发现中断的3个寄存器非常类似，这种方式书写依然有大量的重复。能不能更简单的方式生成中断类型，答案是肯定的，在scala上这一切都不是问题</p>
<figure class="highlight plain hljs"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line">class InterruptRegIf2 extends Component &#123;</span><br><span class="line">val io = new Bundle &#123;</span><br><span class="line">val psc_done, pth_done, ssc_done, grp_done, scd_done, srch_finish = in Bool()</span><br><span class="line">val interrupt = out Bool()</span><br><span class="line">val apb = slave(Apb3(Apb3Config(16, 32)))</span><br><span class="line">&#125;</span><br><span class="line">val busif = Apb3BusInterface(io.apb, (0x000, 100 Byte))</span><br><span class="line"></span><br><span class="line">val int = busif.FactoryInterruptWithMask(&quot;M_INT&quot;,io.psc_done,</span><br><span class="line">io.pth_done,io.ssc_done,io.grp_done,io.scd_done,io.srch_finish)</span><br><span class="line"></span><br><span class="line">io.interrupt := int</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>
<p>实际上就用了一个函数factorInterrruptWithMask(namePre:String, triggers:<br>Bool*)就完成了前面那段一模一样的工作。并且也会生成一样的寄存器表格<br>你只需要把所有触发中断的脉冲信号作为参数丢进去，factorInterruptWithMask会抓取信号名，重新生成3组寄存器，并且正确命名。背后的机理会用到1点宏的知识，后面章节会介绍。</p>
<p>注：该方法会在SpinalHDL1.3.7以后版本中体现</p>

        </div>
        
        
        
    </div>
</div>









    <div class="card">
    
    <div class="card-image">
        <a href="/spinal/spinal6.html" class="image is-7by1">
            <img class="thumbnail" src="http://source.jijing.site/thumbnails/boxing4.jpg" alt="SpinalHDL(六):定点化-饱和截位">
        </a>
    </div>
    
    <div class="card-content article ">
        
        <div class="level article-meta is-size-7 is-uppercase is-mobile is-overflow-x-auto">
            <div class="level-left">
                <time class="level-item has-text-grey" datetime="2019-11-13T16:00:00.000Z">2019-11-14</time>
                
                <div class="level-item">
                <a class="has-link-grey -link" href="/categories/spinal/">spinal</a>
                </div>
                
                
                <span class="level-item has-text-grey">
                    
                    
                    9 分钟 读完 (大约 1319 个字)
                </span>
                
                
            </div>
        </div>
        
        <h1 class="title is-size-4 is-size-4-mobile has-text-weight-normal">
            
                <a class="has-link-black-ter" href="/spinal/spinal6.html">SpinalHDL(六):定点化-饱和截位</a>
            
        </h1>
        <div class="content">
            <p>首先为什么要定点化？<br><strong>在性能可接受的范围内尽可能的的压缩数据bit位宽以便节省资源</strong><br>一个扰码识别的定点流程<br><img src="https://pic2.zhimg.com/80/v2-34ac1687977874295cd34f242491657c_hd.png" alt="61"><br>灰色的全精度<br>蓝色是定点截位以后的位宽,对于这个算法，定点以后在大大节省资源的情况下性能几乎没有任何损失。<br>我们在定点的时候不是说每一个节点都需要压缩bit，而是在关键的节点尽可能压缩位宽才能做到事半功倍，<br>比如以上例子中的求平方，和最后的累计和输出，这两个点对硬件来说非常敏感，一个是乘法器，另外一个是缓存MEM，是面积的开销大户，<br>所以我们在定点的时候要特别有意去照顾这些节点，在性能可接受的情况下，能省1bit是1bit</p>
<h3 id="定点介绍-低截高饱"><a href="#定点介绍-低截高饱" class="headerlink" title="定点介绍(低截高饱)"></a>定点介绍(低截高饱)</h3><p>一般我们会分为两步来操作</p>
<ol>
<li>低位Round操作</li>
</ol>
<p><img src="https://pic3.zhimg.com/80/v2-42dc28366b53b180a14c0b74208263b7_hd.png" alt="62"><br>低位的Round操作有非常多类型。参见<br><a href="https://en.wikipedia.org/wiki/Rounding" target="_blank" rel="noopener">https://en.wikipedia.org/wiki/Rounding</a></p>
<p><img src="https://pic2.zhimg.com/80/v2-b4e3fba8092d3282c9ea23fde0a20bee_hd.png" alt="6t1"></p>
<p>其实 <strong>RoundHalfUp, RoundHalfDown, RoundHalfToZero,<br>RoundHalfToInf, RoundHalfToEven, RounHalfToOdd</strong> 非常接近,<br>RoundToInf,最为常见。其中”RoundToeven,RoundToOdd”比较特别，这种Round比RoundToInf还要公平一些，但是相对稍微复杂一下，一般用在打数据统计中对精度非常敏感的场景。<br>SpinalHDL目前不支持这两种类型，<br>不同语言的round函数实际用的Round类型其实也各有不同，SpinalHDL为了保持通用，默认round采用RoundToInf，<br>但是我们在一般的硬件设计当中<br>推荐大家使用RoundToUp，这种方式选择器更少，时序面积更好，性能几乎没有太大损失。</p>
<p><img src="https://pic2.zhimg.com/80/v2-4d33ee5880c10cf2e43a9fa338f03ea0_hd.png" alt="6t2"></p>
<ol start="2">
<li>高位饱和操作</li>
</ol>
<p><img src="https://pic4.zhimg.com/80/v2-e5c20a5a3ec40f8b7c58d0b2e032214a_hd.png" alt="63"><br>主要是饱和操作，但是有时候直接截掉的需求，高位直接截掉没有数学意义，我不清楚具体用在什么地方。<br>除此之外，高位还有一个对称操作，比如8bit的有符号数表示范围为（-128<br>~ 127）如果不对称取反的话会出现+128 如果有符号数表示就得扩展为9bit<br>为了避免这种情况，又是需要将(-128 ~127) 对称到（-127 ~ 127）,<br>这样在取反的时候就不用扩展1bit，性能损失几乎忽略不计，在硬件设计当中非常常见。</p>
<p><img src="https://pic2.zhimg.com/80/v2-4570af3ba6b7f1dbb84cb25e7050fb50_hd.png" alt="6t4"></p>
<h3 id="Verilog是怎么做的？"><a href="#Verilog是怎么做的？" class="headerlink" title="Verilog是怎么做的？"></a>Verilog是怎么做的？</h3><p>手动书写定点电路 封装fixpoint代码<br>我们用Verilog来实现定点饱和截位时，起初都是手写饱和截位电路，包括现在我看很多人还是直接手写<br><img src="https://pic1.zhimg.com/80/v2-0bccd36cf1cd0d313998b2e1be1cfed1_hd.png" alt="64"><br>这个是极其容易出错，也是我们和算法debug追问题的高发地带。我想很多人都会遇到跟算法比对数据是遇到<br>差1bit对不上（实际上就是+-1），追了半天发现定点方式理解不一致，或者电路里面写错了。这种问题反反复复的发生，非常耗时耗力，很没必要。<br>后来出现了一种相对稳定一点的方式： <strong>封装为饱和截位</strong><br>这个可能是在verilog上能做到的最好的方式了，但是不够完美 使用方式：</p>
<figure class="highlight plain hljs"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">fixpoint (15,11,4,1,1) u_add1_fix (.din(fixin),.dout(fixout));</span><br><span class="line">fixpoint (15,10,4,1,1) u_add2_fix (.din(fixin),.dout(fixout));</span><br></pre></td></tr></table></figure>
<p>源码<br><img src="https://pic2.zhimg.com/80/v2-56bb4aff5cec2f832189cbdde76f2248_hd.png" alt="65"><br>实际上这里面也就才实现了Floor,RoundToInf,RoundUp<br>三种Round方式，不得不用verilog generator配合一些宏，<br>代码看上去已经是灾难了，调试到稳定也是非常痛苦。</p>
<h3 id="SpinalHDL定点如何操作"><a href="#SpinalHDL定点如何操作" class="headerlink" title="SpinalHDL定点如何操作"></a>SpinalHDL定点如何操作</h3><p>这一切到SpinalHDL上一句话就能搞定</p>
<figure class="highlight plain hljs"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">val A  = SInt(10 bit)</span><br><span class="line">val B  = A.fixTo(7 downto 3) //定点化</span><br></pre></td></tr></table></figure>
<p>展开来等效于</p>
<figure class="highlight plain hljs"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">val B  = A.roundToInf(3).sat(3)</span><br></pre></td></tr></table></figure>
<p><img src="https://pic3.zhimg.com/80/v2-f2edc5fd25e13ff0446776344ff8f4af_hd.png" alt="66"><br>SpinalHDL完整的提供了8种Round Api</p>
<p><img src="https://pic4.zhimg.com/80/v2-59ce1cf4e247d82d7ceea407c6d2ae5f_hd.png" alt="6t5"></p>
<p>你可以直接像这样使用它</p>
<figure class="highlight plain hljs"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">val x = UInt(8 bits)</span><br><span class="line">val y = round(n)                // return x-n bits(default,align=true)</span><br><span class="line">val y = round(n,align=false)    // return x-n+1 bits(need carry)</span><br><span class="line">val y = floor(n)                // return x-n bits(floor with no align argment)</span><br></pre></td></tr></table></figure>
<p>当然我们鼓励你 <strong>使用fixTo</strong> ,</p>
<p>更直观也更安全，不需要你手动处理进位对齐的那些琐碎容易犯错的操作。<br>当然你愿意你完全还是可以用A.roundToInf(2).sat(3).symmetry 这种方式式去处理，不做限制。</p>
<p><img src="https://pic3.zhimg.com/80/v2-3ca8716e8aad923902f46eae88a5d3b4_hd.png" alt="6t6"></p>
<p>只要你配置好roundType，以及symmetric是否对称, 就可以自由的使用fixTo,<br>一行搞定!</p>
<p><img src="https://pic3.zhimg.com/80/v2-c3dbfd7922e37703ea5609740c428968_hd.png" alt="67"></p>

        </div>
        
        
        
    </div>
</div>









    <div class="card">
    
    <div class="card-image">
        <a href="/spinal/spinal5.html" class="image is-7by1">
            <img class="thumbnail" src="http://source.jijing.site/thumbnails/brain1.jpg" alt="SpinalHDL(五):时钟和时钟域">
        </a>
    </div>
    
    <div class="card-content article ">
        
        <div class="level article-meta is-size-7 is-uppercase is-mobile is-overflow-x-auto">
            <div class="level-left">
                <time class="level-item has-text-grey" datetime="2019-11-03T16:00:00.000Z">2019-11-04</time>
                
                <div class="level-item">
                <a class="has-link-grey -link" href="/categories/spinal/">spinal</a>
                </div>
                
                
                <span class="level-item has-text-grey">
                    
                    
                    9 分钟 读完 (大约 1384 个字)
                </span>
                
                
            </div>
        </div>
        
        <h1 class="title is-size-4 is-size-4-mobile has-text-weight-normal">
            
                <a class="has-link-black-ter" href="/spinal/spinal5.html">SpinalHDL(五):时钟和时钟域</a>
            
        </h1>
        <div class="content">
            <p>SpinalHDL的时钟和时钟域设计一开始就设计的相对比较完整，Chisel起初只能支持同步复位，这个在工程上带来了很多麻烦，最近chisel3好像可以支持异步复位。<br>例化方式非常别扭，我更喜欢SpinalHDL的清晰直观。非常重要的一个区别写SpinalHDL你很清楚哪些是硬件哪些是软件，而chisel就特别模糊，充斥着大量的软件思维，去了解他们各自开发者的背景也就不难理解。<br>所以一个合格的产品设计者，首先是一个合格的用户。</p>
<h3 id="几个简单的示例"><a href="#几个简单的示例" class="headerlink" title="几个简单的示例"></a>几个简单的示例</h3><ol>
<li>默认时钟</li>
</ol>
<figure class="highlight plain hljs"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">class Top extends Component&#123;</span><br><span class="line">    val a = in Bits(8 bits)</span><br><span class="line">    val b = RegNext(a) init 0</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>
<p>默认会得到一个clk,reset时钟复位信号，并且SpinalHDL复位默认是上升沿</p>
<figure class="highlight plain hljs"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line">module Top (</span><br><span class="line">      input  [7:0] a,</span><br><span class="line">      input   clk,</span><br><span class="line">      input   reset);</span><br><span class="line">  reg [7:0] b;</span><br><span class="line">  always @ (posedge clk or posedge reset) begin</span><br><span class="line">    if (reset) begin</span><br><span class="line">      b &lt;= (8&apos;b00000000);</span><br><span class="line">    end else begin</span><br><span class="line">      b &lt;= a;</span><br><span class="line">    end</span><br><span class="line">  end</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<ol start="2">
<li>自定义时钟源</li>
</ol>
<p>如果我们不喜欢默认是时钟复位名称，可以自己修改时钟信号名，通过ClockDomain来创建一个时钟域（其实spinal的Component里隐含了一个叫<br>clockDomain变量的默认domain）</p>
<figure class="highlight plain hljs"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line">val myclk,myrst = in Bool()</span><br><span class="line">val myClockDomain = ClockDomain(myclk,myrst)</span><br><span class="line">new ClockingArea(myClockDomain)&#123;</span><br><span class="line">  val reg0 = RegNext(a) init 0</span><br><span class="line">  b := reg0</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>
<p>如果让寄存器生效，需要用clockingArea（myClockDomain）把寄存器包裹起来<br>便可得到如下verilog代码</p>
<figure class="highlight plain hljs"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line">module Top (</span><br><span class="line">      input   myclk,</span><br><span class="line">      input   myrst,</span><br><span class="line">      input  [7:0] a,</span><br><span class="line">      output [7:0] b);</span><br><span class="line">  reg [7:0] _zz_1_;</span><br><span class="line">  assign b = _zz_1_;</span><br><span class="line">  always @ (posedge myclk or posedge myrst) begin</span><br><span class="line">    if (myrst) begin</span><br><span class="line">      _zz_1_ &lt;= (8&apos;b00000000);</span><br><span class="line">    end else begin</span><br><span class="line">      _zz_1_ &lt;= a;</span><br><span class="line">    end</span><br><span class="line">  end</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<p>可以看到复位信号是posedege，如改为negedge,<br>只要在创建时钟域时按如下修改覆盖config即可</p>
<figure class="highlight plain hljs"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line">val myClockDomain = ClockDomain(myclk,myrst,</span><br><span class="line">                                config = ClockDomainConfig(</span><br><span class="line">                                       clockEdge        = RISING,</span><br><span class="line">                                       resetKind        = ASYNC,</span><br><span class="line">                                       resetActiveLevel = LOW</span><br><span class="line">))</span><br></pre></td></tr></table></figure>
<ol start="3">
<li>覆盖子模块默认时钟</li>
</ol>
<p>每次用clockArea<br>来包裹代码块，非常啰嗦，我能不能在直接修改该模块的默认时钟域，目前呢需要在该模块的上一层用myclockdomain包裹模块例化即可</p>
<figure class="highlight plain hljs"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line">class Sub extends Component&#123;</span><br><span class="line">    val a = in Bits(8 bits)</span><br><span class="line">    val b = out(RegNext(a) init 0)</span><br><span class="line">&#125;</span><br><span class="line">class Top extends Component&#123;</span><br><span class="line">   val myclk,myrst = in Bool()</span><br><span class="line">   val mycd = ClockDomain(myclk,myrst) </span><br><span class="line">   val u_sub0 = mycd(new Sub) //mycd时钟包裹Sub模块的例化</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>
<p>生成的verilog可以看到，子模块的时钟复位信号都被修改过来了</p>
<figure class="highlight plain hljs"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line">module Sub (</span><br><span class="line">      input  [7:0] a,</span><br><span class="line">      output reg [7:0] b,</span><br><span class="line">      input   myclk,</span><br><span class="line">      input   myrst);</span><br><span class="line">  always @ (posedge myclk or negedge myrst) begin</span><br><span class="line">    if (!myrst) begin</span><br><span class="line">      b &lt;= (8&apos;b00000000);</span><br><span class="line">    end else begin</span><br><span class="line">      b &lt;= a;</span><br><span class="line">    end</span><br><span class="line">  end</span><br><span class="line">endmodule</span><br><span class="line">module Top (</span><br><span class="line">...</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<h3 id="ClockDomain详解"><a href="#ClockDomain详解" class="headerlink" title="ClockDomain详解"></a>ClockDomain详解</h3><p>SpinalHDL的ClockDomain概念为一组时钟复位方案，并不单指一个时钟信号<br>完整的时钟域配置分两块</p>
<ul>
<li>ClockDomain</li>
</ul>
<figure class="highlight plain hljs"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line">ClockDomain(</span><br><span class="line">  clock: Bool</span><br><span class="line">  [,reset: Bool]</span><br><span class="line">  [,softReset: Bool]</span><br><span class="line">  [,clockEnable: Bool]</span><br><span class="line">  [,frequency: IClockDomainFrequency]</span><br><span class="line">  [,config: ClockDomainConfig]</span><br><span class="line">)</span><br></pre></td></tr></table></figure>
<ul>
<li>ClockDomainConfig</li>
</ul>
<figure class="highlight plain hljs"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">case class ClockDomainConfig(clockEdge: EdgeKind = RISING,</span><br><span class="line">                             resetKind: ResetKind = ASYNC,</span><br><span class="line">                             resetActiveLevel: Polarity = HIGH,</span><br><span class="line">                             softResetActiveLevel: Polarity = HIGH,</span><br><span class="line">                             clockEnableActiveLevel: Polarity = HIGH)</span><br></pre></td></tr></table></figure>
<p>创建clockDomain有4种方法</p>
<ul>
<li>默认clockDomain<br>该时钟域又SpinalHDL默认创建，前面我们将如何替换默认时钟以外，我们还可以直接在SpinalConfig里面修改默认时钟域的配置</li>
</ul>
<figure class="highlight plain hljs"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line">SpinalConfig(mode = Verilog,</span><br><span class="line">  defaultConfigForClockDomains = ClockDomainConfig(resetKind = ASYNC,</span><br><span class="line">    clockEdge = RISING,</span><br><span class="line">    resetActiveLevel = LOW),</span><br><span class="line">  targetDirectory=&quot;tmp/&quot;)</span><br><span class="line">.generate(new MyTop)</span><br></pre></td></tr></table></figure>
<ul>
<li>从端口信号创建 前面已经提到过这种方法，很简单</li>
</ul>
<figure class="highlight plain hljs"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">val myclk,myrst = in Bool()</span><br><span class="line">val mycd = ClockDomain(myclk,myrst)</span><br></pre></td></tr></table></figure>
<ul>
<li>external函数<br>有时候我们在例化一个异步FIFO的时候可能一个时钟需要从顶层接进来，如果hierarchy很深，一级一级连进来相当麻烦，Spinal提供了一个external<br>函数，可以非常方便的创建一个时钟，并且接到顶层</li>
</ul>
<figure class="highlight plain hljs"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">val myClockDomain = ClockDomain.external(&quot;myClock&quot;)</span><br></pre></td></tr></table></figure>
<p>得到的Verilog：</p>
<figure class="highlight plain hljs"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line">module ExternalClockExample (</span><br><span class="line">    ....</span><br><span class="line">    input   myClockName_clk,</span><br><span class="line">    input   myClockName_reset);</span><br><span class="line">    ....</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<ul>
<li>internal函数<br>一般SOC系统的时钟往往来自于一个时钟管理单元，由PLL产生，那么这时候，我们需要internal函数从内部创建clockDomain</li>
</ul>
<figure class="highlight plain hljs"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br></pre></td><td class="code"><pre><span class="line">class InternalClockWithPllExample extends Component &#123;</span><br><span class="line">  val io = new Bundle &#123;</span><br><span class="line">    val clk100M = in Bool</span><br><span class="line">    val aReset  = in Bool</span><br><span class="line">    val result  = out UInt (4 bits)</span><br><span class="line">  &#125;</span><br><span class="line">  // myClockDomain.clock will be named myClockName_clk</span><br><span class="line">  // myClockDomain.reset will be named myClockName_reset</span><br><span class="line">  val myClockDomain = ClockDomain.internal(&quot;myClockName&quot;)</span><br><span class="line">  // Instanciate a PLL (probably a BlackBox)</span><br><span class="line">  val pll = new Pll()</span><br><span class="line">  pll.io.clkIn := io.clk100M</span><br><span class="line"></span><br><span class="line">  // Assign myClockDomain signals with something</span><br><span class="line">  myClockDomain.clock := pll.io.clockOut</span><br><span class="line">  myClockDomain.reset := io.aReset || !pll.io.</span><br><span class="line"></span><br><span class="line">  // Do whatever you want with myClockDomain</span><br><span class="line">  val myArea = new ClockingArea(myClockDomain)&#123;</span><br><span class="line">    val myReg = Reg(UInt(4 bits)) init(7)</span><br><span class="line">    myReg := myReg + 1</span><br><span class="line"></span><br><span class="line">    io.result := myReg</span><br><span class="line">  &#125;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>
<h3 id="时钟门控处理"><a href="#时钟门控处理" class="headerlink" title="时钟门控处理"></a>时钟门控处理</h3><p>目前Spinal在处理门控的时候还是需要手动例化，</p>
<figure class="highlight plain hljs"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line">class Top extends Component &#123;</span><br><span class="line">   val u_cgCell0 = new CG</span><br><span class="line">   val u_cgCell1 = new CG</span><br><span class="line">...</span><br><span class="line">   val cgd0 = ClockDomain(u_cgCell0.ECK, clockDomain.readResetWire)</span><br><span class="line">   val cgd1 = ClockDomain(u_cgCell1.ECK, clockDomain.readResetWire)</span><br></pre></td></tr></table></figure>
<p>手动例化两个ClockDomain会存在一个问题，会将它们判定为两个异步时钟。目前Spinal提供一个函数setSyncWith，讲两个clockDomain的Family全部<br>设置为同步，这样在异步检查的时候就不会报错<br><img src="https://pic4.zhimg.com/80/v2-dcd0bbec9708d28c1365a78d0908d749_hd.png" alt="51"></p>
<figure class="highlight plain hljs"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">   cgd0.setSyncWith(cgd1)</span><br><span class="line">   val u_sub0 = cgd0(new MySub)</span><br><span class="line">   val u_sub1 = cgd1(new MySub)</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>
<h3 id="时钟工厂函数"><a href="#时钟工厂函数" class="headerlink" title="时钟工厂函数"></a>时钟工厂函数</h3><p>除了时钟门控，还有时钟分频也会涉及到这类问题.<br>对于同源同相幂次分频我们也会认为是同一个时钟域来处理。<br><img src="https://pic2.zhimg.com/80/v2-e4359107afb6b11703b68be39d773ed0_hd.png" alt="52"><br>所以一种更优雅的方式应该是，提供工厂函数，让Spinal自动处理<br><img src="https://pic2.zhimg.com/80/v2-647ce1dfe6aff1cffada3f5264aeb0a8_hd.png" alt="53"></p>
<figure class="highlight plain hljs"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">val cgd0  = ClockDomain.cgFrom(clockDomain,  cg_en)</span><br><span class="line">val cgd1  = ClockDomain.cgFrom(clockDomain,  cg_en)</span><br><span class="line"></span><br><span class="line">val cdiv2 = ClockDomain.divFrom(clockDomain, times=2)   </span><br><span class="line">val cdiv3 = ClockDomain.divFrom(clockDomain, times=4)</span><br></pre></td></tr></table></figure>
<p><em>注：该方案还没有合入Spinal最新分支，会在1.3.7以后版本实现</em></p>

        </div>
        
        
        
    </div>
</div>









    <div class="card">
    
    <div class="card-image">
        <a href="/spinal/spinal4.html" class="image is-7by1">
            <img class="thumbnail" src="http://source.jijing.site/thumbnails/building1.jpg" alt="SpinalHDL(四) 一窥总线四两拨千斤">
        </a>
    </div>
    
    <div class="card-content article ">
        
        <div class="level article-meta is-size-7 is-uppercase is-mobile is-overflow-x-auto">
            <div class="level-left">
                <time class="level-item has-text-grey" datetime="2019-10-21T16:00:00.000Z">2019-10-22</time>
                
                <div class="level-item">
                <a class="has-link-grey -link" href="/categories/spinal/">spinal</a>
                </div>
                
                
                <span class="level-item has-text-grey">
                    
                    
                    7 分钟 读完 (大约 1054 个字)
                </span>
                
                
            </div>
        </div>
        
        <h1 class="title is-size-4 is-size-4-mobile has-text-weight-normal">
            
                <a class="has-link-black-ter" href="/spinal/spinal4.html">SpinalHDL(四) 一窥总线四两拨千斤</a>
            
        </h1>
        <div class="content">
            <p>Spinal的lib.bus除了AMBA总线，并且还支持AvalonMM，当然你也很容易扩展自定义的总线。</p>
<h3 id="Apb3总线例化"><a href="#Apb3总线例化" class="headerlink" title="Apb3总线例化"></a>Apb3总线例化</h3><p>一个简单的Apb3总线接口例化示例</p>
<figure class="highlight plain hljs"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line">import spinal.lib.bus.amba3.apb._</span><br><span class="line">class T2 extends Component&#123;</span><br><span class="line">    val busin  = slave(Apb3(Apb3Config(12,32)))    </span><br><span class="line">    val busout = master(Apb3(Apb3Config(12,32)))</span><br><span class="line">    busout &lt;&gt; busin</span><br><span class="line">&#125;</span><br><span class="line">SpinalVerilog(new T2)</span><br></pre></td></tr></table></figure>
<p>总线的例化也非方便简单，`Apb3`<br>传入Apb3Config(addrWidth=12,dataWidth=32)即可生成一个总线，关键字slave，master设计非常漂亮，可以瞬间<br>指定总线内部的接口方向，除此之外，`\&lt;>`<br>操作符为SpinalHDL定义的总线自动互联函数，不用你手动一个一个连。像这类操作符SpinalHDL有很多，像\”>>\”<br>\”>-/->\”, \”\&lt;/\&lt;\”<br>等等，不用害怕，这些只不过是定义的一个恰巧叫这个符号的函数而已，本质上跟你定义的autoConnect名字的函数并无二致，但是它要比文字函数要形象的多，并且假装操作符也是那么的自然。除了spinalHDL定义的操作符以外，你自己也可以定义各种各样简便的符号帮助你完成复杂琐碎的事情。<br><a href="https://pic1.zhimg.com/80/v2-a7d40b2e009eb85a0683edf2bfbbfa96_hd.png" target="_blank" rel="noopener">41</a><br>可以看到生成的Verilog总线已经完全连上了。</p>
<h3 id="Apb3总线译码"><a href="#Apb3总线译码" class="headerlink" title="Apb3总线译码"></a>Apb3总线译码</h3><p>Apb3Decoder是一个工厂函数，它支持多种参数的传入</p>
<ul>
<li>一：传入总线配置，和地址Mapping</li>
</ul>
<figure class="highlight plain hljs"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">Apb3Decoder(Apb3Config(16,32),</span><br><span class="line">            List((0x0000,2 KiB),</span><br><span class="line">                 (0x1000,1 KiB),</span><br><span class="line">                 (0x5000,3 KiB))))</span><br></pre></td></tr></table></figure>
<p>可以得到<br><a href="https://pic4.zhimg.com/80/v2-12a1cf7fc1b40dfba16cded076f1eaaa_hd.png" target="_blank" rel="noopener">42</a></p>
<ul>
<li>二：传入master实例，和slave映射实例</li>
</ul>
<figure class="highlight plain hljs"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line">class Top extends Component&#123;</span><br><span class="line">    val m0  =  slave(Apb3(Apb3Config(16,32)))</span><br><span class="line">    val s1  = master(Apb3(Apb3Config( 8,32)))</span><br><span class="line">    val s2  = master(Apb3(Apb3Config(12,32)))</span><br><span class="line">    val s3  = master(Apb3(Apb3Config(12,32)))</span><br><span class="line">    val s4  = master(Apb3(Apb3Config( 2,32)))</span><br><span class="line"></span><br><span class="line">val mux = Apb3Decoder(master = m0, </span><br><span class="line">                      slaves = List(s1 -&gt;  (0x0000,  64 ),</span><br><span class="line">                                    s2 -&gt;  (0x1000,1 KiB),</span><br><span class="line">                                    s3 -&gt;  (0x2000,3 KiB),</span><br><span class="line">                                    s4 -&gt;  (0x3000,  32 )))</span><br></pre></td></tr></table></figure>
<p>得到：</p>
<p><a href="https://pic4.zhimg.com/80/v2-d619ec9c07eec44d04c14eef9b3631ca_hd.png" target="_blank" rel="noopener">43</a></p>
<h3 id="Axi-crossbar"><a href="#Axi-crossbar" class="headerlink" title="Axi-crossbar"></a>Axi-crossbar</h3><p>Spinal pinsec的总线拓扑结构<br><a href="https://pic1.zhimg.com/80/v2-e123b5cc9f8e963fda27c624724d4065_hd.png" target="_blank" rel="noopener">44</a></p>
<p>源码：<br><a href="https://pic2.zhimg.com/80/v2-646cd9d65a1cb829598b8b52e2672791_hd.png" target="_blank" rel="noopener">45</a></p>
<p>这么复杂一个链接关系，在SpinalHDL上不到50行代码，相信一般的伪代码都做不到这么简洁。因此阅读Spinal的源码简直就是一种享受，有时候我在恍惚这是文档还是代码。</p>
<p>想想一下，如果这个工作让你用Verilog实现，那是多么的操蛋。当然目前cross-bar都是由脚本或者ARM的工具来自动生成。但是对于外挂，互联，顶层的例化<br>还得要手动做，这同样是一件极其繁琐容易出错的工作。但是现在放在Scala上是一个极其简单的伪代码式的描述即可完成。除此之外还可以做一些高级的检查，<br>参数的协商，DAG(有向无环图)的检查都很容易办到。</p>
<h3 id="总线转换"><a href="#总线转换" class="headerlink" title="总线转换"></a>总线转换</h3><p>AHB总线到APB总线的转换示例</p>
<figure class="highlight plain hljs"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line">import spinal.lib.bus.amba3.apb._</span><br><span class="line">import spinal.lib.bus.amba3.ahblite._</span><br><span class="line"></span><br><span class="line">class Top(ahbConfig:AhbLite3Config, apbConfig:Apb3Config) extends Component&#123;</span><br><span class="line">    val ahb = slave(AhbLite3(ahbConfig))</span><br><span class="line">    val apb = master(Apb3(apbConfig))</span><br><span class="line">    val bridge = AhbLite3ToApb3Bridge(ahbConfig,apbConfig)</span><br><span class="line">    ahb &lt;&gt; bridge.io.ahb</span><br><span class="line">    apb &lt;&gt; bridge.io.apb</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>
<p>AXI到APB3总线转换示例</p>
<figure class="highlight plain hljs"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line">import spinal.lib.bus.amba3.apb._</span><br><span class="line">import spinal.lib.bus.amba4.axi._</span><br><span class="line"></span><br><span class="line">class Top(aw: Int,dw: Int,iw: Int) extends Component&#123;</span><br><span class="line">  val axi = slave(Axi4Shared(Axi4Config(aw,dw,iw)))</span><br><span class="line">  val apb = master(Apb3(Apb3Config(aw,dw,iw)))</span><br><span class="line">  val bridge = Axi4SharedToApb3Bridge(aw,dw,iw)</span><br><span class="line">  axi &lt;&gt; bridge.io.axi</span><br><span class="line">  apb &lt;&gt; bridge.io.apb</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>
<p>以下是pinsec中的源码，创建一个AXI到APB3的桥，然后从桥可以互联到其他外围。</p>
<figure class="highlight plain hljs"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line">val apbDecoder = Apb3Decoder(</span><br><span class="line">  master = apbBridge.io.apb,</span><br><span class="line">  slaves = List(</span><br><span class="line">    gpioACtrl.io.apb -&gt; (0x00000, 4 KiB),</span><br><span class="line">    gpioBCtrl.io.apb -&gt; (0x01000, 4 KiB),</span><br><span class="line">    uartCtrl.io.apb  -&gt; (0x10000, 4 KiB),</span><br><span class="line">    timerCtrl.io.apb -&gt; (0x20000, 4 KiB),</span><br><span class="line">    vgaCtrl.io.apb   -&gt; (0x30000, 4 KiB),</span><br><span class="line">    core.io.debugBus -&gt; (0xF0000, 4 KiB))</span><br><span class="line">)</span><br></pre></td></tr></table></figure>
<p>可以非常方便的将这些外围连起来：<br><a href="https://pic4.zhimg.com/80/v2-655afd12a31552c3a05f1469aa2896da_hd.png" target="_blank" rel="noopener">46</a><br>以上的代码绝大多数都能直接运行起来，能用如此简单寥寥几行就将原来复杂繁琐的工作安全可靠的完成，还有什么理由不使用它。</p>

        </div>
        
        
        
    </div>
</div>









    <div class="card">
    
    <div class="card-image">
        <a href="/spinal/spinal3.html" class="image is-7by1">
            <img class="thumbnail" src="http://source.jijing.site/thumbnails/busy3.jpg" alt="SpinalHDL(三) 一行代码生成Soc系统">
        </a>
    </div>
    
    <div class="card-content article ">
        
        <div class="level article-meta is-size-7 is-uppercase is-mobile is-overflow-x-auto">
            <div class="level-left">
                <time class="level-item has-text-grey" datetime="2019-10-21T16:00:00.000Z">2019-10-22</time>
                
                <div class="level-item">
                <a class="has-link-grey -link" href="/categories/spinal/">spinal</a>
                </div>
                
                
                <span class="level-item has-text-grey">
                    
                    
                    3 分钟 读完 (大约 484 个字)
                </span>
                
                
            </div>
        </div>
        
        <h1 class="title is-size-4 is-size-4-mobile has-text-weight-normal">
            
                <a class="has-link-black-ter" href="/spinal/spinal3.html">SpinalHDL(三) 一行代码生成Soc系统</a>
            
        </h1>
        <div class="content">
            <h3 id="如何生成一个Soc系统"><a href="#如何生成一个Soc系统" class="headerlink" title="如何生成一个Soc系统"></a>如何生成一个Soc系统</h3><p>在Spinal生成一个Soc系统只需要一行代码</p>
<figure class="highlight plain hljs"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">import spinal.lib.soc.pinsec._</span><br><span class="line">SpinalVerilog(new Pinsec(500 MHz))</span><br></pre></td></tr></table></figure>
<p>即可生成一个完整的SOC系统，其中一个RISCV的处理器VexRiscv, 和AXI总线路由<br>以及APB桥。<br><a href="https:/pic1.zhimg.com/80/v2-f6d33cb611b58eae43cfb6aea4138f14_hd.png" target="_blank" rel="noopener">pinsec-soc</a></p>
<p>没了，就这么屌</p>
<p><a href="https:/pic1.zhimg.com/80/v2-5d265c5eb923db5b5ec23fb53104da91_hd.gif" target="_blank" rel="noopener">trump-no-more</a></p>
<p>如果需要定制，那么继续往下</p>
<h3 id="如何定制Soc系统"><a href="#如何定制Soc系统" class="headerlink" title="如何定制Soc系统"></a>如何定制Soc系统</h3><p>定制CPU</p>
<figure class="highlight plain hljs"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line">val myCpuConfig = RiscvCoreConfig(</span><br><span class="line">        pcWidth = 32,</span><br><span class="line">        addrWidth = 32,</span><br><span class="line">        startAddress = 0x00000000,</span><br><span class="line">        regFileReadyKind = sync,</span><br><span class="line">        branchPrediction = dynamic,</span><br><span class="line">        bypassExecute0 = true,</span><br><span class="line">        bypassExecute1 = true,</span><br><span class="line">        bypassWriteBack = true,</span><br><span class="line">        bypassWriteBackBuffer = true,</span><br><span class="line">        collapseBubble = false,</span><br><span class="line">        fastFetchCmdPcCalculation = true,</span><br><span class="line">        dynamicBranchPredictorCacheSizeLog2 = 7</span><br><span class="line">      )</span><br></pre></td></tr></table></figure>
<p>插件式扩展CPU, 除了已有的扩展，你可以添加自己的扩展, 比如浮点，矢量处理</p>
<figure class="highlight plain hljs"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">myCpuConfig.add(new MulExtension)</span><br><span class="line">myCpuConfig.add(new DivExtension)</span><br><span class="line">myCpuConfig.add(new BarrelShifterFullExtension)</span><br><span class="line">myCpuConfig.add(new MyFloatExtension)</span><br><span class="line">myCpuConfig.add(new MyVectorExtension)</span><br></pre></td></tr></table></figure>
<p>iCache 配置</p>
<figure class="highlight plain hljs"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line">val myiCacheConfig = InstructionCacheConfig(</span><br><span class="line">        cacheSize    = 4096,</span><br><span class="line">        bytePerLine  = 32,</span><br><span class="line">        wayCount     = 1,  </span><br><span class="line">        wrappedMemAccess = true,</span><br><span class="line">        addressWidth = 32,</span><br><span class="line">        cpuDataWidth = 32,</span><br><span class="line">        memDataWidth = 32</span><br><span class="line">      )</span><br></pre></td></tr></table></figure>
<p>更新PinsecSOC配置</p>
<figure class="highlight plain hljs"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line">val mySocConfig = PinsecConfig(</span><br><span class="line">    axiFrequency   = 100 MHz,</span><br><span class="line">    onChipRamSize  = 4 KiB,</span><br><span class="line">    sdramLayout    = IS42x320D.layout,</span><br><span class="line">    sdramTimings   = IS42x320D.timingGrade7,</span><br><span class="line">    cpu            = myCpuConfig,</span><br><span class="line">    iCache         = myiCacheConfig)</span><br><span class="line">        wrappedMemAccess = true,</span><br><span class="line">        addressWidth = 32,</span><br><span class="line">        cpuDataWidth = 32,</span><br><span class="line">        memDataWidth = 32</span><br><span class="line">      )</span><br></pre></td></tr></table></figure>
<p><a href="https:/pic1.zhimg.com/80/v2-67ea4d3014d589feb62b22b208714a33_hd.png" target="_blank" rel="noopener">resoc</a><br>重新生成, 得到全新定制的SOC系统</p>
<figure class="highlight plain hljs"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">SpinalVerilog(new Pinsec(mySocConfig))</span><br></pre></td></tr></table></figure>
<p>这个一个完整的例子，可以看得出SpinalHDL的参数设计非常合理，层层设计，每一个功能模块有自己的参数伴侣，<br>所有的配置，模块的扩展，全部放在参数里。</p>
<p>RocketChip隐式参数p恐怕要把你绕晕，这也是Chisel常备被吐槽的问题之一。<br>Spinal完全不存在这样的问题，即便是你第一次接触，也基本上不存在什么阅读障碍，<br>完整的Pinsec源码只有300行，能够完整的描述Soc顶层的互联信息，表达能力实属强大，源码参见<a href="https://github.com/SpinalHDL/SpinalHDL/blob/dev/lib/src/main/scala/spinal/lib/soc/pinsec/Pinsec.scala" target="_blank" rel="noopener">Pinsec.scala</a></p>

        </div>
        
        
        
    </div>
</div>









    <div class="card">
    
    <div class="card-image">
        <a href="/spinal/spinal1.html" class="image is-7by1">
            <img class="thumbnail" src="http://source.jijing.site/thumbnails/cocola.jpg" alt="SpinalHDL(一):此CHISEL非彼Chisel">
        </a>
    </div>
    
    <div class="card-content article ">
        
        <div class="level article-meta is-size-7 is-uppercase is-mobile is-overflow-x-auto">
            <div class="level-left">
                <time class="level-item has-text-grey" datetime="2019-10-19T16:00:00.000Z">2019-10-20</time>
                
                <div class="level-item">
                <a class="has-link-grey -link" href="/categories/spinal/">spinal</a>
                </div>
                
                
                <span class="level-item has-text-grey">
                    
                    
                    16 分钟 读完 (大约 2359 个字)
                </span>
                
                
            </div>
        </div>
        
        <h1 class="title is-size-4 is-size-4-mobile has-text-weight-normal">
            
                <a class="has-link-black-ter" href="/spinal/spinal1.html">SpinalHDL(一):此CHISEL非彼Chisel</a>
            
        </h1>
        <div class="content">
            <p>这里有两个概念</p>
<ul>
<li><strong>CHISEL泛指</strong></li>
</ul>
<p>基于Scala的硬件构筑语言(Constructing Hardware In Scala Embedded<br>Language)</p>
<ul>
<li><strong>Chisel特指</strong></li>
</ul>
<p>伯克利大学发布的Chisel硬件开发语言</p>
<p>我们文章中大CHISEL为泛指， 小Chisel为特指。</p>
<h3 id="Verilog不够用吗"><a href="#Verilog不够用吗" class="headerlink" title="Verilog不够用吗?"></a>Verilog不够用吗?</h3><p>需要一门新的语言吗?</p>
<p>VHDL诞生于1982年 ,Verilog诞生于1981年, 起初是用来电路存档描述,<br>都是硬件描述语言, 是用来描述数字电路的结构,行为,功能和接口的语言。</p>
<p>虽然Verilog/VHDL简单易用，在一定的历史时期确实是一个效率的巨大提升,<br>但是目前来看，槽点依然很多,<br>已经有点落伍时代。即便是SystermVerilog一定程度上改善了它 存在的问题,<br>并没有完全解决Verilog的问题，况且EDA工具对SV的支持并不是很积极，所以依然是尴尬的存在。</p>
<ul>
<li><p><strong>例化不方便</strong></p>
<p>有人会说，有辅助插件帮你完成 (确实有很多好的插件，emacs verilog-mode<br>, vim 的autoinst) 即便这样，但是对带参数的模块例化,<br>一对多例化同样需要手动处理，非常不方便</p>
</li>
<li><p><strong>大量的重复声明</strong></p>
<p>无休止的变量声明，无休止的位宽声明，容易出错,<br>作为一门上古时期的语言，对编译器不能要求太高</p>
</li>
<li><p><strong>函数不能带参数</strong></p>
<p>verilog中函数的使用只能是零零星星，哪怕是一个位宽的变化都要重写函数,<br>作为一门语言函数不能广泛使用，实为鸡肋</p>
</li>
<li><p><strong>参数化实在是笨拙</strong></p>
<p>虽然支持参数化，parameter 也只能做一些简单的加减左移操作,<br>没有基本math包。</p>
<p>利用宏做参数化，对于变量比较多的设计，非常复杂，并且也不好维护<br>目前我也看到</p>
</li>
<li><p><strong>错误检测很弱</strong></p>
<p>编译工具对错误的处理比较保守,<br>这种保守可能也源于语言本身，以及编译器的能力不及。</p>
<ul>
<li>位宽不匹配，</li>
<li>input/output端口写反</li>
<li>饱和截位弄错，</li>
<li>跨时钟域问题</li>
<li>锁存器检查</li>
<li>组合逻辑环自己查</li>
<li>….</li>
</ul>
<p>基于前仿的编译，还会遗漏大量的错误，必须要Lint, 综合检查,<br>费时费力又费钱。</p>
</li>
<li><p><strong>重构、增减信号,Bist/DFT逻辑插入麻烦</strong></p>
<p>需要手动插入, 编写脚本, 即便是脚本也不通用</p>
</li>
</ul>
<p>等等…</p>
<p>所以现在写Verilog纯粹就是体力活，verilog工程师大概就是这个样子：<br><img src="https://pic3.zhimg.com/80/v2-520d64f2bb356b3073b3c6409db1d92d_hd.png" alt="haha"></p>
<p>笔者本人写过一个手机芯片小区搜索的IP，python算法代码不到500行，Verilog整整写了2W多行<br>绝大多数时间不是在处理功能逻辑问题，而是消耗在一些位宽错误,<br>模块集成，端口连接，信号声明，重复基础cell等低级问题的处理上。</p>
<p>反而编译器倒落了个清闲，编译器的状况大概就是这个样子：<br><img src="https://pic4.zhimg.com/80/v2-57d083db9568e3aeb44db835de8bfded_hd.gif" alt="heihei"></p>
<h3 id="五连任性追问？"><a href="#五连任性追问？" class="headerlink" title="五连任性追问？"></a>五连任性追问？</h3><ul>
<li><p>能不能愉悦的开发？</p>
<p>不想干重复的脏活</p>
</li>
<li><p>能不能参数化设计？</p>
<p>想一劳永逸</p>
</li>
<li><p>能不能方便的复用？</p>
<p>我懒</p>
</li>
<li><p>能不能检查错误？</p>
<p>我粗心</p>
</li>
<li><p>能不能扩展它？</p>
<p>emm。。这个，老板肯定会问</p>
</li>
</ul>
<h3 id="为什么是Scala"><a href="#为什么是Scala" class="headerlink" title="为什么是Scala?"></a>为什么是Scala?</h3><p>软件领域的技术革新变化很快，而IC开发领域几乎被verilog/VHDL包办了40年，不管是语言还是Flow都事实标准化了。<br>在IC领域想要技术方法大的更新，需要EDA工具厂家的支持，IC公司的认可(流程庞大变化迟钝)，工程师技能更多的是面向IC领域，缺乏软件工具造血能力。<br>所以让变革发生在行业内部可能性极低。</p>
<p>虽然抽象能力参数化能力更好的SystemVerilog, E,<br>SystemC等语言相继的诞生，但并没有根本上解决<br>这些问题，主要原因是EDA工具厂家对这些特性支持不积极,更多的是用在验证建模领域。</p>
<p>同时IC设计也出现了另外一个方向HLS(High Level Synthsis),<br>HDL语言是需要明确的电路信息的注入。<br>而HLS是描述算法，对电路没有明确的描述，所以一般就会导致生成的电路资源冗余，时序冗余,<br>HLS每年每家EDA都拿出来炒，真正使用HLS开发IP的公司还是非常少见。</p>
<p>除了传统的这些对verilog的扩展语言外或者另辟蹊径走HLS的语言之外，基于不同语言平台的DSL多如牛毛-><a href="https://github.com/drom/awesome-hdl" target="_blank" rel="noopener">HDL语言列表</a>,<br>其中也不乏有超强的参数化能力以及面向对象的特性, 但是都没能流行起来。</p>
<p>他们的问题除了完全不会有EDA工具的主动支持以外，主要有两个原因:</p>
<ul>
<li>缺乏杀手级的特性(类型推导，函数式特性)</li>
<li>缺乏杀手级的项目(像Chisel的rocket, Spinal的Pinsec,Vexriscv )</li>
</ul>
<p>能担当此任的HDL一定是基于像Rust、Scala这类现代编程语言上的DSL, 虽然lisp,<br>haskell本身也具备这样的能力，但是基于圆括号的代码风格不太容易被主流接受,<br>另外纯函数式有点不点不见人间烟火，虽然Scala经常被吐槽<br>函数式编程不纯粹，但是混合面向对象的特性，在管理数据构建程序结构而言面向对象还是相当方便.</p>
<p>我认为不太太可能出现在python，ruby，java这类语言,<br>参数化能力很容易办到，但是缺乏函数式特性，类型推导惰性求值特性。一言以蔽之，这些不适合做DSL。</p>
<h3 id="Scala能为我们做什么"><a href="#Scala能为我们做什么" class="headerlink" title="Scala能为我们做什么?"></a>Scala能为我们做什么?</h3><p>目前较为流行的Scala<br>HDL框架有两个Chisel和SpinalHDL，Chisel出生伯克利自带流量，借着RISCV这两年算是出尽风头.<br>反观SpinalHDL那可低调的 多，导致很多人都没有认真去了解过它,<br>不清楚作者Charles<br>Papon是不会宣传还是不屑宣传，github上的头像都是默认的图标。</p>
<p>我本人起初对这种新的开发方法也持怀疑态度，是骂骂咧咧着上了Chisel的贼船，也在公司的项目上用过Chisel,<br>尝到了甜头也隐隐觉的有些别扭，直到<br>一次偶然的机会我重新阅读SpinalHDL的源码，我才意识到问题出在哪儿,<br>别扭源于哪里。后面章节我会讲到我为什么坚定的从Chisel切换到SpinalHDL，<br>在比较两者的区别之前我来罗列一下他们的共同点，也是所谓的泛CHISEL特性</p>
<p><img src="https://pic1.zhimg.com/80/v2-8796b80bac350ed366df1ca4075090ca_hd.png" alt="Scala-hdl"></p>
<ol>
<li><p>能做到什么</p>
<ul>
<li>非常好用的位宽推断（甚至跨模块边界）</li>
<li>错误检查能力（Lint, CDC, timing评估， more）</li>
<li>彻底的参数化能力</li>
<li>大量的基础组件以及可重用IP</li>
<li>至少一个完整的Soc框架(Chisel的RokectChip, SpinalHDL的PineSec)</li>
<li>继承Scala平台所有强大的语言特性</li>
</ul>
<p>在这里引入一个插曲，有些人会说rocket和Chisel不同一个项目，不能拿Rocket来当chisel做比较，<br>不过我觉的脱离SOC和lib来讲CHISEL实在没什么可讲的，当年入学时煞有架势抱一本书在啃Verilog，我们的导师问的一句<br>让我记忆犹新”Verilog只需要两个小时就学会的语言，为什么要抱一本书？你现在需要的编写代码”。所以不管是Chisel还是Spinal电路级的语法我也认为只需要2个小时就够了，更多的时间要花在编写代码更学习如何构建SOC或者lib上。<br>现在网上看似有很多Chisel的资料，结果发现翻来覆去都在讲电路语法，而真正介绍RocketChiP，总线，时钟域，构建Lib的资料少之又少。所以学习Chisel或者Spinal最快的方法就是尽快上手去写代码。最好是实际的项目。</p>
</li>
<li><p>期望效果</p>
<ul>
<li>解放工程师，避免重复琐碎，避免低级错误</li>
<li>加快开发周期，开发周期和模块大小不再是线性，有望指数</li>
</ul>
<p>目前用Scala编写HDL代码，状况大有改观,<br>工程师完全可以从些低级重复的工作中解放出来,<br>把那些重复容易犯错的事情交给编译器，他会做的比人更好。</p>
<p>现在的你：</p>
<p><img src="https://pic4.zhimg.com/80/v2-57d083db9568e3aeb44db835de8bfded_hd.gif" alt="heihei"></p>
<p>为什么不让编译器多干点呢？</p>
<p><img src="https://pic3.zhimg.com/80/v2-520d64f2bb356b3073b3c6409db1d92d_hd.png" alt="haha"></p>
</li>
</ol>

        </div>
        
        
        
    </div>
</div>









</div>
                
                    

                    




<div class="column is-3-tablet is-3-desktop is-3-widescreen  has-order-3 column-right ">
    
        
            
            
        
    
        
            
                
            
        
    
        
            
                
<div class="card widget">
    <div class="card-content">
        <div class="menu">
            <h3 class="menu-label">
                分类
            </h3>
            <ul class="menu-list">
            <li>
        <a class="level is-marginless" href="/categories/chisel/">
            <span class="level-start">
                <span class="level-item">chisel</span>
            </span>
            <span class="level-end">
                <span class="level-item tag">8</span>
            </span>
        </a></li><li>
        <a class="level is-marginless" href="/categories/eda/">
            <span class="level-start">
                <span class="level-item">eda</span>
            </span>
            <span class="level-end">
                <span class="level-item tag">6</span>
            </span>
        </a></li><li>
        <a class="level is-marginless" href="/categories/others/">
            <span class="level-start">
                <span class="level-item">others</span>
            </span>
            <span class="level-end">
                <span class="level-item tag">7</span>
            </span>
        </a></li><li>
        <a class="level is-marginless" href="/categories/riscv/">
            <span class="level-start">
                <span class="level-item">riscv</span>
            </span>
            <span class="level-end">
                <span class="level-item tag">9</span>
            </span>
        </a></li><li>
        <a class="level is-marginless" href="/categories/scala/">
            <span class="level-start">
                <span class="level-item">scala</span>
            </span>
            <span class="level-end">
                <span class="level-item tag">8</span>
            </span>
        </a></li><li>
        <a class="level is-marginless" href="/categories/sicp/">
            <span class="level-start">
                <span class="level-item">sicp</span>
            </span>
            <span class="level-end">
                <span class="level-item tag">9</span>
            </span>
        </a></li><li>
        <a class="level is-marginless" href="/categories/spinal/">
            <span class="level-start">
                <span class="level-item">spinal</span>
            </span>
            <span class="level-end">
                <span class="level-item tag">6</span>
            </span>
        </a></li>
            </ul>
        </div>
    </div>
</div>
            
        
    
        
            
                
<div class="card widget">
    <div class="card-content">
        <h3 class="menu-label">
            最新文章
        </h3>
        
        <article class="media">
            
            <a href="/scala/20200221_maven_windows.html" class="media-left">
                <p class="image is-64x64">
                    <img class="thumbnail" src="http://source.jijing.site/thumbnails/led2.jpg" alt="Maven Windows 配置">
                </p>
            </a>
            
            <div class="media-content">
                <div class="content">
                    <div><time class="has-text-grey is-size-7 is-uppercase" datetime="2020-02-19T16:00:00.000Z">2020-02-20</time></div>
                    <a href="/scala/20200221_maven_windows.html" class="has-link-black-ter is-size-6">Maven Windows 配置</a>
                    <p class="is-size-7 is-uppercase">
                        <a class="has-link-grey -link" href="/categories/scala/">scala</a>
                    </p>
                </div>
            </div>
        </article>
        
        <article class="media">
            
            <a href="/scala/20200119_scala_single_object.html" class="media-left">
                <p class="image is-64x64">
                    <img class="thumbnail" src="http://source.jijing.site/thumbnails/toy3.jpg" alt="Scala 单例对象的三个应用">
                </p>
            </a>
            
            <div class="media-content">
                <div class="content">
                    <div><time class="has-text-grey is-size-7 is-uppercase" datetime="2020-01-18T16:00:00.000Z">2020-01-19</time></div>
                    <a href="/scala/20200119_scala_single_object.html" class="has-link-black-ter is-size-6">Scala 单例对象的三个应用</a>
                    <p class="is-size-7 is-uppercase">
                        <a class="has-link-grey -link" href="/categories/scala/">scala</a>
                    </p>
                </div>
            </div>
        </article>
        
        <article class="media">
            
            <a href="/eda/install_verilator_on_windows.html" class="media-left">
                <p class="image is-64x64">
                    <img class="thumbnail" src="http://source.jijing.site/thumbnails/tools6.jpg" alt="Spinal-sim Verilator install on Windows">
                </p>
            </a>
            
            <div class="media-content">
                <div class="content">
                    <div><time class="has-text-grey is-size-7 is-uppercase" datetime="2020-01-09T16:00:00.000Z">2020-01-10</time></div>
                    <a href="/eda/install_verilator_on_windows.html" class="has-link-black-ter is-size-6">Spinal-sim Verilator install on Windows</a>
                    <p class="is-size-7 is-uppercase">
                        <a class="has-link-grey -link" href="/categories/eda/">eda</a>
                    </p>
                </div>
            </div>
        </article>
        
        <article class="media">
            
            <a href="/others/float_trap.html" class="media-left">
                <p class="image is-64x64">
                    <img class="thumbnail" src="http://source.jijing.site/thumbnails/fail1.jpg" alt="浮点避坑">
                </p>
            </a>
            
            <div class="media-content">
                <div class="content">
                    <div><time class="has-text-grey is-size-7 is-uppercase" datetime="2020-01-02T16:00:00.000Z">2020-01-03</time></div>
                    <a href="/others/float_trap.html" class="has-link-black-ter is-size-6">浮点避坑</a>
                    <p class="is-size-7 is-uppercase">
                        <a class="has-link-grey -link" href="/categories/others/">others</a>
                    </p>
                </div>
            </div>
        </article>
        
        <article class="media">
            
            <a href="/spinal/spinal7.html" class="media-left">
                <p class="image is-64x64">
                    <img class="thumbnail" src="http://source.jijing.site/thumbnails/dirty2.jpg" alt="SpinalHDL(七):逢山开路-寄存器接口">
                </p>
            </a>
            
            <div class="media-content">
                <div class="content">
                    <div><time class="has-text-grey is-size-7 is-uppercase" datetime="2019-12-04T16:00:00.000Z">2019-12-05</time></div>
                    <a href="/spinal/spinal7.html" class="has-link-black-ter is-size-6">SpinalHDL(七):逢山开路-寄存器接口</a>
                    <p class="is-size-7 is-uppercase">
                        <a class="has-link-grey -link" href="/categories/spinal/">spinal</a>
                    </p>
                </div>
            </div>
        </article>
        
    </div>
</div>

            
        
    
        
            
                <div class="card widget">
    <div class="card-content">
        <div class="menu">
        <h3 class="menu-label">
            归档
        </h3>
        <ul class="menu-list">
        
        <li>
            <a class="level is-marginless" href="/archives/2020/02/">
                <span class="level-start">
                    <span class="level-item">二月 2020</span>
                </span>
                <span class="level-end">
                    <span class="level-item tag">1</span>
                </span>
            </a>
        </li>
        
        <li>
            <a class="level is-marginless" href="/archives/2020/01/">
                <span class="level-start">
                    <span class="level-item">一月 2020</span>
                </span>
                <span class="level-end">
                    <span class="level-item tag">3</span>
                </span>
            </a>
        </li>
        
        <li>
            <a class="level is-marginless" href="/archives/2019/12/">
                <span class="level-start">
                    <span class="level-item">十二月 2019</span>
                </span>
                <span class="level-end">
                    <span class="level-item tag">1</span>
                </span>
            </a>
        </li>
        
        <li>
            <a class="level is-marginless" href="/archives/2019/11/">
                <span class="level-start">
                    <span class="level-item">十一月 2019</span>
                </span>
                <span class="level-end">
                    <span class="level-item tag">4</span>
                </span>
            </a>
        </li>
        
        <li>
            <a class="level is-marginless" href="/archives/2019/10/">
                <span class="level-start">
                    <span class="level-item">十月 2019</span>
                </span>
                <span class="level-end">
                    <span class="level-item tag">4</span>
                </span>
            </a>
        </li>
        
        <li>
            <a class="level is-marginless" href="/archives/2019/09/">
                <span class="level-start">
                    <span class="level-item">九月 2019</span>
                </span>
                <span class="level-end">
                    <span class="level-item tag">1</span>
                </span>
            </a>
        </li>
        
        <li>
            <a class="level is-marginless" href="/archives/2019/05/">
                <span class="level-start">
                    <span class="level-item">五月 2019</span>
                </span>
                <span class="level-end">
                    <span class="level-item tag">1</span>
                </span>
            </a>
        </li>
        
        <li>
            <a class="level is-marginless" href="/archives/2019/04/">
                <span class="level-start">
                    <span class="level-item">四月 2019</span>
                </span>
                <span class="level-end">
                    <span class="level-item tag">17</span>
                </span>
            </a>
        </li>
        
        <li>
            <a class="level is-marginless" href="/archives/2019/03/">
                <span class="level-start">
                    <span class="level-item">三月 2019</span>
                </span>
                <span class="level-end">
                    <span class="level-item tag">6</span>
                </span>
            </a>
        </li>
        
        <li>
            <a class="level is-marginless" href="/archives/2018/12/">
                <span class="level-start">
                    <span class="level-item">十二月 2018</span>
                </span>
                <span class="level-end">
                    <span class="level-item tag">4</span>
                </span>
            </a>
        </li>
        
        <li>
            <a class="level is-marginless" href="/archives/2018/11/">
                <span class="level-start">
                    <span class="level-item">十一月 2018</span>
                </span>
                <span class="level-end">
                    <span class="level-item tag">12</span>
                </span>
            </a>
        </li>
        
        <li>
            <a class="level is-marginless" href="/archives/2018/07/">
                <span class="level-start">
                    <span class="level-item">七月 2018</span>
                </span>
                <span class="level-end">
                    <span class="level-item tag">1</span>
                </span>
            </a>
        </li>
        
        <li>
            <a class="level is-marginless" href="/archives/2014/02/">
                <span class="level-start">
                    <span class="level-item">二月 2014</span>
                </span>
                <span class="level-end">
                    <span class="level-item tag">1</span>
                </span>
            </a>
        </li>
        
        </ul>
        </div>
    </div>
</div>
            
        
    
        
            
                <div class="card widget">
    <div class="card-content">
        <div class="menu">
            <h3 class="menu-label">
                标签
            </h3>
            <div class="field is-grouped is-grouped-multiline">
                
                <div class="control">
                    <a class="tags has-addons" href="/tags/Chisel/">
                        <span class="tag">Chisel</span>
                        <span class="tag is-grey">7</span>
                    </a>
                </div>
                
                <div class="control">
                    <a class="tags has-addons" href="/tags/IDEA/">
                        <span class="tag">IDEA</span>
                        <span class="tag is-grey">1</span>
                    </a>
                </div>
                
                <div class="control">
                    <a class="tags has-addons" href="/tags/Macro/">
                        <span class="tag">Macro</span>
                        <span class="tag is-grey">1</span>
                    </a>
                </div>
                
                <div class="control">
                    <a class="tags has-addons" href="/tags/SpinalHDL-Scala/">
                        <span class="tag">SpinalHDL  Scala</span>
                        <span class="tag is-grey">6</span>
                    </a>
                </div>
                
                <div class="control">
                    <a class="tags has-addons" href="/tags/firrtl/">
                        <span class="tag">firrtl</span>
                        <span class="tag is-grey">3</span>
                    </a>
                </div>
                
                <div class="control">
                    <a class="tags has-addons" href="/tags/make/">
                        <span class="tag">make</span>
                        <span class="tag is-grey">1</span>
                    </a>
                </div>
                
                <div class="control">
                    <a class="tags has-addons" href="/tags/riscv/">
                        <span class="tag">riscv</span>
                        <span class="tag is-grey">6</span>
                    </a>
                </div>
                
                <div class="control">
                    <a class="tags has-addons" href="/tags/scala/">
                        <span class="tag">scala</span>
                        <span class="tag is-grey">8</span>
                    </a>
                </div>
                
                <div class="control">
                    <a class="tags has-addons" href="/tags/verctor/">
                        <span class="tag">verctor</span>
                        <span class="tag is-grey">1</span>
                    </a>
                </div>
                
                <div class="control">
                    <a class="tags has-addons" href="/tags/verilog/">
                        <span class="tag">verilog</span>
                        <span class="tag is-grey">11</span>
                    </a>
                </div>
                
                <div class="control">
                    <a class="tags has-addons" href="/tags/函数式编程/">
                        <span class="tag">函数式编程</span>
                        <span class="tag is-grey">16</span>
                    </a>
                </div>
                
                <div class="control">
                    <a class="tags has-addons" href="/tags/分型/">
                        <span class="tag">分型</span>
                        <span class="tag is-grey">1</span>
                    </a>
                </div>
                
                <div class="control">
                    <a class="tags has-addons" href="/tags/开发环境/">
                        <span class="tag">开发环境</span>
                        <span class="tag is-grey">1</span>
                    </a>
                </div>
                
                <div class="control">
                    <a class="tags has-addons" href="/tags/计算机/">
                        <span class="tag">计算机</span>
                        <span class="tag is-grey">4</span>
                    </a>
                </div>
                
                <div class="control">
                    <a class="tags has-addons" href="/tags/递归/">
                        <span class="tag">递归</span>
                        <span class="tag is-grey">1</span>
                    </a>
                </div>
                
            </div>
        </div>
    </div>
</div>
            
        
    
        
            
                

<div class="card widget">
    <div class="card-content">
        <div class="menu">
        <h3 class="menu-label">
            推荐链接
        </h3>
        <ul class="menu-list">
        
            <li>
                <a class="level is-mobile" href="http://www.sharetechnote.com/" target="_blank">
                    <span class="level-left">
                        <span class="level-item">通信笔记</span>
                    </span>
                    <span class="level-right">
                        <span class="level-item tag">www.sharetechnote.com</span>
                    </span>
                </a>
            </li>
        
            <li>
                <a class="level is-mobile" href="https://www.lihaoyi.com/" target="_blank">
                    <span class="level-left">
                        <span class="level-item">Scala大神Lihaoyi</span>
                    </span>
                    <span class="level-right">
                        <span class="level-item tag">www.lihaoyi.com</span>
                    </span>
                </a>
            </li>
        
            <li>
                <a class="level is-mobile" href="https://bellard.org/" target="_blank">
                    <span class="level-left">
                        <span class="level-item">FabriceBellard你懂得</span>
                    </span>
                    <span class="level-right">
                        <span class="level-item tag">bellard.org</span>
                    </span>
                </a>
            </li>
        
            <li>
                <a class="level is-mobile" href="https://kalasearch.cn" target="_blank">
                    <span class="level-left">
                        <span class="level-item">卡拉搜索</span>
                    </span>
                    <span class="level-right">
                        <span class="level-item tag">kalasearch.cn</span>
                    </span>
                </a>
            </li>
        
        </ul>
        </div>
    </div>
</div>


            
        
    
    
</div>


                
            </div>
        </div>
    </section>
    <footer class="footer">
    <div class="container">
        <div class="level">
            <div class="level-start has-text-centered-mobile">
                <a class="footer-logo is-block has-mb-6" href="/">
                
                    <img src="/images/logo.svg" alt="马車同学" height="28">
                
                </a>
                <p class="is-size-7">
                &copy; 2020 jijing&nbsp;
                Powered by <a href="http://hexo.io/" target="_blank">Hexo</a> & <a href="http://github.com/ppoffice/hexo-theme-icarus" target="_blank">Icarus</a>
                沪ICP备19035362号
                
                </p>
            </div>
            <div class="level-end">
            
                <div class="field has-addons is-flex-center-mobile has-mt-5-mobile is-flex-wrap is-flex-middle">
                
                
                <p class="control">
                    <a class="button is-white is-large" target="_blank" title="Creative Commons" href="https://creativecommons.org/">
                        
                        <i class="fab fa-creative-commons"></i>
                        
                    </a>
                </p>
                
                <p class="control">
                    <a class="button is-white is-large" target="_blank" title="Attribution 4.0 International" href="https://creativecommons.org/licenses/by/4.0/">
                        
                        <i class="fab fa-creative-commons-by"></i>
                        
                    </a>
                </p>
                
                <p class="control">
                    <a class="button is-white is-large" target="_blank" title="Download on GitHub" href="http://github.com/jijingg">
                        
                        <i class="fab fa-github"></i>
                        
                    </a>
                </p>
                
                </div>
            
            </div>
        </div>
    </div>
</footer>

    <script src="https://cdn.jsdelivr.net/npm/jquery@3.3.1/dist/jquery.min.js"></script>
<script src="https://cdn.jsdelivr.net/npm/moment@2.22.2/min/moment-with-locales.min.js"></script>
<script>moment.locale("zh-CN");</script>


    
    
    
    <script src="/js/animation.js"></script>
    

    
    
    
    <script src="https://cdn.jsdelivr.net/npm/lightgallery@1.6.8/dist/js/lightgallery.min.js" defer></script>
    <script src="https://cdn.jsdelivr.net/npm/justifiedGallery@3.7.0/dist/js/jquery.justifiedGallery.min.js" defer></script>
    <script src="/js/gallery.js" defer></script>
    

    
    
    
    
<script src="https://cdn.jsdelivr.net/npm/mathjax@2.7.5/unpacked/MathJax.js?config=TeX-MML-AM_CHTML" defer></script>
<script>
document.addEventListener('DOMContentLoaded', function () {
    MathJax.Hub.Config({
        'HTML-CSS': {
            matchFontHeight: false
        },
        SVG: {
            matchFontHeight: false
        },
        CommonHTML: {
            matchFontHeight: false
        },
        tex2jax: {
            inlineMath: [
                ['$','$'],
                ['\\(','\\)']
            ]
        }
    });
});
</script>

    
    

<a id="back-to-top" title="回到顶端" href="javascript:;">
    <i class="fas fa-chevron-up"></i>
</a>
<script src="/js/back-to-top.js" defer></script>


    
    

    
    
    
    

    
    
    
    
    
    <script src="https://cdn.jsdelivr.net/npm/clipboard@2.0.4/dist/clipboard.min.js" defer></script>
    <script src="/js/clipboard.js" defer></script>
    

    
    
    


<script src="/js/main.js" defer></script>

    
    <div class="searchbox ins-search">
    <div class="searchbox-container ins-search-container">
        <div class="searchbox-input-wrapper">
            <input type="text" class="searchbox-input ins-search-input" placeholder="想要查找什么...">
            <span class="searchbox-close ins-close ins-selectable"><i class="fa fa-times-circle"></i></span>
        </div>
        <div class="searchbox-result-wrapper ins-section-wrapper">
            <div class="ins-section-container"></div>
        </div>
    </div>
</div>
<script>
    (function (window) {
        var INSIGHT_CONFIG = {
            TRANSLATION: {
                POSTS: '文章',
                PAGES: '页面',
                CATEGORIES: '分类',
                TAGS: '标签',
                UNTITLED: '(无标题)',
            },
            CONTENT_URL: '/content.json',
        };
        window.INSIGHT_CONFIG = INSIGHT_CONFIG;
    })(window);
</script>
<script src="/js/insight.js" defer></script>
<link rel="stylesheet" href="/css/search.css">
<link rel="stylesheet" href="/css/insight.css">
    
</body>
</html>
