
---------- Begin Simulation Statistics ----------
simSeconds                                   0.002429                       # Number of seconds simulated (Second)
simTicks                                   2429199500                       # Number of ticks simulated (Tick)
finalTick                                  2429199500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    124.98                       # Real time elapsed on the host (Second)
hostTickRate                                 19436286                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1318936                       # Number of bytes of host memory used (Byte)
simInsts                                     35985570                       # Number of instructions simulated (Count)
simOps                                       61860862                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   287924                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     494954                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                         4862939                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              1.993374                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.501662                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.commitStats0.numInsts             2439552                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps               4205312                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 1.993374                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.501662                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts             18618                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts          3879562                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts          411267                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts          66955                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass        12690      0.30%      0.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu      3702248     88.04%     88.34% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult         2167      0.05%     88.39% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv          133      0.00%     88.39% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd         3748      0.09%     88.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd           24      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu          964      0.02%     88.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            6      0.00%     88.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt          468      0.01%     88.52% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc         4642      0.11%     88.63% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     88.63% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     88.63% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     88.63% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            0      0.00%     88.63% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     88.63% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     88.63% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     88.63% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     88.63% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     88.63% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     88.63% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     88.63% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     88.63% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     88.63% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     88.63% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     88.63% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     88.63% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     88.63% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     88.63% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     88.63% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     88.63% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     88.63% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     88.63% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     88.63% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     88.63% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     88.63% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     88.63% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     88.63% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     88.63% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     88.63% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     88.63% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     88.63% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     88.63% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     88.63% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     88.63% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead       409858      9.75%     98.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite        61747      1.47%     99.84% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead         1409      0.03%     99.88% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite         5208      0.12%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total      4205312                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl       656893                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl       644128                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl        12765                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl       630191                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl        26702                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall        12154                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn        12149                       # Class of control type instructions committed (Count)
system.cpu0.dcache.demandHits::cpu00.data       472356                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total           472356                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu00.data       472356                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total          472356                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu00.data         1348                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total           1348                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu00.data         1348                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total          1348                       # number of overall misses (Count)
system.cpu0.dcache.demandAccesses::cpu00.data       473704                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total       473704                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu00.data       473704                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total       473704                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu00.data     0.002846                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.002846                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu00.data     0.002846                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.002846                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks          235                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total              235                       # number of writebacks (Count)
system.cpu0.dcache.replacements                   299                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu00.data         2258                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total         2258                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu00.data            8                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total            8                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu00.data         2266                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total         2266                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu00.data     0.003530                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.003530                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu00.data         2266                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total         2266                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu00.data         2266                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total         2266                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu00.data       408684                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total         408684                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu00.data          344                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total          344                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.accesses::cpu00.data       409028                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total       409028                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu00.data     0.000841                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.000841                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.WriteReq.hits::cpu00.data        63672                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total         63672                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu00.data         1004                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total         1004                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.accesses::cpu00.data        64676                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total        64676                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu00.data     0.015524                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.015524                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse          699.239847                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs              478236                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs              1264                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs            378.351266                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick               2000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu00.data   699.239847                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu00.data     0.682851                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.682851                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          791                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0           20                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1           26                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2          107                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::3          638                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024     0.772461                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses            957736                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses           957736                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns        24303                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles 264995.399424                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles 4597943.600576                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction     0.945507                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction     0.054493                       # Percentage of idle cycles (Ratio)
system.cpu0.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts        478222                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numFpAluAccesses        18618                       # Number of float alu accesses (Count)
system.cpu0.executeStats0.numFpRegReads         18462                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites        12973                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntAluAccesses      3879562                       # Number of integer alu accesses (Count)
system.cpu0.executeStats0.numIntRegReads      3974994                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites      2521924                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs           478222                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads      1784648                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetchStats0.numInsts              2439552                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                4205312                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            0.501662                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches            656893                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.135081                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.icache.demandHits::cpu00.inst      2830462                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          2830462                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu00.inst      2830462                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         2830462                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu00.inst         1971                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           1971                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu00.inst         1971                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          1971                       # number of overall misses (Count)
system.cpu0.icache.demandAccesses::cpu00.inst      2832433                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      2832433                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu00.inst      2832433                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      2832433                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu00.inst     0.000696                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000696                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu00.inst     0.000696                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000696                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         1715                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             1715                       # number of writebacks (Count)
system.cpu0.icache.replacements                  1715                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu00.inst      2830462                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        2830462                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu00.inst         1971                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         1971                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.accesses::cpu00.inst      2832433                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      2832433                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu00.inst     0.000696                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000696                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          255.572292                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             2832433                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              1971                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           1437.053780                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu00.inst   255.572292                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu00.inst     0.998329                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.998329                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          112                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::2           31                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3          112                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses           5666837                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses          5666837                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.dtb.rdAccesses                 411295                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                  66961                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                       51                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                       53                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                2832433                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                      189                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions              2                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean    132374000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value    132374000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value    132374000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON   2296825500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED    132374000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                  111                       # Number of system calls (Count)
system.cpu1.numCycles                         4858413                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                              2.155886                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              0.463846                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.commitStats0.numInsts             2253557                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps               3863296                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                 2.155886                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 0.463846                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts                20                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts          3541374                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts          322001                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts             88                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass           30      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu      3541175     91.66%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu            2      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead       321993      8.33%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite           78      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead            8      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite           10      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total      3863296                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedControl::IsControl       643830                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsDirectControl       643814                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsIndirectControl           16                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCondControl       643787                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsUncondControl           43                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCall           15                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsReturn           12                       # Class of control type instructions committed (Count)
system.cpu1.dcache.demandHits::cpu01.data       322030                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total           322030                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu01.data       322030                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total          322030                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu01.data           45                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total             45                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu01.data           45                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total            45                       # number of overall misses (Count)
system.cpu1.dcache.demandAccesses::cpu01.data       322075                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total       322075                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu01.data       322075                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total       322075                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu01.data     0.000140                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.000140                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu01.data     0.000140                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.000140                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.replacements                     0                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu01.data            7                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total            7                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu01.data            7                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total            7                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu01.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu01.data            7                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total            7                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu01.data            7                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total            7                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu01.data       321963                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total         321963                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu01.data           31                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total           31                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.accesses::cpu01.data       321994                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total       321994                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu01.data     0.000096                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.000096                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.WriteReq.hits::cpu01.data           67                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total            67                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu01.data           14                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total           14                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.accesses::cpu01.data           81                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total           81                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu01.data     0.172840                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.172840                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse           23.269280                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs              322089                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs                49                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs           6573.244898                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick          193310500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu01.data    23.269280                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu01.data     0.022724                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.022724                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024           28                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2            5                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3           23                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.027344                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses            644227                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses           644227                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns           27                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles 651452.878958                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles 4206960.121042                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction     0.865912                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction     0.134088                       # Percentage of idle cycles (Ratio)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts        322089                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpAluAccesses           20                       # Number of float alu accesses (Count)
system.cpu1.executeStats0.numFpRegReads            14                       # Number of times the floating registers were read (Count)
system.cpu1.executeStats0.numFpRegWrites           10                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numIntAluAccesses      3541374                       # Number of integer alu accesses (Count)
system.cpu1.executeStats0.numIntRegReads      3541391                       # Number of times the integer registers were read (Count)
system.cpu1.executeStats0.numIntRegWrites      2253663                       # Number of times the integer registers were written (Count)
system.cpu1.executeStats0.numMemRefs           322089                       # Number of memory refs (Count)
system.cpu1.executeStats0.numMiscRegReads      1609754                       # Number of times the Misc registers were read (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetchStats0.numInsts              2253557                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                3863296                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate            0.463846                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.numBranches            643830                       # Number of branches fetched (Count)
system.cpu1.fetchStats0.branchRate           0.132519                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.icache.demandHits::cpu01.inst      2597180                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total          2597180                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu01.inst      2597180                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total         2597180                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu01.inst           44                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total             44                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu01.inst           44                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total            44                       # number of overall misses (Count)
system.cpu1.icache.demandAccesses::cpu01.inst      2597224                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total      2597224                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu01.inst      2597224                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total      2597224                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu01.inst     0.000017                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000017                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu01.inst     0.000017                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000017                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total                1                       # number of writebacks (Count)
system.cpu1.icache.replacements                     1                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu01.inst      2597180                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total        2597180                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu01.inst           44                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total           44                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.accesses::cpu01.inst      2597224                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total      2597224                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu01.inst     0.000017                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000017                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse           38.572690                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs             2597224                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs                44                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs          59027.818182                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick          193304000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu01.inst    38.572690                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu01.inst     0.150675                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.150675                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024           43                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::3           42                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.167969                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses           5194492                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses          5194492                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.dtb.rdAccesses                 322001                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                     88                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                       12                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                        2                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                2597224                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                       21                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              2                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean    132421500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value    132421500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value    132421500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON   2296778000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED    132421500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu10.numCycles                        4858413                       # Number of cpu cycles simulated (Cycle)
system.cpu10.cpi                             2.166398                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu10.ipc                             0.461596                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu10.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu10.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu10.commitStats0.numInsts            2242623                       # Number of instructions committed (thread level) (Count)
system.cpu10.commitStats0.numOps              3844552                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu10.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu10.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu10.commitStats0.cpi                2.166398                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu10.commitStats0.ipc                0.461596                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu10.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu10.commitStats0.numFpInsts               20                       # Number of float instructions (Count)
system.cpu10.commitStats0.numIntInsts         3524192                       # Number of integer instructions (Count)
system.cpu10.commitStats0.numLoadInsts         320439                       # Number of load instructions (Count)
system.cpu10.commitStats0.numStoreInsts            88                       # Number of store instructions (Count)
system.cpu10.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu10.commitStats0.committedInstType::No_OpClass           30      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntAlu      3523993     91.66%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCvt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMisc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatSqrt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAddAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAlu            2      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCvt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMisc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShift            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSqrt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAes            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAesMix            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdPredAlu            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::Matrix            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixMov            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixOP            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemRead       320431      8.33%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemWrite           78      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemRead            8      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemWrite           10      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::total      3844552                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedControl::IsControl       640706                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsDirectControl       640690                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsIndirectControl           16                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsCondControl       640663                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsUncondControl           43                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsCall           15                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsReturn           12                       # Class of control type instructions committed (Count)
system.cpu10.dcache.demandHits::cpu10.data       320468                       # number of demand (read+write) hits (Count)
system.cpu10.dcache.demandHits::total          320468                       # number of demand (read+write) hits (Count)
system.cpu10.dcache.overallHits::cpu10.data       320468                       # number of overall hits (Count)
system.cpu10.dcache.overallHits::total         320468                       # number of overall hits (Count)
system.cpu10.dcache.demandMisses::cpu10.data           45                       # number of demand (read+write) misses (Count)
system.cpu10.dcache.demandMisses::total            45                       # number of demand (read+write) misses (Count)
system.cpu10.dcache.overallMisses::cpu10.data           45                       # number of overall misses (Count)
system.cpu10.dcache.overallMisses::total           45                       # number of overall misses (Count)
system.cpu10.dcache.demandAccesses::cpu10.data       320513                       # number of demand (read+write) accesses (Count)
system.cpu10.dcache.demandAccesses::total       320513                       # number of demand (read+write) accesses (Count)
system.cpu10.dcache.overallAccesses::cpu10.data       320513                       # number of overall (read+write) accesses (Count)
system.cpu10.dcache.overallAccesses::total       320513                       # number of overall (read+write) accesses (Count)
system.cpu10.dcache.demandMissRate::cpu10.data     0.000140                       # miss rate for demand accesses (Ratio)
system.cpu10.dcache.demandMissRate::total     0.000140                       # miss rate for demand accesses (Ratio)
system.cpu10.dcache.overallMissRate::cpu10.data     0.000140                       # miss rate for overall accesses (Ratio)
system.cpu10.dcache.overallMissRate::total     0.000140                       # miss rate for overall accesses (Ratio)
system.cpu10.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu10.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu10.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu10.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu10.dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.dcache.replacements                    0                       # number of replacements (Count)
system.cpu10.dcache.LockedRMWReadReq.misses::cpu10.data            7                       # number of LockedRMWReadReq misses (Count)
system.cpu10.dcache.LockedRMWReadReq.misses::total            7                       # number of LockedRMWReadReq misses (Count)
system.cpu10.dcache.LockedRMWReadReq.accesses::cpu10.data            7                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu10.dcache.LockedRMWReadReq.accesses::total            7                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu10.dcache.LockedRMWReadReq.missRate::cpu10.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu10.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu10.dcache.LockedRMWWriteReq.hits::cpu10.data            7                       # number of LockedRMWWriteReq hits (Count)
system.cpu10.dcache.LockedRMWWriteReq.hits::total            7                       # number of LockedRMWWriteReq hits (Count)
system.cpu10.dcache.LockedRMWWriteReq.accesses::cpu10.data            7                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu10.dcache.LockedRMWWriteReq.accesses::total            7                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu10.dcache.ReadReq.hits::cpu10.data       320401                       # number of ReadReq hits (Count)
system.cpu10.dcache.ReadReq.hits::total        320401                       # number of ReadReq hits (Count)
system.cpu10.dcache.ReadReq.misses::cpu10.data           31                       # number of ReadReq misses (Count)
system.cpu10.dcache.ReadReq.misses::total           31                       # number of ReadReq misses (Count)
system.cpu10.dcache.ReadReq.accesses::cpu10.data       320432                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu10.dcache.ReadReq.accesses::total       320432                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu10.dcache.ReadReq.missRate::cpu10.data     0.000097                       # miss rate for ReadReq accesses (Ratio)
system.cpu10.dcache.ReadReq.missRate::total     0.000097                       # miss rate for ReadReq accesses (Ratio)
system.cpu10.dcache.WriteReq.hits::cpu10.data           67                       # number of WriteReq hits (Count)
system.cpu10.dcache.WriteReq.hits::total           67                       # number of WriteReq hits (Count)
system.cpu10.dcache.WriteReq.misses::cpu10.data           14                       # number of WriteReq misses (Count)
system.cpu10.dcache.WriteReq.misses::total           14                       # number of WriteReq misses (Count)
system.cpu10.dcache.WriteReq.accesses::cpu10.data           81                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu10.dcache.WriteReq.accesses::total           81                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu10.dcache.WriteReq.missRate::cpu10.data     0.172840                       # miss rate for WriteReq accesses (Ratio)
system.cpu10.dcache.WriteReq.missRate::total     0.172840                       # miss rate for WriteReq accesses (Ratio)
system.cpu10.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.dcache.tags.tagsInUse          24.028094                       # Average ticks per tags in use ((Tick/Count))
system.cpu10.dcache.tags.totalRefs             320527                       # Total number of references to valid blocks. (Count)
system.cpu10.dcache.tags.sampledRefs               49                       # Sample count of references to valid blocks. (Count)
system.cpu10.dcache.tags.avgRefs          6541.367347                       # Average number of references to valid blocks. ((Count/Count))
system.cpu10.dcache.tags.warmupTick         204241000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu10.dcache.tags.occupancies::cpu10.data    24.028094                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu10.dcache.tags.avgOccs::cpu10.data     0.023465                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu10.dcache.tags.avgOccs::total      0.023465                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu10.dcache.tags.occupanciesTaskId::1024           28                       # Occupied blocks per task id (Count)
system.cpu10.dcache.tags.ageTaskId_1024::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu10.dcache.tags.ageTaskId_1024::3           24                       # Occupied blocks per task id, per block age (Count)
system.cpu10.dcache.tags.ratioOccsTaskId::1024     0.027344                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu10.dcache.tags.tagAccesses           641103                       # Number of tag accesses (Count)
system.cpu10.dcache.tags.dataAccesses          641103                       # Number of data accesses (Count)
system.cpu10.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu10.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu10.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu10.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu10.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu10.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu10.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu10.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu10.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu10.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu10.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu10.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu10.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu10.exec_context.thread_0.numCallsReturns           27                       # Number of times a function call or return occured (Count)
system.cpu10.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu10.exec_context.thread_0.numIdleCycles 673319.941961                       # Number of idle cycles (Cycle)
system.cpu10.exec_context.thread_0.numBusyCycles 4185093.058039                       # Number of busy cycles (Cycle)
system.cpu10.exec_context.thread_0.notIdleFraction     0.861412                       # Percentage of non-idle cycles (Ratio)
system.cpu10.exec_context.thread_0.idleFraction     0.138588                       # Percentage of idle cycles (Ratio)
system.cpu10.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu10.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu10.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu10.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu10.executeStats0.numStoreInsts       320527                       # Number of stores executed (Count)
system.cpu10.executeStats0.instRate                 0                       # Inst execution rate ((Count/Cycle))
system.cpu10.executeStats0.numFpAluAccesses           20                       # Number of float alu accesses (Count)
system.cpu10.executeStats0.numFpRegReads           14                       # Number of times the floating registers were read (Count)
system.cpu10.executeStats0.numFpRegWrites           10                       # Number of times the floating registers were written (Count)
system.cpu10.executeStats0.numIntAluAccesses      3524192                       # Number of integer alu accesses (Count)
system.cpu10.executeStats0.numIntRegReads      3524209                       # Number of times the integer registers were read (Count)
system.cpu10.executeStats0.numIntRegWrites      2242729                       # Number of times the integer registers were written (Count)
system.cpu10.executeStats0.numMemRefs          320527                       # Number of memory refs (Count)
system.cpu10.executeStats0.numMiscRegReads      1601944                       # Number of times the Misc registers were read (Count)
system.cpu10.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu10.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu10.fetchStats0.numInsts             2242623                       # Number of instructions fetched (thread level) (Count)
system.cpu10.fetchStats0.numOps               3844552                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu10.fetchStats0.fetchRate           0.461596                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu10.fetchStats0.numBranches           640706                       # Number of branches fetched (Count)
system.cpu10.fetchStats0.branchRate          0.131876                       # Number of branch fetches per cycle (Ratio)
system.cpu10.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu10.icache.demandHits::cpu10.inst      2583123                       # number of demand (read+write) hits (Count)
system.cpu10.icache.demandHits::total         2583123                       # number of demand (read+write) hits (Count)
system.cpu10.icache.overallHits::cpu10.inst      2583123                       # number of overall hits (Count)
system.cpu10.icache.overallHits::total        2583123                       # number of overall hits (Count)
system.cpu10.icache.demandMisses::cpu10.inst           44                       # number of demand (read+write) misses (Count)
system.cpu10.icache.demandMisses::total            44                       # number of demand (read+write) misses (Count)
system.cpu10.icache.overallMisses::cpu10.inst           44                       # number of overall misses (Count)
system.cpu10.icache.overallMisses::total           44                       # number of overall misses (Count)
system.cpu10.icache.demandAccesses::cpu10.inst      2583167                       # number of demand (read+write) accesses (Count)
system.cpu10.icache.demandAccesses::total      2583167                       # number of demand (read+write) accesses (Count)
system.cpu10.icache.overallAccesses::cpu10.inst      2583167                       # number of overall (read+write) accesses (Count)
system.cpu10.icache.overallAccesses::total      2583167                       # number of overall (read+write) accesses (Count)
system.cpu10.icache.demandMissRate::cpu10.inst     0.000017                       # miss rate for demand accesses (Ratio)
system.cpu10.icache.demandMissRate::total     0.000017                       # miss rate for demand accesses (Ratio)
system.cpu10.icache.overallMissRate::cpu10.inst     0.000017                       # miss rate for overall accesses (Ratio)
system.cpu10.icache.overallMissRate::total     0.000017                       # miss rate for overall accesses (Ratio)
system.cpu10.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu10.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu10.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu10.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu10.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.icache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu10.icache.writebacks::total               1                       # number of writebacks (Count)
system.cpu10.icache.replacements                    1                       # number of replacements (Count)
system.cpu10.icache.ReadReq.hits::cpu10.inst      2583123                       # number of ReadReq hits (Count)
system.cpu10.icache.ReadReq.hits::total       2583123                       # number of ReadReq hits (Count)
system.cpu10.icache.ReadReq.misses::cpu10.inst           44                       # number of ReadReq misses (Count)
system.cpu10.icache.ReadReq.misses::total           44                       # number of ReadReq misses (Count)
system.cpu10.icache.ReadReq.accesses::cpu10.inst      2583167                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu10.icache.ReadReq.accesses::total      2583167                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu10.icache.ReadReq.missRate::cpu10.inst     0.000017                       # miss rate for ReadReq accesses (Ratio)
system.cpu10.icache.ReadReq.missRate::total     0.000017                       # miss rate for ReadReq accesses (Ratio)
system.cpu10.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.icache.tags.tagsInUse          38.464697                       # Average ticks per tags in use ((Tick/Count))
system.cpu10.icache.tags.totalRefs            2583167                       # Total number of references to valid blocks. (Count)
system.cpu10.icache.tags.sampledRefs               44                       # Sample count of references to valid blocks. (Count)
system.cpu10.icache.tags.avgRefs         58708.340909                       # Average number of references to valid blocks. ((Count/Count))
system.cpu10.icache.tags.warmupTick         204234500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu10.icache.tags.occupancies::cpu10.inst    38.464697                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu10.icache.tags.avgOccs::cpu10.inst     0.150253                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu10.icache.tags.avgOccs::total      0.150253                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu10.icache.tags.occupanciesTaskId::1024           43                       # Occupied blocks per task id (Count)
system.cpu10.icache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu10.icache.tags.ageTaskId_1024::3           42                       # Occupied blocks per task id, per block age (Count)
system.cpu10.icache.tags.ratioOccsTaskId::1024     0.167969                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu10.icache.tags.tagAccesses          5166378                       # Number of tag accesses (Count)
system.cpu10.icache.tags.dataAccesses         5166378                       # Number of data accesses (Count)
system.cpu10.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu10.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu10.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu10.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu10.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu10.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu10.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu10.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu10.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu10.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu10.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu10.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu10.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu10.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.mmu.dtb.rdAccesses                320439                       # TLB accesses on read requests (Count)
system.cpu10.mmu.dtb.wrAccesses                    88                       # TLB accesses on write requests (Count)
system.cpu10.mmu.dtb.rdMisses                      13                       # TLB misses on read requests (Count)
system.cpu10.mmu.dtb.wrMisses                       2                       # TLB misses on write requests (Count)
system.cpu10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.itb.wrAccesses               2583167                       # TLB accesses on write requests (Count)
system.cpu10.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.itb.wrMisses                      21                       # TLB misses on write requests (Count)
system.cpu10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.numTransitions             2                       # Number of power state transitions (Count)
system.cpu10.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::mean    132424500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::min_value    132424500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::max_value    132424500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::ON   2296775000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::CLK_GATED    132424500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu10.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu10.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu11.numCycles                        4858413                       # Number of cpu cycles simulated (Cycle)
system.cpu11.cpi                             2.167568                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu11.ipc                             0.461347                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu11.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu11.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu11.commitStats0.numInsts            2241412                       # Number of instructions committed (thread level) (Count)
system.cpu11.commitStats0.numOps              3842476                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu11.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu11.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu11.commitStats0.cpi                2.167568                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu11.commitStats0.ipc                0.461347                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu11.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu11.commitStats0.numFpInsts               20                       # Number of float instructions (Count)
system.cpu11.commitStats0.numIntInsts         3522289                       # Number of integer instructions (Count)
system.cpu11.commitStats0.numLoadInsts         320266                       # Number of load instructions (Count)
system.cpu11.commitStats0.numStoreInsts            88                       # Number of store instructions (Count)
system.cpu11.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu11.commitStats0.committedInstType::No_OpClass           30      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntAlu      3522090     91.66%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCvt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMisc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatSqrt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAddAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAlu            2      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCvt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMisc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShift            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSqrt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAes            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAesMix            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdPredAlu            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::Matrix            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixMov            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixOP            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemRead       320258      8.33%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemWrite           78      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemRead            8      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemWrite           10      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::total      3842476                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedControl::IsControl       640360                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsDirectControl       640344                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsIndirectControl           16                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsCondControl       640317                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsUncondControl           43                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsCall           15                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsReturn           12                       # Class of control type instructions committed (Count)
system.cpu11.dcache.demandHits::cpu11.data       320296                       # number of demand (read+write) hits (Count)
system.cpu11.dcache.demandHits::total          320296                       # number of demand (read+write) hits (Count)
system.cpu11.dcache.overallHits::cpu11.data       320296                       # number of overall hits (Count)
system.cpu11.dcache.overallHits::total         320296                       # number of overall hits (Count)
system.cpu11.dcache.demandMisses::cpu11.data           44                       # number of demand (read+write) misses (Count)
system.cpu11.dcache.demandMisses::total            44                       # number of demand (read+write) misses (Count)
system.cpu11.dcache.overallMisses::cpu11.data           44                       # number of overall misses (Count)
system.cpu11.dcache.overallMisses::total           44                       # number of overall misses (Count)
system.cpu11.dcache.demandAccesses::cpu11.data       320340                       # number of demand (read+write) accesses (Count)
system.cpu11.dcache.demandAccesses::total       320340                       # number of demand (read+write) accesses (Count)
system.cpu11.dcache.overallAccesses::cpu11.data       320340                       # number of overall (read+write) accesses (Count)
system.cpu11.dcache.overallAccesses::total       320340                       # number of overall (read+write) accesses (Count)
system.cpu11.dcache.demandMissRate::cpu11.data     0.000137                       # miss rate for demand accesses (Ratio)
system.cpu11.dcache.demandMissRate::total     0.000137                       # miss rate for demand accesses (Ratio)
system.cpu11.dcache.overallMissRate::cpu11.data     0.000137                       # miss rate for overall accesses (Ratio)
system.cpu11.dcache.overallMissRate::total     0.000137                       # miss rate for overall accesses (Ratio)
system.cpu11.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu11.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu11.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu11.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu11.dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.dcache.replacements                    0                       # number of replacements (Count)
system.cpu11.dcache.LockedRMWReadReq.misses::cpu11.data            7                       # number of LockedRMWReadReq misses (Count)
system.cpu11.dcache.LockedRMWReadReq.misses::total            7                       # number of LockedRMWReadReq misses (Count)
system.cpu11.dcache.LockedRMWReadReq.accesses::cpu11.data            7                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu11.dcache.LockedRMWReadReq.accesses::total            7                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu11.dcache.LockedRMWReadReq.missRate::cpu11.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu11.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu11.dcache.LockedRMWWriteReq.hits::cpu11.data            7                       # number of LockedRMWWriteReq hits (Count)
system.cpu11.dcache.LockedRMWWriteReq.hits::total            7                       # number of LockedRMWWriteReq hits (Count)
system.cpu11.dcache.LockedRMWWriteReq.accesses::cpu11.data            7                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu11.dcache.LockedRMWWriteReq.accesses::total            7                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu11.dcache.ReadReq.hits::cpu11.data       320229                       # number of ReadReq hits (Count)
system.cpu11.dcache.ReadReq.hits::total        320229                       # number of ReadReq hits (Count)
system.cpu11.dcache.ReadReq.misses::cpu11.data           30                       # number of ReadReq misses (Count)
system.cpu11.dcache.ReadReq.misses::total           30                       # number of ReadReq misses (Count)
system.cpu11.dcache.ReadReq.accesses::cpu11.data       320259                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu11.dcache.ReadReq.accesses::total       320259                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu11.dcache.ReadReq.missRate::cpu11.data     0.000094                       # miss rate for ReadReq accesses (Ratio)
system.cpu11.dcache.ReadReq.missRate::total     0.000094                       # miss rate for ReadReq accesses (Ratio)
system.cpu11.dcache.WriteReq.hits::cpu11.data           67                       # number of WriteReq hits (Count)
system.cpu11.dcache.WriteReq.hits::total           67                       # number of WriteReq hits (Count)
system.cpu11.dcache.WriteReq.misses::cpu11.data           14                       # number of WriteReq misses (Count)
system.cpu11.dcache.WriteReq.misses::total           14                       # number of WriteReq misses (Count)
system.cpu11.dcache.WriteReq.accesses::cpu11.data           81                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu11.dcache.WriteReq.accesses::total           81                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu11.dcache.WriteReq.missRate::cpu11.data     0.172840                       # miss rate for WriteReq accesses (Ratio)
system.cpu11.dcache.WriteReq.missRate::total     0.172840                       # miss rate for WriteReq accesses (Ratio)
system.cpu11.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.dcache.tags.tagsInUse          24.015712                       # Average ticks per tags in use ((Tick/Count))
system.cpu11.dcache.tags.totalRefs             320354                       # Total number of references to valid blocks. (Count)
system.cpu11.dcache.tags.sampledRefs               48                       # Sample count of references to valid blocks. (Count)
system.cpu11.dcache.tags.avgRefs          6674.041667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu11.dcache.tags.warmupTick         205455500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu11.dcache.tags.occupancies::cpu11.data    24.015712                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu11.dcache.tags.avgOccs::cpu11.data     0.023453                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu11.dcache.tags.avgOccs::total      0.023453                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu11.dcache.tags.occupanciesTaskId::1024           28                       # Occupied blocks per task id (Count)
system.cpu11.dcache.tags.ageTaskId_1024::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu11.dcache.tags.ageTaskId_1024::3           24                       # Occupied blocks per task id, per block age (Count)
system.cpu11.dcache.tags.ratioOccsTaskId::1024     0.027344                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu11.dcache.tags.tagAccesses           640756                       # Number of tag accesses (Count)
system.cpu11.dcache.tags.dataAccesses          640756                       # Number of data accesses (Count)
system.cpu11.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu11.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu11.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu11.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu11.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu11.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu11.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu11.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu11.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu11.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu11.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu11.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu11.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu11.exec_context.thread_0.numCallsReturns           27                       # Number of times a function call or return occured (Count)
system.cpu11.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu11.exec_context.thread_0.numIdleCycles 675742.948942                       # Number of idle cycles (Cycle)
system.cpu11.exec_context.thread_0.numBusyCycles 4182670.051058                       # Number of busy cycles (Cycle)
system.cpu11.exec_context.thread_0.notIdleFraction     0.860913                       # Percentage of non-idle cycles (Ratio)
system.cpu11.exec_context.thread_0.idleFraction     0.139087                       # Percentage of idle cycles (Ratio)
system.cpu11.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu11.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu11.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu11.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu11.executeStats0.numStoreInsts       320354                       # Number of stores executed (Count)
system.cpu11.executeStats0.instRate                 0                       # Inst execution rate ((Count/Cycle))
system.cpu11.executeStats0.numFpAluAccesses           20                       # Number of float alu accesses (Count)
system.cpu11.executeStats0.numFpRegReads           14                       # Number of times the floating registers were read (Count)
system.cpu11.executeStats0.numFpRegWrites           10                       # Number of times the floating registers were written (Count)
system.cpu11.executeStats0.numIntAluAccesses      3522289                       # Number of integer alu accesses (Count)
system.cpu11.executeStats0.numIntRegReads      3522306                       # Number of times the integer registers were read (Count)
system.cpu11.executeStats0.numIntRegWrites      2241518                       # Number of times the integer registers were written (Count)
system.cpu11.executeStats0.numMemRefs          320354                       # Number of memory refs (Count)
system.cpu11.executeStats0.numMiscRegReads      1601079                       # Number of times the Misc registers were read (Count)
system.cpu11.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu11.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu11.fetchStats0.numInsts             2241412                       # Number of instructions fetched (thread level) (Count)
system.cpu11.fetchStats0.numOps               3842476                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu11.fetchStats0.fetchRate           0.461347                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu11.fetchStats0.numBranches           640360                       # Number of branches fetched (Count)
system.cpu11.fetchStats0.branchRate          0.131804                       # Number of branch fetches per cycle (Ratio)
system.cpu11.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu11.icache.demandHits::cpu11.inst      2581565                       # number of demand (read+write) hits (Count)
system.cpu11.icache.demandHits::total         2581565                       # number of demand (read+write) hits (Count)
system.cpu11.icache.overallHits::cpu11.inst      2581565                       # number of overall hits (Count)
system.cpu11.icache.overallHits::total        2581565                       # number of overall hits (Count)
system.cpu11.icache.demandMisses::cpu11.inst           44                       # number of demand (read+write) misses (Count)
system.cpu11.icache.demandMisses::total            44                       # number of demand (read+write) misses (Count)
system.cpu11.icache.overallMisses::cpu11.inst           44                       # number of overall misses (Count)
system.cpu11.icache.overallMisses::total           44                       # number of overall misses (Count)
system.cpu11.icache.demandAccesses::cpu11.inst      2581609                       # number of demand (read+write) accesses (Count)
system.cpu11.icache.demandAccesses::total      2581609                       # number of demand (read+write) accesses (Count)
system.cpu11.icache.overallAccesses::cpu11.inst      2581609                       # number of overall (read+write) accesses (Count)
system.cpu11.icache.overallAccesses::total      2581609                       # number of overall (read+write) accesses (Count)
system.cpu11.icache.demandMissRate::cpu11.inst     0.000017                       # miss rate for demand accesses (Ratio)
system.cpu11.icache.demandMissRate::total     0.000017                       # miss rate for demand accesses (Ratio)
system.cpu11.icache.overallMissRate::cpu11.inst     0.000017                       # miss rate for overall accesses (Ratio)
system.cpu11.icache.overallMissRate::total     0.000017                       # miss rate for overall accesses (Ratio)
system.cpu11.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu11.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu11.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu11.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu11.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.icache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu11.icache.writebacks::total               1                       # number of writebacks (Count)
system.cpu11.icache.replacements                    1                       # number of replacements (Count)
system.cpu11.icache.ReadReq.hits::cpu11.inst      2581565                       # number of ReadReq hits (Count)
system.cpu11.icache.ReadReq.hits::total       2581565                       # number of ReadReq hits (Count)
system.cpu11.icache.ReadReq.misses::cpu11.inst           44                       # number of ReadReq misses (Count)
system.cpu11.icache.ReadReq.misses::total           44                       # number of ReadReq misses (Count)
system.cpu11.icache.ReadReq.accesses::cpu11.inst      2581609                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu11.icache.ReadReq.accesses::total      2581609                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu11.icache.ReadReq.missRate::cpu11.inst     0.000017                       # miss rate for ReadReq accesses (Ratio)
system.cpu11.icache.ReadReq.missRate::total     0.000017                       # miss rate for ReadReq accesses (Ratio)
system.cpu11.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.icache.tags.tagsInUse          38.452700                       # Average ticks per tags in use ((Tick/Count))
system.cpu11.icache.tags.totalRefs            2581609                       # Total number of references to valid blocks. (Count)
system.cpu11.icache.tags.sampledRefs               44                       # Sample count of references to valid blocks. (Count)
system.cpu11.icache.tags.avgRefs         58672.931818                       # Average number of references to valid blocks. ((Count/Count))
system.cpu11.icache.tags.warmupTick         205449000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu11.icache.tags.occupancies::cpu11.inst    38.452700                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu11.icache.tags.avgOccs::cpu11.inst     0.150206                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu11.icache.tags.avgOccs::total      0.150206                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu11.icache.tags.occupanciesTaskId::1024           43                       # Occupied blocks per task id (Count)
system.cpu11.icache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu11.icache.tags.ageTaskId_1024::3           42                       # Occupied blocks per task id, per block age (Count)
system.cpu11.icache.tags.ratioOccsTaskId::1024     0.167969                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu11.icache.tags.tagAccesses          5163262                       # Number of tag accesses (Count)
system.cpu11.icache.tags.dataAccesses         5163262                       # Number of data accesses (Count)
system.cpu11.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu11.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu11.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu11.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu11.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu11.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu11.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu11.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu11.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu11.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu11.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu11.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu11.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu11.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.mmu.dtb.rdAccesses                320266                       # TLB accesses on read requests (Count)
system.cpu11.mmu.dtb.wrAccesses                    88                       # TLB accesses on write requests (Count)
system.cpu11.mmu.dtb.rdMisses                      13                       # TLB misses on read requests (Count)
system.cpu11.mmu.dtb.wrMisses                       2                       # TLB misses on write requests (Count)
system.cpu11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.itb.wrAccesses               2581609                       # TLB accesses on write requests (Count)
system.cpu11.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.itb.wrMisses                      21                       # TLB misses on write requests (Count)
system.cpu11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.numTransitions             2                       # Number of power state transitions (Count)
system.cpu11.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::mean    132421500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::min_value    132421500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::max_value    132421500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::ON   2296778000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::CLK_GATED    132421500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu11.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu11.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu12.numCycles                        4858413                       # Number of cpu cycles simulated (Cycle)
system.cpu12.cpi                             2.168747                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu12.ipc                             0.461096                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu12.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu12.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu12.commitStats0.numInsts            2240194                       # Number of instructions committed (thread level) (Count)
system.cpu12.commitStats0.numOps              3840388                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu12.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu12.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu12.commitStats0.cpi                2.168747                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu12.commitStats0.ipc                0.461096                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu12.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu12.commitStats0.numFpInsts               20                       # Number of float instructions (Count)
system.cpu12.commitStats0.numIntInsts         3520375                       # Number of integer instructions (Count)
system.cpu12.commitStats0.numLoadInsts         320092                       # Number of load instructions (Count)
system.cpu12.commitStats0.numStoreInsts            88                       # Number of store instructions (Count)
system.cpu12.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu12.commitStats0.committedInstType::No_OpClass           30      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntAlu      3520176     91.66%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCvt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMisc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatSqrt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAddAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAlu            2      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCvt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMisc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShift            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSqrt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAes            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAesMix            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdPredAlu            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::Matrix            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixMov            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixOP            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemRead       320084      8.33%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemWrite           78      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemRead            8      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemWrite           10      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::total      3840388                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedControl::IsControl       640012                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsDirectControl       639996                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsIndirectControl           16                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsCondControl       639969                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsUncondControl           43                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsCall           15                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsReturn           12                       # Class of control type instructions committed (Count)
system.cpu12.dcache.demandHits::cpu12.data       320122                       # number of demand (read+write) hits (Count)
system.cpu12.dcache.demandHits::total          320122                       # number of demand (read+write) hits (Count)
system.cpu12.dcache.overallHits::cpu12.data       320122                       # number of overall hits (Count)
system.cpu12.dcache.overallHits::total         320122                       # number of overall hits (Count)
system.cpu12.dcache.demandMisses::cpu12.data           44                       # number of demand (read+write) misses (Count)
system.cpu12.dcache.demandMisses::total            44                       # number of demand (read+write) misses (Count)
system.cpu12.dcache.overallMisses::cpu12.data           44                       # number of overall misses (Count)
system.cpu12.dcache.overallMisses::total           44                       # number of overall misses (Count)
system.cpu12.dcache.demandAccesses::cpu12.data       320166                       # number of demand (read+write) accesses (Count)
system.cpu12.dcache.demandAccesses::total       320166                       # number of demand (read+write) accesses (Count)
system.cpu12.dcache.overallAccesses::cpu12.data       320166                       # number of overall (read+write) accesses (Count)
system.cpu12.dcache.overallAccesses::total       320166                       # number of overall (read+write) accesses (Count)
system.cpu12.dcache.demandMissRate::cpu12.data     0.000137                       # miss rate for demand accesses (Ratio)
system.cpu12.dcache.demandMissRate::total     0.000137                       # miss rate for demand accesses (Ratio)
system.cpu12.dcache.overallMissRate::cpu12.data     0.000137                       # miss rate for overall accesses (Ratio)
system.cpu12.dcache.overallMissRate::total     0.000137                       # miss rate for overall accesses (Ratio)
system.cpu12.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu12.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu12.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu12.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu12.dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.dcache.replacements                    0                       # number of replacements (Count)
system.cpu12.dcache.LockedRMWReadReq.misses::cpu12.data            7                       # number of LockedRMWReadReq misses (Count)
system.cpu12.dcache.LockedRMWReadReq.misses::total            7                       # number of LockedRMWReadReq misses (Count)
system.cpu12.dcache.LockedRMWReadReq.accesses::cpu12.data            7                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu12.dcache.LockedRMWReadReq.accesses::total            7                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu12.dcache.LockedRMWReadReq.missRate::cpu12.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu12.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu12.dcache.LockedRMWWriteReq.hits::cpu12.data            7                       # number of LockedRMWWriteReq hits (Count)
system.cpu12.dcache.LockedRMWWriteReq.hits::total            7                       # number of LockedRMWWriteReq hits (Count)
system.cpu12.dcache.LockedRMWWriteReq.accesses::cpu12.data            7                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu12.dcache.LockedRMWWriteReq.accesses::total            7                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu12.dcache.ReadReq.hits::cpu12.data       320055                       # number of ReadReq hits (Count)
system.cpu12.dcache.ReadReq.hits::total        320055                       # number of ReadReq hits (Count)
system.cpu12.dcache.ReadReq.misses::cpu12.data           30                       # number of ReadReq misses (Count)
system.cpu12.dcache.ReadReq.misses::total           30                       # number of ReadReq misses (Count)
system.cpu12.dcache.ReadReq.accesses::cpu12.data       320085                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu12.dcache.ReadReq.accesses::total       320085                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu12.dcache.ReadReq.missRate::cpu12.data     0.000094                       # miss rate for ReadReq accesses (Ratio)
system.cpu12.dcache.ReadReq.missRate::total     0.000094                       # miss rate for ReadReq accesses (Ratio)
system.cpu12.dcache.WriteReq.hits::cpu12.data           67                       # number of WriteReq hits (Count)
system.cpu12.dcache.WriteReq.hits::total           67                       # number of WriteReq hits (Count)
system.cpu12.dcache.WriteReq.misses::cpu12.data           14                       # number of WriteReq misses (Count)
system.cpu12.dcache.WriteReq.misses::total           14                       # number of WriteReq misses (Count)
system.cpu12.dcache.WriteReq.accesses::cpu12.data           81                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu12.dcache.WriteReq.accesses::total           81                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu12.dcache.WriteReq.missRate::cpu12.data     0.172840                       # miss rate for WriteReq accesses (Ratio)
system.cpu12.dcache.WriteReq.missRate::total     0.172840                       # miss rate for WriteReq accesses (Ratio)
system.cpu12.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.dcache.tags.tagsInUse          23.035000                       # Average ticks per tags in use ((Tick/Count))
system.cpu12.dcache.tags.totalRefs             320180                       # Total number of references to valid blocks. (Count)
system.cpu12.dcache.tags.sampledRefs               48                       # Sample count of references to valid blocks. (Count)
system.cpu12.dcache.tags.avgRefs          6670.416667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu12.dcache.tags.warmupTick         206670000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu12.dcache.tags.occupancies::cpu12.data    23.035000                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu12.dcache.tags.avgOccs::cpu12.data     0.022495                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu12.dcache.tags.avgOccs::total      0.022495                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu12.dcache.tags.occupanciesTaskId::1024           26                       # Occupied blocks per task id (Count)
system.cpu12.dcache.tags.ageTaskId_1024::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu12.dcache.tags.ageTaskId_1024::3           22                       # Occupied blocks per task id, per block age (Count)
system.cpu12.dcache.tags.ratioOccsTaskId::1024     0.025391                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu12.dcache.tags.tagAccesses           640408                       # Number of tag accesses (Count)
system.cpu12.dcache.tags.dataAccesses          640408                       # Number of data accesses (Count)
system.cpu12.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu12.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu12.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu12.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu12.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu12.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu12.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu12.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu12.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu12.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu12.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu12.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu12.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu12.exec_context.thread_0.numCallsReturns           27                       # Number of times a function call or return occured (Count)
system.cpu12.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu12.exec_context.thread_0.numIdleCycles 678177.955958                       # Number of idle cycles (Cycle)
system.cpu12.exec_context.thread_0.numBusyCycles 4180235.044042                       # Number of busy cycles (Cycle)
system.cpu12.exec_context.thread_0.notIdleFraction     0.860412                       # Percentage of non-idle cycles (Ratio)
system.cpu12.exec_context.thread_0.idleFraction     0.139588                       # Percentage of idle cycles (Ratio)
system.cpu12.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu12.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu12.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu12.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu12.executeStats0.numStoreInsts       320180                       # Number of stores executed (Count)
system.cpu12.executeStats0.instRate                 0                       # Inst execution rate ((Count/Cycle))
system.cpu12.executeStats0.numFpAluAccesses           20                       # Number of float alu accesses (Count)
system.cpu12.executeStats0.numFpRegReads           14                       # Number of times the floating registers were read (Count)
system.cpu12.executeStats0.numFpRegWrites           10                       # Number of times the floating registers were written (Count)
system.cpu12.executeStats0.numIntAluAccesses      3520375                       # Number of integer alu accesses (Count)
system.cpu12.executeStats0.numIntRegReads      3520392                       # Number of times the integer registers were read (Count)
system.cpu12.executeStats0.numIntRegWrites      2240300                       # Number of times the integer registers were written (Count)
system.cpu12.executeStats0.numMemRefs          320180                       # Number of memory refs (Count)
system.cpu12.executeStats0.numMiscRegReads      1600209                       # Number of times the Misc registers were read (Count)
system.cpu12.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu12.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu12.fetchStats0.numInsts             2240194                       # Number of instructions fetched (thread level) (Count)
system.cpu12.fetchStats0.numOps               3840388                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu12.fetchStats0.fetchRate           0.461096                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu12.fetchStats0.numBranches           640012                       # Number of branches fetched (Count)
system.cpu12.fetchStats0.branchRate          0.131733                       # Number of branch fetches per cycle (Ratio)
system.cpu12.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu12.icache.demandHits::cpu12.inst      2580000                       # number of demand (read+write) hits (Count)
system.cpu12.icache.demandHits::total         2580000                       # number of demand (read+write) hits (Count)
system.cpu12.icache.overallHits::cpu12.inst      2580000                       # number of overall hits (Count)
system.cpu12.icache.overallHits::total        2580000                       # number of overall hits (Count)
system.cpu12.icache.demandMisses::cpu12.inst           44                       # number of demand (read+write) misses (Count)
system.cpu12.icache.demandMisses::total            44                       # number of demand (read+write) misses (Count)
system.cpu12.icache.overallMisses::cpu12.inst           44                       # number of overall misses (Count)
system.cpu12.icache.overallMisses::total           44                       # number of overall misses (Count)
system.cpu12.icache.demandAccesses::cpu12.inst      2580044                       # number of demand (read+write) accesses (Count)
system.cpu12.icache.demandAccesses::total      2580044                       # number of demand (read+write) accesses (Count)
system.cpu12.icache.overallAccesses::cpu12.inst      2580044                       # number of overall (read+write) accesses (Count)
system.cpu12.icache.overallAccesses::total      2580044                       # number of overall (read+write) accesses (Count)
system.cpu12.icache.demandMissRate::cpu12.inst     0.000017                       # miss rate for demand accesses (Ratio)
system.cpu12.icache.demandMissRate::total     0.000017                       # miss rate for demand accesses (Ratio)
system.cpu12.icache.overallMissRate::cpu12.inst     0.000017                       # miss rate for overall accesses (Ratio)
system.cpu12.icache.overallMissRate::total     0.000017                       # miss rate for overall accesses (Ratio)
system.cpu12.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu12.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu12.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu12.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu12.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.icache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu12.icache.writebacks::total               1                       # number of writebacks (Count)
system.cpu12.icache.replacements                    1                       # number of replacements (Count)
system.cpu12.icache.ReadReq.hits::cpu12.inst      2580000                       # number of ReadReq hits (Count)
system.cpu12.icache.ReadReq.hits::total       2580000                       # number of ReadReq hits (Count)
system.cpu12.icache.ReadReq.misses::cpu12.inst           44                       # number of ReadReq misses (Count)
system.cpu12.icache.ReadReq.misses::total           44                       # number of ReadReq misses (Count)
system.cpu12.icache.ReadReq.accesses::cpu12.inst      2580044                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu12.icache.ReadReq.accesses::total      2580044                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu12.icache.ReadReq.missRate::cpu12.inst     0.000017                       # miss rate for ReadReq accesses (Ratio)
system.cpu12.icache.ReadReq.missRate::total     0.000017                       # miss rate for ReadReq accesses (Ratio)
system.cpu12.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.icache.tags.tagsInUse          38.440699                       # Average ticks per tags in use ((Tick/Count))
system.cpu12.icache.tags.totalRefs            2580044                       # Total number of references to valid blocks. (Count)
system.cpu12.icache.tags.sampledRefs               44                       # Sample count of references to valid blocks. (Count)
system.cpu12.icache.tags.avgRefs         58637.363636                       # Average number of references to valid blocks. ((Count/Count))
system.cpu12.icache.tags.warmupTick         206663500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu12.icache.tags.occupancies::cpu12.inst    38.440699                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu12.icache.tags.avgOccs::cpu12.inst     0.150159                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu12.icache.tags.avgOccs::total      0.150159                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu12.icache.tags.occupanciesTaskId::1024           43                       # Occupied blocks per task id (Count)
system.cpu12.icache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu12.icache.tags.ageTaskId_1024::3           42                       # Occupied blocks per task id, per block age (Count)
system.cpu12.icache.tags.ratioOccsTaskId::1024     0.167969                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu12.icache.tags.tagAccesses          5160132                       # Number of tag accesses (Count)
system.cpu12.icache.tags.dataAccesses         5160132                       # Number of data accesses (Count)
system.cpu12.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu12.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu12.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu12.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu12.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu12.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu12.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu12.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu12.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu12.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu12.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu12.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu12.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu12.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.mmu.dtb.rdAccesses                320092                       # TLB accesses on read requests (Count)
system.cpu12.mmu.dtb.wrAccesses                    88                       # TLB accesses on write requests (Count)
system.cpu12.mmu.dtb.rdMisses                      13                       # TLB misses on read requests (Count)
system.cpu12.mmu.dtb.wrMisses                       2                       # TLB misses on write requests (Count)
system.cpu12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.itb.wrAccesses               2580044                       # TLB accesses on write requests (Count)
system.cpu12.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.itb.wrMisses                      21                       # TLB misses on write requests (Count)
system.cpu12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.numTransitions             2                       # Number of power state transitions (Count)
system.cpu12.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::mean    132424500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::min_value    132424500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::max_value    132424500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::ON   2296775000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::CLK_GATED    132424500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu12.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu12.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu13.numCycles                        4858413                       # Number of cpu cycles simulated (Cycle)
system.cpu13.cpi                             2.169920                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu13.ipc                             0.460847                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu13.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu13.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu13.commitStats0.numInsts            2238983                       # Number of instructions committed (thread level) (Count)
system.cpu13.commitStats0.numOps              3838312                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu13.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu13.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu13.commitStats0.cpi                2.169920                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu13.commitStats0.ipc                0.460847                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu13.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu13.commitStats0.numFpInsts               20                       # Number of float instructions (Count)
system.cpu13.commitStats0.numIntInsts         3518472                       # Number of integer instructions (Count)
system.cpu13.commitStats0.numLoadInsts         319919                       # Number of load instructions (Count)
system.cpu13.commitStats0.numStoreInsts            88                       # Number of store instructions (Count)
system.cpu13.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu13.commitStats0.committedInstType::No_OpClass           30      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntAlu      3518273     91.66%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCvt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMisc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatSqrt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAddAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAlu            2      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCvt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMisc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShift            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSqrt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAes            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAesMix            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdPredAlu            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::Matrix            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixMov            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixOP            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemRead       319911      8.33%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemWrite           78      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemRead            8      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemWrite           10      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::total      3838312                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedControl::IsControl       639666                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsDirectControl       639650                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsIndirectControl           16                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsCondControl       639623                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsUncondControl           43                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsCall           15                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsReturn           12                       # Class of control type instructions committed (Count)
system.cpu13.dcache.demandHits::cpu13.data       319949                       # number of demand (read+write) hits (Count)
system.cpu13.dcache.demandHits::total          319949                       # number of demand (read+write) hits (Count)
system.cpu13.dcache.overallHits::cpu13.data       319949                       # number of overall hits (Count)
system.cpu13.dcache.overallHits::total         319949                       # number of overall hits (Count)
system.cpu13.dcache.demandMisses::cpu13.data           44                       # number of demand (read+write) misses (Count)
system.cpu13.dcache.demandMisses::total            44                       # number of demand (read+write) misses (Count)
system.cpu13.dcache.overallMisses::cpu13.data           44                       # number of overall misses (Count)
system.cpu13.dcache.overallMisses::total           44                       # number of overall misses (Count)
system.cpu13.dcache.demandAccesses::cpu13.data       319993                       # number of demand (read+write) accesses (Count)
system.cpu13.dcache.demandAccesses::total       319993                       # number of demand (read+write) accesses (Count)
system.cpu13.dcache.overallAccesses::cpu13.data       319993                       # number of overall (read+write) accesses (Count)
system.cpu13.dcache.overallAccesses::total       319993                       # number of overall (read+write) accesses (Count)
system.cpu13.dcache.demandMissRate::cpu13.data     0.000138                       # miss rate for demand accesses (Ratio)
system.cpu13.dcache.demandMissRate::total     0.000138                       # miss rate for demand accesses (Ratio)
system.cpu13.dcache.overallMissRate::cpu13.data     0.000138                       # miss rate for overall accesses (Ratio)
system.cpu13.dcache.overallMissRate::total     0.000138                       # miss rate for overall accesses (Ratio)
system.cpu13.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu13.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu13.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu13.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu13.dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.dcache.replacements                    0                       # number of replacements (Count)
system.cpu13.dcache.LockedRMWReadReq.misses::cpu13.data            7                       # number of LockedRMWReadReq misses (Count)
system.cpu13.dcache.LockedRMWReadReq.misses::total            7                       # number of LockedRMWReadReq misses (Count)
system.cpu13.dcache.LockedRMWReadReq.accesses::cpu13.data            7                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu13.dcache.LockedRMWReadReq.accesses::total            7                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu13.dcache.LockedRMWReadReq.missRate::cpu13.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu13.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu13.dcache.LockedRMWWriteReq.hits::cpu13.data            7                       # number of LockedRMWWriteReq hits (Count)
system.cpu13.dcache.LockedRMWWriteReq.hits::total            7                       # number of LockedRMWWriteReq hits (Count)
system.cpu13.dcache.LockedRMWWriteReq.accesses::cpu13.data            7                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu13.dcache.LockedRMWWriteReq.accesses::total            7                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu13.dcache.ReadReq.hits::cpu13.data       319882                       # number of ReadReq hits (Count)
system.cpu13.dcache.ReadReq.hits::total        319882                       # number of ReadReq hits (Count)
system.cpu13.dcache.ReadReq.misses::cpu13.data           30                       # number of ReadReq misses (Count)
system.cpu13.dcache.ReadReq.misses::total           30                       # number of ReadReq misses (Count)
system.cpu13.dcache.ReadReq.accesses::cpu13.data       319912                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu13.dcache.ReadReq.accesses::total       319912                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu13.dcache.ReadReq.missRate::cpu13.data     0.000094                       # miss rate for ReadReq accesses (Ratio)
system.cpu13.dcache.ReadReq.missRate::total     0.000094                       # miss rate for ReadReq accesses (Ratio)
system.cpu13.dcache.WriteReq.hits::cpu13.data           67                       # number of WriteReq hits (Count)
system.cpu13.dcache.WriteReq.hits::total           67                       # number of WriteReq hits (Count)
system.cpu13.dcache.WriteReq.misses::cpu13.data           14                       # number of WriteReq misses (Count)
system.cpu13.dcache.WriteReq.misses::total           14                       # number of WriteReq misses (Count)
system.cpu13.dcache.WriteReq.accesses::cpu13.data           81                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu13.dcache.WriteReq.accesses::total           81                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu13.dcache.WriteReq.missRate::cpu13.data     0.172840                       # miss rate for WriteReq accesses (Ratio)
system.cpu13.dcache.WriteReq.missRate::total     0.172840                       # miss rate for WriteReq accesses (Ratio)
system.cpu13.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.dcache.tags.tagsInUse          22.971332                       # Average ticks per tags in use ((Tick/Count))
system.cpu13.dcache.tags.totalRefs             320007                       # Total number of references to valid blocks. (Count)
system.cpu13.dcache.tags.sampledRefs               48                       # Sample count of references to valid blocks. (Count)
system.cpu13.dcache.tags.avgRefs          6666.812500                       # Average number of references to valid blocks. ((Count/Count))
system.cpu13.dcache.tags.warmupTick         207884500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu13.dcache.tags.occupancies::cpu13.data    22.971332                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu13.dcache.tags.avgOccs::cpu13.data     0.022433                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu13.dcache.tags.avgOccs::total      0.022433                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu13.dcache.tags.occupanciesTaskId::1024           25                       # Occupied blocks per task id (Count)
system.cpu13.dcache.tags.ageTaskId_1024::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu13.dcache.tags.ageTaskId_1024::3           21                       # Occupied blocks per task id, per block age (Count)
system.cpu13.dcache.tags.ratioOccsTaskId::1024     0.024414                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu13.dcache.tags.tagAccesses           640062                       # Number of tag accesses (Count)
system.cpu13.dcache.tags.dataAccesses          640062                       # Number of data accesses (Count)
system.cpu13.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu13.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu13.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu13.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu13.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu13.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu13.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu13.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu13.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu13.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu13.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu13.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu13.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu13.exec_context.thread_0.numCallsReturns           27                       # Number of times a function call or return occured (Count)
system.cpu13.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu13.exec_context.thread_0.numIdleCycles 680600.962939                       # Number of idle cycles (Cycle)
system.cpu13.exec_context.thread_0.numBusyCycles 4177812.037061                       # Number of busy cycles (Cycle)
system.cpu13.exec_context.thread_0.notIdleFraction     0.859913                       # Percentage of non-idle cycles (Ratio)
system.cpu13.exec_context.thread_0.idleFraction     0.140087                       # Percentage of idle cycles (Ratio)
system.cpu13.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu13.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu13.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu13.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu13.executeStats0.numStoreInsts       320007                       # Number of stores executed (Count)
system.cpu13.executeStats0.instRate                 0                       # Inst execution rate ((Count/Cycle))
system.cpu13.executeStats0.numFpAluAccesses           20                       # Number of float alu accesses (Count)
system.cpu13.executeStats0.numFpRegReads           14                       # Number of times the floating registers were read (Count)
system.cpu13.executeStats0.numFpRegWrites           10                       # Number of times the floating registers were written (Count)
system.cpu13.executeStats0.numIntAluAccesses      3518472                       # Number of integer alu accesses (Count)
system.cpu13.executeStats0.numIntRegReads      3518489                       # Number of times the integer registers were read (Count)
system.cpu13.executeStats0.numIntRegWrites      2239089                       # Number of times the integer registers were written (Count)
system.cpu13.executeStats0.numMemRefs          320007                       # Number of memory refs (Count)
system.cpu13.executeStats0.numMiscRegReads      1599344                       # Number of times the Misc registers were read (Count)
system.cpu13.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu13.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu13.fetchStats0.numInsts             2238983                       # Number of instructions fetched (thread level) (Count)
system.cpu13.fetchStats0.numOps               3838312                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu13.fetchStats0.fetchRate           0.460847                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu13.fetchStats0.numBranches           639666                       # Number of branches fetched (Count)
system.cpu13.fetchStats0.branchRate          0.131662                       # Number of branch fetches per cycle (Ratio)
system.cpu13.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu13.icache.demandHits::cpu13.inst      2578442                       # number of demand (read+write) hits (Count)
system.cpu13.icache.demandHits::total         2578442                       # number of demand (read+write) hits (Count)
system.cpu13.icache.overallHits::cpu13.inst      2578442                       # number of overall hits (Count)
system.cpu13.icache.overallHits::total        2578442                       # number of overall hits (Count)
system.cpu13.icache.demandMisses::cpu13.inst           44                       # number of demand (read+write) misses (Count)
system.cpu13.icache.demandMisses::total            44                       # number of demand (read+write) misses (Count)
system.cpu13.icache.overallMisses::cpu13.inst           44                       # number of overall misses (Count)
system.cpu13.icache.overallMisses::total           44                       # number of overall misses (Count)
system.cpu13.icache.demandAccesses::cpu13.inst      2578486                       # number of demand (read+write) accesses (Count)
system.cpu13.icache.demandAccesses::total      2578486                       # number of demand (read+write) accesses (Count)
system.cpu13.icache.overallAccesses::cpu13.inst      2578486                       # number of overall (read+write) accesses (Count)
system.cpu13.icache.overallAccesses::total      2578486                       # number of overall (read+write) accesses (Count)
system.cpu13.icache.demandMissRate::cpu13.inst     0.000017                       # miss rate for demand accesses (Ratio)
system.cpu13.icache.demandMissRate::total     0.000017                       # miss rate for demand accesses (Ratio)
system.cpu13.icache.overallMissRate::cpu13.inst     0.000017                       # miss rate for overall accesses (Ratio)
system.cpu13.icache.overallMissRate::total     0.000017                       # miss rate for overall accesses (Ratio)
system.cpu13.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu13.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu13.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu13.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu13.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.icache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu13.icache.writebacks::total               1                       # number of writebacks (Count)
system.cpu13.icache.replacements                    1                       # number of replacements (Count)
system.cpu13.icache.ReadReq.hits::cpu13.inst      2578442                       # number of ReadReq hits (Count)
system.cpu13.icache.ReadReq.hits::total       2578442                       # number of ReadReq hits (Count)
system.cpu13.icache.ReadReq.misses::cpu13.inst           44                       # number of ReadReq misses (Count)
system.cpu13.icache.ReadReq.misses::total           44                       # number of ReadReq misses (Count)
system.cpu13.icache.ReadReq.accesses::cpu13.inst      2578486                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu13.icache.ReadReq.accesses::total      2578486                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu13.icache.ReadReq.missRate::cpu13.inst     0.000017                       # miss rate for ReadReq accesses (Ratio)
system.cpu13.icache.ReadReq.missRate::total     0.000017                       # miss rate for ReadReq accesses (Ratio)
system.cpu13.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.icache.tags.tagsInUse          38.428702                       # Average ticks per tags in use ((Tick/Count))
system.cpu13.icache.tags.totalRefs            2578486                       # Total number of references to valid blocks. (Count)
system.cpu13.icache.tags.sampledRefs               44                       # Sample count of references to valid blocks. (Count)
system.cpu13.icache.tags.avgRefs         58601.954545                       # Average number of references to valid blocks. ((Count/Count))
system.cpu13.icache.tags.warmupTick         207878000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu13.icache.tags.occupancies::cpu13.inst    38.428702                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu13.icache.tags.avgOccs::cpu13.inst     0.150112                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu13.icache.tags.avgOccs::total      0.150112                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu13.icache.tags.occupanciesTaskId::1024           43                       # Occupied blocks per task id (Count)
system.cpu13.icache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu13.icache.tags.ageTaskId_1024::3           42                       # Occupied blocks per task id, per block age (Count)
system.cpu13.icache.tags.ratioOccsTaskId::1024     0.167969                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu13.icache.tags.tagAccesses          5157016                       # Number of tag accesses (Count)
system.cpu13.icache.tags.dataAccesses         5157016                       # Number of data accesses (Count)
system.cpu13.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu13.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu13.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu13.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu13.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu13.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu13.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu13.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu13.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu13.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu13.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu13.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu13.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu13.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.mmu.dtb.rdAccesses                319919                       # TLB accesses on read requests (Count)
system.cpu13.mmu.dtb.wrAccesses                    88                       # TLB accesses on write requests (Count)
system.cpu13.mmu.dtb.rdMisses                      13                       # TLB misses on read requests (Count)
system.cpu13.mmu.dtb.wrMisses                       2                       # TLB misses on write requests (Count)
system.cpu13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.itb.wrAccesses               2578486                       # TLB accesses on write requests (Count)
system.cpu13.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.itb.wrMisses                      21                       # TLB misses on write requests (Count)
system.cpu13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.numTransitions             2                       # Number of power state transitions (Count)
system.cpu13.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::mean    132421500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::min_value    132421500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::max_value    132421500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::ON   2296778000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::CLK_GATED    132421500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu13.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu13.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu14.numCycles                        4858413                       # Number of cpu cycles simulated (Cycle)
system.cpu14.cpi                             2.171101                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu14.ipc                             0.460596                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu14.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu14.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu14.commitStats0.numInsts            2237765                       # Number of instructions committed (thread level) (Count)
system.cpu14.commitStats0.numOps              3836224                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu14.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu14.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu14.commitStats0.cpi                2.171101                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu14.commitStats0.ipc                0.460596                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu14.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu14.commitStats0.numFpInsts               20                       # Number of float instructions (Count)
system.cpu14.commitStats0.numIntInsts         3516558                       # Number of integer instructions (Count)
system.cpu14.commitStats0.numLoadInsts         319745                       # Number of load instructions (Count)
system.cpu14.commitStats0.numStoreInsts            88                       # Number of store instructions (Count)
system.cpu14.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu14.commitStats0.committedInstType::No_OpClass           30      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntAlu      3516359     91.66%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCvt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMisc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatSqrt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAddAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAlu            2      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCvt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMisc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShift            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSqrt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAes            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAesMix            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdPredAlu            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::Matrix            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixMov            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixOP            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemRead       319737      8.33%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemWrite           78      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemRead            8      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemWrite           10      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::total      3836224                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedControl::IsControl       639318                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsDirectControl       639302                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsIndirectControl           16                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsCondControl       639275                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsUncondControl           43                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsCall           15                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsReturn           12                       # Class of control type instructions committed (Count)
system.cpu14.dcache.demandHits::cpu14.data       319774                       # number of demand (read+write) hits (Count)
system.cpu14.dcache.demandHits::total          319774                       # number of demand (read+write) hits (Count)
system.cpu14.dcache.overallHits::cpu14.data       319774                       # number of overall hits (Count)
system.cpu14.dcache.overallHits::total         319774                       # number of overall hits (Count)
system.cpu14.dcache.demandMisses::cpu14.data           45                       # number of demand (read+write) misses (Count)
system.cpu14.dcache.demandMisses::total            45                       # number of demand (read+write) misses (Count)
system.cpu14.dcache.overallMisses::cpu14.data           45                       # number of overall misses (Count)
system.cpu14.dcache.overallMisses::total           45                       # number of overall misses (Count)
system.cpu14.dcache.demandAccesses::cpu14.data       319819                       # number of demand (read+write) accesses (Count)
system.cpu14.dcache.demandAccesses::total       319819                       # number of demand (read+write) accesses (Count)
system.cpu14.dcache.overallAccesses::cpu14.data       319819                       # number of overall (read+write) accesses (Count)
system.cpu14.dcache.overallAccesses::total       319819                       # number of overall (read+write) accesses (Count)
system.cpu14.dcache.demandMissRate::cpu14.data     0.000141                       # miss rate for demand accesses (Ratio)
system.cpu14.dcache.demandMissRate::total     0.000141                       # miss rate for demand accesses (Ratio)
system.cpu14.dcache.overallMissRate::cpu14.data     0.000141                       # miss rate for overall accesses (Ratio)
system.cpu14.dcache.overallMissRate::total     0.000141                       # miss rate for overall accesses (Ratio)
system.cpu14.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu14.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu14.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu14.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu14.dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.dcache.replacements                    0                       # number of replacements (Count)
system.cpu14.dcache.LockedRMWReadReq.misses::cpu14.data            7                       # number of LockedRMWReadReq misses (Count)
system.cpu14.dcache.LockedRMWReadReq.misses::total            7                       # number of LockedRMWReadReq misses (Count)
system.cpu14.dcache.LockedRMWReadReq.accesses::cpu14.data            7                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu14.dcache.LockedRMWReadReq.accesses::total            7                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu14.dcache.LockedRMWReadReq.missRate::cpu14.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu14.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu14.dcache.LockedRMWWriteReq.hits::cpu14.data            7                       # number of LockedRMWWriteReq hits (Count)
system.cpu14.dcache.LockedRMWWriteReq.hits::total            7                       # number of LockedRMWWriteReq hits (Count)
system.cpu14.dcache.LockedRMWWriteReq.accesses::cpu14.data            7                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu14.dcache.LockedRMWWriteReq.accesses::total            7                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu14.dcache.ReadReq.hits::cpu14.data       319707                       # number of ReadReq hits (Count)
system.cpu14.dcache.ReadReq.hits::total        319707                       # number of ReadReq hits (Count)
system.cpu14.dcache.ReadReq.misses::cpu14.data           31                       # number of ReadReq misses (Count)
system.cpu14.dcache.ReadReq.misses::total           31                       # number of ReadReq misses (Count)
system.cpu14.dcache.ReadReq.accesses::cpu14.data       319738                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu14.dcache.ReadReq.accesses::total       319738                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu14.dcache.ReadReq.missRate::cpu14.data     0.000097                       # miss rate for ReadReq accesses (Ratio)
system.cpu14.dcache.ReadReq.missRate::total     0.000097                       # miss rate for ReadReq accesses (Ratio)
system.cpu14.dcache.WriteReq.hits::cpu14.data           67                       # number of WriteReq hits (Count)
system.cpu14.dcache.WriteReq.hits::total           67                       # number of WriteReq hits (Count)
system.cpu14.dcache.WriteReq.misses::cpu14.data           14                       # number of WriteReq misses (Count)
system.cpu14.dcache.WriteReq.misses::total           14                       # number of WriteReq misses (Count)
system.cpu14.dcache.WriteReq.accesses::cpu14.data           81                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu14.dcache.WriteReq.accesses::total           81                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu14.dcache.WriteReq.missRate::cpu14.data     0.172840                       # miss rate for WriteReq accesses (Ratio)
system.cpu14.dcache.WriteReq.missRate::total     0.172840                       # miss rate for WriteReq accesses (Ratio)
system.cpu14.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.dcache.tags.tagsInUse          22.959098                       # Average ticks per tags in use ((Tick/Count))
system.cpu14.dcache.tags.totalRefs             319833                       # Total number of references to valid blocks. (Count)
system.cpu14.dcache.tags.sampledRefs               49                       # Sample count of references to valid blocks. (Count)
system.cpu14.dcache.tags.avgRefs          6527.204082                       # Average number of references to valid blocks. ((Count/Count))
system.cpu14.dcache.tags.warmupTick         209099000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu14.dcache.tags.occupancies::cpu14.data    22.959098                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu14.dcache.tags.avgOccs::cpu14.data     0.022421                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu14.dcache.tags.avgOccs::total      0.022421                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu14.dcache.tags.occupanciesTaskId::1024           25                       # Occupied blocks per task id (Count)
system.cpu14.dcache.tags.ageTaskId_1024::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu14.dcache.tags.ageTaskId_1024::3           21                       # Occupied blocks per task id, per block age (Count)
system.cpu14.dcache.tags.ratioOccsTaskId::1024     0.024414                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu14.dcache.tags.tagAccesses           639715                       # Number of tag accesses (Count)
system.cpu14.dcache.tags.dataAccesses          639715                       # Number of data accesses (Count)
system.cpu14.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu14.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu14.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu14.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu14.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu14.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu14.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu14.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu14.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu14.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu14.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu14.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu14.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu14.exec_context.thread_0.numCallsReturns           27                       # Number of times a function call or return occured (Count)
system.cpu14.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu14.exec_context.thread_0.numIdleCycles 683035.969955                       # Number of idle cycles (Cycle)
system.cpu14.exec_context.thread_0.numBusyCycles 4175377.030045                       # Number of busy cycles (Cycle)
system.cpu14.exec_context.thread_0.notIdleFraction     0.859412                       # Percentage of non-idle cycles (Ratio)
system.cpu14.exec_context.thread_0.idleFraction     0.140588                       # Percentage of idle cycles (Ratio)
system.cpu14.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu14.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu14.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu14.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu14.executeStats0.numStoreInsts       319833                       # Number of stores executed (Count)
system.cpu14.executeStats0.instRate                 0                       # Inst execution rate ((Count/Cycle))
system.cpu14.executeStats0.numFpAluAccesses           20                       # Number of float alu accesses (Count)
system.cpu14.executeStats0.numFpRegReads           14                       # Number of times the floating registers were read (Count)
system.cpu14.executeStats0.numFpRegWrites           10                       # Number of times the floating registers were written (Count)
system.cpu14.executeStats0.numIntAluAccesses      3516558                       # Number of integer alu accesses (Count)
system.cpu14.executeStats0.numIntRegReads      3516575                       # Number of times the integer registers were read (Count)
system.cpu14.executeStats0.numIntRegWrites      2237871                       # Number of times the integer registers were written (Count)
system.cpu14.executeStats0.numMemRefs          319833                       # Number of memory refs (Count)
system.cpu14.executeStats0.numMiscRegReads      1598474                       # Number of times the Misc registers were read (Count)
system.cpu14.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu14.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu14.fetchStats0.numInsts             2237765                       # Number of instructions fetched (thread level) (Count)
system.cpu14.fetchStats0.numOps               3836224                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu14.fetchStats0.fetchRate           0.460596                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu14.fetchStats0.numBranches           639318                       # Number of branches fetched (Count)
system.cpu14.fetchStats0.branchRate          0.131590                       # Number of branch fetches per cycle (Ratio)
system.cpu14.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu14.icache.demandHits::cpu14.inst      2576877                       # number of demand (read+write) hits (Count)
system.cpu14.icache.demandHits::total         2576877                       # number of demand (read+write) hits (Count)
system.cpu14.icache.overallHits::cpu14.inst      2576877                       # number of overall hits (Count)
system.cpu14.icache.overallHits::total        2576877                       # number of overall hits (Count)
system.cpu14.icache.demandMisses::cpu14.inst           44                       # number of demand (read+write) misses (Count)
system.cpu14.icache.demandMisses::total            44                       # number of demand (read+write) misses (Count)
system.cpu14.icache.overallMisses::cpu14.inst           44                       # number of overall misses (Count)
system.cpu14.icache.overallMisses::total           44                       # number of overall misses (Count)
system.cpu14.icache.demandAccesses::cpu14.inst      2576921                       # number of demand (read+write) accesses (Count)
system.cpu14.icache.demandAccesses::total      2576921                       # number of demand (read+write) accesses (Count)
system.cpu14.icache.overallAccesses::cpu14.inst      2576921                       # number of overall (read+write) accesses (Count)
system.cpu14.icache.overallAccesses::total      2576921                       # number of overall (read+write) accesses (Count)
system.cpu14.icache.demandMissRate::cpu14.inst     0.000017                       # miss rate for demand accesses (Ratio)
system.cpu14.icache.demandMissRate::total     0.000017                       # miss rate for demand accesses (Ratio)
system.cpu14.icache.overallMissRate::cpu14.inst     0.000017                       # miss rate for overall accesses (Ratio)
system.cpu14.icache.overallMissRate::total     0.000017                       # miss rate for overall accesses (Ratio)
system.cpu14.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu14.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu14.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu14.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu14.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.icache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu14.icache.writebacks::total               1                       # number of writebacks (Count)
system.cpu14.icache.replacements                    1                       # number of replacements (Count)
system.cpu14.icache.ReadReq.hits::cpu14.inst      2576877                       # number of ReadReq hits (Count)
system.cpu14.icache.ReadReq.hits::total       2576877                       # number of ReadReq hits (Count)
system.cpu14.icache.ReadReq.misses::cpu14.inst           44                       # number of ReadReq misses (Count)
system.cpu14.icache.ReadReq.misses::total           44                       # number of ReadReq misses (Count)
system.cpu14.icache.ReadReq.accesses::cpu14.inst      2576921                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu14.icache.ReadReq.accesses::total      2576921                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu14.icache.ReadReq.missRate::cpu14.inst     0.000017                       # miss rate for ReadReq accesses (Ratio)
system.cpu14.icache.ReadReq.missRate::total     0.000017                       # miss rate for ReadReq accesses (Ratio)
system.cpu14.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.icache.tags.tagsInUse          38.416701                       # Average ticks per tags in use ((Tick/Count))
system.cpu14.icache.tags.totalRefs            2576921                       # Total number of references to valid blocks. (Count)
system.cpu14.icache.tags.sampledRefs               44                       # Sample count of references to valid blocks. (Count)
system.cpu14.icache.tags.avgRefs         58566.386364                       # Average number of references to valid blocks. ((Count/Count))
system.cpu14.icache.tags.warmupTick         209092500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu14.icache.tags.occupancies::cpu14.inst    38.416701                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu14.icache.tags.avgOccs::cpu14.inst     0.150065                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu14.icache.tags.avgOccs::total      0.150065                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu14.icache.tags.occupanciesTaskId::1024           43                       # Occupied blocks per task id (Count)
system.cpu14.icache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu14.icache.tags.ageTaskId_1024::3           42                       # Occupied blocks per task id, per block age (Count)
system.cpu14.icache.tags.ratioOccsTaskId::1024     0.167969                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu14.icache.tags.tagAccesses          5153886                       # Number of tag accesses (Count)
system.cpu14.icache.tags.dataAccesses         5153886                       # Number of data accesses (Count)
system.cpu14.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu14.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu14.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu14.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu14.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu14.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu14.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu14.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu14.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu14.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu14.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu14.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu14.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu14.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.mmu.dtb.rdAccesses                319745                       # TLB accesses on read requests (Count)
system.cpu14.mmu.dtb.wrAccesses                    88                       # TLB accesses on write requests (Count)
system.cpu14.mmu.dtb.rdMisses                      13                       # TLB misses on read requests (Count)
system.cpu14.mmu.dtb.wrMisses                       2                       # TLB misses on write requests (Count)
system.cpu14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.itb.wrAccesses               2576921                       # TLB accesses on write requests (Count)
system.cpu14.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.itb.wrMisses                      21                       # TLB misses on write requests (Count)
system.cpu14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.numTransitions             2                       # Number of power state transitions (Count)
system.cpu14.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::mean    132424500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::min_value    132424500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::max_value    132424500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::ON   2296775000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::CLK_GATED    132424500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu14.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu14.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu15.numCycles                        4868469                       # Number of cpu cycles simulated (Cycle)
system.cpu15.cpi                             2.240705                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu15.ipc                             0.446288                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu15.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu15.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu15.commitStats0.numInsts            2172740                       # Number of instructions committed (thread level) (Count)
system.cpu15.commitStats0.numOps              3797596                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu15.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu15.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu15.commitStats0.cpi                2.240705                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu15.commitStats0.ipc                0.446288                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu15.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu15.commitStats0.numFpInsts            25396                       # Number of float instructions (Count)
system.cpu15.commitStats0.numIntInsts         3640237                       # Number of integer instructions (Count)
system.cpu15.commitStats0.numLoadInsts         676405                       # Number of load instructions (Count)
system.cpu15.commitStats0.numStoreInsts        494033                       # Number of store instructions (Count)
system.cpu15.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu15.commitStats0.committedInstType::No_OpClass        95550      2.52%      2.52% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntAlu      2528779     66.59%     69.11% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntMult            0      0.00%     69.11% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntDiv            0      0.00%     69.11% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatAdd         1247      0.03%     69.14% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCmp            0      0.00%     69.14% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCvt            0      0.00%     69.14% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMult            0      0.00%     69.14% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMultAcc            0      0.00%     69.14% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatDiv            0      0.00%     69.14% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMisc            0      0.00%     69.14% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatSqrt            0      0.00%     69.14% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAdd            0      0.00%     69.14% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAddAcc            0      0.00%     69.14% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAlu          240      0.01%     69.14% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCmp            0      0.00%     69.14% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCvt            0      0.00%     69.14% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMisc         1342      0.04%     69.18% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMult            0      0.00%     69.18% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMultAcc            0      0.00%     69.18% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     69.18% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShift            0      0.00%     69.18% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     69.18% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdDiv            0      0.00%     69.18% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSqrt            0      0.00%     69.18% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     69.18% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     69.18% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     69.18% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     69.18% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     69.18% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     69.18% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMult            0      0.00%     69.18% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     69.18% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     69.18% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     69.18% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     69.18% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     69.18% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     69.18% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     69.18% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     69.18% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAes            0      0.00%     69.18% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAesMix            0      0.00%     69.18% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     69.18% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     69.18% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     69.18% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     69.18% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     69.18% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     69.18% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdPredAlu            0      0.00%     69.18% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::Matrix            0      0.00%     69.18% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixMov            0      0.00%     69.18% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixOP            0      0.00%     69.18% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemRead       666224     17.54%     86.72% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemWrite       482926     12.72%     99.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemRead        10181      0.27%     99.71% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemWrite        11107      0.29%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::total      3797596                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedControl::IsControl       358196                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsDirectControl       265527                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsIndirectControl        92669                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsCondControl       154283                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsUncondControl       203913                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsCall        92169                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsReturn        92166                       # Class of control type instructions committed (Count)
system.cpu15.dcache.demandHits::cpu15.data      1159930                       # number of demand (read+write) hits (Count)
system.cpu15.dcache.demandHits::total         1159930                       # number of demand (read+write) hits (Count)
system.cpu15.dcache.overallHits::cpu15.data      1159930                       # number of overall hits (Count)
system.cpu15.dcache.overallHits::total        1159930                       # number of overall hits (Count)
system.cpu15.dcache.demandMisses::cpu15.data          434                       # number of demand (read+write) misses (Count)
system.cpu15.dcache.demandMisses::total           434                       # number of demand (read+write) misses (Count)
system.cpu15.dcache.overallMisses::cpu15.data          434                       # number of overall misses (Count)
system.cpu15.dcache.overallMisses::total          434                       # number of overall misses (Count)
system.cpu15.dcache.demandAccesses::cpu15.data      1160364                       # number of demand (read+write) accesses (Count)
system.cpu15.dcache.demandAccesses::total      1160364                       # number of demand (read+write) accesses (Count)
system.cpu15.dcache.overallAccesses::cpu15.data      1160364                       # number of overall (read+write) accesses (Count)
system.cpu15.dcache.overallAccesses::total      1160364                       # number of overall (read+write) accesses (Count)
system.cpu15.dcache.demandMissRate::cpu15.data     0.000374                       # miss rate for demand accesses (Ratio)
system.cpu15.dcache.demandMissRate::total     0.000374                       # miss rate for demand accesses (Ratio)
system.cpu15.dcache.overallMissRate::cpu15.data     0.000374                       # miss rate for overall accesses (Ratio)
system.cpu15.dcache.overallMissRate::total     0.000374                       # miss rate for overall accesses (Ratio)
system.cpu15.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu15.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu15.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu15.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu15.dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.dcache.writebacks::writebacks           14                       # number of writebacks (Count)
system.cpu15.dcache.writebacks::total              14                       # number of writebacks (Count)
system.cpu15.dcache.replacements                   20                       # number of replacements (Count)
system.cpu15.dcache.LockedRMWReadReq.hits::cpu15.data         4536                       # number of LockedRMWReadReq hits (Count)
system.cpu15.dcache.LockedRMWReadReq.hits::total         4536                       # number of LockedRMWReadReq hits (Count)
system.cpu15.dcache.LockedRMWReadReq.misses::cpu15.data          498                       # number of LockedRMWReadReq misses (Count)
system.cpu15.dcache.LockedRMWReadReq.misses::total          498                       # number of LockedRMWReadReq misses (Count)
system.cpu15.dcache.LockedRMWReadReq.accesses::cpu15.data         5034                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu15.dcache.LockedRMWReadReq.accesses::total         5034                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu15.dcache.LockedRMWReadReq.missRate::cpu15.data     0.098927                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu15.dcache.LockedRMWReadReq.missRate::total     0.098927                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu15.dcache.LockedRMWWriteReq.hits::cpu15.data         5034                       # number of LockedRMWWriteReq hits (Count)
system.cpu15.dcache.LockedRMWWriteReq.hits::total         5034                       # number of LockedRMWWriteReq hits (Count)
system.cpu15.dcache.LockedRMWWriteReq.accesses::cpu15.data         5034                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu15.dcache.LockedRMWWriteReq.accesses::total         5034                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu15.dcache.ReadReq.hits::cpu15.data       671290                       # number of ReadReq hits (Count)
system.cpu15.dcache.ReadReq.hits::total        671290                       # number of ReadReq hits (Count)
system.cpu15.dcache.ReadReq.misses::cpu15.data           81                       # number of ReadReq misses (Count)
system.cpu15.dcache.ReadReq.misses::total           81                       # number of ReadReq misses (Count)
system.cpu15.dcache.ReadReq.accesses::cpu15.data       671371                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu15.dcache.ReadReq.accesses::total       671371                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu15.dcache.ReadReq.missRate::cpu15.data     0.000121                       # miss rate for ReadReq accesses (Ratio)
system.cpu15.dcache.ReadReq.missRate::total     0.000121                       # miss rate for ReadReq accesses (Ratio)
system.cpu15.dcache.WriteReq.hits::cpu15.data       488640                       # number of WriteReq hits (Count)
system.cpu15.dcache.WriteReq.hits::total       488640                       # number of WriteReq hits (Count)
system.cpu15.dcache.WriteReq.misses::cpu15.data          353                       # number of WriteReq misses (Count)
system.cpu15.dcache.WriteReq.misses::total          353                       # number of WriteReq misses (Count)
system.cpu15.dcache.WriteReq.accesses::cpu15.data       488993                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu15.dcache.WriteReq.accesses::total       488993                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu15.dcache.WriteReq.missRate::cpu15.data     0.000722                       # miss rate for WriteReq accesses (Ratio)
system.cpu15.dcache.WriteReq.missRate::total     0.000722                       # miss rate for WriteReq accesses (Ratio)
system.cpu15.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.dcache.tags.tagsInUse         309.197143                       # Average ticks per tags in use ((Tick/Count))
system.cpu15.dcache.tags.totalRefs            1170432                       # Total number of references to valid blocks. (Count)
system.cpu15.dcache.tags.sampledRefs              901                       # Sample count of references to valid blocks. (Count)
system.cpu15.dcache.tags.avgRefs          1299.036626                       # Average number of references to valid blocks. ((Count/Count))
system.cpu15.dcache.tags.warmupTick         210313500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu15.dcache.tags.occupancies::cpu15.data   309.197143                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu15.dcache.tags.avgOccs::cpu15.data     0.301950                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu15.dcache.tags.avgOccs::total      0.301950                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu15.dcache.tags.occupanciesTaskId::1024          338                       # Occupied blocks per task id (Count)
system.cpu15.dcache.tags.ageTaskId_1024::2           10                       # Occupied blocks per task id, per block age (Count)
system.cpu15.dcache.tags.ageTaskId_1024::3          328                       # Occupied blocks per task id, per block age (Count)
system.cpu15.dcache.tags.ratioOccsTaskId::1024     0.330078                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu15.dcache.tags.tagAccesses          2341765                       # Number of tag accesses (Count)
system.cpu15.dcache.tags.dataAccesses         2341765                       # Number of data accesses (Count)
system.cpu15.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu15.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu15.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu15.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu15.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu15.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu15.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu15.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu15.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu15.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu15.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu15.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu15.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu15.exec_context.thread_0.numCallsReturns       184335                       # Number of times a function call or return occured (Count)
system.cpu15.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu15.exec_context.thread_0.numIdleCycles 421485.808156                       # Number of idle cycles (Cycle)
system.cpu15.exec_context.thread_0.numBusyCycles 4446983.191844                       # Number of busy cycles (Cycle)
system.cpu15.exec_context.thread_0.notIdleFraction     0.913425                       # Percentage of non-idle cycles (Ratio)
system.cpu15.exec_context.thread_0.idleFraction     0.086575                       # Percentage of idle cycles (Ratio)
system.cpu15.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu15.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu15.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu15.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu15.executeStats0.numStoreInsts      1170438                       # Number of stores executed (Count)
system.cpu15.executeStats0.instRate                 0                       # Inst execution rate ((Count/Cycle))
system.cpu15.executeStats0.numFpAluAccesses        25396                       # Number of float alu accesses (Count)
system.cpu15.executeStats0.numFpRegReads        15487                       # Number of times the floating registers were read (Count)
system.cpu15.executeStats0.numFpRegWrites        14194                       # Number of times the floating registers were written (Count)
system.cpu15.executeStats0.numIntAluAccesses      3640237                       # Number of integer alu accesses (Count)
system.cpu15.executeStats0.numIntRegReads      4109471                       # Number of times the integer registers were read (Count)
system.cpu15.executeStats0.numIntRegWrites      2616709                       # Number of times the integer registers were written (Count)
system.cpu15.executeStats0.numMemRefs         1170438                       # Number of memory refs (Count)
system.cpu15.executeStats0.numMiscRegReads      1816062                       # Number of times the Misc registers were read (Count)
system.cpu15.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu15.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu15.fetchStats0.numInsts             2172740                       # Number of instructions fetched (thread level) (Count)
system.cpu15.fetchStats0.numOps               3797596                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu15.fetchStats0.fetchRate           0.446288                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu15.fetchStats0.numBranches           358196                       # Number of branches fetched (Count)
system.cpu15.fetchStats0.branchRate          0.073575                       # Number of branch fetches per cycle (Ratio)
system.cpu15.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu15.icache.demandHits::cpu15.inst      2813940                       # number of demand (read+write) hits (Count)
system.cpu15.icache.demandHits::total         2813940                       # number of demand (read+write) hits (Count)
system.cpu15.icache.overallHits::cpu15.inst      2813940                       # number of overall hits (Count)
system.cpu15.icache.overallHits::total        2813940                       # number of overall hits (Count)
system.cpu15.icache.demandMisses::cpu15.inst         9061                       # number of demand (read+write) misses (Count)
system.cpu15.icache.demandMisses::total          9061                       # number of demand (read+write) misses (Count)
system.cpu15.icache.overallMisses::cpu15.inst         9061                       # number of overall misses (Count)
system.cpu15.icache.overallMisses::total         9061                       # number of overall misses (Count)
system.cpu15.icache.demandAccesses::cpu15.inst      2823001                       # number of demand (read+write) accesses (Count)
system.cpu15.icache.demandAccesses::total      2823001                       # number of demand (read+write) accesses (Count)
system.cpu15.icache.overallAccesses::cpu15.inst      2823001                       # number of overall (read+write) accesses (Count)
system.cpu15.icache.overallAccesses::total      2823001                       # number of overall (read+write) accesses (Count)
system.cpu15.icache.demandMissRate::cpu15.inst     0.003210                       # miss rate for demand accesses (Ratio)
system.cpu15.icache.demandMissRate::total     0.003210                       # miss rate for demand accesses (Ratio)
system.cpu15.icache.overallMissRate::cpu15.inst     0.003210                       # miss rate for overall accesses (Ratio)
system.cpu15.icache.overallMissRate::total     0.003210                       # miss rate for overall accesses (Ratio)
system.cpu15.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu15.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu15.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu15.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu15.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.icache.writebacks::writebacks         8864                       # number of writebacks (Count)
system.cpu15.icache.writebacks::total            8864                       # number of writebacks (Count)
system.cpu15.icache.replacements                 8864                       # number of replacements (Count)
system.cpu15.icache.ReadReq.hits::cpu15.inst      2813940                       # number of ReadReq hits (Count)
system.cpu15.icache.ReadReq.hits::total       2813940                       # number of ReadReq hits (Count)
system.cpu15.icache.ReadReq.misses::cpu15.inst         9061                       # number of ReadReq misses (Count)
system.cpu15.icache.ReadReq.misses::total         9061                       # number of ReadReq misses (Count)
system.cpu15.icache.ReadReq.accesses::cpu15.inst      2823001                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu15.icache.ReadReq.accesses::total      2823001                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu15.icache.ReadReq.missRate::cpu15.inst     0.003210                       # miss rate for ReadReq accesses (Ratio)
system.cpu15.icache.ReadReq.missRate::total     0.003210                       # miss rate for ReadReq accesses (Ratio)
system.cpu15.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.icache.tags.tagsInUse         178.858036                       # Average ticks per tags in use ((Tick/Count))
system.cpu15.icache.tags.totalRefs            2823001                       # Total number of references to valid blocks. (Count)
system.cpu15.icache.tags.sampledRefs             9061                       # Sample count of references to valid blocks. (Count)
system.cpu15.icache.tags.avgRefs           311.555126                       # Average number of references to valid blocks. ((Count/Count))
system.cpu15.icache.tags.warmupTick         210307000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu15.icache.tags.occupancies::cpu15.inst   178.858036                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu15.icache.tags.avgOccs::cpu15.inst     0.698664                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu15.icache.tags.avgOccs::total      0.698664                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu15.icache.tags.occupanciesTaskId::1024          197                       # Occupied blocks per task id (Count)
system.cpu15.icache.tags.ageTaskId_1024::2           24                       # Occupied blocks per task id, per block age (Count)
system.cpu15.icache.tags.ageTaskId_1024::3          173                       # Occupied blocks per task id, per block age (Count)
system.cpu15.icache.tags.ratioOccsTaskId::1024     0.769531                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu15.icache.tags.tagAccesses          5655063                       # Number of tag accesses (Count)
system.cpu15.icache.tags.dataAccesses         5655063                       # Number of data accesses (Count)
system.cpu15.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu15.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu15.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu15.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu15.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu15.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu15.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu15.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu15.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu15.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu15.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu15.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu15.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu15.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.mmu.dtb.rdAccesses                676405                       # TLB accesses on read requests (Count)
system.cpu15.mmu.dtb.wrAccesses                494033                       # TLB accesses on write requests (Count)
system.cpu15.mmu.dtb.rdMisses                      19                       # TLB misses on read requests (Count)
system.cpu15.mmu.dtb.wrMisses                      15                       # TLB misses on write requests (Count)
system.cpu15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.itb.wrAccesses               2823001                       # TLB accesses on write requests (Count)
system.cpu15.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.itb.wrMisses                      41                       # TLB misses on write requests (Count)
system.cpu15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::ON   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu15.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu15.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu2.numCycles                         4868465                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                              2.224500                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                              0.449539                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.commitStats0.numInsts             2188566                       # Number of instructions committed (thread level) (Count)
system.cpu2.commitStats0.numOps               3824729                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                 2.224500                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                 0.449539                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts             25396                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts          3665076                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts          678586                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts         493986                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass        95542      2.50%      2.50% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu      2553786     66.77%     69.27% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult            0      0.00%     69.27% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv            0      0.00%     69.27% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd         1247      0.03%     69.30% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0      0.00%     69.30% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0      0.00%     69.30% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0      0.00%     69.30% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     69.30% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0      0.00%     69.30% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0      0.00%     69.30% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0      0.00%     69.30% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd            0      0.00%     69.30% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     69.30% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu          240      0.01%     69.31% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0      0.00%     69.31% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt            0      0.00%     69.31% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc         1342      0.04%     69.34% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0      0.00%     69.34% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     69.34% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     69.34% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift            0      0.00%     69.34% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     69.34% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0      0.00%     69.34% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0      0.00%     69.34% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     69.34% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     69.34% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     69.34% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     69.34% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     69.34% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     69.34% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult            0      0.00%     69.34% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     69.34% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     69.34% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     69.34% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     69.34% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     69.34% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     69.34% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     69.34% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     69.34% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0      0.00%     69.34% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0      0.00%     69.34% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     69.34% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     69.34% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     69.34% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     69.34% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     69.34% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     69.34% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     69.34% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0      0.00%     69.34% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0      0.00%     69.34% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0      0.00%     69.34% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead       668405     17.48%     86.82% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite       482879     12.63%     99.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead        10181      0.27%     99.71% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite        11107      0.29%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total      3824729                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedControl::IsControl       362744                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsDirectControl       270085                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsIndirectControl        92659                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCondControl       158864                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsUncondControl       203880                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCall        92159                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsReturn        92156                       # Class of control type instructions committed (Count)
system.cpu2.dcache.demandHits::cpu02.data      1161529                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total          1161529                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu02.data      1161529                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total         1161529                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu02.data          971                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total            971                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu02.data          971                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total           971                       # number of overall misses (Count)
system.cpu2.dcache.demandAccesses::cpu02.data      1162500                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total      1162500                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu02.data      1162500                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total      1162500                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu02.data     0.000835                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.000835                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu02.data     0.000835                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.000835                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks          313                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total              313                       # number of writebacks (Count)
system.cpu2.dcache.replacements                   555                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::cpu02.data         4535                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::total         4535                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::cpu02.data          498                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total          498                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::cpu02.data         5033                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total         5033                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::cpu02.data     0.098947                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total     0.098947                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWWriteReq.hits::cpu02.data         5033                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total         5033                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::cpu02.data         5033                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total         5033                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::cpu02.data       672996                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total         672996                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu02.data          557                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total          557                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.accesses::cpu02.data       673553                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total       673553                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu02.data     0.000827                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.000827                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.WriteReq.hits::cpu02.data       488533                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total        488533                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu02.data          414                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total          414                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.accesses::cpu02.data       488947                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total       488947                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu02.data     0.000847                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.000847                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse          308.512502                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs             1172566                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs              1429                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs            820.550035                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick          194525000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu02.data   308.512502                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu02.data     0.301282                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.301282                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024          327                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::2           12                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::3          315                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.319336                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses           2346561                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses          2346561                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns       184315                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles 389843.038244                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles 4478621.961756                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction     0.919925                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction     0.080075                       # Percentage of idle cycles (Ratio)
system.cpu2.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts       1172572                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numFpAluAccesses        25396                       # Number of float alu accesses (Count)
system.cpu2.executeStats0.numFpRegReads         15487                       # Number of times the floating registers were read (Count)
system.cpu2.executeStats0.numFpRegWrites        14194                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numIntAluAccesses      3665076                       # Number of integer alu accesses (Count)
system.cpu2.executeStats0.numIntRegReads      4134248                       # Number of times the integer registers were read (Count)
system.cpu2.executeStats0.numIntRegWrites      2632473                       # Number of times the integer registers were written (Count)
system.cpu2.executeStats0.numMemRefs          1172572                       # Number of memory refs (Count)
system.cpu2.executeStats0.numMiscRegReads      1827302                       # Number of times the Misc registers were read (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetchStats0.numInsts              2188566                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                3824729                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate            0.449539                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.numBranches            362744                       # Number of branches fetched (Count)
system.cpu2.fetchStats0.branchRate           0.074509                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.icache.demandHits::cpu02.inst      2834207                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total          2834207                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu02.inst      2834207                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total         2834207                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu02.inst         9059                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total           9059                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu02.inst         9059                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total          9059                       # number of overall misses (Count)
system.cpu2.icache.demandAccesses::cpu02.inst      2843266                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total      2843266                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu02.inst      2843266                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total      2843266                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu02.inst     0.003186                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.003186                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu02.inst     0.003186                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.003186                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks         8862                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total             8862                       # number of writebacks (Count)
system.cpu2.icache.replacements                  8862                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu02.inst      2834207                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total        2834207                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu02.inst         9059                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total         9059                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.accesses::cpu02.inst      2843266                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total      2843266                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu02.inst     0.003186                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.003186                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse          179.010700                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs             2843266                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs              9059                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs            313.860912                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick          194518500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu02.inst   179.010700                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu02.inst     0.699261                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.699261                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024          197                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::2           25                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::3          172                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.769531                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses           5695591                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses          5695591                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.dtb.rdAccesses                 678586                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                 493986                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                       20                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                       15                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                2843266                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                       40                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                         4858413                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                              2.158213                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                              0.463346                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.commitStats0.numInsts             2251128                       # Number of instructions committed (thread level) (Count)
system.cpu3.commitStats0.numOps               3859132                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                 2.158213                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                 0.463346                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts                20                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts          3537557                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts          321654                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts             88                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass           30      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu      3537358     91.66%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu            2      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead       321646      8.33%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite           78      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead            8      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite           10      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total      3859132                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedControl::IsControl       643136                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsDirectControl       643120                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsIndirectControl           16                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCondControl       643093                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsUncondControl           43                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCall           15                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsReturn           12                       # Class of control type instructions committed (Count)
system.cpu3.dcache.demandHits::cpu03.data       321684                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total           321684                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu03.data       321684                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total          321684                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu03.data           44                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total             44                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu03.data           44                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total            44                       # number of overall misses (Count)
system.cpu3.dcache.demandAccesses::cpu03.data       321728                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total       321728                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu03.data       321728                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total       321728                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu03.data     0.000137                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.000137                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu03.data     0.000137                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.000137                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.replacements                     0                       # number of replacements (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::cpu03.data            7                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::total            7                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::cpu03.data            7                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::total            7                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.missRate::cpu03.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWWriteReq.hits::cpu03.data            7                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.hits::total            7                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::cpu03.data            7                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::total            7                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.hits::cpu03.data       321617                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total         321617                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu03.data           30                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total           30                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.accesses::cpu03.data       321647                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total       321647                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu03.data     0.000093                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.000093                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.WriteReq.hits::cpu03.data           67                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total            67                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu03.data           14                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total           14                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.accesses::cpu03.data           81                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total           81                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu03.data     0.172840                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.172840                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse           23.196822                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs              321742                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs                48                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs           6702.958333                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick          195739500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu03.data    23.196822                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu03.data     0.022653                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.022653                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024           27                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::3           23                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.026367                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses            643532                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses           643532                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu3.exec_context.thread_0.numCallsReturns           27                       # Number of times a function call or return occured (Count)
system.cpu3.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu3.exec_context.thread_0.numIdleCycles 656310.892955                       # Number of idle cycles (Cycle)
system.cpu3.exec_context.thread_0.numBusyCycles 4202102.107045                       # Number of busy cycles (Cycle)
system.cpu3.exec_context.thread_0.notIdleFraction     0.864912                       # Percentage of non-idle cycles (Ratio)
system.cpu3.exec_context.thread_0.idleFraction     0.135088                       # Percentage of idle cycles (Ratio)
system.cpu3.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts        321742                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numFpAluAccesses           20                       # Number of float alu accesses (Count)
system.cpu3.executeStats0.numFpRegReads            14                       # Number of times the floating registers were read (Count)
system.cpu3.executeStats0.numFpRegWrites           10                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numIntAluAccesses      3537557                       # Number of integer alu accesses (Count)
system.cpu3.executeStats0.numIntRegReads      3537574                       # Number of times the integer registers were read (Count)
system.cpu3.executeStats0.numIntRegWrites      2251234                       # Number of times the integer registers were written (Count)
system.cpu3.executeStats0.numMemRefs           321742                       # Number of memory refs (Count)
system.cpu3.executeStats0.numMiscRegReads      1608019                       # Number of times the Misc registers were read (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetchStats0.numInsts              2251128                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                3859132                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate            0.463346                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.numBranches            643136                       # Number of branches fetched (Count)
system.cpu3.fetchStats0.branchRate           0.132376                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.icache.demandHits::cpu03.inst      2594057                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total          2594057                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu03.inst      2594057                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total         2594057                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu03.inst           44                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total             44                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu03.inst           44                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total            44                       # number of overall misses (Count)
system.cpu3.icache.demandAccesses::cpu03.inst      2594101                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total      2594101                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu03.inst      2594101                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total      2594101                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu03.inst     0.000017                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.000017                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu03.inst     0.000017                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.000017                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total                1                       # number of writebacks (Count)
system.cpu3.icache.replacements                     1                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu03.inst      2594057                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total        2594057                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu03.inst           44                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total           44                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.accesses::cpu03.inst      2594101                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total      2594101                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu03.inst     0.000017                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.000017                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse           38.548692                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs             2594101                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs                44                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs          58956.840909                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick          195733000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu03.inst    38.548692                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu03.inst     0.150581                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.150581                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024           43                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::3           42                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.167969                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses           5188246                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses          5188246                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.dtb.rdAccesses                 321654                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                     88                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                       12                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                        2                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                2594101                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                       21                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions              2                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean    132421500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value    132421500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value    132421500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON   2296778000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED    132421500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                         4858413                       # Number of cpu cycles simulated (Cycle)
system.cpu4.cpi                              2.159381                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu4.ipc                              0.463096                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.commitStats0.numInsts             2249910                       # Number of instructions committed (thread level) (Count)
system.cpu4.commitStats0.numOps               3857044                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu4.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu4.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.commitStats0.cpi                 2.159381                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu4.commitStats0.ipc                 0.463096                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu4.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu4.commitStats0.numFpInsts                20                       # Number of float instructions (Count)
system.cpu4.commitStats0.numIntInsts          3535643                       # Number of integer instructions (Count)
system.cpu4.commitStats0.numLoadInsts          321480                       # Number of load instructions (Count)
system.cpu4.commitStats0.numStoreInsts             88                       # Number of store instructions (Count)
system.cpu4.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu4.commitStats0.committedInstType::No_OpClass           30      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntAlu      3535444     91.66%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCvt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMisc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatSqrt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAddAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAlu            2      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCvt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMisc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShift            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSqrt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAes            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAesMix            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdPredAlu            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::Matrix            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixMov            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixOP            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemRead       321472      8.33%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemWrite           78      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemRead            8      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemWrite           10      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::total      3857044                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedControl::IsControl       642788                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsDirectControl       642772                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsIndirectControl           16                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCondControl       642745                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsUncondControl           43                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCall           15                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsReturn           12                       # Class of control type instructions committed (Count)
system.cpu4.dcache.demandHits::cpu04.data       321510                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.demandHits::total           321510                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.overallHits::cpu04.data       321510                       # number of overall hits (Count)
system.cpu4.dcache.overallHits::total          321510                       # number of overall hits (Count)
system.cpu4.dcache.demandMisses::cpu04.data           44                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.demandMisses::total             44                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.overallMisses::cpu04.data           44                       # number of overall misses (Count)
system.cpu4.dcache.overallMisses::total            44                       # number of overall misses (Count)
system.cpu4.dcache.demandAccesses::cpu04.data       321554                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.demandAccesses::total       321554                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::cpu04.data       321554                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::total       321554                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.demandMissRate::cpu04.data     0.000137                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.demandMissRate::total     0.000137                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.overallMissRate::cpu04.data     0.000137                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.overallMissRate::total     0.000137                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.replacements                     0                       # number of replacements (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::cpu04.data            7                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::total            7                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.accesses::cpu04.data            7                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.accesses::total            7                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.missRate::cpu04.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWWriteReq.hits::cpu04.data            7                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.hits::total            7                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::cpu04.data            7                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::total            7                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.hits::cpu04.data       321443                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.hits::total         321443                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.misses::cpu04.data           30                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.misses::total           30                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.accesses::cpu04.data       321473                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.accesses::total       321473                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.missRate::cpu04.data     0.000093                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.missRate::total     0.000093                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.WriteReq.hits::cpu04.data           67                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.hits::total            67                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.misses::cpu04.data           14                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.misses::total           14                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.accesses::cpu04.data           81                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.accesses::total           81                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.missRate::cpu04.data     0.172840                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.missRate::total     0.172840                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dcache.tags.tagsInUse           23.180462                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dcache.tags.totalRefs              321568                       # Total number of references to valid blocks. (Count)
system.cpu4.dcache.tags.sampledRefs                48                       # Sample count of references to valid blocks. (Count)
system.cpu4.dcache.tags.avgRefs           6699.333333                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dcache.tags.warmupTick          196954000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dcache.tags.occupancies::cpu04.data    23.180462                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.dcache.tags.avgOccs::cpu04.data     0.022637                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.avgOccs::total       0.022637                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.occupanciesTaskId::1024           27                       # Occupied blocks per task id (Count)
system.cpu4.dcache.tags.ageTaskId_1024::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ageTaskId_1024::3           23                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ratioOccsTaskId::1024     0.026367                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.dcache.tags.tagAccesses            643184                       # Number of tag accesses (Count)
system.cpu4.dcache.tags.dataAccesses           643184                       # Number of data accesses (Count)
system.cpu4.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu4.exec_context.thread_0.numCallsReturns           27                       # Number of times a function call or return occured (Count)
system.cpu4.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu4.exec_context.thread_0.numIdleCycles 658745.899971                       # Number of idle cycles (Cycle)
system.cpu4.exec_context.thread_0.numBusyCycles 4199667.100029                       # Number of busy cycles (Cycle)
system.cpu4.exec_context.thread_0.notIdleFraction     0.864411                       # Percentage of non-idle cycles (Ratio)
system.cpu4.exec_context.thread_0.idleFraction     0.135589                       # Percentage of idle cycles (Ratio)
system.cpu4.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu4.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu4.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu4.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu4.executeStats0.numStoreInsts        321568                       # Number of stores executed (Count)
system.cpu4.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu4.executeStats0.numFpAluAccesses           20                       # Number of float alu accesses (Count)
system.cpu4.executeStats0.numFpRegReads            14                       # Number of times the floating registers were read (Count)
system.cpu4.executeStats0.numFpRegWrites           10                       # Number of times the floating registers were written (Count)
system.cpu4.executeStats0.numIntAluAccesses      3535643                       # Number of integer alu accesses (Count)
system.cpu4.executeStats0.numIntRegReads      3535660                       # Number of times the integer registers were read (Count)
system.cpu4.executeStats0.numIntRegWrites      2250016                       # Number of times the integer registers were written (Count)
system.cpu4.executeStats0.numMemRefs           321568                       # Number of memory refs (Count)
system.cpu4.executeStats0.numMiscRegReads      1607149                       # Number of times the Misc registers were read (Count)
system.cpu4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu4.fetchStats0.numInsts              2249910                       # Number of instructions fetched (thread level) (Count)
system.cpu4.fetchStats0.numOps                3857044                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu4.fetchStats0.fetchRate            0.463096                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.fetchStats0.numBranches            642788                       # Number of branches fetched (Count)
system.cpu4.fetchStats0.branchRate           0.132304                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu4.icache.demandHits::cpu04.inst      2592492                       # number of demand (read+write) hits (Count)
system.cpu4.icache.demandHits::total          2592492                       # number of demand (read+write) hits (Count)
system.cpu4.icache.overallHits::cpu04.inst      2592492                       # number of overall hits (Count)
system.cpu4.icache.overallHits::total         2592492                       # number of overall hits (Count)
system.cpu4.icache.demandMisses::cpu04.inst           44                       # number of demand (read+write) misses (Count)
system.cpu4.icache.demandMisses::total             44                       # number of demand (read+write) misses (Count)
system.cpu4.icache.overallMisses::cpu04.inst           44                       # number of overall misses (Count)
system.cpu4.icache.overallMisses::total            44                       # number of overall misses (Count)
system.cpu4.icache.demandAccesses::cpu04.inst      2592536                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.demandAccesses::total      2592536                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::cpu04.inst      2592536                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::total      2592536                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.demandMissRate::cpu04.inst     0.000017                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.demandMissRate::total     0.000017                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.overallMissRate::cpu04.inst     0.000017                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.overallMissRate::total     0.000017                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu4.icache.writebacks::total                1                       # number of writebacks (Count)
system.cpu4.icache.replacements                     1                       # number of replacements (Count)
system.cpu4.icache.ReadReq.hits::cpu04.inst      2592492                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.hits::total        2592492                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.misses::cpu04.inst           44                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.misses::total           44                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.accesses::cpu04.inst      2592536                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.accesses::total      2592536                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.missRate::cpu04.inst     0.000017                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.missRate::total     0.000017                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.icache.tags.tagsInUse           38.536691                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.icache.tags.totalRefs             2592536                       # Total number of references to valid blocks. (Count)
system.cpu4.icache.tags.sampledRefs                44                       # Sample count of references to valid blocks. (Count)
system.cpu4.icache.tags.avgRefs          58921.272727                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.icache.tags.warmupTick          196947500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.icache.tags.occupancies::cpu04.inst    38.536691                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.icache.tags.avgOccs::cpu04.inst     0.150534                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.avgOccs::total       0.150534                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.occupanciesTaskId::1024           43                       # Occupied blocks per task id (Count)
system.cpu4.icache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ageTaskId_1024::3           42                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ratioOccsTaskId::1024     0.167969                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.icache.tags.tagAccesses           5185116                       # Number of tag accesses (Count)
system.cpu4.icache.tags.dataAccesses          5185116                       # Number of data accesses (Count)
system.cpu4.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu4.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.dtb.rdAccesses                 321480                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                     88                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                       12                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                        2                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                2592536                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                       21                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.numTransitions              2                       # Number of power state transitions (Count)
system.cpu4.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::mean    132424500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::min_value    132424500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::max_value    132424500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON   2296775000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::CLK_GATED    132424500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                         4858413                       # Number of cpu cycles simulated (Cycle)
system.cpu5.cpi                              2.160544                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu5.ipc                              0.462846                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.commitStats0.numInsts             2248699                       # Number of instructions committed (thread level) (Count)
system.cpu5.commitStats0.numOps               3854968                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu5.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu5.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.commitStats0.cpi                 2.160544                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu5.commitStats0.ipc                 0.462846                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu5.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu5.commitStats0.numFpInsts                20                       # Number of float instructions (Count)
system.cpu5.commitStats0.numIntInsts          3533740                       # Number of integer instructions (Count)
system.cpu5.commitStats0.numLoadInsts          321307                       # Number of load instructions (Count)
system.cpu5.commitStats0.numStoreInsts             88                       # Number of store instructions (Count)
system.cpu5.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu5.commitStats0.committedInstType::No_OpClass           30      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntAlu      3533541     91.66%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCvt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMisc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatSqrt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAddAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAlu            2      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCvt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMisc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShift            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSqrt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAes            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAesMix            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdPredAlu            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::Matrix            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixMov            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixOP            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemRead       321299      8.33%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemWrite           78      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemRead            8      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemWrite           10      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::total      3854968                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedControl::IsControl       642442                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsDirectControl       642426                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsIndirectControl           16                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCondControl       642399                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsUncondControl           43                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCall           15                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsReturn           12                       # Class of control type instructions committed (Count)
system.cpu5.dcache.demandHits::cpu05.data       321338                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.demandHits::total           321338                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.overallHits::cpu05.data       321338                       # number of overall hits (Count)
system.cpu5.dcache.overallHits::total          321338                       # number of overall hits (Count)
system.cpu5.dcache.demandMisses::cpu05.data           43                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.demandMisses::total             43                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.overallMisses::cpu05.data           43                       # number of overall misses (Count)
system.cpu5.dcache.overallMisses::total            43                       # number of overall misses (Count)
system.cpu5.dcache.demandAccesses::cpu05.data       321381                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.demandAccesses::total       321381                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::cpu05.data       321381                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::total       321381                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.demandMissRate::cpu05.data     0.000134                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.demandMissRate::total     0.000134                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.overallMissRate::cpu05.data     0.000134                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.overallMissRate::total     0.000134                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.replacements                     0                       # number of replacements (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::cpu05.data            7                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::total            7                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.accesses::cpu05.data            7                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.accesses::total            7                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.missRate::cpu05.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWWriteReq.hits::cpu05.data            7                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.hits::total            7                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::cpu05.data            7                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::total            7                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.hits::cpu05.data       321270                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.hits::total         321270                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.misses::cpu05.data           30                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.misses::total           30                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.accesses::cpu05.data       321300                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.accesses::total       321300                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.missRate::cpu05.data     0.000093                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.missRate::total     0.000093                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.WriteReq.hits::cpu05.data           68                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.hits::total            68                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.misses::cpu05.data           13                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.misses::total           13                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.accesses::cpu05.data           81                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.accesses::total           81                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.missRate::cpu05.data     0.160494                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.missRate::total     0.160494                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dcache.tags.tagsInUse           23.173077                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dcache.tags.totalRefs              321395                       # Total number of references to valid blocks. (Count)
system.cpu5.dcache.tags.sampledRefs                48                       # Sample count of references to valid blocks. (Count)
system.cpu5.dcache.tags.avgRefs           6695.729167                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dcache.tags.warmupTick          198168500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dcache.tags.occupancies::cpu05.data    23.173077                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.dcache.tags.avgOccs::cpu05.data     0.022630                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.avgOccs::total       0.022630                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.occupanciesTaskId::1024           27                       # Occupied blocks per task id (Count)
system.cpu5.dcache.tags.ageTaskId_1024::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ageTaskId_1024::3           23                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ratioOccsTaskId::1024     0.026367                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.dcache.tags.tagAccesses            642838                       # Number of tag accesses (Count)
system.cpu5.dcache.tags.dataAccesses           642838                       # Number of data accesses (Count)
system.cpu5.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu5.exec_context.thread_0.numCallsReturns           27                       # Number of times a function call or return occured (Count)
system.cpu5.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu5.exec_context.thread_0.numIdleCycles 661168.906952                       # Number of idle cycles (Cycle)
system.cpu5.exec_context.thread_0.numBusyCycles 4197244.093048                       # Number of busy cycles (Cycle)
system.cpu5.exec_context.thread_0.notIdleFraction     0.863913                       # Percentage of non-idle cycles (Ratio)
system.cpu5.exec_context.thread_0.idleFraction     0.136087                       # Percentage of idle cycles (Ratio)
system.cpu5.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu5.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu5.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu5.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu5.executeStats0.numStoreInsts        321395                       # Number of stores executed (Count)
system.cpu5.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu5.executeStats0.numFpAluAccesses           20                       # Number of float alu accesses (Count)
system.cpu5.executeStats0.numFpRegReads            14                       # Number of times the floating registers were read (Count)
system.cpu5.executeStats0.numFpRegWrites           10                       # Number of times the floating registers were written (Count)
system.cpu5.executeStats0.numIntAluAccesses      3533740                       # Number of integer alu accesses (Count)
system.cpu5.executeStats0.numIntRegReads      3533757                       # Number of times the integer registers were read (Count)
system.cpu5.executeStats0.numIntRegWrites      2248805                       # Number of times the integer registers were written (Count)
system.cpu5.executeStats0.numMemRefs           321395                       # Number of memory refs (Count)
system.cpu5.executeStats0.numMiscRegReads      1606284                       # Number of times the Misc registers were read (Count)
system.cpu5.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu5.fetchStats0.numInsts              2248699                       # Number of instructions fetched (thread level) (Count)
system.cpu5.fetchStats0.numOps                3854968                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu5.fetchStats0.fetchRate            0.462846                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.fetchStats0.numBranches            642442                       # Number of branches fetched (Count)
system.cpu5.fetchStats0.branchRate           0.132233                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu5.icache.demandHits::cpu05.inst      2590934                       # number of demand (read+write) hits (Count)
system.cpu5.icache.demandHits::total          2590934                       # number of demand (read+write) hits (Count)
system.cpu5.icache.overallHits::cpu05.inst      2590934                       # number of overall hits (Count)
system.cpu5.icache.overallHits::total         2590934                       # number of overall hits (Count)
system.cpu5.icache.demandMisses::cpu05.inst           44                       # number of demand (read+write) misses (Count)
system.cpu5.icache.demandMisses::total             44                       # number of demand (read+write) misses (Count)
system.cpu5.icache.overallMisses::cpu05.inst           44                       # number of overall misses (Count)
system.cpu5.icache.overallMisses::total            44                       # number of overall misses (Count)
system.cpu5.icache.demandAccesses::cpu05.inst      2590978                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.demandAccesses::total      2590978                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::cpu05.inst      2590978                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::total      2590978                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.demandMissRate::cpu05.inst     0.000017                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.demandMissRate::total     0.000017                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.overallMissRate::cpu05.inst     0.000017                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.overallMissRate::total     0.000017                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu5.icache.writebacks::total                1                       # number of writebacks (Count)
system.cpu5.icache.replacements                     1                       # number of replacements (Count)
system.cpu5.icache.ReadReq.hits::cpu05.inst      2590934                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.hits::total        2590934                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.misses::cpu05.inst           44                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.misses::total           44                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.accesses::cpu05.inst      2590978                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.accesses::total      2590978                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.missRate::cpu05.inst     0.000017                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.missRate::total     0.000017                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.icache.tags.tagsInUse           38.524694                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.icache.tags.totalRefs             2590978                       # Total number of references to valid blocks. (Count)
system.cpu5.icache.tags.sampledRefs                44                       # Sample count of references to valid blocks. (Count)
system.cpu5.icache.tags.avgRefs          58885.863636                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.icache.tags.warmupTick          198162000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.icache.tags.occupancies::cpu05.inst    38.524694                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.icache.tags.avgOccs::cpu05.inst     0.150487                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.avgOccs::total       0.150487                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.occupanciesTaskId::1024           43                       # Occupied blocks per task id (Count)
system.cpu5.icache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ageTaskId_1024::3           42                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ratioOccsTaskId::1024     0.167969                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.icache.tags.tagAccesses           5182000                       # Number of tag accesses (Count)
system.cpu5.icache.tags.dataAccesses          5182000                       # Number of data accesses (Count)
system.cpu5.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu5.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.dtb.rdAccesses                 321307                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                     88                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                       12                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                        2                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                2590978                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                       21                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.numTransitions              2                       # Number of power state transitions (Count)
system.cpu5.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::mean    132421500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::min_value    132421500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::max_value    132421500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON   2296778000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::CLK_GATED    132421500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                         4858413                       # Number of cpu cycles simulated (Cycle)
system.cpu6.cpi                              2.161715                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu6.ipc                              0.462596                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.commitStats0.numInsts             2247481                       # Number of instructions committed (thread level) (Count)
system.cpu6.commitStats0.numOps               3852880                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu6.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu6.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.commitStats0.cpi                 2.161715                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu6.commitStats0.ipc                 0.462596                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu6.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu6.commitStats0.numFpInsts                20                       # Number of float instructions (Count)
system.cpu6.commitStats0.numIntInsts          3531826                       # Number of integer instructions (Count)
system.cpu6.commitStats0.numLoadInsts          321133                       # Number of load instructions (Count)
system.cpu6.commitStats0.numStoreInsts             88                       # Number of store instructions (Count)
system.cpu6.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu6.commitStats0.committedInstType::No_OpClass           30      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntAlu      3531627     91.66%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCvt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMisc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatSqrt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAddAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAlu            2      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCvt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMisc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShift            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSqrt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAes            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAesMix            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdPredAlu            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::Matrix            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixMov            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixOP            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemRead       321125      8.33%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemWrite           78      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemRead            8      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemWrite           10      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::total      3852880                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedControl::IsControl       642094                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsDirectControl       642078                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsIndirectControl           16                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCondControl       642051                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsUncondControl           43                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCall           15                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsReturn           12                       # Class of control type instructions committed (Count)
system.cpu6.dcache.demandHits::cpu06.data       321162                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.demandHits::total           321162                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.overallHits::cpu06.data       321162                       # number of overall hits (Count)
system.cpu6.dcache.overallHits::total          321162                       # number of overall hits (Count)
system.cpu6.dcache.demandMisses::cpu06.data           45                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.demandMisses::total             45                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.overallMisses::cpu06.data           45                       # number of overall misses (Count)
system.cpu6.dcache.overallMisses::total            45                       # number of overall misses (Count)
system.cpu6.dcache.demandAccesses::cpu06.data       321207                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.demandAccesses::total       321207                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::cpu06.data       321207                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::total       321207                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.demandMissRate::cpu06.data     0.000140                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.demandMissRate::total     0.000140                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.overallMissRate::cpu06.data     0.000140                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.overallMissRate::total     0.000140                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.replacements                     0                       # number of replacements (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::cpu06.data            7                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::total            7                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.accesses::cpu06.data            7                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.accesses::total            7                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.missRate::cpu06.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWWriteReq.hits::cpu06.data            7                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.hits::total            7                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::cpu06.data            7                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::total            7                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.hits::cpu06.data       321095                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.hits::total         321095                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.misses::cpu06.data           31                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.misses::total           31                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.accesses::cpu06.data       321126                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.accesses::total       321126                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.missRate::cpu06.data     0.000097                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.missRate::total     0.000097                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.WriteReq.hits::cpu06.data           67                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.hits::total            67                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.misses::cpu06.data           14                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.misses::total           14                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.accesses::cpu06.data           81                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.accesses::total           81                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.missRate::cpu06.data     0.172840                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.missRate::total     0.172840                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dcache.tags.tagsInUse           24.075590                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dcache.tags.totalRefs              321221                       # Total number of references to valid blocks. (Count)
system.cpu6.dcache.tags.sampledRefs                49                       # Sample count of references to valid blocks. (Count)
system.cpu6.dcache.tags.avgRefs           6555.530612                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dcache.tags.warmupTick          199383000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dcache.tags.occupancies::cpu06.data    24.075590                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.dcache.tags.avgOccs::cpu06.data     0.023511                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.avgOccs::total       0.023511                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.occupanciesTaskId::1024           28                       # Occupied blocks per task id (Count)
system.cpu6.dcache.tags.ageTaskId_1024::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ageTaskId_1024::3           24                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ratioOccsTaskId::1024     0.027344                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.dcache.tags.tagAccesses            642491                       # Number of tag accesses (Count)
system.cpu6.dcache.tags.dataAccesses           642491                       # Number of data accesses (Count)
system.cpu6.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu6.exec_context.thread_0.numCallsReturns           27                       # Number of times a function call or return occured (Count)
system.cpu6.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu6.exec_context.thread_0.numIdleCycles 663603.913967                       # Number of idle cycles (Cycle)
system.cpu6.exec_context.thread_0.numBusyCycles 4194809.086033                       # Number of busy cycles (Cycle)
system.cpu6.exec_context.thread_0.notIdleFraction     0.863411                       # Percentage of non-idle cycles (Ratio)
system.cpu6.exec_context.thread_0.idleFraction     0.136589                       # Percentage of idle cycles (Ratio)
system.cpu6.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu6.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu6.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu6.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu6.executeStats0.numStoreInsts        321221                       # Number of stores executed (Count)
system.cpu6.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu6.executeStats0.numFpAluAccesses           20                       # Number of float alu accesses (Count)
system.cpu6.executeStats0.numFpRegReads            14                       # Number of times the floating registers were read (Count)
system.cpu6.executeStats0.numFpRegWrites           10                       # Number of times the floating registers were written (Count)
system.cpu6.executeStats0.numIntAluAccesses      3531826                       # Number of integer alu accesses (Count)
system.cpu6.executeStats0.numIntRegReads      3531843                       # Number of times the integer registers were read (Count)
system.cpu6.executeStats0.numIntRegWrites      2247587                       # Number of times the integer registers were written (Count)
system.cpu6.executeStats0.numMemRefs           321221                       # Number of memory refs (Count)
system.cpu6.executeStats0.numMiscRegReads      1605414                       # Number of times the Misc registers were read (Count)
system.cpu6.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu6.fetchStats0.numInsts              2247481                       # Number of instructions fetched (thread level) (Count)
system.cpu6.fetchStats0.numOps                3852880                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu6.fetchStats0.fetchRate            0.462596                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.fetchStats0.numBranches            642094                       # Number of branches fetched (Count)
system.cpu6.fetchStats0.branchRate           0.132161                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu6.icache.demandHits::cpu06.inst      2589369                       # number of demand (read+write) hits (Count)
system.cpu6.icache.demandHits::total          2589369                       # number of demand (read+write) hits (Count)
system.cpu6.icache.overallHits::cpu06.inst      2589369                       # number of overall hits (Count)
system.cpu6.icache.overallHits::total         2589369                       # number of overall hits (Count)
system.cpu6.icache.demandMisses::cpu06.inst           44                       # number of demand (read+write) misses (Count)
system.cpu6.icache.demandMisses::total             44                       # number of demand (read+write) misses (Count)
system.cpu6.icache.overallMisses::cpu06.inst           44                       # number of overall misses (Count)
system.cpu6.icache.overallMisses::total            44                       # number of overall misses (Count)
system.cpu6.icache.demandAccesses::cpu06.inst      2589413                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.demandAccesses::total      2589413                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::cpu06.inst      2589413                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::total      2589413                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.demandMissRate::cpu06.inst     0.000017                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.demandMissRate::total     0.000017                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.overallMissRate::cpu06.inst     0.000017                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.overallMissRate::total     0.000017                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu6.icache.writebacks::total                1                       # number of writebacks (Count)
system.cpu6.icache.replacements                     1                       # number of replacements (Count)
system.cpu6.icache.ReadReq.hits::cpu06.inst      2589369                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.hits::total        2589369                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.misses::cpu06.inst           44                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.misses::total           44                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.accesses::cpu06.inst      2589413                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.accesses::total      2589413                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.missRate::cpu06.inst     0.000017                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.missRate::total     0.000017                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.icache.tags.tagsInUse           38.512693                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.icache.tags.totalRefs             2589413                       # Total number of references to valid blocks. (Count)
system.cpu6.icache.tags.sampledRefs                44                       # Sample count of references to valid blocks. (Count)
system.cpu6.icache.tags.avgRefs          58850.295455                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.icache.tags.warmupTick          199376500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.icache.tags.occupancies::cpu06.inst    38.512693                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.icache.tags.avgOccs::cpu06.inst     0.150440                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.avgOccs::total       0.150440                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.occupanciesTaskId::1024           43                       # Occupied blocks per task id (Count)
system.cpu6.icache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ageTaskId_1024::3           42                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ratioOccsTaskId::1024     0.167969                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.icache.tags.tagAccesses           5178870                       # Number of tag accesses (Count)
system.cpu6.icache.tags.dataAccesses          5178870                       # Number of data accesses (Count)
system.cpu6.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu6.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.dtb.rdAccesses                 321133                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                     88                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                       12                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                        2                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                2589413                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                       21                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.numTransitions              2                       # Number of power state transitions (Count)
system.cpu6.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::mean    132424500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::min_value    132424500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::max_value    132424500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON   2296775000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::CLK_GATED    132424500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                         4858413                       # Number of cpu cycles simulated (Cycle)
system.cpu7.cpi                              2.162880                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu7.ipc                              0.462346                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.commitStats0.numInsts             2246270                       # Number of instructions committed (thread level) (Count)
system.cpu7.commitStats0.numOps               3850804                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu7.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu7.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.commitStats0.cpi                 2.162880                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu7.commitStats0.ipc                 0.462346                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu7.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu7.commitStats0.numFpInsts                20                       # Number of float instructions (Count)
system.cpu7.commitStats0.numIntInsts          3529923                       # Number of integer instructions (Count)
system.cpu7.commitStats0.numLoadInsts          320960                       # Number of load instructions (Count)
system.cpu7.commitStats0.numStoreInsts             88                       # Number of store instructions (Count)
system.cpu7.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu7.commitStats0.committedInstType::No_OpClass           30      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntAlu      3529724     91.66%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCvt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMisc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatSqrt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAddAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAlu            2      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCvt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMisc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShift            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSqrt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAes            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAesMix            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdPredAlu            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::Matrix            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixMov            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixOP            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemRead       320952      8.33%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemWrite           78      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemRead            8      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemWrite           10      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::total      3850804                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedControl::IsControl       641748                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsDirectControl       641732                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsIndirectControl           16                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCondControl       641705                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsUncondControl           43                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCall           15                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsReturn           12                       # Class of control type instructions committed (Count)
system.cpu7.dcache.demandHits::cpu07.data       320989                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.demandHits::total           320989                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.overallHits::cpu07.data       320989                       # number of overall hits (Count)
system.cpu7.dcache.overallHits::total          320989                       # number of overall hits (Count)
system.cpu7.dcache.demandMisses::cpu07.data           45                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.demandMisses::total             45                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.overallMisses::cpu07.data           45                       # number of overall misses (Count)
system.cpu7.dcache.overallMisses::total            45                       # number of overall misses (Count)
system.cpu7.dcache.demandAccesses::cpu07.data       321034                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.demandAccesses::total       321034                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::cpu07.data       321034                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::total       321034                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.demandMissRate::cpu07.data     0.000140                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.demandMissRate::total     0.000140                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.overallMissRate::cpu07.data     0.000140                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.overallMissRate::total     0.000140                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.replacements                     0                       # number of replacements (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::cpu07.data            7                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::total            7                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.accesses::cpu07.data            7                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.accesses::total            7                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.missRate::cpu07.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWWriteReq.hits::cpu07.data            7                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.hits::total            7                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::cpu07.data            7                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::total            7                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.hits::cpu07.data       320922                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.hits::total         320922                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.misses::cpu07.data           31                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.misses::total           31                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.accesses::cpu07.data       320953                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.accesses::total       320953                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.missRate::cpu07.data     0.000097                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.missRate::total     0.000097                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.WriteReq.hits::cpu07.data           67                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.hits::total            67                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.misses::cpu07.data           14                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.misses::total           14                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.accesses::cpu07.data           81                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.accesses::total           81                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.missRate::cpu07.data     0.172840                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.missRate::total     0.172840                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dcache.tags.tagsInUse           24.063706                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dcache.tags.totalRefs              321048                       # Total number of references to valid blocks. (Count)
system.cpu7.dcache.tags.sampledRefs                49                       # Sample count of references to valid blocks. (Count)
system.cpu7.dcache.tags.avgRefs                  6552                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dcache.tags.warmupTick          200597500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dcache.tags.occupancies::cpu07.data    24.063706                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.dcache.tags.avgOccs::cpu07.data     0.023500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.avgOccs::total       0.023500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.occupanciesTaskId::1024           28                       # Occupied blocks per task id (Count)
system.cpu7.dcache.tags.ageTaskId_1024::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dcache.tags.ageTaskId_1024::3           24                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dcache.tags.ratioOccsTaskId::1024     0.027344                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.dcache.tags.tagAccesses            642145                       # Number of tag accesses (Count)
system.cpu7.dcache.tags.dataAccesses           642145                       # Number of data accesses (Count)
system.cpu7.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu7.exec_context.thread_0.numCallsReturns           27                       # Number of times a function call or return occured (Count)
system.cpu7.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu7.exec_context.thread_0.numIdleCycles 666026.920949                       # Number of idle cycles (Cycle)
system.cpu7.exec_context.thread_0.numBusyCycles 4192386.079051                       # Number of busy cycles (Cycle)
system.cpu7.exec_context.thread_0.notIdleFraction     0.862913                       # Percentage of non-idle cycles (Ratio)
system.cpu7.exec_context.thread_0.idleFraction     0.137087                       # Percentage of idle cycles (Ratio)
system.cpu7.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu7.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu7.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu7.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu7.executeStats0.numStoreInsts        321048                       # Number of stores executed (Count)
system.cpu7.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu7.executeStats0.numFpAluAccesses           20                       # Number of float alu accesses (Count)
system.cpu7.executeStats0.numFpRegReads            14                       # Number of times the floating registers were read (Count)
system.cpu7.executeStats0.numFpRegWrites           10                       # Number of times the floating registers were written (Count)
system.cpu7.executeStats0.numIntAluAccesses      3529923                       # Number of integer alu accesses (Count)
system.cpu7.executeStats0.numIntRegReads      3529940                       # Number of times the integer registers were read (Count)
system.cpu7.executeStats0.numIntRegWrites      2246376                       # Number of times the integer registers were written (Count)
system.cpu7.executeStats0.numMemRefs           321048                       # Number of memory refs (Count)
system.cpu7.executeStats0.numMiscRegReads      1604549                       # Number of times the Misc registers were read (Count)
system.cpu7.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu7.fetchStats0.numInsts              2246270                       # Number of instructions fetched (thread level) (Count)
system.cpu7.fetchStats0.numOps                3850804                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu7.fetchStats0.fetchRate            0.462346                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.fetchStats0.numBranches            641748                       # Number of branches fetched (Count)
system.cpu7.fetchStats0.branchRate           0.132090                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu7.icache.demandHits::cpu07.inst      2587811                       # number of demand (read+write) hits (Count)
system.cpu7.icache.demandHits::total          2587811                       # number of demand (read+write) hits (Count)
system.cpu7.icache.overallHits::cpu07.inst      2587811                       # number of overall hits (Count)
system.cpu7.icache.overallHits::total         2587811                       # number of overall hits (Count)
system.cpu7.icache.demandMisses::cpu07.inst           44                       # number of demand (read+write) misses (Count)
system.cpu7.icache.demandMisses::total             44                       # number of demand (read+write) misses (Count)
system.cpu7.icache.overallMisses::cpu07.inst           44                       # number of overall misses (Count)
system.cpu7.icache.overallMisses::total            44                       # number of overall misses (Count)
system.cpu7.icache.demandAccesses::cpu07.inst      2587855                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.demandAccesses::total      2587855                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::cpu07.inst      2587855                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::total      2587855                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.demandMissRate::cpu07.inst     0.000017                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.demandMissRate::total     0.000017                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.overallMissRate::cpu07.inst     0.000017                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.overallMissRate::total     0.000017                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu7.icache.writebacks::total                1                       # number of writebacks (Count)
system.cpu7.icache.replacements                     1                       # number of replacements (Count)
system.cpu7.icache.ReadReq.hits::cpu07.inst      2587811                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.hits::total        2587811                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.misses::cpu07.inst           44                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.misses::total           44                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.accesses::cpu07.inst      2587855                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.accesses::total      2587855                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.missRate::cpu07.inst     0.000017                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.missRate::total     0.000017                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.icache.tags.tagsInUse           38.500696                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.icache.tags.totalRefs             2587855                       # Total number of references to valid blocks. (Count)
system.cpu7.icache.tags.sampledRefs                44                       # Sample count of references to valid blocks. (Count)
system.cpu7.icache.tags.avgRefs          58814.886364                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.icache.tags.warmupTick          200591000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.icache.tags.occupancies::cpu07.inst    38.500696                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.icache.tags.avgOccs::cpu07.inst     0.150393                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.avgOccs::total       0.150393                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.occupanciesTaskId::1024           43                       # Occupied blocks per task id (Count)
system.cpu7.icache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu7.icache.tags.ageTaskId_1024::3           42                       # Occupied blocks per task id, per block age (Count)
system.cpu7.icache.tags.ratioOccsTaskId::1024     0.167969                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.icache.tags.tagAccesses           5175754                       # Number of tag accesses (Count)
system.cpu7.icache.tags.dataAccesses          5175754                       # Number of data accesses (Count)
system.cpu7.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu7.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.dtb.rdAccesses                 320960                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                     88                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                       13                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                        2                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                2587855                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                       21                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.numTransitions              2                       # Number of power state transitions (Count)
system.cpu7.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::mean    132421500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::min_value    132421500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::max_value    132421500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON   2296778000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::CLK_GATED    132421500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu8.numCycles                         4858413                       # Number of cpu cycles simulated (Cycle)
system.cpu8.cpi                              2.164054                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu8.ipc                              0.462096                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu8.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu8.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu8.commitStats0.numInsts             2245052                       # Number of instructions committed (thread level) (Count)
system.cpu8.commitStats0.numOps               3848716                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu8.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu8.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu8.commitStats0.cpi                 2.164054                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu8.commitStats0.ipc                 0.462096                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu8.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu8.commitStats0.numFpInsts                20                       # Number of float instructions (Count)
system.cpu8.commitStats0.numIntInsts          3528009                       # Number of integer instructions (Count)
system.cpu8.commitStats0.numLoadInsts          320786                       # Number of load instructions (Count)
system.cpu8.commitStats0.numStoreInsts             88                       # Number of store instructions (Count)
system.cpu8.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu8.commitStats0.committedInstType::No_OpClass           30      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntAlu      3527810     91.66%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCvt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMisc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatSqrt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAddAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAlu            2      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCvt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMisc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShift            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSqrt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAes            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAesMix            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdPredAlu            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::Matrix            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixMov            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixOP            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemRead       320778      8.33%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemWrite           78      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemRead            8      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemWrite           10      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::total      3848716                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedControl::IsControl       641400                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsDirectControl       641384                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsIndirectControl           16                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsCondControl       641357                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsUncondControl           43                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsCall           15                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsReturn           12                       # Class of control type instructions committed (Count)
system.cpu8.dcache.demandHits::cpu08.data       320815                       # number of demand (read+write) hits (Count)
system.cpu8.dcache.demandHits::total           320815                       # number of demand (read+write) hits (Count)
system.cpu8.dcache.overallHits::cpu08.data       320815                       # number of overall hits (Count)
system.cpu8.dcache.overallHits::total          320815                       # number of overall hits (Count)
system.cpu8.dcache.demandMisses::cpu08.data           45                       # number of demand (read+write) misses (Count)
system.cpu8.dcache.demandMisses::total             45                       # number of demand (read+write) misses (Count)
system.cpu8.dcache.overallMisses::cpu08.data           45                       # number of overall misses (Count)
system.cpu8.dcache.overallMisses::total            45                       # number of overall misses (Count)
system.cpu8.dcache.demandAccesses::cpu08.data       320860                       # number of demand (read+write) accesses (Count)
system.cpu8.dcache.demandAccesses::total       320860                       # number of demand (read+write) accesses (Count)
system.cpu8.dcache.overallAccesses::cpu08.data       320860                       # number of overall (read+write) accesses (Count)
system.cpu8.dcache.overallAccesses::total       320860                       # number of overall (read+write) accesses (Count)
system.cpu8.dcache.demandMissRate::cpu08.data     0.000140                       # miss rate for demand accesses (Ratio)
system.cpu8.dcache.demandMissRate::total     0.000140                       # miss rate for demand accesses (Ratio)
system.cpu8.dcache.overallMissRate::cpu08.data     0.000140                       # miss rate for overall accesses (Ratio)
system.cpu8.dcache.overallMissRate::total     0.000140                       # miss rate for overall accesses (Ratio)
system.cpu8.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dcache.replacements                     0                       # number of replacements (Count)
system.cpu8.dcache.LockedRMWReadReq.misses::cpu08.data            7                       # number of LockedRMWReadReq misses (Count)
system.cpu8.dcache.LockedRMWReadReq.misses::total            7                       # number of LockedRMWReadReq misses (Count)
system.cpu8.dcache.LockedRMWReadReq.accesses::cpu08.data            7                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.LockedRMWReadReq.accesses::total            7                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.LockedRMWReadReq.missRate::cpu08.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu8.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu8.dcache.LockedRMWWriteReq.hits::cpu08.data            7                       # number of LockedRMWWriteReq hits (Count)
system.cpu8.dcache.LockedRMWWriteReq.hits::total            7                       # number of LockedRMWWriteReq hits (Count)
system.cpu8.dcache.LockedRMWWriteReq.accesses::cpu08.data            7                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.LockedRMWWriteReq.accesses::total            7                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.ReadReq.hits::cpu08.data       320748                       # number of ReadReq hits (Count)
system.cpu8.dcache.ReadReq.hits::total         320748                       # number of ReadReq hits (Count)
system.cpu8.dcache.ReadReq.misses::cpu08.data           31                       # number of ReadReq misses (Count)
system.cpu8.dcache.ReadReq.misses::total           31                       # number of ReadReq misses (Count)
system.cpu8.dcache.ReadReq.accesses::cpu08.data       320779                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.ReadReq.accesses::total       320779                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.ReadReq.missRate::cpu08.data     0.000097                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.ReadReq.missRate::total     0.000097                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.WriteReq.hits::cpu08.data           67                       # number of WriteReq hits (Count)
system.cpu8.dcache.WriteReq.hits::total            67                       # number of WriteReq hits (Count)
system.cpu8.dcache.WriteReq.misses::cpu08.data           14                       # number of WriteReq misses (Count)
system.cpu8.dcache.WriteReq.misses::total           14                       # number of WriteReq misses (Count)
system.cpu8.dcache.WriteReq.accesses::cpu08.data           81                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.WriteReq.accesses::total           81                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.WriteReq.missRate::cpu08.data     0.172840                       # miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.WriteReq.missRate::total     0.172840                       # miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.dcache.tags.tagsInUse           24.051848                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.dcache.tags.totalRefs              320874                       # Total number of references to valid blocks. (Count)
system.cpu8.dcache.tags.sampledRefs                49                       # Sample count of references to valid blocks. (Count)
system.cpu8.dcache.tags.avgRefs           6548.448980                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.dcache.tags.warmupTick          201812000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.dcache.tags.occupancies::cpu08.data    24.051848                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu8.dcache.tags.avgOccs::cpu08.data     0.023488                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.dcache.tags.avgOccs::total       0.023488                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.dcache.tags.occupanciesTaskId::1024           28                       # Occupied blocks per task id (Count)
system.cpu8.dcache.tags.ageTaskId_1024::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu8.dcache.tags.ageTaskId_1024::3           24                       # Occupied blocks per task id, per block age (Count)
system.cpu8.dcache.tags.ratioOccsTaskId::1024     0.027344                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu8.dcache.tags.tagAccesses            641797                       # Number of tag accesses (Count)
system.cpu8.dcache.tags.dataAccesses           641797                       # Number of data accesses (Count)
system.cpu8.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu8.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu8.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu8.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu8.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu8.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu8.exec_context.thread_0.numCallsReturns           27                       # Number of times a function call or return occured (Count)
system.cpu8.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu8.exec_context.thread_0.numIdleCycles 668461.927964                       # Number of idle cycles (Cycle)
system.cpu8.exec_context.thread_0.numBusyCycles 4189951.072036                       # Number of busy cycles (Cycle)
system.cpu8.exec_context.thread_0.notIdleFraction     0.862411                       # Percentage of non-idle cycles (Ratio)
system.cpu8.exec_context.thread_0.idleFraction     0.137589                       # Percentage of idle cycles (Ratio)
system.cpu8.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu8.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu8.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu8.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu8.executeStats0.numStoreInsts        320874                       # Number of stores executed (Count)
system.cpu8.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu8.executeStats0.numFpAluAccesses           20                       # Number of float alu accesses (Count)
system.cpu8.executeStats0.numFpRegReads            14                       # Number of times the floating registers were read (Count)
system.cpu8.executeStats0.numFpRegWrites           10                       # Number of times the floating registers were written (Count)
system.cpu8.executeStats0.numIntAluAccesses      3528009                       # Number of integer alu accesses (Count)
system.cpu8.executeStats0.numIntRegReads      3528026                       # Number of times the integer registers were read (Count)
system.cpu8.executeStats0.numIntRegWrites      2245158                       # Number of times the integer registers were written (Count)
system.cpu8.executeStats0.numMemRefs           320874                       # Number of memory refs (Count)
system.cpu8.executeStats0.numMiscRegReads      1603679                       # Number of times the Misc registers were read (Count)
system.cpu8.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu8.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu8.fetchStats0.numInsts              2245052                       # Number of instructions fetched (thread level) (Count)
system.cpu8.fetchStats0.numOps                3848716                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu8.fetchStats0.fetchRate            0.462096                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu8.fetchStats0.numBranches            641400                       # Number of branches fetched (Count)
system.cpu8.fetchStats0.branchRate           0.132018                       # Number of branch fetches per cycle (Ratio)
system.cpu8.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu8.icache.demandHits::cpu08.inst      2586246                       # number of demand (read+write) hits (Count)
system.cpu8.icache.demandHits::total          2586246                       # number of demand (read+write) hits (Count)
system.cpu8.icache.overallHits::cpu08.inst      2586246                       # number of overall hits (Count)
system.cpu8.icache.overallHits::total         2586246                       # number of overall hits (Count)
system.cpu8.icache.demandMisses::cpu08.inst           44                       # number of demand (read+write) misses (Count)
system.cpu8.icache.demandMisses::total             44                       # number of demand (read+write) misses (Count)
system.cpu8.icache.overallMisses::cpu08.inst           44                       # number of overall misses (Count)
system.cpu8.icache.overallMisses::total            44                       # number of overall misses (Count)
system.cpu8.icache.demandAccesses::cpu08.inst      2586290                       # number of demand (read+write) accesses (Count)
system.cpu8.icache.demandAccesses::total      2586290                       # number of demand (read+write) accesses (Count)
system.cpu8.icache.overallAccesses::cpu08.inst      2586290                       # number of overall (read+write) accesses (Count)
system.cpu8.icache.overallAccesses::total      2586290                       # number of overall (read+write) accesses (Count)
system.cpu8.icache.demandMissRate::cpu08.inst     0.000017                       # miss rate for demand accesses (Ratio)
system.cpu8.icache.demandMissRate::total     0.000017                       # miss rate for demand accesses (Ratio)
system.cpu8.icache.overallMissRate::cpu08.inst     0.000017                       # miss rate for overall accesses (Ratio)
system.cpu8.icache.overallMissRate::total     0.000017                       # miss rate for overall accesses (Ratio)
system.cpu8.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.icache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu8.icache.writebacks::total                1                       # number of writebacks (Count)
system.cpu8.icache.replacements                     1                       # number of replacements (Count)
system.cpu8.icache.ReadReq.hits::cpu08.inst      2586246                       # number of ReadReq hits (Count)
system.cpu8.icache.ReadReq.hits::total        2586246                       # number of ReadReq hits (Count)
system.cpu8.icache.ReadReq.misses::cpu08.inst           44                       # number of ReadReq misses (Count)
system.cpu8.icache.ReadReq.misses::total           44                       # number of ReadReq misses (Count)
system.cpu8.icache.ReadReq.accesses::cpu08.inst      2586290                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.icache.ReadReq.accesses::total      2586290                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.icache.ReadReq.missRate::cpu08.inst     0.000017                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.ReadReq.missRate::total     0.000017                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.icache.tags.tagsInUse           38.488695                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.icache.tags.totalRefs             2586290                       # Total number of references to valid blocks. (Count)
system.cpu8.icache.tags.sampledRefs                44                       # Sample count of references to valid blocks. (Count)
system.cpu8.icache.tags.avgRefs          58779.318182                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.icache.tags.warmupTick          201805500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.icache.tags.occupancies::cpu08.inst    38.488695                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu8.icache.tags.avgOccs::cpu08.inst     0.150346                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.icache.tags.avgOccs::total       0.150346                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.icache.tags.occupanciesTaskId::1024           43                       # Occupied blocks per task id (Count)
system.cpu8.icache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu8.icache.tags.ageTaskId_1024::3           42                       # Occupied blocks per task id, per block age (Count)
system.cpu8.icache.tags.ratioOccsTaskId::1024     0.167969                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu8.icache.tags.tagAccesses           5172624                       # Number of tag accesses (Count)
system.cpu8.icache.tags.dataAccesses          5172624                       # Number of data accesses (Count)
system.cpu8.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu8.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu8.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu8.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu8.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu8.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu8.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.dtb.rdAccesses                 320786                       # TLB accesses on read requests (Count)
system.cpu8.mmu.dtb.wrAccesses                     88                       # TLB accesses on write requests (Count)
system.cpu8.mmu.dtb.rdMisses                       13                       # TLB misses on read requests (Count)
system.cpu8.mmu.dtb.wrMisses                        2                       # TLB misses on write requests (Count)
system.cpu8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.itb.wrAccesses                2586290                       # TLB accesses on write requests (Count)
system.cpu8.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.itb.wrMisses                       21                       # TLB misses on write requests (Count)
system.cpu8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.numTransitions              2                       # Number of power state transitions (Count)
system.cpu8.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::mean    132424500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::min_value    132424500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::max_value    132424500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::ON   2296775000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::CLK_GATED    132424500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu8.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu8.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu9.numCycles                         4858413                       # Number of cpu cycles simulated (Cycle)
system.cpu9.cpi                              2.165222                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu9.ipc                              0.461846                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu9.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu9.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu9.commitStats0.numInsts             2243841                       # Number of instructions committed (thread level) (Count)
system.cpu9.commitStats0.numOps               3846640                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu9.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu9.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu9.commitStats0.cpi                 2.165222                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu9.commitStats0.ipc                 0.461846                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu9.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu9.commitStats0.numFpInsts                20                       # Number of float instructions (Count)
system.cpu9.commitStats0.numIntInsts          3526106                       # Number of integer instructions (Count)
system.cpu9.commitStats0.numLoadInsts          320613                       # Number of load instructions (Count)
system.cpu9.commitStats0.numStoreInsts             88                       # Number of store instructions (Count)
system.cpu9.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu9.commitStats0.committedInstType::No_OpClass           30      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntAlu      3525907     91.66%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCvt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMisc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatSqrt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAddAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAlu            2      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCvt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMisc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShift            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSqrt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMult            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAes            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAesMix            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdPredAlu            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::Matrix            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixMov            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixOP            0      0.00%     91.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemRead       320605      8.33%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemWrite           78      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemRead            8      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemWrite           10      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::total      3846640                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedControl::IsControl       641054                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsDirectControl       641038                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsIndirectControl           16                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsCondControl       641011                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsUncondControl           43                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsCall           15                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsReturn           12                       # Class of control type instructions committed (Count)
system.cpu9.dcache.demandHits::cpu09.data       320642                       # number of demand (read+write) hits (Count)
system.cpu9.dcache.demandHits::total           320642                       # number of demand (read+write) hits (Count)
system.cpu9.dcache.overallHits::cpu09.data       320642                       # number of overall hits (Count)
system.cpu9.dcache.overallHits::total          320642                       # number of overall hits (Count)
system.cpu9.dcache.demandMisses::cpu09.data           45                       # number of demand (read+write) misses (Count)
system.cpu9.dcache.demandMisses::total             45                       # number of demand (read+write) misses (Count)
system.cpu9.dcache.overallMisses::cpu09.data           45                       # number of overall misses (Count)
system.cpu9.dcache.overallMisses::total            45                       # number of overall misses (Count)
system.cpu9.dcache.demandAccesses::cpu09.data       320687                       # number of demand (read+write) accesses (Count)
system.cpu9.dcache.demandAccesses::total       320687                       # number of demand (read+write) accesses (Count)
system.cpu9.dcache.overallAccesses::cpu09.data       320687                       # number of overall (read+write) accesses (Count)
system.cpu9.dcache.overallAccesses::total       320687                       # number of overall (read+write) accesses (Count)
system.cpu9.dcache.demandMissRate::cpu09.data     0.000140                       # miss rate for demand accesses (Ratio)
system.cpu9.dcache.demandMissRate::total     0.000140                       # miss rate for demand accesses (Ratio)
system.cpu9.dcache.overallMissRate::cpu09.data     0.000140                       # miss rate for overall accesses (Ratio)
system.cpu9.dcache.overallMissRate::total     0.000140                       # miss rate for overall accesses (Ratio)
system.cpu9.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu9.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu9.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu9.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu9.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.dcache.replacements                     0                       # number of replacements (Count)
system.cpu9.dcache.LockedRMWReadReq.misses::cpu09.data            7                       # number of LockedRMWReadReq misses (Count)
system.cpu9.dcache.LockedRMWReadReq.misses::total            7                       # number of LockedRMWReadReq misses (Count)
system.cpu9.dcache.LockedRMWReadReq.accesses::cpu09.data            7                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu9.dcache.LockedRMWReadReq.accesses::total            7                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu9.dcache.LockedRMWReadReq.missRate::cpu09.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu9.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu9.dcache.LockedRMWWriteReq.hits::cpu09.data            7                       # number of LockedRMWWriteReq hits (Count)
system.cpu9.dcache.LockedRMWWriteReq.hits::total            7                       # number of LockedRMWWriteReq hits (Count)
system.cpu9.dcache.LockedRMWWriteReq.accesses::cpu09.data            7                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu9.dcache.LockedRMWWriteReq.accesses::total            7                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu9.dcache.ReadReq.hits::cpu09.data       320575                       # number of ReadReq hits (Count)
system.cpu9.dcache.ReadReq.hits::total         320575                       # number of ReadReq hits (Count)
system.cpu9.dcache.ReadReq.misses::cpu09.data           31                       # number of ReadReq misses (Count)
system.cpu9.dcache.ReadReq.misses::total           31                       # number of ReadReq misses (Count)
system.cpu9.dcache.ReadReq.accesses::cpu09.data       320606                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu9.dcache.ReadReq.accesses::total       320606                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu9.dcache.ReadReq.missRate::cpu09.data     0.000097                       # miss rate for ReadReq accesses (Ratio)
system.cpu9.dcache.ReadReq.missRate::total     0.000097                       # miss rate for ReadReq accesses (Ratio)
system.cpu9.dcache.WriteReq.hits::cpu09.data           67                       # number of WriteReq hits (Count)
system.cpu9.dcache.WriteReq.hits::total            67                       # number of WriteReq hits (Count)
system.cpu9.dcache.WriteReq.misses::cpu09.data           14                       # number of WriteReq misses (Count)
system.cpu9.dcache.WriteReq.misses::total           14                       # number of WriteReq misses (Count)
system.cpu9.dcache.WriteReq.accesses::cpu09.data           81                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu9.dcache.WriteReq.accesses::total           81                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu9.dcache.WriteReq.missRate::cpu09.data     0.172840                       # miss rate for WriteReq accesses (Ratio)
system.cpu9.dcache.WriteReq.missRate::total     0.172840                       # miss rate for WriteReq accesses (Ratio)
system.cpu9.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.dcache.tags.tagsInUse           24.039963                       # Average ticks per tags in use ((Tick/Count))
system.cpu9.dcache.tags.totalRefs              320701                       # Total number of references to valid blocks. (Count)
system.cpu9.dcache.tags.sampledRefs                49                       # Sample count of references to valid blocks. (Count)
system.cpu9.dcache.tags.avgRefs           6544.918367                       # Average number of references to valid blocks. ((Count/Count))
system.cpu9.dcache.tags.warmupTick          203026500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu9.dcache.tags.occupancies::cpu09.data    24.039963                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu9.dcache.tags.avgOccs::cpu09.data     0.023477                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu9.dcache.tags.avgOccs::total       0.023477                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu9.dcache.tags.occupanciesTaskId::1024           28                       # Occupied blocks per task id (Count)
system.cpu9.dcache.tags.ageTaskId_1024::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu9.dcache.tags.ageTaskId_1024::3           24                       # Occupied blocks per task id, per block age (Count)
system.cpu9.dcache.tags.ratioOccsTaskId::1024     0.027344                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu9.dcache.tags.tagAccesses            641451                       # Number of tag accesses (Count)
system.cpu9.dcache.tags.dataAccesses           641451                       # Number of data accesses (Count)
system.cpu9.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu9.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu9.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu9.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu9.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu9.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu9.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu9.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu9.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu9.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu9.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu9.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu9.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu9.exec_context.thread_0.numCallsReturns           27                       # Number of times a function call or return occured (Count)
system.cpu9.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu9.exec_context.thread_0.numIdleCycles 670884.934945                       # Number of idle cycles (Cycle)
system.cpu9.exec_context.thread_0.numBusyCycles 4187528.065055                       # Number of busy cycles (Cycle)
system.cpu9.exec_context.thread_0.notIdleFraction     0.861913                       # Percentage of non-idle cycles (Ratio)
system.cpu9.exec_context.thread_0.idleFraction     0.138087                       # Percentage of idle cycles (Ratio)
system.cpu9.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu9.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu9.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu9.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu9.executeStats0.numStoreInsts        320701                       # Number of stores executed (Count)
system.cpu9.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu9.executeStats0.numFpAluAccesses           20                       # Number of float alu accesses (Count)
system.cpu9.executeStats0.numFpRegReads            14                       # Number of times the floating registers were read (Count)
system.cpu9.executeStats0.numFpRegWrites           10                       # Number of times the floating registers were written (Count)
system.cpu9.executeStats0.numIntAluAccesses      3526106                       # Number of integer alu accesses (Count)
system.cpu9.executeStats0.numIntRegReads      3526123                       # Number of times the integer registers were read (Count)
system.cpu9.executeStats0.numIntRegWrites      2243947                       # Number of times the integer registers were written (Count)
system.cpu9.executeStats0.numMemRefs           320701                       # Number of memory refs (Count)
system.cpu9.executeStats0.numMiscRegReads      1602814                       # Number of times the Misc registers were read (Count)
system.cpu9.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu9.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu9.fetchStats0.numInsts              2243841                       # Number of instructions fetched (thread level) (Count)
system.cpu9.fetchStats0.numOps                3846640                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu9.fetchStats0.fetchRate            0.461846                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu9.fetchStats0.numBranches            641054                       # Number of branches fetched (Count)
system.cpu9.fetchStats0.branchRate           0.131947                       # Number of branch fetches per cycle (Ratio)
system.cpu9.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu9.icache.demandHits::cpu09.inst      2584688                       # number of demand (read+write) hits (Count)
system.cpu9.icache.demandHits::total          2584688                       # number of demand (read+write) hits (Count)
system.cpu9.icache.overallHits::cpu09.inst      2584688                       # number of overall hits (Count)
system.cpu9.icache.overallHits::total         2584688                       # number of overall hits (Count)
system.cpu9.icache.demandMisses::cpu09.inst           44                       # number of demand (read+write) misses (Count)
system.cpu9.icache.demandMisses::total             44                       # number of demand (read+write) misses (Count)
system.cpu9.icache.overallMisses::cpu09.inst           44                       # number of overall misses (Count)
system.cpu9.icache.overallMisses::total            44                       # number of overall misses (Count)
system.cpu9.icache.demandAccesses::cpu09.inst      2584732                       # number of demand (read+write) accesses (Count)
system.cpu9.icache.demandAccesses::total      2584732                       # number of demand (read+write) accesses (Count)
system.cpu9.icache.overallAccesses::cpu09.inst      2584732                       # number of overall (read+write) accesses (Count)
system.cpu9.icache.overallAccesses::total      2584732                       # number of overall (read+write) accesses (Count)
system.cpu9.icache.demandMissRate::cpu09.inst     0.000017                       # miss rate for demand accesses (Ratio)
system.cpu9.icache.demandMissRate::total     0.000017                       # miss rate for demand accesses (Ratio)
system.cpu9.icache.overallMissRate::cpu09.inst     0.000017                       # miss rate for overall accesses (Ratio)
system.cpu9.icache.overallMissRate::total     0.000017                       # miss rate for overall accesses (Ratio)
system.cpu9.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu9.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu9.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu9.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu9.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.icache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu9.icache.writebacks::total                1                       # number of writebacks (Count)
system.cpu9.icache.replacements                     1                       # number of replacements (Count)
system.cpu9.icache.ReadReq.hits::cpu09.inst      2584688                       # number of ReadReq hits (Count)
system.cpu9.icache.ReadReq.hits::total        2584688                       # number of ReadReq hits (Count)
system.cpu9.icache.ReadReq.misses::cpu09.inst           44                       # number of ReadReq misses (Count)
system.cpu9.icache.ReadReq.misses::total           44                       # number of ReadReq misses (Count)
system.cpu9.icache.ReadReq.accesses::cpu09.inst      2584732                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu9.icache.ReadReq.accesses::total      2584732                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu9.icache.ReadReq.missRate::cpu09.inst     0.000017                       # miss rate for ReadReq accesses (Ratio)
system.cpu9.icache.ReadReq.missRate::total     0.000017                       # miss rate for ReadReq accesses (Ratio)
system.cpu9.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.icache.tags.tagsInUse           38.476698                       # Average ticks per tags in use ((Tick/Count))
system.cpu9.icache.tags.totalRefs             2584732                       # Total number of references to valid blocks. (Count)
system.cpu9.icache.tags.sampledRefs                44                       # Sample count of references to valid blocks. (Count)
system.cpu9.icache.tags.avgRefs          58743.909091                       # Average number of references to valid blocks. ((Count/Count))
system.cpu9.icache.tags.warmupTick          203020000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu9.icache.tags.occupancies::cpu09.inst    38.476698                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu9.icache.tags.avgOccs::cpu09.inst     0.150300                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu9.icache.tags.avgOccs::total       0.150300                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu9.icache.tags.occupanciesTaskId::1024           43                       # Occupied blocks per task id (Count)
system.cpu9.icache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu9.icache.tags.ageTaskId_1024::3           42                       # Occupied blocks per task id, per block age (Count)
system.cpu9.icache.tags.ratioOccsTaskId::1024     0.167969                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu9.icache.tags.tagAccesses           5169508                       # Number of tag accesses (Count)
system.cpu9.icache.tags.dataAccesses          5169508                       # Number of data accesses (Count)
system.cpu9.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu9.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu9.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu9.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu9.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu9.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu9.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu9.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu9.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu9.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu9.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu9.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu9.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu9.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.mmu.dtb.rdAccesses                 320613                       # TLB accesses on read requests (Count)
system.cpu9.mmu.dtb.wrAccesses                     88                       # TLB accesses on write requests (Count)
system.cpu9.mmu.dtb.rdMisses                       13                       # TLB misses on read requests (Count)
system.cpu9.mmu.dtb.wrMisses                        2                       # TLB misses on write requests (Count)
system.cpu9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.itb.wrAccesses                2584732                       # TLB accesses on write requests (Count)
system.cpu9.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.itb.wrMisses                       21                       # TLB misses on write requests (Count)
system.cpu9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.numTransitions              2                       # Number of power state transitions (Count)
system.cpu9.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::mean    132421500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::min_value    132421500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::max_value    132421500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::ON   2296778000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::CLK_GATED    132421500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu9.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu9.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu00.inst                  629                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu00.data                   40                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu01.inst                   24                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu01.data                    3                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu02.inst                 8977                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu02.data                  314                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu03.inst                   44                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu03.data                    4                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu04.inst                   42                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu04.data                    3                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu05.inst                   44                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu05.data                    6                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu06.inst                   44                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu06.data                    4                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu07.inst                   44                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu07.data                    3                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu08.inst                   44                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu08.data                    3                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu09.inst                   44                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu09.data                    3                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu10.inst                   44                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu10.data                    3                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu11.inst                   44                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu11.data                    3                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu12.inst                   44                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu12.data                    3                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu13.inst                   40                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu13.data                    3                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu14.inst                   43                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu14.data                    6                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu15.inst                 9053                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu15.data                   27                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     19632                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu00.inst                 629                       # number of overall hits (Count)
system.l2.overallHits::cpu00.data                  40                       # number of overall hits (Count)
system.l2.overallHits::cpu01.inst                  24                       # number of overall hits (Count)
system.l2.overallHits::cpu01.data                   3                       # number of overall hits (Count)
system.l2.overallHits::cpu02.inst                8977                       # number of overall hits (Count)
system.l2.overallHits::cpu02.data                 314                       # number of overall hits (Count)
system.l2.overallHits::cpu03.inst                  44                       # number of overall hits (Count)
system.l2.overallHits::cpu03.data                   4                       # number of overall hits (Count)
system.l2.overallHits::cpu04.inst                  42                       # number of overall hits (Count)
system.l2.overallHits::cpu04.data                   3                       # number of overall hits (Count)
system.l2.overallHits::cpu05.inst                  44                       # number of overall hits (Count)
system.l2.overallHits::cpu05.data                   6                       # number of overall hits (Count)
system.l2.overallHits::cpu06.inst                  44                       # number of overall hits (Count)
system.l2.overallHits::cpu06.data                   4                       # number of overall hits (Count)
system.l2.overallHits::cpu07.inst                  44                       # number of overall hits (Count)
system.l2.overallHits::cpu07.data                   3                       # number of overall hits (Count)
system.l2.overallHits::cpu08.inst                  44                       # number of overall hits (Count)
system.l2.overallHits::cpu08.data                   3                       # number of overall hits (Count)
system.l2.overallHits::cpu09.inst                  44                       # number of overall hits (Count)
system.l2.overallHits::cpu09.data                   3                       # number of overall hits (Count)
system.l2.overallHits::cpu10.inst                  44                       # number of overall hits (Count)
system.l2.overallHits::cpu10.data                   3                       # number of overall hits (Count)
system.l2.overallHits::cpu11.inst                  44                       # number of overall hits (Count)
system.l2.overallHits::cpu11.data                   3                       # number of overall hits (Count)
system.l2.overallHits::cpu12.inst                  44                       # number of overall hits (Count)
system.l2.overallHits::cpu12.data                   3                       # number of overall hits (Count)
system.l2.overallHits::cpu13.inst                  40                       # number of overall hits (Count)
system.l2.overallHits::cpu13.data                   3                       # number of overall hits (Count)
system.l2.overallHits::cpu14.inst                  43                       # number of overall hits (Count)
system.l2.overallHits::cpu14.data                   6                       # number of overall hits (Count)
system.l2.overallHits::cpu15.inst                9053                       # number of overall hits (Count)
system.l2.overallHits::cpu15.data                  27                       # number of overall hits (Count)
system.l2.overallHits::total                    19632                       # number of overall hits (Count)
system.l2.demandMisses::cpu00.inst               1342                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu00.data               1095                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu01.inst                 20                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu01.data                  6                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu02.inst                 82                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu02.data                310                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu03.data                  6                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu04.inst                  2                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu04.data                  7                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu05.data                  6                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu06.data                  7                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu07.data                  6                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu08.data                  6                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu09.data                  6                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu10.data                  6                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu11.data                  6                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu12.data                  6                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu13.inst                  4                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu13.data                  6                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu14.inst                  1                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu14.data                  6                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu15.inst                  8                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu15.data                311                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    3255                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu00.inst              1342                       # number of overall misses (Count)
system.l2.overallMisses::cpu00.data              1095                       # number of overall misses (Count)
system.l2.overallMisses::cpu01.inst                20                       # number of overall misses (Count)
system.l2.overallMisses::cpu01.data                 6                       # number of overall misses (Count)
system.l2.overallMisses::cpu02.inst                82                       # number of overall misses (Count)
system.l2.overallMisses::cpu02.data               310                       # number of overall misses (Count)
system.l2.overallMisses::cpu03.data                 6                       # number of overall misses (Count)
system.l2.overallMisses::cpu04.inst                 2                       # number of overall misses (Count)
system.l2.overallMisses::cpu04.data                 7                       # number of overall misses (Count)
system.l2.overallMisses::cpu05.data                 6                       # number of overall misses (Count)
system.l2.overallMisses::cpu06.data                 7                       # number of overall misses (Count)
system.l2.overallMisses::cpu07.data                 6                       # number of overall misses (Count)
system.l2.overallMisses::cpu08.data                 6                       # number of overall misses (Count)
system.l2.overallMisses::cpu09.data                 6                       # number of overall misses (Count)
system.l2.overallMisses::cpu10.data                 6                       # number of overall misses (Count)
system.l2.overallMisses::cpu11.data                 6                       # number of overall misses (Count)
system.l2.overallMisses::cpu12.data                 6                       # number of overall misses (Count)
system.l2.overallMisses::cpu13.inst                 4                       # number of overall misses (Count)
system.l2.overallMisses::cpu13.data                 6                       # number of overall misses (Count)
system.l2.overallMisses::cpu14.inst                 1                       # number of overall misses (Count)
system.l2.overallMisses::cpu14.data                 6                       # number of overall misses (Count)
system.l2.overallMisses::cpu15.inst                 8                       # number of overall misses (Count)
system.l2.overallMisses::cpu15.data               311                       # number of overall misses (Count)
system.l2.overallMisses::total                   3255                       # number of overall misses (Count)
system.l2.demandAccesses::cpu00.inst             1971                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu00.data             1135                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu01.inst               44                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu01.data                9                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu02.inst             9059                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu02.data              624                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu03.inst               44                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu03.data               10                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu04.inst               44                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu04.data               10                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu05.inst               44                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu05.data               12                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu06.inst               44                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu06.data               11                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu07.inst               44                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu07.data                9                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu08.inst               44                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu08.data                9                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu09.inst               44                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu09.data                9                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu10.inst               44                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu10.data                9                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu11.inst               44                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu11.data                9                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu12.inst               44                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu12.data                9                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu13.inst               44                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu13.data                9                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu14.inst               44                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu14.data               12                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu15.inst             9061                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu15.data              338                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 22887                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu00.inst            1971                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu00.data            1135                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu01.inst              44                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu01.data               9                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu02.inst            9059                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu02.data             624                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu03.inst              44                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu03.data              10                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu04.inst              44                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu04.data              10                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu05.inst              44                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu05.data              12                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu06.inst              44                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu06.data              11                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu07.inst              44                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu07.data               9                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu08.inst              44                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu08.data               9                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu09.inst              44                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu09.data               9                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu10.inst              44                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu10.data               9                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu11.inst              44                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu11.data               9                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu12.inst              44                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu12.data               9                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu13.inst              44                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu13.data               9                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu14.inst              44                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu14.data              12                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu15.inst            9061                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu15.data             338                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                22887                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu00.inst         0.680873                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu00.data         0.964758                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu01.inst         0.454545                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu01.data         0.666667                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu02.inst         0.009052                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu02.data         0.496795                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu03.data         0.600000                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu04.inst         0.045455                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu04.data         0.700000                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu05.data         0.500000                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu06.data         0.636364                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu07.data         0.666667                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu08.data         0.666667                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu09.data         0.666667                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu10.data         0.666667                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu11.data         0.666667                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu12.data         0.666667                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu13.inst         0.090909                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu13.data         0.666667                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu14.inst         0.022727                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu14.data         0.500000                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu15.inst         0.000883                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu15.data         0.920118                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.142220                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu00.inst        0.680873                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu00.data        0.964758                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu01.inst        0.454545                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu01.data        0.666667                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu02.inst        0.009052                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu02.data        0.496795                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu03.data        0.600000                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu04.inst        0.045455                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu04.data        0.700000                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu05.data        0.500000                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu06.data        0.636364                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu07.data        0.666667                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu08.data        0.666667                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu09.data        0.666667                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu10.data        0.666667                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu11.data        0.666667                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu12.data        0.666667                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu13.inst        0.090909                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu13.data        0.666667                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu14.inst        0.022727                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu14.data        0.500000                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu15.inst        0.000883                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu15.data        0.920118                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.142220                       # miss rate for overall accesses (Ratio)
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                    4                       # number of writebacks (Count)
system.l2.writebacks::total                         4                       # number of writebacks (Count)
system.l2.replacements                            143                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu00.inst           629                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu01.inst            24                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu02.inst          8977                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu03.inst            44                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu04.inst            42                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu05.inst            44                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu06.inst            44                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu07.inst            44                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu08.inst            44                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu09.inst            44                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu10.inst            44                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu11.inst            44                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu12.inst            44                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu13.inst            40                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu14.inst            43                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu15.inst          9053                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total              19204                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu00.inst         1342                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu01.inst           20                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu02.inst           82                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu04.inst            2                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu13.inst            4                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu14.inst            1                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu15.inst            8                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1459                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.accesses::cpu00.inst         1971                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu01.inst           44                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu02.inst         9059                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu03.inst           44                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu04.inst           44                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu05.inst           44                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu06.inst           44                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu07.inst           44                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu08.inst           44                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu09.inst           44                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu10.inst           44                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu11.inst           44                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu12.inst           44                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu13.inst           44                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu14.inst           44                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu15.inst         9061                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          20663                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu00.inst     0.680873                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu01.inst     0.454545                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu02.inst     0.009052                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu04.inst     0.045455                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu13.inst     0.090909                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu14.inst     0.022727                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu15.inst     0.000883                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.070609                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadExReq.hits::cpu00.data               13                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu02.data               64                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu14.data                1                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu15.data                7                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                    85                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu00.data            853                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu01.data              6                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu02.data            309                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu03.data              6                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu04.data              7                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu05.data              6                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu06.data              7                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu07.data              6                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu08.data              6                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu09.data              6                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu10.data              6                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu11.data              6                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu12.data              6                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu13.data              6                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu14.data              6                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu15.data            309                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                1551                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.accesses::cpu00.data          866                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu01.data            6                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu02.data          373                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu03.data            6                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu04.data            7                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu05.data            6                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu06.data            7                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu07.data            6                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu08.data            6                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu09.data            6                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu10.data            6                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu11.data            6                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu12.data            6                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu13.data            6                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu14.data            7                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu15.data          316                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              1636                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu00.data     0.984988                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu01.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu02.data     0.828418                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu03.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu04.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu05.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu06.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu07.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu08.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu09.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu10.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu11.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu12.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu13.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu14.data     0.857143                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu15.data     0.977848                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.948044                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadSharedReq.hits::cpu00.data           27                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu01.data            3                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu02.data          250                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu03.data            4                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu04.data            3                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu05.data            6                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu06.data            4                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu07.data            3                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu08.data            3                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu09.data            3                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu10.data            3                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu11.data            3                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu12.data            3                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu13.data            3                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu14.data            5                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu15.data           20                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total               343                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu00.data          242                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu02.data            1                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu15.data            2                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             245                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.accesses::cpu00.data          269                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu01.data            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu02.data          251                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu03.data            4                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu04.data            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu05.data            6                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu06.data            4                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu07.data            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu08.data            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu09.data            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu10.data            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu11.data            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu12.data            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu13.data            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu14.data            5                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu15.data           22                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           588                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu00.data     0.899628                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu02.data     0.003984                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu15.data     0.090909                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.416667                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.UpgradeReq.hits::cpu00.data              25                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu02.data               3                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu15.data               1                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                   29                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu00.data             2                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                  2                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.accesses::cpu00.data           27                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu02.data            3                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu15.data            1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total               31                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu00.data     0.074074                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.064516                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.WritebackClean.hits::writebacks         6513                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             6513                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         6513                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         6513                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks          562                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total              562                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks          562                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total          562                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  2864.341994                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        30053                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       3261                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       9.215885                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       1.993830                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu00.inst    1186.176922                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu00.data     951.159437                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu01.inst      18.379422                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu01.data       5.506952                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu02.inst      73.979378                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu02.data     272.671748                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu03.data       5.397223                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu04.inst       1.823960                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu04.data       6.419811                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu05.data       5.498952                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu06.data       6.414813                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu07.data       5.494953                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu08.data       5.492953                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu09.data       5.490953                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu10.data       5.488953                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu11.data       5.486953                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu12.data       5.484953                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu13.inst       3.653325                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu13.data       5.482954                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu14.inst       0.911982                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu14.data       5.480954                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu15.inst       6.894674                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu15.data     273.555940                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000487                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu00.inst           0.289594                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu00.data           0.232217                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu01.inst           0.004487                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu01.data           0.001344                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu02.inst           0.018061                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu02.data           0.066570                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu03.data           0.001318                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu04.inst           0.000445                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu04.data           0.001567                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu05.data           0.001343                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu06.data           0.001566                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu07.data           0.001342                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu08.data           0.001341                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu09.data           0.001341                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu10.data           0.001340                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu11.data           0.001340                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu12.data           0.001339                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu13.inst           0.000892                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu13.data           0.001339                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu14.inst           0.000223                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu14.data           0.001338                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu15.inst           0.001683                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu15.data           0.066786                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.699302                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           3118                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   62                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                   73                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2983                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.761230                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     243725                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    243725                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                         0                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys                0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                             0                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                           nan                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu00.inst        85888                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu00.data        70080                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu01.inst         1280                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu01.data          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu02.inst         5248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu02.data        19840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu03.data          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu04.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu04.data          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu05.data          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu06.data          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu07.data          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu08.data          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu09.data          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu10.data          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu11.data          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu12.data          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu13.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu13.data          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu14.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu14.data          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu15.inst          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu15.data        19904                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         208320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu00.inst        85888                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu01.inst         1280                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu02.inst         5248                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu04.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu13.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu14.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu15.inst          512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        93376                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks          256                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total          256                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu00.inst         1342                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu00.data         1095                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu01.inst           20                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu01.data            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu02.inst           82                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu02.data          310                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu03.data            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu04.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu04.data            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu05.data            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu06.data            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu07.data            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu08.data            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu09.data            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu10.data            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu11.data            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu12.data            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu13.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu13.data            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu14.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu14.data            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu15.inst            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu15.data          311                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            3255                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks            4                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total              4                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu00.inst     35356503                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu00.data     28849010                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu01.inst       526923                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu01.data       158077                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu02.inst      2160382                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu02.data      8167300                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu03.data       158077                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu04.inst        52692                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu04.data       184423                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu05.data       158077                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu06.data       184423                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu07.data       158077                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu08.data       158077                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu09.data       158077                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu10.data       158077                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu11.data       158077                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu12.data       158077                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu13.inst       105385                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu13.data       158077                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu14.inst        26346                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu14.data       158077                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu15.inst       210769                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu15.data      8193646                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          85756645                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu00.inst     35356503                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu01.inst       526923                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu02.inst      2160382                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu04.inst        52692                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu13.inst       105385                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu14.inst        26346                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu15.inst       210769                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      38439000                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks       105385                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total           105385                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks       105385                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu00.inst     35356503                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu00.data     28849010                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu01.inst       526923                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu01.data       158077                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu02.inst      2160382                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu02.data      8167300                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu03.data       158077                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu04.inst        52692                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu04.data       184423                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu05.data       158077                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu06.data       184423                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu07.data       158077                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu08.data       158077                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu09.data       158077                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu10.data       158077                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu11.data       158077                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu12.data       158077                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu13.inst       105385                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu13.data       158077                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu14.inst        26346                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu14.data       158077                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu15.inst       210769                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu15.data      8193646                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         85862030                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                    0                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                       0                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat                     0                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat                  0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                     nan                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat                   nan                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat                nan                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                   0                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate              nan                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.dramBytesRead                 0                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten              0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                       0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                 nan                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    932812800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy     932812800                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   384.000079                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2429199500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    932812800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy     932812800                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   384.000079                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2429199500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                1704                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty             4                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                94                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               172                       # Transaction distribution (Count)
system.membus.transDist::UpgradeResp                2                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1551                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1551                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           1704                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         6782                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total         6782                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    6782                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       208576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total       208576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   208576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               3427                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     3427    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 3427                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.snoop_filter.totRequests           3525                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          270                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              22042                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty          562                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        19454                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              312                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq              201                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp             201                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              2846                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             2846                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          20663                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          1379                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu00.icache.mem_side_port::system.l2.cpu_side_port         5657                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu00.dcache.mem_side_port::system.l2.cpu_side_port         3011                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu01.icache.mem_side_port::system.l2.cpu_side_port           89                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu01.dcache.mem_side_port::system.l2.cpu_side_port          104                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu02.icache.mem_side_port::system.l2.cpu_side_port        26980                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu02.dcache.mem_side_port::system.l2.cpu_side_port         3493                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu03.icache.mem_side_port::system.l2.cpu_side_port           89                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu03.dcache.mem_side_port::system.l2.cpu_side_port          102                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu04.icache.mem_side_port::system.l2.cpu_side_port           89                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu04.dcache.mem_side_port::system.l2.cpu_side_port          102                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu05.icache.mem_side_port::system.l2.cpu_side_port           89                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu05.dcache.mem_side_port::system.l2.cpu_side_port          100                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu06.icache.mem_side_port::system.l2.cpu_side_port           89                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu06.dcache.mem_side_port::system.l2.cpu_side_port          104                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu07.icache.mem_side_port::system.l2.cpu_side_port           89                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu07.dcache.mem_side_port::system.l2.cpu_side_port          104                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu08.icache.mem_side_port::system.l2.cpu_side_port           89                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu08.dcache.mem_side_port::system.l2.cpu_side_port          104                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu09.icache.mem_side_port::system.l2.cpu_side_port           89                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu09.dcache.mem_side_port::system.l2.cpu_side_port          104                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu10.icache.mem_side_port::system.l2.cpu_side_port           89                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu10.dcache.mem_side_port::system.l2.cpu_side_port          104                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu11.icache.mem_side_port::system.l2.cpu_side_port           89                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu11.dcache.mem_side_port::system.l2.cpu_side_port          102                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu12.icache.mem_side_port::system.l2.cpu_side_port           89                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu12.dcache.mem_side_port::system.l2.cpu_side_port          102                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu13.icache.mem_side_port::system.l2.cpu_side_port           89                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu13.dcache.mem_side_port::system.l2.cpu_side_port          102                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu14.icache.mem_side_port::system.l2.cpu_side_port           89                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu14.dcache.mem_side_port::system.l2.cpu_side_port          104                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu15.icache.mem_side_port::system.l2.cpu_side_port        26986                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu15.dcache.mem_side_port::system.l2.cpu_side_port         1884                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                  70506                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu00.icache.mem_side_port::system.l2.cpu_side_port       235904                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu00.dcache.mem_side_port::system.l2.cpu_side_port        95936                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu01.icache.mem_side_port::system.l2.cpu_side_port         2880                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu01.dcache.mem_side_port::system.l2.cpu_side_port         3136                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu02.icache.mem_side_port::system.l2.cpu_side_port      1146944                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu02.dcache.mem_side_port::system.l2.cpu_side_port       111488                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu03.icache.mem_side_port::system.l2.cpu_side_port         2880                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu03.dcache.mem_side_port::system.l2.cpu_side_port         3072                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu04.icache.mem_side_port::system.l2.cpu_side_port         2880                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu04.dcache.mem_side_port::system.l2.cpu_side_port         3072                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu05.icache.mem_side_port::system.l2.cpu_side_port         2880                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu05.dcache.mem_side_port::system.l2.cpu_side_port         3072                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu06.icache.mem_side_port::system.l2.cpu_side_port         2880                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu06.dcache.mem_side_port::system.l2.cpu_side_port         3136                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu07.icache.mem_side_port::system.l2.cpu_side_port         2880                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu07.dcache.mem_side_port::system.l2.cpu_side_port         3136                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu08.icache.mem_side_port::system.l2.cpu_side_port         2880                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu08.dcache.mem_side_port::system.l2.cpu_side_port         3136                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu09.icache.mem_side_port::system.l2.cpu_side_port         2880                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu09.dcache.mem_side_port::system.l2.cpu_side_port         3136                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu10.icache.mem_side_port::system.l2.cpu_side_port         2880                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu10.dcache.mem_side_port::system.l2.cpu_side_port         3136                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu11.icache.mem_side_port::system.l2.cpu_side_port         2880                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu11.dcache.mem_side_port::system.l2.cpu_side_port         3072                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu12.icache.mem_side_port::system.l2.cpu_side_port         2880                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu12.dcache.mem_side_port::system.l2.cpu_side_port         3072                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu13.icache.mem_side_port::system.l2.cpu_side_port         2880                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu13.dcache.mem_side_port::system.l2.cpu_side_port         3072                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu14.icache.mem_side_port::system.l2.cpu_side_port         2880                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu14.dcache.mem_side_port::system.l2.cpu_side_port         3136                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu15.icache.mem_side_port::system.l2.cpu_side_port      1147200                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu15.dcache.mem_side_port::system.l2.cpu_side_port        58560                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 2873856                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             143                       # Total snoops (Count)
system.tol2bus.snoopTraffic                       256                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             25232                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             2.631143                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            4.762847                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    9159     36.30%     36.30% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    9875     39.14%     75.44% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                    2345      9.29%     84.73% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                      61      0.24%     84.97% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                      59      0.23%     85.21% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                      59      0.23%     85.44% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                      59      0.23%     85.67% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                      59      0.23%     85.91% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                      59      0.23%     86.14% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::9                      59      0.23%     86.37% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::10                     59      0.23%     86.61% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::11                     59      0.23%     86.84% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::12                     59      0.23%     87.08% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::13                     60      0.24%     87.31% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::14                   1403      5.56%     92.87% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::15                   1797      7.12%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::16                      1      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::17                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::18                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::19                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::20                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::21                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::22                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::23                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::24                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::25                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::26                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::27                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::28                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::29                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::30                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::31                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::32                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::33                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::34                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::35                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::36                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::37                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::38                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::39                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::40                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::41                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::42                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::43                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::44                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::45                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::46                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::47                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::48                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::49                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::50                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::51                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::52                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::53                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::54                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::55                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::56                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::57                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::58                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::59                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::60                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::61                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::62                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::63                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::64                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value              16                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               25232                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2429199500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.snoop_filter.totRequests         45417                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        16731                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        19622                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops              48                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops           44                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
