// Seed: 1795267896
module module_0;
  id_2(
      .id_0(1), .id_1(0 ==? 1'b0)
  );
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1
);
  inout wire id_1;
  wire id_2;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input  tri1 id_0,
    output tri1 id_1,
    input  tri1 id_2,
    output tri  id_3,
    input  tri0 id_4
);
  wire id_6;
  assign id_1 = 1'b0;
  module_0 modCall_1 ();
endmodule
