Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Dec 13 10:53:31 2021
| Host         : SES-KLU2-2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_top_control_sets_placed.rpt
| Design       : vga_top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    72 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              38 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |           11 |
| Yes          | No                    | No                     |              16 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              50 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------------------+------------------------------+------------------+----------------+--------------+
|     Clock Signal     |           Enable Signal           |       Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+-----------------------------------+------------------------------+------------------+----------------+--------------+
|  ck_25_BUFG          |                                   | vga_driver/hsync0            |                1 |              1 |         1.00 |
|  ck_25_BUFG          | vga_driver/eqOp                   |                              |                1 |              1 |         1.00 |
|  clk_50MHz_IBUF_BUFG |                                   |                              |                1 |              1 |         1.00 |
|  vga_vsync_OBUF_BUFG | add_ball/direction0               |                              |                2 |              4 |         2.00 |
|  ck_25_BUFG          | vga_driver/eqOp                   | vga_driver/v_cnt0            |                3 |             10 |         3.33 |
|  vga_vsync_OBUF_BUFG | add_ball/ball_x_motion[9]_i_2_n_0 | add_ball/ball_x_motion0      |                3 |             10 |         3.33 |
|  vga_vsync_OBUF_BUFG | add_ball/ball_y_motion[9]_i_2_n_0 | add_ball/ball_y_motion0      |                4 |             10 |         2.50 |
|  ck_25_BUFG          |                                   | vga_driver/clear             |                4 |             11 |         2.75 |
|  vga_vsync_OBUF_BUFG |                                   |                              |                3 |             11 |         3.67 |
|  vga_vsync_OBUF_BUFG | add_ball/food_x[7]_i_1_n_0        |                              |                5 |             11 |         2.20 |
|  vga_vsync_OBUF_BUFG |                                   | add_ball/ball_speed_negative |                6 |             20 |         3.33 |
|  vga_vsync_OBUF_BUFG | add_ball/ball_speed_positive0     | add_ball/ball_speed_positive |                4 |             20 |         5.00 |
|  ck_25_BUFG          |                                   |                              |               11 |             26 |         2.36 |
+----------------------+-----------------------------------+------------------------------+------------------+----------------+--------------+


