// Seed: 478419767
module module_0 (
    input wor id_0
    , id_5,
    input wire id_1,
    output supply0 id_2,
    input supply1 id_3
);
  assign id_5 = id_3 - id_5;
  assign id_5 = 1 == 1 ? 'b0 : id_3;
  assign module_1.id_12 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd26
) (
    input  uwire id_0,
    input  wor   id_1,
    output uwire _id_2,
    input  wor   id_3,
    input  uwire id_4
    , id_10,
    input  uwire id_5,
    output uwire id_6,
    input  tri   id_7,
    output wand  id_8
);
  wire [-1 'b0 -  -1 : 1 'b0] id_11;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_6,
      id_1
  );
  logic [id_2 : 1] id_12 = id_4 < -1'd0 * 1;
  logic [  -1 : 1] id_13;
  ;
endmodule
