/*
    SPDX-License-Identifier: Apache-2.0
    Copyright 2023 CMMC Authors
    Licensed under the Apache License, Version 2.0 (the "License");
    you may not use this file except in compliance with the License.
    You may obtain a copy of the License at
        http://www.apache.org/licenses/LICENSE-2.0
    Unless required by applicable law or agreed to in writing, software
    distributed under the License is distributed on an "AS IS" BASIS,
    WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
    See the License for the specific language governing permissions and
    limitations under the License.
*/

#pragma once
#include "../../cmmc/CodeGen/MIR.hpp"
#include "../../cmmc/Support/Bits.hpp"
#include <cstdint>
#include <ostream>
#include <string_view>

CMMC_MIR_NAMESPACE_BEGIN

enum OperandFlag : uint32_t {
    OperandFlagUse = 1 << 0,
    OperandFlagDef = 1 << 1,
    OperandFlagMetadata = 1 << 2,
};

enum InstFlag : uint32_t {
    InstFlagNone = 0,
    InstFlagLoad = 1 << 0,
    InstFlagStore = 1 << 1,
    InstFlagTerminator = 1 << 2,
    InstFlagBranch = 1 << 3,
    InstFlagCall = 1 << 4,
    InstFlagNoFallthrough = 1 << 5,
    InstFlagPush = 1 << 6,
    InstFlagLoadConstant = 1 << 7,
    InstFlagRegDef = 1 << 8,  // def ISA register
    InstFlagCommutative = 1 << 9,
    InstFlagReturn = 1 << 10,
    InstFlagLegalizePreRA = 1 << 11,
    InstFlagWithDelaySlot = 1 << 12,
    InstFlagRegCopy = 1 << 13,
    InstFlagConditional = 1 << 14,
    InstFlagPCRel = 1 << 15,
    InstFlagMultiDef = 1 << 16,
    InstFlagInOrder = 1 << 17,
    InstFlagPadding = 1 << 18,
    InstFlagIndirectJump = 1 << 19,
    InstFlagSideEffect = InstFlagLoad | InstFlagStore | InstFlagTerminator | InstFlagBranch | InstFlagCall | InstFlagPush |
        InstFlagRegDef | InstFlagReturn | InstFlagWithDelaySlot | InstFlagPadding | InstFlagIndirectJump,
};

constexpr InstFlag operator|(InstFlag lhs, InstFlag rhs) noexcept {
    return static_cast<InstFlag>(static_cast<uint32_t>(lhs) | static_cast<uint32_t>(rhs));
}
constexpr InstFlag operator&(InstFlag lhs, InstFlag rhs) noexcept = delete;
constexpr InstFlag operator==(InstFlag lhs, InstFlag rhs) noexcept = delete;
constexpr InstFlag operator!=(InstFlag lhs, InstFlag rhs) noexcept = delete;
constexpr bool requireFlag(InstFlag flag, InstFlag required) noexcept {
    return (static_cast<uint32_t>(flag) & static_cast<uint32_t>(required)) == static_cast<uint32_t>(required);
}
constexpr bool requireOneFlag(InstFlag flag, InstFlag required) noexcept {
    return (static_cast<uint32_t>(flag) & static_cast<uint32_t>(required)) != 0;
}

class InstInfo {
public:
    InstInfo() = default;
    virtual ~InstInfo() = default;
    virtual void print(std::ostream& out, const MIRInst& inst, bool printComment) const = 0;
    [[nodiscard]] virtual bool verify(const MIRInst& inst, const CodeGenContext& ctx) const = 0;
    // FIXME: use inline functions
    [[nodiscard]] virtual uint32_t getOperandNum() const noexcept = 0;
    [[nodiscard]] virtual OperandFlag getOperandFlag(uint32_t idx) const noexcept = 0;
    [[nodiscard]] virtual InstFlag getInstFlag() const noexcept = 0;
    [[nodiscard]] virtual std::string_view getUniqueName() const noexcept = 0;
};

class TargetInstInfo {
public:
    TargetInstInfo() = default;
    virtual ~TargetInstInfo() = default;
    [[nodiscard]] virtual const InstInfo& getInstInfo(uint32_t opcode) const;
    [[nodiscard]] const InstInfo& getInstInfo(const MIRInst& inst) const {
        return getInstInfo(inst.opcode());
    }
    virtual bool matchBranch(const MIRInst& inst, MIRBasicBlock*& target, double& prob) const;
    bool matchConditionalBranch(const MIRInst& inst, MIRBasicBlock*& target, double& prob) const;
    bool matchUnconditionalBranch(const MIRInst& inst, MIRBasicBlock*& target) const;
    bool matchCopy(const MIRInst& inst, MIROperand& dst, MIROperand& src) const;
    virtual void redirectBranch(MIRInst& inst, MIRBasicBlock* target) const;
    virtual MIRInst emitGoto(MIRBasicBlock* target) const = 0;
    virtual void inverseBranch(MIRInst& inst, MIRBasicBlock* newTarget) const = 0;
    [[nodiscard]] virtual std::pair<intmax_t, intmax_t> getAddressingImmRange() const = 0;
};

bool checkISASpecificOperands(const MIRInst& inst, const CodeGenContext& ctx, uint32_t count);
void dumpVirtualReg(std::ostream& out, const MIROperand& operand);

constexpr bool isOperandVReg(const MIROperand& operand) {
    return operand.isReg() && isVirtualReg(operand.reg());
}

constexpr bool isOperandReloc(const MIROperand& operand) {
    return operand.isReloc() && operand.type() == OperandType::Special;
}

constexpr bool isOperandProb(const MIROperand& operand) {
    return operand.isProb();
}

constexpr bool isOperandStackObject(const MIROperand& operand) {
    return operand.isReg() && isStackObject(operand.reg());
}

template <uint32_t N>
constexpr bool isSignedImm(intmax_t imm) {
    static_assert(N < 64);
    constexpr auto x = static_cast<intmax_t>(1) << (N - 1);
    return -x <= imm && imm < x;
}

template <uint32_t N>
constexpr bool isUnsignedImm(intmax_t imm) {
    static_assert(N < 63);
    constexpr auto x = static_cast<intmax_t>(1) << N;
    return 0 <= imm && imm < x;
}

constexpr bool isOperandVRegOrISAReg(const MIROperand& operand) {
    return operand.isReg() && (isVirtualReg(operand.reg()) || isISAReg(operand.reg()));
}
constexpr bool isOperandISAReg(const MIROperand& operand) {
    return operand.isReg() && isISAReg(operand.reg());
}

constexpr bool isOperandIReg(const MIROperand& operand) {
    return operand.isReg() && isIntegerType(operand.type());
}

constexpr bool isOperandBoolReg(const MIROperand& operand) {
    return operand.isReg() && operand.type() == OperandType::Bool;
}

constexpr bool isOperandIRegOrImm(const MIROperand& operand) {
    return (operand.isReg() && isIntegerType(operand.type())) || operand.isImm();
}

constexpr bool isOperandImm(const MIROperand& operand) {
    return operand.isImm();
}

constexpr bool isOperandAlign(const MIROperand& operand) {
    return operand.isImm() && operand.type() == OperandType::Special && isPowerOf2(static_cast<size_t>(operand.imm()));
}

CMMC_MIR_NAMESPACE_END
