#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue May 14 20:12:54 2024
# Process ID: 392
# Current directory: C:/Users/Simon/Documents/VIVADO_projects/ps_uart
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13692 C:\Users\Simon\Documents\VIVADO_projects\ps_uart\ps_uart.xpr
# Log file: C:/Users/Simon/Documents/VIVADO_projects/ps_uart/vivado.log
# Journal file: C:/Users/Simon/Documents/VIVADO_projects/ps_uart\vivado.jou
# Running On: DESKTOP-4RDNORI, OS: Windows, CPU Frequency: 3418 MHz, CPU Physical cores: 20, Host memory: 34115 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Simon/Documents/VIVADO_projects/ps_uart/ps_uart.xpr
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 14
wait_on_run impl_1
open_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/Simon/Documents/VIVADO_projects/ps_uart/design_1_wrapper.xsa
open_bd_design {C:/Users/Simon/Documents/VIVADO_projects/ps_uart/ps_uart.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
regenerate_bd_layout
connect_bd_net [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins proc_sys_reset_0/ext_reset_in]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_bram_ctrl_0/s_axi_aclk]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_gpio_0/s_axi_aclk]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_interconnect_0/ACLK]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_interconnect_0/S00_ACLK]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_interconnect_0/M00_ACLK]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_interconnect_0/M01_ACLK]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
set_property CONFIG.Memory_Type {True_Dual_Port_RAM} [get_bd_cells blk_mem_gen_0]
startgroup
set_property CONFIG.SINGLE_PORT_BRAM {1} [get_bd_cells axi_bram_ctrl_0]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins processing_system7_0/M_AXI_GP0]
connect_bd_net [get_bd_pins proc_sys_reset_0/interconnect_aresetn] [get_bd_pins axi_interconnect_0/ARESETN]
connect_bd_net [get_bd_pins proc_sys_reset_0/interconnect_aresetn] [get_bd_pins axi_interconnect_0/S00_ARESETN]
connect_bd_net [get_bd_pins proc_sys_reset_0/interconnect_aresetn] [get_bd_pins axi_interconnect_0/M00_ARESETN]
connect_bd_net [get_bd_pins proc_sys_reset_0/interconnect_aresetn] [get_bd_pins axi_interconnect_0/M01_ARESETN]
connect_bd_net [get_bd_pins proc_sys_reset_0/interconnect_aresetn] [get_bd_pins axi_gpio_0/s_axi_aresetn]
connect_bd_net [get_bd_pins proc_sys_reset_0/interconnect_aresetn] [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn]
connect_bd_intf_net [get_bd_intf_pins axi_gpio_0/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M01_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI]
startgroup
set_property -dict [list \
  CONFIG.C_ALL_INPUTS {1} \
  CONFIG.C_ALL_OUTPUTS_2 {1} \
  CONFIG.C_GPIO2_WIDTH {1} \
  CONFIG.C_GPIO_WIDTH {1} \
  CONFIG.C_IS_DUAL {1} \
] [get_bd_cells axi_gpio_0]
endgroup
startgroup
create_bd_port -dir I -from 0 -to 0 GPIO_done
connect_bd_net [get_bd_pins /axi_gpio_0/gpio_io_i] [get_bd_ports GPIO_done]
endgroup
startgroup
create_bd_port -dir O -from 0 -to 0 GPIO
connect_bd_net [get_bd_pins /axi_gpio_0/gpio2_io_o] [get_bd_ports GPIO]
endgroup
startgroup
create_bd_port -dir O -type clk FCLK_CLK0
connect_bd_net [get_bd_pins /processing_system7_0/FCLK_CLK0] [get_bd_ports FCLK_CLK0]
endgroup
startgroup
create_bd_port -dir O -from 0 -to 0 -type rst peripheral_aresetn
connect_bd_net [get_bd_pins /proc_sys_reset_0/peripheral_aresetn] [get_bd_ports peripheral_aresetn]
endgroup
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA] [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
endgroup
regenerate_bd_layout
assign_bd_address
validate_bd_design
set_property range 64K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_gpio_0_Reg}]
save_bd_design
close [ open C:/Users/Simon/Documents/VIVADO_projects/ps_uart/ps_uart.srcs/sources_1/new/sefsdfsf.v w ]
add_files C:/Users/Simon/Documents/VIVADO_projects/ps_uart/ps_uart.srcs/sources_1/new/sefsdfsf.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Simon/Documents/VIVADO_projects/ps_uart/ps_uart.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  C:/Users/Simon/Documents/VIVADO_projects/ps_uart/ps_uart.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
export_ip_user_files -of_objects  [get_files C:/Users/Simon/Documents/VIVADO_projects/ps_uart/ps_uart.srcs/sources_1/new/sefsdfsf.v] -no_script -reset -force -quiet
remove_files  C:/Users/Simon/Documents/VIVADO_projects/ps_uart/ps_uart.srcs/sources_1/new/sefsdfsf.v
set_property source_mgmt_mode DisplayOnly [current_project]
add_files -norecurse -scan_for_includes {C:/Users/Simon/Documents/VIVADO_projects/ps_uart/ps_uart.srcs/sources_1/new/index_counter.v C:/Users/Simon/Documents/VIVADO_projects/ps_uart/ps_uart.srcs/sources_1/new/PL.v C:/Users/Simon/Documents/VIVADO_projects/ps_uart/ps_uart.srcs/sources_1/new/Chart.v C:/Users/Simon/Documents/VIVADO_projects/ps_uart/ps_uart.srcs/sources_1/new/ClockDivider.v C:/Users/Simon/Documents/VIVADO_projects/ps_uart/ps_uart.srcs/sources_1/new/zynq_top.v}
make_wrapper -files [get_files C:/Users/Simon/Documents/VIVADO_projects/ps_uart/ps_uart.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse c:/Users/Simon/Documents/VIVADO_projects/ps_uart/ps_uart.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top zynq_top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 14
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/Simon/Documents/VIVADO_projects/ps_uart/zynq_top.xsa
regenerate_bd_layout
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 14
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/Simon/Documents/VIVADO_projects/ps_uart/zynq_top.xsa
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 14
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/Simon/Documents/VIVADO_projects/ps_uart/zynq_top.xsa
