.include "macros.inc"

.section .text, "ax" # 801D70E8


.global func_801D70E8
func_801D70E8:
/* 801D70E8 001D4028  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 801D70EC 001D402C  7C 08 02 A6 */	mflr r0
/* 801D70F0 001D4030  90 01 00 34 */	stw r0, 0x34(r1)
/* 801D70F4 001D4034  39 61 00 30 */	addi r11, r1, 0x30
/* 801D70F8 001D4038  48 18 B0 D5 */	bl func_803621CC
/* 801D70FC 001D403C  7C 7D 1B 78 */	mr r29, r3
/* 801D7100 001D4040  7C 9E 23 78 */	mr r30, r4
/* 801D7104 001D4044  7C BF 2B 78 */	mr r31, r5
/* 801D7108 001D4048  28 1E 05 29 */	cmplwi r30, 0x529
/* 801D710C 001D404C  40 82 00 30 */	bne lbl_801D713C
/* 801D7110 001D4050  80 8D 8A 98 */	lwz r4, lbl_80451018-_SDA_BASE_(r13)
/* 801D7114 001D4054  38 60 00 00 */	li r3, 0
/* 801D7118 001D4058  80 84 08 90 */	lwz r4, 0x890(r4)
/* 801D711C 001D405C  54 80 01 09 */	rlwinm. r0, r4, 0, 4, 4
/* 801D7120 001D4060  41 82 00 10 */	beq lbl_801D7130
/* 801D7124 001D4064  54 80 05 AD */	rlwinm. r0, r4, 0, 0x16, 0x16
/* 801D7128 001D4068  41 82 00 08 */	beq lbl_801D7130
/* 801D712C 001D406C  38 60 00 01 */	li r3, 1
.global lbl_801D7130
lbl_801D7130:
/* 801D7130 001D4070  54 60 06 3F */	clrlwi. r0, r3, 0x18
/* 801D7134 001D4074  41 82 00 08 */	beq lbl_801D713C
/* 801D7138 001D4078  3B C0 05 33 */	li r30, 0x533
.global lbl_801D713C
lbl_801D713C:
/* 801D713C 001D407C  28 1E 00 00 */	cmplwi r30, 0
/* 801D7140 001D4080  41 82 00 14 */	beq lbl_801D7154
/* 801D7144 001D4084  7F A3 EB 78 */	mr r3, r29
/* 801D7148 001D4088  48 00 0F 41 */	bl func_801D8088
/* 801D714C 001D408C  54 60 06 3F */	clrlwi. r0, r3, 0x18
/* 801D7150 001D4090  40 82 00 10 */	bne lbl_801D7160
.global lbl_801D7154
lbl_801D7154:
/* 801D7154 001D4094  38 00 00 01 */	li r0, 1
/* 801D7158 001D4098  98 1D 00 C2 */	stb r0, 0xc2(r29)
/* 801D715C 001D409C  48 00 00 9C */	b lbl_801D71F8
.global lbl_801D7160
lbl_801D7160:
/* 801D7160 001D40A0  3B 20 00 00 */	li r25, 0
/* 801D7164 001D40A4  3B 80 00 00 */	li r28, 0
/* 801D7168 001D40A8  3C 60 80 39 */	lis r3, lbl_80396508@ha
/* 801D716C 001D40AC  3B 43 65 08 */	addi r26, r3, lbl_80396508@l
/* 801D7170 001D40B0  3C 60 80 43 */	lis r3, lbl_80430188@ha
/* 801D7174 001D40B4  3B 63 01 88 */	addi r27, r3, lbl_80430188@l
.global lbl_801D7178
lbl_801D7178:
/* 801D7178 001D40B8  80 7D 00 08 */	lwz r3, 8(r29)
/* 801D717C 001D40BC  7C 9A E2 14 */	add r4, r26, r28
/* 801D7180 001D40C0  80 A4 00 00 */	lwz r5, 0(r4)
/* 801D7184 001D40C4  80 C4 00 04 */	lwz r6, 4(r4)
/* 801D7188 001D40C8  81 83 00 00 */	lwz r12, 0(r3)
/* 801D718C 001D40CC  81 8C 00 3C */	lwz r12, 0x3c(r12)
/* 801D7190 001D40D0  7D 89 03 A6 */	mtctr r12
/* 801D7194 001D40D4  4E 80 04 21 */	bctrl 
/* 801D7198 001D40D8  48 12 94 C1 */	bl func_80300658
/* 801D719C 001D40DC  7C 65 1B 78 */	mr r5, r3
/* 801D71A0 001D40E0  7F 63 DB 78 */	mr r3, r27
/* 801D71A4 001D40E4  7F C4 F3 78 */	mr r4, r30
/* 801D71A8 001D40E8  38 C0 00 00 */	li r6, 0
/* 801D71AC 001D40EC  48 04 53 99 */	bl func_8021C544
/* 801D71B0 001D40F0  3B 39 00 01 */	addi r25, r25, 1
/* 801D71B4 001D40F4  2C 19 00 05 */	cmpwi r25, 5
/* 801D71B8 001D40F8  3B 9C 00 08 */	addi r28, r28, 8
/* 801D71BC 001D40FC  41 80 FF BC */	blt lbl_801D7178
/* 801D71C0 001D4100  57 E0 06 3E */	clrlwi r0, r31, 0x18
/* 801D71C4 001D4104  28 00 00 FF */	cmplwi r0, 0xff
/* 801D71C8 001D4108  40 82 00 2C */	bne lbl_801D71F4
/* 801D71CC 001D410C  7F A3 EB 78 */	mr r3, r29
/* 801D71D0 001D4110  48 00 07 C5 */	bl func_801D7994
/* 801D71D4 001D4114  54 60 06 3F */	clrlwi. r0, r3, 0x18
/* 801D71D8 001D4118  41 82 00 10 */	beq lbl_801D71E8
/* 801D71DC 001D411C  38 00 00 02 */	li r0, 2
/* 801D71E0 001D4120  98 1D 00 C2 */	stb r0, 0xc2(r29)
/* 801D71E4 001D4124  48 00 00 14 */	b lbl_801D71F8
.global lbl_801D71E8
lbl_801D71E8:
/* 801D71E8 001D4128  38 00 00 01 */	li r0, 1
/* 801D71EC 001D412C  98 1D 00 C2 */	stb r0, 0xc2(r29)
/* 801D71F0 001D4130  48 00 00 08 */	b lbl_801D71F8
.global lbl_801D71F4
lbl_801D71F4:
/* 801D71F4 001D4134  9B FD 00 C2 */	stb r31, 0xc2(r29)
.global lbl_801D71F8
lbl_801D71F8:
/* 801D71F8 001D4138  39 61 00 30 */	addi r11, r1, 0x30
/* 801D71FC 001D413C  48 18 B0 1D */	bl func_80362218
/* 801D7200 001D4140  80 01 00 34 */	lwz r0, 0x34(r1)
/* 801D7204 001D4144  7C 08 03 A6 */	mtlr r0
/* 801D7208 001D4148  38 21 00 30 */	addi r1, r1, 0x30
/* 801D720C 001D414C  4E 80 00 20 */	blr 
