\hypertarget{structEPCFSpiCfg__t}{}\section{E\+P\+C\+F\+Spi\+Cfg\+\_\+t Struct Reference}
\label{structEPCFSpiCfg__t}\index{E\+P\+C\+F\+Spi\+Cfg\+\_\+t@{E\+P\+C\+F\+Spi\+Cfg\+\_\+t}}


{\ttfamily \#include $<$spi.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \mbox{\hyperlink{structEPCFSpiCfg__t_a5314eb81f6875767caab126fedae9f15}{spi\+Id}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structEPCFSpiCfg__t_a365a79989b5dbf272f6ead275f3eacc8}{baudrate}}
\item 
\mbox{\hyperlink{spi_8h_a236709e1f18b5113eef01990887fe91b}{En\+E\+P\+C\+F\+Spi\+Mode\+\_\+t}} \mbox{\hyperlink{structEPCFSpiCfg__t_a3e83f10555a722009e6699fb889a001a}{spi\+Mode}}
\item 
\mbox{\hyperlink{spi_8h_ab09c9cb12602a4eaf6e6814aecb7f69d}{En\+E\+P\+C\+F\+Spi\+Clock\+Mode\+\_\+t}} \mbox{\hyperlink{structEPCFSpiCfg__t_a3cdc8c111b764560873fd65da25a234e}{clock\+Mode}}
\item 
\mbox{\hyperlink{spi_8h_a5669bc3ec8d7e355a15f0b6e37a0ff7b}{En\+E\+P\+C\+F\+Spi\+Bit\+Order\+\_\+t}} \mbox{\hyperlink{structEPCFSpiCfg__t_ab112623bd3baa256760859df415fb028}{bit\+Order}}
\item 
\mbox{\hyperlink{spi_8h_a10cc73e5172b31534f1e7adfc0da0a74}{En\+E\+P\+C\+F\+Spi\+Data\+Bits\+\_\+t}} \mbox{\hyperlink{structEPCFSpiCfg__t_a3468918ae35e8c3d2848aa263a12a80b}{data\+Bits}}
\item 
En\+E\+P\+C\+F\+Boolean\+\_\+t \mbox{\hyperlink{structEPCFSpiCfg__t_a2cd0f114ed22c3bd36412e0d1431053b}{interrupt\+Enable}}
\item 
\mbox{\hyperlink{spi_8h_a270c561e7d4dc10fee5b99a87b3d4e5d}{En\+E\+P\+C\+F\+Spi\+Int\+Type}} \mbox{\hyperlink{structEPCFSpiCfg__t_a9406d27500657f8a86b26c0e1e34df28}{int\+Type}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structEPCFSpiCfg__t_aecb6de093296bddc9816d78f6b0e1e43}{tx\+Buffer\+Size}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structEPCFSpiCfg__t_a118e00c9e4a72a38df503e0231a512be}{rx\+Buffer\+Size}}
\item 
void $\ast$ \mbox{\hyperlink{structEPCFSpiCfg__t_aa62d289f92ac272e68466286b03f76db}{hardware\+Cfg}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Spi configuration structure ~\newline
Example to configure spi device in master mode \mbox{\hyperlink{structEPCFSpiCfg__t}{E\+P\+C\+F\+Spi\+Cfg\+\_\+t}} spi\+Config = \{ 0, // spi id 0 100000, // 100khz baudrate en\+E\+P\+C\+F\+Spi\+Mode\+\_\+\+Master, // Configure spi in master mode en\+E\+P\+C\+F\+Spi\+Clock\+Mode\+\_\+0, // Set clock mode 0 en\+E\+P\+C\+F\+Spi\+Bit\+Order\+\_\+\+Msb, // M\+SB to be transmitted first en\+E\+P\+C\+F\+Spi\+Data\+Bits\+\_\+8, // 8 data bits in spi frame en\+E\+P\+C\+F\+Boolean\+True, // Enable spi interrupt 256, // Tx buffer size = 256 bytes 256, // Rx buffer size = 256 bytes N\+U\+LL // No hardware specific config \};

Example to configure spi device in slave mode \mbox{\hyperlink{structEPCFSpiCfg__t}{E\+P\+C\+F\+Spi\+Cfg\+\_\+t}} spi\+Config = \{ 0, // spi id 0 100000, // 100khz baudrate en\+E\+P\+C\+F\+Spi\+Mode\+\_\+\+Slave, // Configure spi in slave mode en\+E\+P\+C\+F\+Spi\+Clock\+Mode\+\_\+0, // Set clock mode 0 en\+E\+P\+C\+F\+Spi\+Bit\+Order\+\_\+\+Msb, // M\+SB to be transmitted first en\+E\+P\+C\+F\+Spi\+Data\+Bits\+\_\+16, // 16 data bits in spi frame en\+Boolean\+False, // Disable spi interrupt 0, // Not required in polling mode 0, // Not required in polling mode N\+U\+LL // No hardware specific config \}; 

\subsection{Member Data Documentation}
\mbox{\Hypertarget{structEPCFSpiCfg__t_a365a79989b5dbf272f6ead275f3eacc8}\label{structEPCFSpiCfg__t_a365a79989b5dbf272f6ead275f3eacc8}} 
\index{E\+P\+C\+F\+Spi\+Cfg\+\_\+t@{E\+P\+C\+F\+Spi\+Cfg\+\_\+t}!baudrate@{baudrate}}
\index{baudrate@{baudrate}!E\+P\+C\+F\+Spi\+Cfg\+\_\+t@{E\+P\+C\+F\+Spi\+Cfg\+\_\+t}}
\subsubsection{\texorpdfstring{baudrate}{baudrate}}
{\footnotesize\ttfamily uint32\+\_\+t E\+P\+C\+F\+Spi\+Cfg\+\_\+t\+::baudrate}

Baudrate for spi communication in bits/second \mbox{\Hypertarget{structEPCFSpiCfg__t_ab112623bd3baa256760859df415fb028}\label{structEPCFSpiCfg__t_ab112623bd3baa256760859df415fb028}} 
\index{E\+P\+C\+F\+Spi\+Cfg\+\_\+t@{E\+P\+C\+F\+Spi\+Cfg\+\_\+t}!bit\+Order@{bit\+Order}}
\index{bit\+Order@{bit\+Order}!E\+P\+C\+F\+Spi\+Cfg\+\_\+t@{E\+P\+C\+F\+Spi\+Cfg\+\_\+t}}
\subsubsection{\texorpdfstring{bit\+Order}{bitOrder}}
{\footnotesize\ttfamily \mbox{\hyperlink{spi_8h_a5669bc3ec8d7e355a15f0b6e37a0ff7b}{En\+E\+P\+C\+F\+Spi\+Bit\+Order\+\_\+t}} E\+P\+C\+F\+Spi\+Cfg\+\_\+t\+::bit\+Order}

Specifies bit order for spi data exchange \mbox{\Hypertarget{structEPCFSpiCfg__t_a3cdc8c111b764560873fd65da25a234e}\label{structEPCFSpiCfg__t_a3cdc8c111b764560873fd65da25a234e}} 
\index{E\+P\+C\+F\+Spi\+Cfg\+\_\+t@{E\+P\+C\+F\+Spi\+Cfg\+\_\+t}!clock\+Mode@{clock\+Mode}}
\index{clock\+Mode@{clock\+Mode}!E\+P\+C\+F\+Spi\+Cfg\+\_\+t@{E\+P\+C\+F\+Spi\+Cfg\+\_\+t}}
\subsubsection{\texorpdfstring{clock\+Mode}{clockMode}}
{\footnotesize\ttfamily \mbox{\hyperlink{spi_8h_ab09c9cb12602a4eaf6e6814aecb7f69d}{En\+E\+P\+C\+F\+Spi\+Clock\+Mode\+\_\+t}} E\+P\+C\+F\+Spi\+Cfg\+\_\+t\+::clock\+Mode}

Specifies spi clock mode \mbox{\Hypertarget{structEPCFSpiCfg__t_a3468918ae35e8c3d2848aa263a12a80b}\label{structEPCFSpiCfg__t_a3468918ae35e8c3d2848aa263a12a80b}} 
\index{E\+P\+C\+F\+Spi\+Cfg\+\_\+t@{E\+P\+C\+F\+Spi\+Cfg\+\_\+t}!data\+Bits@{data\+Bits}}
\index{data\+Bits@{data\+Bits}!E\+P\+C\+F\+Spi\+Cfg\+\_\+t@{E\+P\+C\+F\+Spi\+Cfg\+\_\+t}}
\subsubsection{\texorpdfstring{data\+Bits}{dataBits}}
{\footnotesize\ttfamily \mbox{\hyperlink{spi_8h_a10cc73e5172b31534f1e7adfc0da0a74}{En\+E\+P\+C\+F\+Spi\+Data\+Bits\+\_\+t}} E\+P\+C\+F\+Spi\+Cfg\+\_\+t\+::data\+Bits}

Specifies number of data bits in spi frame \mbox{\Hypertarget{structEPCFSpiCfg__t_aa62d289f92ac272e68466286b03f76db}\label{structEPCFSpiCfg__t_aa62d289f92ac272e68466286b03f76db}} 
\index{E\+P\+C\+F\+Spi\+Cfg\+\_\+t@{E\+P\+C\+F\+Spi\+Cfg\+\_\+t}!hardware\+Cfg@{hardware\+Cfg}}
\index{hardware\+Cfg@{hardware\+Cfg}!E\+P\+C\+F\+Spi\+Cfg\+\_\+t@{E\+P\+C\+F\+Spi\+Cfg\+\_\+t}}
\subsubsection{\texorpdfstring{hardware\+Cfg}{hardwareCfg}}
{\footnotesize\ttfamily void$\ast$ E\+P\+C\+F\+Spi\+Cfg\+\_\+t\+::hardware\+Cfg}

Hardware platform specific configuration, pass N\+U\+LL for default configuration \mbox{\Hypertarget{structEPCFSpiCfg__t_a2cd0f114ed22c3bd36412e0d1431053b}\label{structEPCFSpiCfg__t_a2cd0f114ed22c3bd36412e0d1431053b}} 
\index{E\+P\+C\+F\+Spi\+Cfg\+\_\+t@{E\+P\+C\+F\+Spi\+Cfg\+\_\+t}!interrupt\+Enable@{interrupt\+Enable}}
\index{interrupt\+Enable@{interrupt\+Enable}!E\+P\+C\+F\+Spi\+Cfg\+\_\+t@{E\+P\+C\+F\+Spi\+Cfg\+\_\+t}}
\subsubsection{\texorpdfstring{interrupt\+Enable}{interruptEnable}}
{\footnotesize\ttfamily En\+E\+P\+C\+F\+Boolean\+\_\+t E\+P\+C\+F\+Spi\+Cfg\+\_\+t\+::interrupt\+Enable}

Specifies to enable spi interrupt or not \mbox{\Hypertarget{structEPCFSpiCfg__t_a9406d27500657f8a86b26c0e1e34df28}\label{structEPCFSpiCfg__t_a9406d27500657f8a86b26c0e1e34df28}} 
\index{E\+P\+C\+F\+Spi\+Cfg\+\_\+t@{E\+P\+C\+F\+Spi\+Cfg\+\_\+t}!int\+Type@{int\+Type}}
\index{int\+Type@{int\+Type}!E\+P\+C\+F\+Spi\+Cfg\+\_\+t@{E\+P\+C\+F\+Spi\+Cfg\+\_\+t}}
\subsubsection{\texorpdfstring{int\+Type}{intType}}
{\footnotesize\ttfamily \mbox{\hyperlink{spi_8h_a270c561e7d4dc10fee5b99a87b3d4e5d}{En\+E\+P\+C\+F\+Spi\+Int\+Type}} E\+P\+C\+F\+Spi\+Cfg\+\_\+t\+::int\+Type}

Specifies interrupt type \mbox{\Hypertarget{structEPCFSpiCfg__t_a118e00c9e4a72a38df503e0231a512be}\label{structEPCFSpiCfg__t_a118e00c9e4a72a38df503e0231a512be}} 
\index{E\+P\+C\+F\+Spi\+Cfg\+\_\+t@{E\+P\+C\+F\+Spi\+Cfg\+\_\+t}!rx\+Buffer\+Size@{rx\+Buffer\+Size}}
\index{rx\+Buffer\+Size@{rx\+Buffer\+Size}!E\+P\+C\+F\+Spi\+Cfg\+\_\+t@{E\+P\+C\+F\+Spi\+Cfg\+\_\+t}}
\subsubsection{\texorpdfstring{rx\+Buffer\+Size}{rxBufferSize}}
{\footnotesize\ttfamily uint32\+\_\+t E\+P\+C\+F\+Spi\+Cfg\+\_\+t\+::rx\+Buffer\+Size}

Specifies the receive buffer size in bytes when using spi in interrupt mode Pass 0 when spi is configured in polling mode \mbox{\Hypertarget{structEPCFSpiCfg__t_a5314eb81f6875767caab126fedae9f15}\label{structEPCFSpiCfg__t_a5314eb81f6875767caab126fedae9f15}} 
\index{E\+P\+C\+F\+Spi\+Cfg\+\_\+t@{E\+P\+C\+F\+Spi\+Cfg\+\_\+t}!spi\+Id@{spi\+Id}}
\index{spi\+Id@{spi\+Id}!E\+P\+C\+F\+Spi\+Cfg\+\_\+t@{E\+P\+C\+F\+Spi\+Cfg\+\_\+t}}
\subsubsection{\texorpdfstring{spi\+Id}{spiId}}
{\footnotesize\ttfamily uint8\+\_\+t E\+P\+C\+F\+Spi\+Cfg\+\_\+t\+::spi\+Id}

Spi Id. Refer to platform specific header file for appropriate spi id \mbox{\Hypertarget{structEPCFSpiCfg__t_a3e83f10555a722009e6699fb889a001a}\label{structEPCFSpiCfg__t_a3e83f10555a722009e6699fb889a001a}} 
\index{E\+P\+C\+F\+Spi\+Cfg\+\_\+t@{E\+P\+C\+F\+Spi\+Cfg\+\_\+t}!spi\+Mode@{spi\+Mode}}
\index{spi\+Mode@{spi\+Mode}!E\+P\+C\+F\+Spi\+Cfg\+\_\+t@{E\+P\+C\+F\+Spi\+Cfg\+\_\+t}}
\subsubsection{\texorpdfstring{spi\+Mode}{spiMode}}
{\footnotesize\ttfamily \mbox{\hyperlink{spi_8h_a236709e1f18b5113eef01990887fe91b}{En\+E\+P\+C\+F\+Spi\+Mode\+\_\+t}} E\+P\+C\+F\+Spi\+Cfg\+\_\+t\+::spi\+Mode}

Specifies spi mode \mbox{\Hypertarget{structEPCFSpiCfg__t_aecb6de093296bddc9816d78f6b0e1e43}\label{structEPCFSpiCfg__t_aecb6de093296bddc9816d78f6b0e1e43}} 
\index{E\+P\+C\+F\+Spi\+Cfg\+\_\+t@{E\+P\+C\+F\+Spi\+Cfg\+\_\+t}!tx\+Buffer\+Size@{tx\+Buffer\+Size}}
\index{tx\+Buffer\+Size@{tx\+Buffer\+Size}!E\+P\+C\+F\+Spi\+Cfg\+\_\+t@{E\+P\+C\+F\+Spi\+Cfg\+\_\+t}}
\subsubsection{\texorpdfstring{tx\+Buffer\+Size}{txBufferSize}}
{\footnotesize\ttfamily uint32\+\_\+t E\+P\+C\+F\+Spi\+Cfg\+\_\+t\+::tx\+Buffer\+Size}

Specifies the transmit buffer size in bytes when using spi in interrupt mode Pass 0 when spi is configured in polling mode 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
epcf\+\_\+project/epcf/peripheral/include/spi/\mbox{\hyperlink{spi_8h}{spi.\+h}}\end{DoxyCompactItemize}
