

================================================================
== Vivado HLS Report for 'dut_matmul'
================================================================
* Date:           Sun Dec  4 18:05:36 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.63|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----------+-----------+-----------+-----------+---------+
    |        Latency        |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+---------+
    |  739511921|  739511921|  739511921|  739511921|   none  |
    +-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |                    |        Latency        | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |    min    |    max    |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |- LOOP_ROW          |  739511920|  739511920|    943255|          -|          -|   784|    no    |
        | + LOOP_ST_A        |        100|        100|         1|          -|          -|   100|    no    |
        | + LOOP_COL         |     943152|     943152|      1203|          -|          -|   784|    no    |
        |  ++ LOOP_ST_B      |        100|        100|         1|          -|          -|   100|    no    |
        |  ++ LOOP_DOT_PROD  |       1100|       1100|        11|          -|          -|   100|    no    |
        +--------------------+-----------+-----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     99|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    104|
|Register         |        -|      -|     182|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      5|     530|    914|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |               Instance              |              Module              | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |dut_fadd_32ns_32ns_32_5_full_dsp_U1  |dut_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U2   |dut_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |Total                                |                                  |        0|      5|  348|  711|
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------+--------------+---------+---+----+------+-----+------+-------------+
    | Memory|    Module    | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+--------------+---------+---+----+------+-----+------+-------------+
    |A_U    |dut_matmul_A  |        1|  0|   0|   100|   32|     1|         3200|
    |B_U    |dut_matmul_A  |        1|  0|   0|   100|   32|     1|         3200|
    +-------+--------------+---------+---+----+------+-----+------+-------------+
    |Total  |              |        2|  0|   0|   200|   64|     2|         6400|
    +-------+--------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_203_p2        |     +    |      0|  0|  10|          10|           1|
    |j_1_fu_232_p2        |     +    |      0|  0|  10|          10|           1|
    |k_1_fu_261_p2        |     +    |      0|  0|   7|           7|           1|
    |m_1_fu_215_p2        |     +    |      0|  0|   7|           7|           1|
    |n_1_fu_244_p2        |     +    |      0|  0|   7|           7|           1|
    |ap_sig_109           |    and   |      0|  0|   1|           1|           1|
    |ap_sig_217           |    and   |      0|  0|   1|           1|           1|
    |ap_sig_94            |    and   |      0|  0|   1|           1|           1|
    |exitcond6_fu_238_p2  |   icmp   |      0|  0|   3|           7|           6|
    |exitcond7_fu_226_p2  |   icmp   |      0|  0|   4|          10|           9|
    |exitcond8_fu_209_p2  |   icmp   |      0|  0|   3|           7|           6|
    |exitcond9_fu_197_p2  |   icmp   |      0|  0|   4|          10|           9|
    |exitcond_fu_255_p2   |   icmp   |      0|  0|   3|           7|           6|
    |tmp_2_fu_267_p2      |   icmp   |      0|  0|   3|           7|           1|
    |tmp_5_fu_279_p2      |   icmp   |      0|  0|   3|           7|           6|
    |grp_fu_182_p0        |  select  |      0|  0|  32|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  99|         100|          52|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |A_address0        |   7|          3|    7|         21|
    |B_address0        |   7|          3|    7|         21|
    |ap_NS_fsm         |  15|         17|    1|         17|
    |i_reg_127         |  10|          2|   10|         20|
    |j_reg_149         |  10|          2|   10|         20|
    |k_reg_171         |   7|          2|    7|         14|
    |m_reg_138         |   7|          2|    7|         14|
    |n_reg_160         |   7|          2|    7|         14|
    |strm_in_V_blk_n   |   1|          2|    1|          2|
    |strm_out_V_blk_n  |   1|          2|    1|          2|
    |tmp_fu_64         |  32|          2|   32|         64|
    +------------------+----+-----------+-----+-----------+
    |Total             | 104|         39|   90|        209|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |  16|   0|   16|          0|
    |i_1_reg_310     |  10|   0|   10|          0|
    |i_reg_127       |  10|   0|   10|          0|
    |j_1_reg_326     |  10|   0|   10|          0|
    |j_reg_149       |  10|   0|   10|          0|
    |k_1_reg_342     |   7|   0|    7|          0|
    |k_reg_171       |   7|   0|    7|          0|
    |m_reg_138       |   7|   0|    7|          0|
    |n_reg_160       |   7|   0|    7|          0|
    |result_reg_386  |  32|   0|   32|          0|
    |tmp_2_reg_347   |   1|   0|    1|          0|
    |tmp_4_reg_376   |  32|   0|   32|          0|
    |tmp_5_reg_362   |   1|   0|    1|          0|
    |tmp_fu_64       |  32|   0|   32|          0|
    +----------------+----+----+-----+-----------+
    |Total           | 182|   0|  182|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  dut_matmul  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  dut_matmul  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  dut_matmul  | return value |
|ap_done            | out |    1| ap_ctrl_hs |  dut_matmul  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  dut_matmul  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  dut_matmul  | return value |
|strm_in_V_dout     |  in |   32|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_empty_n  |  in |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_read     | out |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_out_V_din     | out |   32|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_full_n  |  in |    1|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_write   | out |    1|   ap_fifo  |  strm_out_V  |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

