#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Jun 20 20:45:31 2018
# Process ID: 10680
# Log file: E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.runs/MIPSfpga_system_PS2Receiver_0_0_synth_1/MIPSfpga_system_PS2Receiver_0_0.vds
# Journal file: E:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.runs/MIPSfpga_system_PS2Receiver_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source MIPSfpga_system_PS2Receiver_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Peripheral_Interface_lab/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'MIPSfpga_system_PS2Receiver_0_0' generated file not found 'e:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_PS2Receiver_0_0/MIPSfpga_system_PS2Receiver_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'MIPSfpga_system_PS2Receiver_0_0' generated file not found 'e:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_PS2Receiver_0_0/MIPSfpga_system_PS2Receiver_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'MIPSfpga_system_PS2Receiver_0_0' generated file not found 'e:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_PS2Receiver_0_0/MIPSfpga_system_PS2Receiver_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'MIPSfpga_system_PS2Receiver_0_0' generated file not found 'e:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_PS2Receiver_0_0/MIPSfpga_system_PS2Receiver_0_0_funcsim.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'MIPSfpga_system_PS2Receiver_0_0' generated file not found 'e:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_PS2Receiver_0_0/MIPSfpga_system_PS2Receiver_0_0_funcsim.vhdl'. Please regenerate to continue.
Command: synth_design -top MIPSfpga_system_PS2Receiver_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 248.926 ; gain = 72.711
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MIPSfpga_system_PS2Receiver_0_0' [e:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_PS2Receiver_0_0/synth/MIPSfpga_system_PS2Receiver_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'PS2Receiver_v1_0' [e:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.srcs/sources_1/ipshared/xilinx.com/ps2receiver_v1_0/9b83f9ad/hdl/PS2Receiver_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PS2Receiver_v1_0_S00_AXI' [e:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.srcs/sources_1/ipshared/xilinx.com/ps2receiver_v1_0/9b83f9ad/hdl/PS2Receiver_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [e:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.srcs/sources_1/ipshared/xilinx.com/ps2receiver_v1_0/9b83f9ad/hdl/PS2Receiver_v1_0_S00_AXI.v:223]
INFO: [Synth 8-226] default block is never used [e:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.srcs/sources_1/ipshared/xilinx.com/ps2receiver_v1_0/9b83f9ad/hdl/PS2Receiver_v1_0_S00_AXI.v:364]
INFO: [Synth 8-256] done synthesizing module 'PS2Receiver_v1_0_S00_AXI' (1#1) [e:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.srcs/sources_1/ipshared/xilinx.com/ps2receiver_v1_0/9b83f9ad/hdl/PS2Receiver_v1_0_S00_AXI.v:4]
INFO: [Synth 8-638] synthesizing module 'PS2Receiver' [e:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.srcs/sources_1/ipshared/xilinx.com/ps2receiver_v1_0/9b83f9ad/hdl/PS2Receiver.v:23]
INFO: [Synth 8-638] synthesizing module 'debouncer' [e:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.srcs/sources_1/ipshared/xilinx.com/ps2receiver_v1_0/9b83f9ad/hdl/debouncer.v:3]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (2#1) [e:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.srcs/sources_1/ipshared/xilinx.com/ps2receiver_v1_0/9b83f9ad/hdl/debouncer.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [e:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.srcs/sources_1/ipshared/xilinx.com/ps2receiver_v1_0/9b83f9ad/hdl/PS2Receiver.v:54]
INFO: [Synth 8-256] done synthesizing module 'PS2Receiver' (3#1) [e:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.srcs/sources_1/ipshared/xilinx.com/ps2receiver_v1_0/9b83f9ad/hdl/PS2Receiver.v:23]
INFO: [Synth 8-256] done synthesizing module 'PS2Receiver_v1_0' (4#1) [e:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.srcs/sources_1/ipshared/xilinx.com/ps2receiver_v1_0/9b83f9ad/hdl/PS2Receiver_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'MIPSfpga_system_PS2Receiver_0_0' (5#1) [e:/Peripheral_Interface_lab/MIPSfpga_keyboard/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_PS2Receiver_0_0/synth/MIPSfpga_system_PS2Receiver_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 283.074 ; gain = 106.859
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 283.074 ; gain = 106.859
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 582.500 ; gain = 0.031
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:00:47 . Memory (MB): peak = 582.500 ; gain = 406.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:00:47 . Memory (MB): peak = 582.500 ; gain = 406.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:47 . Memory (MB): peak = 582.500 ; gain = 406.285
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "O0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "O1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:48 . Memory (MB): peak = 582.500 ; gain = 406.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PS2Receiver_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module PS2Receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:38 ; elapsed = 00:00:48 . Memory (MB): peak = 582.500 ; gain = 406.285
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design MIPSfpga_system_PS2Receiver_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design MIPSfpga_system_PS2Receiver_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design MIPSfpga_system_PS2Receiver_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design MIPSfpga_system_PS2Receiver_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design MIPSfpga_system_PS2Receiver_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design MIPSfpga_system_PS2Receiver_0_0 has unconnected port s00_axi_arprot[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:48 . Memory (MB): peak = 582.500 ; gain = 406.285
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:38 ; elapsed = 00:00:48 . Memory (MB): peak = 582.500 ; gain = 406.285

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PS2Receiver_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PS2Receiver_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (\inst/PS2Receiver_v1_0_S00_AXI_inst/axi_bresp_reg[1] ) is unused and will be removed from module MIPSfpga_system_PS2Receiver_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/PS2Receiver_v1_0_S00_AXI_inst/axi_bresp_reg[0] ) is unused and will be removed from module MIPSfpga_system_PS2Receiver_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/PS2Receiver_v1_0_S00_AXI_inst/axi_araddr_reg[1] ) is unused and will be removed from module MIPSfpga_system_PS2Receiver_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/PS2Receiver_v1_0_S00_AXI_inst/axi_araddr_reg[0] ) is unused and will be removed from module MIPSfpga_system_PS2Receiver_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/PS2Receiver_v1_0_S00_AXI_inst/axi_awaddr_reg[1] ) is unused and will be removed from module MIPSfpga_system_PS2Receiver_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/PS2Receiver_v1_0_S00_AXI_inst/axi_awaddr_reg[0] ) is unused and will be removed from module MIPSfpga_system_PS2Receiver_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/PS2Receiver_v1_0_S00_AXI_inst/axi_rresp_reg[1] ) is unused and will be removed from module MIPSfpga_system_PS2Receiver_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/PS2Receiver_v1_0_S00_AXI_inst/axi_rresp_reg[0] ) is unused and will be removed from module MIPSfpga_system_PS2Receiver_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/keyboard/dataprev_reg[6] ) is unused and will be removed from module MIPSfpga_system_PS2Receiver_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/keyboard/dataprev_reg[7] ) is unused and will be removed from module MIPSfpga_system_PS2Receiver_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/keyboard/dataprev_reg[0] ) is unused and will be removed from module MIPSfpga_system_PS2Receiver_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/keyboard/dataprev_reg[1] ) is unused and will be removed from module MIPSfpga_system_PS2Receiver_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/keyboard/dataprev_reg[2] ) is unused and will be removed from module MIPSfpga_system_PS2Receiver_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/keyboard/dataprev_reg[3] ) is unused and will be removed from module MIPSfpga_system_PS2Receiver_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/keyboard/dataprev_reg[4] ) is unused and will be removed from module MIPSfpga_system_PS2Receiver_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/keyboard/dataprev_reg[5] ) is unused and will be removed from module MIPSfpga_system_PS2Receiver_0_0.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 582.500 ; gain = 406.285
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 582.500 ; gain = 406.285

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 582.500 ; gain = 406.285
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:01:25 . Memory (MB): peak = 582.500 ; gain = 406.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:25 . Memory (MB): peak = 582.500 ; gain = 406.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\inst/keyboard/debounce/cnt1_reg[4] ) is unused and will be removed from module MIPSfpga_system_PS2Receiver_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/keyboard/debounce/cnt1_reg[3] ) is unused and will be removed from module MIPSfpga_system_PS2Receiver_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/keyboard/debounce/cnt1_reg[2] ) is unused and will be removed from module MIPSfpga_system_PS2Receiver_0_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:13 ; elapsed = 00:01:26 . Memory (MB): peak = 582.500 ; gain = 406.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:14 ; elapsed = 00:01:27 . Memory (MB): peak = 582.500 ; gain = 406.285
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:14 ; elapsed = 00:01:27 . Memory (MB): peak = 582.500 ; gain = 406.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:14 ; elapsed = 00:01:27 . Memory (MB): peak = 582.500 ; gain = 406.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:01:14 ; elapsed = 00:01:27 . Memory (MB): peak = 582.500 ; gain = 406.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:14 ; elapsed = 00:01:27 . Memory (MB): peak = 582.500 ; gain = 406.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     4|
|2     |LUT2 |     9|
|3     |LUT3 |     4|
|4     |LUT4 |     5|
|5     |LUT5 |     5|
|6     |LUT6 |    62|
|7     |FDRE |   193|
+------+-----+------+

Report Instance Areas: 
+------+----------------------------------+-------------------------+------+
|      |Instance                          |Module                   |Cells |
+------+----------------------------------+-------------------------+------+
|1     |top                               |                         |   282|
|2     |  inst                            |PS2Receiver_v1_0         |   282|
|3     |    PS2Receiver_v1_0_S00_AXI_inst |PS2Receiver_v1_0_S00_AXI |   193|
|4     |    keyboard                      |PS2Receiver              |    89|
|5     |      debounce                    |debouncer                |    33|
+------+----------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:01:27 . Memory (MB): peak = 582.500 ; gain = 406.285
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:01:00 . Memory (MB): peak = 582.500 ; gain = 81.184
Synthesis Optimization Complete : Time (s): cpu = 00:01:14 ; elapsed = 00:01:28 . Memory (MB): peak = 582.500 ; gain = 406.285
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 13 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:18 . Memory (MB): peak = 582.500 ; gain = 380.609
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 582.500 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 20 20:47:04 2018...
