

================================================================
== Vitis HLS Report for 'kp_502_7'
================================================================
* Date:           Tue Feb 20 05:43:08 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        kp_502_7
* Solution:       sol2_6 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-sbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+-----------+------------+
    | Clock|  Target  | Estimated | Uncertainty|
    +------+----------+-----------+------------+
    |clk   |  14.00 ns|  12.766 ns|     1.00 ns|
    +------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       61|       61|  0.854 us|  0.854 us|   62|   62|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop    |       59|       59|        59|          1|          1|     2|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 59


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 59
* Pipeline : 1
  Pipeline-0 : II = 1, D = 59, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.81>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 62 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 63 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %A_0, i64 666, i64 207, i64 4294967295"   --->   Operation 65 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %A_0"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %A_1, i64 666, i64 207, i64 4294967295"   --->   Operation 68 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %A_1"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %A_2, i64 666, i64 207, i64 4294967295"   --->   Operation 71 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %A_2"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %A_3, i64 666, i64 207, i64 4294967295"   --->   Operation 74 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %A_3"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %B_0, i64 666, i64 207, i64 4294967295"   --->   Operation 77 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %B_0"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %B_1, i64 666, i64 207, i64 4294967295"   --->   Operation 80 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %B_1"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %B_2, i64 666, i64 207, i64 4294967295"   --->   Operation 83 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %B_2"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %B_3, i64 666, i64 207, i64 4294967295"   --->   Operation 86 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %B_3"   --->   Operation 87 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %C_0, i64 666, i64 207, i64 4294967295"   --->   Operation 89 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %C_0"   --->   Operation 90 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %C_1, i64 666, i64 207, i64 4294967295"   --->   Operation 92 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %C_1"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %C_2, i64 666, i64 207, i64 4294967295"   --->   Operation 95 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %C_2"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %C_3, i64 666, i64 207, i64 4294967295"   --->   Operation 98 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %C_3"   --->   Operation 99 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %X1_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %X1_0, i64 666, i64 207, i64 4294967295"   --->   Operation 101 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %X1_0"   --->   Operation 102 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %X1_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %X1_1, i64 666, i64 207, i64 4294967295"   --->   Operation 104 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %X1_1"   --->   Operation 105 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %X1_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %X1_2, i64 666, i64 207, i64 4294967295"   --->   Operation 107 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %X1_2"   --->   Operation 108 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %X1_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %X1_3, i64 666, i64 207, i64 4294967295"   --->   Operation 110 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %X1_3"   --->   Operation 111 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %X2_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %X2_0, i64 666, i64 207, i64 4294967295"   --->   Operation 113 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %X2_0"   --->   Operation 114 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %X2_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %X2_1, i64 666, i64 207, i64 4294967295"   --->   Operation 116 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %X2_1"   --->   Operation 117 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %X2_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %X2_2, i64 666, i64 207, i64 4294967295"   --->   Operation 119 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %X2_2"   --->   Operation 120 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %X2_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %X2_3, i64 666, i64 207, i64 4294967295"   --->   Operation 122 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %X2_3"   --->   Operation 123 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %D_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %D_0, i64 666, i64 207, i64 4294967295"   --->   Operation 125 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %D_0"   --->   Operation 126 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %D_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %D_1, i64 666, i64 207, i64 4294967295"   --->   Operation 128 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %D_1"   --->   Operation 129 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %D_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %D_2, i64 666, i64 207, i64 4294967295"   --->   Operation 131 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %D_2"   --->   Operation 132 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %D_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %D_3, i64 666, i64 207, i64 4294967295"   --->   Operation 134 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %D_3"   --->   Operation 135 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (1.32ns)   --->   "%store_ln8 = store i4 0, i4 %i" [./source/kp_502_7.cpp:8]   --->   Operation 136 'store' 'store_ln8' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln8 = br void %arrayidx84.case.0" [./source/kp_502_7.cpp:8]   --->   Operation 137 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [./source/kp_502_7.cpp:9]   --->   Operation 138 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_1, i32 3" [./source/kp_502_7.cpp:8]   --->   Operation 139 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 140 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %tmp_11, void %arrayidx84.case.0.split, void" [./source/kp_502_7.cpp:8]   --->   Operation 141 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_1, i32 2" [./source/kp_502_7.cpp:9]   --->   Operation 142 'bitselect' 'tmp_12' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i1 %tmp_12" [./source/kp_502_7.cpp:9]   --->   Operation 143 'zext' 'zext_ln9' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr i64 %A_0, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:10]   --->   Operation 144 'getelementptr' 'A_0_addr' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_1 : Operation 145 [2/2] (1.75ns)   --->   "%A_0_load = load i1 %A_0_addr" [./source/kp_502_7.cpp:10]   --->   Operation 145 'load' 'A_0_load' <Predicate = (!tmp_11)> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i64 %A_1, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:10]   --->   Operation 146 'getelementptr' 'A_1_addr' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_1 : Operation 147 [2/2] (1.75ns)   --->   "%A_1_load = load i1 %A_1_addr" [./source/kp_502_7.cpp:10]   --->   Operation 147 'load' 'A_1_load' <Predicate = (!tmp_11)> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr i64 %A_2, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:10]   --->   Operation 148 'getelementptr' 'A_2_addr' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_1 : Operation 149 [2/2] (1.75ns)   --->   "%A_2_load = load i1 %A_2_addr" [./source/kp_502_7.cpp:10]   --->   Operation 149 'load' 'A_2_load' <Predicate = (!tmp_11)> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr i64 %A_3, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:10]   --->   Operation 150 'getelementptr' 'A_3_addr' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_1 : Operation 151 [2/2] (1.75ns)   --->   "%A_3_load = load i1 %A_3_addr" [./source/kp_502_7.cpp:10]   --->   Operation 151 'load' 'A_3_load' <Predicate = (!tmp_11)> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_1 : Operation 152 [1/1] (1.49ns)   --->   "%add_ln8 = add i4 %i_1, i4 4" [./source/kp_502_7.cpp:8]   --->   Operation 152 'add' 'add_ln8' <Predicate = (!tmp_11)> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (1.32ns)   --->   "%store_ln8 = store i4 %add_ln8, i4 %i" [./source/kp_502_7.cpp:8]   --->   Operation 153 'store' 'store_ln8' <Predicate = (!tmp_11)> <Delay = 1.32>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx84.case.0"   --->   Operation 154 'br' 'br_ln0' <Predicate = (!tmp_11)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 155 [1/2] (1.75ns)   --->   "%A_0_load = load i1 %A_0_addr" [./source/kp_502_7.cpp:10]   --->   Operation 155 'load' 'A_0_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_2 : Operation 156 [1/2] (1.75ns)   --->   "%A_1_load = load i1 %A_1_addr" [./source/kp_502_7.cpp:10]   --->   Operation 156 'load' 'A_1_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_2 : Operation 157 [1/2] (1.75ns)   --->   "%A_2_load = load i1 %A_2_addr" [./source/kp_502_7.cpp:10]   --->   Operation 157 'load' 'A_2_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_2 : Operation 158 [1/2] (1.75ns)   --->   "%A_3_load = load i1 %A_3_addr" [./source/kp_502_7.cpp:10]   --->   Operation 158 'load' 'A_3_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>

State 3 <SV = 2> <Delay = 11.8>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%temp_A = bitcast i64 %A_0_load" [./source/kp_502_7.cpp:10]   --->   Operation 159 'bitcast' 'temp_A' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [4/4] (11.8ns)   --->   "%mul3 = dmul i64 %temp_A, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 160 'dmul' 'mul3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%temp_A_1 = bitcast i64 %A_1_load" [./source/kp_502_7.cpp:10]   --->   Operation 161 'bitcast' 'temp_A_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [4/4] (11.8ns)   --->   "%mul3_1 = dmul i64 %temp_A_1, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 162 'dmul' 'mul3_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%temp_A_2 = bitcast i64 %A_2_load" [./source/kp_502_7.cpp:10]   --->   Operation 163 'bitcast' 'temp_A_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [4/4] (11.8ns)   --->   "%mul3_2 = dmul i64 %temp_A_2, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 164 'dmul' 'mul3_2' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%temp_A_3 = bitcast i64 %A_3_load" [./source/kp_502_7.cpp:10]   --->   Operation 165 'bitcast' 'temp_A_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [4/4] (11.8ns)   --->   "%mul3_3 = dmul i64 %temp_A_3, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 166 'dmul' 'mul3_3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 11.8>
ST_4 : Operation 167 [3/4] (11.8ns)   --->   "%mul3 = dmul i64 %temp_A, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 167 'dmul' 'mul3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 168 [3/4] (11.8ns)   --->   "%mul3_1 = dmul i64 %temp_A_1, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 168 'dmul' 'mul3_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 169 [3/4] (11.8ns)   --->   "%mul3_2 = dmul i64 %temp_A_2, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 169 'dmul' 'mul3_2' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 170 [3/4] (11.8ns)   --->   "%mul3_3 = dmul i64 %temp_A_3, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 170 'dmul' 'mul3_3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 11.8>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%B_0_addr = getelementptr i64 %B_0, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:9]   --->   Operation 171 'getelementptr' 'B_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [2/2] (1.75ns)   --->   "%B_0_load = load i1 %B_0_addr" [./source/kp_502_7.cpp:9]   --->   Operation 172 'load' 'B_0_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_5 : Operation 173 [2/4] (11.8ns)   --->   "%mul3 = dmul i64 %temp_A, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 173 'dmul' 'mul3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%C_0_addr = getelementptr i64 %C_0, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:13]   --->   Operation 174 'getelementptr' 'C_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 175 [2/2] (1.75ns)   --->   "%C_0_load = load i1 %C_0_addr" [./source/kp_502_7.cpp:13]   --->   Operation 175 'load' 'C_0_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%B_1_addr = getelementptr i64 %B_1, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:9]   --->   Operation 176 'getelementptr' 'B_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [2/2] (1.75ns)   --->   "%B_1_load = load i1 %B_1_addr" [./source/kp_502_7.cpp:9]   --->   Operation 177 'load' 'B_1_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_5 : Operation 178 [2/4] (11.8ns)   --->   "%mul3_1 = dmul i64 %temp_A_1, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 178 'dmul' 'mul3_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%C_1_addr = getelementptr i64 %C_1, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:13]   --->   Operation 179 'getelementptr' 'C_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [2/2] (1.75ns)   --->   "%C_1_load = load i1 %C_1_addr" [./source/kp_502_7.cpp:13]   --->   Operation 180 'load' 'C_1_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%B_2_addr = getelementptr i64 %B_2, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:9]   --->   Operation 181 'getelementptr' 'B_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [2/2] (1.75ns)   --->   "%B_2_load = load i1 %B_2_addr" [./source/kp_502_7.cpp:9]   --->   Operation 182 'load' 'B_2_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_5 : Operation 183 [2/4] (11.8ns)   --->   "%mul3_2 = dmul i64 %temp_A_2, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 183 'dmul' 'mul3_2' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%C_2_addr = getelementptr i64 %C_2, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:13]   --->   Operation 184 'getelementptr' 'C_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 185 [2/2] (1.75ns)   --->   "%C_2_load = load i1 %C_2_addr" [./source/kp_502_7.cpp:13]   --->   Operation 185 'load' 'C_2_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%B_3_addr = getelementptr i64 %B_3, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:9]   --->   Operation 186 'getelementptr' 'B_3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 187 [2/2] (1.75ns)   --->   "%B_3_load = load i1 %B_3_addr" [./source/kp_502_7.cpp:9]   --->   Operation 187 'load' 'B_3_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_5 : Operation 188 [2/4] (11.8ns)   --->   "%mul3_3 = dmul i64 %temp_A_3, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 188 'dmul' 'mul3_3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%C_3_addr = getelementptr i64 %C_3, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:13]   --->   Operation 189 'getelementptr' 'C_3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 190 [2/2] (1.75ns)   --->   "%C_3_load = load i1 %C_3_addr" [./source/kp_502_7.cpp:13]   --->   Operation 190 'load' 'C_3_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>

State 6 <SV = 5> <Delay = 11.8>
ST_6 : Operation 191 [1/2] (1.75ns)   --->   "%B_0_load = load i1 %B_0_addr" [./source/kp_502_7.cpp:9]   --->   Operation 191 'load' 'B_0_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_6 : Operation 192 [1/4] (11.8ns)   --->   "%mul3 = dmul i64 %temp_A, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 192 'dmul' 'mul3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 193 [1/2] (1.75ns)   --->   "%C_0_load = load i1 %C_0_addr" [./source/kp_502_7.cpp:13]   --->   Operation 193 'load' 'C_0_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_6 : Operation 194 [1/2] (1.75ns)   --->   "%B_1_load = load i1 %B_1_addr" [./source/kp_502_7.cpp:9]   --->   Operation 194 'load' 'B_1_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_6 : Operation 195 [1/4] (11.8ns)   --->   "%mul3_1 = dmul i64 %temp_A_1, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 195 'dmul' 'mul3_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 196 [1/2] (1.75ns)   --->   "%C_1_load = load i1 %C_1_addr" [./source/kp_502_7.cpp:13]   --->   Operation 196 'load' 'C_1_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_6 : Operation 197 [1/2] (1.75ns)   --->   "%B_2_load = load i1 %B_2_addr" [./source/kp_502_7.cpp:9]   --->   Operation 197 'load' 'B_2_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_6 : Operation 198 [1/4] (11.8ns)   --->   "%mul3_2 = dmul i64 %temp_A_2, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 198 'dmul' 'mul3_2' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 199 [1/2] (1.75ns)   --->   "%C_2_load = load i1 %C_2_addr" [./source/kp_502_7.cpp:13]   --->   Operation 199 'load' 'C_2_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_6 : Operation 200 [1/2] (1.75ns)   --->   "%B_3_load = load i1 %B_3_addr" [./source/kp_502_7.cpp:9]   --->   Operation 200 'load' 'B_3_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_6 : Operation 201 [1/4] (11.8ns)   --->   "%mul3_3 = dmul i64 %temp_A_3, i64 4" [./source/kp_502_7.cpp:13]   --->   Operation 201 'dmul' 'mul3_3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 202 [1/2] (1.75ns)   --->   "%C_3_load = load i1 %C_3_addr" [./source/kp_502_7.cpp:13]   --->   Operation 202 'load' 'C_3_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>

State 7 <SV = 6> <Delay = 11.8>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%temp_B = bitcast i64 %B_0_load" [./source/kp_502_7.cpp:9]   --->   Operation 203 'bitcast' 'temp_B' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 204 [4/4] (11.8ns)   --->   "%mul = dmul i64 %temp_B, i64 %temp_B" [./source/kp_502_7.cpp:13]   --->   Operation 204 'dmul' 'mul' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%bitcast_ln13 = bitcast i64 %C_0_load" [./source/kp_502_7.cpp:13]   --->   Operation 205 'bitcast' 'bitcast_ln13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 206 [4/4] (11.8ns)   --->   "%mul6 = dmul i64 %mul3, i64 %bitcast_ln13" [./source/kp_502_7.cpp:13]   --->   Operation 206 'dmul' 'mul6' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%temp_B_1 = bitcast i64 %B_1_load" [./source/kp_502_7.cpp:9]   --->   Operation 207 'bitcast' 'temp_B_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 208 [4/4] (11.8ns)   --->   "%mul_1 = dmul i64 %temp_B_1, i64 %temp_B_1" [./source/kp_502_7.cpp:13]   --->   Operation 208 'dmul' 'mul_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%bitcast_ln13_2 = bitcast i64 %C_1_load" [./source/kp_502_7.cpp:13]   --->   Operation 209 'bitcast' 'bitcast_ln13_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 210 [4/4] (11.8ns)   --->   "%mul6_1 = dmul i64 %mul3_1, i64 %bitcast_ln13_2" [./source/kp_502_7.cpp:13]   --->   Operation 210 'dmul' 'mul6_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%temp_B_2 = bitcast i64 %B_2_load" [./source/kp_502_7.cpp:9]   --->   Operation 211 'bitcast' 'temp_B_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 212 [4/4] (11.8ns)   --->   "%mul_2 = dmul i64 %temp_B_2, i64 %temp_B_2" [./source/kp_502_7.cpp:13]   --->   Operation 212 'dmul' 'mul_2' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%bitcast_ln13_4 = bitcast i64 %C_2_load" [./source/kp_502_7.cpp:13]   --->   Operation 213 'bitcast' 'bitcast_ln13_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 214 [4/4] (11.8ns)   --->   "%mul6_2 = dmul i64 %mul3_2, i64 %bitcast_ln13_4" [./source/kp_502_7.cpp:13]   --->   Operation 214 'dmul' 'mul6_2' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%temp_B_3 = bitcast i64 %B_3_load" [./source/kp_502_7.cpp:9]   --->   Operation 215 'bitcast' 'temp_B_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 216 [4/4] (11.8ns)   --->   "%mul_3 = dmul i64 %temp_B_3, i64 %temp_B_3" [./source/kp_502_7.cpp:13]   --->   Operation 216 'dmul' 'mul_3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%bitcast_ln13_6 = bitcast i64 %C_3_load" [./source/kp_502_7.cpp:13]   --->   Operation 217 'bitcast' 'bitcast_ln13_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 218 [4/4] (11.8ns)   --->   "%mul6_3 = dmul i64 %mul3_3, i64 %bitcast_ln13_6" [./source/kp_502_7.cpp:13]   --->   Operation 218 'dmul' 'mul6_3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 11.8>
ST_8 : Operation 219 [3/4] (11.8ns)   --->   "%mul = dmul i64 %temp_B, i64 %temp_B" [./source/kp_502_7.cpp:13]   --->   Operation 219 'dmul' 'mul' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 220 [3/4] (11.8ns)   --->   "%mul6 = dmul i64 %mul3, i64 %bitcast_ln13" [./source/kp_502_7.cpp:13]   --->   Operation 220 'dmul' 'mul6' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 221 [3/4] (11.8ns)   --->   "%mul_1 = dmul i64 %temp_B_1, i64 %temp_B_1" [./source/kp_502_7.cpp:13]   --->   Operation 221 'dmul' 'mul_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 222 [3/4] (11.8ns)   --->   "%mul6_1 = dmul i64 %mul3_1, i64 %bitcast_ln13_2" [./source/kp_502_7.cpp:13]   --->   Operation 222 'dmul' 'mul6_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 223 [3/4] (11.8ns)   --->   "%mul_2 = dmul i64 %temp_B_2, i64 %temp_B_2" [./source/kp_502_7.cpp:13]   --->   Operation 223 'dmul' 'mul_2' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 224 [3/4] (11.8ns)   --->   "%mul6_2 = dmul i64 %mul3_2, i64 %bitcast_ln13_4" [./source/kp_502_7.cpp:13]   --->   Operation 224 'dmul' 'mul6_2' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 225 [3/4] (11.8ns)   --->   "%mul_3 = dmul i64 %temp_B_3, i64 %temp_B_3" [./source/kp_502_7.cpp:13]   --->   Operation 225 'dmul' 'mul_3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 226 [3/4] (11.8ns)   --->   "%mul6_3 = dmul i64 %mul3_3, i64 %bitcast_ln13_6" [./source/kp_502_7.cpp:13]   --->   Operation 226 'dmul' 'mul6_3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 11.8>
ST_9 : Operation 227 [2/4] (11.8ns)   --->   "%mul = dmul i64 %temp_B, i64 %temp_B" [./source/kp_502_7.cpp:13]   --->   Operation 227 'dmul' 'mul' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 228 [2/4] (11.8ns)   --->   "%mul6 = dmul i64 %mul3, i64 %bitcast_ln13" [./source/kp_502_7.cpp:13]   --->   Operation 228 'dmul' 'mul6' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 229 [2/4] (11.8ns)   --->   "%mul_1 = dmul i64 %temp_B_1, i64 %temp_B_1" [./source/kp_502_7.cpp:13]   --->   Operation 229 'dmul' 'mul_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 230 [2/4] (11.8ns)   --->   "%mul6_1 = dmul i64 %mul3_1, i64 %bitcast_ln13_2" [./source/kp_502_7.cpp:13]   --->   Operation 230 'dmul' 'mul6_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 231 [2/4] (11.8ns)   --->   "%mul_2 = dmul i64 %temp_B_2, i64 %temp_B_2" [./source/kp_502_7.cpp:13]   --->   Operation 231 'dmul' 'mul_2' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 232 [2/4] (11.8ns)   --->   "%mul6_2 = dmul i64 %mul3_2, i64 %bitcast_ln13_4" [./source/kp_502_7.cpp:13]   --->   Operation 232 'dmul' 'mul6_2' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 233 [2/4] (11.8ns)   --->   "%mul_3 = dmul i64 %temp_B_3, i64 %temp_B_3" [./source/kp_502_7.cpp:13]   --->   Operation 233 'dmul' 'mul_3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 234 [2/4] (11.8ns)   --->   "%mul6_3 = dmul i64 %mul3_3, i64 %bitcast_ln13_6" [./source/kp_502_7.cpp:13]   --->   Operation 234 'dmul' 'mul6_3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 11.8>
ST_10 : Operation 235 [1/4] (11.8ns)   --->   "%mul = dmul i64 %temp_B, i64 %temp_B" [./source/kp_502_7.cpp:13]   --->   Operation 235 'dmul' 'mul' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 236 [1/4] (11.8ns)   --->   "%mul6 = dmul i64 %mul3, i64 %bitcast_ln13" [./source/kp_502_7.cpp:13]   --->   Operation 236 'dmul' 'mul6' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 237 [1/4] (11.8ns)   --->   "%mul_1 = dmul i64 %temp_B_1, i64 %temp_B_1" [./source/kp_502_7.cpp:13]   --->   Operation 237 'dmul' 'mul_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 238 [1/4] (11.8ns)   --->   "%mul6_1 = dmul i64 %mul3_1, i64 %bitcast_ln13_2" [./source/kp_502_7.cpp:13]   --->   Operation 238 'dmul' 'mul6_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 239 [1/4] (11.8ns)   --->   "%mul_2 = dmul i64 %temp_B_2, i64 %temp_B_2" [./source/kp_502_7.cpp:13]   --->   Operation 239 'dmul' 'mul_2' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 240 [1/4] (11.8ns)   --->   "%mul6_2 = dmul i64 %mul3_2, i64 %bitcast_ln13_4" [./source/kp_502_7.cpp:13]   --->   Operation 240 'dmul' 'mul6_2' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 241 [1/4] (11.8ns)   --->   "%mul_3 = dmul i64 %temp_B_3, i64 %temp_B_3" [./source/kp_502_7.cpp:13]   --->   Operation 241 'dmul' 'mul_3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 242 [1/4] (11.8ns)   --->   "%mul6_3 = dmul i64 %mul3_3, i64 %bitcast_ln13_6" [./source/kp_502_7.cpp:13]   --->   Operation 242 'dmul' 'mul6_3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 11.7>
ST_11 : Operation 243 [4/4] (11.7ns)   --->   "%x_assign = dsub i64 %mul, i64 %mul6" [./source/kp_502_7.cpp:13]   --->   Operation 243 'dsub' 'x_assign' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 244 [4/4] (11.7ns)   --->   "%x_assign_1 = dsub i64 %mul_1, i64 %mul6_1" [./source/kp_502_7.cpp:13]   --->   Operation 244 'dsub' 'x_assign_1' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 245 [4/4] (11.7ns)   --->   "%x_assign_2 = dsub i64 %mul_2, i64 %mul6_2" [./source/kp_502_7.cpp:13]   --->   Operation 245 'dsub' 'x_assign_2' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 246 [4/4] (11.7ns)   --->   "%x_assign_3 = dsub i64 %mul_3, i64 %mul6_3" [./source/kp_502_7.cpp:13]   --->   Operation 246 'dsub' 'x_assign_3' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 11.7>
ST_12 : Operation 247 [3/4] (11.7ns)   --->   "%x_assign = dsub i64 %mul, i64 %mul6" [./source/kp_502_7.cpp:13]   --->   Operation 247 'dsub' 'x_assign' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 248 [3/4] (11.7ns)   --->   "%x_assign_1 = dsub i64 %mul_1, i64 %mul6_1" [./source/kp_502_7.cpp:13]   --->   Operation 248 'dsub' 'x_assign_1' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 249 [3/4] (11.7ns)   --->   "%x_assign_2 = dsub i64 %mul_2, i64 %mul6_2" [./source/kp_502_7.cpp:13]   --->   Operation 249 'dsub' 'x_assign_2' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 250 [3/4] (11.7ns)   --->   "%x_assign_3 = dsub i64 %mul_3, i64 %mul6_3" [./source/kp_502_7.cpp:13]   --->   Operation 250 'dsub' 'x_assign_3' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 11.7>
ST_13 : Operation 251 [2/4] (11.7ns)   --->   "%x_assign = dsub i64 %mul, i64 %mul6" [./source/kp_502_7.cpp:13]   --->   Operation 251 'dsub' 'x_assign' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 252 [2/4] (11.7ns)   --->   "%x_assign_1 = dsub i64 %mul_1, i64 %mul6_1" [./source/kp_502_7.cpp:13]   --->   Operation 252 'dsub' 'x_assign_1' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 253 [2/4] (11.7ns)   --->   "%x_assign_2 = dsub i64 %mul_2, i64 %mul6_2" [./source/kp_502_7.cpp:13]   --->   Operation 253 'dsub' 'x_assign_2' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 254 [2/4] (11.7ns)   --->   "%x_assign_3 = dsub i64 %mul_3, i64 %mul6_3" [./source/kp_502_7.cpp:13]   --->   Operation 254 'dsub' 'x_assign_3' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 11.7>
ST_14 : Operation 255 [1/4] (11.7ns)   --->   "%x_assign = dsub i64 %mul, i64 %mul6" [./source/kp_502_7.cpp:13]   --->   Operation 255 'dsub' 'x_assign' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 256 [1/4] (11.7ns)   --->   "%x_assign_1 = dsub i64 %mul_1, i64 %mul6_1" [./source/kp_502_7.cpp:13]   --->   Operation 256 'dsub' 'x_assign_1' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 257 [1/4] (11.7ns)   --->   "%x_assign_2 = dsub i64 %mul_2, i64 %mul6_2" [./source/kp_502_7.cpp:13]   --->   Operation 257 'dsub' 'x_assign_2' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 258 [1/4] (11.7ns)   --->   "%x_assign_3 = dsub i64 %mul_3, i64 %mul6_3" [./source/kp_502_7.cpp:13]   --->   Operation 258 'dsub' 'x_assign_3' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.48>
ST_15 : Operation 259 [1/1] (0.00ns)   --->   "%bitcast_ln13_1 = bitcast i64 %x_assign" [./source/kp_502_7.cpp:13]   --->   Operation 259 'bitcast' 'bitcast_ln13_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 260 [1/1] (0.00ns)   --->   "%D_0_addr = getelementptr i64 %D_0, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:13]   --->   Operation 260 'getelementptr' 'D_0_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 261 [1/1] (1.75ns)   --->   "%store_ln13 = store i64 %bitcast_ln13_1, i1 %D_0_addr" [./source/kp_502_7.cpp:13]   --->   Operation 261 'store' 'store_ln13' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_15 : Operation 262 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln13_1, i32 52, i32 62" [./source/kp_502_7.cpp:16]   --->   Operation 262 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i64 %bitcast_ln13_1" [./source/kp_502_7.cpp:16]   --->   Operation 263 'trunc' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 264 [1/1] (1.52ns)   --->   "%icmp_ln16 = icmp_ne  i11 %tmp, i11 2047" [./source/kp_502_7.cpp:16]   --->   Operation 264 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 265 [1/1] (2.34ns)   --->   "%icmp_ln16_1 = icmp_eq  i52 %trunc_ln16, i52 0" [./source/kp_502_7.cpp:16]   --->   Operation 265 'icmp' 'icmp_ln16_1' <Predicate = true> <Delay = 2.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 266 [1/1] (0.80ns)   --->   "%or_ln16 = or i1 %icmp_ln16_1, i1 %icmp_ln16" [./source/kp_502_7.cpp:16]   --->   Operation 266 'or' 'or_ln16' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 267 [2/2] (4.48ns)   --->   "%tmp_1 = fcmp_olt  i64 %x_assign, i64 0" [./source/kp_502_7.cpp:16]   --->   Operation 267 'dcmp' 'tmp_1' <Predicate = true> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 268 [1/1] (0.00ns)   --->   "%X1_0_addr = getelementptr i64 %X1_0, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:32]   --->   Operation 268 'getelementptr' 'X1_0_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 269 [1/1] (0.00ns)   --->   "%X2_0_addr = getelementptr i64 %X2_0, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:33]   --->   Operation 269 'getelementptr' 'X2_0_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 270 [1/1] (0.00ns)   --->   "%bitcast_ln13_3 = bitcast i64 %x_assign_1" [./source/kp_502_7.cpp:13]   --->   Operation 270 'bitcast' 'bitcast_ln13_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 271 [1/1] (0.00ns)   --->   "%D_1_addr = getelementptr i64 %D_1, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:13]   --->   Operation 271 'getelementptr' 'D_1_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 272 [1/1] (1.75ns)   --->   "%store_ln13 = store i64 %bitcast_ln13_3, i1 %D_1_addr" [./source/kp_502_7.cpp:13]   --->   Operation 272 'store' 'store_ln13' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_15 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln13_3, i32 52, i32 62" [./source/kp_502_7.cpp:16]   --->   Operation 273 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln16_1 = trunc i64 %bitcast_ln13_3" [./source/kp_502_7.cpp:16]   --->   Operation 274 'trunc' 'trunc_ln16_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 275 [1/1] (1.52ns)   --->   "%icmp_ln16_2 = icmp_ne  i11 %tmp_4, i11 2047" [./source/kp_502_7.cpp:16]   --->   Operation 275 'icmp' 'icmp_ln16_2' <Predicate = true> <Delay = 1.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 276 [1/1] (2.34ns)   --->   "%icmp_ln16_3 = icmp_eq  i52 %trunc_ln16_1, i52 0" [./source/kp_502_7.cpp:16]   --->   Operation 276 'icmp' 'icmp_ln16_3' <Predicate = true> <Delay = 2.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 277 [1/1] (0.80ns)   --->   "%or_ln16_1 = or i1 %icmp_ln16_3, i1 %icmp_ln16_2" [./source/kp_502_7.cpp:16]   --->   Operation 277 'or' 'or_ln16_1' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 278 [2/2] (4.48ns)   --->   "%tmp_5 = fcmp_olt  i64 %x_assign_1, i64 0" [./source/kp_502_7.cpp:16]   --->   Operation 278 'dcmp' 'tmp_5' <Predicate = true> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 279 [1/1] (0.00ns)   --->   "%X1_1_addr = getelementptr i64 %X1_1, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:32]   --->   Operation 279 'getelementptr' 'X1_1_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 280 [1/1] (0.00ns)   --->   "%X2_1_addr = getelementptr i64 %X2_1, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:33]   --->   Operation 280 'getelementptr' 'X2_1_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 281 [1/1] (0.00ns)   --->   "%bitcast_ln13_5 = bitcast i64 %x_assign_2" [./source/kp_502_7.cpp:13]   --->   Operation 281 'bitcast' 'bitcast_ln13_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 282 [1/1] (0.00ns)   --->   "%D_2_addr = getelementptr i64 %D_2, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:13]   --->   Operation 282 'getelementptr' 'D_2_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 283 [1/1] (1.75ns)   --->   "%store_ln13 = store i64 %bitcast_ln13_5, i1 %D_2_addr" [./source/kp_502_7.cpp:13]   --->   Operation 283 'store' 'store_ln13' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_15 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln13_5, i32 52, i32 62" [./source/kp_502_7.cpp:16]   --->   Operation 284 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln16_2 = trunc i64 %bitcast_ln13_5" [./source/kp_502_7.cpp:16]   --->   Operation 285 'trunc' 'trunc_ln16_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 286 [1/1] (1.52ns)   --->   "%icmp_ln16_4 = icmp_ne  i11 %tmp_8, i11 2047" [./source/kp_502_7.cpp:16]   --->   Operation 286 'icmp' 'icmp_ln16_4' <Predicate = true> <Delay = 1.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 287 [1/1] (2.34ns)   --->   "%icmp_ln16_5 = icmp_eq  i52 %trunc_ln16_2, i52 0" [./source/kp_502_7.cpp:16]   --->   Operation 287 'icmp' 'icmp_ln16_5' <Predicate = true> <Delay = 2.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 288 [1/1] (0.80ns)   --->   "%or_ln16_2 = or i1 %icmp_ln16_5, i1 %icmp_ln16_4" [./source/kp_502_7.cpp:16]   --->   Operation 288 'or' 'or_ln16_2' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 289 [2/2] (4.48ns)   --->   "%tmp_9 = fcmp_olt  i64 %x_assign_2, i64 0" [./source/kp_502_7.cpp:16]   --->   Operation 289 'dcmp' 'tmp_9' <Predicate = true> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 290 [1/1] (0.00ns)   --->   "%X1_2_addr = getelementptr i64 %X1_2, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:32]   --->   Operation 290 'getelementptr' 'X1_2_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 291 [1/1] (0.00ns)   --->   "%X2_2_addr = getelementptr i64 %X2_2, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:33]   --->   Operation 291 'getelementptr' 'X2_2_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 292 [1/1] (0.00ns)   --->   "%bitcast_ln13_7 = bitcast i64 %x_assign_3" [./source/kp_502_7.cpp:13]   --->   Operation 292 'bitcast' 'bitcast_ln13_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 293 [1/1] (0.00ns)   --->   "%D_3_addr = getelementptr i64 %D_3, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:13]   --->   Operation 293 'getelementptr' 'D_3_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 294 [1/1] (1.75ns)   --->   "%store_ln13 = store i64 %bitcast_ln13_7, i1 %D_3_addr" [./source/kp_502_7.cpp:13]   --->   Operation 294 'store' 'store_ln13' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_15 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln13_7, i32 52, i32 62" [./source/kp_502_7.cpp:16]   --->   Operation 295 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln16_3 = trunc i64 %bitcast_ln13_7" [./source/kp_502_7.cpp:16]   --->   Operation 296 'trunc' 'trunc_ln16_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 297 [1/1] (1.52ns)   --->   "%icmp_ln16_6 = icmp_ne  i11 %tmp_2, i11 2047" [./source/kp_502_7.cpp:16]   --->   Operation 297 'icmp' 'icmp_ln16_6' <Predicate = true> <Delay = 1.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 298 [1/1] (2.34ns)   --->   "%icmp_ln16_7 = icmp_eq  i52 %trunc_ln16_3, i52 0" [./source/kp_502_7.cpp:16]   --->   Operation 298 'icmp' 'icmp_ln16_7' <Predicate = true> <Delay = 2.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 299 [1/1] (0.80ns)   --->   "%or_ln16_3 = or i1 %icmp_ln16_7, i1 %icmp_ln16_6" [./source/kp_502_7.cpp:16]   --->   Operation 299 'or' 'or_ln16_3' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 300 [2/2] (4.48ns)   --->   "%tmp_6 = fcmp_olt  i64 %x_assign_3, i64 0" [./source/kp_502_7.cpp:16]   --->   Operation 300 'dcmp' 'tmp_6' <Predicate = true> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 301 [1/1] (0.00ns)   --->   "%X1_3_addr = getelementptr i64 %X1_3, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:32]   --->   Operation 301 'getelementptr' 'X1_3_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 302 [1/1] (0.00ns)   --->   "%X2_3_addr = getelementptr i64 %X2_3, i64 0, i64 %zext_ln9" [./source/kp_502_7.cpp:33]   --->   Operation 302 'getelementptr' 'X2_3_addr' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 11.8>
ST_16 : Operation 303 [1/1] (0.00ns)   --->   "%specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [./source/kp_502_7.cpp:8]   --->   Operation 303 'specpipeline' 'specpipeline_ln8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 304 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./source/kp_502_7.cpp:8]   --->   Operation 304 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 305 [1/2] (4.48ns)   --->   "%tmp_1 = fcmp_olt  i64 %x_assign, i64 0" [./source/kp_502_7.cpp:16]   --->   Operation 305 'dcmp' 'tmp_1' <Predicate = true> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 306 [1/1] (0.80ns)   --->   "%and_ln16 = and i1 %or_ln16, i1 %tmp_1" [./source/kp_502_7.cpp:16]   --->   Operation 306 'and' 'and_ln16' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 307 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %and_ln16, void, void %arrayidx135.case.044" [./source/kp_502_7.cpp:16]   --->   Operation 307 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 308 [2/2] (4.48ns)   --->   "%tmp_3 = fcmp_oeq  i64 %x_assign, i64 0" [./source/kp_502_7.cpp:21]   --->   Operation 308 'dcmp' 'tmp_3' <Predicate = (!and_ln16)> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 309 [4/4] (11.8ns)   --->   "%mul1 = dmul i64 %temp_A, i64 2" [./source/kp_502_7.cpp:23]   --->   Operation 309 'dmul' 'mul1' <Predicate = (!and_ln16)> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 310 [1/2] (4.48ns)   --->   "%tmp_5 = fcmp_olt  i64 %x_assign_1, i64 0" [./source/kp_502_7.cpp:16]   --->   Operation 310 'dcmp' 'tmp_5' <Predicate = true> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 311 [1/1] (0.80ns)   --->   "%and_ln16_1 = and i1 %or_ln16_1, i1 %tmp_5" [./source/kp_502_7.cpp:16]   --->   Operation 311 'and' 'and_ln16_1' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %and_ln16_1, void, void %arrayidx36.111.case.1" [./source/kp_502_7.cpp:16]   --->   Operation 312 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 313 [2/2] (4.48ns)   --->   "%tmp_7 = fcmp_oeq  i64 %x_assign_1, i64 0" [./source/kp_502_7.cpp:21]   --->   Operation 313 'dcmp' 'tmp_7' <Predicate = (!and_ln16_1)> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 314 [4/4] (11.8ns)   --->   "%mul33_1 = dmul i64 %temp_A_1, i64 2" [./source/kp_502_7.cpp:32]   --->   Operation 314 'dmul' 'mul33_1' <Predicate = (!and_ln16_1)> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 315 [1/2] (4.48ns)   --->   "%tmp_9 = fcmp_olt  i64 %x_assign_2, i64 0" [./source/kp_502_7.cpp:16]   --->   Operation 315 'dcmp' 'tmp_9' <Predicate = true> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 316 [1/1] (0.80ns)   --->   "%and_ln16_2 = and i1 %or_ln16_2, i1 %tmp_9" [./source/kp_502_7.cpp:16]   --->   Operation 316 'and' 'and_ln16_2' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 317 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %and_ln16_2, void, void %arrayidx36.217.case.2" [./source/kp_502_7.cpp:16]   --->   Operation 317 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 318 [2/2] (4.48ns)   --->   "%tmp_s = fcmp_oeq  i64 %x_assign_2, i64 0" [./source/kp_502_7.cpp:21]   --->   Operation 318 'dcmp' 'tmp_s' <Predicate = (!and_ln16_2)> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 319 [4/4] (11.8ns)   --->   "%mul33_2 = dmul i64 %temp_A_2, i64 2" [./source/kp_502_7.cpp:32]   --->   Operation 319 'dmul' 'mul33_2' <Predicate = (!and_ln16_2)> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 320 [1/2] (4.48ns)   --->   "%tmp_6 = fcmp_olt  i64 %x_assign_3, i64 0" [./source/kp_502_7.cpp:16]   --->   Operation 320 'dcmp' 'tmp_6' <Predicate = true> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 321 [1/1] (0.80ns)   --->   "%and_ln16_3 = and i1 %or_ln16_3, i1 %tmp_6" [./source/kp_502_7.cpp:16]   --->   Operation 321 'and' 'and_ln16_3' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %and_ln16_3, void, void %arrayidx36.323.case.3" [./source/kp_502_7.cpp:16]   --->   Operation 322 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 323 [2/2] (4.48ns)   --->   "%tmp_10 = fcmp_oeq  i64 %x_assign_3, i64 0" [./source/kp_502_7.cpp:21]   --->   Operation 323 'dcmp' 'tmp_10' <Predicate = (!and_ln16_3)> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 324 [4/4] (11.8ns)   --->   "%mul33_3 = dmul i64 %temp_A_3, i64 2" [./source/kp_502_7.cpp:32]   --->   Operation 324 'dmul' 'mul33_3' <Predicate = (!and_ln16_3)> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 12.5>
ST_17 : Operation 325 [1/2] (4.48ns)   --->   "%tmp_3 = fcmp_oeq  i64 %x_assign, i64 0" [./source/kp_502_7.cpp:21]   --->   Operation 325 'dcmp' 'tmp_3' <Predicate = (!and_ln16)> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 326 [1/1] (0.80ns)   --->   "%and_ln21 = and i1 %or_ln16, i1 %tmp_3" [./source/kp_502_7.cpp:21]   --->   Operation 326 'and' 'and_ln21' <Predicate = (!and_ln16)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 327 [3/4] (11.8ns)   --->   "%mul1 = dmul i64 %temp_A, i64 2" [./source/kp_502_7.cpp:23]   --->   Operation 327 'dmul' 'mul1' <Predicate = (!and_ln16)> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %and_ln21, void %arrayidx135.case.0, void %arrayidx135.case.042" [./source/kp_502_7.cpp:21]   --->   Operation 328 'br' 'br_ln21' <Predicate = (!and_ln16)> <Delay = 0.00>
ST_17 : Operation 329 [17/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 329 'dsqrt' 'temp_D' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 330 [1/2] (4.48ns)   --->   "%tmp_7 = fcmp_oeq  i64 %x_assign_1, i64 0" [./source/kp_502_7.cpp:21]   --->   Operation 330 'dcmp' 'tmp_7' <Predicate = (!and_ln16_1)> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 331 [1/1] (0.80ns)   --->   "%and_ln21_1 = and i1 %or_ln16_1, i1 %tmp_7" [./source/kp_502_7.cpp:21]   --->   Operation 331 'and' 'and_ln21_1' <Predicate = (!and_ln16_1)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 332 [3/4] (11.8ns)   --->   "%mul33_1 = dmul i64 %temp_A_1, i64 2" [./source/kp_502_7.cpp:32]   --->   Operation 332 'dmul' 'mul33_1' <Predicate = (!and_ln16_1)> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %and_ln21_1, void %arrayidx36.111.case.152, void %arrayidx36.111.case.150" [./source/kp_502_7.cpp:21]   --->   Operation 333 'br' 'br_ln21' <Predicate = (!and_ln16_1)> <Delay = 0.00>
ST_17 : Operation 334 [17/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 334 'dsqrt' 'temp_D_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 335 [1/2] (4.48ns)   --->   "%tmp_s = fcmp_oeq  i64 %x_assign_2, i64 0" [./source/kp_502_7.cpp:21]   --->   Operation 335 'dcmp' 'tmp_s' <Predicate = (!and_ln16_2)> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 336 [1/1] (0.80ns)   --->   "%and_ln21_2 = and i1 %or_ln16_2, i1 %tmp_s" [./source/kp_502_7.cpp:21]   --->   Operation 336 'and' 'and_ln21_2' <Predicate = (!and_ln16_2)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 337 [3/4] (11.8ns)   --->   "%mul33_2 = dmul i64 %temp_A_2, i64 2" [./source/kp_502_7.cpp:32]   --->   Operation 337 'dmul' 'mul33_2' <Predicate = (!and_ln16_2)> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %and_ln21_2, void %arrayidx36.217.case.260, void %arrayidx36.217.case.258" [./source/kp_502_7.cpp:21]   --->   Operation 338 'br' 'br_ln21' <Predicate = (!and_ln16_2)> <Delay = 0.00>
ST_17 : Operation 339 [17/17] (12.5ns)   --->   "%temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 339 'dsqrt' 'temp_D_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 340 [1/2] (4.48ns)   --->   "%tmp_10 = fcmp_oeq  i64 %x_assign_3, i64 0" [./source/kp_502_7.cpp:21]   --->   Operation 340 'dcmp' 'tmp_10' <Predicate = (!and_ln16_3)> <Delay = 4.48> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 341 [1/1] (0.80ns)   --->   "%and_ln21_3 = and i1 %or_ln16_3, i1 %tmp_10" [./source/kp_502_7.cpp:21]   --->   Operation 341 'and' 'and_ln21_3' <Predicate = (!and_ln16_3)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 342 [3/4] (11.8ns)   --->   "%mul33_3 = dmul i64 %temp_A_3, i64 2" [./source/kp_502_7.cpp:32]   --->   Operation 342 'dmul' 'mul33_3' <Predicate = (!and_ln16_3)> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 343 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %and_ln21_3, void %arrayidx36.323.case.368, void %arrayidx36.323.case.366" [./source/kp_502_7.cpp:21]   --->   Operation 343 'br' 'br_ln21' <Predicate = (!and_ln16_3)> <Delay = 0.00>
ST_17 : Operation 344 [17/17] (12.5ns)   --->   "%temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 344 'dsqrt' 'temp_D_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 12.5>
ST_18 : Operation 345 [2/4] (11.8ns)   --->   "%mul1 = dmul i64 %temp_A, i64 2" [./source/kp_502_7.cpp:23]   --->   Operation 345 'dmul' 'mul1' <Predicate = (!and_ln16)> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 346 [16/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 346 'dsqrt' 'temp_D' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 347 [2/4] (11.8ns)   --->   "%mul33_1 = dmul i64 %temp_A_1, i64 2" [./source/kp_502_7.cpp:32]   --->   Operation 347 'dmul' 'mul33_1' <Predicate = (!and_ln16_1)> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 348 [16/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 348 'dsqrt' 'temp_D_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 349 [2/4] (11.8ns)   --->   "%mul33_2 = dmul i64 %temp_A_2, i64 2" [./source/kp_502_7.cpp:32]   --->   Operation 349 'dmul' 'mul33_2' <Predicate = (!and_ln16_2)> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 350 [16/17] (12.5ns)   --->   "%temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 350 'dsqrt' 'temp_D_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 351 [2/4] (11.8ns)   --->   "%mul33_3 = dmul i64 %temp_A_3, i64 2" [./source/kp_502_7.cpp:32]   --->   Operation 351 'dmul' 'mul33_3' <Predicate = (!and_ln16_3)> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 352 [16/17] (12.5ns)   --->   "%temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 352 'dsqrt' 'temp_D_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 12.5>
ST_19 : Operation 353 [1/1] (0.80ns)   --->   "%xor_ln23 = xor i64 %B_0_load, i64 9223372036854775808" [./source/kp_502_7.cpp:23]   --->   Operation 353 'xor' 'xor_ln23' <Predicate = (!and_ln16)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 354 [1/1] (0.00ns)   --->   "%bitcast_ln23_4 = bitcast i64 %xor_ln23" [./source/kp_502_7.cpp:23]   --->   Operation 354 'bitcast' 'bitcast_ln23_4' <Predicate = (!and_ln16)> <Delay = 0.00>
ST_19 : Operation 355 [1/4] (11.8ns)   --->   "%mul1 = dmul i64 %temp_A, i64 2" [./source/kp_502_7.cpp:23]   --->   Operation 355 'dmul' 'mul1' <Predicate = (!and_ln16)> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 356 [15/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 356 'dsqrt' 'temp_D' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 357 [1/1] (0.80ns)   --->   "%xor_ln32 = xor i64 %B_1_load, i64 9223372036854775808" [./source/kp_502_7.cpp:32]   --->   Operation 357 'xor' 'xor_ln32' <Predicate = (!and_ln16_1)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 358 [1/1] (0.00ns)   --->   "%bitcast_ln32_4 = bitcast i64 %xor_ln32" [./source/kp_502_7.cpp:32]   --->   Operation 358 'bitcast' 'bitcast_ln32_4' <Predicate = (!and_ln16_1)> <Delay = 0.00>
ST_19 : Operation 359 [1/4] (11.8ns)   --->   "%mul33_1 = dmul i64 %temp_A_1, i64 2" [./source/kp_502_7.cpp:32]   --->   Operation 359 'dmul' 'mul33_1' <Predicate = (!and_ln16_1)> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 360 [15/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 360 'dsqrt' 'temp_D_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 361 [1/1] (0.80ns)   --->   "%xor_ln32_1 = xor i64 %B_2_load, i64 9223372036854775808" [./source/kp_502_7.cpp:32]   --->   Operation 361 'xor' 'xor_ln32_1' <Predicate = (!and_ln16_2)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 362 [1/1] (0.00ns)   --->   "%bitcast_ln32_5 = bitcast i64 %xor_ln32_1" [./source/kp_502_7.cpp:32]   --->   Operation 362 'bitcast' 'bitcast_ln32_5' <Predicate = (!and_ln16_2)> <Delay = 0.00>
ST_19 : Operation 363 [1/4] (11.8ns)   --->   "%mul33_2 = dmul i64 %temp_A_2, i64 2" [./source/kp_502_7.cpp:32]   --->   Operation 363 'dmul' 'mul33_2' <Predicate = (!and_ln16_2)> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 364 [15/17] (12.5ns)   --->   "%temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 364 'dsqrt' 'temp_D_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 365 [1/1] (0.80ns)   --->   "%xor_ln32_2 = xor i64 %B_3_load, i64 9223372036854775808" [./source/kp_502_7.cpp:32]   --->   Operation 365 'xor' 'xor_ln32_2' <Predicate = (!and_ln16_3)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 366 [1/1] (0.00ns)   --->   "%bitcast_ln32_6 = bitcast i64 %xor_ln32_2" [./source/kp_502_7.cpp:32]   --->   Operation 366 'bitcast' 'bitcast_ln32_6' <Predicate = (!and_ln16_3)> <Delay = 0.00>
ST_19 : Operation 367 [1/4] (11.8ns)   --->   "%mul33_3 = dmul i64 %temp_A_3, i64 2" [./source/kp_502_7.cpp:32]   --->   Operation 367 'dmul' 'mul33_3' <Predicate = (!and_ln16_3)> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 368 [15/17] (12.5ns)   --->   "%temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 368 'dsqrt' 'temp_D_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 12.7>
ST_20 : Operation 369 [14/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 369 'dsqrt' 'temp_D' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 370 [21/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_4, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 370 'ddiv' 'div' <Predicate = (!and_ln16 & and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 371 [14/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 371 'dsqrt' 'temp_D_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 372 [21/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_4, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 372 'ddiv' 'div_1' <Predicate = (!and_ln16_1 & and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 373 [14/17] (12.5ns)   --->   "%temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 373 'dsqrt' 'temp_D_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 374 [21/21] (12.7ns)   --->   "%div_2 = ddiv i64 %bitcast_ln32_5, i64 %mul33_2" [./source/kp_502_7.cpp:23]   --->   Operation 374 'ddiv' 'div_2' <Predicate = (!and_ln16_2 & and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 375 [14/17] (12.5ns)   --->   "%temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 375 'dsqrt' 'temp_D_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 376 [21/21] (12.7ns)   --->   "%div_3 = ddiv i64 %bitcast_ln32_6, i64 %mul33_3" [./source/kp_502_7.cpp:23]   --->   Operation 376 'ddiv' 'div_3' <Predicate = (!and_ln16_3 & and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 12.7>
ST_21 : Operation 377 [13/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 377 'dsqrt' 'temp_D' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 378 [20/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_4, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 378 'ddiv' 'div' <Predicate = (!and_ln16 & and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 379 [13/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 379 'dsqrt' 'temp_D_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 380 [20/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_4, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 380 'ddiv' 'div_1' <Predicate = (!and_ln16_1 & and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 381 [13/17] (12.5ns)   --->   "%temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 381 'dsqrt' 'temp_D_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 382 [20/21] (12.7ns)   --->   "%div_2 = ddiv i64 %bitcast_ln32_5, i64 %mul33_2" [./source/kp_502_7.cpp:23]   --->   Operation 382 'ddiv' 'div_2' <Predicate = (!and_ln16_2 & and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 383 [13/17] (12.5ns)   --->   "%temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 383 'dsqrt' 'temp_D_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 384 [20/21] (12.7ns)   --->   "%div_3 = ddiv i64 %bitcast_ln32_6, i64 %mul33_3" [./source/kp_502_7.cpp:23]   --->   Operation 384 'ddiv' 'div_3' <Predicate = (!and_ln16_3 & and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 12.7>
ST_22 : Operation 385 [12/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 385 'dsqrt' 'temp_D' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 386 [19/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_4, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 386 'ddiv' 'div' <Predicate = (!and_ln16 & and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 387 [12/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 387 'dsqrt' 'temp_D_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 388 [19/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_4, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 388 'ddiv' 'div_1' <Predicate = (!and_ln16_1 & and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 389 [12/17] (12.5ns)   --->   "%temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 389 'dsqrt' 'temp_D_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 390 [19/21] (12.7ns)   --->   "%div_2 = ddiv i64 %bitcast_ln32_5, i64 %mul33_2" [./source/kp_502_7.cpp:23]   --->   Operation 390 'ddiv' 'div_2' <Predicate = (!and_ln16_2 & and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 391 [12/17] (12.5ns)   --->   "%temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 391 'dsqrt' 'temp_D_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 392 [19/21] (12.7ns)   --->   "%div_3 = ddiv i64 %bitcast_ln32_6, i64 %mul33_3" [./source/kp_502_7.cpp:23]   --->   Operation 392 'ddiv' 'div_3' <Predicate = (!and_ln16_3 & and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 12.7>
ST_23 : Operation 393 [11/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 393 'dsqrt' 'temp_D' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 394 [18/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_4, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 394 'ddiv' 'div' <Predicate = (!and_ln16 & and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 395 [11/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 395 'dsqrt' 'temp_D_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 396 [18/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_4, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 396 'ddiv' 'div_1' <Predicate = (!and_ln16_1 & and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 397 [11/17] (12.5ns)   --->   "%temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 397 'dsqrt' 'temp_D_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 398 [18/21] (12.7ns)   --->   "%div_2 = ddiv i64 %bitcast_ln32_5, i64 %mul33_2" [./source/kp_502_7.cpp:23]   --->   Operation 398 'ddiv' 'div_2' <Predicate = (!and_ln16_2 & and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 399 [11/17] (12.5ns)   --->   "%temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 399 'dsqrt' 'temp_D_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 400 [18/21] (12.7ns)   --->   "%div_3 = ddiv i64 %bitcast_ln32_6, i64 %mul33_3" [./source/kp_502_7.cpp:23]   --->   Operation 400 'ddiv' 'div_3' <Predicate = (!and_ln16_3 & and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 12.7>
ST_24 : Operation 401 [10/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 401 'dsqrt' 'temp_D' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 402 [17/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_4, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 402 'ddiv' 'div' <Predicate = (!and_ln16 & and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 403 [10/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 403 'dsqrt' 'temp_D_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 404 [17/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_4, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 404 'ddiv' 'div_1' <Predicate = (!and_ln16_1 & and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 405 [10/17] (12.5ns)   --->   "%temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 405 'dsqrt' 'temp_D_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 406 [17/21] (12.7ns)   --->   "%div_2 = ddiv i64 %bitcast_ln32_5, i64 %mul33_2" [./source/kp_502_7.cpp:23]   --->   Operation 406 'ddiv' 'div_2' <Predicate = (!and_ln16_2 & and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 407 [10/17] (12.5ns)   --->   "%temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 407 'dsqrt' 'temp_D_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 408 [17/21] (12.7ns)   --->   "%div_3 = ddiv i64 %bitcast_ln32_6, i64 %mul33_3" [./source/kp_502_7.cpp:23]   --->   Operation 408 'ddiv' 'div_3' <Predicate = (!and_ln16_3 & and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 12.7>
ST_25 : Operation 409 [9/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 409 'dsqrt' 'temp_D' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 410 [16/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_4, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 410 'ddiv' 'div' <Predicate = (!and_ln16 & and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 411 [9/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 411 'dsqrt' 'temp_D_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 412 [16/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_4, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 412 'ddiv' 'div_1' <Predicate = (!and_ln16_1 & and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 413 [9/17] (12.5ns)   --->   "%temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 413 'dsqrt' 'temp_D_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 414 [16/21] (12.7ns)   --->   "%div_2 = ddiv i64 %bitcast_ln32_5, i64 %mul33_2" [./source/kp_502_7.cpp:23]   --->   Operation 414 'ddiv' 'div_2' <Predicate = (!and_ln16_2 & and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 415 [9/17] (12.5ns)   --->   "%temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 415 'dsqrt' 'temp_D_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 416 [16/21] (12.7ns)   --->   "%div_3 = ddiv i64 %bitcast_ln32_6, i64 %mul33_3" [./source/kp_502_7.cpp:23]   --->   Operation 416 'ddiv' 'div_3' <Predicate = (!and_ln16_3 & and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 12.7>
ST_26 : Operation 417 [8/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 417 'dsqrt' 'temp_D' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 418 [15/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_4, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 418 'ddiv' 'div' <Predicate = (!and_ln16 & and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 419 [8/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 419 'dsqrt' 'temp_D_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 420 [15/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_4, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 420 'ddiv' 'div_1' <Predicate = (!and_ln16_1 & and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 421 [8/17] (12.5ns)   --->   "%temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 421 'dsqrt' 'temp_D_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 422 [15/21] (12.7ns)   --->   "%div_2 = ddiv i64 %bitcast_ln32_5, i64 %mul33_2" [./source/kp_502_7.cpp:23]   --->   Operation 422 'ddiv' 'div_2' <Predicate = (!and_ln16_2 & and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 423 [8/17] (12.5ns)   --->   "%temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 423 'dsqrt' 'temp_D_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 424 [15/21] (12.7ns)   --->   "%div_3 = ddiv i64 %bitcast_ln32_6, i64 %mul33_3" [./source/kp_502_7.cpp:23]   --->   Operation 424 'ddiv' 'div_3' <Predicate = (!and_ln16_3 & and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 12.7>
ST_27 : Operation 425 [7/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 425 'dsqrt' 'temp_D' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 426 [14/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_4, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 426 'ddiv' 'div' <Predicate = (!and_ln16 & and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 427 [7/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 427 'dsqrt' 'temp_D_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 428 [14/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_4, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 428 'ddiv' 'div_1' <Predicate = (!and_ln16_1 & and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 429 [7/17] (12.5ns)   --->   "%temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 429 'dsqrt' 'temp_D_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 430 [14/21] (12.7ns)   --->   "%div_2 = ddiv i64 %bitcast_ln32_5, i64 %mul33_2" [./source/kp_502_7.cpp:23]   --->   Operation 430 'ddiv' 'div_2' <Predicate = (!and_ln16_2 & and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 431 [7/17] (12.5ns)   --->   "%temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 431 'dsqrt' 'temp_D_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 432 [14/21] (12.7ns)   --->   "%div_3 = ddiv i64 %bitcast_ln32_6, i64 %mul33_3" [./source/kp_502_7.cpp:23]   --->   Operation 432 'ddiv' 'div_3' <Predicate = (!and_ln16_3 & and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 12.7>
ST_28 : Operation 433 [6/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 433 'dsqrt' 'temp_D' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 434 [13/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_4, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 434 'ddiv' 'div' <Predicate = (!and_ln16 & and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 435 [6/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 435 'dsqrt' 'temp_D_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 436 [13/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_4, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 436 'ddiv' 'div_1' <Predicate = (!and_ln16_1 & and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 437 [6/17] (12.5ns)   --->   "%temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 437 'dsqrt' 'temp_D_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 438 [13/21] (12.7ns)   --->   "%div_2 = ddiv i64 %bitcast_ln32_5, i64 %mul33_2" [./source/kp_502_7.cpp:23]   --->   Operation 438 'ddiv' 'div_2' <Predicate = (!and_ln16_2 & and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 439 [6/17] (12.5ns)   --->   "%temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 439 'dsqrt' 'temp_D_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 440 [13/21] (12.7ns)   --->   "%div_3 = ddiv i64 %bitcast_ln32_6, i64 %mul33_3" [./source/kp_502_7.cpp:23]   --->   Operation 440 'ddiv' 'div_3' <Predicate = (!and_ln16_3 & and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 12.7>
ST_29 : Operation 441 [5/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 441 'dsqrt' 'temp_D' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 442 [12/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_4, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 442 'ddiv' 'div' <Predicate = (!and_ln16 & and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 443 [5/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 443 'dsqrt' 'temp_D_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 444 [12/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_4, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 444 'ddiv' 'div_1' <Predicate = (!and_ln16_1 & and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 445 [5/17] (12.5ns)   --->   "%temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 445 'dsqrt' 'temp_D_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 446 [12/21] (12.7ns)   --->   "%div_2 = ddiv i64 %bitcast_ln32_5, i64 %mul33_2" [./source/kp_502_7.cpp:23]   --->   Operation 446 'ddiv' 'div_2' <Predicate = (!and_ln16_2 & and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 447 [5/17] (12.5ns)   --->   "%temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 447 'dsqrt' 'temp_D_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 448 [12/21] (12.7ns)   --->   "%div_3 = ddiv i64 %bitcast_ln32_6, i64 %mul33_3" [./source/kp_502_7.cpp:23]   --->   Operation 448 'ddiv' 'div_3' <Predicate = (!and_ln16_3 & and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 12.7>
ST_30 : Operation 449 [4/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 449 'dsqrt' 'temp_D' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 450 [11/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_4, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 450 'ddiv' 'div' <Predicate = (!and_ln16 & and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 451 [4/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 451 'dsqrt' 'temp_D_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 452 [11/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_4, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 452 'ddiv' 'div_1' <Predicate = (!and_ln16_1 & and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 453 [4/17] (12.5ns)   --->   "%temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 453 'dsqrt' 'temp_D_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 454 [11/21] (12.7ns)   --->   "%div_2 = ddiv i64 %bitcast_ln32_5, i64 %mul33_2" [./source/kp_502_7.cpp:23]   --->   Operation 454 'ddiv' 'div_2' <Predicate = (!and_ln16_2 & and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 455 [4/17] (12.5ns)   --->   "%temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 455 'dsqrt' 'temp_D_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 456 [11/21] (12.7ns)   --->   "%div_3 = ddiv i64 %bitcast_ln32_6, i64 %mul33_3" [./source/kp_502_7.cpp:23]   --->   Operation 456 'ddiv' 'div_3' <Predicate = (!and_ln16_3 & and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 12.7>
ST_31 : Operation 457 [3/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 457 'dsqrt' 'temp_D' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 458 [10/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_4, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 458 'ddiv' 'div' <Predicate = (!and_ln16 & and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 459 [3/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 459 'dsqrt' 'temp_D_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 460 [10/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_4, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 460 'ddiv' 'div_1' <Predicate = (!and_ln16_1 & and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 461 [3/17] (12.5ns)   --->   "%temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 461 'dsqrt' 'temp_D_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 462 [10/21] (12.7ns)   --->   "%div_2 = ddiv i64 %bitcast_ln32_5, i64 %mul33_2" [./source/kp_502_7.cpp:23]   --->   Operation 462 'ddiv' 'div_2' <Predicate = (!and_ln16_2 & and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 463 [3/17] (12.5ns)   --->   "%temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 463 'dsqrt' 'temp_D_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 464 [10/21] (12.7ns)   --->   "%div_3 = ddiv i64 %bitcast_ln32_6, i64 %mul33_3" [./source/kp_502_7.cpp:23]   --->   Operation 464 'ddiv' 'div_3' <Predicate = (!and_ln16_3 & and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 12.7>
ST_32 : Operation 465 [2/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 465 'dsqrt' 'temp_D' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 466 [9/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_4, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 466 'ddiv' 'div' <Predicate = (!and_ln16 & and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 467 [2/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 467 'dsqrt' 'temp_D_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 468 [9/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_4, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 468 'ddiv' 'div_1' <Predicate = (!and_ln16_1 & and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 469 [2/17] (12.5ns)   --->   "%temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 469 'dsqrt' 'temp_D_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 470 [9/21] (12.7ns)   --->   "%div_2 = ddiv i64 %bitcast_ln32_5, i64 %mul33_2" [./source/kp_502_7.cpp:23]   --->   Operation 470 'ddiv' 'div_2' <Predicate = (!and_ln16_2 & and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 471 [2/17] (12.5ns)   --->   "%temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 471 'dsqrt' 'temp_D_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 472 [9/21] (12.7ns)   --->   "%div_3 = ddiv i64 %bitcast_ln32_6, i64 %mul33_3" [./source/kp_502_7.cpp:23]   --->   Operation 472 'ddiv' 'div_3' <Predicate = (!and_ln16_3 & and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 12.7>
ST_33 : Operation 473 [1/17] (12.5ns)   --->   "%temp_D = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 473 'dsqrt' 'temp_D' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 474 [8/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_4, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 474 'ddiv' 'div' <Predicate = (!and_ln16 & and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 475 [1/17] (12.5ns)   --->   "%temp_D_1 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 475 'dsqrt' 'temp_D_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 476 [8/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_4, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 476 'ddiv' 'div_1' <Predicate = (!and_ln16_1 & and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 477 [1/17] (12.5ns)   --->   "%temp_D_2 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_2" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 477 'dsqrt' 'temp_D_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 478 [8/21] (12.7ns)   --->   "%div_2 = ddiv i64 %bitcast_ln32_5, i64 %mul33_2" [./source/kp_502_7.cpp:23]   --->   Operation 478 'ddiv' 'div_2' <Predicate = (!and_ln16_2 & and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 479 [1/17] (12.5ns)   --->   "%temp_D_3 = dsqrt i64 @llvm.sqrt.f64, i64 %x_assign_3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 479 'dsqrt' 'temp_D_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 480 [8/21] (12.7ns)   --->   "%div_3 = ddiv i64 %bitcast_ln32_6, i64 %mul33_3" [./source/kp_502_7.cpp:23]   --->   Operation 480 'ddiv' 'div_3' <Predicate = (!and_ln16_3 & and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 12.7>
ST_34 : Operation 481 [4/4] (11.7ns)   --->   "%sub = dsub i64 %bitcast_ln23_4, i64 %temp_D" [./source/kp_502_7.cpp:32]   --->   Operation 481 'dsub' 'sub' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 482 [4/4] (11.7ns)   --->   "%add = dsub i64 %temp_D, i64 %temp_B" [./source/kp_502_7.cpp:33]   --->   Operation 482 'dsub' 'add' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 483 [7/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_4, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 483 'ddiv' 'div' <Predicate = (!and_ln16 & and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 484 [4/4] (11.7ns)   --->   "%sub32_1 = dsub i64 %bitcast_ln32_4, i64 %temp_D_1" [./source/kp_502_7.cpp:32]   --->   Operation 484 'dsub' 'sub32_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 485 [4/4] (11.7ns)   --->   "%add_1 = dsub i64 %temp_D_1, i64 %temp_B_1" [./source/kp_502_7.cpp:33]   --->   Operation 485 'dsub' 'add_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 486 [7/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_4, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 486 'ddiv' 'div_1' <Predicate = (!and_ln16_1 & and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 487 [4/4] (11.7ns)   --->   "%sub32_2 = dsub i64 %bitcast_ln32_5, i64 %temp_D_2" [./source/kp_502_7.cpp:32]   --->   Operation 487 'dsub' 'sub32_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 488 [4/4] (11.7ns)   --->   "%add_2 = dsub i64 %temp_D_2, i64 %temp_B_2" [./source/kp_502_7.cpp:33]   --->   Operation 488 'dsub' 'add_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 489 [7/21] (12.7ns)   --->   "%div_2 = ddiv i64 %bitcast_ln32_5, i64 %mul33_2" [./source/kp_502_7.cpp:23]   --->   Operation 489 'ddiv' 'div_2' <Predicate = (!and_ln16_2 & and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 490 [4/4] (11.7ns)   --->   "%sub32_3 = dsub i64 %bitcast_ln32_6, i64 %temp_D_3" [./source/kp_502_7.cpp:32]   --->   Operation 490 'dsub' 'sub32_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 491 [4/4] (11.7ns)   --->   "%add_3 = dsub i64 %temp_D_3, i64 %temp_B_3" [./source/kp_502_7.cpp:33]   --->   Operation 491 'dsub' 'add_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 492 [7/21] (12.7ns)   --->   "%div_3 = ddiv i64 %bitcast_ln32_6, i64 %mul33_3" [./source/kp_502_7.cpp:23]   --->   Operation 492 'ddiv' 'div_3' <Predicate = (!and_ln16_3 & and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 12.7>
ST_35 : Operation 493 [3/4] (11.7ns)   --->   "%sub = dsub i64 %bitcast_ln23_4, i64 %temp_D" [./source/kp_502_7.cpp:32]   --->   Operation 493 'dsub' 'sub' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 494 [3/4] (11.7ns)   --->   "%add = dsub i64 %temp_D, i64 %temp_B" [./source/kp_502_7.cpp:33]   --->   Operation 494 'dsub' 'add' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 495 [6/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_4, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 495 'ddiv' 'div' <Predicate = (!and_ln16 & and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 496 [3/4] (11.7ns)   --->   "%sub32_1 = dsub i64 %bitcast_ln32_4, i64 %temp_D_1" [./source/kp_502_7.cpp:32]   --->   Operation 496 'dsub' 'sub32_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 497 [3/4] (11.7ns)   --->   "%add_1 = dsub i64 %temp_D_1, i64 %temp_B_1" [./source/kp_502_7.cpp:33]   --->   Operation 497 'dsub' 'add_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 498 [6/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_4, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 498 'ddiv' 'div_1' <Predicate = (!and_ln16_1 & and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 499 [3/4] (11.7ns)   --->   "%sub32_2 = dsub i64 %bitcast_ln32_5, i64 %temp_D_2" [./source/kp_502_7.cpp:32]   --->   Operation 499 'dsub' 'sub32_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 500 [3/4] (11.7ns)   --->   "%add_2 = dsub i64 %temp_D_2, i64 %temp_B_2" [./source/kp_502_7.cpp:33]   --->   Operation 500 'dsub' 'add_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 501 [6/21] (12.7ns)   --->   "%div_2 = ddiv i64 %bitcast_ln32_5, i64 %mul33_2" [./source/kp_502_7.cpp:23]   --->   Operation 501 'ddiv' 'div_2' <Predicate = (!and_ln16_2 & and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 502 [3/4] (11.7ns)   --->   "%sub32_3 = dsub i64 %bitcast_ln32_6, i64 %temp_D_3" [./source/kp_502_7.cpp:32]   --->   Operation 502 'dsub' 'sub32_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 503 [3/4] (11.7ns)   --->   "%add_3 = dsub i64 %temp_D_3, i64 %temp_B_3" [./source/kp_502_7.cpp:33]   --->   Operation 503 'dsub' 'add_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 504 [6/21] (12.7ns)   --->   "%div_3 = ddiv i64 %bitcast_ln32_6, i64 %mul33_3" [./source/kp_502_7.cpp:23]   --->   Operation 504 'ddiv' 'div_3' <Predicate = (!and_ln16_3 & and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 12.7>
ST_36 : Operation 505 [2/4] (11.7ns)   --->   "%sub = dsub i64 %bitcast_ln23_4, i64 %temp_D" [./source/kp_502_7.cpp:32]   --->   Operation 505 'dsub' 'sub' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 506 [2/4] (11.7ns)   --->   "%add = dsub i64 %temp_D, i64 %temp_B" [./source/kp_502_7.cpp:33]   --->   Operation 506 'dsub' 'add' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 507 [5/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_4, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 507 'ddiv' 'div' <Predicate = (!and_ln16 & and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 508 [2/4] (11.7ns)   --->   "%sub32_1 = dsub i64 %bitcast_ln32_4, i64 %temp_D_1" [./source/kp_502_7.cpp:32]   --->   Operation 508 'dsub' 'sub32_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 509 [2/4] (11.7ns)   --->   "%add_1 = dsub i64 %temp_D_1, i64 %temp_B_1" [./source/kp_502_7.cpp:33]   --->   Operation 509 'dsub' 'add_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 510 [5/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_4, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 510 'ddiv' 'div_1' <Predicate = (!and_ln16_1 & and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 511 [2/4] (11.7ns)   --->   "%sub32_2 = dsub i64 %bitcast_ln32_5, i64 %temp_D_2" [./source/kp_502_7.cpp:32]   --->   Operation 511 'dsub' 'sub32_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 512 [2/4] (11.7ns)   --->   "%add_2 = dsub i64 %temp_D_2, i64 %temp_B_2" [./source/kp_502_7.cpp:33]   --->   Operation 512 'dsub' 'add_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 513 [5/21] (12.7ns)   --->   "%div_2 = ddiv i64 %bitcast_ln32_5, i64 %mul33_2" [./source/kp_502_7.cpp:23]   --->   Operation 513 'ddiv' 'div_2' <Predicate = (!and_ln16_2 & and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 514 [2/4] (11.7ns)   --->   "%sub32_3 = dsub i64 %bitcast_ln32_6, i64 %temp_D_3" [./source/kp_502_7.cpp:32]   --->   Operation 514 'dsub' 'sub32_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 515 [2/4] (11.7ns)   --->   "%add_3 = dsub i64 %temp_D_3, i64 %temp_B_3" [./source/kp_502_7.cpp:33]   --->   Operation 515 'dsub' 'add_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 516 [5/21] (12.7ns)   --->   "%div_3 = ddiv i64 %bitcast_ln32_6, i64 %mul33_3" [./source/kp_502_7.cpp:23]   --->   Operation 516 'ddiv' 'div_3' <Predicate = (!and_ln16_3 & and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 12.7>
ST_37 : Operation 517 [1/4] (11.7ns)   --->   "%sub = dsub i64 %bitcast_ln23_4, i64 %temp_D" [./source/kp_502_7.cpp:32]   --->   Operation 517 'dsub' 'sub' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 518 [1/4] (11.7ns)   --->   "%add = dsub i64 %temp_D, i64 %temp_B" [./source/kp_502_7.cpp:33]   --->   Operation 518 'dsub' 'add' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 519 [4/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_4, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 519 'ddiv' 'div' <Predicate = (!and_ln16 & and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 520 [1/4] (11.7ns)   --->   "%sub32_1 = dsub i64 %bitcast_ln32_4, i64 %temp_D_1" [./source/kp_502_7.cpp:32]   --->   Operation 520 'dsub' 'sub32_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 521 [1/4] (11.7ns)   --->   "%add_1 = dsub i64 %temp_D_1, i64 %temp_B_1" [./source/kp_502_7.cpp:33]   --->   Operation 521 'dsub' 'add_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 522 [4/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_4, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 522 'ddiv' 'div_1' <Predicate = (!and_ln16_1 & and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 523 [1/4] (11.7ns)   --->   "%sub32_2 = dsub i64 %bitcast_ln32_5, i64 %temp_D_2" [./source/kp_502_7.cpp:32]   --->   Operation 523 'dsub' 'sub32_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 524 [1/4] (11.7ns)   --->   "%add_2 = dsub i64 %temp_D_2, i64 %temp_B_2" [./source/kp_502_7.cpp:33]   --->   Operation 524 'dsub' 'add_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 525 [4/21] (12.7ns)   --->   "%div_2 = ddiv i64 %bitcast_ln32_5, i64 %mul33_2" [./source/kp_502_7.cpp:23]   --->   Operation 525 'ddiv' 'div_2' <Predicate = (!and_ln16_2 & and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 526 [1/4] (11.7ns)   --->   "%sub32_3 = dsub i64 %bitcast_ln32_6, i64 %temp_D_3" [./source/kp_502_7.cpp:32]   --->   Operation 526 'dsub' 'sub32_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 527 [1/4] (11.7ns)   --->   "%add_3 = dsub i64 %temp_D_3, i64 %temp_B_3" [./source/kp_502_7.cpp:33]   --->   Operation 527 'dsub' 'add_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 528 [4/21] (12.7ns)   --->   "%div_3 = ddiv i64 %bitcast_ln32_6, i64 %mul33_3" [./source/kp_502_7.cpp:23]   --->   Operation 528 'ddiv' 'div_3' <Predicate = (!and_ln16_3 & and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 12.7>
ST_38 : Operation 529 [21/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 529 'ddiv' 'div1' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 530 [21/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 530 'ddiv' 'div2' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 531 [3/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_4, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 531 'ddiv' 'div' <Predicate = (!and_ln16 & and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 532 [21/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 532 'ddiv' 'div34_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 533 [21/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 533 'ddiv' 'div39_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 534 [3/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_4, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 534 'ddiv' 'div_1' <Predicate = (!and_ln16_1 & and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 535 [21/21] (12.7ns)   --->   "%div34_2 = ddiv i64 %sub32_2, i64 %mul33_2" [./source/kp_502_7.cpp:32]   --->   Operation 535 'ddiv' 'div34_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 536 [21/21] (12.7ns)   --->   "%div39_2 = ddiv i64 %add_2, i64 %mul33_2" [./source/kp_502_7.cpp:33]   --->   Operation 536 'ddiv' 'div39_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 537 [3/21] (12.7ns)   --->   "%div_2 = ddiv i64 %bitcast_ln32_5, i64 %mul33_2" [./source/kp_502_7.cpp:23]   --->   Operation 537 'ddiv' 'div_2' <Predicate = (!and_ln16_2 & and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 538 [21/21] (12.7ns)   --->   "%div34_3 = ddiv i64 %sub32_3, i64 %mul33_3" [./source/kp_502_7.cpp:32]   --->   Operation 538 'ddiv' 'div34_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 539 [21/21] (12.7ns)   --->   "%div39_3 = ddiv i64 %add_3, i64 %mul33_3" [./source/kp_502_7.cpp:33]   --->   Operation 539 'ddiv' 'div39_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 540 [3/21] (12.7ns)   --->   "%div_3 = ddiv i64 %bitcast_ln32_6, i64 %mul33_3" [./source/kp_502_7.cpp:23]   --->   Operation 540 'ddiv' 'div_3' <Predicate = (!and_ln16_3 & and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 12.7>
ST_39 : Operation 541 [20/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 541 'ddiv' 'div1' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 542 [20/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 542 'ddiv' 'div2' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 543 [2/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_4, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 543 'ddiv' 'div' <Predicate = (!and_ln16 & and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 544 [20/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 544 'ddiv' 'div34_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 545 [20/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 545 'ddiv' 'div39_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 546 [2/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_4, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 546 'ddiv' 'div_1' <Predicate = (!and_ln16_1 & and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 547 [20/21] (12.7ns)   --->   "%div34_2 = ddiv i64 %sub32_2, i64 %mul33_2" [./source/kp_502_7.cpp:32]   --->   Operation 547 'ddiv' 'div34_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 548 [20/21] (12.7ns)   --->   "%div39_2 = ddiv i64 %add_2, i64 %mul33_2" [./source/kp_502_7.cpp:33]   --->   Operation 548 'ddiv' 'div39_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 549 [2/21] (12.7ns)   --->   "%div_2 = ddiv i64 %bitcast_ln32_5, i64 %mul33_2" [./source/kp_502_7.cpp:23]   --->   Operation 549 'ddiv' 'div_2' <Predicate = (!and_ln16_2 & and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 550 [20/21] (12.7ns)   --->   "%div34_3 = ddiv i64 %sub32_3, i64 %mul33_3" [./source/kp_502_7.cpp:32]   --->   Operation 550 'ddiv' 'div34_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 551 [20/21] (12.7ns)   --->   "%div39_3 = ddiv i64 %add_3, i64 %mul33_3" [./source/kp_502_7.cpp:33]   --->   Operation 551 'ddiv' 'div39_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 552 [2/21] (12.7ns)   --->   "%div_3 = ddiv i64 %bitcast_ln32_6, i64 %mul33_3" [./source/kp_502_7.cpp:23]   --->   Operation 552 'ddiv' 'div_3' <Predicate = (!and_ln16_3 & and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 12.7>
ST_40 : Operation 553 [19/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 553 'ddiv' 'div1' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 554 [19/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 554 'ddiv' 'div2' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 555 [1/21] (12.7ns)   --->   "%div = ddiv i64 %bitcast_ln23_4, i64 %mul1" [./source/kp_502_7.cpp:23]   --->   Operation 555 'ddiv' 'div' <Predicate = (!and_ln16 & and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 556 [1/1] (0.00ns)   --->   "%bitcast_ln23 = bitcast i64 %div" [./source/kp_502_7.cpp:23]   --->   Operation 556 'bitcast' 'bitcast_ln23' <Predicate = (!and_ln16 & and_ln21)> <Delay = 0.00>
ST_40 : Operation 557 [19/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 557 'ddiv' 'div34_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 558 [19/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 558 'ddiv' 'div39_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 559 [1/21] (12.7ns)   --->   "%div_1 = ddiv i64 %bitcast_ln32_4, i64 %mul33_1" [./source/kp_502_7.cpp:23]   --->   Operation 559 'ddiv' 'div_1' <Predicate = (!and_ln16_1 & and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 560 [1/1] (0.00ns)   --->   "%bitcast_ln23_1 = bitcast i64 %div_1" [./source/kp_502_7.cpp:23]   --->   Operation 560 'bitcast' 'bitcast_ln23_1' <Predicate = (!and_ln16_1 & and_ln21_1)> <Delay = 0.00>
ST_40 : Operation 561 [19/21] (12.7ns)   --->   "%div34_2 = ddiv i64 %sub32_2, i64 %mul33_2" [./source/kp_502_7.cpp:32]   --->   Operation 561 'ddiv' 'div34_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 562 [19/21] (12.7ns)   --->   "%div39_2 = ddiv i64 %add_2, i64 %mul33_2" [./source/kp_502_7.cpp:33]   --->   Operation 562 'ddiv' 'div39_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 563 [1/21] (12.7ns)   --->   "%div_2 = ddiv i64 %bitcast_ln32_5, i64 %mul33_2" [./source/kp_502_7.cpp:23]   --->   Operation 563 'ddiv' 'div_2' <Predicate = (!and_ln16_2 & and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 564 [1/1] (0.00ns)   --->   "%bitcast_ln23_2 = bitcast i64 %div_2" [./source/kp_502_7.cpp:23]   --->   Operation 564 'bitcast' 'bitcast_ln23_2' <Predicate = (!and_ln16_2 & and_ln21_2)> <Delay = 0.00>
ST_40 : Operation 565 [19/21] (12.7ns)   --->   "%div34_3 = ddiv i64 %sub32_3, i64 %mul33_3" [./source/kp_502_7.cpp:32]   --->   Operation 565 'ddiv' 'div34_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 566 [19/21] (12.7ns)   --->   "%div39_3 = ddiv i64 %add_3, i64 %mul33_3" [./source/kp_502_7.cpp:33]   --->   Operation 566 'ddiv' 'div39_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 567 [1/21] (12.7ns)   --->   "%div_3 = ddiv i64 %bitcast_ln32_6, i64 %mul33_3" [./source/kp_502_7.cpp:23]   --->   Operation 567 'ddiv' 'div_3' <Predicate = (!and_ln16_3 & and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 568 [1/1] (0.00ns)   --->   "%bitcast_ln23_3 = bitcast i64 %div_3" [./source/kp_502_7.cpp:23]   --->   Operation 568 'bitcast' 'bitcast_ln23_3' <Predicate = (!and_ln16_3 & and_ln21_3)> <Delay = 0.00>

State 41 <SV = 40> <Delay = 12.7>
ST_41 : Operation 569 [18/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 569 'ddiv' 'div1' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 570 [18/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 570 'ddiv' 'div2' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 571 [18/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 571 'ddiv' 'div34_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 572 [18/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 572 'ddiv' 'div39_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 573 [18/21] (12.7ns)   --->   "%div34_2 = ddiv i64 %sub32_2, i64 %mul33_2" [./source/kp_502_7.cpp:32]   --->   Operation 573 'ddiv' 'div34_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 574 [18/21] (12.7ns)   --->   "%div39_2 = ddiv i64 %add_2, i64 %mul33_2" [./source/kp_502_7.cpp:33]   --->   Operation 574 'ddiv' 'div39_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 575 [18/21] (12.7ns)   --->   "%div34_3 = ddiv i64 %sub32_3, i64 %mul33_3" [./source/kp_502_7.cpp:32]   --->   Operation 575 'ddiv' 'div34_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 576 [18/21] (12.7ns)   --->   "%div39_3 = ddiv i64 %add_3, i64 %mul33_3" [./source/kp_502_7.cpp:33]   --->   Operation 576 'ddiv' 'div39_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 12.7>
ST_42 : Operation 577 [17/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 577 'ddiv' 'div1' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 578 [17/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 578 'ddiv' 'div2' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 579 [17/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 579 'ddiv' 'div34_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 580 [17/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 580 'ddiv' 'div39_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 581 [17/21] (12.7ns)   --->   "%div34_2 = ddiv i64 %sub32_2, i64 %mul33_2" [./source/kp_502_7.cpp:32]   --->   Operation 581 'ddiv' 'div34_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 582 [17/21] (12.7ns)   --->   "%div39_2 = ddiv i64 %add_2, i64 %mul33_2" [./source/kp_502_7.cpp:33]   --->   Operation 582 'ddiv' 'div39_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 583 [17/21] (12.7ns)   --->   "%div34_3 = ddiv i64 %sub32_3, i64 %mul33_3" [./source/kp_502_7.cpp:32]   --->   Operation 583 'ddiv' 'div34_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 584 [17/21] (12.7ns)   --->   "%div39_3 = ddiv i64 %add_3, i64 %mul33_3" [./source/kp_502_7.cpp:33]   --->   Operation 584 'ddiv' 'div39_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 12.7>
ST_43 : Operation 585 [16/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 585 'ddiv' 'div1' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 586 [16/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 586 'ddiv' 'div2' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 587 [16/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 587 'ddiv' 'div34_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 588 [16/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 588 'ddiv' 'div39_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 589 [16/21] (12.7ns)   --->   "%div34_2 = ddiv i64 %sub32_2, i64 %mul33_2" [./source/kp_502_7.cpp:32]   --->   Operation 589 'ddiv' 'div34_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 590 [16/21] (12.7ns)   --->   "%div39_2 = ddiv i64 %add_2, i64 %mul33_2" [./source/kp_502_7.cpp:33]   --->   Operation 590 'ddiv' 'div39_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 591 [16/21] (12.7ns)   --->   "%div34_3 = ddiv i64 %sub32_3, i64 %mul33_3" [./source/kp_502_7.cpp:32]   --->   Operation 591 'ddiv' 'div34_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 592 [16/21] (12.7ns)   --->   "%div39_3 = ddiv i64 %add_3, i64 %mul33_3" [./source/kp_502_7.cpp:33]   --->   Operation 592 'ddiv' 'div39_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 12.7>
ST_44 : Operation 593 [15/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 593 'ddiv' 'div1' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 594 [15/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 594 'ddiv' 'div2' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 595 [15/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 595 'ddiv' 'div34_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 596 [15/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 596 'ddiv' 'div39_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 597 [15/21] (12.7ns)   --->   "%div34_2 = ddiv i64 %sub32_2, i64 %mul33_2" [./source/kp_502_7.cpp:32]   --->   Operation 597 'ddiv' 'div34_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 598 [15/21] (12.7ns)   --->   "%div39_2 = ddiv i64 %add_2, i64 %mul33_2" [./source/kp_502_7.cpp:33]   --->   Operation 598 'ddiv' 'div39_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 599 [15/21] (12.7ns)   --->   "%div34_3 = ddiv i64 %sub32_3, i64 %mul33_3" [./source/kp_502_7.cpp:32]   --->   Operation 599 'ddiv' 'div34_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 600 [15/21] (12.7ns)   --->   "%div39_3 = ddiv i64 %add_3, i64 %mul33_3" [./source/kp_502_7.cpp:33]   --->   Operation 600 'ddiv' 'div39_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 12.7>
ST_45 : Operation 601 [14/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 601 'ddiv' 'div1' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 602 [14/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 602 'ddiv' 'div2' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 603 [14/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 603 'ddiv' 'div34_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 604 [14/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 604 'ddiv' 'div39_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 605 [14/21] (12.7ns)   --->   "%div34_2 = ddiv i64 %sub32_2, i64 %mul33_2" [./source/kp_502_7.cpp:32]   --->   Operation 605 'ddiv' 'div34_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 606 [14/21] (12.7ns)   --->   "%div39_2 = ddiv i64 %add_2, i64 %mul33_2" [./source/kp_502_7.cpp:33]   --->   Operation 606 'ddiv' 'div39_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 607 [14/21] (12.7ns)   --->   "%div34_3 = ddiv i64 %sub32_3, i64 %mul33_3" [./source/kp_502_7.cpp:32]   --->   Operation 607 'ddiv' 'div34_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 608 [14/21] (12.7ns)   --->   "%div39_3 = ddiv i64 %add_3, i64 %mul33_3" [./source/kp_502_7.cpp:33]   --->   Operation 608 'ddiv' 'div39_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 12.7>
ST_46 : Operation 609 [13/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 609 'ddiv' 'div1' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 610 [13/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 610 'ddiv' 'div2' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 611 [13/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 611 'ddiv' 'div34_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 612 [13/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 612 'ddiv' 'div39_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 613 [13/21] (12.7ns)   --->   "%div34_2 = ddiv i64 %sub32_2, i64 %mul33_2" [./source/kp_502_7.cpp:32]   --->   Operation 613 'ddiv' 'div34_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 614 [13/21] (12.7ns)   --->   "%div39_2 = ddiv i64 %add_2, i64 %mul33_2" [./source/kp_502_7.cpp:33]   --->   Operation 614 'ddiv' 'div39_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 615 [13/21] (12.7ns)   --->   "%div34_3 = ddiv i64 %sub32_3, i64 %mul33_3" [./source/kp_502_7.cpp:32]   --->   Operation 615 'ddiv' 'div34_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 616 [13/21] (12.7ns)   --->   "%div39_3 = ddiv i64 %add_3, i64 %mul33_3" [./source/kp_502_7.cpp:33]   --->   Operation 616 'ddiv' 'div39_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 12.7>
ST_47 : Operation 617 [12/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 617 'ddiv' 'div1' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 618 [12/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 618 'ddiv' 'div2' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 619 [12/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 619 'ddiv' 'div34_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 620 [12/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 620 'ddiv' 'div39_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 621 [12/21] (12.7ns)   --->   "%div34_2 = ddiv i64 %sub32_2, i64 %mul33_2" [./source/kp_502_7.cpp:32]   --->   Operation 621 'ddiv' 'div34_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 622 [12/21] (12.7ns)   --->   "%div39_2 = ddiv i64 %add_2, i64 %mul33_2" [./source/kp_502_7.cpp:33]   --->   Operation 622 'ddiv' 'div39_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 623 [12/21] (12.7ns)   --->   "%div34_3 = ddiv i64 %sub32_3, i64 %mul33_3" [./source/kp_502_7.cpp:32]   --->   Operation 623 'ddiv' 'div34_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 624 [12/21] (12.7ns)   --->   "%div39_3 = ddiv i64 %add_3, i64 %mul33_3" [./source/kp_502_7.cpp:33]   --->   Operation 624 'ddiv' 'div39_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 12.7>
ST_48 : Operation 625 [11/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 625 'ddiv' 'div1' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 626 [11/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 626 'ddiv' 'div2' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 627 [11/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 627 'ddiv' 'div34_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 628 [11/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 628 'ddiv' 'div39_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 629 [11/21] (12.7ns)   --->   "%div34_2 = ddiv i64 %sub32_2, i64 %mul33_2" [./source/kp_502_7.cpp:32]   --->   Operation 629 'ddiv' 'div34_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 630 [11/21] (12.7ns)   --->   "%div39_2 = ddiv i64 %add_2, i64 %mul33_2" [./source/kp_502_7.cpp:33]   --->   Operation 630 'ddiv' 'div39_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 631 [11/21] (12.7ns)   --->   "%div34_3 = ddiv i64 %sub32_3, i64 %mul33_3" [./source/kp_502_7.cpp:32]   --->   Operation 631 'ddiv' 'div34_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 632 [11/21] (12.7ns)   --->   "%div39_3 = ddiv i64 %add_3, i64 %mul33_3" [./source/kp_502_7.cpp:33]   --->   Operation 632 'ddiv' 'div39_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 12.7>
ST_49 : Operation 633 [10/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 633 'ddiv' 'div1' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 634 [10/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 634 'ddiv' 'div2' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 635 [10/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 635 'ddiv' 'div34_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 636 [10/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 636 'ddiv' 'div39_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 637 [10/21] (12.7ns)   --->   "%div34_2 = ddiv i64 %sub32_2, i64 %mul33_2" [./source/kp_502_7.cpp:32]   --->   Operation 637 'ddiv' 'div34_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 638 [10/21] (12.7ns)   --->   "%div39_2 = ddiv i64 %add_2, i64 %mul33_2" [./source/kp_502_7.cpp:33]   --->   Operation 638 'ddiv' 'div39_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 639 [10/21] (12.7ns)   --->   "%div34_3 = ddiv i64 %sub32_3, i64 %mul33_3" [./source/kp_502_7.cpp:32]   --->   Operation 639 'ddiv' 'div34_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 640 [10/21] (12.7ns)   --->   "%div39_3 = ddiv i64 %add_3, i64 %mul33_3" [./source/kp_502_7.cpp:33]   --->   Operation 640 'ddiv' 'div39_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 12.7>
ST_50 : Operation 641 [9/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 641 'ddiv' 'div1' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 642 [9/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 642 'ddiv' 'div2' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 643 [9/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 643 'ddiv' 'div34_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 644 [9/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 644 'ddiv' 'div39_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 645 [9/21] (12.7ns)   --->   "%div34_2 = ddiv i64 %sub32_2, i64 %mul33_2" [./source/kp_502_7.cpp:32]   --->   Operation 645 'ddiv' 'div34_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 646 [9/21] (12.7ns)   --->   "%div39_2 = ddiv i64 %add_2, i64 %mul33_2" [./source/kp_502_7.cpp:33]   --->   Operation 646 'ddiv' 'div39_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 647 [9/21] (12.7ns)   --->   "%div34_3 = ddiv i64 %sub32_3, i64 %mul33_3" [./source/kp_502_7.cpp:32]   --->   Operation 647 'ddiv' 'div34_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 648 [9/21] (12.7ns)   --->   "%div39_3 = ddiv i64 %add_3, i64 %mul33_3" [./source/kp_502_7.cpp:33]   --->   Operation 648 'ddiv' 'div39_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 12.7>
ST_51 : Operation 649 [8/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 649 'ddiv' 'div1' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 650 [8/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 650 'ddiv' 'div2' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 651 [8/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 651 'ddiv' 'div34_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 652 [8/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 652 'ddiv' 'div39_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 653 [8/21] (12.7ns)   --->   "%div34_2 = ddiv i64 %sub32_2, i64 %mul33_2" [./source/kp_502_7.cpp:32]   --->   Operation 653 'ddiv' 'div34_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 654 [8/21] (12.7ns)   --->   "%div39_2 = ddiv i64 %add_2, i64 %mul33_2" [./source/kp_502_7.cpp:33]   --->   Operation 654 'ddiv' 'div39_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 655 [8/21] (12.7ns)   --->   "%div34_3 = ddiv i64 %sub32_3, i64 %mul33_3" [./source/kp_502_7.cpp:32]   --->   Operation 655 'ddiv' 'div34_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 656 [8/21] (12.7ns)   --->   "%div39_3 = ddiv i64 %add_3, i64 %mul33_3" [./source/kp_502_7.cpp:33]   --->   Operation 656 'ddiv' 'div39_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 12.7>
ST_52 : Operation 657 [7/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 657 'ddiv' 'div1' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 658 [7/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 658 'ddiv' 'div2' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 659 [7/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 659 'ddiv' 'div34_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 660 [7/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 660 'ddiv' 'div39_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 661 [7/21] (12.7ns)   --->   "%div34_2 = ddiv i64 %sub32_2, i64 %mul33_2" [./source/kp_502_7.cpp:32]   --->   Operation 661 'ddiv' 'div34_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 662 [7/21] (12.7ns)   --->   "%div39_2 = ddiv i64 %add_2, i64 %mul33_2" [./source/kp_502_7.cpp:33]   --->   Operation 662 'ddiv' 'div39_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 663 [7/21] (12.7ns)   --->   "%div34_3 = ddiv i64 %sub32_3, i64 %mul33_3" [./source/kp_502_7.cpp:32]   --->   Operation 663 'ddiv' 'div34_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 664 [7/21] (12.7ns)   --->   "%div39_3 = ddiv i64 %add_3, i64 %mul33_3" [./source/kp_502_7.cpp:33]   --->   Operation 664 'ddiv' 'div39_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 12.7>
ST_53 : Operation 665 [6/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 665 'ddiv' 'div1' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 666 [6/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 666 'ddiv' 'div2' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 667 [6/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 667 'ddiv' 'div34_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 668 [6/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 668 'ddiv' 'div39_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 669 [6/21] (12.7ns)   --->   "%div34_2 = ddiv i64 %sub32_2, i64 %mul33_2" [./source/kp_502_7.cpp:32]   --->   Operation 669 'ddiv' 'div34_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 670 [6/21] (12.7ns)   --->   "%div39_2 = ddiv i64 %add_2, i64 %mul33_2" [./source/kp_502_7.cpp:33]   --->   Operation 670 'ddiv' 'div39_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 671 [6/21] (12.7ns)   --->   "%div34_3 = ddiv i64 %sub32_3, i64 %mul33_3" [./source/kp_502_7.cpp:32]   --->   Operation 671 'ddiv' 'div34_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 672 [6/21] (12.7ns)   --->   "%div39_3 = ddiv i64 %add_3, i64 %mul33_3" [./source/kp_502_7.cpp:33]   --->   Operation 672 'ddiv' 'div39_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 12.7>
ST_54 : Operation 673 [5/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 673 'ddiv' 'div1' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 674 [5/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 674 'ddiv' 'div2' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 675 [5/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 675 'ddiv' 'div34_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 676 [5/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 676 'ddiv' 'div39_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 677 [5/21] (12.7ns)   --->   "%div34_2 = ddiv i64 %sub32_2, i64 %mul33_2" [./source/kp_502_7.cpp:32]   --->   Operation 677 'ddiv' 'div34_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 678 [5/21] (12.7ns)   --->   "%div39_2 = ddiv i64 %add_2, i64 %mul33_2" [./source/kp_502_7.cpp:33]   --->   Operation 678 'ddiv' 'div39_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 679 [5/21] (12.7ns)   --->   "%div34_3 = ddiv i64 %sub32_3, i64 %mul33_3" [./source/kp_502_7.cpp:32]   --->   Operation 679 'ddiv' 'div34_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 680 [5/21] (12.7ns)   --->   "%div39_3 = ddiv i64 %add_3, i64 %mul33_3" [./source/kp_502_7.cpp:33]   --->   Operation 680 'ddiv' 'div39_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 12.7>
ST_55 : Operation 681 [4/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 681 'ddiv' 'div1' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 682 [4/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 682 'ddiv' 'div2' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 683 [4/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 683 'ddiv' 'div34_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 684 [4/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 684 'ddiv' 'div39_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 685 [4/21] (12.7ns)   --->   "%div34_2 = ddiv i64 %sub32_2, i64 %mul33_2" [./source/kp_502_7.cpp:32]   --->   Operation 685 'ddiv' 'div34_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 686 [4/21] (12.7ns)   --->   "%div39_2 = ddiv i64 %add_2, i64 %mul33_2" [./source/kp_502_7.cpp:33]   --->   Operation 686 'ddiv' 'div39_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 687 [4/21] (12.7ns)   --->   "%div34_3 = ddiv i64 %sub32_3, i64 %mul33_3" [./source/kp_502_7.cpp:32]   --->   Operation 687 'ddiv' 'div34_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 688 [4/21] (12.7ns)   --->   "%div39_3 = ddiv i64 %add_3, i64 %mul33_3" [./source/kp_502_7.cpp:33]   --->   Operation 688 'ddiv' 'div39_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 12.7>
ST_56 : Operation 689 [3/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 689 'ddiv' 'div1' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 690 [3/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 690 'ddiv' 'div2' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 691 [3/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 691 'ddiv' 'div34_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 692 [3/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 692 'ddiv' 'div39_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 693 [3/21] (12.7ns)   --->   "%div34_2 = ddiv i64 %sub32_2, i64 %mul33_2" [./source/kp_502_7.cpp:32]   --->   Operation 693 'ddiv' 'div34_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 694 [3/21] (12.7ns)   --->   "%div39_2 = ddiv i64 %add_2, i64 %mul33_2" [./source/kp_502_7.cpp:33]   --->   Operation 694 'ddiv' 'div39_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 695 [3/21] (12.7ns)   --->   "%div34_3 = ddiv i64 %sub32_3, i64 %mul33_3" [./source/kp_502_7.cpp:32]   --->   Operation 695 'ddiv' 'div34_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 696 [3/21] (12.7ns)   --->   "%div39_3 = ddiv i64 %add_3, i64 %mul33_3" [./source/kp_502_7.cpp:33]   --->   Operation 696 'ddiv' 'div39_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 12.7>
ST_57 : Operation 697 [2/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 697 'ddiv' 'div1' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 698 [2/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 698 'ddiv' 'div2' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 699 [2/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 699 'ddiv' 'div34_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 700 [2/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 700 'ddiv' 'div39_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 701 [2/21] (12.7ns)   --->   "%div34_2 = ddiv i64 %sub32_2, i64 %mul33_2" [./source/kp_502_7.cpp:32]   --->   Operation 701 'ddiv' 'div34_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 702 [2/21] (12.7ns)   --->   "%div39_2 = ddiv i64 %add_2, i64 %mul33_2" [./source/kp_502_7.cpp:33]   --->   Operation 702 'ddiv' 'div39_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 703 [2/21] (12.7ns)   --->   "%div34_3 = ddiv i64 %sub32_3, i64 %mul33_3" [./source/kp_502_7.cpp:32]   --->   Operation 703 'ddiv' 'div34_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 704 [2/21] (12.7ns)   --->   "%div39_3 = ddiv i64 %add_3, i64 %mul33_3" [./source/kp_502_7.cpp:33]   --->   Operation 704 'ddiv' 'div39_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 12.7>
ST_58 : Operation 705 [1/21] (12.7ns)   --->   "%div1 = ddiv i64 %sub, i64 %mul1" [./source/kp_502_7.cpp:32]   --->   Operation 705 'ddiv' 'div1' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 706 [1/21] (12.7ns)   --->   "%div2 = ddiv i64 %add, i64 %mul1" [./source/kp_502_7.cpp:33]   --->   Operation 706 'ddiv' 'div2' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 707 [1/21] (12.7ns)   --->   "%div34_1 = ddiv i64 %sub32_1, i64 %mul33_1" [./source/kp_502_7.cpp:32]   --->   Operation 707 'ddiv' 'div34_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 708 [1/21] (12.7ns)   --->   "%div39_1 = ddiv i64 %add_1, i64 %mul33_1" [./source/kp_502_7.cpp:33]   --->   Operation 708 'ddiv' 'div39_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 709 [1/21] (12.7ns)   --->   "%div34_2 = ddiv i64 %sub32_2, i64 %mul33_2" [./source/kp_502_7.cpp:32]   --->   Operation 709 'ddiv' 'div34_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 710 [1/21] (12.7ns)   --->   "%div39_2 = ddiv i64 %add_2, i64 %mul33_2" [./source/kp_502_7.cpp:33]   --->   Operation 710 'ddiv' 'div39_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 711 [1/21] (12.7ns)   --->   "%div34_3 = ddiv i64 %sub32_3, i64 %mul33_3" [./source/kp_502_7.cpp:32]   --->   Operation 711 'ddiv' 'div34_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 712 [1/21] (12.7ns)   --->   "%div39_3 = ddiv i64 %add_3, i64 %mul33_3" [./source/kp_502_7.cpp:33]   --->   Operation 712 'ddiv' 'div39_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 12.7> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 20> <II = 1> <Delay = 12.7> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 757 [1/1] (0.00ns)   --->   "%ret_ln35 = ret" [./source/kp_502_7.cpp:35]   --->   Operation 757 'ret' 'ret_ln35' <Predicate = (tmp_11)> <Delay = 0.00>

State 59 <SV = 58> <Delay = 1.75>
ST_59 : Operation 713 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast i64 %div1" [./source/kp_502_7.cpp:32]   --->   Operation 713 'bitcast' 'bitcast_ln32' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 0.00>
ST_59 : Operation 714 [1/1] (1.75ns)   --->   "%store_ln32 = store i64 %bitcast_ln32, i1 %X1_0_addr" [./source/kp_502_7.cpp:32]   --->   Operation 714 'store' 'store_ln32' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_59 : Operation 715 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast i64 %div2" [./source/kp_502_7.cpp:33]   --->   Operation 715 'bitcast' 'bitcast_ln33' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 0.00>
ST_59 : Operation 716 [1/1] (1.75ns)   --->   "%store_ln33 = store i64 %bitcast_ln33, i1 %X2_0_addr" [./source/kp_502_7.cpp:33]   --->   Operation 716 'store' 'store_ln33' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_59 : Operation 717 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx8.110.case.1" [./source/kp_502_7.cpp:34]   --->   Operation 717 'br' 'br_ln34' <Predicate = (!and_ln16 & !and_ln21)> <Delay = 0.00>
ST_59 : Operation 718 [1/1] (1.75ns)   --->   "%store_ln23 = store i64 %bitcast_ln23, i1 %X1_0_addr" [./source/kp_502_7.cpp:23]   --->   Operation 718 'store' 'store_ln23' <Predicate = (!and_ln16 & and_ln21)> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_59 : Operation 719 [1/1] (1.75ns)   --->   "%store_ln24 = store i64 %bitcast_ln23, i1 %X2_0_addr" [./source/kp_502_7.cpp:24]   --->   Operation 719 'store' 'store_ln24' <Predicate = (!and_ln16 & and_ln21)> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_59 : Operation 720 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx8.110.case.1" [./source/kp_502_7.cpp:25]   --->   Operation 720 'br' 'br_ln25' <Predicate = (!and_ln16 & and_ln21)> <Delay = 0.00>
ST_59 : Operation 721 [1/1] (1.75ns)   --->   "%store_ln18 = store i64 9221120237041090560, i1 %X1_0_addr" [./source/kp_502_7.cpp:18]   --->   Operation 721 'store' 'store_ln18' <Predicate = (and_ln16)> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_59 : Operation 722 [1/1] (1.75ns)   --->   "%store_ln19 = store i64 9221120237041090560, i1 %X2_0_addr" [./source/kp_502_7.cpp:19]   --->   Operation 722 'store' 'store_ln19' <Predicate = (and_ln16)> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_59 : Operation 723 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx8.110.case.1" [./source/kp_502_7.cpp:20]   --->   Operation 723 'br' 'br_ln20' <Predicate = (and_ln16)> <Delay = 0.00>
ST_59 : Operation 724 [1/1] (0.00ns)   --->   "%bitcast_ln32_1 = bitcast i64 %div34_1" [./source/kp_502_7.cpp:32]   --->   Operation 724 'bitcast' 'bitcast_ln32_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 0.00>
ST_59 : Operation 725 [1/1] (1.75ns)   --->   "%store_ln32 = store i64 %bitcast_ln32_1, i1 %X1_1_addr" [./source/kp_502_7.cpp:32]   --->   Operation 725 'store' 'store_ln32' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_59 : Operation 726 [1/1] (0.00ns)   --->   "%bitcast_ln33_1 = bitcast i64 %div39_1" [./source/kp_502_7.cpp:33]   --->   Operation 726 'bitcast' 'bitcast_ln33_1' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 0.00>
ST_59 : Operation 727 [1/1] (1.75ns)   --->   "%store_ln33 = store i64 %bitcast_ln33_1, i1 %X2_1_addr" [./source/kp_502_7.cpp:33]   --->   Operation 727 'store' 'store_ln33' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_59 : Operation 728 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx8.216.case.2" [./source/kp_502_7.cpp:34]   --->   Operation 728 'br' 'br_ln34' <Predicate = (!and_ln16_1 & !and_ln21_1)> <Delay = 0.00>
ST_59 : Operation 729 [1/1] (1.75ns)   --->   "%store_ln23 = store i64 %bitcast_ln23_1, i1 %X1_1_addr" [./source/kp_502_7.cpp:23]   --->   Operation 729 'store' 'store_ln23' <Predicate = (!and_ln16_1 & and_ln21_1)> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_59 : Operation 730 [1/1] (1.75ns)   --->   "%store_ln24 = store i64 %bitcast_ln23_1, i1 %X2_1_addr" [./source/kp_502_7.cpp:24]   --->   Operation 730 'store' 'store_ln24' <Predicate = (!and_ln16_1 & and_ln21_1)> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_59 : Operation 731 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx8.216.case.2" [./source/kp_502_7.cpp:25]   --->   Operation 731 'br' 'br_ln25' <Predicate = (!and_ln16_1 & and_ln21_1)> <Delay = 0.00>
ST_59 : Operation 732 [1/1] (1.75ns)   --->   "%store_ln18 = store i64 9221120237041090560, i1 %X1_1_addr" [./source/kp_502_7.cpp:18]   --->   Operation 732 'store' 'store_ln18' <Predicate = (and_ln16_1)> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_59 : Operation 733 [1/1] (1.75ns)   --->   "%store_ln19 = store i64 9221120237041090560, i1 %X2_1_addr" [./source/kp_502_7.cpp:19]   --->   Operation 733 'store' 'store_ln19' <Predicate = (and_ln16_1)> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_59 : Operation 734 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx8.216.case.2" [./source/kp_502_7.cpp:20]   --->   Operation 734 'br' 'br_ln20' <Predicate = (and_ln16_1)> <Delay = 0.00>
ST_59 : Operation 735 [1/1] (0.00ns)   --->   "%bitcast_ln32_2 = bitcast i64 %div34_2" [./source/kp_502_7.cpp:32]   --->   Operation 735 'bitcast' 'bitcast_ln32_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 0.00>
ST_59 : Operation 736 [1/1] (1.75ns)   --->   "%store_ln32 = store i64 %bitcast_ln32_2, i1 %X1_2_addr" [./source/kp_502_7.cpp:32]   --->   Operation 736 'store' 'store_ln32' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_59 : Operation 737 [1/1] (0.00ns)   --->   "%bitcast_ln33_2 = bitcast i64 %div39_2" [./source/kp_502_7.cpp:33]   --->   Operation 737 'bitcast' 'bitcast_ln33_2' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 0.00>
ST_59 : Operation 738 [1/1] (1.75ns)   --->   "%store_ln33 = store i64 %bitcast_ln33_2, i1 %X2_2_addr" [./source/kp_502_7.cpp:33]   --->   Operation 738 'store' 'store_ln33' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_59 : Operation 739 [1/1] (0.00ns)   --->   "%br_ln34 = br void %arrayidx8.322.case.3" [./source/kp_502_7.cpp:34]   --->   Operation 739 'br' 'br_ln34' <Predicate = (!and_ln16_2 & !and_ln21_2)> <Delay = 0.00>
ST_59 : Operation 740 [1/1] (1.75ns)   --->   "%store_ln23 = store i64 %bitcast_ln23_2, i1 %X1_2_addr" [./source/kp_502_7.cpp:23]   --->   Operation 740 'store' 'store_ln23' <Predicate = (!and_ln16_2 & and_ln21_2)> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_59 : Operation 741 [1/1] (1.75ns)   --->   "%store_ln24 = store i64 %bitcast_ln23_2, i1 %X2_2_addr" [./source/kp_502_7.cpp:24]   --->   Operation 741 'store' 'store_ln24' <Predicate = (!and_ln16_2 & and_ln21_2)> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_59 : Operation 742 [1/1] (0.00ns)   --->   "%br_ln25 = br void %arrayidx8.322.case.3" [./source/kp_502_7.cpp:25]   --->   Operation 742 'br' 'br_ln25' <Predicate = (!and_ln16_2 & and_ln21_2)> <Delay = 0.00>
ST_59 : Operation 743 [1/1] (1.75ns)   --->   "%store_ln18 = store i64 9221120237041090560, i1 %X1_2_addr" [./source/kp_502_7.cpp:18]   --->   Operation 743 'store' 'store_ln18' <Predicate = (and_ln16_2)> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_59 : Operation 744 [1/1] (1.75ns)   --->   "%store_ln19 = store i64 9221120237041090560, i1 %X2_2_addr" [./source/kp_502_7.cpp:19]   --->   Operation 744 'store' 'store_ln19' <Predicate = (and_ln16_2)> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_59 : Operation 745 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx8.322.case.3" [./source/kp_502_7.cpp:20]   --->   Operation 745 'br' 'br_ln20' <Predicate = (and_ln16_2)> <Delay = 0.00>
ST_59 : Operation 746 [1/1] (0.00ns)   --->   "%bitcast_ln32_3 = bitcast i64 %div34_3" [./source/kp_502_7.cpp:32]   --->   Operation 746 'bitcast' 'bitcast_ln32_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 0.00>
ST_59 : Operation 747 [1/1] (1.75ns)   --->   "%store_ln32 = store i64 %bitcast_ln32_3, i1 %X1_3_addr" [./source/kp_502_7.cpp:32]   --->   Operation 747 'store' 'store_ln32' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_59 : Operation 748 [1/1] (0.00ns)   --->   "%bitcast_ln33_3 = bitcast i64 %div39_3" [./source/kp_502_7.cpp:33]   --->   Operation 748 'bitcast' 'bitcast_ln33_3' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 0.00>
ST_59 : Operation 749 [1/1] (1.75ns)   --->   "%store_ln33 = store i64 %bitcast_ln33_3, i1 %X2_3_addr" [./source/kp_502_7.cpp:33]   --->   Operation 749 'store' 'store_ln33' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_59 : Operation 750 [1/1] (0.00ns)   --->   "%br_ln34 = br void" [./source/kp_502_7.cpp:34]   --->   Operation 750 'br' 'br_ln34' <Predicate = (!and_ln16_3 & !and_ln21_3)> <Delay = 0.00>
ST_59 : Operation 751 [1/1] (1.75ns)   --->   "%store_ln23 = store i64 %bitcast_ln23_3, i1 %X1_3_addr" [./source/kp_502_7.cpp:23]   --->   Operation 751 'store' 'store_ln23' <Predicate = (!and_ln16_3 & and_ln21_3)> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_59 : Operation 752 [1/1] (1.75ns)   --->   "%store_ln24 = store i64 %bitcast_ln23_3, i1 %X2_3_addr" [./source/kp_502_7.cpp:24]   --->   Operation 752 'store' 'store_ln24' <Predicate = (!and_ln16_3 & and_ln21_3)> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_59 : Operation 753 [1/1] (0.00ns)   --->   "%br_ln25 = br void" [./source/kp_502_7.cpp:25]   --->   Operation 753 'br' 'br_ln25' <Predicate = (!and_ln16_3 & and_ln21_3)> <Delay = 0.00>
ST_59 : Operation 754 [1/1] (1.75ns)   --->   "%store_ln18 = store i64 9221120237041090560, i1 %X1_3_addr" [./source/kp_502_7.cpp:18]   --->   Operation 754 'store' 'store_ln18' <Predicate = (and_ln16_3)> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_59 : Operation 755 [1/1] (1.75ns)   --->   "%store_ln19 = store i64 9221120237041090560, i1 %X2_3_addr" [./source/kp_502_7.cpp:19]   --->   Operation 755 'store' 'store_ln19' <Predicate = (and_ln16_3)> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2> <RAM>
ST_59 : Operation 756 [1/1] (0.00ns)   --->   "%br_ln20 = br void" [./source/kp_502_7.cpp:20]   --->   Operation 756 'br' 'br_ln20' <Predicate = (and_ln16_3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 14ns, clock uncertainty: 1ns.

 <State 1>: 2.82ns
The critical path consists of the following:
	'alloca' operation ('i') [25]  (0 ns)
	'load' operation ('i', ./source/kp_502_7.cpp:9) on local variable 'i' [102]  (0 ns)
	'add' operation ('add_ln8', ./source/kp_502_7.cpp:8) [331]  (1.49 ns)
	'store' operation ('store_ln8', ./source/kp_502_7.cpp:8) of variable 'add_ln8', ./source/kp_502_7.cpp:8 on local variable 'i' [332]  (1.32 ns)

 <State 2>: 1.75ns
The critical path consists of the following:
	'load' operation ('A_1_load', ./source/kp_502_7.cpp:10) on array 'A_1' [170]  (1.75 ns)

 <State 3>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul3_2', ./source/kp_502_7.cpp:13) [228]  (11.8 ns)

 <State 4>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul3_1', ./source/kp_502_7.cpp:13) [173]  (11.8 ns)

 <State 5>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul3_3', ./source/kp_502_7.cpp:13) [283]  (11.8 ns)

 <State 6>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul3_2', ./source/kp_502_7.cpp:13) [228]  (11.8 ns)

 <State 7>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul_1', ./source/kp_502_7.cpp:13) [172]  (11.8 ns)

 <State 8>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul_1', ./source/kp_502_7.cpp:13) [172]  (11.8 ns)

 <State 9>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul_2', ./source/kp_502_7.cpp:13) [227]  (11.8 ns)

 <State 10>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul_2', ./source/kp_502_7.cpp:13) [227]  (11.8 ns)

 <State 11>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('x', ./source/kp_502_7.cpp:13) [178]  (11.8 ns)

 <State 12>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('x', ./source/kp_502_7.cpp:13) [288]  (11.8 ns)

 <State 13>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('x', ./source/kp_502_7.cpp:13) [178]  (11.8 ns)

 <State 14>: 11.8ns
The critical path consists of the following:
	'dsub' operation ('x', ./source/kp_502_7.cpp:13) [233]  (11.8 ns)

 <State 15>: 4.48ns
The critical path consists of the following:
	'dcmp' operation ('tmp_6', ./source/kp_502_7.cpp:16) [297]  (4.48 ns)

 <State 16>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul1', ./source/kp_502_7.cpp:23) [142]  (11.8 ns)

 <State 17>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [310]  (12.5 ns)

 <State 18>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [255]  (12.5 ns)

 <State 19>: 12.5ns
The critical path consists of the following:
	'dsqrt' operation ('temp_D', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [145]  (12.5 ns)

 <State 20>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [156]  (12.8 ns)

 <State 21>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:23) [321]  (12.8 ns)

 <State 22>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [211]  (12.8 ns)

 <State 23>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [156]  (12.8 ns)

 <State 24>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_2', ./source/kp_502_7.cpp:23) [266]  (12.8 ns)

 <State 25>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [156]  (12.8 ns)

 <State 26>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [211]  (12.8 ns)

 <State 27>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [211]  (12.8 ns)

 <State 28>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [156]  (12.8 ns)

 <State 29>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [156]  (12.8 ns)

 <State 30>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [211]  (12.8 ns)

 <State 31>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [211]  (12.8 ns)

 <State 32>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [211]  (12.8 ns)

 <State 33>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [156]  (12.8 ns)

 <State 34>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:23) [321]  (12.8 ns)

 <State 35>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:23) [321]  (12.8 ns)

 <State 36>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_3', ./source/kp_502_7.cpp:23) [321]  (12.8 ns)

 <State 37>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [211]  (12.8 ns)

 <State 38>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [156]  (12.8 ns)

 <State 39>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div_1', ./source/kp_502_7.cpp:23) [211]  (12.8 ns)

 <State 40>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div', ./source/kp_502_7.cpp:23) [156]  (12.8 ns)

 <State 41>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [147]  (12.8 ns)

 <State 42>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_3', ./source/kp_502_7.cpp:32) [312]  (12.8 ns)

 <State 43>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_1', ./source/kp_502_7.cpp:32) [202]  (12.8 ns)

 <State 44>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_2', ./source/kp_502_7.cpp:32) [257]  (12.8 ns)

 <State 45>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [147]  (12.8 ns)

 <State 46>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [147]  (12.8 ns)

 <State 47>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [147]  (12.8 ns)

 <State 48>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_2', ./source/kp_502_7.cpp:32) [257]  (12.8 ns)

 <State 49>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [147]  (12.8 ns)

 <State 50>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_2', ./source/kp_502_7.cpp:32) [257]  (12.8 ns)

 <State 51>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_1', ./source/kp_502_7.cpp:32) [202]  (12.8 ns)

 <State 52>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [147]  (12.8 ns)

 <State 53>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_1', ./source/kp_502_7.cpp:32) [202]  (12.8 ns)

 <State 54>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_1', ./source/kp_502_7.cpp:32) [202]  (12.8 ns)

 <State 55>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [147]  (12.8 ns)

 <State 56>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div1', ./source/kp_502_7.cpp:32) [147]  (12.8 ns)

 <State 57>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_2', ./source/kp_502_7.cpp:32) [257]  (12.8 ns)

 <State 58>: 12.8ns
The critical path consists of the following:
	'ddiv' operation ('div34_3', ./source/kp_502_7.cpp:32) [312]  (12.8 ns)

 <State 59>: 1.75ns
The critical path consists of the following:
	'store' operation ('store_ln18', ./source/kp_502_7.cpp:18) of constant 9221120237041090560 on array 'X1_2' [272]  (1.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
