
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.27+12 (git sha1 ceef00c35, gcc 13.0.1 -O2 -fexceptions -fstack-protector-strong -m64 -mtune=generic -fasynchronous-unwind-tables -fstack-clash-protection -fcf-protection -fno-omit-frame-pointer -mno-omit-leaf-frame-pointer -fPIC -Os)


-- Parsing `rtl/firmsoc.v' using frontend ` -vlog2k' --

1. Executing Verilog-2005 frontend: rtl/firmsoc.v
Parsing Verilog input from `rtl/firmsoc.v' to AST representation.
Storing AST representation for module `$abstract\firmsoc'.
Storing AST representation for module `$abstract\picosoc_regs'.
Successfully finished Verilog frontend.

-- Parsing `rtl/picorv32.v' using frontend ` -vlog2k' --

2. Executing Verilog-2005 frontend: rtl/picorv32.v
Parsing Verilog input from `rtl/picorv32.v' to AST representation.
Storing AST representation for module `$abstract\picorv32'.
Storing AST representation for module `$abstract\picorv32_regs'.
Storing AST representation for module `$abstract\picorv32_pcpi_mul'.
Storing AST representation for module `$abstract\picorv32_pcpi_fast_mul'.
Storing AST representation for module `$abstract\picorv32_pcpi_div'.
Storing AST representation for module `$abstract\picorv32_axi'.
Storing AST representation for module `$abstract\picorv32_axi_adapter'.
Storing AST representation for module `$abstract\picorv32_wb'.
Successfully finished Verilog frontend.

-- Parsing `rtl/simpleuart.v' using frontend ` -vlog2k' --

3. Executing Verilog-2005 frontend: rtl/simpleuart.v
Parsing Verilog input from `rtl/simpleuart.v' to AST representation.
Storing AST representation for module `$abstract\simpleuart'.
Successfully finished Verilog frontend.

-- Running command `synth_ecp5 -top firmsoc -json out/everest.json' --

4. Executing SYNTH_ECP5 pass.

4.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/usr/bin/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_SLICE'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/usr/bin/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

4.3. Executing HIERARCHY pass (managing design hierarchy).

4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\firmsoc'.
Generating RTLIL representation for module `\firmsoc'.

4.4.1. Analyzing design hierarchy..
Top module:  \firmsoc

4.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\simpleuart'.
Generating RTLIL representation for module `\simpleuart'.
Parameter \BARREL_SHIFTER = 0
Parameter \COMPRESSED_ISA = 0
Parameter \ENABLE_MUL = 0
Parameter \ENABLE_DIV = 0
Parameter \ENABLE_IRQ = 0
Parameter \ENABLE_IRQ_QREGS = 0
Parameter \PROGADDR_RESET = 0
Parameter \PROGADDR_IRQ = 0
Parameter \STACKADDR = 32768

4.4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\picorv32'.
Parameter \BARREL_SHIFTER = 0
Parameter \COMPRESSED_ISA = 0
Parameter \ENABLE_MUL = 0
Parameter \ENABLE_DIV = 0
Parameter \ENABLE_IRQ = 0
Parameter \ENABLE_IRQ_QREGS = 0
Parameter \PROGADDR_RESET = 0
Parameter \PROGADDR_IRQ = 0
Parameter \STACKADDR = 32768
Generating RTLIL representation for module `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32'.

4.4.4. Analyzing design hierarchy..
Top module:  \firmsoc
Used module:     \simpleuart
Used module:     $paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32

4.4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\picosoc_regs'.
Generating RTLIL representation for module `\picosoc_regs'.

4.4.6. Analyzing design hierarchy..
Top module:  \firmsoc
Used module:     \simpleuart
Used module:     $paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32
Used module:         \picosoc_regs

4.4.7. Analyzing design hierarchy..
Top module:  \firmsoc
Used module:     \simpleuart
Used module:     $paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32
Used module:         \picosoc_regs
Removing unused module `$abstract\simpleuart'.
Removing unused module `$abstract\picorv32_wb'.
Removing unused module `$abstract\picorv32_axi_adapter'.
Removing unused module `$abstract\picorv32_axi'.
Removing unused module `$abstract\picorv32_pcpi_div'.
Removing unused module `$abstract\picorv32_pcpi_fast_mul'.
Removing unused module `$abstract\picorv32_pcpi_mul'.
Removing unused module `$abstract\picorv32_regs'.
Removing unused module `$abstract\picorv32'.
Removing unused module `$abstract\picosoc_regs'.
Removing unused module `$abstract\firmsoc'.
Removed 11 unused modules.

4.5. Executing PROC pass (convert processes to netlists).

4.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:213$120'.
Found and cleaned up 17 empty switches in `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
Found and cleaned up 1 empty switch in `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1359$806'.
Found and cleaned up 6 empty switches in `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:529$452'.
Removing empty process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:529$452'.
Removing empty process `firmsoc.$proc$rtl/firmsoc.v:0$301'.
Cleaned up 25 empty switches.

4.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:350$227 in module TRELLIS_FF.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:285$179 in module DPR16X4C.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:221$121 in module TRELLIS_DPR16X4.
Marked 1 switch rules as full_case in process $proc$rtl/firmsoc.v:206$1002 in module picosoc_regs.
Marked 36 switch rules as full_case in process $proc$rtl/picorv32.v:1374$820 in module $paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.
Marked 2 switch rules as full_case in process $proc$rtl/picorv32.v:1287$792 in module $paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.
Marked 2 switch rules as full_case in process $proc$rtl/picorv32.v:1273$787 in module $paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.
Marked 8 switch rules as full_case in process $proc$rtl/picorv32.v:1164$752 in module $paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.
Marked 3 switch rules as full_case in process $proc$rtl/picorv32.v:839$492 in module $paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.
Marked 3 switch rules as full_case in process $proc$rtl/picorv32.v:790$490 in module $paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.
Marked 2 switch rules as full_case in process $proc$rtl/picorv32.v:759$486 in module $paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.
Marked 47 switch rules as full_case in process $proc$rtl/picorv32.v:683$485 in module $paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.
Marked 4 switch rules as full_case in process $proc$rtl/picorv32.v:548$461 in module $paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.
Marked 1 switch rules as full_case in process $proc$rtl/picorv32.v:413$423 in module $paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.
Removed 2 dead cases from process $proc$rtl/picorv32.v:384$420 in module $paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.
Marked 2 switch rules as full_case in process $proc$rtl/picorv32.v:384$420 in module $paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.
Marked 1 switch rules as full_case in process $proc$rtl/picorv32.v:373$415 in module $paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.
Marked 1 switch rules as full_case in process $proc$rtl/picorv32.v:308$341 in module $paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.
Marked 3 switch rules as full_case in process $proc$rtl/simpleuart.v:109$317 in module simpleuart.
Marked 2 switch rules as full_case in process $proc$rtl/simpleuart.v:66$308 in module simpleuart.
Marked 1 switch rules as full_case in process $proc$rtl/simpleuart.v:55$306 in module simpleuart.
Marked 5 switch rules as full_case in process $proc$rtl/firmsoc.v:103$237 in module firmsoc.
Removed a total of 2 dead cases.

4.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 5 redundant assignments.
Promoted 113 assignments to connections.

4.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\TRELLIS_FF.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:0$228'.
  Set init value: \Q = 1'0
Found init rule in `\firmsoc.$proc$rtl/firmsoc.v:79$300'.
  Set init value: \reset_cnt = 6'000000

4.5.5. Executing PROC_ARST pass (detect async resets in processes).

4.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~214 debug messages>

4.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\TRELLIS_FF.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:0$228'.
Creating decoders for process `\TRELLIS_FF.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:350$227'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DPR16X4C.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:0$202'.
Creating decoders for process `\DPR16X4C.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:285$179'.
     1/3: $1$memwr$\ram$/usr/bin/../share/yosys/ecp5/cells_sim.v:287$178_EN[3:0]$185
     2/3: $1$memwr$\ram$/usr/bin/../share/yosys/ecp5/cells_sim.v:287$178_DATA[3:0]$184
     3/3: $1$memwr$\ram$/usr/bin/../share/yosys/ecp5/cells_sim.v:287$178_ADDR[3:0]$183
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:0$145'.
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:221$121'.
     1/3: $1$memwr$\mem$/usr/bin/../share/yosys/ecp5/cells_sim.v:223$119_EN[3:0]$127
     2/3: $1$memwr$\mem$/usr/bin/../share/yosys/ecp5/cells_sim.v:223$119_DATA[3:0]$126
     3/3: $1$memwr$\mem$/usr/bin/../share/yosys/ecp5/cells_sim.v:223$119_ADDR[3:0]$125
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:213$120'.
Creating decoders for process `\picosoc_regs.$proc$rtl/firmsoc.v:206$1002'.
     1/3: $1$memwr$\regs$rtl/firmsoc.v:207$1001_EN[31:0]$1008
     2/3: $1$memwr$\regs$rtl/firmsoc.v:207$1001_DATA[31:0]$1007
     3/3: $1$memwr$\regs$rtl/firmsoc.v:207$1001_ADDR[4:0]$1006
Creating decoders for process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
     1/80: $19\next_irq_pending[2:2]
     2/80: $18\next_irq_pending[2:2]
     3/80: $17\next_irq_pending[2:2]
     4/80: $16\next_irq_pending[2:2]
     5/80: $15\next_irq_pending[2:2]
     6/80: $14\next_irq_pending[2:2]
     7/80: $13\next_irq_pending[2:2]
     8/80: $4\next_irq_pending[31:0] [31:2]
     9/80: $3\set_mem_do_rdata[0:0]
    10/80: $4\next_irq_pending[31:0] [1]
    11/80: $3\set_mem_do_wdata[0:0]
    12/80: $4\next_irq_pending[31:0] [0]
    13/80: $4\set_mem_do_rinst[0:0]
    14/80: $3\set_mem_do_rinst[0:0]
    15/80: $4\set_mem_do_wdata[0:0]
    16/80: $11\next_irq_pending[1:1]
    17/80: $10\next_irq_pending[1:1]
    18/80: $9\next_irq_pending[1:1]
    19/80: $4\set_mem_do_rdata[0:0]
    20/80: $7\next_irq_pending[1:1]
    21/80: $6\next_irq_pending[1:1]
    22/80: $12\next_irq_pending[1:1]
    23/80: $5\set_mem_do_rinst[0:0]
    24/80: $8\next_irq_pending[1:1]
    25/80: $5\next_irq_pending[31:0]
    26/80: $3\current_pc[31:0]
    27/80: $2\current_pc[31:0]
    28/80: $2\set_mem_do_wdata[0:0]
    29/80: $2\set_mem_do_rdata[0:0]
    30/80: $2\set_mem_do_rinst[0:0]
    31/80: $3\next_irq_pending[31:0]
    32/80: $1\current_pc[31:0]
    33/80: $1\set_mem_do_wdata[0:0]
    34/80: $1\set_mem_do_rdata[0:0]
    35/80: $1\set_mem_do_rinst[0:0]
    36/80: $0\trace_data[35:0]
    37/80: $2\next_irq_pending[0:0]
    38/80: $1\next_irq_pending[0:0]
    39/80: $0\count_cycle[63:0]
    40/80: $0\trace_valid[0:0]
    41/80: $0\do_waitirq[0:0]
    42/80: $0\decoder_pseudo_trigger[0:0]
    43/80: $0\decoder_trigger[0:0]
    44/80: $0\alu_wait_2[0:0]
    45/80: $0\alu_wait[0:0]
    46/80: $0\reg_out[31:0]
    47/80: $0\reg_sh[4:0]
    48/80: $0\trap[0:0]
    49/80: $0\pcpi_timeout[0:0]
    50/80: $0\latched_rd[4:0]
    51/80: $0\latched_is_lb[0:0]
    52/80: $0\latched_is_lh[0:0]
    53/80: $0\latched_is_lu[0:0]
    54/80: $0\latched_trace[0:0]
    55/80: $0\latched_compr[0:0]
    56/80: $0\latched_branch[0:0]
    57/80: $0\latched_stalu[0:0]
    58/80: $0\latched_store[0:0]
    59/80: $0\irq_state[1:0]
    60/80: $0\cpu_state[7:0]
    61/80: $0\dbg_rs2val_valid[0:0]
    62/80: $0\dbg_rs1val_valid[0:0]
    63/80: $0\dbg_rs2val[31:0]
    64/80: $0\dbg_rs1val[31:0]
    65/80: $0\mem_do_wdata[0:0]
    66/80: $0\mem_do_rdata[0:0]
    67/80: $0\mem_do_rinst[0:0]
    68/80: $0\mem_do_prefetch[0:0]
    69/80: $0\mem_wordsize[1:0]
    70/80: $0\timer[31:0]
    71/80: $0\irq_mask[31:0]
    72/80: $0\irq_active[0:0]
    73/80: $0\irq_delay[0:0]
    74/80: $0\reg_op2[31:0]
    75/80: $0\reg_op1[31:0]
    76/80: $0\reg_next_pc[31:0]
    77/80: $0\reg_pc[31:0]
    78/80: $0\count_instr[63:0]
    79/80: $0\eoi[31:0]
    80/80: $0\pcpi_valid[0:0]
Creating decoders for process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1359$806'.
Creating decoders for process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1287$792'.
     1/4: $2\cpuregs_write[0:0]
     2/4: $2\cpuregs_wrdata[31:0]
     3/4: $1\cpuregs_wrdata[31:0]
     4/4: $1\cpuregs_write[0:0]
Creating decoders for process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1273$787'.
     1/2: $2\clear_prefetched_high_word[0:0]
     2/2: $1\clear_prefetched_high_word[0:0]
Creating decoders for process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1271$786'.
Creating decoders for process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1227$764'.
     1/2: $1\alu_out[31:0]
     2/2: $1\alu_out_0[0:0]
Creating decoders for process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1164$752'.
     1/8: $8\dbg_ascii_state[127:0]
     2/8: $7\dbg_ascii_state[127:0]
     3/8: $6\dbg_ascii_state[127:0]
     4/8: $5\dbg_ascii_state[127:0]
     5/8: $4\dbg_ascii_state[127:0]
     6/8: $3\dbg_ascii_state[127:0]
     7/8: $2\dbg_ascii_state[127:0]
     8/8: $1\dbg_ascii_state[127:0]
Creating decoders for process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
     1/76: $0\decoded_rs1[4:0] [4]
     2/76: $0\decoded_imm_uj[31:0] [10]
     3/76: $0\decoded_imm_uj[31:0] [7]
     4/76: $0\decoded_imm_uj[31:0] [6]
     5/76: $0\decoded_imm_uj[31:0] [3:1]
     6/76: $0\decoded_imm_uj[31:0] [5]
     7/76: $0\decoded_imm_uj[31:0] [9:8]
     8/76: $0\decoded_imm_uj[31:0] [31:20]
     9/76: $0\decoded_imm_uj[31:0] [4]
    10/76: $0\decoded_imm_uj[31:0] [11]
    11/76: $0\decoded_imm_uj[31:0] [0]
    12/76: $0\decoded_rs1[4:0] [3:0]
    13/76: $0\is_lui_auipc_jal_jalr_addi_add_sub[0:0]
    14/76: $0\is_alu_reg_reg[0:0]
    15/76: $0\is_alu_reg_imm[0:0]
    16/76: $0\is_beq_bne_blt_bge_bltu_bgeu[0:0]
    17/76: $0\is_sll_srl_sra[0:0]
    18/76: $0\is_sb_sh_sw[0:0]
    19/76: $0\is_jalr_addi_slti_sltiu_xori_ori_andi[0:0]
    20/76: $0\is_slli_srli_srai[0:0]
    21/76: $0\is_lb_lh_lw_lbu_lhu[0:0]
    22/76: $0\compressed_instr[0:0]
    23/76: $0\is_compare[0:0]
    24/76: $0\decoded_imm[31:0]
    25/76: $0\decoded_rs2[4:0]
    26/76: $0\decoded_imm_uj[31:0] [19:12]
    27/76: $0\decoded_rd[4:0]
    28/76: $0\instr_timer[0:0]
    29/76: $0\instr_waitirq[0:0]
    30/76: $0\instr_maskirq[0:0]
    31/76: $0\instr_retirq[0:0]
    32/76: $0\instr_setq[0:0]
    33/76: $0\instr_getq[0:0]
    34/76: $0\instr_ecall_ebreak[0:0]
    35/76: $0\instr_rdinstrh[0:0]
    36/76: $0\instr_rdinstr[0:0]
    37/76: $0\instr_rdcycleh[0:0]
    38/76: $0\instr_rdcycle[0:0]
    39/76: $0\instr_and[0:0]
    40/76: $0\instr_or[0:0]
    41/76: $0\instr_sra[0:0]
    42/76: $0\instr_srl[0:0]
    43/76: $0\instr_xor[0:0]
    44/76: $0\instr_sltu[0:0]
    45/76: $0\instr_slt[0:0]
    46/76: $0\instr_sll[0:0]
    47/76: $0\instr_sub[0:0]
    48/76: $0\instr_add[0:0]
    49/76: $0\instr_srai[0:0]
    50/76: $0\instr_srli[0:0]
    51/76: $0\instr_slli[0:0]
    52/76: $0\instr_andi[0:0]
    53/76: $0\instr_ori[0:0]
    54/76: $0\instr_xori[0:0]
    55/76: $0\instr_sltiu[0:0]
    56/76: $0\instr_slti[0:0]
    57/76: $0\instr_addi[0:0]
    58/76: $0\instr_sw[0:0]
    59/76: $0\instr_sh[0:0]
    60/76: $0\instr_sb[0:0]
    61/76: $0\instr_lhu[0:0]
    62/76: $0\instr_lbu[0:0]
    63/76: $0\instr_lw[0:0]
    64/76: $0\instr_lh[0:0]
    65/76: $0\instr_lb[0:0]
    66/76: $0\instr_bgeu[0:0]
    67/76: $0\instr_bltu[0:0]
    68/76: $0\instr_bge[0:0]
    69/76: $0\instr_blt[0:0]
    70/76: $0\instr_bne[0:0]
    71/76: $0\instr_beq[0:0]
    72/76: $0\instr_jalr[0:0]
    73/76: $0\instr_jal[0:0]
    74/76: $0\instr_auipc[0:0]
    75/76: $0\instr_lui[0:0]
    76/76: $0\pcpi_insn[31:0]
Creating decoders for process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:790$490'.
     1/13: $3\dbg_insn_opcode[31:0]
     2/13: $2\dbg_insn_rd[4:0]
     3/13: $2\dbg_insn_rs2[4:0]
     4/13: $2\dbg_insn_rs1[4:0]
     5/13: $2\dbg_insn_opcode[31:0]
     6/13: $2\dbg_insn_imm[31:0]
     7/13: $2\dbg_ascii_instr[63:0]
     8/13: $1\dbg_insn_rd[4:0]
     9/13: $1\dbg_insn_rs2[4:0]
    10/13: $1\dbg_insn_rs1[4:0]
    11/13: $1\dbg_insn_imm[31:0]
    12/13: $1\dbg_ascii_instr[63:0]
    13/13: $1\dbg_insn_opcode[31:0]
Creating decoders for process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:759$486'.
     1/8: $0\cached_insn_rd[4:0]
     2/8: $0\cached_insn_rs2[4:0]
     3/8: $0\cached_insn_rs1[4:0]
     4/8: $0\cached_insn_opcode[31:0]
     5/8: $0\cached_insn_imm[31:0]
     6/8: $0\cached_ascii_instr[63:0]
     7/8: $0\dbg_valid_insn[0:0]
     8/8: $0\dbg_insn_addr[31:0]
Creating decoders for process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:683$485'.
     1/47: $47\new_ascii_instr[63:0]
     2/47: $46\new_ascii_instr[63:0]
     3/47: $45\new_ascii_instr[63:0]
     4/47: $44\new_ascii_instr[63:0]
     5/47: $43\new_ascii_instr[63:0]
     6/47: $42\new_ascii_instr[63:0]
     7/47: $41\new_ascii_instr[63:0]
     8/47: $40\new_ascii_instr[63:0]
     9/47: $39\new_ascii_instr[63:0]
    10/47: $38\new_ascii_instr[63:0]
    11/47: $37\new_ascii_instr[63:0]
    12/47: $36\new_ascii_instr[63:0]
    13/47: $35\new_ascii_instr[63:0]
    14/47: $34\new_ascii_instr[63:0]
    15/47: $33\new_ascii_instr[63:0]
    16/47: $32\new_ascii_instr[63:0]
    17/47: $31\new_ascii_instr[63:0]
    18/47: $30\new_ascii_instr[63:0]
    19/47: $29\new_ascii_instr[63:0]
    20/47: $28\new_ascii_instr[63:0]
    21/47: $27\new_ascii_instr[63:0]
    22/47: $26\new_ascii_instr[63:0]
    23/47: $25\new_ascii_instr[63:0]
    24/47: $24\new_ascii_instr[63:0]
    25/47: $23\new_ascii_instr[63:0]
    26/47: $22\new_ascii_instr[63:0]
    27/47: $21\new_ascii_instr[63:0]
    28/47: $20\new_ascii_instr[63:0]
    29/47: $19\new_ascii_instr[63:0]
    30/47: $18\new_ascii_instr[63:0]
    31/47: $17\new_ascii_instr[63:0]
    32/47: $16\new_ascii_instr[63:0]
    33/47: $15\new_ascii_instr[63:0]
    34/47: $14\new_ascii_instr[63:0]
    35/47: $13\new_ascii_instr[63:0]
    36/47: $12\new_ascii_instr[63:0]
    37/47: $11\new_ascii_instr[63:0]
    38/47: $10\new_ascii_instr[63:0]
    39/47: $9\new_ascii_instr[63:0]
    40/47: $8\new_ascii_instr[63:0]
    41/47: $7\new_ascii_instr[63:0]
    42/47: $6\new_ascii_instr[63:0]
    43/47: $5\new_ascii_instr[63:0]
    44/47: $4\new_ascii_instr[63:0]
    45/47: $3\new_ascii_instr[63:0]
    46/47: $2\new_ascii_instr[63:0]
    47/47: $1\new_ascii_instr[63:0]
Creating decoders for process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:548$461'.
     1/9: $0\mem_16bit_buffer[15:0]
     2/9: $0\prefetched_high_word[0:0]
     3/9: $0\mem_la_secondword[0:0]
     4/9: $0\mem_state[1:0]
     5/9: $0\mem_wstrb[3:0]
     6/9: $0\mem_wdata[31:0]
     7/9: $0\mem_addr[31:0]
     8/9: $0\mem_instr[0:0]
     9/9: $0\mem_valid[0:0]
Creating decoders for process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1217$990'.
Creating decoders for process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:413$423'.
     1/9: $0\mem_rdata_q[31:0] [31]
     2/9: $0\mem_rdata_q[31:0] [7]
     3/9: $0\mem_rdata_q[31:0] [24:20]
     4/9: $0\mem_rdata_q[31:0] [19:15]
     5/9: $0\mem_rdata_q[31:0] [6:0]
     6/9: $0\mem_rdata_q[31:0] [14:12]
     7/9: $0\mem_rdata_q[31:0] [11:8]
     8/9: $0\mem_rdata_q[31:0] [30:25]
     9/9: $0\next_insn_opcode[31:0]
Creating decoders for process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:384$420'.
     1/5: $3\mem_rdata_word[31:0]
     2/5: $2\mem_rdata_word[31:0]
     3/5: $1\mem_rdata_word[31:0]
     4/5: $1\mem_la_wstrb[3:0]
     5/5: $1\mem_la_wdata[31:0]
Creating decoders for process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:373$415'.
     1/2: $0\last_mem_valid[0:0]
     2/2: $0\mem_la_firstword_reg[0:0]
Creating decoders for process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:308$341'.
     1/2: $1\pcpi_int_rd[31:0]
     2/2: $1\pcpi_int_wr[0:0]
Creating decoders for process `\simpleuart.$proc$rtl/simpleuart.v:109$317'.
     1/4: $0\send_divcnt[31:0]
     2/4: $0\send_dummy[0:0]
     3/4: $0\send_bitcnt[3:0]
     4/4: $0\send_pattern[9:0]
Creating decoders for process `\simpleuart.$proc$rtl/simpleuart.v:66$308'.
     1/5: $0\recv_divcnt[31:0]
     2/5: $0\recv_buf_valid[0:0]
     3/5: $0\recv_buf_data[7:0]
     4/5: $0\recv_pattern[7:0]
     5/5: $0\recv_state[3:0]
Creating decoders for process `\simpleuart.$proc$rtl/simpleuart.v:55$306'.
     1/4: $0\cfg_divider[31:0] [31:24]
     2/4: $0\cfg_divider[31:0] [23:16]
     3/4: $0\cfg_divider[31:0] [15:8]
     4/4: $0\cfg_divider[31:0] [7:0]
Creating decoders for process `\firmsoc.$proc$rtl/firmsoc.v:79$300'.
Creating decoders for process `\firmsoc.$proc$rtl/firmsoc.v:136$283'.
     1/1: $0\iomem_ready[0:0]
Creating decoders for process `\firmsoc.$proc$rtl/firmsoc.v:103$237'.
     1/26: $2$memwr$\ram$rtl/firmsoc.v:110$232_EN[31:0]$275
     2/26: $2$memwr$\ram$rtl/firmsoc.v:110$232_DATA[31:0]$274
     3/26: $2$memwr$\ram$rtl/firmsoc.v:110$232_ADDR[21:0]$273
     4/26: $2$memwr$\ram$rtl/firmsoc.v:109$231_EN[31:0]$272
     5/26: $2$memwr$\ram$rtl/firmsoc.v:109$231_DATA[31:0]$271
     6/26: $2$memwr$\ram$rtl/firmsoc.v:109$231_ADDR[21:0]$270
     7/26: $2$memwr$\ram$rtl/firmsoc.v:108$230_EN[31:0]$269
     8/26: $2$memwr$\ram$rtl/firmsoc.v:108$230_DATA[31:0]$268
     9/26: $2$memwr$\ram$rtl/firmsoc.v:108$230_ADDR[21:0]$267
    10/26: $2$memwr$\ram$rtl/firmsoc.v:107$229_EN[31:0]$266
    11/26: $2$memwr$\ram$rtl/firmsoc.v:107$229_DATA[31:0]$265
    12/26: $2$memwr$\ram$rtl/firmsoc.v:107$229_ADDR[21:0]$264
    13/26: $1$memwr$\ram$rtl/firmsoc.v:110$232_EN[31:0]$263
    14/26: $1$memwr$\ram$rtl/firmsoc.v:110$232_DATA[31:0]$262
    15/26: $1$memwr$\ram$rtl/firmsoc.v:110$232_ADDR[21:0]$261
    16/26: $1$memwr$\ram$rtl/firmsoc.v:109$231_EN[31:0]$260
    17/26: $1$memwr$\ram$rtl/firmsoc.v:109$231_DATA[31:0]$259
    18/26: $1$memwr$\ram$rtl/firmsoc.v:109$231_ADDR[21:0]$258
    19/26: $1$memwr$\ram$rtl/firmsoc.v:108$230_EN[31:0]$257
    20/26: $1$memwr$\ram$rtl/firmsoc.v:108$230_DATA[31:0]$256
    21/26: $1$memwr$\ram$rtl/firmsoc.v:108$230_ADDR[21:0]$255
    22/26: $1$memwr$\ram$rtl/firmsoc.v:107$229_EN[31:0]$254
    23/26: $1$memwr$\ram$rtl/firmsoc.v:107$229_DATA[31:0]$253
    24/26: $1$memwr$\ram$rtl/firmsoc.v:107$229_ADDR[21:0]$252
    25/26: $0\ram_ready[0:0]
    26/26: $0\ram_rdata[31:0]
Creating decoders for process `\firmsoc.$proc$rtl/firmsoc.v:82$234'.

4.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\cpuregs_rs1' from process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1359$806'.
No latch inferred for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\cpuregs_rs2' from process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1359$806'.
No latch inferred for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\decoded_rs' from process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1359$806'.
No latch inferred for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\cpuregs_write' from process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1287$792'.
No latch inferred for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\cpuregs_wrdata' from process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1287$792'.
No latch inferred for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\clear_prefetched_high_word' from process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1273$787'.
No latch inferred for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\alu_out' from process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1227$764'.
No latch inferred for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\alu_out_0' from process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1227$764'.
No latch inferred for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\dbg_ascii_state' from process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1164$752'.
No latch inferred for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\dbg_insn_opcode' from process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:790$490'.
No latch inferred for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\dbg_ascii_instr' from process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:790$490'.
No latch inferred for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\dbg_insn_imm' from process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:790$490'.
No latch inferred for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\dbg_insn_rs1' from process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:790$490'.
No latch inferred for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\dbg_insn_rs2' from process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:790$490'.
No latch inferred for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\dbg_insn_rd' from process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:790$490'.
No latch inferred for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\new_ascii_instr' from process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:683$485'.
No latch inferred for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\alu_add_sub' from process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1217$990'.
No latch inferred for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\alu_shl' from process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1217$990'.
No latch inferred for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\alu_shr' from process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1217$990'.
No latch inferred for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\alu_eq' from process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1217$990'.
No latch inferred for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\alu_ltu' from process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1217$990'.
No latch inferred for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\alu_lts' from process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1217$990'.
No latch inferred for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\mem_la_wdata' from process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:384$420'.
No latch inferred for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\mem_la_wstrb' from process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:384$420'.
No latch inferred for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\mem_rdata_word' from process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:384$420'.
No latch inferred for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\pcpi_int_wr' from process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:308$341'.
No latch inferred for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\pcpi_int_rd' from process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:308$341'.
No latch inferred for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\pcpi_int_wait' from process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:308$341'.
No latch inferred for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\pcpi_int_ready' from process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:308$341'.

4.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\TRELLIS_FF.\Q' using process `\TRELLIS_FF.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:350$227'.
  created $dff cell `$procdff$3996' with positive edge clock.
Creating register for signal `\DPR16X4C.\i' using process `\DPR16X4C.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:0$202'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/bin/../share/yosys/ecp5/cells_sim.v:281$163_EN' using process `\DPR16X4C.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:0$202'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/bin/../share/yosys/ecp5/cells_sim.v:281$164_EN' using process `\DPR16X4C.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:0$202'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/bin/../share/yosys/ecp5/cells_sim.v:281$165_EN' using process `\DPR16X4C.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:0$202'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/bin/../share/yosys/ecp5/cells_sim.v:281$166_EN' using process `\DPR16X4C.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:0$202'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/bin/../share/yosys/ecp5/cells_sim.v:281$167_EN' using process `\DPR16X4C.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:0$202'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/bin/../share/yosys/ecp5/cells_sim.v:281$168_EN' using process `\DPR16X4C.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:0$202'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/bin/../share/yosys/ecp5/cells_sim.v:281$169_EN' using process `\DPR16X4C.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:0$202'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/bin/../share/yosys/ecp5/cells_sim.v:281$170_EN' using process `\DPR16X4C.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:0$202'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/bin/../share/yosys/ecp5/cells_sim.v:281$171_EN' using process `\DPR16X4C.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:0$202'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/bin/../share/yosys/ecp5/cells_sim.v:281$172_EN' using process `\DPR16X4C.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:0$202'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/bin/../share/yosys/ecp5/cells_sim.v:281$173_EN' using process `\DPR16X4C.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:0$202'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/bin/../share/yosys/ecp5/cells_sim.v:281$174_EN' using process `\DPR16X4C.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:0$202'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/bin/../share/yosys/ecp5/cells_sim.v:281$175_EN' using process `\DPR16X4C.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:0$202'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/bin/../share/yosys/ecp5/cells_sim.v:281$176_EN' using process `\DPR16X4C.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:0$202'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/bin/../share/yosys/ecp5/cells_sim.v:281$177_EN' using process `\DPR16X4C.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:0$202'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/bin/../share/yosys/ecp5/cells_sim.v:287$178_ADDR' using process `\DPR16X4C.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:285$179'.
  created $dff cell `$procdff$3997' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/bin/../share/yosys/ecp5/cells_sim.v:287$178_DATA' using process `\DPR16X4C.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:285$179'.
  created $dff cell `$procdff$3998' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/bin/../share/yosys/ecp5/cells_sim.v:287$178_EN' using process `\DPR16X4C.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:285$179'.
  created $dff cell `$procdff$3999' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\i' using process `\TRELLIS_DPR16X4.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:0$145'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/bin/../share/yosys/ecp5/cells_sim.v:207$103_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:0$145'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/bin/../share/yosys/ecp5/cells_sim.v:207$104_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:0$145'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/bin/../share/yosys/ecp5/cells_sim.v:207$105_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:0$145'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/bin/../share/yosys/ecp5/cells_sim.v:207$106_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:0$145'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/bin/../share/yosys/ecp5/cells_sim.v:207$107_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:0$145'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/bin/../share/yosys/ecp5/cells_sim.v:207$108_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:0$145'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/bin/../share/yosys/ecp5/cells_sim.v:207$109_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:0$145'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/bin/../share/yosys/ecp5/cells_sim.v:207$110_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:0$145'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/bin/../share/yosys/ecp5/cells_sim.v:207$111_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:0$145'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/bin/../share/yosys/ecp5/cells_sim.v:207$112_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:0$145'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/bin/../share/yosys/ecp5/cells_sim.v:207$113_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:0$145'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/bin/../share/yosys/ecp5/cells_sim.v:207$114_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:0$145'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/bin/../share/yosys/ecp5/cells_sim.v:207$115_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:0$145'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/bin/../share/yosys/ecp5/cells_sim.v:207$116_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:0$145'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/bin/../share/yosys/ecp5/cells_sim.v:207$117_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:0$145'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/bin/../share/yosys/ecp5/cells_sim.v:207$118_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:0$145'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/bin/../share/yosys/ecp5/cells_sim.v:223$119_ADDR' using process `\TRELLIS_DPR16X4.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:221$121'.
  created $dff cell `$procdff$4000' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/bin/../share/yosys/ecp5/cells_sim.v:223$119_DATA' using process `\TRELLIS_DPR16X4.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:221$121'.
  created $dff cell `$procdff$4001' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/bin/../share/yosys/ecp5/cells_sim.v:223$119_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:221$121'.
  created $dff cell `$procdff$4002' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\muxwre' using process `\TRELLIS_DPR16X4.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:213$120'.
  created direct connection (no actual register cell created).
Creating register for signal `\picosoc_regs.$memwr$\regs$rtl/firmsoc.v:207$1001_ADDR' using process `\picosoc_regs.$proc$rtl/firmsoc.v:206$1002'.
  created $dff cell `$procdff$4003' with positive edge clock.
Creating register for signal `\picosoc_regs.$memwr$\regs$rtl/firmsoc.v:207$1001_DATA' using process `\picosoc_regs.$proc$rtl/firmsoc.v:206$1002'.
  created $dff cell `$procdff$4004' with positive edge clock.
Creating register for signal `\picosoc_regs.$memwr$\regs$rtl/firmsoc.v:207$1001_EN' using process `\picosoc_regs.$proc$rtl/firmsoc.v:206$1002'.
  created $dff cell `$procdff$4005' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\trap' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4006' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\pcpi_valid' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4007' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\eoi' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4008' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\trace_valid' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4009' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\trace_data' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4010' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\count_cycle' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4011' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\count_instr' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4012' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\reg_pc' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4013' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\reg_next_pc' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4014' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\reg_op1' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4015' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\reg_op2' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4016' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\reg_out' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4017' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\reg_sh' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4018' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\irq_delay' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4019' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\irq_active' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4020' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\irq_mask' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4021' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\irq_pending' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4022' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\timer' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4023' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\mem_wordsize' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4024' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\mem_do_prefetch' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4025' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\mem_do_rinst' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4026' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\mem_do_rdata' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4027' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\mem_do_wdata' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4028' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\decoder_trigger' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4029' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\decoder_trigger_q' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4030' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\decoder_pseudo_trigger' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4031' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\decoder_pseudo_trigger_q' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4032' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\dbg_rs1val' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4033' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\dbg_rs2val' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4034' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\dbg_rs1val_valid' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4035' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\dbg_rs2val_valid' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4036' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\cpu_state' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4037' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\irq_state' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4038' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\set_mem_do_rinst' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4039' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\set_mem_do_rdata' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4040' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\set_mem_do_wdata' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4041' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\latched_store' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4042' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\latched_stalu' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4043' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\latched_branch' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4044' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\latched_compr' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4045' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\latched_trace' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4046' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\latched_is_lu' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4047' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\latched_is_lh' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4048' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\latched_is_lb' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4049' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\latched_rd' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4050' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\current_pc' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4051' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\pcpi_timeout' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4052' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\next_irq_pending' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4053' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\do_waitirq' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4054' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\alu_out_q' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4055' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\alu_out_0_q' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4056' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\alu_wait' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4057' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\alu_wait_2' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
  created $dff cell `$procdff$4058' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\clear_prefetched_high_word_q' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1271$786'.
  created $dff cell `$procdff$4059' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\pcpi_insn' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4060' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_lui' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4061' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_auipc' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4062' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_jal' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4063' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_jalr' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4064' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_beq' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4065' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_bne' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4066' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_blt' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4067' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_bge' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4068' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_bltu' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4069' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_bgeu' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4070' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_lb' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4071' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_lh' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4072' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_lw' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4073' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_lbu' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4074' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_lhu' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4075' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_sb' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4076' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_sh' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4077' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_sw' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4078' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_addi' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4079' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_slti' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4080' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_sltiu' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4081' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_xori' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4082' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_ori' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4083' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_andi' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4084' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_slli' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4085' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_srli' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4086' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_srai' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4087' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_add' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4088' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_sub' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4089' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_sll' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4090' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_slt' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4091' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_sltu' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4092' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_xor' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4093' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_srl' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4094' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_sra' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4095' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_or' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4096' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_and' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4097' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_rdcycle' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4098' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_rdcycleh' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4099' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_rdinstr' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4100' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_rdinstrh' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4101' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_ecall_ebreak' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4102' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_getq' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4103' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_setq' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4104' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_retirq' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4105' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_maskirq' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4106' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_waitirq' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4107' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\instr_timer' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4108' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\decoded_rd' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4109' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\decoded_rs1' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4110' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\decoded_rs2' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4111' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\decoded_imm' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4112' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\decoded_imm_uj' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4113' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\compressed_instr' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4114' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\is_lui_auipc_jal' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4115' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\is_lb_lh_lw_lbu_lhu' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4116' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\is_slli_srli_srai' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4117' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\is_jalr_addi_slti_sltiu_xori_ori_andi' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4118' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\is_sb_sh_sw' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4119' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\is_sll_srl_sra' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4120' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\is_lui_auipc_jal_jalr_addi_add_sub' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4121' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\is_slti_blt_slt' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4122' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\is_sltiu_bltu_sltu' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4123' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\is_beq_bne_blt_bge_bltu_bgeu' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4124' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\is_lbu_lhu_lw' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4125' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\is_alu_reg_imm' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4126' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\is_alu_reg_reg' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4127' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\is_compare' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
  created $dff cell `$procdff$4128' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\dbg_insn_addr' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:759$486'.
  created $dff cell `$procdff$4129' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\q_ascii_instr' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:759$486'.
  created $dff cell `$procdff$4130' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\q_insn_imm' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:759$486'.
  created $dff cell `$procdff$4131' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\q_insn_opcode' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:759$486'.
  created $dff cell `$procdff$4132' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\q_insn_rs1' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:759$486'.
  created $dff cell `$procdff$4133' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\q_insn_rs2' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:759$486'.
  created $dff cell `$procdff$4134' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\q_insn_rd' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:759$486'.
  created $dff cell `$procdff$4135' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\dbg_next' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:759$486'.
  created $dff cell `$procdff$4136' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\dbg_valid_insn' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:759$486'.
  created $dff cell `$procdff$4137' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\cached_ascii_instr' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:759$486'.
  created $dff cell `$procdff$4138' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\cached_insn_imm' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:759$486'.
  created $dff cell `$procdff$4139' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\cached_insn_opcode' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:759$486'.
  created $dff cell `$procdff$4140' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\cached_insn_rs1' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:759$486'.
  created $dff cell `$procdff$4141' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\cached_insn_rs2' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:759$486'.
  created $dff cell `$procdff$4142' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\cached_insn_rd' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:759$486'.
  created $dff cell `$procdff$4143' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\mem_valid' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:548$461'.
  created $dff cell `$procdff$4144' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\mem_instr' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:548$461'.
  created $dff cell `$procdff$4145' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\mem_addr' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:548$461'.
  created $dff cell `$procdff$4146' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\mem_wdata' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:548$461'.
  created $dff cell `$procdff$4147' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\mem_wstrb' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:548$461'.
  created $dff cell `$procdff$4148' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\mem_state' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:548$461'.
  created $dff cell `$procdff$4149' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\mem_la_secondword' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:548$461'.
  created $dff cell `$procdff$4150' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\prefetched_high_word' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:548$461'.
  created $dff cell `$procdff$4151' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\mem_16bit_buffer' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:548$461'.
  created $dff cell `$procdff$4152' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\next_insn_opcode' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:413$423'.
  created $dff cell `$procdff$4153' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\mem_rdata_q' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:413$423'.
  created $dff cell `$procdff$4154' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\mem_la_firstword_reg' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:373$415'.
  created $dff cell `$procdff$4155' with positive edge clock.
Creating register for signal `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.\last_mem_valid' using process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:373$415'.
  created $dff cell `$procdff$4156' with positive edge clock.
Creating register for signal `\simpleuart.\send_pattern' using process `\simpleuart.$proc$rtl/simpleuart.v:109$317'.
  created $dff cell `$procdff$4157' with positive edge clock.
Creating register for signal `\simpleuart.\send_bitcnt' using process `\simpleuart.$proc$rtl/simpleuart.v:109$317'.
  created $dff cell `$procdff$4158' with positive edge clock.
Creating register for signal `\simpleuart.\send_divcnt' using process `\simpleuart.$proc$rtl/simpleuart.v:109$317'.
  created $dff cell `$procdff$4159' with positive edge clock.
Creating register for signal `\simpleuart.\send_dummy' using process `\simpleuart.$proc$rtl/simpleuart.v:109$317'.
  created $dff cell `$procdff$4160' with positive edge clock.
Creating register for signal `\simpleuart.\recv_state' using process `\simpleuart.$proc$rtl/simpleuart.v:66$308'.
  created $dff cell `$procdff$4161' with positive edge clock.
Creating register for signal `\simpleuart.\recv_divcnt' using process `\simpleuart.$proc$rtl/simpleuart.v:66$308'.
  created $dff cell `$procdff$4162' with positive edge clock.
Creating register for signal `\simpleuart.\recv_pattern' using process `\simpleuart.$proc$rtl/simpleuart.v:66$308'.
  created $dff cell `$procdff$4163' with positive edge clock.
Creating register for signal `\simpleuart.\recv_buf_data' using process `\simpleuart.$proc$rtl/simpleuart.v:66$308'.
  created $dff cell `$procdff$4164' with positive edge clock.
Creating register for signal `\simpleuart.\recv_buf_valid' using process `\simpleuart.$proc$rtl/simpleuart.v:66$308'.
  created $dff cell `$procdff$4165' with positive edge clock.
Creating register for signal `\simpleuart.\cfg_divider' using process `\simpleuart.$proc$rtl/simpleuart.v:55$306'.
  created $dff cell `$procdff$4166' with positive edge clock.
Creating register for signal `\firmsoc.\iomem_ready' using process `\firmsoc.$proc$rtl/firmsoc.v:136$283'.
  created $dff cell `$procdff$4167' with positive edge clock.
Creating register for signal `\firmsoc.\ram_rdata' using process `\firmsoc.$proc$rtl/firmsoc.v:103$237'.
  created $dff cell `$procdff$4168' with positive edge clock.
Creating register for signal `\firmsoc.\ram_ready' using process `\firmsoc.$proc$rtl/firmsoc.v:103$237'.
  created $dff cell `$procdff$4169' with positive edge clock.
Creating register for signal `\firmsoc.$memwr$\ram$rtl/firmsoc.v:107$229_ADDR' using process `\firmsoc.$proc$rtl/firmsoc.v:103$237'.
  created $dff cell `$procdff$4170' with positive edge clock.
Creating register for signal `\firmsoc.$memwr$\ram$rtl/firmsoc.v:107$229_DATA' using process `\firmsoc.$proc$rtl/firmsoc.v:103$237'.
  created $dff cell `$procdff$4171' with positive edge clock.
Creating register for signal `\firmsoc.$memwr$\ram$rtl/firmsoc.v:107$229_EN' using process `\firmsoc.$proc$rtl/firmsoc.v:103$237'.
  created $dff cell `$procdff$4172' with positive edge clock.
Creating register for signal `\firmsoc.$memwr$\ram$rtl/firmsoc.v:108$230_ADDR' using process `\firmsoc.$proc$rtl/firmsoc.v:103$237'.
  created $dff cell `$procdff$4173' with positive edge clock.
Creating register for signal `\firmsoc.$memwr$\ram$rtl/firmsoc.v:108$230_DATA' using process `\firmsoc.$proc$rtl/firmsoc.v:103$237'.
  created $dff cell `$procdff$4174' with positive edge clock.
Creating register for signal `\firmsoc.$memwr$\ram$rtl/firmsoc.v:108$230_EN' using process `\firmsoc.$proc$rtl/firmsoc.v:103$237'.
  created $dff cell `$procdff$4175' with positive edge clock.
Creating register for signal `\firmsoc.$memwr$\ram$rtl/firmsoc.v:109$231_ADDR' using process `\firmsoc.$proc$rtl/firmsoc.v:103$237'.
  created $dff cell `$procdff$4176' with positive edge clock.
Creating register for signal `\firmsoc.$memwr$\ram$rtl/firmsoc.v:109$231_DATA' using process `\firmsoc.$proc$rtl/firmsoc.v:103$237'.
  created $dff cell `$procdff$4177' with positive edge clock.
Creating register for signal `\firmsoc.$memwr$\ram$rtl/firmsoc.v:109$231_EN' using process `\firmsoc.$proc$rtl/firmsoc.v:103$237'.
  created $dff cell `$procdff$4178' with positive edge clock.
Creating register for signal `\firmsoc.$memwr$\ram$rtl/firmsoc.v:110$232_ADDR' using process `\firmsoc.$proc$rtl/firmsoc.v:103$237'.
  created $dff cell `$procdff$4179' with positive edge clock.
Creating register for signal `\firmsoc.$memwr$\ram$rtl/firmsoc.v:110$232_DATA' using process `\firmsoc.$proc$rtl/firmsoc.v:103$237'.
  created $dff cell `$procdff$4180' with positive edge clock.
Creating register for signal `\firmsoc.$memwr$\ram$rtl/firmsoc.v:110$232_EN' using process `\firmsoc.$proc$rtl/firmsoc.v:103$237'.
  created $dff cell `$procdff$4181' with positive edge clock.
Creating register for signal `\firmsoc.\reset_cnt' using process `\firmsoc.$proc$rtl/firmsoc.v:82$234'.
  created $dff cell `$procdff$4182' with positive edge clock.

4.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `TRELLIS_FF.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:0$228'.
Found and cleaned up 2 empty switches in `\TRELLIS_FF.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:350$227'.
Removing empty process `TRELLIS_FF.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:350$227'.
Removing empty process `DPR16X4C.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:0$202'.
Found and cleaned up 1 empty switch in `\DPR16X4C.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:285$179'.
Removing empty process `TRELLIS_DPR16X4.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:0$145'.
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:221$121'.
Removing empty process `TRELLIS_DPR16X4.$proc$/usr/bin/../share/yosys/ecp5/cells_sim.v:213$120'.
Found and cleaned up 1 empty switch in `\picosoc_regs.$proc$rtl/firmsoc.v:206$1002'.
Removing empty process `picosoc_regs.$proc$rtl/firmsoc.v:206$1002'.
Found and cleaned up 54 empty switches in `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
Removing empty process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1374$820'.
Removing empty process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1359$806'.
Found and cleaned up 2 empty switches in `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1287$792'.
Removing empty process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1287$792'.
Found and cleaned up 2 empty switches in `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1273$787'.
Removing empty process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1273$787'.
Removing empty process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1271$786'.
Found and cleaned up 2 empty switches in `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1227$764'.
Removing empty process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1227$764'.
Found and cleaned up 8 empty switches in `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1164$752'.
Removing empty process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1164$752'.
Found and cleaned up 22 empty switches in `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
Removing empty process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:839$492'.
Found and cleaned up 3 empty switches in `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:790$490'.
Removing empty process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:790$490'.
Found and cleaned up 5 empty switches in `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:759$486'.
Removing empty process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:759$486'.
Found and cleaned up 47 empty switches in `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:683$485'.
Removing empty process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:683$485'.
Found and cleaned up 16 empty switches in `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:548$461'.
Removing empty process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:548$461'.
Removing empty process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:1217$990'.
Found and cleaned up 19 empty switches in `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:413$423'.
Removing empty process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:413$423'.
Found and cleaned up 3 empty switches in `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:384$420'.
Removing empty process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:384$420'.
Found and cleaned up 2 empty switches in `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:373$415'.
Removing empty process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:373$415'.
Found and cleaned up 1 empty switch in `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:308$341'.
Removing empty process `$paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.$proc$rtl/picorv32.v:308$341'.
Found and cleaned up 5 empty switches in `\simpleuart.$proc$rtl/simpleuart.v:109$317'.
Removing empty process `simpleuart.$proc$rtl/simpleuart.v:109$317'.
Found and cleaned up 7 empty switches in `\simpleuart.$proc$rtl/simpleuart.v:66$308'.
Removing empty process `simpleuart.$proc$rtl/simpleuart.v:66$308'.
Found and cleaned up 5 empty switches in `\simpleuart.$proc$rtl/simpleuart.v:55$306'.
Removing empty process `simpleuart.$proc$rtl/simpleuart.v:55$306'.
Removing empty process `firmsoc.$proc$rtl/firmsoc.v:79$300'.
Found and cleaned up 1 empty switch in `\firmsoc.$proc$rtl/firmsoc.v:136$283'.
Removing empty process `firmsoc.$proc$rtl/firmsoc.v:136$283'.
Found and cleaned up 5 empty switches in `\firmsoc.$proc$rtl/firmsoc.v:103$237'.
Removing empty process `firmsoc.$proc$rtl/firmsoc.v:103$237'.
Removing empty process `firmsoc.$proc$rtl/firmsoc.v:82$234'.
Cleaned up 214 empty switches.

4.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module picosoc_regs.
Optimizing module $paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.
<suppressed ~820 debug messages>
Optimizing module simpleuart.
<suppressed ~17 debug messages>
Optimizing module firmsoc.
<suppressed ~1 debug messages>

4.6. Executing FLATTEN pass (flatten design).
Deleting now unused module picosoc_regs.
Deleting now unused module $paramod$afc5482a2b18b314542122864de5b57ff915b87d\picorv32.
Deleting now unused module simpleuart.
<suppressed ~3 debug messages>

4.7. Executing TRIBUF pass.

4.8. Executing DEMINOUT pass (demote inout ports to input or output).

4.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module firmsoc.
<suppressed ~3 debug messages>

4.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \firmsoc..
Removed 750 unused cells and 2380 unused wires.
<suppressed ~821 debug messages>

4.11. Executing CHECK pass (checking for obvious problems).
Checking module firmsoc...
Found and reported 0 problems.

4.12. Executing OPT pass (performing simple optimizations).

4.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module firmsoc.

4.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\firmsoc'.
<suppressed ~630 debug messages>
Removed a total of 210 cells.

4.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \firmsoc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\cpu.$procmux$1047.
    dead port 2/2 on $mux $flatten\cpu.$procmux$1057.
    dead port 2/2 on $mux $flatten\cpu.$procmux$1059.
    dead port 2/2 on $mux $flatten\cpu.$procmux$1065.
    dead port 2/2 on $mux $flatten\cpu.$procmux$1072.
    dead port 2/2 on $mux $flatten\cpu.$procmux$1074.
    dead port 2/2 on $mux $flatten\cpu.$procmux$1080.
    dead port 2/2 on $mux $flatten\cpu.$procmux$1095.
    dead port 2/2 on $mux $flatten\cpu.$procmux$1101.
    dead port 2/2 on $mux $flatten\cpu.$procmux$1104.
    dead port 2/2 on $mux $flatten\cpu.$procmux$1116.
    dead port 2/2 on $mux $flatten\cpu.$procmux$1123.
    dead port 2/2 on $mux $flatten\cpu.$procmux$1126.
    dead port 2/2 on $mux $flatten\cpu.$procmux$1139.
    dead port 2/2 on $mux $flatten\cpu.$procmux$1151.
    dead port 2/2 on $mux $flatten\cpu.$procmux$1154.
    dead port 2/2 on $mux $flatten\cpu.$procmux$1163.
    dead port 2/2 on $mux $flatten\cpu.$procmux$1166.
    dead port 2/2 on $mux $flatten\cpu.$procmux$1174.
    dead port 2/2 on $mux $flatten\cpu.$procmux$1176.
    dead port 2/2 on $mux $flatten\cpu.$procmux$1179.
    dead port 2/2 on $mux $flatten\cpu.$procmux$1240.
    dead port 2/2 on $mux $flatten\cpu.$procmux$1242.
    dead port 2/2 on $mux $flatten\cpu.$procmux$1245.
    dead port 2/2 on $mux $flatten\cpu.$procmux$1327.
    dead port 2/2 on $mux $flatten\cpu.$procmux$1332.
    dead port 2/2 on $mux $flatten\cpu.$procmux$1335.
    dead port 2/2 on $mux $flatten\cpu.$procmux$1374.
    dead port 2/2 on $mux $flatten\cpu.$procmux$1377.
    dead port 1/3 on $pmux $flatten\cpu.$procmux$1388.
    dead port 2/2 on $mux $flatten\cpu.$procmux$1420.
    dead port 2/2 on $mux $flatten\cpu.$procmux$1433.
    dead port 2/2 on $mux $flatten\cpu.$procmux$1446.
    dead port 2/2 on $mux $flatten\cpu.$procmux$1485.
    dead port 1/7 on $pmux $flatten\cpu.$procmux$1682.
    dead port 2/7 on $pmux $flatten\cpu.$procmux$1682.
    dead port 3/7 on $pmux $flatten\cpu.$procmux$1682.
    dead port 4/7 on $pmux $flatten\cpu.$procmux$1682.
    dead port 5/7 on $pmux $flatten\cpu.$procmux$1682.
    dead port 4/12 on $pmux $flatten\cpu.$procmux$1722.
    dead port 5/12 on $pmux $flatten\cpu.$procmux$1722.
    dead port 6/12 on $pmux $flatten\cpu.$procmux$1722.
    dead port 7/12 on $pmux $flatten\cpu.$procmux$1722.
    dead port 8/12 on $pmux $flatten\cpu.$procmux$1722.
    dead port 1/7 on $pmux $flatten\cpu.$procmux$1927.
    dead port 2/7 on $pmux $flatten\cpu.$procmux$1927.
    dead port 3/7 on $pmux $flatten\cpu.$procmux$1927.
    dead port 4/7 on $pmux $flatten\cpu.$procmux$1927.
    dead port 5/7 on $pmux $flatten\cpu.$procmux$1927.
    dead port 3/4 on $pmux $flatten\cpu.$procmux$1991.
    dead port 1/2 on $mux $flatten\cpu.$procmux$1998.
    dead port 2/2 on $mux $flatten\cpu.$procmux$1998.
    dead port 4/12 on $pmux $flatten\cpu.$procmux$2010.
    dead port 5/12 on $pmux $flatten\cpu.$procmux$2010.
    dead port 6/12 on $pmux $flatten\cpu.$procmux$2010.
    dead port 7/12 on $pmux $flatten\cpu.$procmux$2010.
    dead port 8/12 on $pmux $flatten\cpu.$procmux$2010.
    dead port 3/4 on $pmux $flatten\cpu.$procmux$2192.
    dead port 4/12 on $pmux $flatten\cpu.$procmux$2208.
    dead port 5/12 on $pmux $flatten\cpu.$procmux$2208.
    dead port 6/12 on $pmux $flatten\cpu.$procmux$2208.
    dead port 7/12 on $pmux $flatten\cpu.$procmux$2208.
    dead port 8/12 on $pmux $flatten\cpu.$procmux$2208.
    dead port 4/12 on $pmux $flatten\cpu.$procmux$2392.
    dead port 5/12 on $pmux $flatten\cpu.$procmux$2392.
    dead port 6/12 on $pmux $flatten\cpu.$procmux$2392.
    dead port 7/12 on $pmux $flatten\cpu.$procmux$2392.
    dead port 8/12 on $pmux $flatten\cpu.$procmux$2392.
    dead port 1/9 on $pmux $flatten\cpu.$procmux$2445.
    dead port 2/9 on $pmux $flatten\cpu.$procmux$2445.
    dead port 3/9 on $pmux $flatten\cpu.$procmux$2445.
    dead port 4/9 on $pmux $flatten\cpu.$procmux$2445.
    dead port 5/9 on $pmux $flatten\cpu.$procmux$2445.
    dead port 1/5 on $pmux $flatten\cpu.$procmux$2562.
    dead port 2/5 on $pmux $flatten\cpu.$procmux$2562.
    dead port 2/2 on $mux $flatten\cpu.$procmux$2567.
    dead port 1/5 on $pmux $flatten\cpu.$procmux$2571.
    dead port 2/5 on $pmux $flatten\cpu.$procmux$2571.
    dead port 2/2 on $mux $flatten\cpu.$procmux$2576.
    dead port 1/8 on $pmux $flatten\cpu.$procmux$2591.
    dead port 2/8 on $pmux $flatten\cpu.$procmux$2591.
    dead port 2/2 on $mux $flatten\cpu.$procmux$3722.
    dead port 2/2 on $mux $flatten\cpu.$procmux$3729.
    dead port 2/2 on $mux $procmux$3886.
    dead port 2/2 on $mux $procmux$3892.
    dead port 2/2 on $mux $procmux$3898.
    dead port 2/2 on $mux $procmux$3904.
    dead port 2/2 on $mux $procmux$3910.
    dead port 2/2 on $mux $procmux$3916.
    dead port 2/2 on $mux $procmux$3922.
    dead port 2/2 on $mux $procmux$3928.
    dead port 2/2 on $mux $procmux$3934.
    dead port 2/2 on $mux $procmux$3940.
    dead port 2/2 on $mux $procmux$3946.
    dead port 2/2 on $mux $procmux$3952.
Removed 95 multiplexer ports.
<suppressed ~173 debug messages>

4.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \firmsoc.
    New ctrl vector for $pmux cell $flatten\cpu.$procmux$1129: $auto$opt_reduce.cc:134:opt_pmux$4189
    New ctrl vector for $pmux cell $flatten\cpu.$procmux$1410: { $flatten\cpu.$procmux$1124_CMP $auto$opt_reduce.cc:134:opt_pmux$4191 }
    New ctrl vector for $pmux cell $flatten\cpu.$procmux$1423: { $auto$opt_reduce.cc:134:opt_pmux$4193 $flatten\cpu.$procmux$1102_CMP }
    New ctrl vector for $pmux cell $flatten\cpu.$procmux$1436: { $flatten\cpu.$procmux$1133_CMP $auto$opt_reduce.cc:134:opt_pmux$4195 }
    New ctrl vector for $pmux cell $flatten\cpu.$procmux$1662: { $flatten\cpu.$procmux$1113_CMP $flatten\cpu.$procmux$1133_CMP $flatten\cpu.$procmux$1132_CMP $flatten\cpu.$procmux$1102_CMP }
    New ctrl vector for $pmux cell $flatten\cpu.$procmux$1722: { \cpu.is_slli_srli_srai $auto$opt_reduce.cc:134:opt_pmux$4197 }
    New ctrl vector for $pmux cell $flatten\cpu.$procmux$1764: { $flatten\cpu.$eq$rtl/picorv32.v:1291$793_Y $flatten\cpu.$procmux$1133_CMP }
    New ctrl vector for $pmux cell $flatten\cpu.$procmux$1861: { $flatten\cpu.$eq$rtl/picorv32.v:1291$793_Y $flatten\cpu.$procmux$1133_CMP }
    New ctrl vector for $pmux cell $flatten\cpu.$procmux$1904: { $flatten\cpu.$eq$rtl/picorv32.v:1291$793_Y $flatten\cpu.$procmux$1113_CMP $flatten\cpu.$procmux$1133_CMP $auto$opt_reduce.cc:134:opt_pmux$4199 }
    New ctrl vector for $pmux cell $flatten\cpu.$procmux$2010: { \cpu.instr_trap \cpu.is_rdcycle_rdcycleh_rdinstr_rdinstrh $flatten\cpu.$logic_and$rtl/picorv32.v:1674$899_Y \cpu.is_slli_srli_srai $auto$opt_reduce.cc:134:opt_pmux$4201 }
    New ctrl vector for $pmux cell $flatten\cpu.$procmux$2182: { $flatten\cpu.$eq$rtl/picorv32.v:1291$793_Y $flatten\cpu.$procmux$1113_CMP $flatten\cpu.$procmux$1112_CMP $flatten\cpu.$procmux$1132_CMP }
    New ctrl vector for $pmux cell $flatten\cpu.$procmux$2208: { $flatten\cpu.$logic_and$rtl/picorv32.v:1674$899_Y $auto$opt_reduce.cc:134:opt_pmux$4205 $auto$opt_reduce.cc:134:opt_pmux$4203 }
    New ctrl vector for $pmux cell $flatten\cpu.$procmux$2392: { $auto$opt_reduce.cc:134:opt_pmux$4209 $auto$opt_reduce.cc:134:opt_pmux$4207 }
    New ctrl vector for $pmux cell $flatten\cpu.$procmux$2445: { $auto$opt_reduce.cc:134:opt_pmux$4211 \cpu.is_lui_auipc_jal }
    New ctrl vector for $pmux cell $flatten\cpu.$procmux$2562: $auto$opt_reduce.cc:134:opt_pmux$4213
    Consolidated identical input bits for $mux cell $flatten\cpu.\cpuregs.$procmux$1035:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\cpu.\cpuregs.$0$memwr$\regs$rtl/firmsoc.v:207$1001_EN[31:0]$1005
      New ports: A=1'0, B=1'1, Y=$flatten\cpu.\cpuregs.$0$memwr$\regs$rtl/firmsoc.v:207$1001_EN[31:0]$1005 [0]
      New connections: $flatten\cpu.\cpuregs.$0$memwr$\regs$rtl/firmsoc.v:207$1001_EN[31:0]$1005 [31:1] = { $flatten\cpu.\cpuregs.$0$memwr$\regs$rtl/firmsoc.v:207$1001_EN[31:0]$1005 [0] $flatten\cpu.\cpuregs.$0$memwr$\regs$rtl/firmsoc.v:207$1001_EN[31:0]$1005 [0] $flatten\cpu.\cpuregs.$0$memwr$\regs$rtl/firmsoc.v:207$1001_EN[31:0]$1005 [0] $flatten\cpu.\cpuregs.$0$memwr$\regs$rtl/firmsoc.v:207$1001_EN[31:0]$1005 [0] $flatten\cpu.\cpuregs.$0$memwr$\regs$rtl/firmsoc.v:207$1001_EN[31:0]$1005 [0] $flatten\cpu.\cpuregs.$0$memwr$\regs$rtl/firmsoc.v:207$1001_EN[31:0]$1005 [0] $flatten\cpu.\cpuregs.$0$memwr$\regs$rtl/firmsoc.v:207$1001_EN[31:0]$1005 [0] $flatten\cpu.\cpuregs.$0$memwr$\regs$rtl/firmsoc.v:207$1001_EN[31:0]$1005 [0] $flatten\cpu.\cpuregs.$0$memwr$\regs$rtl/firmsoc.v:207$1001_EN[31:0]$1005 [0] $flatten\cpu.\cpuregs.$0$memwr$\regs$rtl/firmsoc.v:207$1001_EN[31:0]$1005 [0] $flatten\cpu.\cpuregs.$0$memwr$\regs$rtl/firmsoc.v:207$1001_EN[31:0]$1005 [0] $flatten\cpu.\cpuregs.$0$memwr$\regs$rtl/firmsoc.v:207$1001_EN[31:0]$1005 [0] $flatten\cpu.\cpuregs.$0$memwr$\regs$rtl/firmsoc.v:207$1001_EN[31:0]$1005 [0] $flatten\cpu.\cpuregs.$0$memwr$\regs$rtl/firmsoc.v:207$1001_EN[31:0]$1005 [0] $flatten\cpu.\cpuregs.$0$memwr$\regs$rtl/firmsoc.v:207$1001_EN[31:0]$1005 [0] $flatten\cpu.\cpuregs.$0$memwr$\regs$rtl/firmsoc.v:207$1001_EN[31:0]$1005 [0] $flatten\cpu.\cpuregs.$0$memwr$\regs$rtl/firmsoc.v:207$1001_EN[31:0]$1005 [0] $flatten\cpu.\cpuregs.$0$memwr$\regs$rtl/firmsoc.v:207$1001_EN[31:0]$1005 [0] $flatten\cpu.\cpuregs.$0$memwr$\regs$rtl/firmsoc.v:207$1001_EN[31:0]$1005 [0] $flatten\cpu.\cpuregs.$0$memwr$\regs$rtl/firmsoc.v:207$1001_EN[31:0]$1005 [0] $flatten\cpu.\cpuregs.$0$memwr$\regs$rtl/firmsoc.v:207$1001_EN[31:0]$1005 [0] $flatten\cpu.\cpuregs.$0$memwr$\regs$rtl/firmsoc.v:207$1001_EN[31:0]$1005 [0] $flatten\cpu.\cpuregs.$0$memwr$\regs$rtl/firmsoc.v:207$1001_EN[31:0]$1005 [0] $flatten\cpu.\cpuregs.$0$memwr$\regs$rtl/firmsoc.v:207$1001_EN[31:0]$1005 [0] $flatten\cpu.\cpuregs.$0$memwr$\regs$rtl/firmsoc.v:207$1001_EN[31:0]$1005 [0] $flatten\cpu.\cpuregs.$0$memwr$\regs$rtl/firmsoc.v:207$1001_EN[31:0]$1005 [0] $flatten\cpu.\cpuregs.$0$memwr$\regs$rtl/firmsoc.v:207$1001_EN[31:0]$1005 [0] $flatten\cpu.\cpuregs.$0$memwr$\regs$rtl/firmsoc.v:207$1001_EN[31:0]$1005 [0] $flatten\cpu.\cpuregs.$0$memwr$\regs$rtl/firmsoc.v:207$1001_EN[31:0]$1005 [0] $flatten\cpu.\cpuregs.$0$memwr$\regs$rtl/firmsoc.v:207$1001_EN[31:0]$1005 [0] $flatten\cpu.\cpuregs.$0$memwr$\regs$rtl/firmsoc.v:207$1001_EN[31:0]$1005 [0] }
    New ctrl vector for $pmux cell $flatten\simpleuart.$procmux$3837: $auto$opt_reduce.cc:134:opt_pmux$4215
    Consolidated identical input bits for $mux cell $procmux$3884:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$procmux$3884_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3884_Y [24]
      New connections: { $procmux$3884_Y [31:25] $procmux$3884_Y [23:0] } = { $procmux$3884_Y [24] $procmux$3884_Y [24] $procmux$3884_Y [24] $procmux$3884_Y [24] $procmux$3884_Y [24] $procmux$3884_Y [24] $procmux$3884_Y [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$3902:
      Old ports: A=0, B=16711680, Y=$procmux$3902_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3902_Y [16]
      New connections: { $procmux$3902_Y [31:17] $procmux$3902_Y [15:0] } = { 8'00000000 $procmux$3902_Y [16] $procmux$3902_Y [16] $procmux$3902_Y [16] $procmux$3902_Y [16] $procmux$3902_Y [16] $procmux$3902_Y [16] $procmux$3902_Y [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$3920:
      Old ports: A=0, B=65280, Y=$procmux$3920_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3920_Y [8]
      New connections: { $procmux$3920_Y [31:9] $procmux$3920_Y [7:0] } = { 16'0000000000000000 $procmux$3920_Y [8] $procmux$3920_Y [8] $procmux$3920_Y [8] $procmux$3920_Y [8] $procmux$3920_Y [8] $procmux$3920_Y [8] $procmux$3920_Y [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$3938:
      Old ports: A=0, B=255, Y=$procmux$3938_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3938_Y [0]
      New connections: $procmux$3938_Y [31:1] = { 24'000000000000000000000000 $procmux$3938_Y [0] $procmux$3938_Y [0] $procmux$3938_Y [0] $procmux$3938_Y [0] $procmux$3938_Y [0] $procmux$3938_Y [0] $procmux$3938_Y [0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$4196: { \cpu.instr_rdcycle \cpu.instr_rdcycleh \cpu.instr_rdinstr \cpu.instr_rdinstrh \cpu.instr_trap \cpu.is_lui_auipc_jal \cpu.is_jalr_addi_slti_sltiu_xori_ori_andi $flatten\cpu.$logic_and$rtl/picorv32.v:1674$899_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$4204: { \cpu.instr_rdcycle \cpu.instr_rdcycleh \cpu.instr_rdinstr \cpu.instr_rdinstrh \cpu.instr_trap \cpu.is_slli_srli_srai }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$4208: { \cpu.instr_rdcycle \cpu.instr_rdcycleh \cpu.instr_rdinstr \cpu.instr_rdinstrh \cpu.instr_trap \cpu.is_slli_srli_srai $flatten\cpu.$logic_and$rtl/picorv32.v:1674$899_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$4210: { \cpu.instr_rdcycle \cpu.instr_rdcycleh \cpu.instr_rdinstr \cpu.instr_rdinstrh \cpu.instr_trap }
  Optimizing cells in module \firmsoc.
    Consolidated identical input bits for $mux cell $procmux$3955:
      Old ports: A=0, B=$2$memwr$\ram$rtl/firmsoc.v:110$232_EN[31:0]$275, Y=$0$memwr$\ram$rtl/firmsoc.v:110$232_EN[31:0]$249
      New ports: A=1'0, B=$procmux$3884_Y [24], Y=$0$memwr$\ram$rtl/firmsoc.v:110$232_EN[31:0]$249 [24]
      New connections: { $0$memwr$\ram$rtl/firmsoc.v:110$232_EN[31:0]$249 [31:25] $0$memwr$\ram$rtl/firmsoc.v:110$232_EN[31:0]$249 [23:0] } = { $0$memwr$\ram$rtl/firmsoc.v:110$232_EN[31:0]$249 [24] $0$memwr$\ram$rtl/firmsoc.v:110$232_EN[31:0]$249 [24] $0$memwr$\ram$rtl/firmsoc.v:110$232_EN[31:0]$249 [24] $0$memwr$\ram$rtl/firmsoc.v:110$232_EN[31:0]$249 [24] $0$memwr$\ram$rtl/firmsoc.v:110$232_EN[31:0]$249 [24] $0$memwr$\ram$rtl/firmsoc.v:110$232_EN[31:0]$249 [24] $0$memwr$\ram$rtl/firmsoc.v:110$232_EN[31:0]$249 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$3964:
      Old ports: A=0, B=$2$memwr$\ram$rtl/firmsoc.v:109$231_EN[31:0]$272, Y=$0$memwr$\ram$rtl/firmsoc.v:109$231_EN[31:0]$246
      New ports: A=1'0, B=$procmux$3902_Y [16], Y=$0$memwr$\ram$rtl/firmsoc.v:109$231_EN[31:0]$246 [16]
      New connections: { $0$memwr$\ram$rtl/firmsoc.v:109$231_EN[31:0]$246 [31:17] $0$memwr$\ram$rtl/firmsoc.v:109$231_EN[31:0]$246 [15:0] } = { 8'00000000 $0$memwr$\ram$rtl/firmsoc.v:109$231_EN[31:0]$246 [16] $0$memwr$\ram$rtl/firmsoc.v:109$231_EN[31:0]$246 [16] $0$memwr$\ram$rtl/firmsoc.v:109$231_EN[31:0]$246 [16] $0$memwr$\ram$rtl/firmsoc.v:109$231_EN[31:0]$246 [16] $0$memwr$\ram$rtl/firmsoc.v:109$231_EN[31:0]$246 [16] $0$memwr$\ram$rtl/firmsoc.v:109$231_EN[31:0]$246 [16] $0$memwr$\ram$rtl/firmsoc.v:109$231_EN[31:0]$246 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$3973:
      Old ports: A=0, B=$2$memwr$\ram$rtl/firmsoc.v:108$230_EN[31:0]$269, Y=$0$memwr$\ram$rtl/firmsoc.v:108$230_EN[31:0]$243
      New ports: A=1'0, B=$procmux$3920_Y [8], Y=$0$memwr$\ram$rtl/firmsoc.v:108$230_EN[31:0]$243 [8]
      New connections: { $0$memwr$\ram$rtl/firmsoc.v:108$230_EN[31:0]$243 [31:9] $0$memwr$\ram$rtl/firmsoc.v:108$230_EN[31:0]$243 [7:0] } = { 16'0000000000000000 $0$memwr$\ram$rtl/firmsoc.v:108$230_EN[31:0]$243 [8] $0$memwr$\ram$rtl/firmsoc.v:108$230_EN[31:0]$243 [8] $0$memwr$\ram$rtl/firmsoc.v:108$230_EN[31:0]$243 [8] $0$memwr$\ram$rtl/firmsoc.v:108$230_EN[31:0]$243 [8] $0$memwr$\ram$rtl/firmsoc.v:108$230_EN[31:0]$243 [8] $0$memwr$\ram$rtl/firmsoc.v:108$230_EN[31:0]$243 [8] $0$memwr$\ram$rtl/firmsoc.v:108$230_EN[31:0]$243 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$3982:
      Old ports: A=0, B=$2$memwr$\ram$rtl/firmsoc.v:107$229_EN[31:0]$266, Y=$0$memwr$\ram$rtl/firmsoc.v:107$229_EN[31:0]$240
      New ports: A=1'0, B=$procmux$3938_Y [0], Y=$0$memwr$\ram$rtl/firmsoc.v:107$229_EN[31:0]$240 [0]
      New connections: $0$memwr$\ram$rtl/firmsoc.v:107$229_EN[31:0]$240 [31:1] = { 24'000000000000000000000000 $0$memwr$\ram$rtl/firmsoc.v:107$229_EN[31:0]$240 [0] $0$memwr$\ram$rtl/firmsoc.v:107$229_EN[31:0]$240 [0] $0$memwr$\ram$rtl/firmsoc.v:107$229_EN[31:0]$240 [0] $0$memwr$\ram$rtl/firmsoc.v:107$229_EN[31:0]$240 [0] $0$memwr$\ram$rtl/firmsoc.v:107$229_EN[31:0]$240 [0] $0$memwr$\ram$rtl/firmsoc.v:107$229_EN[31:0]$240 [0] $0$memwr$\ram$rtl/firmsoc.v:107$229_EN[31:0]$240 [0] }
  Optimizing cells in module \firmsoc.
Performed a total of 35 changes.

4.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\firmsoc'.
<suppressed ~39 debug messages>
Removed a total of 13 cells.

4.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\cpu.$procdff$4054 ($dff) from module firmsoc.

4.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \firmsoc..
Removed 29 unused cells and 307 unused wires.
<suppressed ~37 debug messages>

4.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module firmsoc.
<suppressed ~2 debug messages>

4.12.9. Rerunning OPT passes. (Maybe there is more to do..)

4.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \firmsoc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~165 debug messages>

4.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \firmsoc.
    New ctrl vector for $pmux cell $flatten\cpu.$procmux$1532: $auto$opt_reduce.cc:134:opt_pmux$4217
    New ctrl vector for $pmux cell $flatten\cpu.$procmux$1549: { $flatten\cpu.$procmux$1133_CMP $auto$opt_reduce.cc:134:opt_pmux$4219 }
    New ctrl vector for $pmux cell $flatten\cpu.$procmux$1969: { $flatten\cpu.$eq$rtl/picorv32.v:1291$793_Y $flatten\cpu.$procmux$1113_CMP $flatten\cpu.$procmux$1112_CMP $flatten\cpu.$procmux$1133_CMP $flatten\cpu.$procmux$1132_CMP $auto$opt_reduce.cc:134:opt_pmux$4221 }
    New ctrl vector for $pmux cell $flatten\cpu.$procmux$3481: { $flatten\cpu.$logic_and$rtl/picorv32.v:363$390_Y $auto$opt_reduce.cc:134:opt_pmux$4223 }
  Optimizing cells in module \firmsoc.
Performed a total of 4 changes.

4.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\firmsoc'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.12.13. Executing OPT_DFF pass (perform DFF optimizations).

4.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \firmsoc..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

4.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module firmsoc.

4.12.16. Rerunning OPT passes. (Maybe there is more to do..)

4.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \firmsoc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~165 debug messages>

4.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \firmsoc.
Performed a total of 0 changes.

4.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\firmsoc'.
Removed a total of 0 cells.

4.12.20. Executing OPT_DFF pass (perform DFF optimizations).

4.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \firmsoc..

4.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module firmsoc.

4.12.23. Finished OPT passes. (There is nothing left to do.)

4.13. Executing FSM pass (extract and optimize FSM).

4.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register firmsoc.cpu.cpu_state.
Not marking firmsoc.cpu.mem_state as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register firmsoc.cpu.mem_wordsize.

4.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\cpu.cpu_state' from module `\firmsoc'.
  found $dff cell for state register: $flatten\cpu.$procdff$4037
  root of input selection tree: $flatten\cpu.$0\cpu_state[7:0]
  found reset state: 8'10000000 (guessed from mux tree)
  found ctrl input: $flatten\cpu.$logic_and$rtl/picorv32.v:1909$978_Y
  found ctrl input: $flatten\cpu.$logic_and$rtl/picorv32.v:1893$960_Y
  found ctrl input: \cpu.resetn
  found state code: 8'01000000
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$4217
  found ctrl input: $flatten\cpu.$procmux$1132_CMP
  found ctrl input: $flatten\cpu.$procmux$1133_CMP
  found ctrl input: $flatten\cpu.$procmux$1112_CMP
  found ctrl input: $flatten\cpu.$procmux$1113_CMP
  found ctrl input: $flatten\cpu.$eq$rtl/picorv32.v:1291$793_Y
  found ctrl input: $flatten\cpu.$logic_or$rtl/picorv32.v:1835$945_Y
  found ctrl input: $flatten\cpu.$logic_and$rtl/picorv32.v:1850$949_Y
  found ctrl input: $flatten\cpu.$eq$rtl/picorv32.v:1809$927_Y
  found ctrl input: \cpu.is_beq_bne_blt_bge_bltu_bgeu
  found ctrl input: \cpu.mem_done
  found ctrl input: \cpu.is_sll_srl_sra
  found ctrl input: \cpu.is_sb_sh_sw
  found state code: 8'00001000
  found state code: 8'00000100
  found state code: 8'00000010
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$4201
  found ctrl input: \cpu.is_slli_srli_srai
  found ctrl input: $flatten\cpu.$logic_and$rtl/picorv32.v:1674$899_Y
  found ctrl input: \cpu.is_rdcycle_rdcycleh_rdinstr_rdinstrh
  found ctrl input: \cpu.instr_trap
  found state code: 8'00000001
  found state code: 8'10000000
  found ctrl input: \cpu.decoder_trigger
  found ctrl input: \cpu.instr_jal
  found state code: 8'00100000
  found ctrl input: $flatten\cpu.$logic_and$rtl/picorv32.v:1901$970_Y
  found ctrl input: $flatten\cpu.$logic_and$rtl/picorv32.v:1894$963_Y
  found ctrl output: $flatten\cpu.$procmux$1137_CMP
  found ctrl output: $flatten\cpu.$procmux$1133_CMP
  found ctrl output: $flatten\cpu.$procmux$1132_CMP
  found ctrl output: $flatten\cpu.$procmux$1124_CMP
  found ctrl output: $flatten\cpu.$procmux$1113_CMP
  found ctrl output: $flatten\cpu.$procmux$1112_CMP
  found ctrl output: $flatten\cpu.$procmux$1102_CMP
  found ctrl output: $flatten\cpu.$eq$rtl/picorv32.v:1291$793_Y
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_pmux$4217 \cpu.resetn \cpu.mem_done \cpu.instr_jal \cpu.instr_trap \cpu.decoder_trigger \cpu.is_slli_srli_srai \cpu.is_sb_sh_sw \cpu.is_sll_srl_sra \cpu.is_beq_bne_blt_bge_bltu_bgeu \cpu.is_rdcycle_rdcycleh_rdinstr_rdinstrh $flatten\cpu.$logic_and$rtl/picorv32.v:1674$899_Y $flatten\cpu.$eq$rtl/picorv32.v:1809$927_Y $flatten\cpu.$logic_or$rtl/picorv32.v:1835$945_Y $flatten\cpu.$logic_and$rtl/picorv32.v:1850$949_Y $flatten\cpu.$logic_and$rtl/picorv32.v:1893$960_Y $flatten\cpu.$logic_and$rtl/picorv32.v:1894$963_Y $flatten\cpu.$logic_and$rtl/picorv32.v:1901$970_Y $flatten\cpu.$logic_and$rtl/picorv32.v:1909$978_Y $auto$opt_reduce.cc:134:opt_pmux$4201 }
  ctrl outputs: { $flatten\cpu.$eq$rtl/picorv32.v:1291$793_Y $flatten\cpu.$0\cpu_state[7:0] $flatten\cpu.$procmux$1102_CMP $flatten\cpu.$procmux$1112_CMP $flatten\cpu.$procmux$1113_CMP $flatten\cpu.$procmux$1124_CMP $flatten\cpu.$procmux$1132_CMP $flatten\cpu.$procmux$1133_CMP $flatten\cpu.$procmux$1137_CMP }
  transition: 8'10000000 20'-0-------------0--0- -> 8'01000000 16'0010000000000001
  transition: 8'10000000 20'-1-------------0--0- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 20'-0-------------1000- -> 8'01000000 16'0010000000000001
  transition: 8'10000000 20'-1-------------1000- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 20'---------------1100- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 20'---------------1-10- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 20'------------------1- -> 8'10000000 16'0100000000000001
  transition: 8'01000000 20'-0-------------0--0- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 20'-1---0---------0--0- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 20'-1-0-1---------0--0- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 20'-1-1-1---------0--0- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 20'-0-------------1000- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 20'-1---0---------1000- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 20'-1-0-1---------1000- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 20'-1-1-1---------1000- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 20'---------------1100- -> 8'10000000 16'1100000000000000
  transition: 8'01000000 20'---------------1-10- -> 8'10000000 16'1100000000000000
  transition: 8'01000000 20'------------------1- -> 8'10000000 16'1100000000000000
  transition: 8'00100000 20'-0-------------0--0- -> 8'01000000 16'0010000000010000
  transition: 8'00100000 20'-1--0-000-00---0--00 -> 8'00001000 16'0000010000010000
  transition: 8'00100000 20'-1--0-01--00---0--00 -> 8'00000010 16'0000000100010000
  transition: 8'00100000 20'-1--0-0-1-00---0--00 -> 8'00000100 16'0000001000010000
  transition: 8'00100000 20'-1--1----------0--0- -> 8'10000000 16'0100000000010000
  transition: 8'00100000 20'-1--------1----0--0- -> 8'01000000 16'0010000000010000
  transition: 8'00100000 20'-1---------1---0--0- -> 8'00000001 16'0000000010010000
  transition: 8'00100000 20'-1----1--------0--0- -> 8'00000100 16'0000001000010000
  transition: 8'00100000 20'-1-------------0--01 -> 8'00001000 16'0000010000010000
  transition: 8'00100000 20'-0-------------1000- -> 8'01000000 16'0010000000010000
  transition: 8'00100000 20'-1--0-000-00---10000 -> 8'00001000 16'0000010000010000
  transition: 8'00100000 20'-1--0-01--00---10000 -> 8'00000010 16'0000000100010000
  transition: 8'00100000 20'-1--0-0-1-00---10000 -> 8'00000100 16'0000001000010000
  transition: 8'00100000 20'-1--1----------1000- -> 8'10000000 16'0100000000010000
  transition: 8'00100000 20'-1--------1----1000- -> 8'01000000 16'0010000000010000
  transition: 8'00100000 20'-1---------1---1000- -> 8'00000001 16'0000000010010000
  transition: 8'00100000 20'-1----1--------1000- -> 8'00000100 16'0000001000010000
  transition: 8'00100000 20'-1-------------10001 -> 8'00001000 16'0000010000010000
  transition: 8'00100000 20'---------------1100- -> 8'10000000 16'0100000000010000
  transition: 8'00100000 20'---------------1-10- -> 8'10000000 16'0100000000010000
  transition: 8'00100000 20'------------------1- -> 8'10000000 16'0100000000010000
  transition: 8'00001000 20'-0-------------0--0- -> 8'01000000 16'0010000000000010
  transition: 8'00001000 20'-1-------0-----0--0- -> 8'01000000 16'0010000000000010
  transition: 8'00001000 20'-10------1-----0--0- -> 8'00001000 16'0000010000000010
  transition: 8'00001000 20'-11------1-----0--0- -> 8'01000000 16'0010000000000010
  transition: 8'00001000 20'-0-------------1000- -> 8'01000000 16'0010000000000010
  transition: 8'00001000 20'-1-------0-----1000- -> 8'01000000 16'0010000000000010
  transition: 8'00001000 20'-10------1-----1000- -> 8'00001000 16'0000010000000010
  transition: 8'00001000 20'-11------1-----1000- -> 8'01000000 16'0010000000000010
  transition: 8'00001000 20'---------------1100- -> 8'10000000 16'0100000000000010
  transition: 8'00001000 20'---------------1-10- -> 8'10000000 16'0100000000000010
  transition: 8'00001000 20'------------------1- -> 8'10000000 16'0100000000000010
  transition: 8'00000100 20'-0-------------0--0- -> 8'01000000 16'0010000000000100
  transition: 8'00000100 20'-1----------0--0--0- -> 8'00000100 16'0000001000000100
  transition: 8'00000100 20'-1----------1--0--0- -> 8'01000000 16'0010000000000100
  transition: 8'00000100 20'-0-------------1000- -> 8'01000000 16'0010000000000100
  transition: 8'00000100 20'-1----------0--1000- -> 8'00000100 16'0000001000000100
  transition: 8'00000100 20'-1----------1--1000- -> 8'01000000 16'0010000000000100
  transition: 8'00000100 20'---------------1100- -> 8'10000000 16'0100000000000100
  transition: 8'00000100 20'---------------1-10- -> 8'10000000 16'0100000000000100
  transition: 8'00000100 20'------------------1- -> 8'10000000 16'0100000000000100
  transition: 8'00000010 20'-0-------------0--0- -> 8'01000000 16'0010000000001000
  transition: 8'00000010 20'-1-----------0-0--0- -> 8'00000010 16'0000000100001000
  transition: 8'00000010 20'-1-----------100--0- -> 8'00000010 16'0000000100001000
  transition: 8'00000010 20'-1-----------110--0- -> 8'01000000 16'0010000000001000
  transition: 8'00000010 20'-0-------------1000- -> 8'01000000 16'0010000000001000
  transition: 8'00000010 20'-1-----------0-1000- -> 8'00000010 16'0000000100001000
  transition: 8'00000010 20'-1-----------101000- -> 8'00000010 16'0000000100001000
  transition: 8'00000010 20'-1-----------111000- -> 8'01000000 16'0010000000001000
  transition: 8'00000010 20'---------------1100- -> 8'10000000 16'0100000000001000
  transition: 8'00000010 20'---------------1-10- -> 8'10000000 16'0100000000001000
  transition: 8'00000010 20'------------------1- -> 8'10000000 16'0100000000001000
  transition: 8'00000001 20'-0-------------0--0- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 20'-1-----------0-0--0- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 20'-1-----------100--0- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 20'-1-----------110--0- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 20'-0-------------1000- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 20'-1-----------0-1000- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 20'-1-----------101000- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 20'-1-----------111000- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 20'---------------1100- -> 8'10000000 16'0100000001000000
  transition: 8'00000001 20'---------------1-10- -> 8'10000000 16'0100000001000000
  transition: 8'00000001 20'------------------1- -> 8'10000000 16'0100000001000000
Extracting FSM `\cpu.mem_wordsize' from module `\firmsoc'.
  found $dff cell for state register: $flatten\cpu.$procdff$4024
  root of input selection tree: $flatten\cpu.$0\mem_wordsize[1:0]
  found ctrl input: \cpu.resetn
  found ctrl input: $flatten\cpu.$procmux$1102_CMP
  found ctrl input: $flatten\cpu.$procmux$1124_CMP
  found ctrl input: $flatten\cpu.$eq$rtl/picorv32.v:1291$793_Y
  found ctrl input: $flatten\cpu.$logic_or$rtl/picorv32.v:1835$945_Y
  found ctrl input: \cpu.mem_do_rdata
  found ctrl input: \cpu.instr_lw
  found ctrl input: $flatten\cpu.$logic_or$rtl/picorv32.v:1865$954_Y
  found ctrl input: $flatten\cpu.$logic_or$rtl/picorv32.v:1864$953_Y
  found state code: 2'00
  found state code: 2'01
  found state code: 2'10
  found ctrl input: \cpu.mem_do_wdata
  found ctrl input: \cpu.instr_sw
  found ctrl input: \cpu.instr_sh
  found ctrl input: \cpu.instr_sb
  found ctrl output: $flatten\cpu.$procmux$3723_CMP
  found ctrl output: $flatten\cpu.$eq$rtl/picorv32.v:1901$968_Y
  found ctrl output: $flatten\cpu.$eq$rtl/picorv32.v:1894$961_Y
  ctrl inputs: { \cpu.resetn \cpu.mem_do_rdata \cpu.mem_do_wdata \cpu.instr_lw \cpu.instr_sb \cpu.instr_sh \cpu.instr_sw $flatten\cpu.$eq$rtl/picorv32.v:1291$793_Y $flatten\cpu.$logic_or$rtl/picorv32.v:1835$945_Y $flatten\cpu.$logic_or$rtl/picorv32.v:1864$953_Y $flatten\cpu.$logic_or$rtl/picorv32.v:1865$954_Y $flatten\cpu.$procmux$1102_CMP $flatten\cpu.$procmux$1124_CMP }
  ctrl outputs: { $flatten\cpu.$0\mem_wordsize[1:0] $flatten\cpu.$eq$rtl/picorv32.v:1894$961_Y $flatten\cpu.$eq$rtl/picorv32.v:1901$968_Y $flatten\cpu.$procmux$3723_CMP }
  transition:       2'00 13'0------------ ->       2'00 5'00100
  transition:       2'00 13'1------0---00 ->       2'00 5'00100
  transition:       2'00 13'1------1----- ->       2'00 5'00100
  transition:       2'00 13'1-------0---1 ->       2'00 5'00100
  transition:       2'00 13'1-0-000-1---1 ->       2'00 5'00100
  transition:       2'00 13'1-0-1---1---1 ->       2'10 5'10100
  transition:       2'00 13'1-0--1--1---1 ->       2'01 5'01100
  transition:       2'00 13'1-0---1-1---1 ->       2'00 5'00100
  transition:       2'00 13'1-1-----1---1 ->       2'00 5'00100
  transition:       2'00 13'1-------0--1- ->       2'00 5'00100
  transition:       2'00 13'10-0----1001- ->       2'00 5'00100
  transition:       2'00 13'10------11-1- ->       2'10 5'10100
  transition:       2'00 13'10------1-11- ->       2'01 5'01100
  transition:       2'00 13'10-1----1--1- ->       2'00 5'00100
  transition:       2'00 13'11------1--1- ->       2'00 5'00100
  transition:       2'10 13'0------------ ->       2'10 5'10001
  transition:       2'10 13'1------0---00 ->       2'10 5'10001
  transition:       2'10 13'1------1----- ->       2'00 5'00001
  transition:       2'10 13'1-------0---1 ->       2'10 5'10001
  transition:       2'10 13'1-0-000-1---1 ->       2'10 5'10001
  transition:       2'10 13'1-0-1---1---1 ->       2'10 5'10001
  transition:       2'10 13'1-0--1--1---1 ->       2'01 5'01001
  transition:       2'10 13'1-0---1-1---1 ->       2'00 5'00001
  transition:       2'10 13'1-1-----1---1 ->       2'10 5'10001
  transition:       2'10 13'1-------0--1- ->       2'10 5'10001
  transition:       2'10 13'10-0----1001- ->       2'10 5'10001
  transition:       2'10 13'10------11-1- ->       2'10 5'10001
  transition:       2'10 13'10------1-11- ->       2'01 5'01001
  transition:       2'10 13'10-1----1--1- ->       2'00 5'00001
  transition:       2'10 13'11------1--1- ->       2'10 5'10001
  transition:       2'01 13'0------------ ->       2'01 5'01010
  transition:       2'01 13'1------0---00 ->       2'01 5'01010
  transition:       2'01 13'1------1----- ->       2'00 5'00010
  transition:       2'01 13'1-------0---1 ->       2'01 5'01010
  transition:       2'01 13'1-0-000-1---1 ->       2'01 5'01010
  transition:       2'01 13'1-0-1---1---1 ->       2'10 5'10010
  transition:       2'01 13'1-0--1--1---1 ->       2'01 5'01010
  transition:       2'01 13'1-0---1-1---1 ->       2'00 5'00010
  transition:       2'01 13'1-1-----1---1 ->       2'01 5'01010
  transition:       2'01 13'1-------0--1- ->       2'01 5'01010
  transition:       2'01 13'10-0----1001- ->       2'01 5'01010
  transition:       2'01 13'10------11-1- ->       2'10 5'10010
  transition:       2'01 13'10------1-11- ->       2'01 5'01010
  transition:       2'01 13'10-1----1--1- ->       2'00 5'00010
  transition:       2'01 13'11------1--1- ->       2'01 5'01010

4.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\cpu.mem_wordsize$4234' from module `\firmsoc'.
Optimizing FSM `$fsm$\cpu.cpu_state$4224' from module `\firmsoc'.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$4217.

4.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \firmsoc..
Removed 36 unused cells and 36 unused wires.
<suppressed ~37 debug messages>

4.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\cpu.cpu_state$4224' from module `\firmsoc'.
  Removing unused output signal $flatten\cpu.$0\cpu_state[7:0] [0].
  Removing unused output signal $flatten\cpu.$0\cpu_state[7:0] [1].
  Removing unused output signal $flatten\cpu.$0\cpu_state[7:0] [2].
  Removing unused output signal $flatten\cpu.$0\cpu_state[7:0] [3].
  Removing unused output signal $flatten\cpu.$0\cpu_state[7:0] [4].
  Removing unused output signal $flatten\cpu.$0\cpu_state[7:0] [5].
  Removing unused output signal $flatten\cpu.$0\cpu_state[7:0] [6].
  Removing unused output signal $flatten\cpu.$0\cpu_state[7:0] [7].
Optimizing FSM `$fsm$\cpu.mem_wordsize$4234' from module `\firmsoc'.
  Removing unused output signal $flatten\cpu.$0\mem_wordsize[1:0] [0].
  Removing unused output signal $flatten\cpu.$0\mem_wordsize[1:0] [1].

4.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\cpu.cpu_state$4224' from module `\firmsoc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  10000000 -> ------1
  01000000 -> -----1-
  00100000 -> ----1--
  00001000 -> ---1---
  00000100 -> --1----
  00000010 -> -1-----
  00000001 -> 1------
Recoding FSM `$fsm$\cpu.mem_wordsize$4234' from module `\firmsoc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--

4.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\cpu.cpu_state$4224' from module `firmsoc':
-------------------------------------

  Information on FSM $fsm$\cpu.cpu_state$4224 (\cpu.cpu_state):

  Number of input signals:   19
  Number of output signals:   8
  Number of state bits:       7

  Input signals:
    0: $auto$opt_reduce.cc:134:opt_pmux$4201
    1: $flatten\cpu.$logic_and$rtl/picorv32.v:1909$978_Y
    2: $flatten\cpu.$logic_and$rtl/picorv32.v:1901$970_Y
    3: $flatten\cpu.$logic_and$rtl/picorv32.v:1894$963_Y
    4: $flatten\cpu.$logic_and$rtl/picorv32.v:1893$960_Y
    5: $flatten\cpu.$logic_and$rtl/picorv32.v:1850$949_Y
    6: $flatten\cpu.$logic_or$rtl/picorv32.v:1835$945_Y
    7: $flatten\cpu.$eq$rtl/picorv32.v:1809$927_Y
    8: $flatten\cpu.$logic_and$rtl/picorv32.v:1674$899_Y
    9: \cpu.is_rdcycle_rdcycleh_rdinstr_rdinstrh
   10: \cpu.is_beq_bne_blt_bge_bltu_bgeu
   11: \cpu.is_sll_srl_sra
   12: \cpu.is_sb_sh_sw
   13: \cpu.is_slli_srli_srai
   14: \cpu.decoder_trigger
   15: \cpu.instr_trap
   16: \cpu.instr_jal
   17: \cpu.mem_done
   18: \cpu.resetn

  Output signals:
    0: $flatten\cpu.$procmux$1137_CMP
    1: $flatten\cpu.$procmux$1133_CMP
    2: $flatten\cpu.$procmux$1132_CMP
    3: $flatten\cpu.$procmux$1124_CMP
    4: $flatten\cpu.$procmux$1113_CMP
    5: $flatten\cpu.$procmux$1112_CMP
    6: $flatten\cpu.$procmux$1102_CMP
    7: $flatten\cpu.$eq$rtl/picorv32.v:1291$793_Y

  State encoding:
    0:  7'------1  <RESET STATE>
    1:  7'-----1-
    2:  7'----1--
    3:  7'---1---
    4:  7'--1----
    5:  7'-1-----
    6:  7'1------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 19'1-------------1000-   ->     0 8'00000001
      1:     0 19'--------------1100-   ->     0 8'00000001
      2:     0 19'--------------1-10-   ->     0 8'00000001
      3:     0 19'1-------------0--0-   ->     0 8'00000001
      4:     0 19'-----------------1-   ->     0 8'00000001
      5:     0 19'0-------------1000-   ->     1 8'00000001
      6:     0 19'0-------------0--0-   ->     1 8'00000001
      7:     1 19'--------------1100-   ->     0 8'10000000
      8:     1 19'--------------1-10-   ->     0 8'10000000
      9:     1 19'-----------------1-   ->     0 8'10000000
     10:     1 19'1---0---------1000-   ->     1 8'10000000
     11:     1 19'1-1-1---------1000-   ->     1 8'10000000
     12:     1 19'0-------------1000-   ->     1 8'10000000
     13:     1 19'1---0---------0--0-   ->     1 8'10000000
     14:     1 19'1-1-1---------0--0-   ->     1 8'10000000
     15:     1 19'0-------------0--0-   ->     1 8'10000000
     16:     1 19'1-0-1---------1000-   ->     2 8'10000000
     17:     1 19'1-0-1---------0--0-   ->     2 8'10000000
     18:     2 19'1--1----------1000-   ->     0 8'00010000
     19:     2 19'--------------1100-   ->     0 8'00010000
     20:     2 19'--------------1-10-   ->     0 8'00010000
     21:     2 19'1--1----------0--0-   ->     0 8'00010000
     22:     2 19'-----------------1-   ->     0 8'00010000
     23:     2 19'1--------1----1000-   ->     1 8'00010000
     24:     2 19'0-------------1000-   ->     1 8'00010000
     25:     2 19'1--------1----0--0-   ->     1 8'00010000
     26:     2 19'0-------------0--0-   ->     1 8'00010000
     27:     2 19'1--0-000-00---10000   ->     3 8'00010000
     28:     2 19'1--0-000-00---0--00   ->     3 8'00010000
     29:     2 19'1-------------10001   ->     3 8'00010000
     30:     2 19'1-------------0--01   ->     3 8'00010000
     31:     2 19'1--0-0-1-00---10000   ->     4 8'00010000
     32:     2 19'1--0-0-1-00---0--00   ->     4 8'00010000
     33:     2 19'1----1--------1000-   ->     4 8'00010000
     34:     2 19'1----1--------0--0-   ->     4 8'00010000
     35:     2 19'1--0-01--00---10000   ->     5 8'00010000
     36:     2 19'1--0-01--00---0--00   ->     5 8'00010000
     37:     2 19'1---------1---1000-   ->     6 8'00010000
     38:     2 19'1---------1---0--0-   ->     6 8'00010000
     39:     3 19'--------------1100-   ->     0 8'00000010
     40:     3 19'--------------1-10-   ->     0 8'00000010
     41:     3 19'-----------------1-   ->     0 8'00000010
     42:     3 19'1-------0-----1000-   ->     1 8'00000010
     43:     3 19'11------1-----1000-   ->     1 8'00000010
     44:     3 19'0-------------1000-   ->     1 8'00000010
     45:     3 19'1-------0-----0--0-   ->     1 8'00000010
     46:     3 19'11------1-----0--0-   ->     1 8'00000010
     47:     3 19'0-------------0--0-   ->     1 8'00000010
     48:     3 19'10------1-----1000-   ->     3 8'00000010
     49:     3 19'10------1-----0--0-   ->     3 8'00000010
     50:     4 19'--------------1100-   ->     0 8'00000100
     51:     4 19'--------------1-10-   ->     0 8'00000100
     52:     4 19'-----------------1-   ->     0 8'00000100
     53:     4 19'1----------1--1000-   ->     1 8'00000100
     54:     4 19'0-------------1000-   ->     1 8'00000100
     55:     4 19'1----------1--0--0-   ->     1 8'00000100
     56:     4 19'0-------------0--0-   ->     1 8'00000100
     57:     4 19'1----------0--1000-   ->     4 8'00000100
     58:     4 19'1----------0--0--0-   ->     4 8'00000100
     59:     5 19'--------------1100-   ->     0 8'00001000
     60:     5 19'--------------1-10-   ->     0 8'00001000
     61:     5 19'-----------------1-   ->     0 8'00001000
     62:     5 19'1-----------111000-   ->     1 8'00001000
     63:     5 19'0-------------1000-   ->     1 8'00001000
     64:     5 19'1-----------110--0-   ->     1 8'00001000
     65:     5 19'0-------------0--0-   ->     1 8'00001000
     66:     5 19'1-----------101000-   ->     5 8'00001000
     67:     5 19'1-----------0-1000-   ->     5 8'00001000
     68:     5 19'1-----------100--0-   ->     5 8'00001000
     69:     5 19'1-----------0-0--0-   ->     5 8'00001000
     70:     6 19'--------------1100-   ->     0 8'01000000
     71:     6 19'--------------1-10-   ->     0 8'01000000
     72:     6 19'-----------------1-   ->     0 8'01000000
     73:     6 19'1-----------111000-   ->     1 8'01000000
     74:     6 19'0-------------1000-   ->     1 8'01000000
     75:     6 19'1-----------110--0-   ->     1 8'01000000
     76:     6 19'0-------------0--0-   ->     1 8'01000000
     77:     6 19'1-----------101000-   ->     6 8'01000000
     78:     6 19'1-----------0-1000-   ->     6 8'01000000
     79:     6 19'1-----------100--0-   ->     6 8'01000000
     80:     6 19'1-----------0-0--0-   ->     6 8'01000000

-------------------------------------

FSM `$fsm$\cpu.mem_wordsize$4234' from module `firmsoc':
-------------------------------------

  Information on FSM $fsm$\cpu.mem_wordsize$4234 (\cpu.mem_wordsize):

  Number of input signals:   13
  Number of output signals:   3
  Number of state bits:       3

  Input signals:
    0: $flatten\cpu.$procmux$1124_CMP
    1: $flatten\cpu.$procmux$1102_CMP
    2: $flatten\cpu.$logic_or$rtl/picorv32.v:1865$954_Y
    3: $flatten\cpu.$logic_or$rtl/picorv32.v:1864$953_Y
    4: $flatten\cpu.$logic_or$rtl/picorv32.v:1835$945_Y
    5: $flatten\cpu.$eq$rtl/picorv32.v:1291$793_Y
    6: \cpu.instr_sw
    7: \cpu.instr_sh
    8: \cpu.instr_sb
    9: \cpu.instr_lw
   10: \cpu.mem_do_wdata
   11: \cpu.mem_do_rdata
   12: \cpu.resetn

  Output signals:
    0: $flatten\cpu.$procmux$3723_CMP
    1: $flatten\cpu.$eq$rtl/picorv32.v:1901$968_Y
    2: $flatten\cpu.$eq$rtl/picorv32.v:1894$961_Y

  State encoding:
    0:      3'--1
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 13'1------0---00   ->     0 3'100
      1:     0 13'1-------0---1   ->     0 3'100
      2:     0 13'1-0-000-1---1   ->     0 3'100
      3:     0 13'1-0---1-1---1   ->     0 3'100
      4:     0 13'1-1-----1---1   ->     0 3'100
      5:     0 13'10-0----1001-   ->     0 3'100
      6:     0 13'1-------0--1-   ->     0 3'100
      7:     0 13'10-1----1--1-   ->     0 3'100
      8:     0 13'11------1--1-   ->     0 3'100
      9:     0 13'1------1-----   ->     0 3'100
     10:     0 13'0------------   ->     0 3'100
     11:     0 13'1-0-1---1---1   ->     1 3'100
     12:     0 13'10------11-1-   ->     1 3'100
     13:     0 13'1-0--1--1---1   ->     2 3'100
     14:     0 13'10------1-11-   ->     2 3'100
     15:     1 13'1-0---1-1---1   ->     0 3'001
     16:     1 13'10-1----1--1-   ->     0 3'001
     17:     1 13'1------1-----   ->     0 3'001
     18:     1 13'1------0---00   ->     1 3'001
     19:     1 13'1-------0---1   ->     1 3'001
     20:     1 13'1-0-000-1---1   ->     1 3'001
     21:     1 13'1-0-1---1---1   ->     1 3'001
     22:     1 13'1-1-----1---1   ->     1 3'001
     23:     1 13'10-0----1001-   ->     1 3'001
     24:     1 13'10------11-1-   ->     1 3'001
     25:     1 13'1-------0--1-   ->     1 3'001
     26:     1 13'11------1--1-   ->     1 3'001
     27:     1 13'0------------   ->     1 3'001
     28:     1 13'1-0--1--1---1   ->     2 3'001
     29:     1 13'10------1-11-   ->     2 3'001
     30:     2 13'1-0---1-1---1   ->     0 3'010
     31:     2 13'10-1----1--1-   ->     0 3'010
     32:     2 13'1------1-----   ->     0 3'010
     33:     2 13'1-0-1---1---1   ->     1 3'010
     34:     2 13'10------11-1-   ->     1 3'010
     35:     2 13'1------0---00   ->     2 3'010
     36:     2 13'1-------0---1   ->     2 3'010
     37:     2 13'1-0-000-1---1   ->     2 3'010
     38:     2 13'1-0--1--1---1   ->     2 3'010
     39:     2 13'1-1-----1---1   ->     2 3'010
     40:     2 13'10-0----1001-   ->     2 3'010
     41:     2 13'10------1-11-   ->     2 3'010
     42:     2 13'1-------0--1-   ->     2 3'010
     43:     2 13'11------1--1-   ->     2 3'010
     44:     2 13'0------------   ->     2 3'010

-------------------------------------

4.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\cpu.cpu_state$4224' from module `\firmsoc'.
Mapping FSM `$fsm$\cpu.mem_wordsize$4234' from module `\firmsoc'.

4.14. Executing OPT pass (performing simple optimizations).

4.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module firmsoc.
<suppressed ~5 debug messages>

4.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\firmsoc'.
<suppressed ~66 debug messages>
Removed a total of 22 cells.

4.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \firmsoc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/4 on $pmux $flatten\cpu.$procmux$1718.
    dead port 2/5 on $pmux $flatten\cpu.$procmux$2182.
    dead port 1/3 on $pmux $flatten\cpu.$procmux$2389.
Removed 3 multiplexer ports.
<suppressed ~161 debug messages>

4.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \firmsoc.
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$4194: { \cpu.cpu_state [6:4] \cpu.cpu_state [2:0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$4192: \cpu.cpu_state [5:0]
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$4190: { \cpu.cpu_state [6] \cpu.cpu_state [4:0] }
  Optimizing cells in module \firmsoc.
Performed a total of 3 changes.

4.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\firmsoc'.
Removed a total of 0 cells.

4.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$4168 ($dff) from module firmsoc (D = $memrd$\ram$rtl/firmsoc.v:112$276_DATA, Q = \ram_rdata).
Adding SRST signal on $flatten\simpleuart.$procdff$4166 ($dff) from module firmsoc (D = { $flatten\simpleuart.$procmux$3860_Y $flatten\simpleuart.$procmux$3865_Y $flatten\simpleuart.$procmux$3870_Y $flatten\simpleuart.$procmux$3875_Y }, Q = \simpleuart.cfg_divider, rval = 1).
Adding EN signal on $auto$ff.cc:266:slice$4558 ($sdff) from module firmsoc (D = \cpu.mem_wdata [7:0], Q = \simpleuart.cfg_divider [7:0]).
Adding EN signal on $auto$ff.cc:266:slice$4558 ($sdff) from module firmsoc (D = \cpu.mem_wdata [15:8], Q = \simpleuart.cfg_divider [15:8]).
Adding EN signal on $auto$ff.cc:266:slice$4558 ($sdff) from module firmsoc (D = \cpu.mem_wdata [23:16], Q = \simpleuart.cfg_divider [23:16]).
Adding EN signal on $auto$ff.cc:266:slice$4558 ($sdff) from module firmsoc (D = \cpu.mem_wdata [31:24], Q = \simpleuart.cfg_divider [31:24]).
Adding SRST signal on $flatten\simpleuart.$procdff$4165 ($dff) from module firmsoc (D = $flatten\simpleuart.$procmux$3821_Y, Q = \simpleuart.recv_buf_valid, rval = 1'0).
Adding SRST signal on $flatten\simpleuart.$procdff$4164 ($dff) from module firmsoc (D = $flatten\simpleuart.$procmux$3829_Y, Q = \simpleuart.recv_buf_data, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$4564 ($sdff) from module firmsoc (D = \simpleuart.recv_pattern, Q = \simpleuart.recv_buf_data).
Adding SRST signal on $flatten\simpleuart.$procdff$4163 ($dff) from module firmsoc (D = $flatten\simpleuart.$procmux$3837_Y, Q = \simpleuart.recv_pattern, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$4568 ($sdff) from module firmsoc (D = { \uart_rx \simpleuart.recv_pattern [7:1] }, Q = \simpleuart.recv_pattern).
Adding SRST signal on $flatten\simpleuart.$procdff$4162 ($dff) from module firmsoc (D = $flatten\simpleuart.$procmux$3807_Y, Q = \simpleuart.recv_divcnt, rval = 0).
Adding SRST signal on $flatten\simpleuart.$procdff$4161 ($dff) from module firmsoc (D = $flatten\simpleuart.$procmux$3849_Y, Q = \simpleuart.recv_state, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$4575 ($sdff) from module firmsoc (D = $flatten\simpleuart.$procmux$3849_Y, Q = \simpleuart.recv_state).
Adding SRST signal on $flatten\simpleuart.$procdff$4160 ($dff) from module firmsoc (D = $flatten\simpleuart.$procmux$3777_Y, Q = \simpleuart.send_dummy, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$4587 ($sdff) from module firmsoc (D = $flatten\simpleuart.$procmux$3777_Y, Q = \simpleuart.send_dummy).
Adding SRST signal on $flatten\simpleuart.$procdff$4159 ($dff) from module firmsoc (D = $flatten\simpleuart.$add$rtl/simpleuart.v:112$319_Y, Q = \simpleuart.send_divcnt, rval = 0).
Adding SRST signal on $flatten\simpleuart.$procdff$4158 ($dff) from module firmsoc (D = $flatten\simpleuart.$procmux$3788_Y, Q = \simpleuart.send_bitcnt, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$4596 ($sdff) from module firmsoc (D = $flatten\simpleuart.$procmux$3788_Y, Q = \simpleuart.send_bitcnt).
Adding SRST signal on $flatten\simpleuart.$procdff$4157 ($dff) from module firmsoc (D = $flatten\simpleuart.$procmux$3793_Y [9], Q = \simpleuart.send_pattern [9], rval = 1'1).
Adding SRST signal on $flatten\simpleuart.$procdff$4157 ($dff) from module firmsoc (D = $flatten\simpleuart.$procmux$3796_Y [8:0], Q = \simpleuart.send_pattern [8:0], rval = 9'111111111).
Adding EN signal on $auto$ff.cc:266:slice$4605 ($sdff) from module firmsoc (D = $flatten\simpleuart.$procmux$3796_Y [8:0], Q = \simpleuart.send_pattern [8:0]).
Adding EN signal on $auto$ff.cc:266:slice$4600 ($sdff) from module firmsoc (D = 1'1, Q = \simpleuart.send_pattern [9]).
Adding EN signal on $flatten\cpu.$procdff$4154 ($dff) from module firmsoc (D = \cpu.mem_rdata, Q = \cpu.mem_rdata_q).
Adding EN signal on $flatten\cpu.$procdff$4149 ($dff) from module firmsoc (D = $flatten\cpu.$0\mem_state[1:0], Q = \cpu.mem_state).
Adding EN signal on $flatten\cpu.$procdff$4148 ($dff) from module firmsoc (D = $flatten\cpu.$procmux$3451_Y, Q = \cpu.mem_wstrb).
Adding EN signal on $flatten\cpu.$procdff$4147 ($dff) from module firmsoc (D = \cpu.mem_la_wdata, Q = \cpu.mem_wdata).
Adding EN signal on $flatten\cpu.$procdff$4146 ($dff) from module firmsoc (D = \cpu.mem_la_addr, Q = \cpu.mem_addr).
Adding EN signal on $flatten\cpu.$procdff$4144 ($dff) from module firmsoc (D = $flatten\cpu.$0\mem_valid[0:0], Q = \cpu.mem_valid).
Adding SRST signal on $flatten\cpu.$procdff$4128 ($dff) from module firmsoc (D = $flatten\cpu.$reduce_or$rtl/picorv32.v:845$498_Y, Q = \cpu.is_compare, rval = 1'0).
Adding EN signal on $flatten\cpu.$procdff$4127 ($dff) from module firmsoc (D = $flatten\cpu.$eq$rtl/picorv32.v:859$518_Y, Q = \cpu.is_alu_reg_reg).
Adding EN signal on $flatten\cpu.$procdff$4126 ($dff) from module firmsoc (D = $flatten\cpu.$eq$rtl/picorv32.v:858$517_Y, Q = \cpu.is_alu_reg_imm).
Adding SRST signal on $flatten\cpu.$procdff$4124 ($dff) from module firmsoc (D = $flatten\cpu.$procmux$2832_Y, Q = \cpu.is_beq_bne_blt_bge_bltu_bgeu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4659 ($sdff) from module firmsoc (D = $flatten\cpu.$eq$rtl/picorv32.v:855$514_Y, Q = \cpu.is_beq_bne_blt_bge_bltu_bgeu).
Adding SRST signal on $flatten\cpu.$procdff$4121 ($dff) from module firmsoc (D = $flatten\cpu.$reduce_or$rtl/picorv32.v:841$494_Y, Q = \cpu.is_lui_auipc_jal_jalr_addi_add_sub, rval = 1'0).
Adding EN signal on $flatten\cpu.$procdff$4120 ($dff) from module firmsoc (D = $flatten\cpu.$logic_and$rtl/picorv32.v:1090$747_Y, Q = \cpu.is_sll_srl_sra).
Adding EN signal on $flatten\cpu.$procdff$4119 ($dff) from module firmsoc (D = $flatten\cpu.$eq$rtl/picorv32.v:857$516_Y, Q = \cpu.is_sb_sh_sw).
Adding EN signal on $flatten\cpu.$procdff$4118 ($dff) from module firmsoc (D = $flatten\cpu.$logic_or$rtl/picorv32.v:1081$736_Y, Q = \cpu.is_jalr_addi_slti_sltiu_xori_ori_andi).
Adding EN signal on $flatten\cpu.$procdff$4117 ($dff) from module firmsoc (D = $flatten\cpu.$logic_and$rtl/picorv32.v:1075$727_Y, Q = \cpu.is_slli_srli_srai).
Adding EN signal on $flatten\cpu.$procdff$4116 ($dff) from module firmsoc (D = $flatten\cpu.$eq$rtl/picorv32.v:856$515_Y, Q = \cpu.is_lb_lh_lw_lbu_lhu).
Adding EN signal on $flatten\cpu.$procdff$4114 ($dff) from module firmsoc (D = 1'0, Q = \cpu.compressed_instr).
Adding EN signal on $flatten\cpu.$procdff$4113 ($dff) from module firmsoc (D = { \cpu.mem_rdata_latched [31] \cpu.mem_rdata_latched [31] \cpu.mem_rdata_latched [31] \cpu.mem_rdata_latched [31] \cpu.mem_rdata_latched [31] \cpu.mem_rdata_latched [31] \cpu.mem_rdata_latched [31] \cpu.mem_rdata_latched [31] \cpu.mem_rdata_latched [31] \cpu.mem_rdata_latched [31] \cpu.mem_rdata_latched [31] \cpu.mem_rdata_latched [31] \cpu.mem_rdata_latched [19:12] \cpu.mem_rdata_latched [20] \cpu.mem_rdata_latched [30:21] 1'0 }, Q = \cpu.decoded_imm_uj).
Adding EN signal on $flatten\cpu.$procdff$4112 ($dff) from module firmsoc (D = $flatten\cpu.$procmux$2878_Y, Q = \cpu.decoded_imm).
Adding EN signal on $flatten\cpu.$procdff$4111 ($dff) from module firmsoc (D = \cpu.mem_rdata_latched [24:20], Q = \cpu.decoded_rs2).
Adding EN signal on $flatten\cpu.$procdff$4110 ($dff) from module firmsoc (D = \cpu.mem_rdata_latched [19:15], Q = \cpu.decoded_rs1).
Adding EN signal on $flatten\cpu.$procdff$4109 ($dff) from module firmsoc (D = \cpu.mem_rdata_latched [11:7], Q = \cpu.decoded_rd).
Adding EN signal on $flatten\cpu.$procdff$4108 ($dff) from module firmsoc (D = 1'0, Q = \cpu.instr_timer).
Adding EN signal on $flatten\cpu.$procdff$4107 ($dff) from module firmsoc (D = 1'0, Q = \cpu.instr_waitirq).
Adding EN signal on $flatten\cpu.$procdff$4106 ($dff) from module firmsoc (D = 1'0, Q = \cpu.instr_maskirq).
Adding EN signal on $flatten\cpu.$procdff$4105 ($dff) from module firmsoc (D = 1'0, Q = \cpu.instr_retirq).
Adding EN signal on $flatten\cpu.$procdff$4104 ($dff) from module firmsoc (D = 1'0, Q = \cpu.instr_setq).
Adding EN signal on $flatten\cpu.$procdff$4103 ($dff) from module firmsoc (D = 1'0, Q = \cpu.instr_getq).
Adding EN signal on $flatten\cpu.$procdff$4101 ($dff) from module firmsoc (D = $flatten\cpu.$logic_and$rtl/picorv32.v:1065$687_Y, Q = \cpu.instr_rdinstrh).
Adding EN signal on $flatten\cpu.$procdff$4100 ($dff) from module firmsoc (D = $flatten\cpu.$logic_and$rtl/picorv32.v:1064$683_Y, Q = \cpu.instr_rdinstr).
Adding EN signal on $flatten\cpu.$procdff$4099 ($dff) from module firmsoc (D = $flatten\cpu.$logic_and$rtl/picorv32.v:1062$679_Y, Q = \cpu.instr_rdcycleh).
Adding EN signal on $flatten\cpu.$procdff$4098 ($dff) from module firmsoc (D = $flatten\cpu.$logic_and$rtl/picorv32.v:1060$671_Y, Q = \cpu.instr_rdcycle).
Adding SRST signal on $flatten\cpu.$procdff$4097 ($dff) from module firmsoc (D = $flatten\cpu.$procmux$2988_Y, Q = \cpu.instr_and, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4683 ($sdff) from module firmsoc (D = $flatten\cpu.$logic_and$rtl/picorv32.v:1058$663_Y, Q = \cpu.instr_and).
Adding SRST signal on $flatten\cpu.$procdff$4096 ($dff) from module firmsoc (D = $flatten\cpu.$procmux$2992_Y, Q = \cpu.instr_or, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4685 ($sdff) from module firmsoc (D = $flatten\cpu.$logic_and$rtl/picorv32.v:1057$659_Y, Q = \cpu.instr_or).
Adding SRST signal on $flatten\cpu.$procdff$4095 ($dff) from module firmsoc (D = $flatten\cpu.$procmux$2996_Y, Q = \cpu.instr_sra, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4687 ($sdff) from module firmsoc (D = $flatten\cpu.$logic_and$rtl/picorv32.v:1056$655_Y, Q = \cpu.instr_sra).
Adding SRST signal on $flatten\cpu.$procdff$4094 ($dff) from module firmsoc (D = $flatten\cpu.$procmux$3000_Y, Q = \cpu.instr_srl, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4689 ($sdff) from module firmsoc (D = $flatten\cpu.$logic_and$rtl/picorv32.v:1055$651_Y, Q = \cpu.instr_srl).
Adding SRST signal on $flatten\cpu.$procdff$4093 ($dff) from module firmsoc (D = $flatten\cpu.$procmux$3004_Y, Q = \cpu.instr_xor, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4691 ($sdff) from module firmsoc (D = $flatten\cpu.$logic_and$rtl/picorv32.v:1054$647_Y, Q = \cpu.instr_xor).
Adding SRST signal on $flatten\cpu.$procdff$4092 ($dff) from module firmsoc (D = $flatten\cpu.$procmux$3008_Y, Q = \cpu.instr_sltu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4693 ($sdff) from module firmsoc (D = $flatten\cpu.$logic_and$rtl/picorv32.v:1053$643_Y, Q = \cpu.instr_sltu).
Adding SRST signal on $flatten\cpu.$procdff$4091 ($dff) from module firmsoc (D = $flatten\cpu.$procmux$3012_Y, Q = \cpu.instr_slt, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4695 ($sdff) from module firmsoc (D = $flatten\cpu.$logic_and$rtl/picorv32.v:1052$639_Y, Q = \cpu.instr_slt).
Adding SRST signal on $flatten\cpu.$procdff$4090 ($dff) from module firmsoc (D = $flatten\cpu.$procmux$3016_Y, Q = \cpu.instr_sll, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4697 ($sdff) from module firmsoc (D = $flatten\cpu.$logic_and$rtl/picorv32.v:1051$635_Y, Q = \cpu.instr_sll).
Adding SRST signal on $flatten\cpu.$procdff$4089 ($dff) from module firmsoc (D = $flatten\cpu.$procmux$3020_Y, Q = \cpu.instr_sub, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4699 ($sdff) from module firmsoc (D = $flatten\cpu.$logic_and$rtl/picorv32.v:1050$631_Y, Q = \cpu.instr_sub).
Adding SRST signal on $flatten\cpu.$procdff$4088 ($dff) from module firmsoc (D = $flatten\cpu.$procmux$3024_Y, Q = \cpu.instr_add, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4701 ($sdff) from module firmsoc (D = $flatten\cpu.$logic_and$rtl/picorv32.v:1049$627_Y, Q = \cpu.instr_add).
Adding EN signal on $flatten\cpu.$procdff$4087 ($dff) from module firmsoc (D = $flatten\cpu.$logic_and$rtl/picorv32.v:1047$623_Y, Q = \cpu.instr_srai).
Adding EN signal on $flatten\cpu.$procdff$4086 ($dff) from module firmsoc (D = $flatten\cpu.$logic_and$rtl/picorv32.v:1046$619_Y, Q = \cpu.instr_srli).
Adding EN signal on $flatten\cpu.$procdff$4085 ($dff) from module firmsoc (D = $flatten\cpu.$logic_and$rtl/picorv32.v:1045$615_Y, Q = \cpu.instr_slli).
Adding SRST signal on $flatten\cpu.$procdff$4084 ($dff) from module firmsoc (D = $flatten\cpu.$procmux$3034_Y, Q = \cpu.instr_andi, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4706 ($sdff) from module firmsoc (D = $flatten\cpu.$logic_and$rtl/picorv32.v:1043$611_Y, Q = \cpu.instr_andi).
Adding SRST signal on $flatten\cpu.$procdff$4083 ($dff) from module firmsoc (D = $flatten\cpu.$procmux$3038_Y, Q = \cpu.instr_ori, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4708 ($sdff) from module firmsoc (D = $flatten\cpu.$logic_and$rtl/picorv32.v:1042$609_Y, Q = \cpu.instr_ori).
Adding SRST signal on $flatten\cpu.$procdff$4082 ($dff) from module firmsoc (D = $flatten\cpu.$procmux$3042_Y, Q = \cpu.instr_xori, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4710 ($sdff) from module firmsoc (D = $flatten\cpu.$logic_and$rtl/picorv32.v:1041$607_Y, Q = \cpu.instr_xori).
Adding SRST signal on $flatten\cpu.$procdff$4081 ($dff) from module firmsoc (D = $flatten\cpu.$procmux$3046_Y, Q = \cpu.instr_sltiu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4712 ($sdff) from module firmsoc (D = $flatten\cpu.$logic_and$rtl/picorv32.v:1040$605_Y, Q = \cpu.instr_sltiu).
Adding SRST signal on $flatten\cpu.$procdff$4080 ($dff) from module firmsoc (D = $flatten\cpu.$procmux$3050_Y, Q = \cpu.instr_slti, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4714 ($sdff) from module firmsoc (D = $flatten\cpu.$logic_and$rtl/picorv32.v:1039$603_Y, Q = \cpu.instr_slti).
Adding SRST signal on $flatten\cpu.$procdff$4079 ($dff) from module firmsoc (D = $flatten\cpu.$procmux$3054_Y, Q = \cpu.instr_addi, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4716 ($sdff) from module firmsoc (D = $flatten\cpu.$logic_and$rtl/picorv32.v:1038$601_Y, Q = \cpu.instr_addi).
Adding EN signal on $flatten\cpu.$procdff$4078 ($dff) from module firmsoc (D = $flatten\cpu.$logic_and$rtl/picorv32.v:1036$599_Y, Q = \cpu.instr_sw).
Adding EN signal on $flatten\cpu.$procdff$4077 ($dff) from module firmsoc (D = $flatten\cpu.$logic_and$rtl/picorv32.v:1035$597_Y, Q = \cpu.instr_sh).
Adding EN signal on $flatten\cpu.$procdff$4076 ($dff) from module firmsoc (D = $flatten\cpu.$logic_and$rtl/picorv32.v:1034$595_Y, Q = \cpu.instr_sb).
Adding EN signal on $flatten\cpu.$procdff$4075 ($dff) from module firmsoc (D = $flatten\cpu.$logic_and$rtl/picorv32.v:1032$593_Y, Q = \cpu.instr_lhu).
Adding EN signal on $flatten\cpu.$procdff$4074 ($dff) from module firmsoc (D = $flatten\cpu.$logic_and$rtl/picorv32.v:1031$591_Y, Q = \cpu.instr_lbu).
Adding EN signal on $flatten\cpu.$procdff$4073 ($dff) from module firmsoc (D = $flatten\cpu.$logic_and$rtl/picorv32.v:1030$589_Y, Q = \cpu.instr_lw).
Adding EN signal on $flatten\cpu.$procdff$4072 ($dff) from module firmsoc (D = $flatten\cpu.$logic_and$rtl/picorv32.v:1029$587_Y, Q = \cpu.instr_lh).
Adding EN signal on $flatten\cpu.$procdff$4071 ($dff) from module firmsoc (D = $flatten\cpu.$logic_and$rtl/picorv32.v:1028$585_Y, Q = \cpu.instr_lb).
Adding SRST signal on $flatten\cpu.$procdff$4070 ($dff) from module firmsoc (D = $flatten\cpu.$procmux$3074_Y, Q = \cpu.instr_bgeu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4726 ($sdff) from module firmsoc (D = $flatten\cpu.$logic_and$rtl/picorv32.v:1026$583_Y, Q = \cpu.instr_bgeu).
Adding SRST signal on $flatten\cpu.$procdff$4069 ($dff) from module firmsoc (D = $flatten\cpu.$procmux$3078_Y, Q = \cpu.instr_bltu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4728 ($sdff) from module firmsoc (D = $flatten\cpu.$logic_and$rtl/picorv32.v:1025$581_Y, Q = \cpu.instr_bltu).
Adding SRST signal on $flatten\cpu.$procdff$4068 ($dff) from module firmsoc (D = $flatten\cpu.$procmux$3082_Y, Q = \cpu.instr_bge, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4730 ($sdff) from module firmsoc (D = $flatten\cpu.$logic_and$rtl/picorv32.v:1024$579_Y, Q = \cpu.instr_bge).
Adding SRST signal on $flatten\cpu.$procdff$4067 ($dff) from module firmsoc (D = $flatten\cpu.$procmux$3086_Y, Q = \cpu.instr_blt, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4732 ($sdff) from module firmsoc (D = $flatten\cpu.$logic_and$rtl/picorv32.v:1023$577_Y, Q = \cpu.instr_blt).
Adding SRST signal on $flatten\cpu.$procdff$4066 ($dff) from module firmsoc (D = $flatten\cpu.$procmux$3090_Y, Q = \cpu.instr_bne, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4734 ($sdff) from module firmsoc (D = $flatten\cpu.$logic_and$rtl/picorv32.v:1022$575_Y, Q = \cpu.instr_bne).
Adding SRST signal on $flatten\cpu.$procdff$4065 ($dff) from module firmsoc (D = $flatten\cpu.$procmux$3094_Y, Q = \cpu.instr_beq, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4736 ($sdff) from module firmsoc (D = $flatten\cpu.$logic_and$rtl/picorv32.v:1021$573_Y, Q = \cpu.instr_beq).
Adding EN signal on $flatten\cpu.$procdff$4064 ($dff) from module firmsoc (D = $flatten\cpu.$logic_and$rtl/picorv32.v:851$505_Y, Q = \cpu.instr_jalr).
Adding EN signal on $flatten\cpu.$procdff$4063 ($dff) from module firmsoc (D = $flatten\cpu.$eq$rtl/picorv32.v:850$502_Y, Q = \cpu.instr_jal).
Adding EN signal on $flatten\cpu.$procdff$4062 ($dff) from module firmsoc (D = $flatten\cpu.$eq$rtl/picorv32.v:849$501_Y, Q = \cpu.instr_auipc).
Adding EN signal on $flatten\cpu.$procdff$4061 ($dff) from module firmsoc (D = $flatten\cpu.$eq$rtl/picorv32.v:848$500_Y, Q = \cpu.instr_lui).
Adding SRST signal on $flatten\cpu.$procdff$4050 ($dff) from module firmsoc (D = $flatten\cpu.$procmux$1764_Y, Q = \cpu.latched_rd, rval = 5'00010).
Adding EN signal on $auto$ff.cc:266:slice$4742 ($sdff) from module firmsoc (D = $flatten\cpu.$procmux$1764_Y, Q = \cpu.latched_rd).
Adding SRST signal on $flatten\cpu.$procdff$4049 ($dff) from module firmsoc (D = $flatten\cpu.$procmux$1790_Y, Q = \cpu.latched_is_lb, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4750 ($sdff) from module firmsoc (D = $flatten\cpu.$procmux$1790_Y, Q = \cpu.latched_is_lb).
Adding SRST signal on $flatten\cpu.$procdff$4048 ($dff) from module firmsoc (D = $flatten\cpu.$procmux$1803_Y, Q = \cpu.latched_is_lh, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4760 ($sdff) from module firmsoc (D = $flatten\cpu.$procmux$1803_Y, Q = \cpu.latched_is_lh).
Adding SRST signal on $flatten\cpu.$procdff$4047 ($dff) from module firmsoc (D = $flatten\cpu.$procmux$1816_Y, Q = \cpu.latched_is_lu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4770 ($sdff) from module firmsoc (D = $flatten\cpu.$procmux$1816_Y, Q = \cpu.latched_is_lu).
Adding EN signal on $flatten\cpu.$procdff$4045 ($dff) from module firmsoc (D = \cpu.compressed_instr, Q = \cpu.latched_compr).
Adding SRST signal on $flatten\cpu.$procdff$4044 ($dff) from module firmsoc (D = $flatten\cpu.$procmux$1861_Y, Q = \cpu.latched_branch, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4783 ($sdff) from module firmsoc (D = $flatten\cpu.$procmux$1861_Y, Q = \cpu.latched_branch).
Adding SRST signal on $flatten\cpu.$procdff$4043 ($dff) from module firmsoc (D = $flatten\cpu.$procmux$1897_Y, Q = \cpu.latched_stalu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4787 ($sdff) from module firmsoc (D = $flatten\cpu.$procmux$1897_Y, Q = \cpu.latched_stalu).
Adding SRST signal on $flatten\cpu.$procdff$4042 ($dff) from module firmsoc (D = $flatten\cpu.$procmux$1904_Y, Q = \cpu.latched_store, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$4795 ($sdff) from module firmsoc (D = $flatten\cpu.$procmux$1904_Y, Q = \cpu.latched_store).
Adding SRST signal on $flatten\cpu.$procdff$4031 ($dff) from module firmsoc (D = $flatten\cpu.$procmux$1528_Y, Q = \cpu.decoder_pseudo_trigger, rval = 1'0).
Adding SRST signal on $flatten\cpu.$procdff$4028 ($dff) from module firmsoc (D = $flatten\cpu.$procmux$2168_Y, Q = \cpu.mem_do_wdata, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$4806 ($sdff) from module firmsoc (D = 1'0, Q = \cpu.mem_do_wdata).
Adding SRST signal on $flatten\cpu.$procdff$4027 ($dff) from module firmsoc (D = $flatten\cpu.$procmux$2172_Y, Q = \cpu.mem_do_rdata, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$4808 ($sdff) from module firmsoc (D = 1'0, Q = \cpu.mem_do_rdata).
Adding SRST signal on $flatten\cpu.$procdff$4026 ($dff) from module firmsoc (D = $flatten\cpu.$procmux$2243_Y, Q = \cpu.mem_do_rinst, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$4810 ($sdff) from module firmsoc (D = $flatten\cpu.$procmux$2243_Y, Q = \cpu.mem_do_rinst).
Adding SRST signal on $flatten\cpu.$procdff$4025 ($dff) from module firmsoc (D = $flatten\cpu.$procmux$2268_Y, Q = \cpu.mem_do_prefetch, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4824 ($sdff) from module firmsoc (D = $flatten\cpu.$logic_and$rtl/picorv32.v:1551$880_Y, Q = \cpu.mem_do_prefetch).
Adding SRST signal on $flatten\cpu.$procdff$4017 ($dff) from module firmsoc (D = $flatten\cpu.$procmux$1662_Y, Q = \cpu.reg_out, rval = 32768).
Adding EN signal on $flatten\cpu.$procdff$4016 ($dff) from module firmsoc (D = $flatten\cpu.$procmux$2392_Y, Q = \cpu.reg_op2).
Adding EN signal on $flatten\cpu.$procdff$4015 ($dff) from module firmsoc (D = $flatten\cpu.$procmux$2415_Y [31], Q = \cpu.reg_op1 [31]).
Adding EN signal on $flatten\cpu.$procdff$4015 ($dff) from module firmsoc (D = $flatten\cpu.$procmux$2415_Y [30:0], Q = \cpu.reg_op1 [30:0]).
Adding SRST signal on $flatten\cpu.$procdff$4014 ($dff) from module firmsoc (D = $flatten\cpu.$procmux$2479_Y, Q = \cpu.reg_next_pc, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$4876 ($sdff) from module firmsoc (D = $flatten\cpu.$procmux$2468_Y, Q = \cpu.reg_next_pc).
Adding SRST signal on $flatten\cpu.$procdff$4013 ($dff) from module firmsoc (D = $flatten\cpu.$procmux$2491_Y, Q = \cpu.reg_pc, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$4878 ($sdff) from module firmsoc (D = $flatten\cpu.$3\current_pc[31:0], Q = \cpu.reg_pc).
Adding SRST signal on $flatten\cpu.$procdff$4012 ($dff) from module firmsoc (D = $flatten\cpu.$procmux$2511_Y, Q = \cpu.count_instr, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$4880 ($sdff) from module firmsoc (D = $flatten\cpu.$add$rtl/picorv32.v:1542$876_Y, Q = \cpu.count_instr).
Adding SRST signal on $flatten\cpu.$procdff$4011 ($dff) from module firmsoc (D = $flatten\cpu.$add$rtl/picorv32.v:1405$821_Y, Q = \cpu.count_cycle, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $flatten\cpu.$procdff$4006 ($dff) from module firmsoc (D = $flatten\cpu.$procmux$1746_Y, Q = \cpu.trap, rval = 1'0).
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$4613 ($sdffe) from module firmsoc.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4678 ($dffe) from module firmsoc.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4677 ($dffe) from module firmsoc.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4676 ($dffe) from module firmsoc.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4675 ($dffe) from module firmsoc.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4674 ($dffe) from module firmsoc.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4673 ($dffe) from module firmsoc.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4668 ($dffe) from module firmsoc.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4667 ($dffe) from module firmsoc.

4.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \firmsoc..
Removed 174 unused cells and 193 unused wires.
<suppressed ~175 debug messages>

4.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module firmsoc.
<suppressed ~19 debug messages>

4.14.9. Rerunning OPT passes. (Maybe there is more to do..)

4.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \firmsoc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~63 debug messages>

4.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \firmsoc.
    New input vector for $reduce_and cell $auto$opt_dff.cc:254:combine_resets$4805: { $flatten\cpu.$logic_or$rtl/picorv32.v:1835$945_Y $auto$fsm_map.cc:102:implement_pattern_cache$4268 \reset_cnt }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$4875: { $auto$opt_dff.cc:194:make_patterns_logic$4872 $auto$opt_dff.cc:194:make_patterns_logic$4870 $auto$opt_dff.cc:194:make_patterns_logic$4868 $auto$opt_dff.cc:194:make_patterns_logic$4866 $auto$opt_dff.cc:194:make_patterns_logic$4864 $auto$opt_dff.cc:194:make_patterns_logic$4862 $auto$opt_dff.cc:194:make_patterns_logic$4858 $auto$opt_dff.cc:194:make_patterns_logic$4860 \reset_cnt }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$4856: { $auto$opt_dff.cc:194:make_patterns_logic$4843 $auto$opt_dff.cc:194:make_patterns_logic$4841 $auto$opt_dff.cc:194:make_patterns_logic$4839 $auto$opt_dff.cc:194:make_patterns_logic$4837 $auto$opt_dff.cc:194:make_patterns_logic$4835 $auto$opt_dff.cc:194:make_patterns_logic$4845 $auto$opt_dff.cc:194:make_patterns_logic$4853 $auto$opt_dff.cc:194:make_patterns_logic$4847 $auto$opt_dff.cc:194:make_patterns_logic$4849 $auto$opt_dff.cc:194:make_patterns_logic$4851 \reset_cnt }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$4833: { \cpu.cpu_state [2] \reset_cnt }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$4829: { $auto$rtlil.cc:2399:Not$4827 \cpu.decoder_trigger \cpu.cpu_state [1] \reset_cnt }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$4782: { \cpu.cpu_state [1] \reset_cnt }
  Optimizing cells in module \firmsoc.
Performed a total of 6 changes.

4.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\firmsoc'.
<suppressed ~75 debug messages>
Removed a total of 25 cells.

4.14.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4780 ($dffe) from module firmsoc.

4.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \firmsoc..
Removed 1 unused cells and 29 unused wires.
<suppressed ~2 debug messages>

4.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module firmsoc.
<suppressed ~1 debug messages>

4.14.16. Rerunning OPT passes. (Maybe there is more to do..)

4.14.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \firmsoc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~62 debug messages>

4.14.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \firmsoc.
Performed a total of 0 changes.

4.14.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\firmsoc'.
Removed a total of 0 cells.

4.14.20. Executing OPT_DFF pass (perform DFF optimizations).

4.14.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \firmsoc..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.14.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module firmsoc.

4.14.23. Rerunning OPT passes. (Maybe there is more to do..)

4.14.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \firmsoc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~62 debug messages>

4.14.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \firmsoc.
Performed a total of 0 changes.

4.14.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\firmsoc'.
Removed a total of 0 cells.

4.14.27. Executing OPT_DFF pass (perform DFF optimizations).

4.14.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \firmsoc..

4.14.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module firmsoc.

4.14.30. Finished OPT passes. (There is nothing left to do.)

4.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 9 address bits (of 22) from memory init port firmsoc.$auto$proc_memwr.cc:45:proc_memwr$4184 (ram).
Removed top 9 address bits (of 22) from memory init port firmsoc.$auto$proc_memwr.cc:45:proc_memwr$4185 (ram).
Removed top 9 address bits (of 22) from memory init port firmsoc.$auto$proc_memwr.cc:45:proc_memwr$4186 (ram).
Removed top 9 address bits (of 22) from memory init port firmsoc.$auto$proc_memwr.cc:45:proc_memwr$4187 (ram).
Removed top 19 address bits (of 32) from memory init port firmsoc.$meminit$\ram$rtl/firmsoc.v:0$299 (ram).
Removed top 9 address bits (of 22) from memory read port firmsoc.$memrd$\ram$rtl/firmsoc.v:112$276 (ram).
Removed top 5 bits (of 6) from port B of cell firmsoc.$add$rtl/firmsoc.v:83$236 ($add).
Removed top 7 bits (of 8) from port B of cell firmsoc.$gt$rtl/firmsoc.v:124$277 ($gt).
Removed top 6 bits (of 32) from port B of cell firmsoc.$eq$rtl/firmsoc.v:129$279 ($eq).
Removed top 6 bits (of 32) from port B of cell firmsoc.$eq$rtl/firmsoc.v:132$281 ($eq).
Removed top 6 bits (of 32) from port B of cell firmsoc.$eq$rtl/firmsoc.v:138$285 ($eq).
Removed top 9 bits (of 22) from mux cell firmsoc.$procmux$3961 ($mux).
Removed top 9 bits (of 22) from mux cell firmsoc.$procmux$3970 ($mux).
Removed top 9 bits (of 22) from mux cell firmsoc.$procmux$3979 ($mux).
Removed top 9 bits (of 22) from mux cell firmsoc.$procmux$3988 ($mux).
Removed top 1 bits (of 2) from port B of cell firmsoc.$auto$opt_dff.cc:195:make_patterns_logic$4584 ($ne).
Removed top 1 bits (of 2) from port B of cell firmsoc.$auto$opt_dff.cc:195:make_patterns_logic$4582 ($ne).
Removed top 2 bits (of 3) from port B of cell firmsoc.$auto$opt_dff.cc:195:make_patterns_logic$4645 ($ne).
Removed top 1 bits (of 4) from port B of cell firmsoc.$auto$opt_dff.cc:195:make_patterns_logic$4625 ($ne).
Removed top 1 bits (of 2) from port B of cell firmsoc.$flatten\cpu.$procmux$3433_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell firmsoc.$auto$fsm_map.cc:77:implement_pattern_cache$4297 ($eq).
Removed top 1 bits (of 2) from port B of cell firmsoc.$auto$opt_dff.cc:195:make_patterns_logic$4800 ($ne).
Removed top 1 bits (of 2) from port B of cell firmsoc.$flatten\cpu.$procmux$3720_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell firmsoc.$flatten\cpu.$sub$rtl/picorv32.v:1828$943 ($sub).
Removed top 27 bits (of 32) from port Y of cell firmsoc.$flatten\cpu.$sub$rtl/picorv32.v:1828$943 ($sub).
Removed top 29 bits (of 32) from port B of cell firmsoc.$flatten\cpu.$sub$rtl/picorv32.v:1820$936 ($sub).
Removed top 27 bits (of 32) from port Y of cell firmsoc.$flatten\cpu.$sub$rtl/picorv32.v:1820$936 ($sub).
Removed top 29 bits (of 32) from port B of cell firmsoc.$flatten\cpu.$ge$rtl/picorv32.v:1813$928 ($ge).
Removed top 31 bits (of 32) from port B of cell firmsoc.$flatten\cpu.$add$rtl/picorv32.v:1542$876 ($add).
Removed top 29 bits (of 32) from port B of cell firmsoc.$flatten\cpu.$add$rtl/picorv32.v:1538$875 ($add).
Removed top 1 bits (of 2) from port B of cell firmsoc.$auto$opt_dff.cc:195:make_patterns_logic$4747 ($ne).
Removed top 31 bits (of 32) from port B of cell firmsoc.$flatten\cpu.$add$rtl/picorv32.v:1405$821 ($add).
Removed top 29 bits (of 32) from port B of cell firmsoc.$flatten\cpu.$add$rtl/picorv32.v:1295$795 ($add).
Removed top 1 bits (of 7) from port B of cell firmsoc.$flatten\cpu.$eq$rtl/picorv32.v:1047$622 ($eq).
Removed top 1 bits (of 3) from port B of cell firmsoc.$flatten\cpu.$eq$rtl/picorv32.v:1040$604 ($eq).
Removed top 1 bits (of 3) from port B of cell firmsoc.$flatten\cpu.$eq$rtl/picorv32.v:1030$588 ($eq).
Removed top 2 bits (of 3) from port B of cell firmsoc.$flatten\cpu.$eq$rtl/picorv32.v:1022$574 ($eq).
Removed top 1 bits (of 7) from port B of cell firmsoc.$flatten\cpu.$eq$rtl/picorv32.v:859$518 ($eq).
Removed top 2 bits (of 7) from port B of cell firmsoc.$flatten\cpu.$eq$rtl/picorv32.v:858$517 ($eq).
Removed top 1 bits (of 7) from port B of cell firmsoc.$flatten\cpu.$eq$rtl/picorv32.v:857$516 ($eq).
Removed top 5 bits (of 7) from port B of cell firmsoc.$flatten\cpu.$eq$rtl/picorv32.v:856$515 ($eq).
Removed top 2 bits (of 7) from port B of cell firmsoc.$flatten\cpu.$eq$rtl/picorv32.v:849$501 ($eq).
Removed top 1 bits (of 7) from port B of cell firmsoc.$flatten\cpu.$eq$rtl/picorv32.v:848$500 ($eq).
Removed top 11 bits (of 31) from FF cell firmsoc.$auto$ff.cc:266:slice$4886 ($dffe).
Removed top 30 bits (of 32) from mux cell firmsoc.$flatten\cpu.$ternary$rtl/picorv32.v:600$481 ($mux).
Removed top 3 bits (of 4) from port A of cell firmsoc.$flatten\cpu.$shl$rtl/picorv32.v:402$422 ($shl).
Removed top 2 bits (of 3) from port B of cell firmsoc.$auto$opt_dff.cc:195:make_patterns_logic$4623 ($ne).
Removed top 2 bits (of 3) from port B of cell firmsoc.$auto$opt_dff.cc:195:make_patterns_logic$4621 ($ne).
Removed top 2 bits (of 3) from port B of cell firmsoc.$auto$opt_dff.cc:195:make_patterns_logic$4619 ($ne).
Removed top 3 bits (of 4) from port B of cell firmsoc.$flatten\simpleuart.$procmux$3811_CMP0 ($eq).
Removed top 1 bits (of 10) from mux cell firmsoc.$flatten\simpleuart.$procmux$3796 ($mux).
Removed top 1 bits (of 10) from mux cell firmsoc.$flatten\simpleuart.$procmux$3793 ($mux).
Removed top 31 bits (of 32) from port B of cell firmsoc.$flatten\simpleuart.$sub$rtl/simpleuart.v:132$327 ($sub).
Removed top 28 bits (of 32) from port Y of cell firmsoc.$flatten\simpleuart.$sub$rtl/simpleuart.v:132$327 ($sub).
Removed top 31 bits (of 32) from port B of cell firmsoc.$flatten\simpleuart.$add$rtl/simpleuart.v:112$319 ($add).
Removed top 31 bits (of 32) from port B of cell firmsoc.$flatten\simpleuart.$add$rtl/simpleuart.v:99$316 ($add).
Removed top 28 bits (of 32) from port Y of cell firmsoc.$flatten\simpleuart.$add$rtl/simpleuart.v:99$316 ($add).
Removed top 31 bits (of 32) from port B of cell firmsoc.$flatten\simpleuart.$add$rtl/simpleuart.v:74$310 ($add).
Removed top 9 bits (of 22) from mux cell firmsoc.$procmux$3896 ($mux).
Removed top 9 bits (of 22) from mux cell firmsoc.$procmux$3914 ($mux).
Removed top 9 bits (of 22) from mux cell firmsoc.$procmux$3932 ($mux).
Removed top 9 bits (of 22) from mux cell firmsoc.$procmux$3950 ($mux).
Removed top 9 bits (of 22) from wire firmsoc.$0$memwr$\ram$rtl/firmsoc.v:107$229_ADDR[21:0]$238.
Removed top 24 bits (of 32) from wire firmsoc.$0$memwr$\ram$rtl/firmsoc.v:107$229_EN[31:0]$240.
Removed top 9 bits (of 22) from wire firmsoc.$0$memwr$\ram$rtl/firmsoc.v:108$230_ADDR[21:0]$241.
Removed top 16 bits (of 32) from wire firmsoc.$0$memwr$\ram$rtl/firmsoc.v:108$230_EN[31:0]$243.
Removed top 9 bits (of 22) from wire firmsoc.$0$memwr$\ram$rtl/firmsoc.v:109$231_ADDR[21:0]$244.
Removed top 8 bits (of 32) from wire firmsoc.$0$memwr$\ram$rtl/firmsoc.v:109$231_EN[31:0]$246.
Removed top 9 bits (of 22) from wire firmsoc.$0$memwr$\ram$rtl/firmsoc.v:110$232_ADDR[21:0]$247.
Removed top 9 bits (of 22) from wire firmsoc.$2$memwr$\ram$rtl/firmsoc.v:107$229_ADDR[21:0]$264.
Removed top 24 bits (of 32) from wire firmsoc.$2$memwr$\ram$rtl/firmsoc.v:107$229_EN[31:0]$266.
Removed top 9 bits (of 22) from wire firmsoc.$2$memwr$\ram$rtl/firmsoc.v:108$230_ADDR[21:0]$267.
Removed top 16 bits (of 32) from wire firmsoc.$2$memwr$\ram$rtl/firmsoc.v:108$230_EN[31:0]$269.
Removed top 9 bits (of 22) from wire firmsoc.$2$memwr$\ram$rtl/firmsoc.v:109$231_ADDR[21:0]$270.
Removed top 8 bits (of 32) from wire firmsoc.$2$memwr$\ram$rtl/firmsoc.v:109$231_EN[31:0]$272.
Removed top 9 bits (of 22) from wire firmsoc.$2$memwr$\ram$rtl/firmsoc.v:110$232_ADDR[21:0]$273.
Removed top 27 bits (of 32) from wire firmsoc.$flatten\cpu.$sub$rtl/picorv32.v:1820$936_Y.
Removed top 27 bits (of 32) from wire firmsoc.$flatten\cpu.$sub$rtl/picorv32.v:1828$943_Y.
Removed top 28 bits (of 32) from wire firmsoc.$flatten\simpleuart.$add$rtl/simpleuart.v:99$316_Y.
Removed top 1 bits (of 10) from wire firmsoc.$flatten\simpleuart.$procmux$3793_Y.
Removed top 1 bits (of 10) from wire firmsoc.$flatten\simpleuart.$procmux$3796_Y.
Removed top 28 bits (of 32) from wire firmsoc.$flatten\simpleuart.$sub$rtl/simpleuart.v:132$327_Y.
Removed top 5 bits (of 6) from wire firmsoc.$logic_not$rtl/firmsoc.v:83$235_Y.

4.16. Executing PEEPOPT pass (run peephole optimizers).

4.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \firmsoc..
Removed 0 unused cells and 22 unused wires.
<suppressed ~1 debug messages>

4.18. Executing SHARE pass (SAT-based resource sharing).
Found 2 cells in module firmsoc that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\cpu.\cpuregs.$memrd$\regs$rtl/firmsoc.v:210$1010 ($memrd):
    Found 2 activation_patterns using ctrl signal { $auto$opt_reduce.cc:134:opt_pmux$4209 \cpu.resetn \cpu.is_slli_srli_srai $flatten\cpu.$reduce_bool$rtl/picorv32.v:1363$809_Y \cpu.cpu_state [2] $auto$opt_reduce.cc:134:opt_pmux$4197 $auto$opt_reduce.cc:134:opt_pmux$4201 }.
    Found 1 candidates: $flatten\cpu.\cpuregs.$memrd$\regs$rtl/firmsoc.v:209$1009
    Analyzing resource sharing with $flatten\cpu.\cpuregs.$memrd$\regs$rtl/firmsoc.v:209$1009 ($memrd):
      Found 1 activation_patterns using ctrl signal { $auto$opt_reduce.cc:134:opt_pmux$4211 \cpu.is_lui_auipc_jal $flatten\cpu.$reduce_bool$rtl/picorv32.v:1362$807_Y \cpu.cpu_state [2] }.
      Activation pattern for cell $flatten\cpu.\cpuregs.$memrd$\regs$rtl/firmsoc.v:210$1010: { $auto$opt_reduce.cc:134:opt_pmux$4209 $flatten\cpu.$reduce_bool$rtl/picorv32.v:1363$809_Y $auto$opt_reduce.cc:134:opt_pmux$4201 } = 3'010
      Activation pattern for cell $flatten\cpu.\cpuregs.$memrd$\regs$rtl/firmsoc.v:210$1010: { \cpu.resetn \cpu.is_slli_srli_srai $flatten\cpu.$reduce_bool$rtl/picorv32.v:1363$809_Y \cpu.cpu_state [2] $auto$opt_reduce.cc:134:opt_pmux$4197 } = 5'10110
      Activation pattern for cell $flatten\cpu.\cpuregs.$memrd$\regs$rtl/firmsoc.v:209$1009: { $auto$opt_reduce.cc:134:opt_pmux$4211 \cpu.is_lui_auipc_jal $flatten\cpu.$reduce_bool$rtl/picorv32.v:1362$807_Y \cpu.cpu_state [2] } = 4'0011
      Size of SAT problem: 0 cells, 154 variables, 351 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { $auto$opt_reduce.cc:134:opt_pmux$4211 $auto$opt_reduce.cc:134:opt_pmux$4209 \cpu.resetn \cpu.is_lui_auipc_jal \cpu.is_slli_srli_srai $flatten\cpu.$reduce_bool$rtl/picorv32.v:1362$807_Y $flatten\cpu.$reduce_bool$rtl/picorv32.v:1363$809_Y \cpu.cpu_state [2] $auto$opt_reduce.cc:134:opt_pmux$4197 $auto$opt_reduce.cc:134:opt_pmux$4201 } = 10'0000011100
  Analyzing resource sharing options for $flatten\cpu.\cpuregs.$memrd$\regs$rtl/firmsoc.v:209$1009 ($memrd):
    Found 1 activation_patterns using ctrl signal { $auto$opt_reduce.cc:134:opt_pmux$4211 \cpu.is_lui_auipc_jal $flatten\cpu.$reduce_bool$rtl/picorv32.v:1362$807_Y \cpu.cpu_state [2] }.
    No candidates found.

4.19. Executing TECHMAP pass (map to technology primitives).

4.19.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

4.19.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~166 debug messages>

4.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module firmsoc.

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \firmsoc..

4.22. Executing TECHMAP pass (map to technology primitives).

4.22.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/usr/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.22.2. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

4.22.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

4.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module firmsoc:
  creating $macc model for $add$rtl/firmsoc.v:83$236 ($add).
  creating $macc model for $flatten\cpu.$add$rtl/picorv32.v:1218$992 ($add).
  creating $macc model for $flatten\cpu.$add$rtl/picorv32.v:1295$795 ($add).
  creating $macc model for $flatten\cpu.$add$rtl/picorv32.v:1405$821 ($add).
  creating $macc model for $flatten\cpu.$add$rtl/picorv32.v:1538$875 ($add).
  creating $macc model for $flatten\cpu.$add$rtl/picorv32.v:1542$876 ($add).
  creating $macc model for $flatten\cpu.$add$rtl/picorv32.v:1547$877 ($add).
  creating $macc model for $flatten\cpu.$add$rtl/picorv32.v:1784$922 ($add).
  creating $macc model for $flatten\cpu.$add$rtl/picorv32.v:1847$947 ($add).
  creating $macc model for $flatten\cpu.$sub$rtl/picorv32.v:1218$991 ($sub).
  creating $macc model for $flatten\cpu.$sub$rtl/picorv32.v:1820$936 ($sub).
  creating $macc model for $flatten\cpu.$sub$rtl/picorv32.v:1828$943 ($sub).
  creating $macc model for $flatten\simpleuart.$add$rtl/simpleuart.v:112$319 ($add).
  creating $macc model for $flatten\simpleuart.$add$rtl/simpleuart.v:74$310 ($add).
  creating $macc model for $flatten\simpleuart.$add$rtl/simpleuart.v:99$316 ($add).
  creating $macc model for $flatten\simpleuart.$sub$rtl/simpleuart.v:132$327 ($sub).
  creating $alu model for $macc $flatten\simpleuart.$sub$rtl/simpleuart.v:132$327.
  creating $alu model for $macc $flatten\simpleuart.$add$rtl/simpleuart.v:99$316.
  creating $alu model for $macc $flatten\simpleuart.$add$rtl/simpleuart.v:74$310.
  creating $alu model for $macc $flatten\simpleuart.$add$rtl/simpleuart.v:112$319.
  creating $alu model for $macc $flatten\cpu.$sub$rtl/picorv32.v:1828$943.
  creating $alu model for $macc $flatten\cpu.$sub$rtl/picorv32.v:1820$936.
  creating $alu model for $macc $flatten\cpu.$sub$rtl/picorv32.v:1218$991.
  creating $alu model for $macc $flatten\cpu.$add$rtl/picorv32.v:1847$947.
  creating $alu model for $macc $flatten\cpu.$add$rtl/picorv32.v:1784$922.
  creating $alu model for $macc $flatten\cpu.$add$rtl/picorv32.v:1547$877.
  creating $alu model for $macc $flatten\cpu.$add$rtl/picorv32.v:1542$876.
  creating $alu model for $macc $flatten\cpu.$add$rtl/picorv32.v:1538$875.
  creating $alu model for $macc $flatten\cpu.$add$rtl/picorv32.v:1405$821.
  creating $alu model for $macc $flatten\cpu.$add$rtl/picorv32.v:1295$795.
  creating $alu model for $macc $flatten\cpu.$add$rtl/picorv32.v:1218$992.
  creating $alu model for $macc $add$rtl/firmsoc.v:83$236.
  creating $alu model for $flatten\cpu.$ge$rtl/picorv32.v:1813$928 ($ge): new $alu
  creating $alu model for $flatten\cpu.$lt$rtl/picorv32.v:1220$995 ($lt): new $alu
  creating $alu model for $flatten\cpu.$lt$rtl/picorv32.v:1221$996 ($lt): merged with $flatten\cpu.$sub$rtl/picorv32.v:1218$991.
  creating $alu model for $flatten\simpleuart.$gt$rtl/simpleuart.v:130$325 ($gt): new $alu
  creating $alu model for $flatten\simpleuart.$gt$rtl/simpleuart.v:84$313 ($gt): new $alu
  creating $alu model for $flatten\simpleuart.$gt$rtl/simpleuart.v:90$314 ($gt): new $alu
  creating $alu model for $gt$rtl/firmsoc.v:124$277 ($gt): new $alu
  creating $alu model for $flatten\cpu.$eq$rtl/picorv32.v:1219$994 ($eq): merged with $flatten\cpu.$sub$rtl/picorv32.v:1218$991.
  creating $alu cell for $gt$rtl/firmsoc.v:124$277: $auto$alumacc.cc:485:replace_alu$4915
  creating $alu cell for $flatten\simpleuart.$gt$rtl/simpleuart.v:90$314: $auto$alumacc.cc:485:replace_alu$4920
  creating $alu cell for $flatten\simpleuart.$gt$rtl/simpleuart.v:84$313: $auto$alumacc.cc:485:replace_alu$4931
  creating $alu cell for $flatten\simpleuart.$gt$rtl/simpleuart.v:130$325: $auto$alumacc.cc:485:replace_alu$4936
  creating $alu cell for $flatten\cpu.$ge$rtl/picorv32.v:1813$928: $auto$alumacc.cc:485:replace_alu$4947
  creating $alu cell for $add$rtl/firmsoc.v:83$236: $auto$alumacc.cc:485:replace_alu$4956
  creating $alu cell for $flatten\cpu.$add$rtl/picorv32.v:1295$795: $auto$alumacc.cc:485:replace_alu$4959
  creating $alu cell for $flatten\cpu.$add$rtl/picorv32.v:1405$821: $auto$alumacc.cc:485:replace_alu$4962
  creating $alu cell for $flatten\cpu.$add$rtl/picorv32.v:1538$875: $auto$alumacc.cc:485:replace_alu$4965
  creating $alu cell for $flatten\cpu.$add$rtl/picorv32.v:1542$876: $auto$alumacc.cc:485:replace_alu$4968
  creating $alu cell for $flatten\cpu.$add$rtl/picorv32.v:1547$877: $auto$alumacc.cc:485:replace_alu$4971
  creating $alu cell for $flatten\cpu.$add$rtl/picorv32.v:1784$922: $auto$alumacc.cc:485:replace_alu$4974
  creating $alu cell for $flatten\cpu.$add$rtl/picorv32.v:1847$947: $auto$alumacc.cc:485:replace_alu$4977
  creating $alu cell for $flatten\cpu.$lt$rtl/picorv32.v:1220$995: $auto$alumacc.cc:485:replace_alu$4980
  creating $alu cell for $flatten\cpu.$add$rtl/picorv32.v:1218$992: $auto$alumacc.cc:485:replace_alu$4987
  creating $alu cell for $flatten\cpu.$sub$rtl/picorv32.v:1218$991, $flatten\cpu.$lt$rtl/picorv32.v:1221$996, $flatten\cpu.$eq$rtl/picorv32.v:1219$994: $auto$alumacc.cc:485:replace_alu$4990
  creating $alu cell for $flatten\cpu.$sub$rtl/picorv32.v:1820$936: $auto$alumacc.cc:485:replace_alu$4997
  creating $alu cell for $flatten\cpu.$sub$rtl/picorv32.v:1828$943: $auto$alumacc.cc:485:replace_alu$5000
  creating $alu cell for $flatten\simpleuart.$add$rtl/simpleuart.v:112$319: $auto$alumacc.cc:485:replace_alu$5003
  creating $alu cell for $flatten\simpleuart.$add$rtl/simpleuart.v:74$310: $auto$alumacc.cc:485:replace_alu$5006
  creating $alu cell for $flatten\simpleuart.$add$rtl/simpleuart.v:99$316: $auto$alumacc.cc:485:replace_alu$5009
  creating $alu cell for $flatten\simpleuart.$sub$rtl/simpleuart.v:132$327: $auto$alumacc.cc:485:replace_alu$5012
  created 22 $alu and 0 $macc cells.

4.24. Executing OPT pass (performing simple optimizations).

4.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module firmsoc.
<suppressed ~7 debug messages>

4.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\firmsoc'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \firmsoc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~62 debug messages>

4.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \firmsoc.
Performed a total of 0 changes.

4.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\firmsoc'.
Removed a total of 0 cells.

4.24.6. Executing OPT_DFF pass (perform DFF optimizations).

4.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \firmsoc..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

4.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module firmsoc.

4.24.9. Rerunning OPT passes. (Maybe there is more to do..)

4.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \firmsoc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~62 debug messages>

4.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \firmsoc.
Performed a total of 0 changes.

4.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\firmsoc'.
Removed a total of 0 cells.

4.24.13. Executing OPT_DFF pass (perform DFF optimizations).

4.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \firmsoc..

4.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module firmsoc.

4.24.16. Finished OPT passes. (There is nothing left to do.)

4.25. Executing MEMORY pass.

4.25.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 96 transformations.

4.25.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 6 transformations.

4.25.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing firmsoc.cpu.cpuregs.regs write port 0.
  Analyzing firmsoc.ram write port 0.
  Analyzing firmsoc.ram write port 1.
  Analyzing firmsoc.ram write port 2.
  Analyzing firmsoc.ram write port 3.

4.25.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.25.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\cpu.cpuregs.regs'[0] in module `\firmsoc': no output FF found.
Checking read port `\cpu.cpuregs.regs'[1] in module `\firmsoc': no output FF found.
Checking read port `\ram'[0] in module `\firmsoc': merging output FF to cell.
    Write port 0: non-transparent.
    Write port 1: non-transparent.
    Write port 2: non-transparent.
    Write port 3: non-transparent.
Checking read port address `\cpu.cpuregs.regs'[0] in module `\firmsoc': merged address FF to cell.
Checking read port address `\cpu.cpuregs.regs'[1] in module `\firmsoc': merged address FF to cell.

4.25.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \firmsoc..
Removed 1 unused cells and 33 unused wires.
<suppressed ~2 debug messages>

4.25.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory firmsoc.cpu.cpuregs.regs by address:
Consolidating write ports of memory firmsoc.ram by address:
  Merging ports 0, 1 (address \cpu.mem_addr [14:2]).
  Merging ports 0, 2 (address \cpu.mem_addr [14:2]).
  Merging ports 0, 3 (address \cpu.mem_addr [14:2]).

4.25.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.25.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \firmsoc..
Removed 8 unused cells and 8 unused wires.
<suppressed ~9 debug messages>

4.25.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \firmsoc..

4.27. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory firmsoc.cpu.cpuregs.regs via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of firmsoc.cpu.cpuregs.regs: $\cpu.cpuregs.regs$rdreg[0]
Extracted addr FF from read port 1 of firmsoc.cpu.cpuregs.regs: $\cpu.cpuregs.regs$rdreg[1]
mapping memory firmsoc.ram via $__ECP5_DP16KD_
<suppressed ~1839 debug messages>

4.28. Executing TECHMAP pass (map to technology primitives).

4.28.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4_'.
Successfully finished Verilog frontend.

4.28.2. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD_'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD_'.
Successfully finished Verilog frontend.

4.28.3. Continuing TECHMAP pass.
Using template $paramod$04778961cc1285a5efea28f98f28381eb2862208\$__TRELLIS_DPR16X4_ for cells of type $__TRELLIS_DPR16X4_.
Using template $paramod$b85739dd2ca72a57e65a3d14094004f446c8af2d\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$b32b07afadf801e9b546627bd0795184644c2384\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$85c3710ad1f70b649dfb64176e43f57f24754101\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$13b2d3319d8eebb24e50855f28d33265152f03ba\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$b31aa7cda60525069a26cba658fe715ecd5cf0bd\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$3ccc068f159f50488883fdb64b0d297c3af8bd02\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$3ae6ad336190098875ebf2b01481a399f23652c7\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$eab9d6a9340fa95fbe8813760a71d2b583ecd375\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$0074185385cc7bfd81051d97c086c06d230c4040\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$ec1dce8ad1240d00d85c4437b17081392f8ca197\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$9bd46a583279d3922b1a3c08f0b78b9e13ad02e6\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$e342a03b16e6499ae37ac46989fc4528ef93a327\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$71ed1deeb6ce701621391d9bd6339078ea6be46f\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$f7a4d7b7ee636cb223beff3b435357adb742c240\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$568d6610aeadde1d093fd29bd8d3b1f9c6267cb6\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$db6c1533155ef0c0ab2fcf067f058f176a546682\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
No more expansions possible.
<suppressed ~530 debug messages>

4.29. Executing OPT pass (performing simple optimizations).

4.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module firmsoc.
<suppressed ~135 debug messages>

4.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\firmsoc'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.29.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$4641 ($dffe) from module firmsoc (D = $flatten\cpu.$procmux$3481_Y, Q = \cpu.mem_valid, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$4615 ($dffe) from module firmsoc (D = $flatten\cpu.$procmux$3423_Y, Q = \cpu.mem_state, rval = 2'00).

4.29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \firmsoc..
Removed 18 unused cells and 690 unused wires.
<suppressed ~22 debug messages>

4.29.5. Rerunning OPT passes. (Removed registers in this run.)

4.29.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module firmsoc.
<suppressed ~1 debug messages>

4.29.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\firmsoc'.
Removed a total of 0 cells.

4.29.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\cpu.$procdff$4018 ($dff) from module firmsoc (D = $flatten\cpu.$0\reg_sh[4:0] [1:0], Q = \cpu.reg_sh [1:0]).

4.29.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \firmsoc..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.29.10. Rerunning OPT passes. (Removed registers in this run.)

4.29.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module firmsoc.

4.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\firmsoc'.
Removed a total of 0 cells.

4.29.13. Executing OPT_DFF pass (perform DFF optimizations).

4.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \firmsoc..

4.29.15. Finished fast OPT passes.

4.30. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.31. Executing OPT pass (performing simple optimizations).

4.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module firmsoc.

4.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\firmsoc'.
Removed a total of 0 cells.

4.31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \firmsoc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~47 debug messages>

4.31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \firmsoc.
    Consolidated identical input bits for $pmux cell $flatten\cpu.$procmux$1654:
      Old ports: A=\cpu.mem_rdata_word, B={ \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15:0] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7:0] }, Y=$flatten\cpu.$procmux$1654_Y
      New ports: A=\cpu.mem_rdata_word [31:8], B={ \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15:7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] }, Y=$flatten\cpu.$procmux$1654_Y [31:8]
      New connections: $flatten\cpu.$procmux$1654_Y [7:0] = \cpu.mem_rdata_word [7:0]
    New ctrl vector for $pmux cell $flatten\cpu.$procmux$1904: { \cpu.cpu_state [3] $auto$opt_reduce.cc:134:opt_pmux$6395 }
    New ctrl vector for $pmux cell $flatten\cpu.$procmux$2415: { \cpu.cpu_state [4] $auto$opt_reduce.cc:134:opt_pmux$6397 }
    Consolidated identical input bits for $mux cell $flatten\cpu.$procmux$2466:
      Old ports: A={ $flatten\cpu.$add$rtl/picorv32.v:1538$875_Y [31:2] $auto$alumacc.cc:501:replace_alu$4966 [1:0] }, B={ $flatten\cpu.$add$rtl/picorv32.v:1547$877_Y [31:1] $auto$alumacc.cc:501:replace_alu$4966 [0] }, Y=$flatten\cpu.$procmux$2466_Y
      New ports: A={ $flatten\cpu.$add$rtl/picorv32.v:1538$875_Y [31:2] $auto$alumacc.cc:501:replace_alu$4966 [1] }, B=$flatten\cpu.$add$rtl/picorv32.v:1547$877_Y [31:1], Y=$flatten\cpu.$procmux$2466_Y [31:1]
      New connections: $flatten\cpu.$procmux$2466_Y [0] = $auto$alumacc.cc:501:replace_alu$4966 [0]
    New ctrl vector for $pmux cell $flatten\cpu.$procmux$3423: { $flatten\cpu.$procmux$3433_CMP $auto$opt_reduce.cc:134:opt_pmux$6399 }
    Consolidated identical input bits for $pmux cell $flatten\cpu.$procmux$3717:
      Old ports: A={ 24'000000000000000000000000 \cpu.mem_rdata [7:0] }, B={ 24'000000000000000000000000 \cpu.mem_rdata [15:8] 24'000000000000000000000000 \cpu.mem_rdata [23:16] 24'000000000000000000000000 \cpu.mem_rdata [31:24] }, Y=$flatten\cpu.$3\mem_rdata_word[31:0]
      New ports: A=\cpu.mem_rdata [7:0], B={ \cpu.mem_rdata [15:8] \cpu.mem_rdata [23:16] \cpu.mem_rdata [31:24] }, Y=$flatten\cpu.$3\mem_rdata_word[31:0] [7:0]
      New connections: $flatten\cpu.$3\mem_rdata_word[31:0] [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\cpu.$procmux$3726:
      Old ports: A={ 16'0000000000000000 \cpu.mem_rdata [15:0] }, B={ 16'0000000000000000 \cpu.mem_rdata [31:16] }, Y=$flatten\cpu.$2\mem_rdata_word[31:0]
      New ports: A=\cpu.mem_rdata [15:0], B=\cpu.mem_rdata [31:16], Y=$flatten\cpu.$2\mem_rdata_word[31:0] [15:0]
      New connections: $flatten\cpu.$2\mem_rdata_word[31:0] [31:16] = 16'0000000000000000
    Consolidated identical input bits for $pmux cell $flatten\cpu.$procmux$3742:
      Old ports: A=\cpu.reg_op2, B={ \cpu.reg_op2 [15:0] \cpu.reg_op2 [15:0] \cpu.reg_op2 [7:0] \cpu.reg_op2 [7:0] \cpu.reg_op2 [7:0] \cpu.reg_op2 [7:0] }, Y=\cpu.mem_la_wdata
      New ports: A=\cpu.reg_op2 [31:8], B={ \cpu.reg_op2 [15:0] \cpu.reg_op2 [15:0] \cpu.reg_op2 [7:0] \cpu.reg_op2 [7:0] }, Y=\cpu.mem_la_wdata [31:8]
      New connections: \cpu.mem_la_wdata [7:0] = \cpu.reg_op2 [7:0]
    Consolidated identical input bits for $mux cell $flatten\cpu.$ternary$rtl/picorv32.v:365$406:
      Old ports: A={ \cpu.reg_op1 [31:2] 2'00 }, B={ \cpu.next_pc [31:2] 2'00 }, Y=\cpu.mem_la_addr
      New ports: A=\cpu.reg_op1 [31:2], B=\cpu.next_pc [31:2], Y=\cpu.mem_la_addr [31:2]
      New connections: \cpu.mem_la_addr [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\cpu.$ternary$rtl/picorv32.v:394$421:
      Old ports: A=4'0011, B=4'1100, Y=$flatten\cpu.$ternary$rtl/picorv32.v:394$421_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\cpu.$ternary$rtl/picorv32.v:394$421_Y [2] $flatten\cpu.$ternary$rtl/picorv32.v:394$421_Y [0] }
      New connections: { $flatten\cpu.$ternary$rtl/picorv32.v:394$421_Y [3] $flatten\cpu.$ternary$rtl/picorv32.v:394$421_Y [1] } = { $flatten\cpu.$ternary$rtl/picorv32.v:394$421_Y [2] $flatten\cpu.$ternary$rtl/picorv32.v:394$421_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\cpu.$ternary$rtl/picorv32.v:600$481:
      Old ports: A=2'11, B=2'00, Y=$flatten\cpu.$procmux$3429_Y
      New ports: A=1'1, B=1'0, Y=$flatten\cpu.$procmux$3429_Y [0]
      New connections: $flatten\cpu.$procmux$3429_Y [1] = $flatten\cpu.$procmux$3429_Y [0]
    Consolidated identical input bits for $mux cell $flatten\simpleuart.$ternary$rtl/simpleuart.v:53$305:
      Old ports: A=32'11111111111111111111111111111111, B={ 24'000000000000000000000000 \simpleuart.recv_buf_data }, Y=\simpleuart_reg_dat_do
      New ports: A=9'111111111, B={ 1'0 \simpleuart.recv_buf_data }, Y=\simpleuart_reg_dat_do [8:0]
      New connections: \simpleuart_reg_dat_do [31:9] = { \simpleuart_reg_dat_do [8] \simpleuart_reg_dat_do [8] \simpleuart_reg_dat_do [8] \simpleuart_reg_dat_do [8] \simpleuart_reg_dat_do [8] \simpleuart_reg_dat_do [8] \simpleuart_reg_dat_do [8] \simpleuart_reg_dat_do [8] \simpleuart_reg_dat_do [8] \simpleuart_reg_dat_do [8] \simpleuart_reg_dat_do [8] \simpleuart_reg_dat_do [8] \simpleuart_reg_dat_do [8] \simpleuart_reg_dat_do [8] \simpleuart_reg_dat_do [8] \simpleuart_reg_dat_do [8] \simpleuart_reg_dat_do [8] \simpleuart_reg_dat_do [8] \simpleuart_reg_dat_do [8] \simpleuart_reg_dat_do [8] \simpleuart_reg_dat_do [8] \simpleuart_reg_dat_do [8] \simpleuart_reg_dat_do [8] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$6394: { \cpu.cpu_state [6] \cpu.cpu_state [4] \cpu.cpu_state [2] }
  Optimizing cells in module \firmsoc.
    Consolidated identical input bits for $mux cell $flatten\cpu.$procmux$2468:
      Old ports: A={ $flatten\cpu.$3\current_pc[31:0] [31:2] $auto$alumacc.cc:501:replace_alu$4966 [1:0] }, B=$flatten\cpu.$procmux$2466_Y, Y=$flatten\cpu.$procmux$2468_Y
      New ports: A={ $flatten\cpu.$3\current_pc[31:0] [31:2] $auto$alumacc.cc:501:replace_alu$4966 [1] }, B=$flatten\cpu.$procmux$2466_Y [31:1], Y=$flatten\cpu.$procmux$2468_Y [31:1]
      New connections: $flatten\cpu.$procmux$2468_Y [0] = $auto$alumacc.cc:501:replace_alu$4966 [0]
  Optimizing cells in module \firmsoc.
Performed a total of 16 changes.

4.31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\firmsoc'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.31.6. Executing OPT_DFF pass (perform DFF optimizations).

4.31.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \firmsoc..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module firmsoc.

4.31.9. Rerunning OPT passes. (Maybe there is more to do..)

4.31.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \firmsoc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~48 debug messages>

4.31.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \firmsoc.
Performed a total of 0 changes.

4.31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\firmsoc'.
Removed a total of 0 cells.

4.31.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4636 ($dffe) from module firmsoc.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4636 ($dffe) from module firmsoc.

4.31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \firmsoc..

4.31.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module firmsoc.

4.31.16. Rerunning OPT passes. (Maybe there is more to do..)

4.31.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \firmsoc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~48 debug messages>

4.31.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \firmsoc.
Performed a total of 0 changes.

4.31.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\firmsoc'.
Removed a total of 0 cells.

4.31.20. Executing OPT_DFF pass (perform DFF optimizations).

4.31.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \firmsoc..

4.31.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module firmsoc.

4.31.23. Finished OPT passes. (There is nothing left to do.)

4.32. Executing TECHMAP pass (map to technology primitives).

4.32.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.32.2. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

4.32.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$38e8498ccdc425801fe5312e427e3cf0d9089c58\_80_ecp5_alu for cells of type $alu.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $or.
Using template $paramod$824a2ca00d29d886599434cf8ea60471635f2955\_90_demux for cells of type $demux.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$59b03ae2620a41577de8da5f5c97b2919e82362b\_90_pmux for cells of type $pmux.
Using template $paramod$2407ada40cc3dda6c6015be2b49b748cddb5a800\_90_pmux for cells of type $pmux.
Using template $paramod$b098bc6f249c0ac91c4d6e19d54b23c285914115\_90_pmux for cells of type $pmux.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$cc1e387d9d5ac1d3f6e6bed180038d9c0ac48d0c\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$77562a466236eb4a6d905351a0995599b75075cb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using template $paramod$2653f68ddb8eab7b1907b4a20767b72a824a7a36\_80_ecp5_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ecp5_alu for cells of type $alu.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_ecp5_alu for cells of type $alu.
Using template $paramod$ebf89ea36a793f0f77858f212141d47c833068ad\_80_ecp5_alu for cells of type $alu.
Using template $paramod$cc80a4e89b0341cb117f5d28b0e7244620640141\_80_ecp5_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$03eba0cdd46566f6651a3011e0b5671fa6b5e494\_80_ecp5_alu for cells of type $alu.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
No more expansions possible.
<suppressed ~3261 debug messages>

4.33. Executing OPT pass (performing simple optimizations).

4.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module firmsoc.
<suppressed ~2421 debug messages>

4.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\firmsoc'.
<suppressed ~3468 debug messages>
Removed a total of 1156 cells.

4.33.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$9614 ($_SDFFE_PN0P_) from module firmsoc (D = 1'0, Q = \cpu.reg_next_pc [0]).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$18338 ($_SDFFE_PN0P_) from module firmsoc.

4.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \firmsoc..
Removed 1079 unused cells and 3541 unused wires.
<suppressed ~1080 debug messages>

4.33.5. Rerunning OPT passes. (Removed registers in this run.)

4.33.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module firmsoc.
<suppressed ~2 debug messages>

4.33.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\firmsoc'.
Removed a total of 0 cells.

4.33.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$11522 ($_DFFE_PP_) from module firmsoc (D = $flatten\cpu.$procmux$2878.Y_B [31], Q = \cpu.decoded_imm [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$11521 ($_DFFE_PP_) from module firmsoc (D = $flatten\cpu.$procmux$2878.Y_B [30], Q = \cpu.decoded_imm [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$11520 ($_DFFE_PP_) from module firmsoc (D = $flatten\cpu.$procmux$2878.Y_B [29], Q = \cpu.decoded_imm [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$11519 ($_DFFE_PP_) from module firmsoc (D = $flatten\cpu.$procmux$2878.Y_B [28], Q = \cpu.decoded_imm [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$11518 ($_DFFE_PP_) from module firmsoc (D = $flatten\cpu.$procmux$2878.Y_B [27], Q = \cpu.decoded_imm [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$11517 ($_DFFE_PP_) from module firmsoc (D = $flatten\cpu.$procmux$2878.Y_B [26], Q = \cpu.decoded_imm [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$11516 ($_DFFE_PP_) from module firmsoc (D = $flatten\cpu.$procmux$2878.Y_B [25], Q = \cpu.decoded_imm [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$11515 ($_DFFE_PP_) from module firmsoc (D = $flatten\cpu.$procmux$2878.Y_B [24], Q = \cpu.decoded_imm [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$11514 ($_DFFE_PP_) from module firmsoc (D = $flatten\cpu.$procmux$2878.Y_B [23], Q = \cpu.decoded_imm [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$11513 ($_DFFE_PP_) from module firmsoc (D = $flatten\cpu.$procmux$2878.Y_B [22], Q = \cpu.decoded_imm [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$11512 ($_DFFE_PP_) from module firmsoc (D = $flatten\cpu.$procmux$2878.Y_B [21], Q = \cpu.decoded_imm [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$11511 ($_DFFE_PP_) from module firmsoc (D = $flatten\cpu.$procmux$2878.Y_B [20], Q = \cpu.decoded_imm [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$11510 ($_DFFE_PP_) from module firmsoc (D = $flatten\cpu.$procmux$2878.Y_B [19], Q = \cpu.decoded_imm [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$11509 ($_DFFE_PP_) from module firmsoc (D = $flatten\cpu.$procmux$2878.Y_B [18], Q = \cpu.decoded_imm [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$11508 ($_DFFE_PP_) from module firmsoc (D = $flatten\cpu.$procmux$2878.Y_B [17], Q = \cpu.decoded_imm [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$11507 ($_DFFE_PP_) from module firmsoc (D = $flatten\cpu.$procmux$2878.Y_B [16], Q = \cpu.decoded_imm [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$11506 ($_DFFE_PP_) from module firmsoc (D = $flatten\cpu.$procmux$2878.Y_B [15], Q = \cpu.decoded_imm [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$11505 ($_DFFE_PP_) from module firmsoc (D = $flatten\cpu.$procmux$2878.Y_B [14], Q = \cpu.decoded_imm [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$11504 ($_DFFE_PP_) from module firmsoc (D = $flatten\cpu.$procmux$2878.Y_B [13], Q = \cpu.decoded_imm [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$11503 ($_DFFE_PP_) from module firmsoc (D = $flatten\cpu.$procmux$2878.Y_B [12], Q = \cpu.decoded_imm [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$11502 ($_DFFE_PP_) from module firmsoc (D = $flatten\cpu.$procmux$2878.Y_B [11], Q = \cpu.decoded_imm [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$11501 ($_DFFE_PP_) from module firmsoc (D = $flatten\cpu.$procmux$2878.Y_B [10], Q = \cpu.decoded_imm [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$11500 ($_DFFE_PP_) from module firmsoc (D = $flatten\cpu.$procmux$2878.Y_B [9], Q = \cpu.decoded_imm [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$11499 ($_DFFE_PP_) from module firmsoc (D = $flatten\cpu.$procmux$2878.Y_B [8], Q = \cpu.decoded_imm [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$11498 ($_DFFE_PP_) from module firmsoc (D = $flatten\cpu.$procmux$2878.Y_B [7], Q = \cpu.decoded_imm [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$11497 ($_DFFE_PP_) from module firmsoc (D = $flatten\cpu.$procmux$2878.Y_B [6], Q = \cpu.decoded_imm [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$11496 ($_DFFE_PP_) from module firmsoc (D = $flatten\cpu.$procmux$2878.Y_B [5], Q = \cpu.decoded_imm [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$11495 ($_DFFE_PP_) from module firmsoc (D = $flatten\cpu.$procmux$2878.Y_B [4], Q = \cpu.decoded_imm [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$11494 ($_DFFE_PP_) from module firmsoc (D = $flatten\cpu.$procmux$2878.Y_B [3], Q = \cpu.decoded_imm [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$11493 ($_DFFE_PP_) from module firmsoc (D = $flatten\cpu.$procmux$2878.Y_B [2], Q = \cpu.decoded_imm [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$11492 ($_DFFE_PP_) from module firmsoc (D = $flatten\cpu.$procmux$2878.Y_B [1], Q = \cpu.decoded_imm [1], rval = 1'0).

4.33.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \firmsoc..
Removed 31 unused cells and 1 unused wires.
<suppressed ~32 debug messages>

4.33.10. Rerunning OPT passes. (Removed registers in this run.)

4.33.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module firmsoc.

4.33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\firmsoc'.
Removed a total of 0 cells.

4.33.13. Executing OPT_DFF pass (perform DFF optimizations).

4.33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \firmsoc..

4.33.15. Finished fast OPT passes.

4.34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \firmsoc..

4.35. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.36. Executing TECHMAP pass (map to technology primitives).

4.36.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

4.36.2. Continuing TECHMAP pass.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFF_P_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PN_.
No more expansions possible.
<suppressed ~825 debug messages>

4.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module firmsoc.
<suppressed ~5 debug messages>

4.38. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.39. Executing ECP5_GSR pass (implement FF init values).
Handling GSR in firmsoc.

4.40. Executing ATTRMVCP pass (move or copy attributes).

4.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \firmsoc..
Removed 0 unused cells and 3746 unused wires.
<suppressed ~1 debug messages>

4.42. Executing TECHMAP pass (map to technology primitives).

4.42.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

4.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.43. Executing ABC pass (technology mapping using ABC).

4.43.1. Extracting gate netlist of module `\firmsoc' to `<abc-temp-dir>/input.blif'..
Extracted 4048 gates and 5145 wires to a netlist network with 1095 inputs and 941 outputs.

4.43.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + dress <abc-temp-dir>/input.blif 
ABC: Total number of equiv classes                =     959.
ABC: Participating nodes from both networks       =    2778.
ABC: Participating nodes from the first network   =    1337. (  77.69 % of nodes)
ABC: Participating nodes from the second network  =    1441. (  83.73 % of nodes)
ABC: Node pairs (any polarity)                    =    1336. (  77.63 % of names can be moved)
ABC: Node pairs (same polarity)                   =    1080. (  62.75 % of names can be moved)
ABC: Total runtime =     0.07 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

4.43.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1720
ABC RESULTS:        internal signals:     3109
ABC RESULTS:           input signals:     1095
ABC RESULTS:          output signals:      941
Removing temp directory.
Removed 0 unused cells and 3229 unused wires.

4.44. Executing TECHMAP pass (map to technology primitives).

4.44.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.44.2. Continuing TECHMAP pass.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$ee19d45db61acb4c70d938b97483a4ed4b792645\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$c441dbd41fa7b52ce609b1fb3e8a706905598601\$lut for cells of type $lut.
Using template $paramod$33e58adf67c6b686a154c9ce8ebbc4b04b8cabc5\$lut for cells of type $lut.
Using template $paramod$bfc5ec0efb7a7554a714fba569e000275a25c525\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$8d5273be6d4e381fb086b65222b8fc0ea5ac2206\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$cde3aa23c1efa60a470cf0f0281347d6ba585afa\$lut for cells of type $lut.
Using template $paramod$fc1cdab362995f9d93268d907dec3699b279bb69\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$d12d4ae35a70909eb654aaa3f6b9f48af67db2ad\$lut for cells of type $lut.
Using template $paramod$3e01ac5407c471fc91bb1ad655e29aefaffa2ab7\$lut for cells of type $lut.
Using template $paramod$4789582d00084c3344b7a6dacf516efd46244876\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$8c5b7259c9d9cd17395950154a06a8b3c48fdd5f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$ad823946862e656cf7f96d606b18b8f972dc6d6c\$lut for cells of type $lut.
Using template $paramod$de4bc97149bcf262e2c17952b5272c303f6faa3d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$ba05b8a1a425003df083aea0e69541f5cbdc68f2\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$ee4b98bad07bc0ced6d708127af2144fc9ba3e00\$lut for cells of type $lut.
Using template $paramod$f45429e380905f064bb0bad3a8bdb941708e63a7\$lut for cells of type $lut.
Using template $paramod$a710625e9e626ef5063a9eaeb20113d01f3592de\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$8e224a63a74b6daf8fc2e441cb0688a65e7a4073\$lut for cells of type $lut.
Using template $paramod$971d9f355db327680e1d04e8596be00cb67fa78c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod$001d9634602f00137f774620efde4c651c7a59ca\$lut for cells of type $lut.
Using template $paramod$7bb6a37e65823eeb4b38c370fec30ab082759a14\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$243c00f5eb9faa1d5ce3478fdc389a56070781f8\$lut for cells of type $lut.
Using template $paramod$3d8fa18e9c34a1aa6c69e2f2e158bbfff1733c5e\$lut for cells of type $lut.
Using template $paramod$868427562418b5dc988caeac6a54689ec9c9025e\$lut for cells of type $lut.
Using template $paramod$0d139608564f0776d80fb48559366e967df1277f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$6f94ed872e6e996ae21b7b60ade8b217c03dc294\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$e41e352f53b2fc05240c4c9c7d0509f0b4503d1e\$lut for cells of type $lut.
Using template $paramod$5b94a2723bee3981c7b2df99b2c284c32a3097be\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$9481d9ed2e16f9a06fb18604f62fe37875ccc7a6\$lut for cells of type $lut.
Using template $paramod$53547ba0de08bbaa2219d0f5c1dbf5425d76a290\$lut for cells of type $lut.
Using template $paramod$4f2ff369e573efd7ef2034d2c1f6c1a1cc73b2b7\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$e29d77caadfafd73aa5fe633bde045cc468a68f9\$lut for cells of type $lut.
Using template $paramod$5e3164a14b8375764d1831e48df8bc11c8d249e0\$lut for cells of type $lut.
Using template $paramod$a7e7b155f27f423f1495a5a06dc3b15422f2d7ef\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$7fc20eac920fb9911b28fc49be91eb91c85611c6\$lut for cells of type $lut.
Using template $paramod$279a3e9c0ff9ba17cac3c2880dfb6b8936dd46fc\$lut for cells of type $lut.
Using template $paramod$2148a1805a1c3b3bf66b2f659d4ba0e8506227b2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$a20b0c093af372402eecf32644de5f0208303079\$lut for cells of type $lut.
Using template $paramod$d7f4570f04f68175b1fa25c1bac92938027a2c96\$lut for cells of type $lut.
Using template $paramod$b4d59a169df3392cc49f75ff3f36786eb368b5e7\$lut for cells of type $lut.
Using template $paramod$77970d38e1d966d0c74631f307544f2efca4cbe7\$lut for cells of type $lut.
Using template $paramod$231cf45c2c424956aca6d1d68743dca0dae3ca9d\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod$a6740d78826f85da59ce286b227b57f0498bdd6c\$lut for cells of type $lut.
Using template $paramod$565d47446cd23dadf7883972f80562abb2d037b3\$lut for cells of type $lut.
Using template $paramod$ac83522e8550becbb8c6d4e1d3eb6e3609b89ad2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c\$lut for cells of type $lut.
Using template $paramod$be8282095362741f5a910d91024b3d35dc5717ac\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$734f8528204df96ee15a13f72115a8c63f369aa4\$lut for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod$fc318a7df7fe07fd6e06d67fcbc358e9823ea389\$lut for cells of type $lut.
Using template $paramod$5afdc7428159757eedf89ce514f7efa32b31c8e7\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$38e6aa9546c40949f8135bb018f0d5ef863085b9\$lut for cells of type $lut.
Using template $paramod$544535425bbe7d325adcb43f2c46804441779368\$lut for cells of type $lut.
Using template $paramod$441de597d9318495d3225f370c9f7379b3b0fd0d\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$478e33feeac3aa53ff57d491aada044b8aedceae\$lut for cells of type $lut.
Using template $paramod$6b6967672cddfbe12dea2c030f112bffb1ec18d1\$lut for cells of type $lut.
Using template $paramod$755f5b188164334aa75b45c730b07022cdba44f1\$lut for cells of type $lut.
Using template $paramod$3468b403d773cc3ee3747f7a803e1085b0e65090\$lut for cells of type $lut.
Using template $paramod$ea0d25133dbd878dba06f42703957a9f2d7dc918\$lut for cells of type $lut.
Using template $paramod$9ae5b81fe0585872a586572e627e003e63619d25\$lut for cells of type $lut.
Using template $paramod$3300aa3209624bd07684abccb435e02b2c445c1b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$6a05c1c8c12a295bfc2094d4e8c7ef431644e779\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod$e2e4d79bec18c28fa313e8bd8f4df6f8a38115b2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$a1259c5154b5dd178567f72ab41165a4839d39dd\$lut for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod$213c9138d36baa54393944508847d83081db54b0\$lut for cells of type $lut.
Using template $paramod$4d4bf11c533a397e1e27100e0979eb66e7c8e1b6\$lut for cells of type $lut.
Using template $paramod$d7ec878ecfa8f5f7604d3e91692b5d4c2ee758ad\$lut for cells of type $lut.
Using template $paramod$6a68ae497b18bdb9f77745d4dd1819e390737773\$lut for cells of type $lut.
Using template $paramod$7ecc987e5a3215923c9eb6c1b1bf060fd8b6413b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$e54349d9a634ecff5f53629ed023a0262d334efb\$lut for cells of type $lut.
Using template $paramod$52b7646871e750e3380a64f0080c5f6cdea84007\$lut for cells of type $lut.
Using template $paramod$1c1f30085bc2a91ded1493b1d81bd172fed67fd4\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$d188db6c83ea41876a44a8e06123a69f5fe54f5c\$lut for cells of type $lut.
Using template $paramod$525425bfbe66d72ee88210d059d9a74f55ab8de8\$lut for cells of type $lut.
Using template $paramod$02ce196aab75ced28cf9de5b370b2c327500b461\$lut for cells of type $lut.
Using template $paramod$0217039b1460eb6de2c867950bfd67eab4bec9d3\$lut for cells of type $lut.
Using template $paramod$b701dbe1eaf4679f26796dbfcca5d87e40fc6cb6\$lut for cells of type $lut.
Using template $paramod$a614d07780ab8421ec8b47501631851292a97272\$lut for cells of type $lut.
Using template $paramod$d67618f84cf1d9555a49b1398156ae85f59f8897\$lut for cells of type $lut.
Using template $paramod$f9c112f5fe2c17715d8c265f1ad593784a1e8114\$lut for cells of type $lut.
Using template $paramod$33c1b38a495cb5b629be9643a1b749c5a8d8a8da\$lut for cells of type $lut.
Using template $paramod$e40dd581fe880d7f7d58fd74ce290e2c3b9050c2\$lut for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod$9cf044275e70b6dc34d2f815a6f8ffc23f9694a0\$lut for cells of type $lut.
Using template $paramod$45d617c2ce0041e27b541f62b0fc3c3ce441a616\$lut for cells of type $lut.
Using template $paramod$905afbc9215f2860361c96121d2743652e460370\$lut for cells of type $lut.
Using template $paramod$61da7cc4908b1ad5147cedf13ab60167196d6e7d\$lut for cells of type $lut.
Using template $paramod$144b75a8611498ca7a45ebee936d999bf46475cf\$lut for cells of type $lut.
Using template $paramod$bbbb64386b555cc1df8aa214efc72a5aed123638\$lut for cells of type $lut.
Using template $paramod$4f79d472867f62e55dd736f8b9b25cd05a56667d\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod$9ab494594f178f1b2722725c1a755ee5c002129c\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111000 for cells of type $lut.
Using template $paramod$a506d142d44ed7ab04ed8062647d1189a18f30a3\$lut for cells of type $lut.
Using template $paramod$a9eda3037176ef2eebae7c8b0804bd441b3ecef9\$lut for cells of type $lut.
Using template $paramod$50666a8f9d622ca1f027a4587dfd5f2a7d8810c9\$lut for cells of type $lut.
Using template $paramod$5205cd98840f6e46f1c6471568e028b294113165\$lut for cells of type $lut.
Using template $paramod$10983b5ea2681d882a73da0bb8643cf39642ed5a\$lut for cells of type $lut.
Using template $paramod$4e5e23136131135366f9dbe47f1d34c6e2e83166\$lut for cells of type $lut.
Using template $paramod$aa9249e881a4299196663533c3e5b45f5ac00d16\$lut for cells of type $lut.
Using template $paramod$fd3ed3a223484aac184d1b7412ec4cfe4ca64c32\$lut for cells of type $lut.
Using template $paramod$70b54bac780cc5d7520457f72a656427a73d5ab9\$lut for cells of type $lut.
Using template $paramod$896ed47860542f5b317e8ecb6db17e90c36ffa18\$lut for cells of type $lut.
Using template $paramod$7f35ea63961f4780f1dc8f170556fec83369e7fa\$lut for cells of type $lut.
Using template $paramod$9bdc414229f06e785dc8fd97a243faa9336e164a\$lut for cells of type $lut.
Using template $paramod$7614968db5bb082ee538195c00594779836d04ec\$lut for cells of type $lut.
Using template $paramod$0e7ff86eda7670e0ed6c705692ab3a80e546e29e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~3611 debug messages>

4.45. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in firmsoc.
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20599.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20578.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20427.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20430.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20429.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20123.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20123.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20123.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20123.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20123.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20124.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20124.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20088.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20088.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20088.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20088.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20088.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20088.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20091.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20091.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20125.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20662.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20669.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21123.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21115.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21137.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21133.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21139.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20516.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20655.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20648.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20641.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20137.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20306.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20634.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20278.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20627.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20620.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20613.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20207.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20207.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20207.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20207.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20207.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20207.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20199.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20199.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20199.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20199.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20199.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20199.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20199.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20204.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20186.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20186.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20186.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20186.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20186.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20186.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20194.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20187.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20187.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20187.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20187.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20188.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20188.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20188.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20188.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20188.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20188.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20189.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20189.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20189.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20189.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20189.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20189.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20191.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20191.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20191.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20191.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20191.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20192.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20192.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20192.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20192.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20192.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20192.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20294.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20320.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20316.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20290.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20161.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20161.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20161.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20161.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20161.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20166.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20162.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20571.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20015.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20015.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20015.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20015.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20015.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20015.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20027.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20027.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20606.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21249.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21234.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20150.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20150.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20150.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20150.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20150.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20723.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20557.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20330.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20719.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20328.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20184.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20715.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19917.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19917.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19917.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19917.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19917.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19918.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19918.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19918.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19918.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19918.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19919.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20678.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20895.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20182.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20326.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21155.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20494.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20494.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20498.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20498.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20499.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20499.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20180.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19964.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19964.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19925.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19925.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19925.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19925.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19925.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19925.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19926.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19926.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19927.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19927.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19927.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19927.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19927.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19927.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19922.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19922.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19921.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19921.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19917.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19918.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19921.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19922.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19925.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19926.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19927.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19918.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20716.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19941.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19943.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19945.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19951.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19964.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20599.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21107.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19991.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19993.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19998.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20125.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20155.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20662.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20013.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20015.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20021.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20025.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20027.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20029.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20031.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20033.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20045.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20571.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20088.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20089.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20091.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20092.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20094.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20096.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20098.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20110.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20122.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20123.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20124.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20125.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20130.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20134.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20137.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20137.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20143.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21135.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20150.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20152.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20161.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20166.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20166.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21141.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20176.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20176.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20180.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20182.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20184.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20186.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20188.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20189.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20191.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20191.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20192.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20194.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20196.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20196.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20199.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20200.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20186.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20202.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20200.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20204.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20202.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20207.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20207.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20209.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20209.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20212.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20212.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20217.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20613.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20217.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19917.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20222.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20224.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20620.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20278.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20257.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20428.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20627.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20278.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20287.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20499.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20287.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20290.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20292.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20292.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20294.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20296.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20298.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20300.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20302.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20304.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20304.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20306.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20308.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20308.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20310.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20312.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20296.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20314.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20314.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20316.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20318.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20320.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20322.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20322.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20324.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20641.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20326.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20328.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20330.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20634.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20648.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20393.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20655.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20720.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20093.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20424.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20425.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20426.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20427.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20428.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20429.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20430.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20431.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20431.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20433.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20424.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20445.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20453.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20461.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20469.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20425.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20477.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20310.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20123.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20485.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20492.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20494.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20498.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20494.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20498.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20499.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20324.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20507.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20523.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20530.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20537.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20544.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20551.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20557.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20298.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20300.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20571.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20302.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20578.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20578.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20599.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20606.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20606.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20312.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20613.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20620.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20627.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20318.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20634.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20641.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20648.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20655.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20662.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20669.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20669.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20678.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20699.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20701.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20715.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20719.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20723.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20426.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21149.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20887.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20887.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20894.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20678.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20904.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20905.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20906.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20907.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20910.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20913.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20916.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20919.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20920.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20921.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20922.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20923.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20926.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20929.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20932.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20935.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20938.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20941.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20944.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20947.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20948.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20949.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20950.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20951.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20954.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20957.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20958.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20959.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20960.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20961.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20962.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20963.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20964.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20965.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20966.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20967.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20968.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20969.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20972.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20975.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20976.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20977.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20978.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20979.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20980.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20981.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20982.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20987.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20988.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20989.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20990.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20991.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20992.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20993.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20994.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20995.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20996.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20997.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20998.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20999.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21000.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21001.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21002.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21003.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21004.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21005.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21006.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21007.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21008.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21009.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21010.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21011.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21012.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21013.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21014.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21015.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21016.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21017.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21018.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21040.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21109.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21111.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21121.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21131.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21250.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21157.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21163.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21143.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21117.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21153.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21165.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21113.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21107.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21127.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21109.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21111.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21113.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21119.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21115.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21117.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21125.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21119.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21121.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21123.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21147.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21125.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21127.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21129.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21131.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21129.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21133.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21135.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21137.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21145.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21139.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21141.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21143.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21159.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21145.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21147.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21149.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21151.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21153.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21155.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21157.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21159.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21161.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21163.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21165.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21161.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20711.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21168.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20557.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19941.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20161.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$19942.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$20150.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21242.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21234.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21243.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21231.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21248.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21242.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21243.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21244.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21246.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21248.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21249.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21250.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21246.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21244.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21254.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$19913$auto$blifparse.cc:525:parse_blif$21151.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
Removed 0 unused cells and 3011 unused wires.

4.46. Executing AUTONAME pass.
Renamed 73700 objects in module firmsoc (110 iterations).
<suppressed ~5056 debug messages>

4.47. Executing HIERARCHY pass (managing design hierarchy).

4.47.1. Analyzing design hierarchy..
Top module:  \firmsoc

4.47.2. Analyzing design hierarchy..
Top module:  \firmsoc
Removed 0 unused modules.

4.48. Printing statistics.

=== firmsoc ===

   Number of wires:               1984
   Number of wire bits:           7797
   Number of public wires:        1984
   Number of public wire bits:    7797
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3295
     CCU2C                         280
     DP16KD                         16
     EHXPLLL                         1
     L6MUX21                        89
     LUT4                         1799
     PFUMX                         368
     TRELLIS_DPR16X4                32
     TRELLIS_FF                    710

4.49. Executing CHECK pass (checking for obvious problems).
Checking module firmsoc...
Found and reported 0 problems.

4.50. Executing JSON backend.

End of script. Logfile hash: b08d205860, CPU: user 7.20s system 0.05s, MEM: 99.48 MB peak
Yosys 0.27+12 (git sha1 ceef00c35, gcc 13.0.1 -O2 -fexceptions -fstack-protector-strong -m64 -mtune=generic -fasynchronous-unwind-tables -fstack-clash-protection -fcf-protection -fno-omit-frame-pointer -mno-omit-leaf-frame-pointer -fPIC -Os)
Time spent: 28% 7x techmap (2 sec), 17% 32x opt_expr (1 sec), ...
