/* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */

(* hdlname = "submodule" *)
(* dynports =  1  *)
(* src = "dut.sv:58.5-61.7" *)
(* interfaces_replaced_in_module =  1  *)
module \$paramod\submodule\WIDTH=s32'00000000000000000000000000001000 (out, \bus.c , \bus.b , \bus.a );
  (* src = "dut.sv:24.30-24.33" *)
  output [7:0] out;
  wire [7:0] out;
  (* src = "dut.sv:7.23-7.24" *)
  inout [7:0] \bus.c ;
  wire [7:0] \bus.c ;
  (* src = "dut.sv:6.23-6.24" *)
  inout [7:0] \bus.b ;
  wire [7:0] \bus.b ;
  (* src = "dut.sv:5.23-5.24" *)
  inout [7:0] \bus.a ;
  wire [7:0] \bus.a ;
  wire [7:0] \inst1.bus.a ;
  wire [7:0] \inst1.bus.b ;
  wire [7:0] \inst1.bus.c ;
  assign \inst1.bus.b  = 8'hxx;
  assign \inst1.bus.a  = 8'hxx;
  assign out = 8'h00;
  assign \inst1.bus.c  = 8'hxx;
endmodule

(* hdlname = "submodule" *)
(* dynports =  1  *)
(* src = "dut.sv:70.5-73.7" *)
(* interfaces_replaced_in_module =  1  *)
module \$paramod\submodule\WIDTH=s32'00000000000000000000000000010000 (out, \bus.c , \bus.b , \bus.a );
  (* src = "dut.sv:24.30-24.33" *)
  output [15:0] out;
  wire [15:0] out;
  (* src = "dut.sv:7.23-7.24" *)
  inout [15:0] \bus.c ;
  wire [15:0] \bus.c ;
  (* src = "dut.sv:6.23-6.24" *)
  inout [15:0] \bus.b ;
  wire [15:0] \bus.b ;
  (* src = "dut.sv:5.23-5.24" *)
  inout [15:0] \bus.a ;
  wire [15:0] \bus.a ;
  wire [15:0] \inst3.bus.a ;
  wire [15:0] \inst3.bus.b ;
  wire [15:0] \inst3.bus.c ;
  assign \inst3.bus.b  = 16'hxxxx;
  assign \inst3.bus.a  = 16'hxxxx;
  assign out = 16'h0000;
  assign \inst3.bus.c  = 16'hxxxx;
endmodule

(* src = "dut.sv:30.1-75.10" *)
(* top =  1  *)
module simple_interface(a1, b1, c1, a2, b2, c2, a3, b3, c3, out1, out2, out3);
  (* src = "dut.sv:31.25-31.27" *)
  input [7:0] a1;
  wire [7:0] a1;
  (* src = "dut.sv:31.29-31.31" *)
  input [7:0] b1;
  wire [7:0] b1;
  (* src = "dut.sv:31.33-31.35" *)
  input [7:0] c1;
  wire [7:0] c1;
  (* src = "dut.sv:32.25-32.27" *)
  input [7:0] a2;
  wire [7:0] a2;
  (* src = "dut.sv:32.29-32.31" *)
  input [7:0] b2;
  wire [7:0] b2;
  (* src = "dut.sv:32.33-32.35" *)
  input [7:0] c2;
  wire [7:0] c2;
  (* src = "dut.sv:33.25-33.27" *)
  input [15:0] a3;
  wire [15:0] a3;
  (* src = "dut.sv:33.29-33.31" *)
  input [15:0] b3;
  wire [15:0] b3;
  (* src = "dut.sv:33.33-33.35" *)
  input [15:0] c3;
  wire [15:0] c3;
  (* src = "dut.sv:34.25-34.29" *)
  output [7:0] out1;
  wire [7:0] out1;
  (* src = "dut.sv:35.25-35.29" *)
  output [7:0] out2;
  wire [7:0] out2;
  (* src = "dut.sv:36.25-36.29" *)
  output [15:0] out3;
  wire [15:0] out3;
  (* src = "dut.sv:5.23-5.24" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] \bus1.a ;
  (* src = "dut.sv:6.23-6.24" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] \bus1.b ;
  (* src = "dut.sv:7.23-7.24" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] \bus1.c ;
  (* src = "dut.sv:5.23-5.24" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] \bus2.a ;
  (* src = "dut.sv:6.23-6.24" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] \bus2.b ;
  (* src = "dut.sv:7.23-7.24" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] \bus2.c ;
  (* src = "dut.sv:5.23-5.24" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] \bus3.a ;
  (* src = "dut.sv:6.23-6.24" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] \bus3.b ;
  (* src = "dut.sv:7.23-7.24" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] \bus3.c ;
  \$paramod\submodule\WIDTH=s32'00000000000000000000000000001000  inst1 (
    .\bus.a (a1),
    .\bus.b (b1),
    .\bus.c (c1),
    .out(out1)
  );
  \$paramod\submodule\WIDTH=s32'00000000000000000000000000001000  inst2 (
    .\bus.a (a2),
    .\bus.b (b2),
    .\bus.c (c2),
    .out(out2)
  );
  \$paramod\submodule\WIDTH=s32'00000000000000000000000000010000  inst3 (
    .\bus.a (a3),
    .\bus.b (b3),
    .\bus.c (c3),
    .out(out3)
  );
  assign \bus3.c  = c3;
  assign \bus3.b  = b3;
  assign \bus3.a  = a3;
  assign \bus2.c  = c2;
  assign \bus2.b  = b2;
  assign \bus2.a  = a2;
  assign \bus1.c  = c1;
  assign \bus1.b  = b1;
  assign \bus1.a  = a1;
endmodule
