Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Jan  5 18:19:34 2022
| Host         : niklasPC running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file board_top_timing_summary_routed.rpt -pb board_top_timing_summary_routed.pb -rpx board_top_timing_summary_routed.rpx -warn_on_violation
| Design       : board_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                        Violations  
---------  ----------------  -----------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                 1           
TIMING-14  Critical Warning  LUT on the clock tree                                              1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                          1           
LUTAR-1    Warning           LUT drives async reset alert                                       2           
TIMING-9   Warning           Unknown CDC Logic                                                  1           
TIMING-18  Warning           Missing input or output delay                                      3           
TIMING-47  Warning           False path or asynchronous clock group between synchronous clocks  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.896        0.000                      0                 2132        0.122        0.000                      0                 2132        3.000        0.000                       0                   493  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
i_clk100                   {0.000 5.000}        10.000          100.000         
inst_clk5Mhz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk5_clk_wiz_5Mhz        {0.000 100.000}      200.000         5.000           
  clkEEPROM_clk_wiz_5Mhz   {50.000 150.000}     200.000         5.000           
  clkRamN_clk_wiz_5Mhz     {54.959 154.959}     200.000         5.000           
  clkfbout_clk_wiz_5Mhz    {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk100                         3.896        0.000                      0                   78        0.190        0.000                      0                   78        4.500        0.000                       0                    63  
inst_clk5Mhz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk5_clk_wiz_5Mhz            186.961        0.000                      0                  201        0.122        0.000                      0                  201       13.360        0.000                       0                   194  
  clkEEPROM_clk_wiz_5Mhz                                                                                                                                                    13.360        0.000                       0                    96  
  clkRamN_clk_wiz_5Mhz          93.096        0.000                      0                   98        0.253        0.000                      0                   98       13.360        0.000                       0                   136  
  clkfbout_clk_wiz_5Mhz                                                                                                                                                     47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkEEPROM_clk_wiz_5Mhz  clk5_clk_wiz_5Mhz            34.870        0.000                      0                  203      147.396        0.000                      0                  203  
clkRamN_clk_wiz_5Mhz    clk5_clk_wiz_5Mhz           132.852        0.000                      0                   67       53.948        0.000                      0                   67  
clk5_clk_wiz_5Mhz       clkEEPROM_clk_wiz_5Mhz      135.139        0.000                      0                  602       50.355        0.000                      0                  602  
clk5_clk_wiz_5Mhz       clkRamN_clk_wiz_5Mhz         37.036        0.000                      0                 1158       46.534        0.000                      0                 1158  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk5_clk_wiz_5Mhz  clk5_clk_wiz_5Mhz      198.126        0.000                      0                    2        0.183        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock              
----------              ----------              --------              
(none)                                          clk5_clk_wiz_5Mhz       
(none)                  clk5_clk_wiz_5Mhz       clk5_clk_wiz_5Mhz       
(none)                  i_clk100                clk5_clk_wiz_5Mhz       
(none)                  clkEEPROM_clk_wiz_5Mhz  clkRamN_clk_wiz_5Mhz    
(none)                  i_clk100                clkRamN_clk_wiz_5Mhz    
(none)                  clk5_clk_wiz_5Mhz       i_clk100                


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                 clk5_clk_wiz_5Mhz                             
(none)                 clkfbout_clk_wiz_5Mhz                         
(none)                 i_clk100                                      
(none)                                        clk5_clk_wiz_5Mhz      
(none)                                        i_clk100               


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk100
  To Clock:  i_clk100

Setup :            0  Failing Endpoints,  Worst Slack        3.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.896ns  (required time - arrival time)
  Source:                 uart/inst_rx/r_clkCount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_rx/r_dataCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk100 rise@10.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 1.486ns (25.743%)  route 4.286ns (74.257%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.633     5.236    uart/inst_rx/i_clk100
    SLICE_X66Y95         FDCE                                         r  uart/inst_rx/r_clkCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDCE (Prop_fdce_C_Q)         0.518     5.754 f  uart/inst_rx/r_clkCount_reg[3]/Q
                         net (fo=2, routed)           0.982     6.736    uart/inst_rx/r_clkCount_reg_n_1_[3]
    SLICE_X66Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.860 f  uart/inst_rx/FSM_sequential_state[1]_i_7/O
                         net (fo=2, routed)           0.582     7.442    uart/inst_rx/FSM_sequential_state[1]_i_7_n_1
    SLICE_X68Y97         LUT5 (Prop_lut5_I1_O)        0.153     7.595 f  uart/inst_rx/FSM_sequential_state[1]_i_4/O
                         net (fo=2, routed)           0.843     8.438    uart/inst_rx/FSM_sequential_state[1]_i_4_n_1
    SLICE_X66Y96         LUT3 (Prop_lut3_I0_O)        0.327     8.765 r  uart/inst_rx/FSM_sequential_state[1]_i_3/O
                         net (fo=4, routed)           0.311     9.077    uart/inst_rx/FSM_sequential_state[1]_i_3_n_1
    SLICE_X66Y96         LUT2 (Prop_lut2_I1_O)        0.124     9.201 f  uart/inst_rx/o_data[7]_i_2/O
                         net (fo=9, routed)           0.485     9.686    uart/inst_rx/o_data[7]_i_2_n_1
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.124     9.810 r  uart/inst_rx/r_dataCount[2]_i_2/O
                         net (fo=3, routed)           0.561    10.371    uart/inst_rx/r_dataCount
    SLICE_X66Y96         LUT3 (Prop_lut3_I1_O)        0.116    10.487 r  uart/inst_rx/r_dataCount[0]_i_1/O
                         net (fo=1, routed)           0.522    11.008    uart/inst_rx/r_dataCount[0]_i_1_n_1
    SLICE_X64Y96         FDRE                                         r  uart/inst_rx/r_dataCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    10.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.512    14.935    uart/inst_rx/i_clk100
    SLICE_X64Y96         FDRE                                         r  uart/inst_rx/r_dataCount_reg[0]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X64Y96         FDRE (Setup_fdre_C_D)       -0.271    14.904    uart/inst_rx/r_dataCount_reg[0]
  -------------------------------------------------------------------
                         required time                         14.904    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                  3.896    

Slack (MET) :             4.998ns  (required time - arrival time)
  Source:                 uart/inst_rx/r_clkCount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_rx/r_dataCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk100 rise@10.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        4.973ns  (logic 1.494ns (30.042%)  route 3.479ns (69.958%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.633     5.236    uart/inst_rx/i_clk100
    SLICE_X66Y95         FDCE                                         r  uart/inst_rx/r_clkCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDCE (Prop_fdce_C_Q)         0.518     5.754 f  uart/inst_rx/r_clkCount_reg[3]/Q
                         net (fo=2, routed)           0.982     6.736    uart/inst_rx/r_clkCount_reg_n_1_[3]
    SLICE_X66Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.860 f  uart/inst_rx/FSM_sequential_state[1]_i_7/O
                         net (fo=2, routed)           0.582     7.442    uart/inst_rx/FSM_sequential_state[1]_i_7_n_1
    SLICE_X68Y97         LUT5 (Prop_lut5_I1_O)        0.153     7.595 f  uart/inst_rx/FSM_sequential_state[1]_i_4/O
                         net (fo=2, routed)           0.843     8.438    uart/inst_rx/FSM_sequential_state[1]_i_4_n_1
    SLICE_X66Y96         LUT3 (Prop_lut3_I0_O)        0.327     8.765 r  uart/inst_rx/FSM_sequential_state[1]_i_3/O
                         net (fo=4, routed)           0.311     9.077    uart/inst_rx/FSM_sequential_state[1]_i_3_n_1
    SLICE_X66Y96         LUT2 (Prop_lut2_I1_O)        0.124     9.201 f  uart/inst_rx/o_data[7]_i_2/O
                         net (fo=9, routed)           0.485     9.686    uart/inst_rx/o_data[7]_i_2_n_1
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.124     9.810 r  uart/inst_rx/r_dataCount[2]_i_2/O
                         net (fo=3, routed)           0.275    10.085    uart/inst_rx/r_dataCount
    SLICE_X65Y96         LUT4 (Prop_lut4_I2_O)        0.124    10.209 r  uart/inst_rx/r_dataCount[1]_i_1/O
                         net (fo=1, routed)           0.000    10.209    uart/inst_rx/r_dataCount[1]_i_1_n_1
    SLICE_X65Y96         FDRE                                         r  uart/inst_rx/r_dataCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    10.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.512    14.935    uart/inst_rx/i_clk100
    SLICE_X65Y96         FDRE                                         r  uart/inst_rx/r_dataCount_reg[1]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X65Y96         FDRE (Setup_fdre_C_D)        0.031    15.206    uart/inst_rx/r_dataCount_reg[1]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                  4.998    

Slack (MET) :             5.046ns  (required time - arrival time)
  Source:                 uart/inst_rx/r_clkCount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_rx/r_dataCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk100 rise@10.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        4.969ns  (logic 1.490ns (29.986%)  route 3.479ns (70.014%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.633     5.236    uart/inst_rx/i_clk100
    SLICE_X66Y95         FDCE                                         r  uart/inst_rx/r_clkCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDCE (Prop_fdce_C_Q)         0.518     5.754 f  uart/inst_rx/r_clkCount_reg[3]/Q
                         net (fo=2, routed)           0.982     6.736    uart/inst_rx/r_clkCount_reg_n_1_[3]
    SLICE_X66Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.860 f  uart/inst_rx/FSM_sequential_state[1]_i_7/O
                         net (fo=2, routed)           0.582     7.442    uart/inst_rx/FSM_sequential_state[1]_i_7_n_1
    SLICE_X68Y97         LUT5 (Prop_lut5_I1_O)        0.153     7.595 f  uart/inst_rx/FSM_sequential_state[1]_i_4/O
                         net (fo=2, routed)           0.843     8.438    uart/inst_rx/FSM_sequential_state[1]_i_4_n_1
    SLICE_X66Y96         LUT3 (Prop_lut3_I0_O)        0.327     8.765 r  uart/inst_rx/FSM_sequential_state[1]_i_3/O
                         net (fo=4, routed)           0.311     9.077    uart/inst_rx/FSM_sequential_state[1]_i_3_n_1
    SLICE_X66Y96         LUT2 (Prop_lut2_I1_O)        0.124     9.201 f  uart/inst_rx/o_data[7]_i_2/O
                         net (fo=9, routed)           0.485     9.686    uart/inst_rx/o_data[7]_i_2_n_1
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.124     9.810 r  uart/inst_rx/r_dataCount[2]_i_2/O
                         net (fo=3, routed)           0.275    10.085    uart/inst_rx/r_dataCount
    SLICE_X65Y96         LUT5 (Prop_lut5_I3_O)        0.120    10.205 r  uart/inst_rx/r_dataCount[2]_i_1/O
                         net (fo=1, routed)           0.000    10.205    uart/inst_rx/r_dataCount[2]_i_1_n_1
    SLICE_X65Y96         FDRE                                         r  uart/inst_rx/r_dataCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    10.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.512    14.935    uart/inst_rx/i_clk100
    SLICE_X65Y96         FDRE                                         r  uart/inst_rx/r_dataCount_reg[2]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X65Y96         FDRE (Setup_fdre_C_D)        0.075    15.250    uart/inst_rx/r_dataCount_reg[2]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                         -10.205    
  -------------------------------------------------------------------
                         slack                                  5.046    

Slack (MET) :             5.391ns  (required time - arrival time)
  Source:                 uart/inst_rx/r_clkCount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_rx/o_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk100 rise@10.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        4.294ns  (logic 1.239ns (28.854%)  route 3.055ns (71.146%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.633     5.236    uart/inst_rx/i_clk100
    SLICE_X66Y95         FDCE                                         r  uart/inst_rx/r_clkCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDCE (Prop_fdce_C_Q)         0.518     5.754 f  uart/inst_rx/r_clkCount_reg[3]/Q
                         net (fo=2, routed)           0.982     6.736    uart/inst_rx/r_clkCount_reg_n_1_[3]
    SLICE_X66Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.860 f  uart/inst_rx/FSM_sequential_state[1]_i_7/O
                         net (fo=2, routed)           0.582     7.442    uart/inst_rx/FSM_sequential_state[1]_i_7_n_1
    SLICE_X68Y97         LUT5 (Prop_lut5_I1_O)        0.153     7.595 f  uart/inst_rx/FSM_sequential_state[1]_i_4/O
                         net (fo=2, routed)           0.843     8.438    uart/inst_rx/FSM_sequential_state[1]_i_4_n_1
    SLICE_X66Y96         LUT3 (Prop_lut3_I0_O)        0.327     8.765 r  uart/inst_rx/FSM_sequential_state[1]_i_3/O
                         net (fo=4, routed)           0.311     9.077    uart/inst_rx/FSM_sequential_state[1]_i_3_n_1
    SLICE_X66Y96         LUT5 (Prop_lut5_I1_O)        0.117     9.194 r  uart/inst_rx/o_valid_i_1/O
                         net (fo=1, routed)           0.336     9.530    uart/inst_rx/o_valid_i_1_n_1
    SLICE_X66Y96         FDCE                                         r  uart/inst_rx/o_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    10.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.512    14.935    uart/inst_rx/i_clk100
    SLICE_X66Y96         FDCE                                         r  uart/inst_rx/o_valid_reg/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X66Y96         FDCE (Setup_fdce_C_D)       -0.255    14.920    uart/inst_rx/o_valid_reg
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                          -9.530    
  -------------------------------------------------------------------
                         slack                                  5.391    

Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 uart/inst_rx/r_clkCount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_rx/o_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk100 rise@10.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 1.370ns (30.839%)  route 3.072ns (69.161%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.633     5.236    uart/inst_rx/i_clk100
    SLICE_X66Y95         FDCE                                         r  uart/inst_rx/r_clkCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  uart/inst_rx/r_clkCount_reg[3]/Q
                         net (fo=2, routed)           0.982     6.736    uart/inst_rx/r_clkCount_reg_n_1_[3]
    SLICE_X66Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.860 r  uart/inst_rx/FSM_sequential_state[1]_i_7/O
                         net (fo=2, routed)           0.582     7.442    uart/inst_rx/FSM_sequential_state[1]_i_7_n_1
    SLICE_X68Y97         LUT5 (Prop_lut5_I1_O)        0.153     7.595 r  uart/inst_rx/FSM_sequential_state[1]_i_4/O
                         net (fo=2, routed)           0.843     8.438    uart/inst_rx/FSM_sequential_state[1]_i_4_n_1
    SLICE_X66Y96         LUT3 (Prop_lut3_I0_O)        0.327     8.765 f  uart/inst_rx/FSM_sequential_state[1]_i_3/O
                         net (fo=4, routed)           0.311     9.077    uart/inst_rx/FSM_sequential_state[1]_i_3_n_1
    SLICE_X66Y96         LUT2 (Prop_lut2_I1_O)        0.124     9.201 r  uart/inst_rx/o_data[7]_i_2/O
                         net (fo=9, routed)           0.353     9.554    uart/inst_rx/o_data[7]_i_2_n_1
    SLICE_X64Y95         LUT6 (Prop_lut6_I1_O)        0.124     9.678 r  uart/inst_rx/o_data[1]_i_1/O
                         net (fo=1, routed)           0.000     9.678    uart/inst_rx/o_data[1]_i_1_n_1
    SLICE_X64Y95         FDRE                                         r  uart/inst_rx/o_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    10.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.512    14.935    uart/inst_rx/i_clk100
    SLICE_X64Y95         FDRE                                         r  uart/inst_rx/o_data_reg[1]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X64Y95         FDRE (Setup_fdre_C_D)        0.029    15.204    uart/inst_rx/o_data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -9.678    
  -------------------------------------------------------------------
                         slack                                  5.526    

Slack (MET) :             5.529ns  (required time - arrival time)
  Source:                 uart/inst_rx/r_clkCount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_rx/o_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk100 rise@10.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 1.370ns (30.839%)  route 3.072ns (69.161%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.633     5.236    uart/inst_rx/i_clk100
    SLICE_X66Y95         FDCE                                         r  uart/inst_rx/r_clkCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  uart/inst_rx/r_clkCount_reg[3]/Q
                         net (fo=2, routed)           0.982     6.736    uart/inst_rx/r_clkCount_reg_n_1_[3]
    SLICE_X66Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.860 r  uart/inst_rx/FSM_sequential_state[1]_i_7/O
                         net (fo=2, routed)           0.582     7.442    uart/inst_rx/FSM_sequential_state[1]_i_7_n_1
    SLICE_X68Y97         LUT5 (Prop_lut5_I1_O)        0.153     7.595 r  uart/inst_rx/FSM_sequential_state[1]_i_4/O
                         net (fo=2, routed)           0.843     8.438    uart/inst_rx/FSM_sequential_state[1]_i_4_n_1
    SLICE_X66Y96         LUT3 (Prop_lut3_I0_O)        0.327     8.765 f  uart/inst_rx/FSM_sequential_state[1]_i_3/O
                         net (fo=4, routed)           0.311     9.077    uart/inst_rx/FSM_sequential_state[1]_i_3_n_1
    SLICE_X66Y96         LUT2 (Prop_lut2_I1_O)        0.124     9.201 r  uart/inst_rx/o_data[7]_i_2/O
                         net (fo=9, routed)           0.353     9.554    uart/inst_rx/o_data[7]_i_2_n_1
    SLICE_X64Y95         LUT6 (Prop_lut6_I1_O)        0.124     9.678 r  uart/inst_rx/o_data[6]_i_1/O
                         net (fo=1, routed)           0.000     9.678    uart/inst_rx/o_data[6]_i_1_n_1
    SLICE_X64Y95         FDRE                                         r  uart/inst_rx/o_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    10.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.512    14.935    uart/inst_rx/i_clk100
    SLICE_X64Y95         FDRE                                         r  uart/inst_rx/o_data_reg[6]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X64Y95         FDRE (Setup_fdre_C_D)        0.032    15.207    uart/inst_rx/o_data_reg[6]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                          -9.678    
  -------------------------------------------------------------------
                         slack                                  5.529    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 uart/inst_rx/r_clkCount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_rx/o_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk100 rise@10.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 1.370ns (30.860%)  route 3.069ns (69.140%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.633     5.236    uart/inst_rx/i_clk100
    SLICE_X66Y95         FDCE                                         r  uart/inst_rx/r_clkCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  uart/inst_rx/r_clkCount_reg[3]/Q
                         net (fo=2, routed)           0.982     6.736    uart/inst_rx/r_clkCount_reg_n_1_[3]
    SLICE_X66Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.860 r  uart/inst_rx/FSM_sequential_state[1]_i_7/O
                         net (fo=2, routed)           0.582     7.442    uart/inst_rx/FSM_sequential_state[1]_i_7_n_1
    SLICE_X68Y97         LUT5 (Prop_lut5_I1_O)        0.153     7.595 r  uart/inst_rx/FSM_sequential_state[1]_i_4/O
                         net (fo=2, routed)           0.843     8.438    uart/inst_rx/FSM_sequential_state[1]_i_4_n_1
    SLICE_X66Y96         LUT3 (Prop_lut3_I0_O)        0.327     8.765 f  uart/inst_rx/FSM_sequential_state[1]_i_3/O
                         net (fo=4, routed)           0.311     9.077    uart/inst_rx/FSM_sequential_state[1]_i_3_n_1
    SLICE_X66Y96         LUT2 (Prop_lut2_I1_O)        0.124     9.201 r  uart/inst_rx/o_data[7]_i_2/O
                         net (fo=9, routed)           0.350     9.551    uart/inst_rx/o_data[7]_i_2_n_1
    SLICE_X64Y95         LUT6 (Prop_lut6_I1_O)        0.124     9.675 r  uart/inst_rx/o_data[2]_i_1/O
                         net (fo=1, routed)           0.000     9.675    uart/inst_rx/o_data[2]_i_1_n_1
    SLICE_X64Y95         FDRE                                         r  uart/inst_rx/o_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    10.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.512    14.935    uart/inst_rx/i_clk100
    SLICE_X64Y95         FDRE                                         r  uart/inst_rx/o_data_reg[2]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X64Y95         FDRE (Setup_fdre_C_D)        0.031    15.206    uart/inst_rx/o_data_reg[2]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 uart/inst_rx/r_clkCount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_rx/o_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk100 rise@10.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 1.370ns (30.861%)  route 3.069ns (69.139%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.633     5.236    uart/inst_rx/i_clk100
    SLICE_X66Y95         FDCE                                         r  uart/inst_rx/r_clkCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  uart/inst_rx/r_clkCount_reg[3]/Q
                         net (fo=2, routed)           0.982     6.736    uart/inst_rx/r_clkCount_reg_n_1_[3]
    SLICE_X66Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.860 r  uart/inst_rx/FSM_sequential_state[1]_i_7/O
                         net (fo=2, routed)           0.582     7.442    uart/inst_rx/FSM_sequential_state[1]_i_7_n_1
    SLICE_X68Y97         LUT5 (Prop_lut5_I1_O)        0.153     7.595 r  uart/inst_rx/FSM_sequential_state[1]_i_4/O
                         net (fo=2, routed)           0.843     8.438    uart/inst_rx/FSM_sequential_state[1]_i_4_n_1
    SLICE_X66Y96         LUT3 (Prop_lut3_I0_O)        0.327     8.765 f  uart/inst_rx/FSM_sequential_state[1]_i_3/O
                         net (fo=4, routed)           0.311     9.077    uart/inst_rx/FSM_sequential_state[1]_i_3_n_1
    SLICE_X66Y96         LUT2 (Prop_lut2_I1_O)        0.124     9.201 r  uart/inst_rx/o_data[7]_i_2/O
                         net (fo=9, routed)           0.350     9.551    uart/inst_rx/o_data[7]_i_2_n_1
    SLICE_X64Y95         LUT6 (Prop_lut6_I1_O)        0.124     9.675 r  uart/inst_rx/o_data[3]_i_1/O
                         net (fo=1, routed)           0.000     9.675    uart/inst_rx/o_data[3]_i_1_n_1
    SLICE_X64Y95         FDRE                                         r  uart/inst_rx/o_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    10.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.512    14.935    uart/inst_rx/i_clk100
    SLICE_X64Y95         FDRE                                         r  uart/inst_rx/o_data_reg[3]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X64Y95         FDRE (Setup_fdre_C_D)        0.031    15.206    uart/inst_rx/o_data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.549ns  (required time - arrival time)
  Source:                 uart/inst_rx/r_clkCount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_rx/o_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk100 rise@10.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 1.370ns (30.977%)  route 3.053ns (69.023%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.633     5.236    uart/inst_rx/i_clk100
    SLICE_X66Y95         FDCE                                         r  uart/inst_rx/r_clkCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  uart/inst_rx/r_clkCount_reg[3]/Q
                         net (fo=2, routed)           0.982     6.736    uart/inst_rx/r_clkCount_reg_n_1_[3]
    SLICE_X66Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.860 r  uart/inst_rx/FSM_sequential_state[1]_i_7/O
                         net (fo=2, routed)           0.582     7.442    uart/inst_rx/FSM_sequential_state[1]_i_7_n_1
    SLICE_X68Y97         LUT5 (Prop_lut5_I1_O)        0.153     7.595 r  uart/inst_rx/FSM_sequential_state[1]_i_4/O
                         net (fo=2, routed)           0.843     8.438    uart/inst_rx/FSM_sequential_state[1]_i_4_n_1
    SLICE_X66Y96         LUT3 (Prop_lut3_I0_O)        0.327     8.765 f  uart/inst_rx/FSM_sequential_state[1]_i_3/O
                         net (fo=4, routed)           0.311     9.077    uart/inst_rx/FSM_sequential_state[1]_i_3_n_1
    SLICE_X66Y96         LUT2 (Prop_lut2_I1_O)        0.124     9.201 r  uart/inst_rx/o_data[7]_i_2/O
                         net (fo=9, routed)           0.334     9.534    uart/inst_rx/o_data[7]_i_2_n_1
    SLICE_X64Y96         LUT6 (Prop_lut6_I4_O)        0.124     9.658 r  uart/inst_rx/o_data[7]_i_1/O
                         net (fo=1, routed)           0.000     9.658    uart/inst_rx/o_data[7]_i_1_n_1
    SLICE_X64Y96         FDRE                                         r  uart/inst_rx/o_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    10.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.512    14.935    uart/inst_rx/i_clk100
    SLICE_X64Y96         FDRE                                         r  uart/inst_rx/o_data_reg[7]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X64Y96         FDRE (Setup_fdre_C_D)        0.032    15.207    uart/inst_rx/o_data_reg[7]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                          -9.658    
  -------------------------------------------------------------------
                         slack                                  5.549    

Slack (MET) :             5.551ns  (required time - arrival time)
  Source:                 uart/inst_rx/r_clkCount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_rx/o_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk100 rise@10.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 1.370ns (30.999%)  route 3.049ns (69.001%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.633     5.236    uart/inst_rx/i_clk100
    SLICE_X66Y95         FDCE                                         r  uart/inst_rx/r_clkCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  uart/inst_rx/r_clkCount_reg[3]/Q
                         net (fo=2, routed)           0.982     6.736    uart/inst_rx/r_clkCount_reg_n_1_[3]
    SLICE_X66Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.860 r  uart/inst_rx/FSM_sequential_state[1]_i_7/O
                         net (fo=2, routed)           0.582     7.442    uart/inst_rx/FSM_sequential_state[1]_i_7_n_1
    SLICE_X68Y97         LUT5 (Prop_lut5_I1_O)        0.153     7.595 r  uart/inst_rx/FSM_sequential_state[1]_i_4/O
                         net (fo=2, routed)           0.843     8.438    uart/inst_rx/FSM_sequential_state[1]_i_4_n_1
    SLICE_X66Y96         LUT3 (Prop_lut3_I0_O)        0.327     8.765 f  uart/inst_rx/FSM_sequential_state[1]_i_3/O
                         net (fo=4, routed)           0.311     9.077    uart/inst_rx/FSM_sequential_state[1]_i_3_n_1
    SLICE_X66Y96         LUT2 (Prop_lut2_I1_O)        0.124     9.201 r  uart/inst_rx/o_data[7]_i_2/O
                         net (fo=9, routed)           0.330     9.531    uart/inst_rx/o_data[7]_i_2_n_1
    SLICE_X64Y96         LUT6 (Prop_lut6_I1_O)        0.124     9.655 r  uart/inst_rx/o_data[4]_i_1/O
                         net (fo=1, routed)           0.000     9.655    uart/inst_rx/o_data[4]_i_1_n_1
    SLICE_X64Y96         FDRE                                         r  uart/inst_rx/o_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    10.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.512    14.935    uart/inst_rx/i_clk100
    SLICE_X64Y96         FDRE                                         r  uart/inst_rx/o_data_reg[4]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X64Y96         FDRE (Setup_fdre_C_D)        0.031    15.206    uart/inst_rx/o_data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                          -9.655    
  -------------------------------------------------------------------
                         slack                                  5.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 uart/inst_rx/o_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[5]
                            (rising edge-triggered cell FIFO18E1 clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk100 rise@0.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.141ns (24.913%)  route 0.425ns (75.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.568     1.487    uart/inst_rx/i_clk100
    SLICE_X65Y96         FDRE                                         r  uart/inst_rx/o_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  uart/inst_rx/o_data_reg[5]/Q
                         net (fo=2, routed)           0.425     2.053    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[5]
    RAMB18_X1Y38         FIFO18E1                                     r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[5]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.881     2.046    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X1Y38         FIFO18E1                                     r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism             -0.479     1.567    
    RAMB18_X1Y38         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[5])
                                                      0.296     1.863    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 uart/inst_rx/o_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[2]
                            (rising edge-triggered cell FIFO18E1 clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk100 rise@0.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.141ns (23.692%)  route 0.454ns (76.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.568     1.487    uart/inst_rx/i_clk100
    SLICE_X64Y95         FDRE                                         r  uart/inst_rx/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  uart/inst_rx/o_data_reg[2]/Q
                         net (fo=2, routed)           0.454     2.082    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[2]
    RAMB18_X1Y38         FIFO18E1                                     r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[2]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.881     2.046    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X1Y38         FIFO18E1                                     r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism             -0.479     1.567    
    RAMB18_X1Y38         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[2])
                                                      0.296     1.863    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 uart/inst_rx/r_dataCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_rx/o_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk100 rise@0.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.531%)  route 0.143ns (43.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.568     1.487    uart/inst_rx/i_clk100
    SLICE_X64Y96         FDRE                                         r  uart/inst_rx/r_dataCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  uart/inst_rx/r_dataCount_reg[0]/Q
                         net (fo=13, routed)          0.143     1.771    uart/inst_rx/r_dataCount_reg_n_1_[0]
    SLICE_X65Y96         LUT6 (Prop_lut6_I3_O)        0.045     1.816 r  uart/inst_rx/o_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.816    uart/inst_rx/o_data[0]_i_1_n_1
    SLICE_X65Y96         FDRE                                         r  uart/inst_rx/o_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.840     2.005    uart/inst_rx/i_clk100
    SLICE_X65Y96         FDRE                                         r  uart/inst_rx/o_data_reg[0]/C
                         clock pessimism             -0.504     1.500    
    SLICE_X65Y96         FDRE (Hold_fdre_C_D)         0.092     1.592    uart/inst_rx/o_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 uart/inst_rx/r_dataCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_rx/o_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk100 rise@0.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.703%)  route 0.142ns (43.297%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.568     1.487    uart/inst_rx/i_clk100
    SLICE_X64Y96         FDRE                                         r  uart/inst_rx/r_dataCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  uart/inst_rx/r_dataCount_reg[0]/Q
                         net (fo=13, routed)          0.142     1.770    uart/inst_rx/r_dataCount_reg_n_1_[0]
    SLICE_X65Y96         LUT6 (Prop_lut6_I3_O)        0.045     1.815 r  uart/inst_rx/o_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.815    uart/inst_rx/o_data[5]_i_1_n_1
    SLICE_X65Y96         FDRE                                         r  uart/inst_rx/o_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.840     2.005    uart/inst_rx/i_clk100
    SLICE_X65Y96         FDRE                                         r  uart/inst_rx/o_data_reg[5]/C
                         clock pessimism             -0.504     1.500    
    SLICE_X65Y96         FDRE (Hold_fdre_C_D)         0.091     1.591    uart/inst_rx/o_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 uart/inst_rx/r_serialIn_reg/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_rx/rr_serialIn_reg/D
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk100 rise@0.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.988%)  route 0.180ns (56.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.569     1.488    uart/inst_rx/i_clk100
    SLICE_X68Y99         FDCE                                         r  uart/inst_rx/r_serialIn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  uart/inst_rx/r_serialIn_reg/Q
                         net (fo=1, routed)           0.180     1.809    uart/inst_rx/r_serialIn
    SLICE_X68Y96         FDCE                                         r  uart/inst_rx/rr_serialIn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.840     2.005    uart/inst_rx/i_clk100
    SLICE_X68Y96         FDCE                                         r  uart/inst_rx/rr_serialIn_reg/C
                         clock pessimism             -0.501     1.503    
    SLICE_X68Y96         FDCE (Hold_fdce_C_D)         0.075     1.578    uart/inst_rx/rr_serialIn_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 uart/inst_rx/o_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WREN
                            (rising edge-triggered cell FIFO18E1 clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk100 rise@0.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.501%)  route 0.273ns (62.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.568     1.487    uart/inst_rx/i_clk100
    SLICE_X66Y96         FDCE                                         r  uart/inst_rx/o_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y96         FDCE (Prop_fdce_C_Q)         0.164     1.651 r  uart/inst_rx/o_valid_reg/Q
                         net (fo=2, routed)           0.273     1.925    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    RAMB18_X1Y38         FIFO18E1                                     r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.881     2.046    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X1Y38         FIFO18E1                                     r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism             -0.479     1.567    
    RAMB18_X1Y38         FIFO18E1 (Hold_fifo18e1_WRCLK_WREN)
                                                      0.107     1.674    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 uart/inst_rx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_rx/r_clkCount_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk100 rise@0.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.100%)  route 0.177ns (45.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.568     1.487    uart/inst_rx/i_clk100
    SLICE_X66Y95         FDCE                                         r  uart/inst_rx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDCE (Prop_fdce_C_Q)         0.164     1.651 r  uart/inst_rx/FSM_sequential_state_reg[1]/Q
                         net (fo=25, routed)          0.177     1.829    uart/inst_rx/state__0[1]
    SLICE_X68Y95         LUT5 (Prop_lut5_I2_O)        0.045     1.874 r  uart/inst_rx/r_clkCount[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.874    uart/inst_rx/r_clkCount[4]
    SLICE_X68Y95         FDCE                                         r  uart/inst_rx/r_clkCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.840     2.005    uart/inst_rx/i_clk100
    SLICE_X68Y95         FDCE                                         r  uart/inst_rx/r_clkCount_reg[4]/C
                         clock pessimism             -0.479     1.525    
    SLICE_X68Y95         FDCE (Hold_fdce_C_D)         0.092     1.617    uart/inst_rx/r_clkCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 uart/inst_tx/r_clkCount_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_tx/r_clkCount_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk100 rise@0.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.227ns (64.996%)  route 0.122ns (35.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.559     1.478    uart/inst_tx/i_clk100
    SLICE_X64Y112        FDCE                                         r  uart/inst_tx/r_clkCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDCE (Prop_fdce_C_Q)         0.128     1.606 r  uart/inst_tx/r_clkCount_reg[8]/Q
                         net (fo=5, routed)           0.122     1.729    uart/inst_tx/r_clkCount_reg_n_1_[8]
    SLICE_X64Y112        LUT6 (Prop_lut6_I2_O)        0.099     1.828 r  uart/inst_tx/r_clkCount[9]_i_1/O
                         net (fo=1, routed)           0.000     1.828    uart/inst_tx/r_clkCount[9]_i_1_n_1
    SLICE_X64Y112        FDCE                                         r  uart/inst_tx/r_clkCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.830     1.995    uart/inst_tx/i_clk100
    SLICE_X64Y112        FDCE                                         r  uart/inst_tx/r_clkCount_reg[9]/C
                         clock pessimism             -0.516     1.478    
    SLICE_X64Y112        FDCE (Hold_fdce_C_D)         0.092     1.570    uart/inst_tx/r_clkCount_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 uart/inst_tx/r_clkCount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_tx/r_clkCount_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk100 rise@0.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.227ns (63.713%)  route 0.129ns (36.287%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.558     1.477    uart/inst_tx/i_clk100
    SLICE_X65Y115        FDCE                                         r  uart/inst_tx/r_clkCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y115        FDCE (Prop_fdce_C_Q)         0.128     1.605 r  uart/inst_tx/r_clkCount_reg[3]/Q
                         net (fo=6, routed)           0.129     1.735    uart/inst_tx/r_clkCount_reg_n_1_[3]
    SLICE_X65Y115        LUT6 (Prop_lut6_I2_O)        0.099     1.834 r  uart/inst_tx/r_clkCount[4]_i_1/O
                         net (fo=1, routed)           0.000     1.834    uart/inst_tx/r_clkCount[4]_i_1_n_1
    SLICE_X65Y115        FDCE                                         r  uart/inst_tx/r_clkCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.828     1.993    uart/inst_tx/i_clk100
    SLICE_X65Y115        FDCE                                         r  uart/inst_tx/r_clkCount_reg[4]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X65Y115        FDCE (Hold_fdce_C_D)         0.092     1.569    uart/inst_tx/r_clkCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 uart/inst_rx/o_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_rx/o_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk100 rise@0.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.792%)  route 0.173ns (48.208%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.568     1.487    uart/inst_rx/i_clk100
    SLICE_X64Y96         FDRE                                         r  uart/inst_rx/o_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  uart/inst_rx/o_data_reg[7]/Q
                         net (fo=2, routed)           0.173     1.801    uart/inst_rx/din[7]
    SLICE_X64Y96         LUT6 (Prop_lut6_I5_O)        0.045     1.846 r  uart/inst_rx/o_data[7]_i_1/O
                         net (fo=1, routed)           0.000     1.846    uart/inst_rx/o_data[7]_i_1_n_1
    SLICE_X64Y96         FDRE                                         r  uart/inst_rx/o_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.840     2.005    uart/inst_rx/i_clk100
    SLICE_X64Y96         FDRE                                         r  uart/inst_rx/o_data_reg[7]/C
                         clock pessimism             -0.517     1.487    
    SLICE_X64Y96         FDRE (Hold_fdre_C_D)         0.092     1.579    uart/inst_rx/o_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk100 }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y38    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
Min Period        n/a     FIFO18E1/RDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y40    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
Min Period        n/a     BUFG/I          n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  i_clk100_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C          n/a            1.000         10.000      9.000      SLICE_X65Y95    uart/inst_rx/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C          n/a            1.000         10.000      9.000      SLICE_X66Y95    uart/inst_rx/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X65Y96    uart/inst_rx/o_data_reg[0]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X64Y95    uart/inst_rx/o_data_reg[1]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X64Y95    uart/inst_rx/o_data_reg[2]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X64Y95    uart/inst_rx/o_data_reg[3]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X64Y96    uart/inst_rx/o_data_reg[4]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X65Y95    uart/inst_rx/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X65Y95    uart/inst_rx/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X66Y95    uart/inst_rx/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X66Y95    uart/inst_rx/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X65Y96    uart/inst_rx/o_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X65Y96    uart/inst_rx/o_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X64Y95    uart/inst_rx/o_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X64Y95    uart/inst_rx/o_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X64Y95    uart/inst_rx/o_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X64Y95    uart/inst_rx/o_data_reg[2]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X65Y95    uart/inst_rx/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X65Y95    uart/inst_rx/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X66Y95    uart/inst_rx/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X66Y95    uart/inst_rx/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X65Y96    uart/inst_rx/o_data_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X65Y96    uart/inst_rx/o_data_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X64Y95    uart/inst_rx/o_data_reg[1]/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X64Y95    uart/inst_rx/o_data_reg[1]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X64Y95    uart/inst_rx/o_data_reg[2]/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X64Y95    uart/inst_rx/o_data_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  inst_clk5Mhz/inst/clk_in1
  To Clock:  inst_clk5Mhz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         inst_clk5Mhz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_clk5Mhz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk5_clk_wiz_5Mhz
  To Clock:  clk5_clk_wiz_5Mhz

Setup :            0  Failing Endpoints,  Worst Slack      186.961ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             186.961ns  (required time - arrival time)
  Source:                 inst_generated/inst_U54/r_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U55/r_data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk5_clk_wiz_5Mhz fall@300.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        12.518ns  (logic 1.138ns (9.091%)  route 11.380ns (90.909%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.966ns = ( 303.966 - 300.000 ) 
    Source Clock Delay      (SCD):    4.353ns = ( 104.353 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.629   104.353    inst_generated/inst_U54/n_0_313_BUFG
    SLICE_X58Y99         FDCE                                         r  inst_generated/inst_U54/r_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.518   104.871 r  inst_generated/inst_U54/r_data_reg[3]/Q
                         net (fo=30, routed)          2.014   106.885    inst_generated/inst_U54/Q[3]
    SLICE_X56Y96         LUT6 (Prop_lut6_I4_O)        0.124   107.009 r  inst_generated/inst_U54/port15_i_7/O
                         net (fo=1, routed)           0.917   107.925    inst_generated/inst_U54/port15_i_7_n_1
    SLICE_X56Y96         LUT6 (Prop_lut6_I5_O)        0.124   108.049 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           0.992   109.041    inst_generated/inst_U55/port22_reg
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.124   109.165 r  inst_generated/inst_U55/port15_i_3/O
                         net (fo=1, routed)           1.459   110.624    inst_generated/inst_U35/port22_reg
    SLICE_X52Y95         LUT6 (Prop_lut6_I5_O)        0.124   110.748 r  inst_generated/inst_U35/port15_i_1/O
                         net (fo=12, routed)          3.547   114.295    inst_generated/inst_U54/r_data_reg[7]_1
    SLICE_X63Y103        LUT6 (Prop_lut6_I2_O)        0.124   114.419 r  inst_generated/inst_U54/r_data[7]_i_1__1/O
                         net (fo=8, routed)           2.452   116.871    inst_generated/inst_U55/E[0]
    SLICE_X60Y94         FDCE                                         r  inst_generated/inst_U55/r_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   301.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   297.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   299.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   300.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   301.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   301.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   302.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   302.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.506   303.966    inst_generated/inst_U55/n_0_313_BUFG
    SLICE_X60Y94         FDCE                                         r  inst_generated/inst_U55/r_data_reg[0]/C
                         clock pessimism              0.361   304.327    
                         clock uncertainty           -0.326   304.001    
    SLICE_X60Y94         FDCE (Setup_fdce_C_CE)      -0.169   303.832    inst_generated/inst_U55/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                        303.832    
                         arrival time                        -116.871    
  -------------------------------------------------------------------
                         slack                                186.961    

Slack (MET) :             187.051ns  (required time - arrival time)
  Source:                 inst_generated/inst_U71/port22_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U97/port21_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk5_clk_wiz_5Mhz fall@300.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        12.528ns  (logic 1.948ns (15.549%)  route 10.580ns (84.452%))
  Logic Levels:           10  (LUT3=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns = ( 303.967 - 300.000 ) 
    Source Clock Delay      (SCD):    4.357ns = ( 104.357 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.633   104.357    inst_generated/inst_U71/n_0_313_BUFG
    SLICE_X9Y100         FDCE                                         r  inst_generated/inst_U71/port22_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.456   104.813 r  inst_generated/inst_U71/port22_reg/Q
                         net (fo=4, routed)           2.335   107.147    inst_generated/inst_U71/MemoryInstrImm8_U71
    SLICE_X60Y95         LUT3 (Prop_lut3_I0_O)        0.152   107.299 r  inst_generated/inst_U71/inst_mem_i_33/O
                         net (fo=3, routed)           0.823   108.122    inst_generated/inst_U71/port22_reg_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I4_O)        0.348   108.470 r  inst_generated/inst_U71/inst_mem_i_2__0/O
                         net (fo=15, routed)          1.112   109.581    inst_generated/inst_U63/inst_mem_i_30_0
    SLICE_X60Y99         LUT5 (Prop_lut5_I0_O)        0.124   109.705 r  inst_generated/inst_U63/inst_mem_i_39/O
                         net (fo=7, routed)           0.704   110.410    inst_generated/inst_U63/port16_reg_1
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.124   110.534 r  inst_generated/inst_U63/inst_mem_i_32/O
                         net (fo=1, routed)           0.403   110.937    inst_generated/inst_U77/port20_reg_0
    SLICE_X63Y96         LUT5 (Prop_lut5_I2_O)        0.124   111.061 r  inst_generated/inst_U77/inst_mem_i_16/O
                         net (fo=1, routed)           1.047   112.108    inst_generated/inst_U63/port20_reg_2
    SLICE_X60Y97         LUT6 (Prop_lut6_I3_O)        0.124   112.232 r  inst_generated/inst_U63/inst_mem_i_6__0/O
                         net (fo=25, routed)          1.895   114.127    inst_generated/inst_U41/dina[2]
    SLICE_X64Y99         LUT5 (Prop_lut5_I1_O)        0.124   114.251 f  inst_generated/inst_U41/port21_i_4__0/O
                         net (fo=2, routed)           0.766   115.017    inst_generated/inst_U84/port21_reg_5
    SLICE_X61Y97         LUT6 (Prop_lut6_I3_O)        0.124   115.141 f  inst_generated/inst_U84/port21_i_1__0/O
                         net (fo=2, routed)           0.538   115.679    inst_generated/inst_U84/port90_0
    SLICE_X60Y97         LUT5 (Prop_lut5_I2_O)        0.124   115.803 f  inst_generated/inst_U84/port21_i_2/O
                         net (fo=1, routed)           0.958   116.761    inst_generated/inst_U84/port21_i_2_n_1
    SLICE_X59Y99         LUT6 (Prop_lut6_I2_O)        0.124   116.885 r  inst_generated/inst_U84/port21_i_1/O
                         net (fo=1, routed)           0.000   116.885    inst_generated/inst_U97/port21_reg_0
    SLICE_X59Y99         FDCE                                         r  inst_generated/inst_U97/port21_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   301.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   297.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   299.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   300.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   301.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   301.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   302.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   302.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.507   303.967    inst_generated/inst_U97/n_0_313_BUFG
    SLICE_X59Y99         FDCE                                         r  inst_generated/inst_U97/port21_reg/C
                         clock pessimism              0.264   304.231    
                         clock uncertainty           -0.326   303.905    
    SLICE_X59Y99         FDCE (Setup_fdce_C_D)        0.031   303.936    inst_generated/inst_U97/port21_reg
  -------------------------------------------------------------------
                         required time                        303.936    
                         arrival time                        -116.885    
  -------------------------------------------------------------------
                         slack                                187.051    

Slack (MET) :             187.125ns  (required time - arrival time)
  Source:                 inst_generated/inst_U54/r_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U55/r_data_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk5_clk_wiz_5Mhz fall@300.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        12.318ns  (logic 1.138ns (9.238%)  route 11.180ns (90.762%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.966ns = ( 303.966 - 300.000 ) 
    Source Clock Delay      (SCD):    4.353ns = ( 104.353 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.629   104.353    inst_generated/inst_U54/n_0_313_BUFG
    SLICE_X58Y99         FDCE                                         r  inst_generated/inst_U54/r_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.518   104.871 r  inst_generated/inst_U54/r_data_reg[3]/Q
                         net (fo=30, routed)          2.014   106.885    inst_generated/inst_U54/Q[3]
    SLICE_X56Y96         LUT6 (Prop_lut6_I4_O)        0.124   107.009 r  inst_generated/inst_U54/port15_i_7/O
                         net (fo=1, routed)           0.917   107.925    inst_generated/inst_U54/port15_i_7_n_1
    SLICE_X56Y96         LUT6 (Prop_lut6_I5_O)        0.124   108.049 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           0.992   109.041    inst_generated/inst_U55/port22_reg
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.124   109.165 r  inst_generated/inst_U55/port15_i_3/O
                         net (fo=1, routed)           1.459   110.624    inst_generated/inst_U35/port22_reg
    SLICE_X52Y95         LUT6 (Prop_lut6_I5_O)        0.124   110.748 r  inst_generated/inst_U35/port15_i_1/O
                         net (fo=12, routed)          3.547   114.295    inst_generated/inst_U54/r_data_reg[7]_1
    SLICE_X63Y103        LUT6 (Prop_lut6_I2_O)        0.124   114.419 r  inst_generated/inst_U54/r_data[7]_i_1__1/O
                         net (fo=8, routed)           2.252   116.671    inst_generated/inst_U55/E[0]
    SLICE_X61Y95         FDCE                                         r  inst_generated/inst_U55/r_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   301.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   297.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   299.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   300.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   301.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   301.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   302.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   302.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.506   303.966    inst_generated/inst_U55/n_0_313_BUFG
    SLICE_X61Y95         FDCE                                         r  inst_generated/inst_U55/r_data_reg[6]/C
                         clock pessimism              0.361   304.327    
                         clock uncertainty           -0.326   304.001    
    SLICE_X61Y95         FDCE (Setup_fdce_C_CE)      -0.205   303.796    inst_generated/inst_U55/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                        303.796    
                         arrival time                        -116.671    
  -------------------------------------------------------------------
                         slack                                187.125    

Slack (MET) :             187.125ns  (required time - arrival time)
  Source:                 inst_generated/inst_U54/r_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U55/r_data_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk5_clk_wiz_5Mhz fall@300.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        12.318ns  (logic 1.138ns (9.238%)  route 11.180ns (90.762%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.966ns = ( 303.966 - 300.000 ) 
    Source Clock Delay      (SCD):    4.353ns = ( 104.353 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.629   104.353    inst_generated/inst_U54/n_0_313_BUFG
    SLICE_X58Y99         FDCE                                         r  inst_generated/inst_U54/r_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.518   104.871 r  inst_generated/inst_U54/r_data_reg[3]/Q
                         net (fo=30, routed)          2.014   106.885    inst_generated/inst_U54/Q[3]
    SLICE_X56Y96         LUT6 (Prop_lut6_I4_O)        0.124   107.009 r  inst_generated/inst_U54/port15_i_7/O
                         net (fo=1, routed)           0.917   107.925    inst_generated/inst_U54/port15_i_7_n_1
    SLICE_X56Y96         LUT6 (Prop_lut6_I5_O)        0.124   108.049 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           0.992   109.041    inst_generated/inst_U55/port22_reg
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.124   109.165 r  inst_generated/inst_U55/port15_i_3/O
                         net (fo=1, routed)           1.459   110.624    inst_generated/inst_U35/port22_reg
    SLICE_X52Y95         LUT6 (Prop_lut6_I5_O)        0.124   110.748 r  inst_generated/inst_U35/port15_i_1/O
                         net (fo=12, routed)          3.547   114.295    inst_generated/inst_U54/r_data_reg[7]_1
    SLICE_X63Y103        LUT6 (Prop_lut6_I2_O)        0.124   114.419 r  inst_generated/inst_U54/r_data[7]_i_1__1/O
                         net (fo=8, routed)           2.252   116.671    inst_generated/inst_U55/E[0]
    SLICE_X61Y95         FDCE                                         r  inst_generated/inst_U55/r_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   301.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   297.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   299.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   300.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   301.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   301.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   302.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   302.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.506   303.966    inst_generated/inst_U55/n_0_313_BUFG
    SLICE_X61Y95         FDCE                                         r  inst_generated/inst_U55/r_data_reg[7]/C
                         clock pessimism              0.361   304.327    
                         clock uncertainty           -0.326   304.001    
    SLICE_X61Y95         FDCE (Setup_fdce_C_CE)      -0.205   303.796    inst_generated/inst_U55/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                        303.796    
                         arrival time                        -116.671    
  -------------------------------------------------------------------
                         slack                                187.125    

Slack (MET) :             187.293ns  (required time - arrival time)
  Source:                 inst_generated/inst_U71/port15_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U97/port19_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk5_clk_wiz_5Mhz fall@300.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        11.988ns  (logic 1.974ns (16.466%)  route 10.014ns (83.534%))
  Logic Levels:           10  (LUT3=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.959ns = ( 303.959 - 300.000 ) 
    Source Clock Delay      (SCD):    4.349ns = ( 104.349 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.625   104.349    inst_generated/inst_U71/n_0_313_BUFG
    SLICE_X9Y134         FDCE                                         r  inst_generated/inst_U71/port15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y134         FDCE (Prop_fdce_C_Q)         0.456   104.805 r  inst_generated/inst_U71/port15_reg/Q
                         net (fo=5, routed)           3.123   107.927    inst_generated/inst_U68/MemoryInstrImm15_U71
    SLICE_X59Y95         LUT5 (Prop_lut5_I1_O)        0.124   108.051 f  inst_generated/inst_U68/inst_mem_i_49/O
                         net (fo=1, routed)           0.263   108.314    inst_generated/inst_U68/inst_mem_i_49_n_1
    SLICE_X59Y95         LUT6 (Prop_lut6_I4_O)        0.124   108.438 f  inst_generated/inst_U68/inst_mem_i_31__0/O
                         net (fo=9, routed)           1.041   109.479    inst_generated/inst_U77/port20_reg
    SLICE_X62Y95         LUT3 (Prop_lut3_I1_O)        0.152   109.631 f  inst_generated/inst_U77/inst_mem_i_51/O
                         net (fo=1, routed)           1.004   110.636    inst_generated/inst_U77/inst_mem_i_51_n_1
    SLICE_X62Y95         LUT6 (Prop_lut6_I0_O)        0.348   110.984 f  inst_generated/inst_U77/inst_mem_i_34/O
                         net (fo=1, routed)           0.524   111.508    inst_generated/inst_U63/port21_reg_3
    SLICE_X61Y96         LUT6 (Prop_lut6_I3_O)        0.124   111.632 r  inst_generated/inst_U63/inst_mem_i_18/O
                         net (fo=23, routed)          0.890   112.522    inst_generated/inst_U41/port20_reg_4
    SLICE_X65Y97         LUT5 (Prop_lut5_I1_O)        0.124   112.646 f  inst_generated/inst_U41/port20_i_3__0/O
                         net (fo=3, routed)           0.680   113.326    inst_generated/inst_U41/port20_i_3__0_n_1
    SLICE_X61Y98         LUT6 (Prop_lut6_I5_O)        0.124   113.450 f  inst_generated/inst_U41/port18_i_3/O
                         net (fo=3, routed)           0.438   113.888    inst_generated/inst_U41/port2_reg_1
    SLICE_X60Y98         LUT6 (Prop_lut6_I2_O)        0.124   114.012 r  inst_generated/inst_U41/port16_i_5/O
                         net (fo=3, routed)           0.840   114.852    inst_generated/inst_U41/port2_reg_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I0_O)        0.124   114.976 r  inst_generated/inst_U41/port19_i_3/O
                         net (fo=3, routed)           0.594   115.570    inst_generated/inst_U41/port16_reg_0
    SLICE_X63Y98         LUT5 (Prop_lut5_I0_O)        0.150   115.720 r  inst_generated/inst_U41/port19_i_2/O
                         net (fo=1, routed)           0.617   116.337    inst_generated/inst_U97/AluFlagV
    SLICE_X65Y100        FDCE                                         r  inst_generated/inst_U97/port19_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   301.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   297.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   299.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   300.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   301.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   301.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   302.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   302.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.500   303.959    inst_generated/inst_U97/n_0_313_BUFG
    SLICE_X65Y100        FDCE                                         r  inst_generated/inst_U97/port19_reg/C
                         clock pessimism              0.271   304.230    
                         clock uncertainty           -0.326   303.905    
    SLICE_X65Y100        FDCE (Setup_fdce_C_D)       -0.275   303.630    inst_generated/inst_U97/port19_reg
  -------------------------------------------------------------------
                         required time                        303.630    
                         arrival time                        -116.337    
  -------------------------------------------------------------------
                         slack                                187.293    

Slack (MET) :             187.349ns  (required time - arrival time)
  Source:                 inst_generated/inst_U71/port22_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U9/port16_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk5_clk_wiz_5Mhz fall@300.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        12.132ns  (logic 1.824ns (15.034%)  route 10.308ns (84.966%))
  Logic Levels:           9  (LUT3=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns = ( 303.967 - 300.000 ) 
    Source Clock Delay      (SCD):    4.357ns = ( 104.357 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.633   104.357    inst_generated/inst_U71/n_0_313_BUFG
    SLICE_X9Y100         FDCE                                         r  inst_generated/inst_U71/port22_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.456   104.813 r  inst_generated/inst_U71/port22_reg/Q
                         net (fo=4, routed)           2.335   107.147    inst_generated/inst_U71/MemoryInstrImm8_U71
    SLICE_X60Y95         LUT3 (Prop_lut3_I0_O)        0.152   107.299 r  inst_generated/inst_U71/inst_mem_i_33/O
                         net (fo=3, routed)           0.823   108.122    inst_generated/inst_U71/port22_reg_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I4_O)        0.348   108.470 r  inst_generated/inst_U71/inst_mem_i_2__0/O
                         net (fo=15, routed)          1.112   109.581    inst_generated/inst_U63/inst_mem_i_30_0
    SLICE_X60Y99         LUT5 (Prop_lut5_I0_O)        0.124   109.705 r  inst_generated/inst_U63/inst_mem_i_39/O
                         net (fo=7, routed)           0.704   110.410    inst_generated/inst_U63/port16_reg_1
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.124   110.534 r  inst_generated/inst_U63/inst_mem_i_32/O
                         net (fo=1, routed)           0.403   110.937    inst_generated/inst_U77/port20_reg_0
    SLICE_X63Y96         LUT5 (Prop_lut5_I2_O)        0.124   111.061 r  inst_generated/inst_U77/inst_mem_i_16/O
                         net (fo=1, routed)           1.047   112.108    inst_generated/inst_U63/port20_reg_2
    SLICE_X60Y97         LUT6 (Prop_lut6_I3_O)        0.124   112.232 r  inst_generated/inst_U63/inst_mem_i_6__0/O
                         net (fo=25, routed)          1.895   114.127    inst_generated/inst_U41/dina[2]
    SLICE_X64Y99         LUT5 (Prop_lut5_I1_O)        0.124   114.251 r  inst_generated/inst_U41/port21_i_4__0/O
                         net (fo=2, routed)           0.720   114.970    inst_generated/inst_U41/port20_reg_1
    SLICE_X60Y98         LUT5 (Prop_lut5_I3_O)        0.124   115.094 r  inst_generated/inst_U41/port16_i_2/O
                         net (fo=1, routed)           0.788   115.882    inst_generated/inst_U41/port16_i_2_n_1
    SLICE_X59Y98         LUT6 (Prop_lut6_I0_O)        0.124   116.006 r  inst_generated/inst_U41/port16_i_1/O
                         net (fo=2, routed)           0.483   116.489    inst_generated/inst_U9/port70
    SLICE_X59Y97         FDCE                                         r  inst_generated/inst_U9/port16_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   301.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   297.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   299.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   300.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   301.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   301.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   302.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   302.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.507   303.967    inst_generated/inst_U9/n_0_313_BUFG
    SLICE_X59Y97         FDCE                                         r  inst_generated/inst_U9/port16_reg/C
                         clock pessimism              0.264   304.231    
                         clock uncertainty           -0.326   303.905    
    SLICE_X59Y97         FDCE (Setup_fdce_C_D)       -0.067   303.838    inst_generated/inst_U9/port16_reg
  -------------------------------------------------------------------
                         required time                        303.838    
                         arrival time                        -116.489    
  -------------------------------------------------------------------
                         slack                                187.349    

Slack (MET) :             187.643ns  (required time - arrival time)
  Source:                 inst_generated/inst_U54/r_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U55/r_data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk5_clk_wiz_5Mhz fall@300.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        11.788ns  (logic 1.138ns (9.654%)  route 10.650ns (90.346%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns = ( 303.970 - 300.000 ) 
    Source Clock Delay      (SCD):    4.353ns = ( 104.353 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.629   104.353    inst_generated/inst_U54/n_0_313_BUFG
    SLICE_X58Y99         FDCE                                         r  inst_generated/inst_U54/r_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.518   104.871 r  inst_generated/inst_U54/r_data_reg[3]/Q
                         net (fo=30, routed)          2.014   106.885    inst_generated/inst_U54/Q[3]
    SLICE_X56Y96         LUT6 (Prop_lut6_I4_O)        0.124   107.009 r  inst_generated/inst_U54/port15_i_7/O
                         net (fo=1, routed)           0.917   107.925    inst_generated/inst_U54/port15_i_7_n_1
    SLICE_X56Y96         LUT6 (Prop_lut6_I5_O)        0.124   108.049 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           0.992   109.041    inst_generated/inst_U55/port22_reg
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.124   109.165 r  inst_generated/inst_U55/port15_i_3/O
                         net (fo=1, routed)           1.459   110.624    inst_generated/inst_U35/port22_reg
    SLICE_X52Y95         LUT6 (Prop_lut6_I5_O)        0.124   110.748 r  inst_generated/inst_U35/port15_i_1/O
                         net (fo=12, routed)          3.547   114.295    inst_generated/inst_U54/r_data_reg[7]_1
    SLICE_X63Y103        LUT6 (Prop_lut6_I2_O)        0.124   114.419 r  inst_generated/inst_U54/r_data[7]_i_1__1/O
                         net (fo=8, routed)           1.721   116.141    inst_generated/inst_U55/E[0]
    SLICE_X68Y97         FDCE                                         r  inst_generated/inst_U55/r_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   301.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   297.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   299.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   300.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   301.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   301.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   302.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   302.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.510   303.970    inst_generated/inst_U55/n_0_313_BUFG
    SLICE_X68Y97         FDCE                                         r  inst_generated/inst_U55/r_data_reg[3]/C
                         clock pessimism              0.344   304.314    
                         clock uncertainty           -0.326   303.988    
    SLICE_X68Y97         FDCE (Setup_fdce_C_CE)      -0.205   303.783    inst_generated/inst_U55/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                        303.783    
                         arrival time                        -116.141    
  -------------------------------------------------------------------
                         slack                                187.643    

Slack (MET) :             187.643ns  (required time - arrival time)
  Source:                 inst_generated/inst_U54/r_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U55/r_data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk5_clk_wiz_5Mhz fall@300.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        11.788ns  (logic 1.138ns (9.654%)  route 10.650ns (90.346%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns = ( 303.970 - 300.000 ) 
    Source Clock Delay      (SCD):    4.353ns = ( 104.353 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.629   104.353    inst_generated/inst_U54/n_0_313_BUFG
    SLICE_X58Y99         FDCE                                         r  inst_generated/inst_U54/r_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.518   104.871 r  inst_generated/inst_U54/r_data_reg[3]/Q
                         net (fo=30, routed)          2.014   106.885    inst_generated/inst_U54/Q[3]
    SLICE_X56Y96         LUT6 (Prop_lut6_I4_O)        0.124   107.009 r  inst_generated/inst_U54/port15_i_7/O
                         net (fo=1, routed)           0.917   107.925    inst_generated/inst_U54/port15_i_7_n_1
    SLICE_X56Y96         LUT6 (Prop_lut6_I5_O)        0.124   108.049 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           0.992   109.041    inst_generated/inst_U55/port22_reg
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.124   109.165 r  inst_generated/inst_U55/port15_i_3/O
                         net (fo=1, routed)           1.459   110.624    inst_generated/inst_U35/port22_reg
    SLICE_X52Y95         LUT6 (Prop_lut6_I5_O)        0.124   110.748 r  inst_generated/inst_U35/port15_i_1/O
                         net (fo=12, routed)          3.547   114.295    inst_generated/inst_U54/r_data_reg[7]_1
    SLICE_X63Y103        LUT6 (Prop_lut6_I2_O)        0.124   114.419 r  inst_generated/inst_U54/r_data[7]_i_1__1/O
                         net (fo=8, routed)           1.721   116.141    inst_generated/inst_U55/E[0]
    SLICE_X68Y97         FDCE                                         r  inst_generated/inst_U55/r_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   301.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   297.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   299.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   300.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   301.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   301.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   302.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   302.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.510   303.970    inst_generated/inst_U55/n_0_313_BUFG
    SLICE_X68Y97         FDCE                                         r  inst_generated/inst_U55/r_data_reg[4]/C
                         clock pessimism              0.344   304.314    
                         clock uncertainty           -0.326   303.988    
    SLICE_X68Y97         FDCE (Setup_fdce_C_CE)      -0.205   303.783    inst_generated/inst_U55/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                        303.783    
                         arrival time                        -116.141    
  -------------------------------------------------------------------
                         slack                                187.643    

Slack (MET) :             188.048ns  (required time - arrival time)
  Source:                 inst_generated/inst_U71/port15_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U97/port22_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk5_clk_wiz_5Mhz fall@300.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        11.540ns  (logic 1.948ns (16.881%)  route 9.592ns (83.119%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns = ( 303.967 - 300.000 ) 
    Source Clock Delay      (SCD):    4.349ns = ( 104.349 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.625   104.349    inst_generated/inst_U71/n_0_313_BUFG
    SLICE_X9Y134         FDCE                                         r  inst_generated/inst_U71/port15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y134         FDCE (Prop_fdce_C_Q)         0.456   104.805 r  inst_generated/inst_U71/port15_reg/Q
                         net (fo=5, routed)           3.123   107.927    inst_generated/inst_U68/MemoryInstrImm15_U71
    SLICE_X59Y95         LUT5 (Prop_lut5_I1_O)        0.124   108.051 f  inst_generated/inst_U68/inst_mem_i_49/O
                         net (fo=1, routed)           0.263   108.314    inst_generated/inst_U68/inst_mem_i_49_n_1
    SLICE_X59Y95         LUT6 (Prop_lut6_I4_O)        0.124   108.438 f  inst_generated/inst_U68/inst_mem_i_31__0/O
                         net (fo=9, routed)           1.041   109.479    inst_generated/inst_U77/port20_reg
    SLICE_X62Y95         LUT3 (Prop_lut3_I1_O)        0.152   109.631 f  inst_generated/inst_U77/inst_mem_i_51/O
                         net (fo=1, routed)           1.004   110.636    inst_generated/inst_U77/inst_mem_i_51_n_1
    SLICE_X62Y95         LUT6 (Prop_lut6_I0_O)        0.348   110.984 f  inst_generated/inst_U77/inst_mem_i_34/O
                         net (fo=1, routed)           0.524   111.508    inst_generated/inst_U63/port21_reg_3
    SLICE_X61Y96         LUT6 (Prop_lut6_I3_O)        0.124   111.632 r  inst_generated/inst_U63/inst_mem_i_18/O
                         net (fo=23, routed)          0.890   112.522    inst_generated/inst_U41/port20_reg_4
    SLICE_X65Y97         LUT5 (Prop_lut5_I1_O)        0.124   112.646 f  inst_generated/inst_U41/port20_i_3__0/O
                         net (fo=3, routed)           0.680   113.326    inst_generated/inst_U41/port20_i_3__0_n_1
    SLICE_X61Y98         LUT6 (Prop_lut6_I5_O)        0.124   113.450 f  inst_generated/inst_U41/port18_i_3/O
                         net (fo=3, routed)           0.438   113.888    inst_generated/inst_U41/port2_reg_1
    SLICE_X60Y98         LUT6 (Prop_lut6_I2_O)        0.124   114.012 r  inst_generated/inst_U41/port16_i_5/O
                         net (fo=3, routed)           0.840   114.852    inst_generated/inst_U41/port2_reg_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I0_O)        0.124   114.976 r  inst_generated/inst_U41/port19_i_3/O
                         net (fo=3, routed)           0.788   115.764    inst_generated/inst_U84/port22_reg
    SLICE_X61Y98         LUT6 (Prop_lut6_I3_O)        0.124   115.888 r  inst_generated/inst_U84/port22_i_1/O
                         net (fo=1, routed)           0.000   115.888    inst_generated/inst_U97/port90
    SLICE_X61Y98         FDCE                                         r  inst_generated/inst_U97/port22_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   301.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   297.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   299.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   300.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   301.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   301.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   302.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   302.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.507   303.967    inst_generated/inst_U97/n_0_313_BUFG
    SLICE_X61Y98         FDCE                                         r  inst_generated/inst_U97/port22_reg/C
                         clock pessimism              0.264   304.231    
                         clock uncertainty           -0.326   303.905    
    SLICE_X61Y98         FDCE (Setup_fdce_C_D)        0.031   303.936    inst_generated/inst_U97/port22_reg
  -------------------------------------------------------------------
                         required time                        303.936    
                         arrival time                        -115.888    
  -------------------------------------------------------------------
                         slack                                188.048    

Slack (MET) :             188.061ns  (required time - arrival time)
  Source:                 inst_generated/inst_U54/r_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U55/r_data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk5_clk_wiz_5Mhz fall@300.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        11.367ns  (logic 1.138ns (10.012%)  route 10.229ns (89.989%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.968ns = ( 303.968 - 300.000 ) 
    Source Clock Delay      (SCD):    4.353ns = ( 104.353 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.629   104.353    inst_generated/inst_U54/n_0_313_BUFG
    SLICE_X58Y99         FDCE                                         r  inst_generated/inst_U54/r_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.518   104.871 r  inst_generated/inst_U54/r_data_reg[3]/Q
                         net (fo=30, routed)          2.014   106.885    inst_generated/inst_U54/Q[3]
    SLICE_X56Y96         LUT6 (Prop_lut6_I4_O)        0.124   107.009 r  inst_generated/inst_U54/port15_i_7/O
                         net (fo=1, routed)           0.917   107.925    inst_generated/inst_U54/port15_i_7_n_1
    SLICE_X56Y96         LUT6 (Prop_lut6_I5_O)        0.124   108.049 r  inst_generated/inst_U54/port15_i_4/O
                         net (fo=1, routed)           0.992   109.041    inst_generated/inst_U55/port22_reg
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.124   109.165 r  inst_generated/inst_U55/port15_i_3/O
                         net (fo=1, routed)           1.459   110.624    inst_generated/inst_U35/port22_reg
    SLICE_X52Y95         LUT6 (Prop_lut6_I5_O)        0.124   110.748 r  inst_generated/inst_U35/port15_i_1/O
                         net (fo=12, routed)          3.547   114.295    inst_generated/inst_U54/r_data_reg[7]_1
    SLICE_X63Y103        LUT6 (Prop_lut6_I2_O)        0.124   114.419 r  inst_generated/inst_U54/r_data[7]_i_1__1/O
                         net (fo=8, routed)           1.301   115.720    inst_generated/inst_U55/E[0]
    SLICE_X63Y94         FDCE                                         r  inst_generated/inst_U55/r_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   301.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   297.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   299.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   300.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   301.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   301.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   302.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   302.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.508   303.968    inst_generated/inst_U55/n_0_313_BUFG
    SLICE_X63Y94         FDCE                                         r  inst_generated/inst_U55/r_data_reg[1]/C
                         clock pessimism              0.344   304.312    
                         clock uncertainty           -0.326   303.986    
    SLICE_X63Y94         FDCE (Setup_fdce_C_CE)      -0.205   303.781    inst_generated/inst_U55/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                        303.781    
                         arrival time                        -115.720    
  -------------------------------------------------------------------
                         slack                                188.061    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns = ( 102.124 - 100.000 ) 
    Source Clock Delay      (SCD):    1.527ns = ( 101.527 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.565   101.527    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X69Y100        FDPE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y100        FDPE (Prop_fdpe_C_Q)         0.141   101.668 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg/Q
                         net (fo=1, routed)           0.056   101.723    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg1
    SLICE_X69Y100        FDPE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.259    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.837   102.124    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X69Y100        FDPE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                         clock pessimism             -0.598   101.527    
    SLICE_X69Y100        FDPE (Hold_fdpe_C_D)         0.075   101.602    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                       -101.602    
                         arrival time                         101.723    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns = ( 102.123 - 100.000 ) 
    Source Clock Delay      (SCD):    1.526ns = ( 101.526 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.564   101.526    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X64Y105        FDPE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y105        FDPE (Prop_fdpe_C_Q)         0.141   101.667 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/Q
                         net (fo=1, routed)           0.065   101.732    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1
    SLICE_X64Y105        FDPE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.259    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.836   102.123    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X64Y105        FDPE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                         clock pessimism             -0.598   101.526    
    SLICE_X64Y105        FDPE (Hold_fdpe_C_D)         0.075   101.601    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                       -101.601    
                         arrival time                         101.732    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 inst_generated/inst_U35/port2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U35/port5_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.485ns  (logic 0.164ns (33.813%)  route 0.321ns (66.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 102.119 - 100.000 ) 
    Source Clock Delay      (SCD):    1.524ns = ( 101.524 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.563   101.524    inst_generated/inst_U35/n_0_313_BUFG
    SLICE_X50Y95         FDCE                                         r  inst_generated/inst_U35/port2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.164   101.688 r  inst_generated/inst_U35/port2_reg/Q
                         net (fo=1, routed)           0.321   102.009    inst_generated/inst_U35/port2_reg_n_1
    SLICE_X52Y95         FDCE                                         r  inst_generated/inst_U35/port5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.259    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.832   102.119    inst_generated/inst_U35/n_0_313_BUFG
    SLICE_X52Y95         FDCE                                         r  inst_generated/inst_U35/port5_reg/C
                         clock pessimism             -0.331   101.788    
    SLICE_X52Y95         FDCE (Hold_fdce_C_D)         0.066   101.854    inst_generated/inst_U35/port5_reg
  -------------------------------------------------------------------
                         required time                       -101.854    
                         arrival time                         102.009    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 uart/r_fifoTxData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[4]
                            (rising edge-triggered cell FIFO18E1 clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.511ns  (logic 0.164ns (32.097%)  route 0.347ns (67.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns = ( 102.166 - 100.000 ) 
    Source Clock Delay      (SCD):    1.527ns = ( 101.527 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.565   101.527    uart/CLK
    SLICE_X62Y100        FDRE                                         r  uart/r_fifoTxData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDRE (Prop_fdre_C_Q)         0.164   101.691 r  uart/r_fifoTxData_reg[4]/Q
                         net (fo=1, routed)           0.347   102.037    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[4]
    RAMB18_X1Y40         FIFO18E1                                     r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.259    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.878   102.166    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X1Y40         FIFO18E1                                     r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism             -0.581   101.585    
    RAMB18_X1Y40         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[4])
                                                      0.296   101.881    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                       -101.881    
                         arrival time                         102.037    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 inst_generated/inst_U64/port18_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U84/port12_reg/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns = ( 102.123 - 100.000 ) 
    Source Clock Delay      (SCD):    1.529ns = ( 101.529 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.567   101.529    inst_generated/inst_U64/n_0_313_BUFG
    SLICE_X9Y134         FDCE                                         r  inst_generated/inst_U64/port18_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y134         FDCE (Prop_fdce_C_Q)         0.141   101.670 r  inst_generated/inst_U64/port18_reg/Q
                         net (fo=1, routed)           0.113   101.782    inst_generated/inst_U84/ControlInstrCode4_U64
    SLICE_X10Y134        FDRE                                         r  inst_generated/inst_U84/port12_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.259    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.836   102.123    inst_generated/inst_U84/n_0_313_BUFG
    SLICE_X10Y134        FDRE                                         r  inst_generated/inst_U84/port12_reg/C
                         clock pessimism             -0.560   101.564    
    SLICE_X10Y134        FDRE (Hold_fdre_C_D)         0.059   101.623    inst_generated/inst_U84/port12_reg
  -------------------------------------------------------------------
                         required time                       -101.623    
                         arrival time                         101.782    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 inst_generated/inst_U64/port17_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U84/port15_reg/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns = ( 102.122 - 100.000 ) 
    Source Clock Delay      (SCD):    1.528ns = ( 101.528 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.566   101.528    inst_generated/inst_U64/n_0_313_BUFG
    SLICE_X9Y133         FDCE                                         r  inst_generated/inst_U64/port17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y133         FDCE (Prop_fdce_C_Q)         0.141   101.669 r  inst_generated/inst_U64/port17_reg/Q
                         net (fo=1, routed)           0.113   101.781    inst_generated/inst_U84/ControlInstrCode5_U64
    SLICE_X10Y133        FDRE                                         r  inst_generated/inst_U84/port15_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.259    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.835   102.122    inst_generated/inst_U84/n_0_313_BUFG
    SLICE_X10Y133        FDRE                                         r  inst_generated/inst_U84/port15_reg/C
                         clock pessimism             -0.560   101.563    
    SLICE_X10Y133        FDRE (Hold_fdre_C_D)         0.059   101.622    inst_generated/inst_U84/port15_reg
  -------------------------------------------------------------------
                         required time                       -101.622    
                         arrival time                         101.781    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 inst_generated/inst_U64/port19_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U84/port9_reg/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns = ( 102.122 - 100.000 ) 
    Source Clock Delay      (SCD):    1.528ns = ( 101.528 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.566   101.528    inst_generated/inst_U64/n_0_313_BUFG
    SLICE_X9Y133         FDCE                                         r  inst_generated/inst_U64/port19_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y133         FDCE (Prop_fdce_C_Q)         0.141   101.669 r  inst_generated/inst_U64/port19_reg/Q
                         net (fo=1, routed)           0.117   101.785    inst_generated/inst_U84/ControlInstrCode3_U64
    SLICE_X10Y133        FDRE                                         r  inst_generated/inst_U84/port9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.259    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.835   102.122    inst_generated/inst_U84/n_0_313_BUFG
    SLICE_X10Y133        FDRE                                         r  inst_generated/inst_U84/port9_reg/C
                         clock pessimism             -0.560   101.563    
    SLICE_X10Y133        FDRE (Hold_fdre_C_D)         0.052   101.615    inst_generated/inst_U84/port9_reg
  -------------------------------------------------------------------
                         required time                       -101.615    
                         arrival time                         101.785    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 inst_generated/inst_U97/port19_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U83/port19_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns = ( 102.124 - 100.000 ) 
    Source Clock Delay      (SCD):    1.527ns = ( 101.527 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.565   101.527    inst_generated/inst_U97/n_0_313_BUFG
    SLICE_X65Y100        FDCE                                         r  inst_generated/inst_U97/port19_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y100        FDCE (Prop_fdce_C_Q)         0.141   101.668 r  inst_generated/inst_U97/port19_reg/Q
                         net (fo=1, routed)           0.118   101.785    inst_generated/inst_U83/flagOverflow_U97
    SLICE_X64Y101        FDCE                                         r  inst_generated/inst_U83/port19_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.259    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.837   102.124    inst_generated/inst_U83/n_0_313_BUFG
    SLICE_X64Y101        FDCE                                         r  inst_generated/inst_U83/port19_reg/C
                         clock pessimism             -0.582   101.543    
    SLICE_X64Y101        FDCE (Hold_fdce_C_D)         0.070   101.613    inst_generated/inst_U83/port19_reg
  -------------------------------------------------------------------
                         required time                       -101.613    
                         arrival time                         101.785    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 inst_generated/inst_U35/port6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U35/port9_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.508ns  (logic 0.164ns (32.307%)  route 0.344ns (67.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns = ( 102.118 - 100.000 ) 
    Source Clock Delay      (SCD):    1.523ns = ( 101.523 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.562   101.523    inst_generated/inst_U35/n_0_313_BUFG
    SLICE_X50Y92         FDCE                                         r  inst_generated/inst_U35/port6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDCE (Prop_fdce_C_Q)         0.164   101.687 r  inst_generated/inst_U35/port6_reg/Q
                         net (fo=1, routed)           0.344   102.031    inst_generated/inst_U35/port6_reg_n_1
    SLICE_X52Y92         FDCE                                         r  inst_generated/inst_U35/port9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.259    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.831   102.118    inst_generated/inst_U35/n_0_313_BUFG
    SLICE_X52Y92         FDCE                                         r  inst_generated/inst_U35/port9_reg/C
                         clock pessimism             -0.331   101.787    
    SLICE_X52Y92         FDCE (Hold_fdce_C_D)         0.070   101.857    inst_generated/inst_U35/port9_reg
  -------------------------------------------------------------------
                         required time                       -101.857    
                         arrival time                         102.031    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 uart/r_fifoTxWrEn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WREN
                            (rising edge-triggered cell FIFO18E1 clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.300%)  route 0.227ns (61.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns = ( 102.166 - 100.000 ) 
    Source Clock Delay      (SCD):    1.527ns = ( 101.527 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.565   101.527    uart/CLK
    SLICE_X64Y100        FDCE                                         r  uart/r_fifoTxWrEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDCE (Prop_fdce_C_Q)         0.141   101.668 r  uart/r_fifoTxWrEn_reg/Q
                         net (fo=1, routed)           0.227   101.895    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    RAMB18_X1Y40         FIFO18E1                                     r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.259    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.878   102.166    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X1Y40         FIFO18E1                                     r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism             -0.560   101.606    
    RAMB18_X1Y40         FIFO18E1 (Hold_fifo18e1_WRCLK_WREN)
                                                      0.107   101.713    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                       -101.713    
                         arrival time                         101.895    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk5_clk_wiz_5Mhz
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         200.000     197.424    RAMB18_X1Y38     uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         200.000     197.424    RAMB18_X1Y40     uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    n_0_313_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y3    inst_clk5Mhz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X56Y96     r_breakpointSet_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X57Y96     r_breakpoint_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X57Y96     r_breakpoint_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X57Y96     r_breakpoint_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X57Y96     r_breakpoint_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X66Y99     uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X66Y99     uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X62Y105    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X62Y105    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X56Y96     r_breakpointSet_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X56Y96     r_breakpointSet_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X57Y96     r_breakpoint_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X57Y96     r_breakpoint_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X57Y96     r_breakpoint_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X57Y96     r_breakpoint_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X66Y99     uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X66Y99     uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X62Y105    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X62Y105    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X56Y96     r_breakpointSet_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X56Y96     r_breakpointSet_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X57Y96     r_breakpoint_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X57Y96     r_breakpoint_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X57Y96     r_breakpoint_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X57Y96     r_breakpoint_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkEEPROM_clk_wiz_5Mhz
  To Clock:  clkEEPROM_clk_wiz_5Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkEEPROM_clk_wiz_5Mhz
Waveform(ns):       { 50.000 150.000 }
Period(ns):         200.000
Sources:            { inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X0Y33     inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         200.000     197.424    RAMB36_X0Y33     inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X0Y17     inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         200.000     197.424    RAMB36_X0Y17     inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X0Y18     inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         200.000     197.424    RAMB36_X0Y18     inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X0Y19     inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         200.000     197.424    RAMB36_X0Y19     inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X0Y22     inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         200.000     197.424    RAMB36_X0Y22     inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X8Y107     inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X8Y107     inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X8Y105     inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X8Y105     inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X8Y107     inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X8Y107     inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X72Y119    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X72Y119    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X73Y119    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X73Y119    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X8Y107     inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X8Y107     inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X8Y105     inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X8Y105     inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X8Y107     inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X8Y107     inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X72Y119    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X72Y119    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X73Y119    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X73Y119    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkRamN_clk_wiz_5Mhz
  To Clock:  clkRamN_clk_wiz_5Mhz

Setup :            0  Failing Endpoints,  Worst Slack       93.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.253ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.096ns  (required time - arrival time)
  Source:                 inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clkRamN_clk_wiz_5Mhz rise@54.959ns)
  Data Path Delay:        6.051ns  (logic 0.634ns (10.477%)  route 5.417ns (89.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 156.683 - 154.959 ) 
    Source Clock Delay      (SCD):    1.611ns = ( 56.570 - 54.959 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz rise edge)
                                                     54.959    54.959 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    54.959 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    56.768    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    52.846 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    54.865    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    54.961 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.609    56.570    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    SLICE_X54Y78         FDCE                                         r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y78         FDCE (Prop_fdce_C_Q)         0.518    57.088 f  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/Q
                         net (fo=8, routed)           4.292    61.380    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_28
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.116    61.496 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_53/O
                         net (fo=1, routed)           1.126    62.622    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_29
    RAMB36_X0Y3          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.721   156.683    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.007   156.690    
                         clock uncertainty           -0.326   156.365    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647   155.718    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        155.718    
                         arrival time                         -62.622    
  -------------------------------------------------------------------
                         slack                                 93.096    

Slack (MET) :             93.272ns  (required time - arrival time)
  Source:                 inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clkRamN_clk_wiz_5Mhz rise@54.959ns)
  Data Path Delay:        5.826ns  (logic 0.608ns (10.436%)  route 5.218ns (89.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.764ns = ( 156.723 - 154.959 ) 
    Source Clock Delay      (SCD):    1.702ns = ( 56.661 - 54.959 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz rise edge)
                                                     54.959    54.959 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    54.959 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    56.768    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    52.846 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    54.865    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    54.961 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.700    56.661    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLICE_X72Y79         FDCE                                         r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y79         FDCE (Prop_fdce_C_Q)         0.456    57.117 f  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=8, routed)           3.521    60.639    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/pwropt
    SLICE_X72Y43         LUT3 (Prop_lut3_I1_O)        0.152    60.791 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_14/O
                         net (fo=1, routed)           1.697    62.487    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_8
    RAMB36_X2Y2          RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.761   156.723    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.007   156.730    
                         clock uncertainty           -0.326   156.405    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645   155.760    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        155.760    
                         arrival time                         -62.487    
  -------------------------------------------------------------------
                         slack                                 93.272    

Slack (MET) :             93.751ns  (required time - arrival time)
  Source:                 inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clkRamN_clk_wiz_5Mhz rise@54.959ns)
  Data Path Delay:        5.238ns  (logic 0.634ns (12.104%)  route 4.604ns (87.896%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 156.525 - 154.959 ) 
    Source Clock Delay      (SCD):    1.611ns = ( 56.570 - 54.959 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz rise edge)
                                                     54.959    54.959 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    54.959 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    56.768    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    52.846 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    54.865    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    54.961 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.609    56.570    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    SLICE_X54Y78         FDCE                                         r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y78         FDCE (Prop_fdce_C_Q)         0.518    57.088 f  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/Q
                         net (fo=8, routed)           3.665    60.753    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/pwropt
    SLICE_X8Y47          LUT3 (Prop_lut3_I0_O)        0.116    60.869 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_65/O
                         net (fo=1, routed)           0.939    61.808    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_35
    RAMB36_X0Y11         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.563   156.525    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.007   156.532    
                         clock uncertainty           -0.326   156.206    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647   155.559    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        155.559    
                         arrival time                         -61.808    
  -------------------------------------------------------------------
                         slack                                 93.751    

Slack (MET) :             93.959ns  (required time - arrival time)
  Source:                 inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clkRamN_clk_wiz_5Mhz rise@54.959ns)
  Data Path Delay:        5.399ns  (logic 0.642ns (11.891%)  route 4.757ns (88.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 156.690 - 154.959 ) 
    Source Clock Delay      (SCD):    1.611ns = ( 56.570 - 54.959 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz rise edge)
                                                     54.959    54.959 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    54.959 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    56.768    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    52.846 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    54.865    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    54.961 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.609    56.570    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    SLICE_X54Y78         FDCE                                         r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y78         FDCE (Prop_fdce_C_Q)         0.518    57.088 f  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/Q
                         net (fo=8, routed)           4.414    61.503    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/pwropt
    SLICE_X8Y37          LUT3 (Prop_lut3_I0_O)        0.124    61.627 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_55/O
                         net (fo=1, routed)           0.343    61.969    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_30
    RAMB36_X0Y7          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.728   156.690    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.007   156.697    
                         clock uncertainty           -0.326   156.372    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   155.929    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        155.929    
                         arrival time                         -61.969    
  -------------------------------------------------------------------
                         slack                                 93.959    

Slack (MET) :             94.153ns  (required time - arrival time)
  Source:                 inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_35_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clkRamN_clk_wiz_5Mhz rise@54.959ns)
  Data Path Delay:        5.198ns  (logic 0.642ns (12.351%)  route 4.556ns (87.649%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.722ns = ( 156.681 - 154.959 ) 
    Source Clock Delay      (SCD):    1.610ns = ( 56.569 - 54.959 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz rise edge)
                                                     54.959    54.959 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    54.959 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    56.768    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    52.846 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    54.865    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    54.961 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.608    56.569    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLICE_X58Y75         FDCE                                         r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_35_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDCE (Prop_fdce_C_Q)         0.518    57.087 f  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_35_cooolDelFlop/Q
                         net (fo=8, routed)           4.213    61.301    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/pwropt
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124    61.425 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_38/O
                         net (fo=1, routed)           0.343    61.767    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_21
    RAMB36_X0Y5          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.719   156.681    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.007   156.688    
                         clock uncertainty           -0.326   156.363    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   155.920    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        155.920    
                         arrival time                         -61.767    
  -------------------------------------------------------------------
                         slack                                 94.153    

Slack (MET) :             94.383ns  (required time - arrival time)
  Source:                 inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clkRamN_clk_wiz_5Mhz rise@54.959ns)
  Data Path Delay:        4.872ns  (logic 0.580ns (11.905%)  route 4.292ns (88.095%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 156.677 - 154.959 ) 
    Source Clock Delay      (SCD):    1.702ns = ( 56.661 - 54.959 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz rise edge)
                                                     54.959    54.959 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    54.959 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    56.768    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    52.846 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    54.865    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    54.961 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.700    56.661    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLICE_X72Y79         FDCE                                         r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y79         FDCE (Prop_fdce_C_Q)         0.456    57.117 f  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=8, routed)           3.521    60.639    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_1
    SLICE_X72Y43         LUT3 (Prop_lut3_I1_O)        0.124    60.763 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_2/O
                         net (fo=1, routed)           0.770    61.533    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_2
    RAMB36_X1Y8          RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.715   156.677    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.007   156.684    
                         clock uncertainty           -0.326   156.359    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   155.916    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        155.916    
                         arrival time                         -61.533    
  -------------------------------------------------------------------
                         slack                                 94.383    

Slack (MET) :             94.541ns  (required time - arrival time)
  Source:                 inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_18_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clkRamN_clk_wiz_5Mhz rise@54.959ns)
  Data Path Delay:        4.549ns  (logic 0.642ns (14.113%)  route 3.907ns (85.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 156.516 - 154.959 ) 
    Source Clock Delay      (SCD):    1.705ns = ( 56.664 - 54.959 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz rise edge)
                                                     54.959    54.959 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    54.959 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    56.768    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    52.846 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    54.865    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    54.961 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.703    56.664    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    SLICE_X74Y80         FDCE                                         r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_18_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y80         FDCE (Prop_fdce_C_Q)         0.518    57.182 f  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_18_cooolDelFlop/Q
                         net (fo=8, routed)           1.727    58.909    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt
    SLICE_X62Y62         LUT3 (Prop_lut3_I1_O)        0.124    59.033 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_25/O
                         net (fo=1, routed)           2.180    61.213    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_14
    RAMB36_X0Y13         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.554   156.516    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.007   156.523    
                         clock uncertainty           -0.326   156.197    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   155.754    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        155.754    
                         arrival time                         -61.213    
  -------------------------------------------------------------------
                         slack                                 94.541    

Slack (MET) :             94.840ns  (required time - arrival time)
  Source:                 inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_18_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clkRamN_clk_wiz_5Mhz rise@54.959ns)
  Data Path Delay:        4.246ns  (logic 0.670ns (15.781%)  route 3.576ns (84.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.754ns = ( 156.713 - 154.959 ) 
    Source Clock Delay      (SCD):    1.705ns = ( 56.664 - 54.959 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz rise edge)
                                                     54.959    54.959 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    54.959 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    56.768    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    52.846 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    54.865    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    54.961 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.703    56.664    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    SLICE_X74Y80         FDCE                                         r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_18_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y80         FDCE (Prop_fdce_C_Q)         0.518    57.182 f  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_18_cooolDelFlop/Q
                         net (fo=8, routed)           2.281    59.463    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/pwropt
    SLICE_X72Y42         LUT3 (Prop_lut3_I1_O)        0.152    59.615 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_31/O
                         net (fo=1, routed)           1.295    60.910    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_17
    RAMB36_X2Y4          RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.751   156.713    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.007   156.720    
                         clock uncertainty           -0.326   156.395    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645   155.750    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        155.750    
                         arrival time                         -60.910    
  -------------------------------------------------------------------
                         slack                                 94.840    

Slack (MET) :             94.856ns  (required time - arrival time)
  Source:                 inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_35_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clkRamN_clk_wiz_5Mhz rise@54.959ns)
  Data Path Delay:        4.308ns  (logic 0.642ns (14.901%)  route 3.666ns (85.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 156.503 - 154.959 ) 
    Source Clock Delay      (SCD):    1.610ns = ( 56.569 - 54.959 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz rise edge)
                                                     54.959    54.959 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    54.959 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    56.768    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    52.846 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    54.865    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    54.961 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.608    56.569    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLICE_X58Y75         FDCE                                         r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_35_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDCE (Prop_fdce_C_Q)         0.518    57.087 f  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_35_cooolDelFlop/Q
                         net (fo=8, routed)           1.032    58.120    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/pwropt
    SLICE_X62Y72         LUT3 (Prop_lut3_I0_O)        0.124    58.244 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_46/O
                         net (fo=1, routed)           2.634    60.878    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_25
    RAMB36_X1Y29         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.541   156.503    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y29         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.001   156.502    
                         clock uncertainty           -0.326   156.176    
    RAMB36_X1Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   155.733    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        155.733    
                         arrival time                         -60.878    
  -------------------------------------------------------------------
                         slack                                 94.856    

Slack (MET) :             94.865ns  (required time - arrival time)
  Source:                 inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clkRamN_clk_wiz_5Mhz rise@54.959ns)
  Data Path Delay:        4.179ns  (logic 0.608ns (14.549%)  route 3.571ns (85.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.638ns = ( 156.597 - 154.959 ) 
    Source Clock Delay      (SCD):    1.702ns = ( 56.661 - 54.959 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz rise edge)
                                                     54.959    54.959 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    54.959 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    56.768    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    52.846 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    54.865    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    54.961 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.700    56.661    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLICE_X72Y79         FDCE                                         r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y79         FDCE (Prop_fdce_C_Q)         0.456    57.117 f  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=8, routed)           3.034    60.152    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/pwropt
    SLICE_X72Y52         LUT3 (Prop_lut3_I1_O)        0.152    60.304 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_16/O
                         net (fo=1, routed)           0.537    60.840    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_9
    RAMB36_X2Y10         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.635   156.597    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.079   156.676    
                         clock uncertainty           -0.326   156.350    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645   155.705    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        155.705    
                         arrival time                         -60.840    
  -------------------------------------------------------------------
                         slack                                 94.865    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        0.393ns  (logic 0.215ns (54.713%)  route 0.178ns (45.283%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns = ( 155.792 - 154.959 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 155.522 - 154.959 ) 
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   155.583    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296   154.287 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648   154.935    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.562   155.522    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X62Y86         FDRE                                         r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.167   155.689 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.178   155.867    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X62Y86         LUT3 (Prop_lut3_I2_O)        0.048   155.915 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000   155.915    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X62Y86         FDRE                                         r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.832   155.792    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X62Y86         FDRE                                         r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.267   155.525    
    SLICE_X62Y86         FDRE (Hold_fdre_C_D)         0.137   155.662    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                       -155.662    
                         arrival time                         155.915    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        0.399ns  (logic 0.210ns (52.652%)  route 0.189ns (47.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns = ( 155.792 - 154.959 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 155.522 - 154.959 ) 
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   155.583    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296   154.287 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648   154.935    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.562   155.522    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X62Y86         FDRE                                         r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.167   155.689 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.189   155.878    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X62Y86         LUT3 (Prop_lut3_I2_O)        0.043   155.921 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000   155.921    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X62Y86         FDRE                                         r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.832   155.792    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X62Y86         FDRE                                         r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.267   155.525    
    SLICE_X62Y86         FDRE (Hold_fdre_C_D)         0.137   155.662    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                       -155.662    
                         arrival time                         155.921    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        1.024ns  (logic 0.257ns (25.108%)  route 0.767ns (74.891%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns = ( 155.838 - 154.959 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 155.522 - 154.959 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   155.583    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296   154.287 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648   154.935    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.562   155.522    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X62Y86         FDRE                                         r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.167   155.689 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.189   155.878    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X62Y86         LUT3 (Prop_lut3_I1_O)        0.045   155.923 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.284   156.207    inst_generated/inst_U71/r_data_reg[7][7]
    SLICE_X62Y90         LUT4 (Prop_lut4_I2_O)        0.045   156.252 r  inst_generated/inst_U71/inst_mem_i_21__0/O
                         net (fo=5, routed)           0.294   156.546    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y17         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.877   155.838    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   155.586    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296   155.882    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                       -155.882    
                         arrival time                         156.546    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        1.143ns  (logic 0.322ns (28.170%)  route 0.821ns (71.830%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns = ( 155.868 - 154.959 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 155.522 - 154.959 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   155.583    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296   154.287 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648   154.935    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.562   155.522    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X62Y86         FDRE                                         r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.167   155.689 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.419   156.109    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X72Y89         LUT3 (Prop_lut3_I1_O)        0.048   156.157 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.227   156.384    inst_generated/inst_U71/r_data_reg[7][6]
    SLICE_X72Y90         LUT4 (Prop_lut4_I2_O)        0.107   156.491 r  inst_generated/inst_U71/inst_mem_i_22__0/O
                         net (fo=5, routed)           0.175   156.666    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y18         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.907   155.868    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.231   155.637    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296   155.933    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                       -155.933    
                         arrival time                         156.666    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        1.111ns  (logic 0.257ns (23.137%)  route 0.854ns (76.863%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns = ( 155.833 - 154.959 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 155.522 - 154.959 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   155.583    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296   154.287 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648   154.935    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.562   155.522    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X62Y86         FDRE                                         r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.167   155.689 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.189   155.878    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X62Y86         LUT3 (Prop_lut3_I1_O)        0.045   155.923 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.284   156.207    inst_generated/inst_U71/r_data_reg[7][7]
    SLICE_X62Y90         LUT4 (Prop_lut4_I2_O)        0.045   156.252 r  inst_generated/inst_U71/inst_mem_i_21__0/O
                         net (fo=5, routed)           0.381   156.633    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y16         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.872   155.833    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   155.581    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296   155.877    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                       -155.877    
                         arrival time                         156.633    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.880ns  (arrival time - required time)
  Source:                 inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        1.288ns  (logic 0.257ns (19.953%)  route 1.031ns (80.045%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns = ( 155.866 - 154.959 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 155.522 - 154.959 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   155.583    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296   154.287 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648   154.935    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.562   155.522    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X62Y86         FDRE                                         r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.167   155.689 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.419   156.109    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X72Y89         LUT3 (Prop_lut3_I1_O)        0.045   156.154 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.097   156.251    inst_generated/inst_U71/r_data_reg[7][5]
    SLICE_X72Y89         LUT4 (Prop_lut4_I2_O)        0.045   156.296 r  inst_generated/inst_U71/inst_mem_i_23__0/O
                         net (fo=5, routed)           0.514   156.810    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y17         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.905   155.866    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.231   155.635    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296   155.931    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                       -155.931    
                         arrival time                         156.810    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.887ns  (arrival time - required time)
  Source:                 inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        1.305ns  (logic 0.322ns (24.677%)  route 0.983ns (75.322%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns = ( 155.875 - 154.959 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 155.522 - 154.959 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   155.583    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296   154.287 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648   154.935    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.562   155.522    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X62Y86         FDRE                                         r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.167   155.689 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.419   156.109    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X72Y89         LUT3 (Prop_lut3_I1_O)        0.048   156.157 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.227   156.384    inst_generated/inst_U71/r_data_reg[7][6]
    SLICE_X72Y90         LUT4 (Prop_lut4_I2_O)        0.107   156.491 r  inst_generated/inst_U71/inst_mem_i_22__0/O
                         net (fo=5, routed)           0.337   156.827    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y18         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.914   155.875    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.231   155.644    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296   155.940    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                       -155.940    
                         arrival time                         156.827    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.911ns  (arrival time - required time)
  Source:                 inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        1.330ns  (logic 0.322ns (24.217%)  route 1.008ns (75.783%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns = ( 155.876 - 154.959 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 155.522 - 154.959 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   155.583    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296   154.287 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648   154.935    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.562   155.522    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X62Y86         FDRE                                         r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.167   155.689 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.419   156.109    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X72Y89         LUT3 (Prop_lut3_I1_O)        0.048   156.157 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.227   156.384    inst_generated/inst_U71/r_data_reg[7][6]
    SLICE_X72Y90         LUT4 (Prop_lut4_I2_O)        0.107   156.491 r  inst_generated/inst_U71/inst_mem_i_22__0/O
                         net (fo=5, routed)           0.362   156.852    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y19         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.915   155.876    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.231   155.645    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296   155.941    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                       -155.941    
                         arrival time                         156.852    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        1.339ns  (logic 0.322ns (24.055%)  route 1.017ns (75.944%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 155.869 - 154.959 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 155.522 - 154.959 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   155.583    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296   154.287 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648   154.935    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.562   155.522    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X62Y86         FDRE                                         r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.167   155.689 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.419   156.109    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X72Y89         LUT3 (Prop_lut3_I1_O)        0.048   156.157 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.227   156.384    inst_generated/inst_U71/r_data_reg[7][6]
    SLICE_X72Y90         LUT4 (Prop_lut4_I2_O)        0.107   156.491 r  inst_generated/inst_U71/inst_mem_i_22__0/O
                         net (fo=5, routed)           0.370   156.861    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y19         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.908   155.869    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.231   155.638    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296   155.934    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                       -155.934    
                         arrival time                         156.861    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        1.392ns  (logic 0.257ns (18.465%)  route 1.135ns (81.533%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns = ( 155.861 - 154.959 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 155.522 - 154.959 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   155.583    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296   154.287 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648   154.935    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.562   155.522    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X62Y86         FDRE                                         r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.167   155.689 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.419   156.109    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X72Y89         LUT3 (Prop_lut3_I1_O)        0.045   156.154 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.097   156.251    inst_generated/inst_U71/r_data_reg[7][5]
    SLICE_X72Y89         LUT4 (Prop_lut4_I2_O)        0.045   156.296 r  inst_generated/inst_U71/inst_mem_i_23__0/O
                         net (fo=5, routed)           0.618   156.914    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y16         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.900   155.861    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.231   155.630    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296   155.926    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                       -155.926    
                         arrival time                         156.914    
  -------------------------------------------------------------------
                         slack                                  0.988    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkRamN_clk_wiz_5Mhz
Waveform(ns):       { 54.959 154.959 }
Period(ns):         200.000
Sources:            { inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X1Y8      inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X1Y9      inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X2Y16     inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X2Y17     inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X3Y16     inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X3Y17     inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X3Y18     inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X3Y19     inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X2Y18     inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X2Y19     inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X62Y86     inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X62Y86     inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X72Y79     inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X72Y79     inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X74Y80     inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_18_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X74Y80     inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_18_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X62Y86     inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X62Y86     inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X58Y75     inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_35_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X58Y75     inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_35_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X62Y86     inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X62Y86     inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X72Y79     inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X72Y79     inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X74Y80     inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_18_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X74Y80     inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_18_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X62Y86     inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X62Y86     inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X58Y75     inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_35_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X58Y75     inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_35_cooolDelFlop/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_5Mhz
  To Clock:  clkfbout_clk_wiz_5Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_5Mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4    inst_clk5Mhz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkEEPROM_clk_wiz_5Mhz
  To Clock:  clk5_clk_wiz_5Mhz

Setup :            0  Failing Endpoints,  Worst Slack       34.870ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack      147.396ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.870ns  (required time - arrival time)
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U97/port21_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkEEPROM_clk_wiz_5Mhz rise@50.000ns)
  Data Path Delay:        16.835ns  (logic 4.440ns (26.373%)  route 12.395ns (73.627%))
  Logic Levels:           12  (LUT3=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        2.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns = ( 103.967 - 100.000 ) 
    Source Clock Delay      (SCD):    1.745ns = ( 51.745 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    51.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    47.888 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    49.906    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.743    51.745    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    54.199 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.410    55.609    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_2[0]
    SLICE_X72Y111        LUT6 (Prop_lut6_I0_O)        0.124    55.733 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    55.733    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X72Y111        MUXF7 (Prop_muxf7_I1_O)      0.217    55.950 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          2.628    58.579    inst_generated/inst_U71/r_data_reg[0][1]
    SLICE_X60Y95         LUT3 (Prop_lut3_I1_O)        0.325    58.904 f  inst_generated/inst_U71/inst_mem_i_32__0/O
                         net (fo=4, routed)           0.934    59.838    inst_generated/inst_U71/port21_reg_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I3_O)        0.328    60.166 r  inst_generated/inst_U71/inst_mem_i_2__0/O
                         net (fo=15, routed)          1.112    61.277    inst_generated/inst_U63/inst_mem_i_30_0
    SLICE_X60Y99         LUT5 (Prop_lut5_I0_O)        0.124    61.401 r  inst_generated/inst_U63/inst_mem_i_39/O
                         net (fo=7, routed)           0.704    62.105    inst_generated/inst_U63/port16_reg_1
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.124    62.229 r  inst_generated/inst_U63/inst_mem_i_32/O
                         net (fo=1, routed)           0.403    62.633    inst_generated/inst_U77/port20_reg_0
    SLICE_X63Y96         LUT5 (Prop_lut5_I2_O)        0.124    62.757 r  inst_generated/inst_U77/inst_mem_i_16/O
                         net (fo=1, routed)           1.047    63.803    inst_generated/inst_U63/port20_reg_2
    SLICE_X60Y97         LUT6 (Prop_lut6_I3_O)        0.124    63.927 r  inst_generated/inst_U63/inst_mem_i_6__0/O
                         net (fo=25, routed)          1.895    65.822    inst_generated/inst_U41/dina[2]
    SLICE_X64Y99         LUT5 (Prop_lut5_I1_O)        0.124    65.946 f  inst_generated/inst_U41/port21_i_4__0/O
                         net (fo=2, routed)           0.766    66.712    inst_generated/inst_U84/port21_reg_5
    SLICE_X61Y97         LUT6 (Prop_lut6_I3_O)        0.124    66.836 f  inst_generated/inst_U84/port21_i_1__0/O
                         net (fo=2, routed)           0.538    67.374    inst_generated/inst_U84/port90_0
    SLICE_X60Y97         LUT5 (Prop_lut5_I2_O)        0.124    67.498 f  inst_generated/inst_U84/port21_i_2/O
                         net (fo=1, routed)           0.958    68.457    inst_generated/inst_U84/port21_i_2_n_1
    SLICE_X59Y99         LUT6 (Prop_lut6_I2_O)        0.124    68.581 r  inst_generated/inst_U84/port21_i_1/O
                         net (fo=1, routed)           0.000    68.581    inst_generated/inst_U97/port21_reg_0
    SLICE_X59Y99         FDCE                                         r  inst_generated/inst_U97/port21_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.507   103.967    inst_generated/inst_U97/n_0_313_BUFG
    SLICE_X59Y99         FDCE                                         r  inst_generated/inst_U97/port21_reg/C
                         clock pessimism             -0.101   103.866    
                         clock uncertainty           -0.446   103.420    
    SLICE_X59Y99         FDCE (Setup_fdce_C_D)        0.031   103.451    inst_generated/inst_U97/port21_reg
  -------------------------------------------------------------------
                         required time                        103.451    
                         arrival time                         -68.581    
  -------------------------------------------------------------------
                         slack                                 34.870    

Slack (MET) :             35.120ns  (required time - arrival time)
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U97/port19_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkEEPROM_clk_wiz_5Mhz rise@50.000ns)
  Data Path Delay:        16.272ns  (logic 4.466ns (27.446%)  route 11.806ns (72.555%))
  Logic Levels:           12  (LUT3=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        2.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.959ns = ( 103.959 - 100.000 ) 
    Source Clock Delay      (SCD):    1.745ns = ( 51.745 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    51.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    47.888 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    49.906    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.743    51.745    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    54.199 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.410    55.609    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_2[0]
    SLICE_X72Y111        LUT6 (Prop_lut6_I0_O)        0.124    55.733 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    55.733    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X72Y111        MUXF7 (Prop_muxf7_I1_O)      0.217    55.950 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          2.628    58.579    inst_generated/inst_U71/r_data_reg[0][1]
    SLICE_X60Y95         LUT3 (Prop_lut3_I1_O)        0.325    58.904 f  inst_generated/inst_U71/inst_mem_i_32__0/O
                         net (fo=4, routed)           0.934    59.838    inst_generated/inst_U71/port21_reg_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I3_O)        0.328    60.166 r  inst_generated/inst_U71/inst_mem_i_2__0/O
                         net (fo=15, routed)          1.112    61.277    inst_generated/inst_U63/inst_mem_i_30_0
    SLICE_X60Y99         LUT5 (Prop_lut5_I0_O)        0.124    61.401 r  inst_generated/inst_U63/inst_mem_i_39/O
                         net (fo=7, routed)           1.139    62.540    inst_generated/inst_U77/inst_mem_i_12__0_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I2_O)        0.124    62.664 f  inst_generated/inst_U77/inst_mem_i_34/O
                         net (fo=1, routed)           0.524    63.188    inst_generated/inst_U63/port21_reg_3
    SLICE_X61Y96         LUT6 (Prop_lut6_I3_O)        0.124    63.312 r  inst_generated/inst_U63/inst_mem_i_18/O
                         net (fo=23, routed)          0.890    64.202    inst_generated/inst_U41/port20_reg_4
    SLICE_X65Y97         LUT5 (Prop_lut5_I1_O)        0.124    64.326 f  inst_generated/inst_U41/port20_i_3__0/O
                         net (fo=3, routed)           0.680    65.007    inst_generated/inst_U41/port20_i_3__0_n_1
    SLICE_X61Y98         LUT6 (Prop_lut6_I5_O)        0.124    65.131 f  inst_generated/inst_U41/port18_i_3/O
                         net (fo=3, routed)           0.438    65.568    inst_generated/inst_U41/port2_reg_1
    SLICE_X60Y98         LUT6 (Prop_lut6_I2_O)        0.124    65.692 r  inst_generated/inst_U41/port16_i_5/O
                         net (fo=3, routed)           0.840    66.533    inst_generated/inst_U41/port2_reg_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I0_O)        0.124    66.657 r  inst_generated/inst_U41/port19_i_3/O
                         net (fo=3, routed)           0.594    67.250    inst_generated/inst_U41/port16_reg_0
    SLICE_X63Y98         LUT5 (Prop_lut5_I0_O)        0.150    67.400 r  inst_generated/inst_U41/port19_i_2/O
                         net (fo=1, routed)           0.617    68.018    inst_generated/inst_U97/AluFlagV
    SLICE_X65Y100        FDCE                                         r  inst_generated/inst_U97/port19_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.500   103.959    inst_generated/inst_U97/n_0_313_BUFG
    SLICE_X65Y100        FDCE                                         r  inst_generated/inst_U97/port19_reg/C
                         clock pessimism             -0.101   103.858    
                         clock uncertainty           -0.446   103.412    
    SLICE_X65Y100        FDCE (Setup_fdce_C_D)       -0.275   103.137    inst_generated/inst_U97/port19_reg
  -------------------------------------------------------------------
                         required time                        103.137    
                         arrival time                         -68.018    
  -------------------------------------------------------------------
                         slack                                 35.120    

Slack (MET) :             35.168ns  (required time - arrival time)
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U9/port16_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkEEPROM_clk_wiz_5Mhz rise@50.000ns)
  Data Path Delay:        16.439ns  (logic 4.316ns (26.254%)  route 12.123ns (73.746%))
  Logic Levels:           11  (LUT3=1 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        2.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns = ( 103.967 - 100.000 ) 
    Source Clock Delay      (SCD):    1.745ns = ( 51.745 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    51.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    47.888 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    49.906    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.743    51.745    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    54.199 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.410    55.609    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_2[0]
    SLICE_X72Y111        LUT6 (Prop_lut6_I0_O)        0.124    55.733 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    55.733    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X72Y111        MUXF7 (Prop_muxf7_I1_O)      0.217    55.950 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          2.628    58.579    inst_generated/inst_U71/r_data_reg[0][1]
    SLICE_X60Y95         LUT3 (Prop_lut3_I1_O)        0.325    58.904 f  inst_generated/inst_U71/inst_mem_i_32__0/O
                         net (fo=4, routed)           0.934    59.838    inst_generated/inst_U71/port21_reg_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I3_O)        0.328    60.166 r  inst_generated/inst_U71/inst_mem_i_2__0/O
                         net (fo=15, routed)          1.112    61.277    inst_generated/inst_U63/inst_mem_i_30_0
    SLICE_X60Y99         LUT5 (Prop_lut5_I0_O)        0.124    61.401 r  inst_generated/inst_U63/inst_mem_i_39/O
                         net (fo=7, routed)           0.704    62.105    inst_generated/inst_U63/port16_reg_1
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.124    62.229 r  inst_generated/inst_U63/inst_mem_i_32/O
                         net (fo=1, routed)           0.403    62.633    inst_generated/inst_U77/port20_reg_0
    SLICE_X63Y96         LUT5 (Prop_lut5_I2_O)        0.124    62.757 r  inst_generated/inst_U77/inst_mem_i_16/O
                         net (fo=1, routed)           1.047    63.803    inst_generated/inst_U63/port20_reg_2
    SLICE_X60Y97         LUT6 (Prop_lut6_I3_O)        0.124    63.927 r  inst_generated/inst_U63/inst_mem_i_6__0/O
                         net (fo=25, routed)          1.895    65.822    inst_generated/inst_U41/dina[2]
    SLICE_X64Y99         LUT5 (Prop_lut5_I1_O)        0.124    65.946 r  inst_generated/inst_U41/port21_i_4__0/O
                         net (fo=2, routed)           0.720    66.666    inst_generated/inst_U41/port20_reg_1
    SLICE_X60Y98         LUT5 (Prop_lut5_I3_O)        0.124    66.790 r  inst_generated/inst_U41/port16_i_2/O
                         net (fo=1, routed)           0.788    67.578    inst_generated/inst_U41/port16_i_2_n_1
    SLICE_X59Y98         LUT6 (Prop_lut6_I0_O)        0.124    67.702 r  inst_generated/inst_U41/port16_i_1/O
                         net (fo=2, routed)           0.483    68.185    inst_generated/inst_U9/port70
    SLICE_X59Y97         FDCE                                         r  inst_generated/inst_U9/port16_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.507   103.967    inst_generated/inst_U9/n_0_313_BUFG
    SLICE_X59Y97         FDCE                                         r  inst_generated/inst_U9/port16_reg/C
                         clock pessimism             -0.101   103.866    
                         clock uncertainty           -0.446   103.420    
    SLICE_X59Y97         FDCE (Setup_fdce_C_D)       -0.067   103.353    inst_generated/inst_U9/port16_reg
  -------------------------------------------------------------------
                         required time                        103.353    
                         arrival time                         -68.185    
  -------------------------------------------------------------------
                         slack                                 35.168    

Slack (MET) :             35.882ns  (required time - arrival time)
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U97/port22_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkEEPROM_clk_wiz_5Mhz rise@50.000ns)
  Data Path Delay:        15.823ns  (logic 4.440ns (28.060%)  route 11.383ns (71.940%))
  Logic Levels:           12  (LUT3=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        2.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns = ( 103.967 - 100.000 ) 
    Source Clock Delay      (SCD):    1.745ns = ( 51.745 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    51.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    47.888 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    49.906    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.743    51.745    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    54.199 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.410    55.609    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_2[0]
    SLICE_X72Y111        LUT6 (Prop_lut6_I0_O)        0.124    55.733 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    55.733    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X72Y111        MUXF7 (Prop_muxf7_I1_O)      0.217    55.950 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          2.628    58.579    inst_generated/inst_U71/r_data_reg[0][1]
    SLICE_X60Y95         LUT3 (Prop_lut3_I1_O)        0.325    58.904 f  inst_generated/inst_U71/inst_mem_i_32__0/O
                         net (fo=4, routed)           0.934    59.838    inst_generated/inst_U71/port21_reg_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I3_O)        0.328    60.166 r  inst_generated/inst_U71/inst_mem_i_2__0/O
                         net (fo=15, routed)          1.112    61.277    inst_generated/inst_U63/inst_mem_i_30_0
    SLICE_X60Y99         LUT5 (Prop_lut5_I0_O)        0.124    61.401 r  inst_generated/inst_U63/inst_mem_i_39/O
                         net (fo=7, routed)           1.139    62.540    inst_generated/inst_U77/inst_mem_i_12__0_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I2_O)        0.124    62.664 f  inst_generated/inst_U77/inst_mem_i_34/O
                         net (fo=1, routed)           0.524    63.188    inst_generated/inst_U63/port21_reg_3
    SLICE_X61Y96         LUT6 (Prop_lut6_I3_O)        0.124    63.312 r  inst_generated/inst_U63/inst_mem_i_18/O
                         net (fo=23, routed)          0.890    64.202    inst_generated/inst_U41/port20_reg_4
    SLICE_X65Y97         LUT5 (Prop_lut5_I1_O)        0.124    64.326 f  inst_generated/inst_U41/port20_i_3__0/O
                         net (fo=3, routed)           0.680    65.007    inst_generated/inst_U41/port20_i_3__0_n_1
    SLICE_X61Y98         LUT6 (Prop_lut6_I5_O)        0.124    65.131 f  inst_generated/inst_U41/port18_i_3/O
                         net (fo=3, routed)           0.438    65.568    inst_generated/inst_U41/port2_reg_1
    SLICE_X60Y98         LUT6 (Prop_lut6_I2_O)        0.124    65.692 r  inst_generated/inst_U41/port16_i_5/O
                         net (fo=3, routed)           0.840    66.533    inst_generated/inst_U41/port2_reg_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I0_O)        0.124    66.657 r  inst_generated/inst_U41/port19_i_3/O
                         net (fo=3, routed)           0.788    67.445    inst_generated/inst_U84/port22_reg
    SLICE_X61Y98         LUT6 (Prop_lut6_I3_O)        0.124    67.569 r  inst_generated/inst_U84/port22_i_1/O
                         net (fo=1, routed)           0.000    67.569    inst_generated/inst_U97/port90
    SLICE_X61Y98         FDCE                                         r  inst_generated/inst_U97/port22_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.507   103.967    inst_generated/inst_U97/n_0_313_BUFG
    SLICE_X61Y98         FDCE                                         r  inst_generated/inst_U97/port22_reg/C
                         clock pessimism             -0.101   103.866    
                         clock uncertainty           -0.446   103.420    
    SLICE_X61Y98         FDCE (Setup_fdce_C_D)        0.031   103.451    inst_generated/inst_U97/port22_reg
  -------------------------------------------------------------------
                         required time                        103.451    
                         arrival time                         -67.569    
  -------------------------------------------------------------------
                         slack                                 35.882    

Slack (MET) :             36.035ns  (required time - arrival time)
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U9/port21_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkEEPROM_clk_wiz_5Mhz rise@50.000ns)
  Data Path Delay:        15.573ns  (logic 4.192ns (26.919%)  route 11.381ns (73.082%))
  Logic Levels:           10  (LUT3=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        2.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns = ( 103.967 - 100.000 ) 
    Source Clock Delay      (SCD):    1.745ns = ( 51.745 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    51.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    47.888 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    49.906    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.743    51.745    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    54.199 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.410    55.609    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_2[0]
    SLICE_X72Y111        LUT6 (Prop_lut6_I0_O)        0.124    55.733 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    55.733    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X72Y111        MUXF7 (Prop_muxf7_I1_O)      0.217    55.950 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          2.628    58.579    inst_generated/inst_U71/r_data_reg[0][1]
    SLICE_X60Y95         LUT3 (Prop_lut3_I1_O)        0.325    58.904 f  inst_generated/inst_U71/inst_mem_i_32__0/O
                         net (fo=4, routed)           0.934    59.838    inst_generated/inst_U71/port21_reg_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I3_O)        0.328    60.166 r  inst_generated/inst_U71/inst_mem_i_2__0/O
                         net (fo=15, routed)          1.112    61.277    inst_generated/inst_U63/inst_mem_i_30_0
    SLICE_X60Y99         LUT5 (Prop_lut5_I0_O)        0.124    61.401 r  inst_generated/inst_U63/inst_mem_i_39/O
                         net (fo=7, routed)           0.704    62.105    inst_generated/inst_U63/port16_reg_1
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.124    62.229 r  inst_generated/inst_U63/inst_mem_i_32/O
                         net (fo=1, routed)           0.403    62.633    inst_generated/inst_U77/port20_reg_0
    SLICE_X63Y96         LUT5 (Prop_lut5_I2_O)        0.124    62.757 r  inst_generated/inst_U77/inst_mem_i_16/O
                         net (fo=1, routed)           1.047    63.803    inst_generated/inst_U63/port20_reg_2
    SLICE_X60Y97         LUT6 (Prop_lut6_I3_O)        0.124    63.927 r  inst_generated/inst_U63/inst_mem_i_6__0/O
                         net (fo=25, routed)          1.895    65.822    inst_generated/inst_U41/dina[2]
    SLICE_X64Y99         LUT5 (Prop_lut5_I1_O)        0.124    65.946 r  inst_generated/inst_U41/port21_i_4__0/O
                         net (fo=2, routed)           0.766    66.712    inst_generated/inst_U84/port21_reg_5
    SLICE_X61Y97         LUT6 (Prop_lut6_I3_O)        0.124    66.836 r  inst_generated/inst_U84/port21_i_1__0/O
                         net (fo=2, routed)           0.482    67.318    inst_generated/inst_U9/port90_3
    SLICE_X61Y97         FDCE                                         r  inst_generated/inst_U9/port21_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.507   103.967    inst_generated/inst_U9/n_0_313_BUFG
    SLICE_X61Y97         FDCE                                         r  inst_generated/inst_U9/port21_reg/C
                         clock pessimism             -0.101   103.866    
                         clock uncertainty           -0.446   103.420    
    SLICE_X61Y97         FDCE (Setup_fdce_C_D)       -0.067   103.353    inst_generated/inst_U9/port21_reg
  -------------------------------------------------------------------
                         required time                        103.353    
                         arrival time                         -67.318    
  -------------------------------------------------------------------
                         slack                                 36.035    

Slack (MET) :             36.208ns  (required time - arrival time)
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U97/port20_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkEEPROM_clk_wiz_5Mhz rise@50.000ns)
  Data Path Delay:        15.498ns  (logic 4.440ns (28.650%)  route 11.058ns (71.351%))
  Logic Levels:           12  (LUT3=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        2.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.969ns = ( 103.969 - 100.000 ) 
    Source Clock Delay      (SCD):    1.745ns = ( 51.745 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    51.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    47.888 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    49.906    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.743    51.745    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    54.199 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.410    55.609    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_2[0]
    SLICE_X72Y111        LUT6 (Prop_lut6_I0_O)        0.124    55.733 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    55.733    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X72Y111        MUXF7 (Prop_muxf7_I1_O)      0.217    55.950 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          2.628    58.579    inst_generated/inst_U71/r_data_reg[0][1]
    SLICE_X60Y95         LUT3 (Prop_lut3_I1_O)        0.325    58.904 f  inst_generated/inst_U71/inst_mem_i_32__0/O
                         net (fo=4, routed)           0.934    59.838    inst_generated/inst_U71/port21_reg_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I3_O)        0.328    60.166 r  inst_generated/inst_U71/inst_mem_i_2__0/O
                         net (fo=15, routed)          1.112    61.277    inst_generated/inst_U63/inst_mem_i_30_0
    SLICE_X60Y99         LUT5 (Prop_lut5_I0_O)        0.124    61.401 r  inst_generated/inst_U63/inst_mem_i_39/O
                         net (fo=7, routed)           1.139    62.540    inst_generated/inst_U77/inst_mem_i_12__0_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I2_O)        0.124    62.664 f  inst_generated/inst_U77/inst_mem_i_34/O
                         net (fo=1, routed)           0.524    63.188    inst_generated/inst_U63/port21_reg_3
    SLICE_X61Y96         LUT6 (Prop_lut6_I3_O)        0.124    63.312 r  inst_generated/inst_U63/inst_mem_i_18/O
                         net (fo=23, routed)          0.890    64.202    inst_generated/inst_U41/port20_reg_4
    SLICE_X65Y97         LUT5 (Prop_lut5_I1_O)        0.124    64.326 r  inst_generated/inst_U41/port20_i_3__0/O
                         net (fo=3, routed)           0.680    65.007    inst_generated/inst_U41/port20_i_3__0_n_1
    SLICE_X61Y98         LUT6 (Prop_lut6_I5_O)        0.124    65.131 r  inst_generated/inst_U41/port18_i_3/O
                         net (fo=3, routed)           0.438    65.568    inst_generated/inst_U41/port2_reg_1
    SLICE_X60Y98         LUT6 (Prop_lut6_I2_O)        0.124    65.692 f  inst_generated/inst_U41/port16_i_5/O
                         net (fo=3, routed)           0.840    66.533    inst_generated/inst_U41/port2_reg_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I0_O)        0.124    66.657 f  inst_generated/inst_U41/port19_i_3/O
                         net (fo=3, routed)           0.462    67.119    inst_generated/inst_U41/port16_reg_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I3_O)        0.124    67.243 r  inst_generated/inst_U41/port20_i_1/O
                         net (fo=1, routed)           0.000    67.243    inst_generated/inst_U97/port20_reg_0
    SLICE_X63Y99         FDCE                                         r  inst_generated/inst_U97/port20_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.509   103.969    inst_generated/inst_U97/n_0_313_BUFG
    SLICE_X63Y99         FDCE                                         r  inst_generated/inst_U97/port20_reg/C
                         clock pessimism             -0.101   103.868    
                         clock uncertainty           -0.446   103.422    
    SLICE_X63Y99         FDCE (Setup_fdce_C_D)        0.029   103.451    inst_generated/inst_U97/port20_reg
  -------------------------------------------------------------------
                         required time                        103.451    
                         arrival time                         -67.243    
  -------------------------------------------------------------------
                         slack                                 36.208    

Slack (MET) :             36.303ns  (required time - arrival time)
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U9/port17_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkEEPROM_clk_wiz_5Mhz rise@50.000ns)
  Data Path Delay:        15.304ns  (logic 4.316ns (28.202%)  route 10.988ns (71.799%))
  Logic Levels:           11  (LUT3=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        2.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns = ( 103.967 - 100.000 ) 
    Source Clock Delay      (SCD):    1.745ns = ( 51.745 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    51.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    47.888 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    49.906    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.743    51.745    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    54.199 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.410    55.609    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_2[0]
    SLICE_X72Y111        LUT6 (Prop_lut6_I0_O)        0.124    55.733 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    55.733    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X72Y111        MUXF7 (Prop_muxf7_I1_O)      0.217    55.950 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          2.628    58.579    inst_generated/inst_U71/r_data_reg[0][1]
    SLICE_X60Y95         LUT3 (Prop_lut3_I1_O)        0.325    58.904 f  inst_generated/inst_U71/inst_mem_i_32__0/O
                         net (fo=4, routed)           0.934    59.838    inst_generated/inst_U71/port21_reg_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I3_O)        0.328    60.166 r  inst_generated/inst_U71/inst_mem_i_2__0/O
                         net (fo=15, routed)          1.112    61.277    inst_generated/inst_U63/inst_mem_i_30_0
    SLICE_X60Y99         LUT5 (Prop_lut5_I0_O)        0.124    61.401 r  inst_generated/inst_U63/inst_mem_i_39/O
                         net (fo=7, routed)           1.139    62.540    inst_generated/inst_U77/inst_mem_i_12__0_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I2_O)        0.124    62.664 f  inst_generated/inst_U77/inst_mem_i_34/O
                         net (fo=1, routed)           0.524    63.188    inst_generated/inst_U63/port21_reg_3
    SLICE_X61Y96         LUT6 (Prop_lut6_I3_O)        0.124    63.312 r  inst_generated/inst_U63/inst_mem_i_18/O
                         net (fo=23, routed)          0.890    64.202    inst_generated/inst_U41/port20_reg_4
    SLICE_X65Y97         LUT5 (Prop_lut5_I1_O)        0.124    64.326 f  inst_generated/inst_U41/port20_i_3__0/O
                         net (fo=3, routed)           0.680    65.007    inst_generated/inst_U41/port20_i_3__0_n_1
    SLICE_X61Y98         LUT6 (Prop_lut6_I5_O)        0.124    65.131 f  inst_generated/inst_U41/port18_i_3/O
                         net (fo=3, routed)           0.552    65.683    inst_generated/inst_U41/port2_reg_1
    SLICE_X62Y99         LUT6 (Prop_lut6_I5_O)        0.124    65.807 r  inst_generated/inst_U41/port17_i_3/O
                         net (fo=1, routed)           0.787    66.594    inst_generated/inst_U41/port17_i_3_n_1
    SLICE_X60Y99         LUT6 (Prop_lut6_I3_O)        0.124    66.718 r  inst_generated/inst_U41/port17_i_1/O
                         net (fo=2, routed)           0.332    67.050    inst_generated/inst_U9/port90
    SLICE_X59Y99         FDCE                                         r  inst_generated/inst_U9/port17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.507   103.967    inst_generated/inst_U9/n_0_313_BUFG
    SLICE_X59Y99         FDCE                                         r  inst_generated/inst_U9/port17_reg/C
                         clock pessimism             -0.101   103.866    
                         clock uncertainty           -0.446   103.420    
    SLICE_X59Y99         FDCE (Setup_fdce_C_D)       -0.067   103.353    inst_generated/inst_U9/port17_reg
  -------------------------------------------------------------------
                         required time                        103.353    
                         arrival time                         -67.050    
  -------------------------------------------------------------------
                         slack                                 36.303    

Slack (MET) :             36.511ns  (required time - arrival time)
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U9/port18_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkEEPROM_clk_wiz_5Mhz rise@50.000ns)
  Data Path Delay:        15.083ns  (logic 4.192ns (27.794%)  route 10.891ns (72.207%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        2.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns = ( 103.967 - 100.000 ) 
    Source Clock Delay      (SCD):    1.745ns = ( 51.745 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    51.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    47.888 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    49.906    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.743    51.745    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    54.199 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.410    55.609    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_2[0]
    SLICE_X72Y111        LUT6 (Prop_lut6_I0_O)        0.124    55.733 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    55.733    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X72Y111        MUXF7 (Prop_muxf7_I1_O)      0.217    55.950 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          2.628    58.579    inst_generated/inst_U71/r_data_reg[0][1]
    SLICE_X60Y95         LUT3 (Prop_lut3_I1_O)        0.325    58.904 f  inst_generated/inst_U71/inst_mem_i_32__0/O
                         net (fo=4, routed)           0.934    59.838    inst_generated/inst_U71/port21_reg_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I3_O)        0.328    60.166 r  inst_generated/inst_U71/inst_mem_i_2__0/O
                         net (fo=15, routed)          1.112    61.277    inst_generated/inst_U63/inst_mem_i_30_0
    SLICE_X60Y99         LUT5 (Prop_lut5_I0_O)        0.124    61.401 r  inst_generated/inst_U63/inst_mem_i_39/O
                         net (fo=7, routed)           1.139    62.540    inst_generated/inst_U77/inst_mem_i_12__0_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I2_O)        0.124    62.664 f  inst_generated/inst_U77/inst_mem_i_34/O
                         net (fo=1, routed)           0.524    63.188    inst_generated/inst_U63/port21_reg_3
    SLICE_X61Y96         LUT6 (Prop_lut6_I3_O)        0.124    63.312 r  inst_generated/inst_U63/inst_mem_i_18/O
                         net (fo=23, routed)          0.860    64.172    inst_generated/inst_U41/port20_reg_4
    SLICE_X65Y97         LUT6 (Prop_lut6_I2_O)        0.124    64.296 r  inst_generated/inst_U41/port18_i_7/O
                         net (fo=4, routed)           1.041    65.338    inst_generated/inst_U63/port22_reg_1
    SLICE_X61Y99         LUT6 (Prop_lut6_I5_O)        0.124    65.462 r  inst_generated/inst_U63/port18_i_2/O
                         net (fo=1, routed)           0.566    66.027    inst_generated/inst_U84/port18_reg
    SLICE_X60Y99         LUT6 (Prop_lut6_I0_O)        0.124    66.151 r  inst_generated/inst_U84/port18_i_1/O
                         net (fo=2, routed)           0.677    66.828    inst_generated/inst_U9/port70_0
    SLICE_X59Y97         FDCE                                         r  inst_generated/inst_U9/port18_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.507   103.967    inst_generated/inst_U9/n_0_313_BUFG
    SLICE_X59Y97         FDCE                                         r  inst_generated/inst_U9/port18_reg/C
                         clock pessimism             -0.101   103.866    
                         clock uncertainty           -0.446   103.420    
    SLICE_X59Y97         FDCE (Setup_fdce_C_D)       -0.081   103.339    inst_generated/inst_U9/port18_reg
  -------------------------------------------------------------------
                         required time                        103.339    
                         arrival time                         -66.828    
  -------------------------------------------------------------------
                         slack                                 36.511    

Slack (MET) :             36.581ns  (required time - arrival time)
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U9/port20_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkEEPROM_clk_wiz_5Mhz rise@50.000ns)
  Data Path Delay:        15.035ns  (logic 4.192ns (27.881%)  route 10.843ns (72.119%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        2.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns = ( 103.967 - 100.000 ) 
    Source Clock Delay      (SCD):    1.745ns = ( 51.745 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    51.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    47.888 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    49.906    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.743    51.745    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    54.199 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.410    55.609    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_2[0]
    SLICE_X72Y111        LUT6 (Prop_lut6_I0_O)        0.124    55.733 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    55.733    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X72Y111        MUXF7 (Prop_muxf7_I1_O)      0.217    55.950 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          2.628    58.579    inst_generated/inst_U71/r_data_reg[0][1]
    SLICE_X60Y95         LUT3 (Prop_lut3_I1_O)        0.325    58.904 r  inst_generated/inst_U71/inst_mem_i_32__0/O
                         net (fo=4, routed)           0.934    59.838    inst_generated/inst_U71/port21_reg_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I3_O)        0.328    60.166 f  inst_generated/inst_U71/inst_mem_i_2__0/O
                         net (fo=15, routed)          1.112    61.277    inst_generated/inst_U63/inst_mem_i_30_0
    SLICE_X60Y99         LUT5 (Prop_lut5_I0_O)        0.124    61.401 f  inst_generated/inst_U63/inst_mem_i_39/O
                         net (fo=7, routed)           1.139    62.540    inst_generated/inst_U77/inst_mem_i_12__0_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I2_O)        0.124    62.664 r  inst_generated/inst_U77/inst_mem_i_34/O
                         net (fo=1, routed)           0.524    63.188    inst_generated/inst_U63/port21_reg_3
    SLICE_X61Y96         LUT6 (Prop_lut6_I3_O)        0.124    63.312 f  inst_generated/inst_U63/inst_mem_i_18/O
                         net (fo=23, routed)          1.371    64.683    inst_generated/inst_U41/port20_reg_4
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124    64.807 f  inst_generated/inst_U41/port16_i_6/O
                         net (fo=3, routed)           0.704    65.511    inst_generated/inst_U41/port2_reg
    SLICE_X63Y97         LUT5 (Prop_lut5_I3_O)        0.124    65.635 r  inst_generated/inst_U41/port20_i_2/O
                         net (fo=1, routed)           0.496    66.131    inst_generated/inst_U41/port20_i_2_n_1
    SLICE_X61Y97         LUT6 (Prop_lut6_I0_O)        0.124    66.255 r  inst_generated/inst_U41/port20_i_1__0/O
                         net (fo=2, routed)           0.526    66.781    inst_generated/inst_U9/port70_2
    SLICE_X59Y97         FDCE                                         r  inst_generated/inst_U9/port20_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.507   103.967    inst_generated/inst_U9/n_0_313_BUFG
    SLICE_X59Y97         FDCE                                         r  inst_generated/inst_U9/port20_reg/C
                         clock pessimism             -0.101   103.866    
                         clock uncertainty           -0.446   103.420    
    SLICE_X59Y97         FDCE (Setup_fdce_C_D)       -0.058   103.362    inst_generated/inst_U9/port20_reg
  -------------------------------------------------------------------
                         required time                        103.362    
                         arrival time                         -66.781    
  -------------------------------------------------------------------
                         slack                                 36.581    

Slack (MET) :             36.618ns  (required time - arrival time)
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U9/port22_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkEEPROM_clk_wiz_5Mhz rise@50.000ns)
  Data Path Delay:        14.975ns  (logic 4.192ns (27.993%)  route 10.783ns (72.007%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        2.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns = ( 103.967 - 100.000 ) 
    Source Clock Delay      (SCD):    1.745ns = ( 51.745 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    51.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    47.888 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    49.906    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.743    51.745    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    54.199 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.410    55.609    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_2[0]
    SLICE_X72Y111        LUT6 (Prop_lut6_I0_O)        0.124    55.733 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    55.733    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X72Y111        MUXF7 (Prop_muxf7_I1_O)      0.217    55.950 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          2.628    58.579    inst_generated/inst_U71/r_data_reg[0][1]
    SLICE_X60Y95         LUT3 (Prop_lut3_I1_O)        0.325    58.904 f  inst_generated/inst_U71/inst_mem_i_32__0/O
                         net (fo=4, routed)           0.934    59.838    inst_generated/inst_U71/port21_reg_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I3_O)        0.328    60.166 r  inst_generated/inst_U71/inst_mem_i_2__0/O
                         net (fo=15, routed)          1.112    61.277    inst_generated/inst_U63/inst_mem_i_30_0
    SLICE_X60Y99         LUT5 (Prop_lut5_I0_O)        0.124    61.401 r  inst_generated/inst_U63/inst_mem_i_39/O
                         net (fo=7, routed)           1.139    62.540    inst_generated/inst_U77/inst_mem_i_12__0_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I2_O)        0.124    62.664 f  inst_generated/inst_U77/inst_mem_i_34/O
                         net (fo=1, routed)           0.524    63.188    inst_generated/inst_U63/port21_reg_3
    SLICE_X61Y96         LUT6 (Prop_lut6_I3_O)        0.124    63.312 r  inst_generated/inst_U63/inst_mem_i_18/O
                         net (fo=23, routed)          1.416    64.728    inst_generated/inst_U41/port20_reg_4
    SLICE_X64Y99         LUT6 (Prop_lut6_I2_O)        0.124    64.852 r  inst_generated/inst_U41/port22_i_4/O
                         net (fo=2, routed)           0.654    65.507    inst_generated/inst_U63/port22_reg_2
    SLICE_X61Y99         LUT5 (Prop_lut5_I4_O)        0.124    65.631 r  inst_generated/inst_U63/port22_i_2/O
                         net (fo=1, routed)           0.434    66.065    inst_generated/inst_U84/port22_reg_1
    SLICE_X61Y98         LUT6 (Prop_lut6_I0_O)        0.124    66.189 r  inst_generated/inst_U84/port22_i_1__0/O
                         net (fo=2, routed)           0.532    66.721    inst_generated/inst_U9/port70_4
    SLICE_X61Y97         FDCE                                         r  inst_generated/inst_U9/port22_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.507   103.967    inst_generated/inst_U9/n_0_313_BUFG
    SLICE_X61Y97         FDCE                                         r  inst_generated/inst_U9/port22_reg/C
                         clock pessimism             -0.101   103.866    
                         clock uncertainty           -0.446   103.420    
    SLICE_X61Y97         FDCE (Setup_fdce_C_D)       -0.081   103.339    inst_generated/inst_U9/port22_reg
  -------------------------------------------------------------------
                         required time                        103.339    
                         arrival time                         -66.721    
  -------------------------------------------------------------------
                         slack                                 36.618    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             147.396ns  (arrival time - required time)
  Source:                 inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U71/port21_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -150.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkEEPROM_clk_wiz_5Mhz rise@250.000ns)
  Data Path Delay:        1.145ns  (logic 0.717ns (62.619%)  route 0.428ns (37.381%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        2.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 104.357 - 100.000 ) 
    Source Clock Delay      (SCD):    1.514ns = ( 251.514 - 250.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    250.000   250.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   250.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   251.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   247.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   249.912    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   250.003 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.511   251.514    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y105         FDRE                                         r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.418   251.932 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=36, routed)          0.428   252.360    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y102         LUT6 (Prop_lut6_I2_O)        0.100   252.460 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   252.460    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2_n_0
    SLICE_X8Y102         MUXF7 (Prop_muxf7_I1_O)      0.199   252.659 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           0.000   252.659    inst_generated/inst_U71/douta[1]
    SLICE_X8Y102         FDCE                                         r  inst_generated/inst_U71/port21_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.633   104.357    inst_generated/inst_U71/n_0_313_BUFG
    SLICE_X8Y102         FDCE                                         r  inst_generated/inst_U71/port21_reg/C
                         clock pessimism              0.101   104.458    
                         clock uncertainty            0.446   104.904    
    SLICE_X8Y102         FDCE (Hold_fdce_C_D)         0.359   105.263    inst_generated/inst_U71/port21_reg
  -------------------------------------------------------------------
                         required time                       -105.263    
                         arrival time                         252.659    
  -------------------------------------------------------------------
                         slack                                147.396    

Slack (MET) :             147.442ns  (arrival time - required time)
  Source:                 inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U71/port17_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -150.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkEEPROM_clk_wiz_5Mhz rise@250.000ns)
  Data Path Delay:        1.128ns  (logic 0.710ns (62.936%)  route 0.418ns (37.064%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        2.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.356ns = ( 104.356 - 100.000 ) 
    Source Clock Delay      (SCD):    1.514ns = ( 251.514 - 250.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    250.000   250.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   250.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   251.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   247.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   249.912    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   250.003 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.511   251.514    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y105         FDRE                                         r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.418   251.932 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=36, routed)          0.418   252.350    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X9Y103         LUT6 (Prop_lut6_I2_O)        0.100   252.450 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   252.450    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_1_n_0
    SLICE_X9Y103         MUXF7 (Prop_muxf7_I0_O)      0.192   252.642 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0/O
                         net (fo=1, routed)           0.000   252.642    inst_generated/inst_U71/douta[5]
    SLICE_X9Y103         FDCE                                         r  inst_generated/inst_U71/port17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.632   104.356    inst_generated/inst_U71/n_0_313_BUFG
    SLICE_X9Y103         FDCE                                         r  inst_generated/inst_U71/port17_reg/C
                         clock pessimism              0.101   104.457    
                         clock uncertainty            0.446   104.903    
    SLICE_X9Y103         FDCE (Hold_fdce_C_D)         0.297   105.200    inst_generated/inst_U71/port17_reg
  -------------------------------------------------------------------
                         required time                       -105.200    
                         arrival time                         252.642    
  -------------------------------------------------------------------
                         slack                                147.442    

Slack (MET) :             147.512ns  (arrival time - required time)
  Source:                 inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U71/port19_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -150.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkEEPROM_clk_wiz_5Mhz rise@250.000ns)
  Data Path Delay:        1.199ns  (logic 0.689ns (57.446%)  route 0.510ns (42.554%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        2.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.356ns = ( 104.356 - 100.000 ) 
    Source Clock Delay      (SCD):    1.513ns = ( 251.513 - 250.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    250.000   250.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   250.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   251.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   247.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   249.912    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   250.003 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.510   251.513    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y107         FDRE                                         r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.418   251.931 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=36, routed)          0.510   252.441    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X9Y103         LUT6 (Prop_lut6_I4_O)        0.100   252.541 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   252.541    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1_n_0
    SLICE_X9Y103         MUXF7 (Prop_muxf7_I0_O)      0.171   252.712 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=1, routed)           0.000   252.712    inst_generated/inst_U71/douta[3]
    SLICE_X9Y103         FDCE                                         r  inst_generated/inst_U71/port19_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.632   104.356    inst_generated/inst_U71/n_0_313_BUFG
    SLICE_X9Y103         FDCE                                         r  inst_generated/inst_U71/port19_reg/C
                         clock pessimism              0.101   104.457    
                         clock uncertainty            0.446   104.903    
    SLICE_X9Y103         FDCE (Hold_fdce_C_D)         0.297   105.200    inst_generated/inst_U71/port19_reg
  -------------------------------------------------------------------
                         required time                       -105.200    
                         arrival time                         252.712    
  -------------------------------------------------------------------
                         slack                                147.512    

Slack (MET) :             147.597ns  (arrival time - required time)
  Source:                 inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U70/port15_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -150.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkEEPROM_clk_wiz_5Mhz rise@250.000ns)
  Data Path Delay:        1.346ns  (logic 0.686ns (50.965%)  route 0.660ns (49.035%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        2.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 104.357 - 100.000 ) 
    Source Clock Delay      (SCD):    1.514ns = ( 251.514 - 250.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    250.000   250.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   250.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   251.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   247.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   249.912    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   250.003 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.511   251.514    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y105         FDRE                                         r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.418   251.932 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=36, routed)          0.660   252.592    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y102         LUT6 (Prop_lut6_I2_O)        0.100   252.692 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   252.692    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X8Y102         MUXF7 (Prop_muxf7_I0_O)      0.168   252.860 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.000   252.860    inst_generated/inst_U70/douta[7]
    SLICE_X8Y102         FDCE                                         r  inst_generated/inst_U70/port15_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.633   104.357    inst_generated/inst_U70/n_0_313_BUFG
    SLICE_X8Y102         FDCE                                         r  inst_generated/inst_U70/port15_reg/C
                         clock pessimism              0.101   104.458    
                         clock uncertainty            0.446   104.904    
    SLICE_X8Y102         FDCE (Hold_fdce_C_D)         0.359   105.263    inst_generated/inst_U70/port15_reg
  -------------------------------------------------------------------
                         required time                       -105.263    
                         arrival time                         252.860    
  -------------------------------------------------------------------
                         slack                                147.597    

Slack (MET) :             147.733ns  (arrival time - required time)
  Source:                 inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U71/port16_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -150.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkEEPROM_clk_wiz_5Mhz rise@250.000ns)
  Data Path Delay:        1.482ns  (logic 0.686ns (46.290%)  route 0.796ns (53.710%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        2.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 104.357 - 100.000 ) 
    Source Clock Delay      (SCD):    1.514ns = ( 251.514 - 250.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    250.000   250.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   250.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   251.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   247.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   249.912    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   250.003 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.511   251.514    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y105         FDRE                                         r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.418   251.932 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=36, routed)          0.796   252.728    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y101         LUT6 (Prop_lut6_I2_O)        0.100   252.828 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   252.828    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_1_n_0
    SLICE_X8Y101         MUXF7 (Prop_muxf7_I0_O)      0.168   252.996 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=1, routed)           0.000   252.996    inst_generated/inst_U71/douta[6]
    SLICE_X8Y101         FDCE                                         r  inst_generated/inst_U71/port16_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.633   104.357    inst_generated/inst_U71/n_0_313_BUFG
    SLICE_X8Y101         FDCE                                         r  inst_generated/inst_U71/port16_reg/C
                         clock pessimism              0.101   104.458    
                         clock uncertainty            0.446   104.904    
    SLICE_X8Y101         FDCE (Hold_fdce_C_D)         0.359   105.263    inst_generated/inst_U71/port16_reg
  -------------------------------------------------------------------
                         required time                       -105.263    
                         arrival time                         252.996    
  -------------------------------------------------------------------
                         slack                                147.733    

Slack (MET) :             147.829ns  (arrival time - required time)
  Source:                 inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U71/port22_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -150.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkEEPROM_clk_wiz_5Mhz rise@250.000ns)
  Data Path Delay:        1.516ns  (logic 0.710ns (46.834%)  route 0.806ns (53.166%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        2.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 104.357 - 100.000 ) 
    Source Clock Delay      (SCD):    1.514ns = ( 251.514 - 250.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    250.000   250.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   250.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   251.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   247.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   249.912    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   250.003 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.511   251.514    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y105         FDRE                                         r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.418   251.932 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=36, routed)          0.806   252.738    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X9Y100         LUT6 (Prop_lut6_I2_O)        0.100   252.838 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   252.838    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_1_n_0
    SLICE_X9Y100         MUXF7 (Prop_muxf7_I0_O)      0.192   253.030 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=1, routed)           0.000   253.030    inst_generated/inst_U71/douta[0]
    SLICE_X9Y100         FDCE                                         r  inst_generated/inst_U71/port22_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.633   104.357    inst_generated/inst_U71/n_0_313_BUFG
    SLICE_X9Y100         FDCE                                         r  inst_generated/inst_U71/port22_reg/C
                         clock pessimism              0.101   104.458    
                         clock uncertainty            0.446   104.904    
    SLICE_X9Y100         FDCE (Hold_fdce_C_D)         0.297   105.201    inst_generated/inst_U71/port22_reg
  -------------------------------------------------------------------
                         required time                       -105.201    
                         arrival time                         253.030    
  -------------------------------------------------------------------
                         slack                                147.829    

Slack (MET) :             147.888ns  (arrival time - required time)
  Source:                 inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U70/port16_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -150.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkEEPROM_clk_wiz_5Mhz rise@250.000ns)
  Data Path Delay:        1.637ns  (logic 0.713ns (43.555%)  route 0.924ns (56.445%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        2.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 104.357 - 100.000 ) 
    Source Clock Delay      (SCD):    1.514ns = ( 251.514 - 250.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    250.000   250.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   250.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   251.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   247.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   249.912    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   250.003 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.511   251.514    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y105         FDRE                                         r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.418   251.932 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=36, routed)          0.924   252.856    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y100         LUT6 (Prop_lut6_I2_O)        0.100   252.956 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   252.956    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_n_0
    SLICE_X8Y100         MUXF7 (Prop_muxf7_I0_O)      0.195   253.151 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.000   253.151    inst_generated/inst_U70/douta[6]
    SLICE_X8Y100         FDCE                                         r  inst_generated/inst_U70/port16_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.633   104.357    inst_generated/inst_U70/n_0_313_BUFG
    SLICE_X8Y100         FDCE                                         r  inst_generated/inst_U70/port16_reg/C
                         clock pessimism              0.101   104.458    
                         clock uncertainty            0.446   104.904    
    SLICE_X8Y100         FDCE (Hold_fdce_C_D)         0.359   105.263    inst_generated/inst_U70/port16_reg
  -------------------------------------------------------------------
                         required time                       -105.263    
                         arrival time                         253.151    
  -------------------------------------------------------------------
                         slack                                147.888    

Slack (MET) :             147.942ns  (arrival time - required time)
  Source:                 inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U71/port20_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -150.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkEEPROM_clk_wiz_5Mhz rise@250.000ns)
  Data Path Delay:        1.692ns  (logic 0.690ns (40.791%)  route 1.002ns (59.209%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        2.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 104.357 - 100.000 ) 
    Source Clock Delay      (SCD):    1.513ns = ( 251.513 - 250.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    250.000   250.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   250.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   251.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   247.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   249.912    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   250.003 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.510   251.513    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y107         FDRE                                         r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.418   251.931 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=36, routed)          1.002   252.932    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y100         LUT6 (Prop_lut6_I4_O)        0.100   253.032 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   253.032    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_2_n_0
    SLICE_X8Y100         MUXF7 (Prop_muxf7_I1_O)      0.172   253.204 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=1, routed)           0.000   253.204    inst_generated/inst_U71/douta[2]
    SLICE_X8Y100         FDCE                                         r  inst_generated/inst_U71/port20_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.633   104.357    inst_generated/inst_U71/n_0_313_BUFG
    SLICE_X8Y100         FDCE                                         r  inst_generated/inst_U71/port20_reg/C
                         clock pessimism              0.101   104.458    
                         clock uncertainty            0.446   104.904    
    SLICE_X8Y100         FDCE (Hold_fdce_C_D)         0.359   105.263    inst_generated/inst_U71/port20_reg
  -------------------------------------------------------------------
                         required time                       -105.263    
                         arrival time                         253.204    
  -------------------------------------------------------------------
                         slack                                147.942    

Slack (MET) :             147.977ns  (arrival time - required time)
  Source:                 inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U64/port15_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -150.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkEEPROM_clk_wiz_5Mhz rise@250.000ns)
  Data Path Delay:        1.715ns  (logic 0.653ns (38.077%)  route 1.062ns (61.923%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        2.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.345ns = ( 104.345 - 100.000 ) 
    Source Clock Delay      (SCD):    1.513ns = ( 251.513 - 250.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    250.000   250.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   250.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   251.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   247.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   249.912    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   250.003 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.510   251.513    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y107         FDRE                                         r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.418   251.931 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=18, routed)          1.062   252.993    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y131         MUXF7 (Prop_muxf7_S_O)       0.235   253.228 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=1, routed)           0.000   253.228    inst_generated/inst_U64/douta[7]
    SLICE_X8Y131         FDCE                                         r  inst_generated/inst_U64/port15_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.621   104.345    inst_generated/inst_U64/n_0_313_BUFG
    SLICE_X8Y131         FDCE                                         r  inst_generated/inst_U64/port15_reg/C
                         clock pessimism              0.101   104.446    
                         clock uncertainty            0.446   104.892    
    SLICE_X8Y131         FDCE (Hold_fdce_C_D)         0.359   105.251    inst_generated/inst_U64/port15_reg
  -------------------------------------------------------------------
                         required time                       -105.251    
                         arrival time                         253.228    
  -------------------------------------------------------------------
                         slack                                147.977    

Slack (MET) :             148.024ns  (arrival time - required time)
  Source:                 inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U71/port18_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -150.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkEEPROM_clk_wiz_5Mhz rise@250.000ns)
  Data Path Delay:        1.712ns  (logic 0.640ns (37.381%)  route 1.072ns (62.619%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        2.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 104.357 - 100.000 ) 
    Source Clock Delay      (SCD):    1.513ns = ( 251.513 - 250.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    250.000   250.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   250.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   251.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   247.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   249.912    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   250.003 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.510   251.513    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y107         FDRE                                         r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.418   251.931 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=18, routed)          1.072   253.003    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X9Y100         MUXF7 (Prop_muxf7_S_O)       0.222   253.225 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0/O
                         net (fo=1, routed)           0.000   253.225    inst_generated/inst_U71/douta[4]
    SLICE_X9Y100         FDCE                                         r  inst_generated/inst_U71/port18_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.633   104.357    inst_generated/inst_U71/n_0_313_BUFG
    SLICE_X9Y100         FDCE                                         r  inst_generated/inst_U71/port18_reg/C
                         clock pessimism              0.101   104.458    
                         clock uncertainty            0.446   104.904    
    SLICE_X9Y100         FDCE (Hold_fdce_C_D)         0.297   105.201    inst_generated/inst_U71/port18_reg
  -------------------------------------------------------------------
                         required time                       -105.201    
                         arrival time                         253.225    
  -------------------------------------------------------------------
                         slack                                148.024    





---------------------------------------------------------------------------------------------------
From Clock:  clkRamN_clk_wiz_5Mhz
  To Clock:  clk5_clk_wiz_5Mhz

Setup :            0  Failing Endpoints,  Worst Slack      132.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       53.948ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             132.852ns  (required time - arrival time)
  Source:                 inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U97/port21_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            145.041ns  (clk5_clk_wiz_5Mhz fall@300.000ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        13.811ns  (logic 4.630ns (33.525%)  route 9.181ns (66.475%))
  Logic Levels:           10  (LUT3=2 LUT5=2 LUT6=5 RAMB36E1=1)
  Clock Path Skew:        2.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns = ( 303.967 - 300.000 ) 
    Source Clock Delay      (SCD):    1.830ns = ( 156.789 - 154.959 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   156.768    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922   152.846 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018   154.865    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.828   156.789    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   159.661 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   159.726    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/cascadelata_tmp
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   160.151 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           2.842   162.993    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_0[0]
    SLICE_X62Y95         LUT3 (Prop_lut3_I2_O)        0.124   163.117 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.286   163.404    inst_generated/inst_U77/Bus1_U77
    SLICE_X62Y95         LUT3 (Prop_lut3_I0_O)        0.117   163.521 f  inst_generated/inst_U77/inst_mem_i_51/O
                         net (fo=1, routed)           1.004   164.525    inst_generated/inst_U77/inst_mem_i_51_n_1
    SLICE_X62Y95         LUT6 (Prop_lut6_I0_O)        0.348   164.873 f  inst_generated/inst_U77/inst_mem_i_34/O
                         net (fo=1, routed)           0.524   165.397    inst_generated/inst_U63/port21_reg_3
    SLICE_X61Y96         LUT6 (Prop_lut6_I3_O)        0.124   165.521 r  inst_generated/inst_U63/inst_mem_i_18/O
                         net (fo=23, routed)          0.860   166.381    inst_generated/inst_U41/port20_reg_4
    SLICE_X65Y97         LUT6 (Prop_lut6_I2_O)        0.124   166.505 f  inst_generated/inst_U41/port18_i_7/O
                         net (fo=4, routed)           0.960   167.465    inst_generated/inst_U41/port20_reg_3
    SLICE_X61Y99         LUT5 (Prop_lut5_I0_O)        0.124   167.589 f  inst_generated/inst_U41/port19_i_2__0/O
                         net (fo=1, routed)           0.790   168.379    inst_generated/inst_U41/port19_i_2__0_n_1
    SLICE_X61Y97         LUT6 (Prop_lut6_I0_O)        0.124   168.503 f  inst_generated/inst_U41/port19_i_1/O
                         net (fo=2, routed)           0.890   169.393    inst_generated/inst_U84/port90_4
    SLICE_X60Y97         LUT5 (Prop_lut5_I0_O)        0.124   169.517 f  inst_generated/inst_U84/port21_i_2/O
                         net (fo=1, routed)           0.958   170.475    inst_generated/inst_U84/port21_i_2_n_1
    SLICE_X59Y99         LUT6 (Prop_lut6_I2_O)        0.124   170.599 r  inst_generated/inst_U84/port21_i_1/O
                         net (fo=1, routed)           0.000   170.599    inst_generated/inst_U97/port21_reg_0
    SLICE_X59Y99         FDCE                                         r  inst_generated/inst_U97/port21_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   301.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   297.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   299.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   300.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   301.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   301.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   302.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   302.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.507   303.967    inst_generated/inst_U97/n_0_313_BUFG
    SLICE_X59Y99         FDCE                                         r  inst_generated/inst_U97/port21_reg/C
                         clock pessimism             -0.101   303.866    
                         clock uncertainty           -0.446   303.420    
    SLICE_X59Y99         FDCE (Setup_fdce_C_D)        0.031   303.451    inst_generated/inst_U97/port21_reg
  -------------------------------------------------------------------
                         required time                        303.451    
                         arrival time                        -170.599    
  -------------------------------------------------------------------
                         slack                                132.852    

Slack (MET) :             132.911ns  (required time - arrival time)
  Source:                 inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U97/port19_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            145.041ns  (clk5_clk_wiz_5Mhz fall@300.000ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        13.438ns  (logic 4.656ns (34.648%)  route 8.782ns (65.352%))
  Logic Levels:           10  (LUT3=2 LUT5=2 LUT6=5 RAMB36E1=1)
  Clock Path Skew:        2.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.959ns = ( 303.959 - 300.000 ) 
    Source Clock Delay      (SCD):    1.830ns = ( 156.789 - 154.959 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   156.768    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922   152.846 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018   154.865    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.828   156.789    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   159.661 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   159.726    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/cascadelata_tmp
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   160.151 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           2.842   162.993    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_0[0]
    SLICE_X62Y95         LUT3 (Prop_lut3_I2_O)        0.124   163.117 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.286   163.404    inst_generated/inst_U77/Bus1_U77
    SLICE_X62Y95         LUT3 (Prop_lut3_I0_O)        0.117   163.521 f  inst_generated/inst_U77/inst_mem_i_51/O
                         net (fo=1, routed)           1.004   164.525    inst_generated/inst_U77/inst_mem_i_51_n_1
    SLICE_X62Y95         LUT6 (Prop_lut6_I0_O)        0.348   164.873 f  inst_generated/inst_U77/inst_mem_i_34/O
                         net (fo=1, routed)           0.524   165.397    inst_generated/inst_U63/port21_reg_3
    SLICE_X61Y96         LUT6 (Prop_lut6_I3_O)        0.124   165.521 r  inst_generated/inst_U63/inst_mem_i_18/O
                         net (fo=23, routed)          0.890   166.411    inst_generated/inst_U41/port20_reg_4
    SLICE_X65Y97         LUT5 (Prop_lut5_I1_O)        0.124   166.535 f  inst_generated/inst_U41/port20_i_3__0/O
                         net (fo=3, routed)           0.680   167.216    inst_generated/inst_U41/port20_i_3__0_n_1
    SLICE_X61Y98         LUT6 (Prop_lut6_I5_O)        0.124   167.340 f  inst_generated/inst_U41/port18_i_3/O
                         net (fo=3, routed)           0.438   167.777    inst_generated/inst_U41/port2_reg_1
    SLICE_X60Y98         LUT6 (Prop_lut6_I2_O)        0.124   167.901 r  inst_generated/inst_U41/port16_i_5/O
                         net (fo=3, routed)           0.840   168.742    inst_generated/inst_U41/port2_reg_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I0_O)        0.124   168.866 r  inst_generated/inst_U41/port19_i_3/O
                         net (fo=3, routed)           0.594   169.460    inst_generated/inst_U41/port16_reg_0
    SLICE_X63Y98         LUT5 (Prop_lut5_I0_O)        0.150   169.609 r  inst_generated/inst_U41/port19_i_2/O
                         net (fo=1, routed)           0.617   170.227    inst_generated/inst_U97/AluFlagV
    SLICE_X65Y100        FDCE                                         r  inst_generated/inst_U97/port19_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   301.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   297.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   299.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   300.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   301.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   301.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   302.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   302.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.500   303.959    inst_generated/inst_U97/n_0_313_BUFG
    SLICE_X65Y100        FDCE                                         r  inst_generated/inst_U97/port19_reg/C
                         clock pessimism             -0.101   303.858    
                         clock uncertainty           -0.446   303.412    
    SLICE_X65Y100        FDCE (Setup_fdce_C_D)       -0.275   303.137    inst_generated/inst_U97/port19_reg
  -------------------------------------------------------------------
                         required time                        303.137    
                         arrival time                        -170.227    
  -------------------------------------------------------------------
                         slack                                132.911    

Slack (MET) :             133.582ns  (required time - arrival time)
  Source:                 inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U9/port16_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            145.041ns  (clk5_clk_wiz_5Mhz fall@300.000ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        13.149ns  (logic 4.271ns (32.483%)  route 8.877ns (67.517%))
  Logic Levels:           7  (LUT3=1 LUT5=3 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        2.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns = ( 303.967 - 300.000 ) 
    Source Clock Delay      (SCD):    1.663ns = ( 156.622 - 154.959 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   156.768    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922   152.846 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018   154.865    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.661   156.622    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y29         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y29         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   159.494 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   159.560    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/cascadelata_tmp
    RAMB36_X1Y30         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   159.985 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.070   163.055    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_0[0]
    SLICE_X62Y95         LUT3 (Prop_lut3_I2_O)        0.150   163.205 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.810   164.015    inst_generated/inst_U77/Bus2_U77
    SLICE_X63Y96         LUT5 (Prop_lut5_I0_O)        0.328   164.343 r  inst_generated/inst_U77/inst_mem_i_16/O
                         net (fo=1, routed)           1.047   165.390    inst_generated/inst_U63/port20_reg_2
    SLICE_X60Y97         LUT6 (Prop_lut6_I3_O)        0.124   165.514 r  inst_generated/inst_U63/inst_mem_i_6__0/O
                         net (fo=25, routed)          1.895   167.408    inst_generated/inst_U41/dina[2]
    SLICE_X64Y99         LUT5 (Prop_lut5_I1_O)        0.124   167.532 r  inst_generated/inst_U41/port21_i_4__0/O
                         net (fo=2, routed)           0.720   168.252    inst_generated/inst_U41/port20_reg_1
    SLICE_X60Y98         LUT5 (Prop_lut5_I3_O)        0.124   168.376 r  inst_generated/inst_U41/port16_i_2/O
                         net (fo=1, routed)           0.788   169.164    inst_generated/inst_U41/port16_i_2_n_1
    SLICE_X59Y98         LUT6 (Prop_lut6_I0_O)        0.124   169.288 r  inst_generated/inst_U41/port16_i_1/O
                         net (fo=2, routed)           0.483   169.771    inst_generated/inst_U9/port70
    SLICE_X59Y97         FDCE                                         r  inst_generated/inst_U9/port16_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   301.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   297.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   299.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   300.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   301.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   301.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   302.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   302.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.507   303.967    inst_generated/inst_U9/n_0_313_BUFG
    SLICE_X59Y97         FDCE                                         r  inst_generated/inst_U9/port16_reg/C
                         clock pessimism             -0.101   303.866    
                         clock uncertainty           -0.446   303.420    
    SLICE_X59Y97         FDCE (Setup_fdce_C_D)       -0.067   303.353    inst_generated/inst_U9/port16_reg
  -------------------------------------------------------------------
                         required time                        303.353    
                         arrival time                        -169.771    
  -------------------------------------------------------------------
                         slack                                133.582    

Slack (MET) :             133.673ns  (required time - arrival time)
  Source:                 inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U97/port22_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            145.041ns  (clk5_clk_wiz_5Mhz fall@300.000ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        12.989ns  (logic 4.630ns (35.645%)  route 8.359ns (64.355%))
  Logic Levels:           10  (LUT3=2 LUT5=1 LUT6=6 RAMB36E1=1)
  Clock Path Skew:        2.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns = ( 303.967 - 300.000 ) 
    Source Clock Delay      (SCD):    1.830ns = ( 156.789 - 154.959 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   156.768    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922   152.846 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018   154.865    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.828   156.789    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   159.661 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   159.726    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/cascadelata_tmp
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   160.151 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           2.842   162.993    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_0[0]
    SLICE_X62Y95         LUT3 (Prop_lut3_I2_O)        0.124   163.117 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.286   163.404    inst_generated/inst_U77/Bus1_U77
    SLICE_X62Y95         LUT3 (Prop_lut3_I0_O)        0.117   163.521 f  inst_generated/inst_U77/inst_mem_i_51/O
                         net (fo=1, routed)           1.004   164.525    inst_generated/inst_U77/inst_mem_i_51_n_1
    SLICE_X62Y95         LUT6 (Prop_lut6_I0_O)        0.348   164.873 f  inst_generated/inst_U77/inst_mem_i_34/O
                         net (fo=1, routed)           0.524   165.397    inst_generated/inst_U63/port21_reg_3
    SLICE_X61Y96         LUT6 (Prop_lut6_I3_O)        0.124   165.521 r  inst_generated/inst_U63/inst_mem_i_18/O
                         net (fo=23, routed)          0.890   166.411    inst_generated/inst_U41/port20_reg_4
    SLICE_X65Y97         LUT5 (Prop_lut5_I1_O)        0.124   166.535 f  inst_generated/inst_U41/port20_i_3__0/O
                         net (fo=3, routed)           0.680   167.216    inst_generated/inst_U41/port20_i_3__0_n_1
    SLICE_X61Y98         LUT6 (Prop_lut6_I5_O)        0.124   167.340 f  inst_generated/inst_U41/port18_i_3/O
                         net (fo=3, routed)           0.438   167.777    inst_generated/inst_U41/port2_reg_1
    SLICE_X60Y98         LUT6 (Prop_lut6_I2_O)        0.124   167.901 r  inst_generated/inst_U41/port16_i_5/O
                         net (fo=3, routed)           0.840   168.742    inst_generated/inst_U41/port2_reg_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I0_O)        0.124   168.866 r  inst_generated/inst_U41/port19_i_3/O
                         net (fo=3, routed)           0.788   169.654    inst_generated/inst_U84/port22_reg
    SLICE_X61Y98         LUT6 (Prop_lut6_I3_O)        0.124   169.778 r  inst_generated/inst_U84/port22_i_1/O
                         net (fo=1, routed)           0.000   169.778    inst_generated/inst_U97/port90
    SLICE_X61Y98         FDCE                                         r  inst_generated/inst_U97/port22_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   301.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   297.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   299.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   300.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   301.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   301.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   302.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   302.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.507   303.967    inst_generated/inst_U97/n_0_313_BUFG
    SLICE_X61Y98         FDCE                                         r  inst_generated/inst_U97/port22_reg/C
                         clock pessimism             -0.101   303.866    
                         clock uncertainty           -0.446   303.420    
    SLICE_X61Y98         FDCE (Setup_fdce_C_D)        0.031   303.451    inst_generated/inst_U97/port22_reg
  -------------------------------------------------------------------
                         required time                        303.451    
                         arrival time                        -169.778    
  -------------------------------------------------------------------
                         slack                                133.673    

Slack (MET) :             133.999ns  (required time - arrival time)
  Source:                 inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U97/port20_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            145.041ns  (clk5_clk_wiz_5Mhz fall@300.000ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        12.663ns  (logic 4.630ns (36.562%)  route 8.033ns (63.438%))
  Logic Levels:           10  (LUT3=2 LUT5=1 LUT6=6 RAMB36E1=1)
  Clock Path Skew:        2.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.969ns = ( 303.969 - 300.000 ) 
    Source Clock Delay      (SCD):    1.830ns = ( 156.789 - 154.959 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   156.768    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922   152.846 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018   154.865    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.828   156.789    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   159.661 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   159.726    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/cascadelata_tmp
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   160.151 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           2.842   162.993    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_0[0]
    SLICE_X62Y95         LUT3 (Prop_lut3_I2_O)        0.124   163.117 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.286   163.404    inst_generated/inst_U77/Bus1_U77
    SLICE_X62Y95         LUT3 (Prop_lut3_I0_O)        0.117   163.521 f  inst_generated/inst_U77/inst_mem_i_51/O
                         net (fo=1, routed)           1.004   164.525    inst_generated/inst_U77/inst_mem_i_51_n_1
    SLICE_X62Y95         LUT6 (Prop_lut6_I0_O)        0.348   164.873 f  inst_generated/inst_U77/inst_mem_i_34/O
                         net (fo=1, routed)           0.524   165.397    inst_generated/inst_U63/port21_reg_3
    SLICE_X61Y96         LUT6 (Prop_lut6_I3_O)        0.124   165.521 r  inst_generated/inst_U63/inst_mem_i_18/O
                         net (fo=23, routed)          0.890   166.411    inst_generated/inst_U41/port20_reg_4
    SLICE_X65Y97         LUT5 (Prop_lut5_I1_O)        0.124   166.535 r  inst_generated/inst_U41/port20_i_3__0/O
                         net (fo=3, routed)           0.680   167.216    inst_generated/inst_U41/port20_i_3__0_n_1
    SLICE_X61Y98         LUT6 (Prop_lut6_I5_O)        0.124   167.340 r  inst_generated/inst_U41/port18_i_3/O
                         net (fo=3, routed)           0.438   167.777    inst_generated/inst_U41/port2_reg_1
    SLICE_X60Y98         LUT6 (Prop_lut6_I2_O)        0.124   167.901 f  inst_generated/inst_U41/port16_i_5/O
                         net (fo=3, routed)           0.840   168.742    inst_generated/inst_U41/port2_reg_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I0_O)        0.124   168.866 f  inst_generated/inst_U41/port19_i_3/O
                         net (fo=3, routed)           0.462   169.328    inst_generated/inst_U41/port16_reg_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I3_O)        0.124   169.452 r  inst_generated/inst_U41/port20_i_1/O
                         net (fo=1, routed)           0.000   169.452    inst_generated/inst_U97/port20_reg_0
    SLICE_X63Y99         FDCE                                         r  inst_generated/inst_U97/port20_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   301.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   297.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   299.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   300.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   301.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   301.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   302.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   302.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.509   303.969    inst_generated/inst_U97/n_0_313_BUFG
    SLICE_X63Y99         FDCE                                         r  inst_generated/inst_U97/port20_reg/C
                         clock pessimism             -0.101   303.868    
                         clock uncertainty           -0.446   303.422    
    SLICE_X63Y99         FDCE (Setup_fdce_C_D)        0.029   303.451    inst_generated/inst_U97/port20_reg
  -------------------------------------------------------------------
                         required time                        303.451    
                         arrival time                        -169.452    
  -------------------------------------------------------------------
                         slack                                133.999    

Slack (MET) :             134.094ns  (required time - arrival time)
  Source:                 inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U9/port17_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            145.041ns  (clk5_clk_wiz_5Mhz fall@300.000ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        12.470ns  (logic 4.506ns (36.135%)  route 7.964ns (63.865%))
  Logic Levels:           9  (LUT3=2 LUT5=1 LUT6=5 RAMB36E1=1)
  Clock Path Skew:        2.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns = ( 303.967 - 300.000 ) 
    Source Clock Delay      (SCD):    1.830ns = ( 156.789 - 154.959 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   156.768    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922   152.846 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018   154.865    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.828   156.789    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   159.661 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   159.726    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/cascadelata_tmp
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   160.151 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           2.842   162.993    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_0[0]
    SLICE_X62Y95         LUT3 (Prop_lut3_I2_O)        0.124   163.117 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.286   163.404    inst_generated/inst_U77/Bus1_U77
    SLICE_X62Y95         LUT3 (Prop_lut3_I0_O)        0.117   163.521 f  inst_generated/inst_U77/inst_mem_i_51/O
                         net (fo=1, routed)           1.004   164.525    inst_generated/inst_U77/inst_mem_i_51_n_1
    SLICE_X62Y95         LUT6 (Prop_lut6_I0_O)        0.348   164.873 f  inst_generated/inst_U77/inst_mem_i_34/O
                         net (fo=1, routed)           0.524   165.397    inst_generated/inst_U63/port21_reg_3
    SLICE_X61Y96         LUT6 (Prop_lut6_I3_O)        0.124   165.521 r  inst_generated/inst_U63/inst_mem_i_18/O
                         net (fo=23, routed)          0.890   166.411    inst_generated/inst_U41/port20_reg_4
    SLICE_X65Y97         LUT5 (Prop_lut5_I1_O)        0.124   166.535 f  inst_generated/inst_U41/port20_i_3__0/O
                         net (fo=3, routed)           0.680   167.216    inst_generated/inst_U41/port20_i_3__0_n_1
    SLICE_X61Y98         LUT6 (Prop_lut6_I5_O)        0.124   167.340 f  inst_generated/inst_U41/port18_i_3/O
                         net (fo=3, routed)           0.552   167.892    inst_generated/inst_U41/port2_reg_1
    SLICE_X62Y99         LUT6 (Prop_lut6_I5_O)        0.124   168.016 r  inst_generated/inst_U41/port17_i_3/O
                         net (fo=1, routed)           0.787   168.803    inst_generated/inst_U41/port17_i_3_n_1
    SLICE_X60Y99         LUT6 (Prop_lut6_I3_O)        0.124   168.927 r  inst_generated/inst_U41/port17_i_1/O
                         net (fo=2, routed)           0.332   169.259    inst_generated/inst_U9/port90
    SLICE_X59Y99         FDCE                                         r  inst_generated/inst_U9/port17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   301.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   297.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   299.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   300.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   301.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   301.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   302.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   302.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.507   303.967    inst_generated/inst_U9/n_0_313_BUFG
    SLICE_X59Y99         FDCE                                         r  inst_generated/inst_U9/port17_reg/C
                         clock pessimism             -0.101   303.866    
                         clock uncertainty           -0.446   303.420    
    SLICE_X59Y99         FDCE (Setup_fdce_C_D)       -0.067   303.353    inst_generated/inst_U9/port17_reg
  -------------------------------------------------------------------
                         required time                        303.353    
                         arrival time                        -169.259    
  -------------------------------------------------------------------
                         slack                                134.094    

Slack (MET) :             134.143ns  (required time - arrival time)
  Source:                 inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U9/port21_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            145.041ns  (clk5_clk_wiz_5Mhz fall@300.000ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        12.422ns  (logic 4.382ns (35.277%)  route 8.040ns (64.722%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        2.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns = ( 303.967 - 300.000 ) 
    Source Clock Delay      (SCD):    1.830ns = ( 156.789 - 154.959 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   156.768    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922   152.846 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018   154.865    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.828   156.789    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   159.661 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   159.726    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/cascadelata_tmp
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   160.151 f  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           2.842   162.993    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_0[0]
    SLICE_X62Y95         LUT3 (Prop_lut3_I2_O)        0.124   163.117 f  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.286   163.404    inst_generated/inst_U77/Bus1_U77
    SLICE_X62Y95         LUT3 (Prop_lut3_I0_O)        0.117   163.521 r  inst_generated/inst_U77/inst_mem_i_51/O
                         net (fo=1, routed)           1.004   164.525    inst_generated/inst_U77/inst_mem_i_51_n_1
    SLICE_X62Y95         LUT6 (Prop_lut6_I0_O)        0.348   164.873 r  inst_generated/inst_U77/inst_mem_i_34/O
                         net (fo=1, routed)           0.524   165.397    inst_generated/inst_U63/port21_reg_3
    SLICE_X61Y96         LUT6 (Prop_lut6_I3_O)        0.124   165.521 f  inst_generated/inst_U63/inst_mem_i_18/O
                         net (fo=23, routed)          1.371   166.892    inst_generated/inst_U41/port20_reg_4
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124   167.016 f  inst_generated/inst_U41/port16_i_6/O
                         net (fo=3, routed)           0.794   167.810    inst_generated/inst_U84/port21_reg_1
    SLICE_X61Y97         LUT4 (Prop_lut4_I1_O)        0.124   167.934 f  inst_generated/inst_U84/port21_i_3__0/O
                         net (fo=1, routed)           0.670   168.604    inst_generated/inst_U84/port21_i_3__0_n_1
    SLICE_X61Y97         LUT6 (Prop_lut6_I1_O)        0.124   168.728 r  inst_generated/inst_U84/port21_i_1__0/O
                         net (fo=2, routed)           0.482   169.210    inst_generated/inst_U9/port90_3
    SLICE_X61Y97         FDCE                                         r  inst_generated/inst_U9/port21_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   301.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   297.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   299.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   300.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   301.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   301.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   302.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   302.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.507   303.967    inst_generated/inst_U9/n_0_313_BUFG
    SLICE_X61Y97         FDCE                                         r  inst_generated/inst_U9/port21_reg/C
                         clock pessimism             -0.101   303.866    
                         clock uncertainty           -0.446   303.420    
    SLICE_X61Y97         FDCE (Setup_fdce_C_D)       -0.067   303.353    inst_generated/inst_U9/port21_reg
  -------------------------------------------------------------------
                         required time                        303.353    
                         arrival time                        -169.210    
  -------------------------------------------------------------------
                         slack                                134.143    

Slack (MET) :             134.302ns  (required time - arrival time)
  Source:                 inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U9/port18_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            145.041ns  (clk5_clk_wiz_5Mhz fall@300.000ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        12.248ns  (logic 4.382ns (35.776%)  route 7.866ns (64.224%))
  Logic Levels:           8  (LUT3=2 LUT6=5 RAMB36E1=1)
  Clock Path Skew:        2.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns = ( 303.967 - 300.000 ) 
    Source Clock Delay      (SCD):    1.830ns = ( 156.789 - 154.959 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   156.768    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922   152.846 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018   154.865    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.828   156.789    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   159.661 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   159.726    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/cascadelata_tmp
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   160.151 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           2.842   162.993    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_0[0]
    SLICE_X62Y95         LUT3 (Prop_lut3_I2_O)        0.124   163.117 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.286   163.404    inst_generated/inst_U77/Bus1_U77
    SLICE_X62Y95         LUT3 (Prop_lut3_I0_O)        0.117   163.521 f  inst_generated/inst_U77/inst_mem_i_51/O
                         net (fo=1, routed)           1.004   164.525    inst_generated/inst_U77/inst_mem_i_51_n_1
    SLICE_X62Y95         LUT6 (Prop_lut6_I0_O)        0.348   164.873 f  inst_generated/inst_U77/inst_mem_i_34/O
                         net (fo=1, routed)           0.524   165.397    inst_generated/inst_U63/port21_reg_3
    SLICE_X61Y96         LUT6 (Prop_lut6_I3_O)        0.124   165.521 r  inst_generated/inst_U63/inst_mem_i_18/O
                         net (fo=23, routed)          0.860   166.381    inst_generated/inst_U41/port20_reg_4
    SLICE_X65Y97         LUT6 (Prop_lut6_I2_O)        0.124   166.505 r  inst_generated/inst_U41/port18_i_7/O
                         net (fo=4, routed)           1.041   167.547    inst_generated/inst_U63/port22_reg_1
    SLICE_X61Y99         LUT6 (Prop_lut6_I5_O)        0.124   167.671 r  inst_generated/inst_U63/port18_i_2/O
                         net (fo=1, routed)           0.566   168.236    inst_generated/inst_U84/port18_reg
    SLICE_X60Y99         LUT6 (Prop_lut6_I0_O)        0.124   168.360 r  inst_generated/inst_U84/port18_i_1/O
                         net (fo=2, routed)           0.677   169.037    inst_generated/inst_U9/port70_0
    SLICE_X59Y97         FDCE                                         r  inst_generated/inst_U9/port18_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   301.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   297.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   299.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   300.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   301.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   301.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   302.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   302.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.507   303.967    inst_generated/inst_U9/n_0_313_BUFG
    SLICE_X59Y97         FDCE                                         r  inst_generated/inst_U9/port18_reg/C
                         clock pessimism             -0.101   303.866    
                         clock uncertainty           -0.446   303.420    
    SLICE_X59Y97         FDCE (Setup_fdce_C_D)       -0.081   303.339    inst_generated/inst_U9/port18_reg
  -------------------------------------------------------------------
                         required time                        303.339    
                         arrival time                        -169.037    
  -------------------------------------------------------------------
                         slack                                134.302    

Slack (MET) :             134.372ns  (required time - arrival time)
  Source:                 inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U9/port20_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            145.041ns  (clk5_clk_wiz_5Mhz fall@300.000ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        12.201ns  (logic 4.382ns (35.915%)  route 7.819ns (64.084%))
  Logic Levels:           8  (LUT3=2 LUT5=1 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        2.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns = ( 303.967 - 300.000 ) 
    Source Clock Delay      (SCD):    1.830ns = ( 156.789 - 154.959 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   156.768    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922   152.846 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018   154.865    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.828   156.789    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   159.661 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   159.726    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/cascadelata_tmp
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   160.151 f  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           2.842   162.993    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_0[0]
    SLICE_X62Y95         LUT3 (Prop_lut3_I2_O)        0.124   163.117 f  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.286   163.404    inst_generated/inst_U77/Bus1_U77
    SLICE_X62Y95         LUT3 (Prop_lut3_I0_O)        0.117   163.521 r  inst_generated/inst_U77/inst_mem_i_51/O
                         net (fo=1, routed)           1.004   164.525    inst_generated/inst_U77/inst_mem_i_51_n_1
    SLICE_X62Y95         LUT6 (Prop_lut6_I0_O)        0.348   164.873 r  inst_generated/inst_U77/inst_mem_i_34/O
                         net (fo=1, routed)           0.524   165.397    inst_generated/inst_U63/port21_reg_3
    SLICE_X61Y96         LUT6 (Prop_lut6_I3_O)        0.124   165.521 f  inst_generated/inst_U63/inst_mem_i_18/O
                         net (fo=23, routed)          1.371   166.892    inst_generated/inst_U41/port20_reg_4
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124   167.016 f  inst_generated/inst_U41/port16_i_6/O
                         net (fo=3, routed)           0.704   167.720    inst_generated/inst_U41/port2_reg
    SLICE_X63Y97         LUT5 (Prop_lut5_I3_O)        0.124   167.844 r  inst_generated/inst_U41/port20_i_2/O
                         net (fo=1, routed)           0.496   168.340    inst_generated/inst_U41/port20_i_2_n_1
    SLICE_X61Y97         LUT6 (Prop_lut6_I0_O)        0.124   168.464 r  inst_generated/inst_U41/port20_i_1__0/O
                         net (fo=2, routed)           0.526   168.990    inst_generated/inst_U9/port70_2
    SLICE_X59Y97         FDCE                                         r  inst_generated/inst_U9/port20_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   301.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   297.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   299.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   300.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   301.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   301.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   302.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   302.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.507   303.967    inst_generated/inst_U9/n_0_313_BUFG
    SLICE_X59Y97         FDCE                                         r  inst_generated/inst_U9/port20_reg/C
                         clock pessimism             -0.101   303.866    
                         clock uncertainty           -0.446   303.420    
    SLICE_X59Y97         FDCE (Setup_fdce_C_D)       -0.058   303.362    inst_generated/inst_U9/port20_reg
  -------------------------------------------------------------------
                         required time                        303.362    
                         arrival time                        -168.990    
  -------------------------------------------------------------------
                         slack                                134.372    

Slack (MET) :             134.409ns  (required time - arrival time)
  Source:                 inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U9/port22_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            145.041ns  (clk5_clk_wiz_5Mhz fall@300.000ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        12.141ns  (logic 4.382ns (36.092%)  route 7.759ns (63.908%))
  Logic Levels:           8  (LUT3=2 LUT5=1 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        2.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns = ( 303.967 - 300.000 ) 
    Source Clock Delay      (SCD):    1.830ns = ( 156.789 - 154.959 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   156.768    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922   152.846 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018   154.865    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.828   156.789    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   159.661 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   159.726    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/cascadelata_tmp
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   160.151 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           2.842   162.993    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_0[0]
    SLICE_X62Y95         LUT3 (Prop_lut3_I2_O)        0.124   163.117 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.286   163.404    inst_generated/inst_U77/Bus1_U77
    SLICE_X62Y95         LUT3 (Prop_lut3_I0_O)        0.117   163.521 f  inst_generated/inst_U77/inst_mem_i_51/O
                         net (fo=1, routed)           1.004   164.525    inst_generated/inst_U77/inst_mem_i_51_n_1
    SLICE_X62Y95         LUT6 (Prop_lut6_I0_O)        0.348   164.873 f  inst_generated/inst_U77/inst_mem_i_34/O
                         net (fo=1, routed)           0.524   165.397    inst_generated/inst_U63/port21_reg_3
    SLICE_X61Y96         LUT6 (Prop_lut6_I3_O)        0.124   165.521 r  inst_generated/inst_U63/inst_mem_i_18/O
                         net (fo=23, routed)          1.416   166.938    inst_generated/inst_U41/port20_reg_4
    SLICE_X64Y99         LUT6 (Prop_lut6_I2_O)        0.124   167.061 r  inst_generated/inst_U41/port22_i_4/O
                         net (fo=2, routed)           0.654   167.716    inst_generated/inst_U63/port22_reg_2
    SLICE_X61Y99         LUT5 (Prop_lut5_I4_O)        0.124   167.840 r  inst_generated/inst_U63/port22_i_2/O
                         net (fo=1, routed)           0.434   168.274    inst_generated/inst_U84/port22_reg_1
    SLICE_X61Y98         LUT6 (Prop_lut6_I0_O)        0.124   168.398 r  inst_generated/inst_U84/port22_i_1__0/O
                         net (fo=2, routed)           0.532   168.930    inst_generated/inst_U9/port70_4
    SLICE_X61Y97         FDCE                                         r  inst_generated/inst_U9/port22_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   301.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   297.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   299.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   300.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   301.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   301.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   302.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   302.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.507   303.967    inst_generated/inst_U9/n_0_313_BUFG
    SLICE_X61Y97         FDCE                                         r  inst_generated/inst_U9/port22_reg/C
                         clock pessimism             -0.101   303.866    
                         clock uncertainty           -0.446   303.420    
    SLICE_X61Y97         FDCE (Setup_fdce_C_D)       -0.081   303.339    inst_generated/inst_U9/port22_reg
  -------------------------------------------------------------------
                         required time                        303.339    
                         arrival time                        -168.930    
  -------------------------------------------------------------------
                         slack                                134.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             53.948ns  (arrival time - required time)
  Source:                 inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U55/r_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -54.959ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        2.652ns  (logic 0.723ns (27.262%)  route 1.929ns (72.737%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 104.352 - 100.000 ) 
    Source Clock Delay      (SCD):    1.506ns = ( 156.465 - 154.959 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.503   156.465    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X62Y86         FDRE                                         r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.423   156.888 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.451   157.339    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X62Y86         LUT3 (Prop_lut3_I1_O)        0.100   157.439 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.664   158.103    inst_generated/inst_U71/r_data_reg[7][7]
    SLICE_X62Y90         LUT4 (Prop_lut4_I2_O)        0.100   158.203 r  inst_generated/inst_U71/inst_mem_i_21__0/O
                         net (fo=5, routed)           0.814   159.017    inst_generated/inst_U71/dina[7]
    SLICE_X61Y95         LUT5 (Prop_lut5_I3_O)        0.100   159.117 r  inst_generated/inst_U71/r_data[7]_i_2__1/O
                         net (fo=1, routed)           0.000   159.117    inst_generated/inst_U55/D[7]
    SLICE_X61Y95         FDCE                                         r  inst_generated/inst_U55/r_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.628   104.352    inst_generated/inst_U55/n_0_313_BUFG
    SLICE_X61Y95         FDCE                                         r  inst_generated/inst_U55/r_data_reg[7]/C
                         clock pessimism              0.101   104.453    
                         clock uncertainty            0.446   104.899    
    SLICE_X61Y95         FDCE (Hold_fdce_C_D)         0.270   105.169    inst_generated/inst_U55/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                       -105.169    
                         arrival time                         159.117    
  -------------------------------------------------------------------
                         slack                                 53.948    

Slack (MET) :             54.222ns  (arrival time - required time)
  Source:                 inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U68/port22_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -54.959ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        1.386ns  (logic 0.302ns (21.784%)  route 1.084ns (78.214%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        1.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns = ( 102.122 - 100.000 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 155.522 - 154.959 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   155.583    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296   154.287 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648   154.935    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.562   155.522    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X62Y86         FDRE                                         r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.167   155.689 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.423   156.113    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X62Y95         LUT3 (Prop_lut3_I1_O)        0.045   156.158 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.284   156.442    inst_generated/inst_U54/port22_reg[0]
    SLICE_X62Y97         LUT6 (Prop_lut6_I2_O)        0.045   156.487 r  inst_generated/inst_U54/inst_mem_i_19/O
                         net (fo=1, routed)           0.227   156.714    inst_generated/inst_U63/port22_reg_3
    SLICE_X61Y96         LUT6 (Prop_lut6_I2_O)        0.045   156.759 r  inst_generated/inst_U63/inst_mem_i_8__0/O
                         net (fo=26, routed)          0.150   156.909    inst_generated/inst_U68/dina[0]
    SLICE_X60Y95         FDCE                                         r  inst_generated/inst_U68/port22_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.259    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.835   102.122    inst_generated/inst_U68/n_0_313_BUFG
    SLICE_X60Y95         FDCE                                         r  inst_generated/inst_U68/port22_reg/C
                         clock pessimism              0.055   102.178    
                         clock uncertainty            0.446   102.624    
    SLICE_X60Y95         FDCE (Hold_fdce_C_D)         0.063   102.687    inst_generated/inst_U68/port22_reg
  -------------------------------------------------------------------
                         required time                       -102.687    
                         arrival time                         156.909    
  -------------------------------------------------------------------
                         slack                                 54.222    

Slack (MET) :             54.282ns  (arrival time - required time)
  Source:                 inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U55/r_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -54.959ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        1.477ns  (logic 0.302ns (20.444%)  route 1.175ns (79.555%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns = ( 102.124 - 100.000 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 155.522 - 154.959 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   155.583    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296   154.287 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648   154.935    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.562   155.522    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X62Y86         FDRE                                         r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.167   155.689 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.419   156.109    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X72Y89         LUT3 (Prop_lut3_I1_O)        0.045   156.154 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.097   156.251    inst_generated/inst_U71/r_data_reg[7][5]
    SLICE_X72Y89         LUT4 (Prop_lut4_I2_O)        0.045   156.296 r  inst_generated/inst_U71/inst_mem_i_23__0/O
                         net (fo=5, routed)           0.659   156.955    inst_generated/inst_U71/dina[5]
    SLICE_X63Y95         LUT5 (Prop_lut5_I3_O)        0.045   157.000 r  inst_generated/inst_U71/r_data[5]_i_1__1/O
                         net (fo=1, routed)           0.000   157.000    inst_generated/inst_U55/D[5]
    SLICE_X63Y95         FDCE                                         r  inst_generated/inst_U55/r_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.259    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.837   102.124    inst_generated/inst_U55/n_0_313_BUFG
    SLICE_X63Y95         FDCE                                         r  inst_generated/inst_U55/r_data_reg[5]/C
                         clock pessimism              0.055   102.180    
                         clock uncertainty            0.446   102.626    
    SLICE_X63Y95         FDCE (Hold_fdce_C_D)         0.092   102.718    inst_generated/inst_U55/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                       -102.718    
                         arrival time                         157.000    
  -------------------------------------------------------------------
                         slack                                 54.282    

Slack (MET) :             54.399ns  (arrival time - required time)
  Source:                 inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U68/port21_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -54.959ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        1.552ns  (logic 0.423ns (27.253%)  route 1.129ns (72.745%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        1.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns = ( 102.122 - 100.000 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 155.522 - 154.959 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   155.583    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296   154.287 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648   154.935    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.562   155.522    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X62Y86         FDRE                                         r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.167   155.689 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.316   156.006    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X62Y95         LUT3 (Prop_lut3_I1_O)        0.045   156.051 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.091   156.142    inst_generated/inst_U77/Bus1_U77
    SLICE_X62Y95         LUT3 (Prop_lut3_I0_O)        0.048   156.190 f  inst_generated/inst_U77/inst_mem_i_51/O
                         net (fo=1, routed)           0.343   156.534    inst_generated/inst_U77/inst_mem_i_51_n_1
    SLICE_X62Y95         LUT6 (Prop_lut6_I0_O)        0.118   156.652 f  inst_generated/inst_U77/inst_mem_i_34/O
                         net (fo=1, routed)           0.230   156.882    inst_generated/inst_U63/port21_reg_3
    SLICE_X61Y96         LUT6 (Prop_lut6_I3_O)        0.045   156.927 r  inst_generated/inst_U63/inst_mem_i_18/O
                         net (fo=23, routed)          0.148   157.075    inst_generated/inst_U68/dina[1]
    SLICE_X60Y95         FDCE                                         r  inst_generated/inst_U68/port21_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.259    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.835   102.122    inst_generated/inst_U68/n_0_313_BUFG
    SLICE_X60Y95         FDCE                                         r  inst_generated/inst_U68/port21_reg/C
                         clock pessimism              0.055   102.178    
                         clock uncertainty            0.446   102.624    
    SLICE_X60Y95         FDCE (Hold_fdce_C_D)         0.052   102.676    inst_generated/inst_U68/port21_reg
  -------------------------------------------------------------------
                         required time                       -102.676    
                         arrival time                         157.075    
  -------------------------------------------------------------------
                         slack                                 54.399    

Slack (MET) :             54.403ns  (arrival time - required time)
  Source:                 inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U40/port22_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -54.959ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        1.577ns  (logic 0.302ns (19.153%)  route 1.275ns (80.845%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        1.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns = ( 102.125 - 100.000 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 155.522 - 154.959 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   155.583    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296   154.287 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648   154.935    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.562   155.522    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X62Y86         FDRE                                         r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.167   155.689 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.423   156.113    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X62Y95         LUT3 (Prop_lut3_I1_O)        0.045   156.158 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.284   156.442    inst_generated/inst_U54/port22_reg[0]
    SLICE_X62Y97         LUT6 (Prop_lut6_I2_O)        0.045   156.487 r  inst_generated/inst_U54/inst_mem_i_19/O
                         net (fo=1, routed)           0.227   156.714    inst_generated/inst_U63/port22_reg_3
    SLICE_X61Y96         LUT6 (Prop_lut6_I2_O)        0.045   156.759 r  inst_generated/inst_U63/inst_mem_i_8__0/O
                         net (fo=26, routed)          0.340   157.099    inst_generated/inst_U40/dina[0]
    SLICE_X63Y98         FDCE                                         r  inst_generated/inst_U40/port22_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.259    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.838   102.125    inst_generated/inst_U40/n_0_313_BUFG
    SLICE_X63Y98         FDCE                                         r  inst_generated/inst_U40/port22_reg/C
                         clock pessimism              0.055   102.181    
                         clock uncertainty            0.446   102.627    
    SLICE_X63Y98         FDCE (Hold_fdce_C_D)         0.070   102.697    inst_generated/inst_U40/port22_reg
  -------------------------------------------------------------------
                         required time                       -102.697    
                         arrival time                         157.099    
  -------------------------------------------------------------------
                         slack                                 54.403    

Slack (MET) :             54.449ns  (arrival time - required time)
  Source:                 inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U41/port22_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -54.959ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        1.620ns  (logic 0.302ns (18.638%)  route 1.318ns (81.360%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        1.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns = ( 102.126 - 100.000 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 155.522 - 154.959 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   155.583    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296   154.287 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648   154.935    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.562   155.522    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X62Y86         FDRE                                         r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.167   155.689 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.423   156.113    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X62Y95         LUT3 (Prop_lut3_I1_O)        0.045   156.158 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.284   156.442    inst_generated/inst_U54/port22_reg[0]
    SLICE_X62Y97         LUT6 (Prop_lut6_I2_O)        0.045   156.487 r  inst_generated/inst_U54/inst_mem_i_19/O
                         net (fo=1, routed)           0.227   156.714    inst_generated/inst_U63/port22_reg_3
    SLICE_X61Y96         LUT6 (Prop_lut6_I2_O)        0.045   156.759 r  inst_generated/inst_U63/inst_mem_i_8__0/O
                         net (fo=26, routed)          0.384   157.143    inst_generated/inst_U41/dina[0]
    SLICE_X64Y97         FDCE                                         r  inst_generated/inst_U41/port22_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.259    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.839   102.126    inst_generated/inst_U41/n_0_313_BUFG
    SLICE_X64Y97         FDCE                                         r  inst_generated/inst_U41/port22_reg/C
                         clock pessimism              0.055   102.182    
                         clock uncertainty            0.446   102.628    
    SLICE_X64Y97         FDCE (Hold_fdce_C_D)         0.066   102.694    inst_generated/inst_U41/port22_reg
  -------------------------------------------------------------------
                         required time                       -102.694    
                         arrival time                         157.143    
  -------------------------------------------------------------------
                         slack                                 54.449    

Slack (MET) :             54.451ns  (arrival time - required time)
  Source:                 inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U54/r_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -54.959ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        1.672ns  (logic 0.392ns (23.447%)  route 1.280ns (76.551%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        1.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns = ( 102.121 - 100.000 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 155.522 - 154.959 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   155.583    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296   154.287 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648   154.935    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.562   155.522    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X62Y86         FDRE                                         r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.167   155.689 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.178   155.867    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X62Y86         LUT3 (Prop_lut3_I1_O)        0.045   155.912 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.404   156.317    inst_generated/inst_U77/Bus7_U77
    SLICE_X63Y97         LUT5 (Prop_lut5_I0_O)        0.045   156.362 r  inst_generated/inst_U77/inst_mem_i_25/O
                         net (fo=1, routed)           0.266   156.628    inst_generated/inst_U77/inst_mem_i_25_n_1
    SLICE_X58Y98         LUT5 (Prop_lut5_I0_O)        0.045   156.673 r  inst_generated/inst_U77/inst_mem_i_10__0/O
                         net (fo=1, routed)           0.219   156.892    inst_generated/inst_U63/port15_reg_3
    SLICE_X58Y98         LUT5 (Prop_lut5_I2_O)        0.045   156.937 r  inst_generated/inst_U63/inst_mem_i_1__0/O
                         net (fo=11, routed)          0.212   157.149    inst_generated/inst_U70/dina[6]
    SLICE_X58Y100        LUT6 (Prop_lut6_I4_O)        0.045   157.194 r  inst_generated/inst_U70/r_data[7]_i_2/O
                         net (fo=1, routed)           0.000   157.194    inst_generated/inst_U54/D[7]
    SLICE_X58Y100        FDCE                                         r  inst_generated/inst_U54/r_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.259    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.833   102.121    inst_generated/inst_U54/n_0_313_BUFG
    SLICE_X58Y100        FDCE                                         r  inst_generated/inst_U54/r_data_reg[7]/C
                         clock pessimism              0.055   102.177    
                         clock uncertainty            0.446   102.623    
    SLICE_X58Y100        FDCE (Hold_fdce_C_D)         0.121   102.744    inst_generated/inst_U54/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                       -102.743    
                         arrival time                         157.194    
  -------------------------------------------------------------------
                         slack                                 54.451    

Slack (MET) :             54.470ns  (arrival time - required time)
  Source:                 inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            uart/r_fifoTxData_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -54.959ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        1.647ns  (logic 0.302ns (18.333%)  route 1.345ns (81.666%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        1.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns = ( 102.123 - 100.000 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 155.522 - 154.959 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   155.583    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296   154.287 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648   154.935    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.562   155.522    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X62Y86         FDRE                                         r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.167   155.689 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.423   156.113    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X62Y95         LUT3 (Prop_lut3_I1_O)        0.045   156.158 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.284   156.442    inst_generated/inst_U54/port22_reg[0]
    SLICE_X62Y97         LUT6 (Prop_lut6_I2_O)        0.045   156.487 r  inst_generated/inst_U54/inst_mem_i_19/O
                         net (fo=1, routed)           0.227   156.714    inst_generated/inst_U63/port22_reg_3
    SLICE_X61Y96         LUT6 (Prop_lut6_I2_O)        0.045   156.759 r  inst_generated/inst_U63/inst_mem_i_8__0/O
                         net (fo=26, routed)          0.411   157.170    uart/D[0]
    SLICE_X62Y100        FDRE                                         r  uart/r_fifoTxData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.259    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.835   102.123    uart/CLK
    SLICE_X62Y100        FDRE                                         r  uart/r_fifoTxData_reg[0]/C
                         clock pessimism              0.055   102.179    
                         clock uncertainty            0.446   102.625    
    SLICE_X62Y100        FDRE (Hold_fdre_C_D)         0.075   102.700    uart/r_fifoTxData_reg[0]
  -------------------------------------------------------------------
                         required time                       -102.699    
                         arrival time                         157.170    
  -------------------------------------------------------------------
                         slack                                 54.470    

Slack (MET) :             54.474ns  (arrival time - required time)
  Source:                 inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U68/port15_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -54.959ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        1.645ns  (logic 0.347ns (21.094%)  route 1.298ns (78.904%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        1.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns = ( 102.122 - 100.000 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 155.522 - 154.959 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   155.583    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296   154.287 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648   154.935    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.562   155.522    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X62Y86         FDRE                                         r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.167   155.689 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.178   155.867    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X62Y86         LUT3 (Prop_lut3_I1_O)        0.045   155.912 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.404   156.317    inst_generated/inst_U77/Bus7_U77
    SLICE_X63Y97         LUT5 (Prop_lut5_I0_O)        0.045   156.362 r  inst_generated/inst_U77/inst_mem_i_25/O
                         net (fo=1, routed)           0.266   156.628    inst_generated/inst_U77/inst_mem_i_25_n_1
    SLICE_X58Y98         LUT5 (Prop_lut5_I0_O)        0.045   156.673 r  inst_generated/inst_U77/inst_mem_i_10__0/O
                         net (fo=1, routed)           0.219   156.892    inst_generated/inst_U63/port15_reg_3
    SLICE_X58Y98         LUT5 (Prop_lut5_I2_O)        0.045   156.937 r  inst_generated/inst_U63/inst_mem_i_1__0/O
                         net (fo=11, routed)          0.230   157.167    inst_generated/inst_U68/dina[7]
    SLICE_X59Y95         FDCE                                         r  inst_generated/inst_U68/port15_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.259    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.835   102.122    inst_generated/inst_U68/n_0_313_BUFG
    SLICE_X59Y95         FDCE                                         r  inst_generated/inst_U68/port15_reg/C
                         clock pessimism              0.055   102.178    
                         clock uncertainty            0.446   102.624    
    SLICE_X59Y95         FDCE (Hold_fdce_C_D)         0.070   102.694    inst_generated/inst_U68/port15_reg
  -------------------------------------------------------------------
                         required time                       -102.694    
                         arrival time                         157.168    
  -------------------------------------------------------------------
                         slack                                 54.474    

Slack (MET) :             54.502ns  (arrival time - required time)
  Source:                 inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Destination:            inst_generated/inst_U54/r_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -54.959ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clkRamN_clk_wiz_5Mhz fall@154.959ns)
  Data Path Delay:        1.723ns  (logic 0.416ns (24.142%)  route 1.307ns (75.856%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns = ( 102.121 - 100.000 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 155.522 - 154.959 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   155.583    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296   154.287 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648   154.935    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.562   155.522    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X62Y86         FDRE                                         r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.167   155.689 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.316   156.006    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X62Y95         LUT3 (Prop_lut3_I1_O)        0.048   156.054 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.280   156.333    inst_generated/inst_U77/Bus2_U77
    SLICE_X63Y96         LUT5 (Prop_lut5_I0_O)        0.111   156.444 r  inst_generated/inst_U77/inst_mem_i_16/O
                         net (fo=1, routed)           0.408   156.852    inst_generated/inst_U63/port20_reg_2
    SLICE_X60Y97         LUT6 (Prop_lut6_I3_O)        0.045   156.897 r  inst_generated/inst_U63/inst_mem_i_6__0/O
                         net (fo=25, routed)          0.303   157.201    inst_generated/inst_U70/dina[1]
    SLICE_X60Y102        LUT6 (Prop_lut6_I4_O)        0.045   157.246 r  inst_generated/inst_U70/r_data[2]_i_1/O
                         net (fo=1, routed)           0.000   157.246    inst_generated/inst_U54/D[2]
    SLICE_X60Y102        FDCE                                         r  inst_generated/inst_U54/r_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.259    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.833   102.121    inst_generated/inst_U54/n_0_313_BUFG
    SLICE_X60Y102        FDCE                                         r  inst_generated/inst_U54/r_data_reg[2]/C
                         clock pessimism              0.055   102.177    
                         clock uncertainty            0.446   102.623    
    SLICE_X60Y102        FDCE (Hold_fdce_C_D)         0.121   102.744    inst_generated/inst_U54/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                       -102.743    
                         arrival time                         157.246    
  -------------------------------------------------------------------
                         slack                                 54.502    





---------------------------------------------------------------------------------------------------
From Clock:  clk5_clk_wiz_5Mhz
  To Clock:  clkEEPROM_clk_wiz_5Mhz

Setup :            0  Failing Endpoints,  Worst Slack      135.139ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       50.355ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             135.139ns  (required time - arrival time)
  Source:                 inst_generated/inst_U55/r_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (clkEEPROM_clk_wiz_5Mhz rise@250.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        10.873ns  (logic 0.604ns (5.555%)  route 10.269ns (94.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 251.557 - 250.000 ) 
    Source Clock Delay      (SCD):    4.352ns = ( 104.352 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.628   104.352    inst_generated/inst_U55/n_0_313_BUFG
    SLICE_X61Y95         FDCE                                         r  inst_generated/inst_U55/r_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDCE (Prop_fdce_C_Q)         0.456   104.808 r  inst_generated/inst_U55/r_data_reg[6]/Q
                         net (fo=19, routed)          8.279   113.087    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[14]
    SLICE_X8Y107         LUT3 (Prop_lut3_I0_O)        0.148   113.235 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=2, routed)           1.989   115.225    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y29         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    250.000   250.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   250.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   251.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   247.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   249.912    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   250.003 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.554   251.557    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X0Y29         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101   251.456    
                         clock uncertainty           -0.446   251.010    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647   250.363    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        250.363    
                         arrival time                        -115.225    
  -------------------------------------------------------------------
                         slack                                135.139    

Slack (MET) :             135.487ns  (required time - arrival time)
  Source:                 inst_generated/inst_U55/r_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (clkEEPROM_clk_wiz_5Mhz rise@250.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        10.701ns  (logic 0.572ns (5.345%)  route 10.129ns (94.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.734ns = ( 251.734 - 250.000 ) 
    Source Clock Delay      (SCD):    4.352ns = ( 104.352 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.628   104.352    inst_generated/inst_U55/n_0_313_BUFG
    SLICE_X61Y95         FDCE                                         r  inst_generated/inst_U55/r_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDCE (Prop_fdce_C_Q)         0.456   104.808 r  inst_generated/inst_U55/r_data_reg[6]/Q
                         net (fo=19, routed)          8.172   112.980    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X8Y108         LUT3 (Prop_lut3_I1_O)        0.116   113.096 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=2, routed)           1.957   115.053    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y30         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    250.000   250.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   250.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   251.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   247.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   249.912    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   250.003 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.731   251.734    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101   251.632    
                         clock uncertainty           -0.446   251.187    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647   250.540    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        250.540    
                         arrival time                        -115.053    
  -------------------------------------------------------------------
                         slack                                135.487    

Slack (MET) :             135.759ns  (required time - arrival time)
  Source:                 inst_generated/inst_U55/r_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (clkEEPROM_clk_wiz_5Mhz rise@250.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        10.259ns  (logic 0.572ns (5.576%)  route 9.687ns (94.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 251.564 - 250.000 ) 
    Source Clock Delay      (SCD):    4.352ns = ( 104.352 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.628   104.352    inst_generated/inst_U55/n_0_313_BUFG
    SLICE_X61Y95         FDCE                                         r  inst_generated/inst_U55/r_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDCE (Prop_fdce_C_Q)         0.456   104.808 r  inst_generated/inst_U55/r_data_reg[6]/Q
                         net (fo=19, routed)          8.172   112.980    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X8Y108         LUT3 (Prop_lut3_I1_O)        0.116   113.096 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=2, routed)           1.515   114.611    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y17         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    250.000   250.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   250.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   251.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   247.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   249.912    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   250.003 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.561   251.564    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101   251.463    
                         clock uncertainty           -0.446   251.017    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647   250.370    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        250.370    
                         arrival time                        -114.611    
  -------------------------------------------------------------------
                         slack                                135.759    

Slack (MET) :             135.828ns  (required time - arrival time)
  Source:                 inst_generated/inst_U55/r_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (clkEEPROM_clk_wiz_5Mhz rise@250.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        10.193ns  (logic 0.604ns (5.926%)  route 9.589ns (94.074%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 251.567 - 250.000 ) 
    Source Clock Delay      (SCD):    4.352ns = ( 104.352 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.628   104.352    inst_generated/inst_U55/n_0_313_BUFG
    SLICE_X61Y95         FDCE                                         r  inst_generated/inst_U55/r_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDCE (Prop_fdce_C_Q)         0.456   104.808 r  inst_generated/inst_U55/r_data_reg[6]/Q
                         net (fo=19, routed)          8.279   113.087    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[14]
    SLICE_X8Y107         LUT3 (Prop_lut3_I0_O)        0.148   113.235 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=2, routed)           1.310   114.545    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y18         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    250.000   250.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   250.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   251.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   247.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   249.912    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   250.003 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.564   251.567    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101   251.466    
                         clock uncertainty           -0.446   251.020    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647   250.373    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        250.373    
                         arrival time                        -114.545    
  -------------------------------------------------------------------
                         slack                                135.828    

Slack (MET) :             136.086ns  (required time - arrival time)
  Source:                 inst_generated/inst_U55/r_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (clkEEPROM_clk_wiz_5Mhz rise@250.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        10.125ns  (logic 0.580ns (5.728%)  route 9.545ns (94.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 251.553 - 250.000 ) 
    Source Clock Delay      (SCD):    4.352ns = ( 104.352 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.628   104.352    inst_generated/inst_U55/n_0_313_BUFG
    SLICE_X61Y95         FDCE                                         r  inst_generated/inst_U55/r_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDCE (Prop_fdce_C_Q)         0.456   104.808 f  inst_generated/inst_U55/r_data_reg[6]/Q
                         net (fo=19, routed)          8.279   113.087    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X8Y107         LUT3 (Prop_lut3_I2_O)        0.124   113.211 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=2, routed)           1.266   114.477    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y27         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    250.000   250.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   250.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   251.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   247.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   249.912    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   250.003 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.550   251.553    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y27         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101   251.452    
                         clock uncertainty           -0.446   251.006    
    RAMB36_X0Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   250.563    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        250.563    
                         arrival time                        -114.477    
  -------------------------------------------------------------------
                         slack                                136.086    

Slack (MET) :             136.329ns  (required time - arrival time)
  Source:                 inst_generated/inst_U55/r_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (clkEEPROM_clk_wiz_5Mhz rise@250.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        9.897ns  (logic 0.580ns (5.860%)  route 9.317ns (94.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 251.568 - 250.000 ) 
    Source Clock Delay      (SCD):    4.352ns = ( 104.352 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.628   104.352    inst_generated/inst_U55/n_0_313_BUFG
    SLICE_X61Y95         FDCE                                         r  inst_generated/inst_U55/r_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDCE (Prop_fdce_C_Q)         0.456   104.808 r  inst_generated/inst_U55/r_data_reg[6]/Q
                         net (fo=19, routed)          8.023   112.831    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X8Y113         LUT3 (Prop_lut3_I1_O)        0.124   112.955 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4/O
                         net (fo=2, routed)           1.294   114.249    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y19         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    250.000   250.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   250.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   251.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   247.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   249.912    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   250.003 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.565   251.568    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101   251.467    
                         clock uncertainty           -0.446   251.021    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   250.578    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        250.578    
                         arrival time                        -114.249    
  -------------------------------------------------------------------
                         slack                                136.329    

Slack (MET) :             136.396ns  (required time - arrival time)
  Source:                 inst_generated/inst_U55/r_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (clkEEPROM_clk_wiz_5Mhz rise@250.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        9.602ns  (logic 0.602ns (6.269%)  route 9.000ns (93.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 251.544 - 250.000 ) 
    Source Clock Delay      (SCD):    4.352ns = ( 104.352 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.628   104.352    inst_generated/inst_U55/n_0_313_BUFG
    SLICE_X61Y95         FDCE                                         r  inst_generated/inst_U55/r_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDCE (Prop_fdce_C_Q)         0.456   104.808 r  inst_generated/inst_U55/r_data_reg[6]/Q
                         net (fo=19, routed)          8.023   112.831    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[14]
    SLICE_X8Y113         LUT3 (Prop_lut3_I1_O)        0.146   112.977 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=2, routed)           0.977   113.954    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y25         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    250.000   250.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   250.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   251.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   247.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   249.912    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   250.003 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.541   251.544    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X0Y25         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101   251.443    
                         clock uncertainty           -0.446   250.997    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647   250.350    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        250.350    
                         arrival time                        -113.954    
  -------------------------------------------------------------------
                         slack                                136.396    

Slack (MET) :             136.460ns  (required time - arrival time)
  Source:                 inst_generated/inst_U55/r_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (clkEEPROM_clk_wiz_5Mhz rise@250.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        9.747ns  (logic 0.580ns (5.951%)  route 9.167ns (94.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 251.549 - 250.000 ) 
    Source Clock Delay      (SCD):    4.352ns = ( 104.352 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.628   104.352    inst_generated/inst_U55/n_0_313_BUFG
    SLICE_X61Y95         FDCE                                         r  inst_generated/inst_U55/r_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDCE (Prop_fdce_C_Q)         0.456   104.808 r  inst_generated/inst_U55/r_data_reg[6]/Q
                         net (fo=19, routed)          8.023   112.831    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X8Y113         LUT3 (Prop_lut3_I1_O)        0.124   112.955 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4/O
                         net (fo=2, routed)           1.144   114.099    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y26         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    250.000   250.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   250.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   251.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   247.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   249.912    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   250.003 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.546   251.549    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X0Y26         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101   251.448    
                         clock uncertainty           -0.446   251.002    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   250.559    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        250.559    
                         arrival time                        -114.099    
  -------------------------------------------------------------------
                         slack                                136.460    

Slack (MET) :             136.559ns  (required time - arrival time)
  Source:                 inst_generated/inst_U55/r_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (clkEEPROM_clk_wiz_5Mhz rise@250.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        9.641ns  (logic 0.580ns (6.016%)  route 9.061ns (93.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 251.541 - 250.000 ) 
    Source Clock Delay      (SCD):    4.352ns = ( 104.352 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.628   104.352    inst_generated/inst_U55/n_0_313_BUFG
    SLICE_X61Y95         FDCE                                         r  inst_generated/inst_U55/r_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDCE (Prop_fdce_C_Q)         0.456   104.808 f  inst_generated/inst_U55/r_data_reg[6]/Q
                         net (fo=19, routed)          8.172   112.980    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X8Y108         LUT3 (Prop_lut3_I0_O)        0.124   113.104 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=2, routed)           0.888   113.993    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y24         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    250.000   250.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   250.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   251.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   247.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   249.912    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   250.003 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.538   251.541    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101   251.440    
                         clock uncertainty           -0.446   250.994    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   250.551    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        250.551    
                         arrival time                        -113.993    
  -------------------------------------------------------------------
                         slack                                136.559    

Slack (MET) :             136.696ns  (required time - arrival time)
  Source:                 inst_generated/inst_U55/r_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (clkEEPROM_clk_wiz_5Mhz rise@250.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        9.518ns  (logic 0.580ns (6.094%)  route 8.938ns (93.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 251.556 - 250.000 ) 
    Source Clock Delay      (SCD):    4.352ns = ( 104.352 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.628   104.352    inst_generated/inst_U55/n_0_313_BUFG
    SLICE_X61Y95         FDCE                                         r  inst_generated/inst_U55/r_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDCE (Prop_fdce_C_Q)         0.456   104.808 f  inst_generated/inst_U55/r_data_reg[6]/Q
                         net (fo=19, routed)          8.279   113.087    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X8Y107         LUT3 (Prop_lut3_I2_O)        0.124   113.211 r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=2, routed)           0.659   113.870    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y20         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    250.000   250.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   250.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   251.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   247.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   249.912    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   250.003 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.553   251.556    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.101   251.455    
                         clock uncertainty           -0.446   251.009    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   250.566    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        250.566    
                         arrival time                        -113.870    
  -------------------------------------------------------------------
                         slack                                136.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             50.355ns  (arrival time - required time)
  Source:                 inst_generated/inst_U55/r_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clkEEPROM_clk_wiz_5Mhz rise@50.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.852%)  route 0.252ns (64.149%))
  Logic Levels:           0  
  Clock Path Skew:        -0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns = ( 50.881 - 50.000 ) 
    Source Clock Delay      (SCD):    1.527ns = ( 101.527 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.566   101.527    inst_generated/inst_U55/n_0_313_BUFG
    SLICE_X63Y94         FDCE                                         r  inst_generated/inst_U55/r_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDCE (Prop_fdce_C_Q)         0.141   101.668 r  inst_generated/inst_U55/r_data_reg[1]/Q
                         net (fo=31, routed)          0.252   101.921    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y18         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    50.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    49.273 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    49.973    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          0.879    50.881    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056    50.937    
                         clock uncertainty            0.446    51.382    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    51.565    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -51.565    
                         arrival time                         101.921    
  -------------------------------------------------------------------
                         slack                                 50.355    

Slack (MET) :             50.410ns  (arrival time - required time)
  Source:                 inst_generated/inst_U55/r_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clkEEPROM_clk_wiz_5Mhz rise@50.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.484%)  route 0.307ns (68.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns = ( 50.881 - 50.000 ) 
    Source Clock Delay      (SCD):    1.527ns = ( 101.527 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.566   101.527    inst_generated/inst_U55/n_0_313_BUFG
    SLICE_X63Y95         FDCE                                         r  inst_generated/inst_U55/r_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.141   101.668 r  inst_generated/inst_U55/r_data_reg[5]/Q
                         net (fo=19, routed)          0.307   101.975    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[13]
    RAMB36_X1Y18         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    50.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    49.273 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    49.973    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          0.879    50.881    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056    50.937    
                         clock uncertainty            0.446    51.382    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    51.565    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -51.565    
                         arrival time                         101.975    
  -------------------------------------------------------------------
                         slack                                 50.410    

Slack (MET) :             50.453ns  (arrival time - required time)
  Source:                 inst_generated/inst_U55/r_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clkEEPROM_clk_wiz_5Mhz rise@50.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.627%)  route 0.352ns (71.373%))
  Logic Levels:           0  
  Clock Path Skew:        -0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns = ( 50.881 - 50.000 ) 
    Source Clock Delay      (SCD):    1.525ns = ( 101.525 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.564   101.525    inst_generated/inst_U55/n_0_313_BUFG
    SLICE_X61Y95         FDCE                                         r  inst_generated/inst_U55/r_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDCE (Prop_fdce_C_Q)         0.141   101.666 r  inst_generated/inst_U55/r_data_reg[6]/Q
                         net (fo=19, routed)          0.352   102.018    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[14]
    RAMB36_X1Y18         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    50.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    49.273 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    49.973    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          0.879    50.881    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056    50.937    
                         clock uncertainty            0.446    51.382    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    51.565    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -51.565    
                         arrival time                         102.018    
  -------------------------------------------------------------------
                         slack                                 50.453    

Slack (MET) :             50.513ns  (arrival time - required time)
  Source:                 inst_generated/inst_U54/r_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clkEEPROM_clk_wiz_5Mhz rise@50.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.552ns  (logic 0.164ns (29.711%)  route 0.388ns (70.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns = ( 50.881 - 50.000 ) 
    Source Clock Delay      (SCD):    1.526ns = ( 101.526 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.565   101.526    inst_generated/inst_U54/n_0_313_BUFG
    SLICE_X58Y99         FDCE                                         r  inst_generated/inst_U54/r_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.164   101.690 r  inst_generated/inst_U54/r_data_reg[3]/Q
                         net (fo=30, routed)          0.388   102.078    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y18         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    50.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    49.273 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    49.973    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          0.879    50.881    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056    50.937    
                         clock uncertainty            0.446    51.382    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    51.565    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -51.565    
                         arrival time                         102.078    
  -------------------------------------------------------------------
                         slack                                 50.513    

Slack (MET) :             50.549ns  (arrival time - required time)
  Source:                 inst_generated/inst_U83/port22_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clkEEPROM_clk_wiz_5Mhz rise@50.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.587ns  (logic 0.141ns (24.035%)  route 0.446ns (75.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns = ( 50.878 - 50.000 ) 
    Source Clock Delay      (SCD):    1.525ns = ( 101.525 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.563   101.525    inst_generated/inst_U83/n_0_313_BUFG
    SLICE_X59Y100        FDCE                                         r  inst_generated/inst_U83/port22_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDCE (Prop_fdce_C_Q)         0.141   101.666 r  inst_generated/inst_U83/port22_reg/Q
                         net (fo=22, routed)          0.446   102.111    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y21         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    50.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    49.273 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    49.973    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          0.876    50.878    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056    50.933    
                         clock uncertainty            0.446    51.379    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    51.562    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -51.562    
                         arrival time                         102.111    
  -------------------------------------------------------------------
                         slack                                 50.549    

Slack (MET) :             50.562ns  (arrival time - required time)
  Source:                 inst_generated/inst_U54/r_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clkEEPROM_clk_wiz_5Mhz rise@50.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.603ns  (logic 0.164ns (27.209%)  route 0.439ns (72.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns = ( 50.881 - 50.000 ) 
    Source Clock Delay      (SCD):    1.525ns = ( 101.525 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.563   101.525    inst_generated/inst_U54/n_0_313_BUFG
    SLICE_X58Y100        FDCE                                         r  inst_generated/inst_U54/r_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y100        FDCE (Prop_fdce_C_Q)         0.164   101.689 r  inst_generated/inst_U54/r_data_reg[6]/Q
                         net (fo=28, routed)          0.439   102.127    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y18         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    50.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    49.273 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    49.973    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          0.879    50.881    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056    50.937    
                         clock uncertainty            0.446    51.382    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    51.565    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -51.565    
                         arrival time                         102.127    
  -------------------------------------------------------------------
                         slack                                 50.562    

Slack (MET) :             50.572ns  (arrival time - required time)
  Source:                 inst_generated/inst_U83/port15_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clkEEPROM_clk_wiz_5Mhz rise@50.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.610ns  (logic 0.141ns (23.116%)  route 0.469ns (76.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns = ( 50.878 - 50.000 ) 
    Source Clock Delay      (SCD):    1.525ns = ( 101.525 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.563   101.525    inst_generated/inst_U83/n_0_313_BUFG
    SLICE_X59Y100        FDCE                                         r  inst_generated/inst_U83/port15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDCE (Prop_fdce_C_Q)         0.141   101.666 r  inst_generated/inst_U83/port15_reg/Q
                         net (fo=24, routed)          0.469   102.134    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y21         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    50.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    49.273 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    49.973    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          0.876    50.878    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056    50.933    
                         clock uncertainty            0.446    51.379    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    51.562    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -51.562    
                         arrival time                         102.134    
  -------------------------------------------------------------------
                         slack                                 50.572    

Slack (MET) :             50.582ns  (arrival time - required time)
  Source:                 inst_generated/inst_U55/r_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clkEEPROM_clk_wiz_5Mhz rise@50.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.619ns  (logic 0.141ns (22.776%)  route 0.478ns (77.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns = ( 50.881 - 50.000 ) 
    Source Clock Delay      (SCD):    1.528ns = ( 101.528 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.567   101.528    inst_generated/inst_U55/n_0_313_BUFG
    SLICE_X68Y97         FDCE                                         r  inst_generated/inst_U55/r_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y97         FDCE (Prop_fdce_C_Q)         0.141   101.669 r  inst_generated/inst_U55/r_data_reg[4]/Q
                         net (fo=20, routed)          0.478   102.147    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[12]
    RAMB36_X1Y18         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    50.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    49.273 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    49.973    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          0.879    50.881    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056    50.937    
                         clock uncertainty            0.446    51.382    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    51.565    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -51.565    
                         arrival time                         102.147    
  -------------------------------------------------------------------
                         slack                                 50.582    

Slack (MET) :             50.595ns  (arrival time - required time)
  Source:                 inst_generated/inst_U83/port16_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clkEEPROM_clk_wiz_5Mhz rise@50.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.580ns  (logic 0.128ns (22.069%)  route 0.452ns (77.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns = ( 50.878 - 50.000 ) 
    Source Clock Delay      (SCD):    1.525ns = ( 101.525 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.563   101.525    inst_generated/inst_U83/n_0_313_BUFG
    SLICE_X59Y100        FDCE                                         r  inst_generated/inst_U83/port16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDCE (Prop_fdce_C_Q)         0.128   101.653 r  inst_generated/inst_U83/port16_reg/Q
                         net (fo=25, routed)          0.452   102.105    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y21         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    50.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    49.273 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    49.973    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          0.876    50.878    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056    50.933    
                         clock uncertainty            0.446    51.379    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.130    51.509    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -51.509    
                         arrival time                         102.105    
  -------------------------------------------------------------------
                         slack                                 50.595    

Slack (MET) :             50.602ns  (arrival time - required time)
  Source:                 inst_generated/inst_U55/r_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clkEEPROM_clk_wiz_5Mhz rise@50.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.640ns  (logic 0.141ns (22.023%)  route 0.499ns (77.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns = ( 50.881 - 50.000 ) 
    Source Clock Delay      (SCD):    1.527ns = ( 101.527 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.566   101.527    inst_generated/inst_U55/n_0_313_BUFG
    SLICE_X63Y95         FDCE                                         r  inst_generated/inst_U55/r_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.141   101.668 r  inst_generated/inst_U55/r_data_reg[2]/Q
                         net (fo=30, routed)          0.499   102.168    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y18         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    50.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    49.273 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    49.973    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          0.879    50.881    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056    50.937    
                         clock uncertainty            0.446    51.382    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    51.565    inst_generated/inst_instructionRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -51.565    
                         arrival time                         102.168    
  -------------------------------------------------------------------
                         slack                                 50.602    





---------------------------------------------------------------------------------------------------
From Clock:  clk5_clk_wiz_5Mhz
  To Clock:  clkRamN_clk_wiz_5Mhz

Setup :            0  Failing Endpoints,  Worst Slack       37.036ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       46.534ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.036ns  (required time - arrival time)
  Source:                 inst_generated/inst_U71/port15_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.959ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        14.139ns  (logic 1.178ns (8.331%)  route 12.961ns (91.669%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 156.514 - 154.959 ) 
    Source Clock Delay      (SCD):    4.349ns = ( 104.349 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.625   104.349    inst_generated/inst_U71/n_0_313_BUFG
    SLICE_X9Y134         FDCE                                         r  inst_generated/inst_U71/port15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y134         FDCE (Prop_fdce_C_Q)         0.456   104.805 r  inst_generated/inst_U71/port15_reg/Q
                         net (fo=5, routed)           3.334   108.139    inst_generated/inst_U71/MemoryInstrImm15_U71
    SLICE_X59Y94         LUT6 (Prop_lut6_I1_O)        0.124   108.263 f  inst_generated/inst_U71/inst_mem_i_35__0/O
                         net (fo=1, routed)           0.570   108.833    inst_generated/inst_U71/inst_mem_i_35__0_n_1
    SLICE_X60Y94         LUT5 (Prop_lut5_I0_O)        0.124   108.957 f  inst_generated/inst_U71/inst_mem_i_4/O
                         net (fo=14, routed)          1.143   110.100    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[16]
    SLICE_X62Y91         LUT2 (Prop_lut2_I0_O)        0.146   110.246 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=17, routed)          7.571   117.817    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ENA
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.328   118.145 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_50/O
                         net (fo=1, routed)           0.343   118.488    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_27
    RAMB36_X0Y15         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.552   156.514    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.101   156.412    
                         clock uncertainty           -0.446   155.967    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   155.524    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        155.524    
                         arrival time                        -118.488    
  -------------------------------------------------------------------
                         slack                                 37.036    

Slack (MET) :             37.208ns  (required time - arrival time)
  Source:                 inst_generated/inst_U71/port22_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.959ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        13.842ns  (logic 1.576ns (11.386%)  route 12.266ns (88.614%))
  Logic Levels:           7  (LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -2.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 156.690 - 154.959 ) 
    Source Clock Delay      (SCD):    4.357ns = ( 104.357 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.633   104.357    inst_generated/inst_U71/n_0_313_BUFG
    SLICE_X9Y100         FDCE                                         r  inst_generated/inst_U71/port22_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.456   104.813 r  inst_generated/inst_U71/port22_reg/Q
                         net (fo=4, routed)           2.335   107.147    inst_generated/inst_U71/MemoryInstrImm8_U71
    SLICE_X60Y95         LUT3 (Prop_lut3_I0_O)        0.152   107.299 r  inst_generated/inst_U71/inst_mem_i_33/O
                         net (fo=3, routed)           0.823   108.122    inst_generated/inst_U71/port22_reg_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I4_O)        0.348   108.470 r  inst_generated/inst_U71/inst_mem_i_2__0/O
                         net (fo=15, routed)          1.112   109.581    inst_generated/inst_U63/inst_mem_i_30_0
    SLICE_X60Y99         LUT5 (Prop_lut5_I0_O)        0.124   109.705 r  inst_generated/inst_U63/inst_mem_i_39/O
                         net (fo=7, routed)           1.067   110.773    inst_generated/inst_U63/port16_reg_1
    SLICE_X62Y96         LUT6 (Prop_lut6_I0_O)        0.124   110.897 f  inst_generated/inst_U63/inst_mem_i_37/O
                         net (fo=1, routed)           0.162   111.059    inst_generated/inst_U63/inst_mem_i_37_n_1
    SLICE_X62Y96         LUT6 (Prop_lut6_I1_O)        0.124   111.183 f  inst_generated/inst_U63/inst_mem_i_26/O
                         net (fo=1, routed)           0.642   111.824    inst_generated/inst_U54/port16_reg
    SLICE_X59Y97         LUT5 (Prop_lut5_I2_O)        0.124   111.948 r  inst_generated/inst_U54/inst_mem_i_11__0/O
                         net (fo=1, routed)           0.291   112.240    inst_generated/inst_U63/port16_reg_4
    SLICE_X59Y97         LUT5 (Prop_lut5_I2_O)        0.124   112.364 r  inst_generated/inst_U63/inst_mem_i_2/O
                         net (fo=12, routed)          5.835   118.198    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y7          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.728   156.690    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.101   156.589    
                         clock uncertainty           -0.446   156.143    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737   155.406    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        155.406    
                         arrival time                        -118.198    
  -------------------------------------------------------------------
                         slack                                 37.208    

Slack (MET) :             37.432ns  (required time - arrival time)
  Source:                 inst_generated/inst_U71/port15_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.959ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        13.544ns  (logic 0.850ns (6.276%)  route 12.694ns (93.724%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 156.519 - 154.959 ) 
    Source Clock Delay      (SCD):    4.349ns = ( 104.349 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.625   104.349    inst_generated/inst_U71/n_0_313_BUFG
    SLICE_X9Y134         FDCE                                         r  inst_generated/inst_U71/port15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y134         FDCE (Prop_fdce_C_Q)         0.456   104.805 r  inst_generated/inst_U71/port15_reg/Q
                         net (fo=5, routed)           3.334   108.139    inst_generated/inst_U71/MemoryInstrImm15_U71
    SLICE_X59Y94         LUT6 (Prop_lut6_I1_O)        0.124   108.263 f  inst_generated/inst_U71/inst_mem_i_35__0/O
                         net (fo=1, routed)           0.570   108.833    inst_generated/inst_U71/inst_mem_i_35__0_n_1
    SLICE_X60Y94         LUT5 (Prop_lut5_I0_O)        0.124   108.957 f  inst_generated/inst_U71/inst_mem_i_4/O
                         net (fo=14, routed)          1.143   110.100    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[16]
    SLICE_X62Y91         LUT2 (Prop_lut2_I0_O)        0.146   110.246 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=17, routed)          7.647   117.893    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ENA
    RAMB36_X0Y16         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.557   156.519    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.101   156.417    
                         clock uncertainty           -0.446   155.972    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647   155.325    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        155.325    
                         arrival time                        -117.893    
  -------------------------------------------------------------------
                         slack                                 37.432    

Slack (MET) :             37.554ns  (required time - arrival time)
  Source:                 inst_generated/inst_U71/port22_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.959ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        13.498ns  (logic 1.576ns (11.675%)  route 11.922ns (88.325%))
  Logic Levels:           7  (LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -2.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.734ns = ( 156.693 - 154.959 ) 
    Source Clock Delay      (SCD):    4.357ns = ( 104.357 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.633   104.357    inst_generated/inst_U71/n_0_313_BUFG
    SLICE_X9Y100         FDCE                                         r  inst_generated/inst_U71/port22_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.456   104.813 r  inst_generated/inst_U71/port22_reg/Q
                         net (fo=4, routed)           2.335   107.147    inst_generated/inst_U71/MemoryInstrImm8_U71
    SLICE_X60Y95         LUT3 (Prop_lut3_I0_O)        0.152   107.299 r  inst_generated/inst_U71/inst_mem_i_33/O
                         net (fo=3, routed)           0.823   108.122    inst_generated/inst_U71/port22_reg_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I4_O)        0.348   108.470 r  inst_generated/inst_U71/inst_mem_i_2__0/O
                         net (fo=15, routed)          1.112   109.581    inst_generated/inst_U63/inst_mem_i_30_0
    SLICE_X60Y99         LUT5 (Prop_lut5_I0_O)        0.124   109.705 r  inst_generated/inst_U63/inst_mem_i_39/O
                         net (fo=7, routed)           1.067   110.773    inst_generated/inst_U63/port16_reg_1
    SLICE_X62Y96         LUT6 (Prop_lut6_I0_O)        0.124   110.897 f  inst_generated/inst_U63/inst_mem_i_37/O
                         net (fo=1, routed)           0.162   111.059    inst_generated/inst_U63/inst_mem_i_37_n_1
    SLICE_X62Y96         LUT6 (Prop_lut6_I1_O)        0.124   111.183 f  inst_generated/inst_U63/inst_mem_i_26/O
                         net (fo=1, routed)           0.642   111.824    inst_generated/inst_U54/port16_reg
    SLICE_X59Y97         LUT5 (Prop_lut5_I2_O)        0.124   111.948 r  inst_generated/inst_U54/inst_mem_i_11__0/O
                         net (fo=1, routed)           0.291   112.240    inst_generated/inst_U63/port16_reg_4
    SLICE_X59Y97         LUT5 (Prop_lut5_I2_O)        0.124   112.364 r  inst_generated/inst_U63/inst_mem_i_2/O
                         net (fo=12, routed)          5.491   117.855    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y8          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.731   156.693    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.101   156.592    
                         clock uncertainty           -0.446   156.146    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737   155.409    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        155.409    
                         arrival time                        -117.855    
  -------------------------------------------------------------------
                         slack                                 37.554    

Slack (MET) :             38.247ns  (required time - arrival time)
  Source:                 inst_generated/inst_U71/port15_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.959ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        12.735ns  (logic 1.206ns (9.470%)  route 11.529ns (90.530%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 156.525 - 154.959 ) 
    Source Clock Delay      (SCD):    4.349ns = ( 104.349 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.625   104.349    inst_generated/inst_U71/n_0_313_BUFG
    SLICE_X9Y134         FDCE                                         r  inst_generated/inst_U71/port15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y134         FDCE (Prop_fdce_C_Q)         0.456   104.805 f  inst_generated/inst_U71/port15_reg/Q
                         net (fo=5, routed)           3.334   108.139    inst_generated/inst_U71/MemoryInstrImm15_U71
    SLICE_X59Y94         LUT6 (Prop_lut6_I1_O)        0.124   108.263 r  inst_generated/inst_U71/inst_mem_i_35__0/O
                         net (fo=1, routed)           0.570   108.833    inst_generated/inst_U71/inst_mem_i_35__0_n_1
    SLICE_X60Y94         LUT5 (Prop_lut5_I0_O)        0.124   108.957 r  inst_generated/inst_U71/inst_mem_i_4/O
                         net (fo=14, routed)          0.792   109.749    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[16]
    SLICE_X61Y96         LUT2 (Prop_lut2_I0_O)        0.150   109.899 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena__0/O
                         net (fo=17, routed)          5.893   115.792    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ENA
    SLICE_X8Y47          LUT3 (Prop_lut3_I2_O)        0.352   116.144 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_65/O
                         net (fo=1, routed)           0.939   117.084    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_35
    RAMB36_X0Y11         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.563   156.525    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.101   156.423    
                         clock uncertainty           -0.446   155.978    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647   155.331    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        155.331    
                         arrival time                        -117.084    
  -------------------------------------------------------------------
                         slack                                 38.247    

Slack (MET) :             38.458ns  (required time - arrival time)
  Source:                 inst_generated/inst_U71/port15_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.959ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        12.683ns  (logic 1.206ns (9.509%)  route 11.477ns (90.491%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 156.683 - 154.959 ) 
    Source Clock Delay      (SCD):    4.349ns = ( 104.349 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.625   104.349    inst_generated/inst_U71/n_0_313_BUFG
    SLICE_X9Y134         FDCE                                         r  inst_generated/inst_U71/port15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y134         FDCE (Prop_fdce_C_Q)         0.456   104.805 f  inst_generated/inst_U71/port15_reg/Q
                         net (fo=5, routed)           3.334   108.139    inst_generated/inst_U71/MemoryInstrImm15_U71
    SLICE_X59Y94         LUT6 (Prop_lut6_I1_O)        0.124   108.263 r  inst_generated/inst_U71/inst_mem_i_35__0/O
                         net (fo=1, routed)           0.570   108.833    inst_generated/inst_U71/inst_mem_i_35__0_n_1
    SLICE_X60Y94         LUT5 (Prop_lut5_I0_O)        0.124   108.957 r  inst_generated/inst_U71/inst_mem_i_4/O
                         net (fo=14, routed)          0.792   109.749    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[16]
    SLICE_X61Y96         LUT2 (Prop_lut2_I0_O)        0.150   109.899 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena__0/O
                         net (fo=17, routed)          5.655   115.554    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ENA
    SLICE_X8Y27          LUT3 (Prop_lut3_I2_O)        0.352   115.906 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_53/O
                         net (fo=1, routed)           1.126   117.031    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_29
    RAMB36_X0Y3          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.721   156.683    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.101   156.582    
                         clock uncertainty           -0.446   156.136    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647   155.489    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        155.489    
                         arrival time                        -117.031    
  -------------------------------------------------------------------
                         slack                                 38.458    

Slack (MET) :             38.459ns  (required time - arrival time)
  Source:                 inst_generated/inst_U71/port15_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.959ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        12.897ns  (logic 1.178ns (9.134%)  route 11.719ns (90.866%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 156.694 - 154.959 ) 
    Source Clock Delay      (SCD):    4.349ns = ( 104.349 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.625   104.349    inst_generated/inst_U71/n_0_313_BUFG
    SLICE_X9Y134         FDCE                                         r  inst_generated/inst_U71/port15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y134         FDCE (Prop_fdce_C_Q)         0.456   104.805 r  inst_generated/inst_U71/port15_reg/Q
                         net (fo=5, routed)           3.334   108.139    inst_generated/inst_U71/MemoryInstrImm15_U71
    SLICE_X59Y94         LUT6 (Prop_lut6_I1_O)        0.124   108.263 f  inst_generated/inst_U71/inst_mem_i_35__0/O
                         net (fo=1, routed)           0.570   108.833    inst_generated/inst_U71/inst_mem_i_35__0_n_1
    SLICE_X60Y94         LUT5 (Prop_lut5_I0_O)        0.124   108.957 f  inst_generated/inst_U71/inst_mem_i_4/O
                         net (fo=14, routed)          1.143   110.100    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[16]
    SLICE_X62Y91         LUT2 (Prop_lut2_I0_O)        0.146   110.246 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=17, routed)          6.329   116.575    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ENA
    SLICE_X8Y47          LUT3 (Prop_lut3_I2_O)        0.328   116.903 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_42/O
                         net (fo=1, routed)           0.343   117.246    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_23
    RAMB36_X0Y9          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.732   156.694    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.101   156.593    
                         clock uncertainty           -0.446   156.147    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   155.704    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        155.704    
                         arrival time                        -117.246    
  -------------------------------------------------------------------
                         slack                                 38.459    

Slack (MET) :             38.746ns  (required time - arrival time)
  Source:                 inst_generated/inst_U71/port15_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.959ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        12.475ns  (logic 0.828ns (6.637%)  route 11.647ns (93.363%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -2.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 156.683 - 154.959 ) 
    Source Clock Delay      (SCD):    4.349ns = ( 104.349 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.625   104.349    inst_generated/inst_U71/n_0_313_BUFG
    SLICE_X9Y134         FDCE                                         r  inst_generated/inst_U71/port15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y134         FDCE (Prop_fdce_C_Q)         0.456   104.805 f  inst_generated/inst_U71/port15_reg/Q
                         net (fo=5, routed)           3.334   108.139    inst_generated/inst_U71/MemoryInstrImm15_U71
    SLICE_X59Y94         LUT6 (Prop_lut6_I1_O)        0.124   108.263 r  inst_generated/inst_U71/inst_mem_i_35__0/O
                         net (fo=1, routed)           0.570   108.833    inst_generated/inst_U71/inst_mem_i_35__0_n_1
    SLICE_X60Y94         LUT5 (Prop_lut5_I0_O)        0.124   108.957 r  inst_generated/inst_U71/inst_mem_i_4/O
                         net (fo=14, routed)          0.658   109.615    inst_generated/inst_U71/addra[8]
    SLICE_X60Y95         LUT5 (Prop_lut5_I3_O)        0.124   109.739 r  inst_generated/inst_U71/inst_mem_i_12/O
                         net (fo=64, routed)          7.085   116.824    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X0Y3          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.721   156.683    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.101   156.582    
                         clock uncertainty           -0.446   156.136    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566   155.570    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        155.570    
                         arrival time                        -116.824    
  -------------------------------------------------------------------
                         slack                                 38.746    

Slack (MET) :             38.756ns  (required time - arrival time)
  Source:                 inst_generated/inst_U71/port15_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.959ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        12.506ns  (logic 0.828ns (6.621%)  route 11.678ns (93.379%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -2.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.764ns = ( 156.723 - 154.959 ) 
    Source Clock Delay      (SCD):    4.349ns = ( 104.349 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.625   104.349    inst_generated/inst_U71/n_0_313_BUFG
    SLICE_X9Y134         FDCE                                         r  inst_generated/inst_U71/port15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y134         FDCE (Prop_fdce_C_Q)         0.456   104.805 f  inst_generated/inst_U71/port15_reg/Q
                         net (fo=5, routed)           3.334   108.139    inst_generated/inst_U71/MemoryInstrImm15_U71
    SLICE_X59Y94         LUT6 (Prop_lut6_I1_O)        0.124   108.263 r  inst_generated/inst_U71/inst_mem_i_35__0/O
                         net (fo=1, routed)           0.570   108.833    inst_generated/inst_U71/inst_mem_i_35__0_n_1
    SLICE_X60Y94         LUT5 (Prop_lut5_I0_O)        0.124   108.957 r  inst_generated/inst_U71/inst_mem_i_4/O
                         net (fo=14, routed)          0.658   109.615    inst_generated/inst_U71/addra[8]
    SLICE_X60Y95         LUT5 (Prop_lut5_I3_O)        0.124   109.739 r  inst_generated/inst_U71/inst_mem_i_12/O
                         net (fo=64, routed)          7.115   116.854    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y2          RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.761   156.723    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.101   156.622    
                         clock uncertainty           -0.446   156.176    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566   155.610    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        155.610    
                         arrival time                        -116.854    
  -------------------------------------------------------------------
                         slack                                 38.756    

Slack (MET) :             38.759ns  (required time - arrival time)
  Source:                 inst_generated/inst_U71/port15_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.959ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        12.503ns  (logic 0.828ns (6.622%)  route 11.675ns (93.378%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -2.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.764ns = ( 156.723 - 154.959 ) 
    Source Clock Delay      (SCD):    4.349ns = ( 104.349 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.625   104.349    inst_generated/inst_U71/n_0_313_BUFG
    SLICE_X9Y134         FDCE                                         r  inst_generated/inst_U71/port15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y134         FDCE (Prop_fdce_C_Q)         0.456   104.805 f  inst_generated/inst_U71/port15_reg/Q
                         net (fo=5, routed)           3.334   108.139    inst_generated/inst_U71/MemoryInstrImm15_U71
    SLICE_X59Y94         LUT6 (Prop_lut6_I1_O)        0.124   108.263 r  inst_generated/inst_U71/inst_mem_i_35__0/O
                         net (fo=1, routed)           0.570   108.833    inst_generated/inst_U71/inst_mem_i_35__0_n_1
    SLICE_X60Y94         LUT5 (Prop_lut5_I0_O)        0.124   108.957 r  inst_generated/inst_U71/inst_mem_i_4/O
                         net (fo=14, routed)          1.018   109.975    inst_generated/inst_U71/addra[8]
    SLICE_X58Y95         LUT5 (Prop_lut5_I3_O)        0.124   110.099 r  inst_generated/inst_U71/inst_mem_i_7/O
                         net (fo=64, routed)          6.753   116.852    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X2Y2          RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.761   156.723    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.101   156.622    
                         clock uncertainty           -0.446   156.176    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   155.610    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        155.610    
                         arrival time                        -116.852    
  -------------------------------------------------------------------
                         slack                                 38.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.534ns  (arrival time - required time)
  Source:                 inst_generated/inst_U68/port19_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.041ns  (clkRamN_clk_wiz_5Mhz rise@54.959ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        1.394ns  (logic 0.276ns (19.795%)  route 1.118ns (80.205%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns = ( 55.814 - 54.959 ) 
    Source Clock Delay      (SCD):    1.525ns = ( 101.525 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.564   101.525    inst_generated/inst_U68/n_0_313_BUFG
    SLICE_X61Y96         FDCE                                         r  inst_generated/inst_U68/port19_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDCE (Prop_fdce_C_Q)         0.141   101.666 f  inst_generated/inst_U68/port19_reg/Q
                         net (fo=2, routed)           0.121   101.788    inst_generated/inst_U68/MemoryMar11_U68
    SLICE_X60Y95         LUT5 (Prop_lut5_I2_O)        0.045   101.833 r  inst_generated/inst_U68/inst_mem_i_34__0/O
                         net (fo=4, routed)           0.115   101.948    inst_generated/inst_U71/r_fifoTxData_reg[7]
    SLICE_X59Y94         LUT6 (Prop_lut6_I5_O)        0.045   101.993 r  inst_generated/inst_U71/inst_mem_i_2__0/O
                         net (fo=15, routed)          0.415   102.408    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena
    SLICE_X62Y89         LUT2 (Prop_lut2_I1_O)        0.045   102.453 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=17, routed)          0.467   102.920    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA
    SLICE_X72Y79         FDCE                                         r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz rise edge)
                                                     54.959    54.959 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    54.959 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    55.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    54.232 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    54.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    54.961 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.854    55.814    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLICE_X72Y79         FDCE                                         r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/C
                         clock pessimism              0.056    55.870    
                         clock uncertainty            0.446    56.316    
    SLICE_X72Y79         FDCE (Hold_fdce_C_D)         0.070    56.386    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop
  -------------------------------------------------------------------
                         required time                        -56.386    
                         arrival time                         102.920    
  -------------------------------------------------------------------
                         slack                                 46.534    

Slack (MET) :             46.571ns  (arrival time - required time)
  Source:                 inst_generated/inst_U68/port19_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.041ns  (clkRamN_clk_wiz_5Mhz rise@54.959ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        1.324ns  (logic 0.273ns (20.612%)  route 1.051ns (79.388%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 55.780 - 54.959 ) 
    Source Clock Delay      (SCD):    1.525ns = ( 101.525 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.564   101.525    inst_generated/inst_U68/n_0_313_BUFG
    SLICE_X61Y96         FDCE                                         r  inst_generated/inst_U68/port19_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDCE (Prop_fdce_C_Q)         0.141   101.666 f  inst_generated/inst_U68/port19_reg/Q
                         net (fo=2, routed)           0.121   101.788    inst_generated/inst_U68/MemoryMar11_U68
    SLICE_X60Y95         LUT5 (Prop_lut5_I2_O)        0.045   101.833 r  inst_generated/inst_U68/inst_mem_i_34__0/O
                         net (fo=4, routed)           0.115   101.948    inst_generated/inst_U71/r_fifoTxData_reg[7]
    SLICE_X59Y94         LUT6 (Prop_lut6_I5_O)        0.045   101.993 r  inst_generated/inst_U71/inst_mem_i_2__0/O
                         net (fo=15, routed)          0.283   102.276    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena
    SLICE_X61Y96         LUT2 (Prop_lut2_I1_O)        0.042   102.318 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena__0/O
                         net (fo=17, routed)          0.532   102.850    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ENA
    SLICE_X54Y78         FDCE                                         r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz rise edge)
                                                     54.959    54.959 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    54.959 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    55.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    54.232 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    54.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    54.961 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.820    55.780    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    SLICE_X54Y78         FDCE                                         r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/C
                         clock pessimism              0.056    55.836    
                         clock uncertainty            0.446    56.282    
    SLICE_X54Y78         FDCE (Hold_fdce_C_D)        -0.003    56.279    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop
  -------------------------------------------------------------------
                         required time                        -56.279    
                         arrival time                         102.850    
  -------------------------------------------------------------------
                         slack                                 46.571    

Slack (MET) :             46.882ns  (arrival time - required time)
  Source:                 inst_generated/inst_U68/port19_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_18_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.041ns  (clkRamN_clk_wiz_5Mhz rise@54.959ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        1.735ns  (logic 0.276ns (15.910%)  route 1.459ns (84.091%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns = ( 55.818 - 54.959 ) 
    Source Clock Delay      (SCD):    1.525ns = ( 101.525 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.564   101.525    inst_generated/inst_U68/n_0_313_BUFG
    SLICE_X61Y96         FDCE                                         r  inst_generated/inst_U68/port19_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDCE (Prop_fdce_C_Q)         0.141   101.666 f  inst_generated/inst_U68/port19_reg/Q
                         net (fo=2, routed)           0.121   101.788    inst_generated/inst_U68/MemoryMar11_U68
    SLICE_X60Y95         LUT5 (Prop_lut5_I2_O)        0.045   101.833 r  inst_generated/inst_U68/inst_mem_i_34__0/O
                         net (fo=4, routed)           0.115   101.948    inst_generated/inst_U71/r_fifoTxData_reg[7]
    SLICE_X59Y94         LUT6 (Prop_lut6_I5_O)        0.045   101.993 r  inst_generated/inst_U71/inst_mem_i_2__0/O
                         net (fo=15, routed)          0.430   102.423    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena
    SLICE_X62Y91         LUT2 (Prop_lut2_I1_O)        0.045   102.468 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena__0/O
                         net (fo=17, routed)          0.793   103.260    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ENA
    SLICE_X74Y80         FDCE                                         r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_18_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz rise edge)
                                                     54.959    54.959 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    54.959 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    55.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    54.232 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    54.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    54.961 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.858    55.818    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    SLICE_X74Y80         FDCE                                         r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_18_cooolDelFlop/C
                         clock pessimism              0.056    55.874    
                         clock uncertainty            0.446    56.320    
    SLICE_X74Y80         FDCE (Hold_fdce_C_D)         0.059    56.379    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_18_cooolDelFlop
  -------------------------------------------------------------------
                         required time                        -56.379    
                         arrival time                         103.260    
  -------------------------------------------------------------------
                         slack                                 46.882    

Slack (MET) :             46.950ns  (arrival time - required time)
  Source:                 inst_generated/inst_U68/port19_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_35_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.041ns  (clkRamN_clk_wiz_5Mhz rise@54.959ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        1.699ns  (logic 0.277ns (16.308%)  route 1.422ns (83.692%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 55.779 - 54.959 ) 
    Source Clock Delay      (SCD):    1.525ns = ( 101.525 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.564   101.525    inst_generated/inst_U68/n_0_313_BUFG
    SLICE_X61Y96         FDCE                                         r  inst_generated/inst_U68/port19_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDCE (Prop_fdce_C_Q)         0.141   101.666 f  inst_generated/inst_U68/port19_reg/Q
                         net (fo=2, routed)           0.121   101.788    inst_generated/inst_U68/MemoryMar11_U68
    SLICE_X60Y95         LUT5 (Prop_lut5_I2_O)        0.045   101.833 r  inst_generated/inst_U68/inst_mem_i_34__0/O
                         net (fo=4, routed)           0.115   101.948    inst_generated/inst_U71/r_fifoTxData_reg[7]
    SLICE_X59Y94         LUT6 (Prop_lut6_I5_O)        0.045   101.993 r  inst_generated/inst_U71/inst_mem_i_2__0/O
                         net (fo=15, routed)          0.430   102.423    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena
    SLICE_X62Y91         LUT2 (Prop_lut2_I1_O)        0.046   102.469 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=17, routed)          0.755   103.224    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA
    SLICE_X58Y75         FDCE                                         r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_35_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz rise edge)
                                                     54.959    54.959 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    54.959 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    55.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    54.232 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    54.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    54.961 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.819    55.779    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLICE_X58Y75         FDCE                                         r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_35_cooolDelFlop/C
                         clock pessimism              0.056    55.835    
                         clock uncertainty            0.446    56.281    
    SLICE_X58Y75         FDCE (Hold_fdce_C_D)        -0.007    56.274    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_35_cooolDelFlop
  -------------------------------------------------------------------
                         required time                        -56.274    
                         arrival time                         103.224    
  -------------------------------------------------------------------
                         slack                                 46.950    

Slack (MET) :             145.667ns  (arrival time - required time)
  Source:                 inst_generated/inst_U68/port16_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -145.041ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clk5_clk_wiz_5Mhz fall@300.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.031%)  route 0.478ns (71.970%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns = ( 155.838 - 154.959 ) 
    Source Clock Delay      (SCD):    1.525ns = ( 301.525 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   300.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296   299.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648   299.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   300.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   300.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   300.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   300.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   300.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.564   301.525    inst_generated/inst_U68/n_0_313_BUFG
    SLICE_X59Y95         FDCE                                         r  inst_generated/inst_U68/port16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.141   301.666 r  inst_generated/inst_U68/port16_reg/Q
                         net (fo=2, routed)           0.065   301.732    inst_generated/inst_U71/MemoryMar14_U68
    SLICE_X58Y95         LUT5 (Prop_lut5_I0_O)        0.045   301.777 r  inst_generated/inst_U71/inst_mem_i_6/O
                         net (fo=64, routed)          0.412   302.189    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X1Y17         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.877   155.838    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.056   155.893    
                         clock uncertainty            0.446   156.339    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183   156.522    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                       -156.522    
                         arrival time                         302.189    
  -------------------------------------------------------------------
                         slack                                145.667    

Slack (MET) :             145.778ns  (arrival time - required time)
  Source:                 inst_generated/inst_U68/port16_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -145.041ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clk5_clk_wiz_5Mhz fall@300.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.170%)  route 0.584ns (75.831%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns = ( 155.833 - 154.959 ) 
    Source Clock Delay      (SCD):    1.525ns = ( 301.525 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   300.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296   299.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648   299.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   300.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   300.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   300.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   300.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   300.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.564   301.525    inst_generated/inst_U68/n_0_313_BUFG
    SLICE_X59Y95         FDCE                                         r  inst_generated/inst_U68/port16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.141   301.666 r  inst_generated/inst_U68/port16_reg/Q
                         net (fo=2, routed)           0.065   301.732    inst_generated/inst_U71/MemoryMar14_U68
    SLICE_X58Y95         LUT5 (Prop_lut5_I0_O)        0.045   301.777 r  inst_generated/inst_U71/inst_mem_i_6/O
                         net (fo=64, routed)          0.518   302.295    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X1Y16         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.872   155.833    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.056   155.888    
                         clock uncertainty            0.446   156.334    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183   156.517    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                       -156.517    
                         arrival time                         302.295    
  -------------------------------------------------------------------
                         slack                                145.778    

Slack (MET) :             145.798ns  (arrival time - required time)
  Source:                 inst_generated/inst_U68/port16_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -145.041ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clk5_clk_wiz_5Mhz fall@300.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.528%)  route 0.640ns (77.473%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 155.869 - 154.959 ) 
    Source Clock Delay      (SCD):    1.525ns = ( 301.525 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   300.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296   299.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648   299.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   300.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   300.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   300.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   300.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   300.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.564   301.525    inst_generated/inst_U68/n_0_313_BUFG
    SLICE_X59Y95         FDCE                                         r  inst_generated/inst_U68/port16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.141   301.666 r  inst_generated/inst_U68/port16_reg/Q
                         net (fo=2, routed)           0.065   301.732    inst_generated/inst_U71/MemoryMar14_U68
    SLICE_X58Y95         LUT5 (Prop_lut5_I0_O)        0.045   301.777 r  inst_generated/inst_U71/inst_mem_i_6/O
                         net (fo=64, routed)          0.574   302.351    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X2Y19         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.908   155.869    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.056   155.924    
                         clock uncertainty            0.446   156.370    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183   156.553    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                       -156.553    
                         arrival time                         302.351    
  -------------------------------------------------------------------
                         slack                                145.798    

Slack (MET) :             145.801ns  (arrival time - required time)
  Source:                 inst_generated/inst_U68/port18_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -145.041ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clk5_clk_wiz_5Mhz fall@300.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.315%)  route 0.612ns (76.686%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns = ( 155.838 - 154.959 ) 
    Source Clock Delay      (SCD):    1.525ns = ( 301.525 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   300.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296   299.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648   299.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   300.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   300.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   300.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   300.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   300.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.564   301.525    inst_generated/inst_U68/n_0_313_BUFG
    SLICE_X59Y95         FDCE                                         r  inst_generated/inst_U68/port18_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.141   301.666 r  inst_generated/inst_U68/port18_reg/Q
                         net (fo=3, routed)           0.200   301.867    inst_generated/inst_U71/MemoryMar12_U68
    SLICE_X59Y95         LUT5 (Prop_lut5_I0_O)        0.045   301.912 r  inst_generated/inst_U71/inst_mem_i_8/O
                         net (fo=64, routed)          0.412   302.323    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X1Y17         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.877   155.838    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.056   155.893    
                         clock uncertainty            0.446   156.339    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183   156.522    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                       -156.522    
                         arrival time                         302.323    
  -------------------------------------------------------------------
                         slack                                145.801    

Slack (MET) :             145.801ns  (arrival time - required time)
  Source:                 inst_generated/inst_U68/port17_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -145.041ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clk5_clk_wiz_5Mhz fall@300.000ns)
  Data Path Delay:        0.829ns  (logic 0.186ns (22.437%)  route 0.643ns (77.563%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 155.869 - 154.959 ) 
    Source Clock Delay      (SCD):    1.525ns = ( 301.525 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   300.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296   299.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648   299.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   300.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   300.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   300.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   300.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   300.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.564   301.525    inst_generated/inst_U68/n_0_313_BUFG
    SLICE_X59Y95         FDCE                                         r  inst_generated/inst_U68/port17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.141   301.666 r  inst_generated/inst_U68/port17_reg/Q
                         net (fo=2, routed)           0.133   301.800    inst_generated/inst_U71/MemoryMar13_U68
    SLICE_X58Y95         LUT5 (Prop_lut5_I0_O)        0.045   301.845 r  inst_generated/inst_U71/inst_mem_i_7/O
                         net (fo=64, routed)          0.510   302.354    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X2Y19         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.908   155.869    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.056   155.924    
                         clock uncertainty            0.446   156.370    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183   156.553    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                       -156.553    
                         arrival time                         302.354    
  -------------------------------------------------------------------
                         slack                                145.801    

Slack (MET) :             145.804ns  (arrival time - required time)
  Source:                 inst_generated/inst_U63/port16_reg/C
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             clkRamN_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -145.041ns  (clkRamN_clk_wiz_5Mhz fall@154.959ns - clk5_clk_wiz_5Mhz fall@300.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.252%)  route 0.614ns (76.748%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns = ( 155.838 - 154.959 ) 
    Source Clock Delay      (SCD):    1.526ns = ( 301.526 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   300.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296   299.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648   299.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   300.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   300.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   300.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   300.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   300.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.565   301.526    inst_generated/inst_U63/n_0_313_BUFG
    SLICE_X59Y98         FDCE                                         r  inst_generated/inst_U63/port16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDCE (Prop_fdce_C_Q)         0.141   301.667 r  inst_generated/inst_U63/port16_reg/Q
                         net (fo=3, routed)           0.158   301.826    inst_generated/inst_U70/inst_mem_3
    SLICE_X59Y99         LUT3 (Prop_lut3_I2_O)        0.045   301.871 r  inst_generated/inst_U70/inst_mem_i_14__0/O
                         net (fo=64, routed)          0.456   302.326    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X1Y17         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.877   155.838    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.056   155.893    
                         clock uncertainty            0.446   156.339    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183   156.522    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                       -156.522    
                         arrival time                         302.326    
  -------------------------------------------------------------------
                         slack                                145.804    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk5_clk_wiz_5Mhz
  To Clock:  clk5_clk_wiz_5Mhz

Setup :            0  Failing Endpoints,  Worst Slack      198.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             198.126ns  (required time - arrival time)
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk5_clk_wiz_5Mhz fall@300.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.322%)  route 0.486ns (53.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns = ( 303.970 - 300.000 ) 
    Source Clock Delay      (SCD):    4.344ns = ( 104.344 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.620   104.344    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X69Y100        FDPE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y100        FDPE (Prop_fdpe_C_Q)         0.419   104.763 f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.486   105.248    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X69Y99         FDPE                                         f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   301.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   297.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   299.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   300.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   301.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   301.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   302.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   302.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.510   303.970    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X69Y99         FDPE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.264   304.234    
                         clock uncertainty           -0.326   303.908    
    SLICE_X69Y99         FDPE (Recov_fdpe_C_PRE)     -0.534   303.374    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                        303.374    
                         arrival time                        -105.248    
  -------------------------------------------------------------------
                         slack                                198.126    

Slack (MET) :             198.158ns  (required time - arrival time)
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk5_clk_wiz_5Mhz fall@300.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.939ns  (logic 0.419ns (44.604%)  route 0.520ns (55.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.957ns = ( 303.957 - 300.000 ) 
    Source Clock Delay      (SCD):    4.343ns = ( 104.343 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.619   104.343    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X64Y105        FDPE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y105        FDPE (Prop_fdpe_C_Q)         0.419   104.762 f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.520   105.282    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X63Y105        FDPE                                         f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    300.000   300.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   300.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   301.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   297.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   299.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   300.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   301.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   301.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   302.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   302.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.498   303.957    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X63Y105        FDPE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism              0.342   304.300    
                         clock uncertainty           -0.326   303.974    
    SLICE_X63Y105        FDPE (Recov_fdpe_C_PRE)     -0.534   303.440    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                        303.440    
                         arrival time                        -105.282    
  -------------------------------------------------------------------
                         slack                                198.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.621%)  route 0.180ns (58.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns = ( 102.126 - 100.000 ) 
    Source Clock Delay      (SCD):    1.527ns = ( 101.527 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.565   101.527    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X69Y100        FDPE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y100        FDPE (Prop_fdpe_C_Q)         0.128   101.655 f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.180   101.834    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X69Y99         FDPE                                         f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.259    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.839   102.126    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X69Y99         FDPE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism             -0.326   101.800    
    SLICE_X69Y99         FDPE (Remov_fdpe_C_PRE)     -0.149   101.651    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                       -101.651    
                         arrival time                         101.834    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@100.000ns - clk5_clk_wiz_5Mhz fall@100.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.107%)  route 0.183ns (58.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns = ( 102.122 - 100.000 ) 
    Source Clock Delay      (SCD):    1.526ns = ( 101.526 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.564   101.526    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X64Y105        FDPE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y105        FDPE (Prop_fdpe_C_Q)         0.128   101.654 f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.183   101.837    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X63Y105        FDPE                                         f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.259    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.834   102.122    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X63Y105        FDPE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.560   101.563    
    SLICE_X63Y105        FDPE (Remov_fdpe_C_PRE)     -0.149   101.414    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                       -101.414    
                         arrival time                         101.837    
  -------------------------------------------------------------------
                         slack                                  0.423    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk5_clk_wiz_5Mhz

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/PRE
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.554ns  (logic 1.659ns (15.719%)  route 8.895ns (84.281%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.958ns = ( 103.958 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          6.331     7.838    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.152     7.990 f  inst_generated/inst_7seg/r_data[7]_i_3__1/O
                         net (fo=177, routed)         2.565    10.554    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rst
    SLICE_X64Y105        FDPE                                         f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.499   103.958    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X64Y105        FDPE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/PRE
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.554ns  (logic 1.659ns (15.719%)  route 8.895ns (84.281%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.958ns = ( 103.958 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          6.331     7.838    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.152     7.990 f  inst_generated/inst_7seg/r_data[7]_i_3__1/O
                         net (fo=177, routed)         2.565    10.554    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rst
    SLICE_X64Y105        FDPE                                         f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.499   103.958    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X64Y105        FDPE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg/PRE
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.456ns  (logic 1.659ns (17.544%)  route 7.797ns (82.456%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.959ns = ( 103.959 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          6.331     7.838    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.152     7.990 f  inst_generated/inst_7seg/r_data[7]_i_3__1/O
                         net (fo=177, routed)         1.466     9.456    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rst
    SLICE_X69Y100        FDPE                                         f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.500   103.959    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X69Y100        FDPE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/PRE
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.456ns  (logic 1.659ns (17.544%)  route 7.797ns (82.456%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.959ns = ( 103.959 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          6.331     7.838    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.152     7.990 f  inst_generated/inst_7seg/r_data[7]_i_3__1/O
                         net (fo=177, routed)         1.466     9.456    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rst
    SLICE_X69Y100        FDPE                                         f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.500   103.959    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X69Y100        FDPE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg/PRE
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.761ns  (logic 0.320ns (8.498%)  route 3.441ns (91.502%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns = ( 102.124 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          2.834     3.108    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.045     3.153 f  inst_generated/inst_7seg/r_data[7]_i_3__1/O
                         net (fo=177, routed)         0.607     3.761    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rst
    SLICE_X69Y100        FDPE                                         f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.259    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.837   102.124    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X69Y100        FDPE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/PRE
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.761ns  (logic 0.320ns (8.498%)  route 3.441ns (91.502%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns = ( 102.124 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          2.834     3.108    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.045     3.153 f  inst_generated/inst_7seg/r_data[7]_i_3__1/O
                         net (fo=177, routed)         0.607     3.761    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rst
    SLICE_X69Y100        FDPE                                         f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.259    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.837   102.124    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X69Y100        FDPE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/PRE
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.230ns  (logic 0.320ns (7.555%)  route 3.910ns (92.445%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns = ( 102.123 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          2.834     3.108    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.045     3.153 f  inst_generated/inst_7seg/r_data[7]_i_3__1/O
                         net (fo=177, routed)         1.077     4.230    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rst
    SLICE_X64Y105        FDPE                                         f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.259    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.836   102.123    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X64Y105        FDPE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/PRE
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.230ns  (logic 0.320ns (7.555%)  route 3.910ns (92.445%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns = ( 102.123 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          2.834     3.108    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.045     3.153 f  inst_generated/inst_7seg/r_data[7]_i_3__1/O
                         net (fo=177, routed)         1.077     4.230    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rst
    SLICE_X64Y105        FDPE                                         f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.259    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.836   102.123    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X64Y105        FDPE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk5_clk_wiz_5Mhz
  To Clock:  clk5_clk_wiz_5Mhz

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.147ns  (logic 0.580ns (27.014%)  route 1.567ns (72.986%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.001ns = ( 104.001 - 100.000 ) 
    Source Clock Delay      (SCD):    4.340ns = ( 104.340 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.616   104.340    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X61Y103        FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y103        FDRE (Prop_fdre_C_Q)         0.456   104.796 f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/Q
                         net (fo=1, routed)           1.030   105.825    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[0]
    SLICE_X62Y103        LUT2 (Prop_lut2_I1_O)        0.124   105.949 f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1/O
                         net (fo=1, routed)           0.537   106.487    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB18_X1Y40         FIFO18E1                                     f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.541   104.001    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X1Y40         FIFO18E1                                     r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK

Slack:                    inf
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.076ns  (logic 0.580ns (27.944%)  route 1.496ns (72.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.005ns = ( 104.005 - 100.000 ) 
    Source Clock Delay      (SCD):    4.356ns = ( 104.356 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.632   104.356    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X69Y99         FDPE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDPE (Prop_fdpe_C_Q)         0.456   104.812 f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/Q
                         net (fo=3, routed)           0.821   105.633    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg
    SLICE_X69Y98         LUT2 (Prop_lut2_I0_O)        0.124   105.757 f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1/O
                         net (fo=1, routed)           0.674   106.432    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB18_X1Y38         FIFO18E1                                     f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.546   104.005    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB18_X1Y38         FIFO18E1                                     r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK

Slack:                    inf
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.097ns  (logic 0.580ns (52.854%)  route 0.517ns (47.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns = ( 103.970 - 100.000 ) 
    Source Clock Delay      (SCD):    4.356ns = ( 104.356 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.632   104.356    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X69Y99         FDPE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDPE (Prop_fdpe_C_Q)         0.456   104.812 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/Q
                         net (fo=3, routed)           0.517   105.329    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg
    SLICE_X69Y99         LUT2 (Prop_lut2_I0_O)        0.124   105.453 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_i_1/O
                         net (fo=1, routed)           0.000   105.453    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_i_1_n_0
    SLICE_X69Y99         FDPE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.510   103.970    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X69Y99         FDPE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C

Slack:                    inf
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.096ns  (logic 0.580ns (52.913%)  route 0.516ns (47.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.957ns = ( 103.957 - 100.000 ) 
    Source Clock Delay      (SCD):    4.342ns = ( 104.342 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.618   104.342    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X63Y105        FDPE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y105        FDPE (Prop_fdpe_C_Q)         0.456   104.798 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.516   105.314    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg
    SLICE_X63Y105        LUT2 (Prop_lut2_I0_O)        0.124   105.438 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_i_1/O
                         net (fo=1, routed)           0.000   105.438    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_i_1_n_0
    SLICE_X63Y105        FDPE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.498   103.957    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X63Y105        FDPE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C

Slack:                    inf
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.925ns  (logic 0.419ns (45.320%)  route 0.506ns (54.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns = ( 103.970 - 100.000 ) 
    Source Clock Delay      (SCD):    4.356ns = ( 104.356 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.632   104.356    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X69Y98         FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y98         FDRE (Prop_fdre_C_Q)         0.419   104.775 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[2]/Q
                         net (fo=1, routed)           0.506   105.281    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst[2]
    SLICE_X69Y98         FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.510   103.970    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X69Y98         FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[1]/C

Slack:                    inf
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.894ns  (logic 0.419ns (46.873%)  route 0.475ns (53.127%))
  Logic Levels:           0  
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.955ns = ( 103.955 - 100.000 ) 
    Source Clock Delay      (SCD):    4.340ns = ( 104.340 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.616   104.340    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X61Y103        FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y103        FDRE (Prop_fdre_C_Q)         0.419   104.759 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/Q
                         net (fo=1, routed)           0.475   105.234    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[2]
    SLICE_X61Y103        FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.496   103.955    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X61Y103        FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/C

Slack:                    inf
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.873ns  (logic 0.419ns (48.016%)  route 0.454ns (51.984%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns = ( 103.970 - 100.000 ) 
    Source Clock Delay      (SCD):    4.356ns = ( 104.356 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.632   104.356    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X69Y98         FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y98         FDRE (Prop_fdre_C_Q)         0.419   104.775 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[1]/Q
                         net (fo=1, routed)           0.454   105.229    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst[1]
    SLICE_X69Y98         FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.510   103.970    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X69Y98         FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/C

Slack:                    inf
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.819ns  (logic 0.456ns (55.700%)  route 0.363ns (44.301%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns = ( 103.970 - 100.000 ) 
    Source Clock Delay      (SCD):    4.356ns = ( 104.356 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.632   104.356    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X69Y99         FDPE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDPE (Prop_fdpe_C_Q)         0.456   104.812 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/Q
                         net (fo=3, routed)           0.363   105.175    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg
    SLICE_X66Y99         SRL16E                                       r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.510   103.970    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X66Y99         SRL16E                                       r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/CLK

Slack:                    inf
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.715ns  (logic 0.419ns (58.637%)  route 0.296ns (41.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns = ( 103.970 - 100.000 ) 
    Source Clock Delay      (SCD):    4.356ns = ( 104.356 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.632   104.356    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X69Y98         FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y98         FDRE (Prop_fdre_C_Q)         0.419   104.775 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[4]/Q
                         net (fo=1, routed)           0.296   105.071    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst[4]
    SLICE_X69Y98         FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.510   103.970    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X69Y98         FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[3]/C

Slack:                    inf
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.715ns  (logic 0.419ns (58.637%)  route 0.296ns (41.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.955ns = ( 103.955 - 100.000 ) 
    Source Clock Delay      (SCD):    4.340ns = ( 104.340 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.616   104.340    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X61Y103        FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y103        FDRE (Prop_fdre_C_Q)         0.419   104.759 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/Q
                         net (fo=1, routed)           0.296   105.054    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[4]
    SLICE_X61Y103        FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.496   103.955    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X61Y103        FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.174%)  route 0.054ns (29.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns = ( 102.120 - 100.000 ) 
    Source Clock Delay      (SCD):    1.524ns = ( 101.524 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.562   101.524    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X61Y103        FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y103        FDRE (Prop_fdre_C_Q)         0.128   101.652 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/Q
                         net (fo=1, routed)           0.054   101.706    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[1]
    SLICE_X61Y103        FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.259    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.832   102.120    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X61Y103        FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/C

Slack:                    inf
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns = ( 102.120 - 100.000 ) 
    Source Clock Delay      (SCD):    1.524ns = ( 101.524 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.562   101.524    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X61Y103        FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y103        FDRE (Prop_fdre_C_Q)         0.141   101.665 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/Q
                         net (fo=1, routed)           0.056   101.720    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[3]
    SLICE_X61Y103        FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.259    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.832   102.120    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X61Y103        FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/C

Slack:                    inf
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns = ( 102.120 - 100.000 ) 
    Source Clock Delay      (SCD):    1.524ns = ( 101.524 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.562   101.524    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X61Y103        FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y103        FDRE (Prop_fdre_C_Q)         0.141   101.665 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[5]/Q
                         net (fo=1, routed)           0.056   101.720    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[5]
    SLICE_X61Y103        FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.259    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.832   102.120    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X61Y103        FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/C

Slack:                    inf
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns = ( 102.126 - 100.000 ) 
    Source Clock Delay      (SCD):    1.528ns = ( 101.528 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.567   101.528    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X69Y98         FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y98         FDRE (Prop_fdre_C_Q)         0.141   101.669 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[3]/Q
                         net (fo=1, routed)           0.056   101.725    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst[3]
    SLICE_X69Y98         FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.259    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.839   102.126    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X69Y98         FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[2]/C

Slack:                    inf
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns = ( 102.126 - 100.000 ) 
    Source Clock Delay      (SCD):    1.528ns = ( 101.528 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.567   101.528    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X69Y98         FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y98         FDRE (Prop_fdre_C_Q)         0.141   101.669 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[5]/Q
                         net (fo=1, routed)           0.056   101.725    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst[5]
    SLICE_X69Y98         FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.259    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.839   102.126    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X69Y98         FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[4]/C

Slack:                    inf
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.050%)  route 0.079ns (35.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns = ( 102.122 - 100.000 ) 
    Source Clock Delay      (SCD):    1.526ns = ( 101.526 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.564   101.526    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X63Y105        FDPE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y105        FDPE (Prop_fdpe_C_Q)         0.141   101.667 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.079   101.746    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg
    SLICE_X62Y105        SRL16E                                       r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.259    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.834   102.122    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X62Y105        SRL16E                                       r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK

Slack:                    inf
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.236ns  (logic 0.128ns (54.339%)  route 0.108ns (45.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns = ( 102.120 - 100.000 ) 
    Source Clock Delay      (SCD):    1.524ns = ( 101.524 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.562   101.524    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X61Y103        FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y103        FDRE (Prop_fdre_C_Q)         0.128   101.652 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/Q
                         net (fo=1, routed)           0.108   101.759    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[4]
    SLICE_X61Y103        FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.259    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.832   102.120    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X61Y103        FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/C

Slack:                    inf
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.236ns  (logic 0.128ns (54.339%)  route 0.108ns (45.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns = ( 102.126 - 100.000 ) 
    Source Clock Delay      (SCD):    1.528ns = ( 101.528 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.567   101.528    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X69Y98         FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y98         FDRE (Prop_fdre_C_Q)         0.128   101.656 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[4]/Q
                         net (fo=1, routed)           0.108   101.764    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst[4]
    SLICE_X69Y98         FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.259    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.839   102.126    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X69Y98         FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[3]/C

Slack:                    inf
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.225%)  route 0.149ns (53.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns = ( 102.120 - 100.000 ) 
    Source Clock Delay      (SCD):    1.524ns = ( 101.524 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.562   101.524    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X61Y103        FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y103        FDRE (Prop_fdre_C_Q)         0.128   101.652 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/Q
                         net (fo=1, routed)           0.149   101.800    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[2]
    SLICE_X61Y103        FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.259    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.832   102.120    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X61Y103        FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/C

Slack:                    inf
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.128ns (46.780%)  route 0.146ns (53.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns = ( 102.126 - 100.000 ) 
    Source Clock Delay      (SCD):    1.528ns = ( 101.528 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.567   101.528    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X69Y98         FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y98         FDRE (Prop_fdre_C_Q)         0.128   101.656 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[1]/Q
                         net (fo=1, routed)           0.146   101.802    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst[1]
    SLICE_X69Y98         FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.259    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.839   102.126    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X69Y98         FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  i_clk100
  To Clock:  clk5_clk_wiz_5Mhz

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_switches[2]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U97/port21_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.139ns  (logic 2.459ns (24.254%)  route 7.680ns (75.746%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=2 LUT6=3)
  Input Delay:            2.000ns
  Clock Path Skew:        3.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns = ( 103.967 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    M13                                               0.000     2.000 r  i_switches[2] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     3.485 r  i_switches_IBUF[2]_inst/O
                         net (fo=2, routed)           3.358     6.843    inst_generated/inst_U63/port15_reg_2[2]
    SLICE_X60Y97         LUT4 (Prop_lut4_I2_O)        0.150     6.993 r  inst_generated/inst_U63/inst_mem_i_15__0/O
                         net (fo=1, routed)           0.165     7.158    inst_generated/inst_U63/inst_mem_i_15__0_n_1
    SLICE_X60Y97         LUT6 (Prop_lut6_I0_O)        0.328     7.486 r  inst_generated/inst_U63/inst_mem_i_6__0/O
                         net (fo=25, routed)          1.895     9.381    inst_generated/inst_U41/dina[2]
    SLICE_X64Y99         LUT5 (Prop_lut5_I1_O)        0.124     9.505 f  inst_generated/inst_U41/port21_i_4__0/O
                         net (fo=2, routed)           0.766    10.271    inst_generated/inst_U84/port21_reg_5
    SLICE_X61Y97         LUT6 (Prop_lut6_I3_O)        0.124    10.395 f  inst_generated/inst_U84/port21_i_1__0/O
                         net (fo=2, routed)           0.538    10.933    inst_generated/inst_U84/port90_0
    SLICE_X60Y97         LUT5 (Prop_lut5_I2_O)        0.124    11.057 f  inst_generated/inst_U84/port21_i_2/O
                         net (fo=1, routed)           0.958    12.015    inst_generated/inst_U84/port21_i_2_n_1
    SLICE_X59Y99         LUT6 (Prop_lut6_I2_O)        0.124    12.139 r  inst_generated/inst_U84/port21_i_1/O
                         net (fo=1, routed)           0.000    12.139    inst_generated/inst_U97/port21_reg_0
    SLICE_X59Y99         FDCE                                         r  inst_generated/inst_U97/port21_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.507   103.967    inst_generated/inst_U97/n_0_313_BUFG
    SLICE_X59Y99         FDCE                                         r  inst_generated/inst_U97/port21_reg/C

Slack:                    inf
  Source:                 i_switches[2]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U9/port16_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.743ns  (logic 2.335ns (23.967%)  route 7.408ns (76.033%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=2)
  Input Delay:            2.000ns
  Clock Path Skew:        3.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns = ( 103.967 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    M13                                               0.000     2.000 r  i_switches[2] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     3.485 r  i_switches_IBUF[2]_inst/O
                         net (fo=2, routed)           3.358     6.843    inst_generated/inst_U63/port15_reg_2[2]
    SLICE_X60Y97         LUT4 (Prop_lut4_I2_O)        0.150     6.993 r  inst_generated/inst_U63/inst_mem_i_15__0/O
                         net (fo=1, routed)           0.165     7.158    inst_generated/inst_U63/inst_mem_i_15__0_n_1
    SLICE_X60Y97         LUT6 (Prop_lut6_I0_O)        0.328     7.486 r  inst_generated/inst_U63/inst_mem_i_6__0/O
                         net (fo=25, routed)          1.895     9.381    inst_generated/inst_U41/dina[2]
    SLICE_X64Y99         LUT5 (Prop_lut5_I1_O)        0.124     9.505 r  inst_generated/inst_U41/port21_i_4__0/O
                         net (fo=2, routed)           0.720    10.224    inst_generated/inst_U41/port20_reg_1
    SLICE_X60Y98         LUT5 (Prop_lut5_I3_O)        0.124    10.348 r  inst_generated/inst_U41/port16_i_2/O
                         net (fo=1, routed)           0.788    11.136    inst_generated/inst_U41/port16_i_2_n_1
    SLICE_X59Y98         LUT6 (Prop_lut6_I0_O)        0.124    11.260 r  inst_generated/inst_U41/port16_i_1/O
                         net (fo=2, routed)           0.483    11.743    inst_generated/inst_U9/port70
    SLICE_X59Y97         FDCE                                         r  inst_generated/inst_U9/port16_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.507   103.967    inst_generated/inst_U9/n_0_313_BUFG
    SLICE_X59Y97         FDCE                                         r  inst_generated/inst_U9/port16_reg/C

Slack:                    inf
  Source:                 i_switches[3]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U97/port19_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.361ns  (logic 2.123ns (22.682%)  route 7.238ns (77.318%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=3)
  Input Delay:            2.000ns
  Clock Path Skew:        3.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.959ns = ( 103.959 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    R15                                               0.000     2.000 r  i_switches[3] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     3.477 r  i_switches_IBUF[3]_inst/O
                         net (fo=2, routed)           3.920     7.397    inst_generated/inst_U63/port15_reg_2[3]
    SLICE_X59Y96         LUT5 (Prop_lut5_I0_O)        0.124     7.521 r  inst_generated/inst_U63/inst_mem_i_5__0/O
                         net (fo=12, routed)          0.828     8.350    inst_generated/inst_U41/dina[3]
    SLICE_X61Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.474 f  inst_generated/inst_U41/port18_i_3/O
                         net (fo=3, routed)           0.438     8.911    inst_generated/inst_U41/port2_reg_1
    SLICE_X60Y98         LUT6 (Prop_lut6_I2_O)        0.124     9.035 r  inst_generated/inst_U41/port16_i_5/O
                         net (fo=3, routed)           0.840     9.876    inst_generated/inst_U41/port2_reg_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I0_O)        0.124    10.000 r  inst_generated/inst_U41/port19_i_3/O
                         net (fo=3, routed)           0.594    10.594    inst_generated/inst_U41/port16_reg_0
    SLICE_X63Y98         LUT5 (Prop_lut5_I0_O)        0.150    10.744 r  inst_generated/inst_U41/port19_i_2/O
                         net (fo=1, routed)           0.617    11.361    inst_generated/inst_U97/AluFlagV
    SLICE_X65Y100        FDCE                                         r  inst_generated/inst_U97/port19_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.500   103.959    inst_generated/inst_U97/n_0_313_BUFG
    SLICE_X65Y100        FDCE                                         r  inst_generated/inst_U97/port19_reg/C

Slack:                    inf
  Source:                 i_switches[3]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U97/port22_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.912ns  (logic 2.097ns (23.532%)  route 6.815ns (76.468%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=4)
  Input Delay:            2.000ns
  Clock Path Skew:        3.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns = ( 103.967 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    R15                                               0.000     2.000 r  i_switches[3] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     3.477 r  i_switches_IBUF[3]_inst/O
                         net (fo=2, routed)           3.920     7.397    inst_generated/inst_U63/port15_reg_2[3]
    SLICE_X59Y96         LUT5 (Prop_lut5_I0_O)        0.124     7.521 r  inst_generated/inst_U63/inst_mem_i_5__0/O
                         net (fo=12, routed)          0.828     8.350    inst_generated/inst_U41/dina[3]
    SLICE_X61Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.474 f  inst_generated/inst_U41/port18_i_3/O
                         net (fo=3, routed)           0.438     8.911    inst_generated/inst_U41/port2_reg_1
    SLICE_X60Y98         LUT6 (Prop_lut6_I2_O)        0.124     9.035 r  inst_generated/inst_U41/port16_i_5/O
                         net (fo=3, routed)           0.840     9.876    inst_generated/inst_U41/port2_reg_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I0_O)        0.124    10.000 r  inst_generated/inst_U41/port19_i_3/O
                         net (fo=3, routed)           0.788    10.788    inst_generated/inst_U84/port22_reg
    SLICE_X61Y98         LUT6 (Prop_lut6_I3_O)        0.124    10.912 r  inst_generated/inst_U84/port22_i_1/O
                         net (fo=1, routed)           0.000    10.912    inst_generated/inst_U97/port90
    SLICE_X61Y98         FDCE                                         r  inst_generated/inst_U97/port22_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.507   103.967    inst_generated/inst_U97/n_0_313_BUFG
    SLICE_X61Y98         FDCE                                         r  inst_generated/inst_U97/port22_reg/C

Slack:                    inf
  Source:                 i_switches[2]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U9/port21_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.877ns  (logic 2.211ns (24.909%)  route 6.666ns (75.091%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Input Delay:            2.000ns
  Clock Path Skew:        3.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns = ( 103.967 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    M13                                               0.000     2.000 r  i_switches[2] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     3.485 r  i_switches_IBUF[2]_inst/O
                         net (fo=2, routed)           3.358     6.843    inst_generated/inst_U63/port15_reg_2[2]
    SLICE_X60Y97         LUT4 (Prop_lut4_I2_O)        0.150     6.993 r  inst_generated/inst_U63/inst_mem_i_15__0/O
                         net (fo=1, routed)           0.165     7.158    inst_generated/inst_U63/inst_mem_i_15__0_n_1
    SLICE_X60Y97         LUT6 (Prop_lut6_I0_O)        0.328     7.486 r  inst_generated/inst_U63/inst_mem_i_6__0/O
                         net (fo=25, routed)          1.895     9.381    inst_generated/inst_U41/dina[2]
    SLICE_X64Y99         LUT5 (Prop_lut5_I1_O)        0.124     9.505 r  inst_generated/inst_U41/port21_i_4__0/O
                         net (fo=2, routed)           0.766    10.271    inst_generated/inst_U84/port21_reg_5
    SLICE_X61Y97         LUT6 (Prop_lut6_I3_O)        0.124    10.395 r  inst_generated/inst_U84/port21_i_1__0/O
                         net (fo=2, routed)           0.482    10.877    inst_generated/inst_U9/port90_3
    SLICE_X61Y97         FDCE                                         r  inst_generated/inst_U9/port21_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.507   103.967    inst_generated/inst_U9/n_0_313_BUFG
    SLICE_X61Y97         FDCE                                         r  inst_generated/inst_U9/port21_reg/C

Slack:                    inf
  Source:                 i_switches[0]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U9/port17_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.667ns  (logic 2.326ns (26.831%)  route 6.342ns (73.169%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=2 LUT6=2)
  Input Delay:            2.000ns
  Clock Path Skew:        3.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns = ( 103.967 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    J15                                               0.000     2.000 r  i_switches[0] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     3.478 r  i_switches_IBUF[0]_inst/O
                         net (fo=2, routed)           2.963     6.440    inst_generated/inst_U63/port15_reg_2[0]
    SLICE_X61Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.564 r  inst_generated/inst_U63/inst_mem_i_8__0/O
                         net (fo=26, routed)          1.252     7.816    inst_generated/inst_U41/dina[0]
    SLICE_X65Y99         LUT3 (Prop_lut3_I1_O)        0.150     7.966 r  inst_generated/inst_U41/port17_i_9/O
                         net (fo=1, routed)           0.689     8.655    inst_generated/inst_U41/port17_i_9_n_1
    SLICE_X65Y99         LUT5 (Prop_lut5_I0_O)        0.326     8.981 r  inst_generated/inst_U41/port17_i_7/O
                         net (fo=1, routed)           0.585     9.566    inst_generated/inst_U41/port17_i_7_n_1
    SLICE_X63Y99         LUT5 (Prop_lut5_I3_O)        0.124     9.690 r  inst_generated/inst_U41/port17_i_2/O
                         net (fo=1, routed)           0.522    10.212    inst_generated/inst_U41/port17_i_2_n_1
    SLICE_X60Y99         LUT6 (Prop_lut6_I0_O)        0.124    10.336 r  inst_generated/inst_U41/port17_i_1/O
                         net (fo=2, routed)           0.332    10.667    inst_generated/inst_U9/port90
    SLICE_X59Y99         FDCE                                         r  inst_generated/inst_U9/port17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.507   103.967    inst_generated/inst_U9/n_0_313_BUFG
    SLICE_X59Y99         FDCE                                         r  inst_generated/inst_U9/port17_reg/C

Slack:                    inf
  Source:                 i_switches[3]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U97/port20_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.586ns  (logic 2.097ns (24.425%)  route 6.489ns (75.575%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=4)
  Input Delay:            2.000ns
  Clock Path Skew:        3.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.969ns = ( 103.969 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    R15                                               0.000     2.000 r  i_switches[3] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     3.477 r  i_switches_IBUF[3]_inst/O
                         net (fo=2, routed)           3.920     7.397    inst_generated/inst_U63/port15_reg_2[3]
    SLICE_X59Y96         LUT5 (Prop_lut5_I0_O)        0.124     7.521 r  inst_generated/inst_U63/inst_mem_i_5__0/O
                         net (fo=12, routed)          0.828     8.350    inst_generated/inst_U41/dina[3]
    SLICE_X61Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.474 r  inst_generated/inst_U41/port18_i_3/O
                         net (fo=3, routed)           0.438     8.911    inst_generated/inst_U41/port2_reg_1
    SLICE_X60Y98         LUT6 (Prop_lut6_I2_O)        0.124     9.035 f  inst_generated/inst_U41/port16_i_5/O
                         net (fo=3, routed)           0.840     9.876    inst_generated/inst_U41/port2_reg_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I0_O)        0.124    10.000 f  inst_generated/inst_U41/port19_i_3/O
                         net (fo=3, routed)           0.462    10.462    inst_generated/inst_U41/port16_reg_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I3_O)        0.124    10.586 r  inst_generated/inst_U41/port20_i_1/O
                         net (fo=1, routed)           0.000    10.586    inst_generated/inst_U97/port20_reg_0
    SLICE_X63Y99         FDCE                                         r  inst_generated/inst_U97/port20_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.509   103.969    inst_generated/inst_U97/n_0_313_BUFG
    SLICE_X63Y99         FDCE                                         r  inst_generated/inst_U97/port20_reg/C

Slack:                    inf
  Source:                 i_switches[3]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U9/port18_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.093ns  (logic 1.849ns (22.848%)  route 6.244ns (77.152%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Input Delay:            2.000ns
  Clock Path Skew:        3.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns = ( 103.967 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    R15                                               0.000     2.000 r  i_switches[3] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     3.477 r  i_switches_IBUF[3]_inst/O
                         net (fo=2, routed)           3.920     7.397    inst_generated/inst_U63/port15_reg_2[3]
    SLICE_X59Y96         LUT5 (Prop_lut5_I0_O)        0.124     7.521 r  inst_generated/inst_U63/inst_mem_i_5__0/O
                         net (fo=12, routed)          0.828     8.350    inst_generated/inst_U41/dina[3]
    SLICE_X61Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.474 r  inst_generated/inst_U41/port18_i_3/O
                         net (fo=3, routed)           0.819     9.292    inst_generated/inst_U84/port18_reg_0
    SLICE_X60Y99         LUT6 (Prop_lut6_I3_O)        0.124     9.416 r  inst_generated/inst_U84/port18_i_1/O
                         net (fo=2, routed)           0.677    10.093    inst_generated/inst_U9/port70_0
    SLICE_X59Y97         FDCE                                         r  inst_generated/inst_U9/port18_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.507   103.967    inst_generated/inst_U9/n_0_313_BUFG
    SLICE_X59Y97         FDCE                                         r  inst_generated/inst_U9/port18_reg/C

Slack:                    inf
  Source:                 i_switches[1]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U9/port20_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.042ns  (logic 1.976ns (24.564%)  route 6.067ns (75.436%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Input Delay:            2.000ns
  Clock Path Skew:        3.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns = ( 103.967 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    L16                                               0.000     2.000 f  i_switches[1] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     3.480 f  i_switches_IBUF[1]_inst/O
                         net (fo=2, routed)           2.971     6.450    inst_generated/inst_U63/port15_reg_2[1]
    SLICE_X61Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.574 f  inst_generated/inst_U63/inst_mem_i_18/O
                         net (fo=23, routed)          1.371     7.945    inst_generated/inst_U41/port20_reg_4
    SLICE_X63Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.069 f  inst_generated/inst_U41/port16_i_6/O
                         net (fo=3, routed)           0.704     8.773    inst_generated/inst_U41/port2_reg
    SLICE_X63Y97         LUT5 (Prop_lut5_I3_O)        0.124     8.897 r  inst_generated/inst_U41/port20_i_2/O
                         net (fo=1, routed)           0.496     9.393    inst_generated/inst_U41/port20_i_2_n_1
    SLICE_X61Y97         LUT6 (Prop_lut6_I0_O)        0.124     9.517 r  inst_generated/inst_U41/port20_i_1__0/O
                         net (fo=2, routed)           0.526    10.042    inst_generated/inst_U9/port70_2
    SLICE_X59Y97         FDCE                                         r  inst_generated/inst_U9/port20_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.507   103.967    inst_generated/inst_U9/n_0_313_BUFG
    SLICE_X59Y97         FDCE                                         r  inst_generated/inst_U9/port20_reg/C

Slack:                    inf
  Source:                 i_switches[1]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U9/port22_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.983ns  (logic 1.976ns (24.748%)  route 6.007ns (75.252%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Input Delay:            2.000ns
  Clock Path Skew:        3.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns = ( 103.967 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    L16                                               0.000     2.000 r  i_switches[1] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     3.480 r  i_switches_IBUF[1]_inst/O
                         net (fo=2, routed)           2.971     6.450    inst_generated/inst_U63/port15_reg_2[1]
    SLICE_X61Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.574 r  inst_generated/inst_U63/inst_mem_i_18/O
                         net (fo=23, routed)          1.416     7.990    inst_generated/inst_U41/port20_reg_4
    SLICE_X64Y99         LUT6 (Prop_lut6_I2_O)        0.124     8.114 r  inst_generated/inst_U41/port22_i_4/O
                         net (fo=2, routed)           0.654     8.769    inst_generated/inst_U63/port22_reg_2
    SLICE_X61Y99         LUT5 (Prop_lut5_I4_O)        0.124     8.893 r  inst_generated/inst_U63/port22_i_2/O
                         net (fo=1, routed)           0.434     9.327    inst_generated/inst_U84/port22_reg_1
    SLICE_X61Y98         LUT6 (Prop_lut6_I0_O)        0.124     9.451 r  inst_generated/inst_U84/port22_i_1__0/O
                         net (fo=2, routed)           0.532     9.983    inst_generated/inst_U9/port70_4
    SLICE_X61Y97         FDCE                                         r  inst_generated/inst_U9/port22_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.507   103.967    inst_generated/inst_U9/n_0_313_BUFG
    SLICE_X61Y97         FDCE                                         r  inst_generated/inst_U9/port22_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_switches[0]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.228ns  (logic 0.245ns (19.982%)  route 0.983ns (80.018%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 100.835 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    J15                                               0.000     0.000 r  i_switches[0] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  i_switches_IBUF[0]_inst/O
                         net (fo=2, routed)           0.983     1.228    i_switches_IBUF[0]
    SLICE_X57Y96         FDCE                                         r  r_breakpoint_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.833   100.835    s_oszClk
    SLICE_X57Y96         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[1]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.278ns  (logic 0.247ns (19.358%)  route 1.031ns (80.642%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 100.835 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    L16                                               0.000     0.000 r  i_switches[1] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_switches_IBUF[1]_inst/O
                         net (fo=2, routed)           1.031     1.278    i_switches_IBUF[1]
    SLICE_X57Y96         FDCE                                         r  r_breakpoint_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.833   100.835    s_oszClk
    SLICE_X57Y96         FDCE                                         r  r_breakpoint_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[2]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.364ns  (logic 0.253ns (18.544%)  route 1.111ns (81.456%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 100.835 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    M13                                               0.000     0.000 r  i_switches[2] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  i_switches_IBUF[2]_inst/O
                         net (fo=2, routed)           1.111     1.364    i_switches_IBUF[2]
    SLICE_X57Y96         FDCE                                         r  r_breakpoint_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.833   100.835    s_oszClk
    SLICE_X57Y96         FDCE                                         r  r_breakpoint_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[5]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.388ns  (logic 0.265ns (19.089%)  route 1.123ns (80.911%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 100.835 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    T18                                               0.000     0.000 r  i_switches[5] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  i_switches_IBUF[5]_inst/O
                         net (fo=2, routed)           1.123     1.388    i_switches_IBUF[5]
    SLICE_X57Y96         FDCE                                         r  r_breakpoint_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.833   100.835    s_oszClk
    SLICE_X57Y96         FDCE                                         r  r_breakpoint_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[7]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.456ns  (logic 0.275ns (18.927%)  route 1.180ns (81.073%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 100.835 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    R13                                               0.000     0.000 r  i_switches[7] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_switches_IBUF[7]_inst/O
                         net (fo=2, routed)           1.180     1.456    i_switches_IBUF[7]
    SLICE_X57Y96         FDCE                                         r  r_breakpoint_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.833   100.835    s_oszClk
    SLICE_X57Y96         FDCE                                         r  r_breakpoint_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[4]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.518ns  (logic 0.260ns (17.145%)  route 1.258ns (82.855%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 100.835 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    R17                                               0.000     0.000 r  i_switches[4] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  i_switches_IBUF[4]_inst/O
                         net (fo=2, routed)           1.258     1.518    i_switches_IBUF[4]
    SLICE_X57Y96         FDCE                                         r  r_breakpoint_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.833   100.835    s_oszClk
    SLICE_X57Y96         FDCE                                         r  r_breakpoint_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[3]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.635ns  (logic 0.245ns (14.991%)  route 1.389ns (85.009%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 100.835 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    R15                                               0.000     0.000 r  i_switches[3] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  i_switches_IBUF[3]_inst/O
                         net (fo=2, routed)           1.389     1.635    i_switches_IBUF[3]
    SLICE_X57Y96         FDCE                                         r  r_breakpoint_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.833   100.835    s_oszClk
    SLICE_X57Y96         FDCE                                         r  r_breakpoint_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[0]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U68/port22_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.652ns  (logic 0.290ns (17.584%)  route 1.361ns (82.416%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns = ( 102.122 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    J15                                               0.000     0.000 r  i_switches[0] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  i_switches_IBUF[0]_inst/O
                         net (fo=2, routed)           1.212     1.457    inst_generated/inst_U63/port15_reg_2[0]
    SLICE_X61Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.502 r  inst_generated/inst_U63/inst_mem_i_8__0/O
                         net (fo=26, routed)          0.150     1.652    inst_generated/inst_U68/dina[0]
    SLICE_X60Y95         FDCE                                         r  inst_generated/inst_U68/port22_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.259    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.835   102.122    inst_generated/inst_U68/n_0_313_BUFG
    SLICE_X60Y95         FDCE                                         r  inst_generated/inst_U68/port22_reg/C

Slack:                    inf
  Source:                 i_switches[1]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U68/port21_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.702ns  (logic 0.292ns (17.182%)  route 1.410ns (82.818%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns = ( 102.122 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    L16                                               0.000     0.000 r  i_switches[1] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_switches_IBUF[1]_inst/O
                         net (fo=2, routed)           1.262     1.509    inst_generated/inst_U63/port15_reg_2[1]
    SLICE_X61Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.554 r  inst_generated/inst_U63/inst_mem_i_18/O
                         net (fo=23, routed)          0.148     1.702    inst_generated/inst_U68/dina[1]
    SLICE_X60Y95         FDCE                                         r  inst_generated/inst_U68/port21_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.259    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.835   102.122    inst_generated/inst_U68/n_0_313_BUFG
    SLICE_X60Y95         FDCE                                         r  inst_generated/inst_U68/port21_reg/C

Slack:                    inf
  Source:                 i_switches[6]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.737ns  (logic 0.262ns (15.075%)  route 1.475ns (84.925%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 100.835 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 r  i_switches[6] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  i_switches_IBUF[6]_inst/O
                         net (fo=2, routed)           1.475     1.737    i_switches_IBUF[6]
    SLICE_X57Y96         FDCE                                         r  r_breakpoint_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.833   100.835    s_oszClk
    SLICE_X57Y96         FDCE                                         r  r_breakpoint_reg[6]/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkEEPROM_clk_wiz_5Mhz
  To Clock:  clkRamN_clk_wiz_5Mhz

Max Delay          1222 Endpoints
Min Delay          1222 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.288ns  (logic 4.046ns (22.124%)  route 14.242ns (77.876%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 156.514 - 154.959 ) 
    Source Clock Delay      (SCD):    1.745ns = ( 51.745 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    51.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    47.888 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    49.906    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.743    51.745    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    54.199 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.410    55.609    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_2[0]
    SLICE_X72Y111        LUT6 (Prop_lut6_I0_O)        0.124    55.733 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    55.733    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X72Y111        MUXF7 (Prop_muxf7_I1_O)      0.217    55.950 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          2.628    58.579    inst_generated/inst_U71/r_data_reg[0][1]
    SLICE_X60Y95         LUT3 (Prop_lut3_I1_O)        0.325    58.904 r  inst_generated/inst_U71/inst_mem_i_32__0/O
                         net (fo=4, routed)           0.576    59.480    inst_generated/inst_U71/port21_reg_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I0_O)        0.328    59.808 f  inst_generated/inst_U71/inst_mem_i_35__0/O
                         net (fo=1, routed)           0.570    60.378    inst_generated/inst_U71/inst_mem_i_35__0_n_1
    SLICE_X60Y94         LUT5 (Prop_lut5_I0_O)        0.124    60.502 f  inst_generated/inst_U71/inst_mem_i_4/O
                         net (fo=14, routed)          1.143    61.646    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[16]
    SLICE_X62Y91         LUT2 (Prop_lut2_I0_O)        0.146    61.792 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=17, routed)          7.571    69.363    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ENA
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.328    69.691 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_50/O
                         net (fo=1, routed)           0.343    70.033    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_27
    RAMB36_X0Y15         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.552   156.514    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.148ns  (logic 4.068ns (22.415%)  route 14.080ns (77.585%))
  Logic Levels:           9  (LUT3=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 156.690 - 154.959 ) 
    Source Clock Delay      (SCD):    1.745ns = ( 51.745 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    51.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    47.888 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    49.906    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.743    51.745    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    54.199 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.410    55.609    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_2[0]
    SLICE_X72Y111        LUT6 (Prop_lut6_I0_O)        0.124    55.733 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    55.733    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X72Y111        MUXF7 (Prop_muxf7_I1_O)      0.217    55.950 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          2.628    58.579    inst_generated/inst_U71/r_data_reg[0][1]
    SLICE_X60Y95         LUT3 (Prop_lut3_I1_O)        0.325    58.904 f  inst_generated/inst_U71/inst_mem_i_32__0/O
                         net (fo=4, routed)           0.934    59.838    inst_generated/inst_U71/port21_reg_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I3_O)        0.328    60.166 r  inst_generated/inst_U71/inst_mem_i_2__0/O
                         net (fo=15, routed)          1.112    61.277    inst_generated/inst_U63/inst_mem_i_30_0
    SLICE_X60Y99         LUT5 (Prop_lut5_I0_O)        0.124    61.401 r  inst_generated/inst_U63/inst_mem_i_39/O
                         net (fo=7, routed)           1.067    62.468    inst_generated/inst_U63/port16_reg_1
    SLICE_X62Y96         LUT6 (Prop_lut6_I0_O)        0.124    62.592 f  inst_generated/inst_U63/inst_mem_i_37/O
                         net (fo=1, routed)           0.162    62.754    inst_generated/inst_U63/inst_mem_i_37_n_1
    SLICE_X62Y96         LUT6 (Prop_lut6_I1_O)        0.124    62.878 f  inst_generated/inst_U63/inst_mem_i_26/O
                         net (fo=1, routed)           0.642    63.520    inst_generated/inst_U54/port16_reg
    SLICE_X59Y97         LUT5 (Prop_lut5_I2_O)        0.124    63.644 r  inst_generated/inst_U54/inst_mem_i_11__0/O
                         net (fo=1, routed)           0.291    63.935    inst_generated/inst_U63/port16_reg_4
    SLICE_X59Y97         LUT5 (Prop_lut5_I2_O)        0.124    64.059 r  inst_generated/inst_U63/inst_mem_i_2/O
                         net (fo=12, routed)          5.835    69.894    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y7          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.728   156.690    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.805ns  (logic 4.068ns (22.847%)  route 13.737ns (77.153%))
  Logic Levels:           9  (LUT3=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.734ns = ( 156.693 - 154.959 ) 
    Source Clock Delay      (SCD):    1.745ns = ( 51.745 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    51.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    47.888 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    49.906    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.743    51.745    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    54.199 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.410    55.609    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_2[0]
    SLICE_X72Y111        LUT6 (Prop_lut6_I0_O)        0.124    55.733 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    55.733    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X72Y111        MUXF7 (Prop_muxf7_I1_O)      0.217    55.950 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          2.628    58.579    inst_generated/inst_U71/r_data_reg[0][1]
    SLICE_X60Y95         LUT3 (Prop_lut3_I1_O)        0.325    58.904 f  inst_generated/inst_U71/inst_mem_i_32__0/O
                         net (fo=4, routed)           0.934    59.838    inst_generated/inst_U71/port21_reg_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I3_O)        0.328    60.166 r  inst_generated/inst_U71/inst_mem_i_2__0/O
                         net (fo=15, routed)          1.112    61.277    inst_generated/inst_U63/inst_mem_i_30_0
    SLICE_X60Y99         LUT5 (Prop_lut5_I0_O)        0.124    61.401 r  inst_generated/inst_U63/inst_mem_i_39/O
                         net (fo=7, routed)           1.067    62.468    inst_generated/inst_U63/port16_reg_1
    SLICE_X62Y96         LUT6 (Prop_lut6_I0_O)        0.124    62.592 f  inst_generated/inst_U63/inst_mem_i_37/O
                         net (fo=1, routed)           0.162    62.754    inst_generated/inst_U63/inst_mem_i_37_n_1
    SLICE_X62Y96         LUT6 (Prop_lut6_I1_O)        0.124    62.878 f  inst_generated/inst_U63/inst_mem_i_26/O
                         net (fo=1, routed)           0.642    63.520    inst_generated/inst_U54/port16_reg
    SLICE_X59Y97         LUT5 (Prop_lut5_I2_O)        0.124    63.644 r  inst_generated/inst_U54/inst_mem_i_11__0/O
                         net (fo=1, routed)           0.291    63.935    inst_generated/inst_U63/port16_reg_4
    SLICE_X59Y97         LUT5 (Prop_lut5_I2_O)        0.124    64.059 r  inst_generated/inst_U63/inst_mem_i_2/O
                         net (fo=12, routed)          5.491    69.551    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y8          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.731   156.693    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.693ns  (logic 3.718ns (21.014%)  route 13.975ns (78.986%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 156.519 - 154.959 ) 
    Source Clock Delay      (SCD):    1.745ns = ( 51.745 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    51.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    47.888 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    49.906    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.743    51.745    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    54.199 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.410    55.609    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_2[0]
    SLICE_X72Y111        LUT6 (Prop_lut6_I0_O)        0.124    55.733 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    55.733    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X72Y111        MUXF7 (Prop_muxf7_I1_O)      0.217    55.950 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          2.628    58.579    inst_generated/inst_U71/r_data_reg[0][1]
    SLICE_X60Y95         LUT3 (Prop_lut3_I1_O)        0.325    58.904 r  inst_generated/inst_U71/inst_mem_i_32__0/O
                         net (fo=4, routed)           0.576    59.480    inst_generated/inst_U71/port21_reg_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I0_O)        0.328    59.808 f  inst_generated/inst_U71/inst_mem_i_35__0/O
                         net (fo=1, routed)           0.570    60.378    inst_generated/inst_U71/inst_mem_i_35__0_n_1
    SLICE_X60Y94         LUT5 (Prop_lut5_I0_O)        0.124    60.502 f  inst_generated/inst_U71/inst_mem_i_4/O
                         net (fo=14, routed)          1.143    61.646    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[16]
    SLICE_X62Y91         LUT2 (Prop_lut2_I0_O)        0.146    61.792 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=17, routed)          7.647    69.438    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ENA
    RAMB36_X0Y16         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.557   156.519    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.046ns  (logic 4.046ns (23.736%)  route 13.000ns (76.264%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 156.694 - 154.959 ) 
    Source Clock Delay      (SCD):    1.745ns = ( 51.745 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    51.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    47.888 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    49.906    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.743    51.745    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    54.199 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.410    55.609    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_2[0]
    SLICE_X72Y111        LUT6 (Prop_lut6_I0_O)        0.124    55.733 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    55.733    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X72Y111        MUXF7 (Prop_muxf7_I1_O)      0.217    55.950 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          2.628    58.579    inst_generated/inst_U71/r_data_reg[0][1]
    SLICE_X60Y95         LUT3 (Prop_lut3_I1_O)        0.325    58.904 r  inst_generated/inst_U71/inst_mem_i_32__0/O
                         net (fo=4, routed)           0.576    59.480    inst_generated/inst_U71/port21_reg_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I0_O)        0.328    59.808 f  inst_generated/inst_U71/inst_mem_i_35__0/O
                         net (fo=1, routed)           0.570    60.378    inst_generated/inst_U71/inst_mem_i_35__0_n_1
    SLICE_X60Y94         LUT5 (Prop_lut5_I0_O)        0.124    60.502 f  inst_generated/inst_U71/inst_mem_i_4/O
                         net (fo=14, routed)          1.143    61.646    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[16]
    SLICE_X62Y91         LUT2 (Prop_lut2_I0_O)        0.146    61.792 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena/O
                         net (fo=17, routed)          6.329    68.121    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ENA
    SLICE_X8Y47          LUT3 (Prop_lut3_I2_O)        0.328    68.449 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_42/O
                         net (fo=1, routed)           0.343    68.791    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_23
    RAMB36_X0Y9          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.732   156.694    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.883ns  (logic 4.074ns (24.130%)  route 12.809ns (75.870%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 156.525 - 154.959 ) 
    Source Clock Delay      (SCD):    1.745ns = ( 51.745 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    51.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    47.888 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    49.906    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.743    51.745    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    54.199 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.410    55.609    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_2[0]
    SLICE_X72Y111        LUT6 (Prop_lut6_I0_O)        0.124    55.733 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    55.733    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X72Y111        MUXF7 (Prop_muxf7_I1_O)      0.217    55.950 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          2.628    58.579    inst_generated/inst_U71/r_data_reg[0][1]
    SLICE_X60Y95         LUT3 (Prop_lut3_I1_O)        0.325    58.904 f  inst_generated/inst_U71/inst_mem_i_32__0/O
                         net (fo=4, routed)           0.576    59.480    inst_generated/inst_U71/port21_reg_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I0_O)        0.328    59.808 r  inst_generated/inst_U71/inst_mem_i_35__0/O
                         net (fo=1, routed)           0.570    60.378    inst_generated/inst_U71/inst_mem_i_35__0_n_1
    SLICE_X60Y94         LUT5 (Prop_lut5_I0_O)        0.124    60.502 r  inst_generated/inst_U71/inst_mem_i_4/O
                         net (fo=14, routed)          0.792    61.294    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[16]
    SLICE_X61Y96         LUT2 (Prop_lut2_I0_O)        0.150    61.444 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena__0/O
                         net (fo=17, routed)          5.893    67.338    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ENA
    SLICE_X8Y47          LUT3 (Prop_lut3_I2_O)        0.352    67.690 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_65/O
                         net (fo=1, routed)           0.939    68.629    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_35
    RAMB36_X0Y11         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.563   156.525    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.831ns  (logic 4.074ns (24.205%)  route 12.757ns (75.795%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 156.683 - 154.959 ) 
    Source Clock Delay      (SCD):    1.745ns = ( 51.745 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    51.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    47.888 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    49.906    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.743    51.745    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    54.199 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.410    55.609    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_2[0]
    SLICE_X72Y111        LUT6 (Prop_lut6_I0_O)        0.124    55.733 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    55.733    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X72Y111        MUXF7 (Prop_muxf7_I1_O)      0.217    55.950 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          2.628    58.579    inst_generated/inst_U71/r_data_reg[0][1]
    SLICE_X60Y95         LUT3 (Prop_lut3_I1_O)        0.325    58.904 f  inst_generated/inst_U71/inst_mem_i_32__0/O
                         net (fo=4, routed)           0.576    59.480    inst_generated/inst_U71/port21_reg_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I0_O)        0.328    59.808 r  inst_generated/inst_U71/inst_mem_i_35__0/O
                         net (fo=1, routed)           0.570    60.378    inst_generated/inst_U71/inst_mem_i_35__0_n_1
    SLICE_X60Y94         LUT5 (Prop_lut5_I0_O)        0.124    60.502 r  inst_generated/inst_U71/inst_mem_i_4/O
                         net (fo=14, routed)          0.792    61.294    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[16]
    SLICE_X61Y96         LUT2 (Prop_lut2_I0_O)        0.150    61.444 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena__0/O
                         net (fo=17, routed)          5.655    67.099    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ENA
    SLICE_X8Y27          LUT3 (Prop_lut3_I2_O)        0.352    67.451 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_53/O
                         net (fo=1, routed)           1.126    68.577    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_29
    RAMB36_X0Y3          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.721   156.683    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.654ns  (logic 3.696ns (22.193%)  route 12.958ns (77.807%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.764ns = ( 156.723 - 154.959 ) 
    Source Clock Delay      (SCD):    1.745ns = ( 51.745 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    51.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    47.888 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    49.906    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.743    51.745    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    54.199 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.410    55.609    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_2[0]
    SLICE_X72Y111        LUT6 (Prop_lut6_I0_O)        0.124    55.733 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    55.733    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X72Y111        MUXF7 (Prop_muxf7_I1_O)      0.217    55.950 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          2.628    58.579    inst_generated/inst_U71/r_data_reg[0][1]
    SLICE_X60Y95         LUT3 (Prop_lut3_I1_O)        0.325    58.904 f  inst_generated/inst_U71/inst_mem_i_32__0/O
                         net (fo=4, routed)           0.576    59.480    inst_generated/inst_U71/port21_reg_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I0_O)        0.328    59.808 r  inst_generated/inst_U71/inst_mem_i_35__0/O
                         net (fo=1, routed)           0.570    60.378    inst_generated/inst_U71/inst_mem_i_35__0_n_1
    SLICE_X60Y94         LUT5 (Prop_lut5_I0_O)        0.124    60.502 r  inst_generated/inst_U71/inst_mem_i_4/O
                         net (fo=14, routed)          0.658    61.160    inst_generated/inst_U71/addra[8]
    SLICE_X60Y95         LUT5 (Prop_lut5_I3_O)        0.124    61.284 r  inst_generated/inst_U71/inst_mem_i_12/O
                         net (fo=64, routed)          7.115    68.400    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y2          RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.761   156.723    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.652ns  (logic 3.696ns (22.196%)  route 12.956ns (77.804%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.764ns = ( 156.723 - 154.959 ) 
    Source Clock Delay      (SCD):    1.745ns = ( 51.745 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    51.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    47.888 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    49.906    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.743    51.745    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    54.199 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.410    55.609    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_2[0]
    SLICE_X72Y111        LUT6 (Prop_lut6_I0_O)        0.124    55.733 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    55.733    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X72Y111        MUXF7 (Prop_muxf7_I1_O)      0.217    55.950 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          2.628    58.579    inst_generated/inst_U71/r_data_reg[0][1]
    SLICE_X60Y95         LUT3 (Prop_lut3_I1_O)        0.325    58.904 f  inst_generated/inst_U71/inst_mem_i_32__0/O
                         net (fo=4, routed)           0.576    59.480    inst_generated/inst_U71/port21_reg_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I0_O)        0.328    59.808 r  inst_generated/inst_U71/inst_mem_i_35__0/O
                         net (fo=1, routed)           0.570    60.378    inst_generated/inst_U71/inst_mem_i_35__0_n_1
    SLICE_X60Y94         LUT5 (Prop_lut5_I0_O)        0.124    60.502 r  inst_generated/inst_U71/inst_mem_i_4/O
                         net (fo=14, routed)          1.018    61.520    inst_generated/inst_U71/addra[8]
    SLICE_X58Y95         LUT5 (Prop_lut5_I3_O)        0.124    61.644 r  inst_generated/inst_U71/inst_mem_i_7/O
                         net (fo=64, routed)          6.753    68.397    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X2Y2          RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.761   156.723    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.651ns  (logic 3.696ns (22.197%)  route 12.955ns (77.803%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.764ns = ( 156.723 - 154.959 ) 
    Source Clock Delay      (SCD):    1.745ns = ( 51.745 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    51.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    47.888 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    49.906    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          1.743    51.745    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    54.199 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.410    55.609    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_2[0]
    SLICE_X72Y111        LUT6 (Prop_lut6_I0_O)        0.124    55.733 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    55.733    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X72Y111        MUXF7 (Prop_muxf7_I1_O)      0.217    55.950 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          2.628    58.579    inst_generated/inst_U71/r_data_reg[0][1]
    SLICE_X60Y95         LUT3 (Prop_lut3_I1_O)        0.325    58.904 f  inst_generated/inst_U71/inst_mem_i_32__0/O
                         net (fo=4, routed)           0.576    59.480    inst_generated/inst_U71/port21_reg_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I0_O)        0.328    59.808 r  inst_generated/inst_U71/inst_mem_i_35__0/O
                         net (fo=1, routed)           0.570    60.378    inst_generated/inst_U71/inst_mem_i_35__0_n_1
    SLICE_X60Y94         LUT5 (Prop_lut5_I0_O)        0.124    60.502 r  inst_generated/inst_U71/inst_mem_i_4/O
                         net (fo=14, routed)          0.827    61.329    inst_generated/inst_U71/addra[8]
    SLICE_X59Y95         LUT5 (Prop_lut5_I3_O)        0.124    61.453 r  inst_generated/inst_U71/inst_mem_i_8/O
                         net (fo=64, routed)          6.943    68.396    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X2Y2          RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.761   156.723    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.578ns  (logic 0.356ns (22.562%)  route 1.222ns (77.438%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 155.869 - 154.959 ) 
    Source Clock Delay      (SCD):    0.585ns = ( 50.585 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    50.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    49.328 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    49.976    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          0.583    50.585    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y119        FDRE                                         r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y119        FDRE (Prop_fdre_C_Q)         0.141    50.726 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=30, routed)          0.297    51.022    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X72Y111        LUT6 (Prop_lut6_I4_O)        0.045    51.067 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    51.067    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_1_n_0
    SLICE_X72Y111        MUXF7 (Prop_muxf7_I0_O)      0.062    51.129 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          0.508    51.637    inst_generated/inst_U70/r_data_reg[7][3]
    SLICE_X62Y98         LUT3 (Prop_lut3_I1_O)        0.108    51.745 r  inst_generated/inst_U70/inst_mem_i_16__0/O
                         net (fo=64, routed)          0.417    52.163    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X2Y19         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.908   155.869    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.588ns  (logic 0.356ns (22.423%)  route 1.232ns (77.577%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns = ( 155.838 - 154.959 ) 
    Source Clock Delay      (SCD):    0.585ns = ( 50.585 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    50.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    49.328 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    49.976    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          0.583    50.585    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y119        FDRE                                         r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y119        FDRE (Prop_fdre_C_Q)         0.141    50.726 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=30, routed)          0.297    51.022    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X72Y111        LUT6 (Prop_lut6_I4_O)        0.045    51.067 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    51.067    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_1_n_0
    SLICE_X72Y111        MUXF7 (Prop_muxf7_I0_O)      0.062    51.129 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          0.508    51.637    inst_generated/inst_U70/r_data_reg[7][3]
    SLICE_X62Y98         LUT3 (Prop_lut3_I1_O)        0.108    51.745 r  inst_generated/inst_U70/inst_mem_i_16__0/O
                         net (fo=64, routed)          0.427    52.172    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X1Y17         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.877   155.838    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.605ns  (logic 0.360ns (22.435%)  route 1.245ns (77.565%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 155.869 - 154.959 ) 
    Source Clock Delay      (SCD):    0.585ns = ( 50.585 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    50.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    49.328 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    49.976    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          0.583    50.585    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y119        FDRE                                         r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y119        FDRE (Prop_fdre_C_Q)         0.141    50.726 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=30, routed)          0.297    51.022    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X72Y111        LUT6 (Prop_lut6_I4_O)        0.045    51.067 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    51.067    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_1_n_0
    SLICE_X72Y111        MUXF7 (Prop_muxf7_I0_O)      0.062    51.129 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          0.508    51.637    inst_generated/inst_U70/r_data_reg[7][3]
    SLICE_X62Y98         LUT3 (Prop_lut3_I1_O)        0.112    51.749 r  inst_generated/inst_U70/inst_mem_i_18__0/O
                         net (fo=64, routed)          0.440    52.189    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X2Y19         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.908   155.869    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.684ns  (logic 0.356ns (21.142%)  route 1.328ns (78.859%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns = ( 155.868 - 154.959 ) 
    Source Clock Delay      (SCD):    0.585ns = ( 50.585 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    50.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    49.328 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    49.976    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          0.583    50.585    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y119        FDRE                                         r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y119        FDRE (Prop_fdre_C_Q)         0.141    50.726 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=30, routed)          0.297    51.022    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X72Y111        LUT6 (Prop_lut6_I4_O)        0.045    51.067 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    51.067    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_1_n_0
    SLICE_X72Y111        MUXF7 (Prop_muxf7_I0_O)      0.062    51.129 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          0.508    51.637    inst_generated/inst_U70/r_data_reg[7][3]
    SLICE_X62Y98         LUT3 (Prop_lut3_I1_O)        0.108    51.745 r  inst_generated/inst_U70/inst_mem_i_16__0/O
                         net (fo=64, routed)          0.523    52.269    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X2Y18         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.907   155.868    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.694ns  (logic 0.356ns (21.020%)  route 1.338ns (78.981%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns = ( 155.833 - 154.959 ) 
    Source Clock Delay      (SCD):    0.585ns = ( 50.585 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    50.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    49.328 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    49.976    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          0.583    50.585    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y119        FDRE                                         r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y119        FDRE (Prop_fdre_C_Q)         0.141    50.726 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=30, routed)          0.297    51.022    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X72Y111        LUT6 (Prop_lut6_I4_O)        0.045    51.067 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    51.067    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_1_n_0
    SLICE_X72Y111        MUXF7 (Prop_muxf7_I0_O)      0.062    51.129 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          0.508    51.637    inst_generated/inst_U70/r_data_reg[7][3]
    SLICE_X62Y98         LUT3 (Prop_lut3_I1_O)        0.108    51.745 r  inst_generated/inst_U70/inst_mem_i_16__0/O
                         net (fo=64, routed)          0.533    52.278    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X1Y16         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.872   155.833    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.711ns  (logic 0.360ns (21.045%)  route 1.351ns (78.956%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns = ( 155.868 - 154.959 ) 
    Source Clock Delay      (SCD):    0.585ns = ( 50.585 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    50.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    49.328 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    49.976    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          0.583    50.585    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y119        FDRE                                         r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y119        FDRE (Prop_fdre_C_Q)         0.141    50.726 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=30, routed)          0.297    51.022    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X72Y111        LUT6 (Prop_lut6_I4_O)        0.045    51.067 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    51.067    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_1_n_0
    SLICE_X72Y111        MUXF7 (Prop_muxf7_I0_O)      0.062    51.129 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          0.508    51.637    inst_generated/inst_U70/r_data_reg[7][3]
    SLICE_X62Y98         LUT3 (Prop_lut3_I1_O)        0.112    51.749 r  inst_generated/inst_U70/inst_mem_i_18__0/O
                         net (fo=64, routed)          0.546    52.295    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X2Y18         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.907   155.868    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.788ns  (logic 0.360ns (20.135%)  route 1.428ns (79.866%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns = ( 155.838 - 154.959 ) 
    Source Clock Delay      (SCD):    0.585ns = ( 50.585 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    50.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    49.328 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    49.976    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          0.583    50.585    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y119        FDRE                                         r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y119        FDRE (Prop_fdre_C_Q)         0.141    50.726 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=30, routed)          0.297    51.022    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X72Y111        LUT6 (Prop_lut6_I4_O)        0.045    51.067 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    51.067    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_1_n_0
    SLICE_X72Y111        MUXF7 (Prop_muxf7_I0_O)      0.062    51.129 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          0.508    51.637    inst_generated/inst_U70/r_data_reg[7][3]
    SLICE_X62Y98         LUT3 (Prop_lut3_I1_O)        0.112    51.749 r  inst_generated/inst_U70/inst_mem_i_18__0/O
                         net (fo=64, routed)          0.623    52.373    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X1Y17         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.877   155.838    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.790ns  (logic 0.356ns (19.890%)  route 1.434ns (80.111%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns = ( 155.866 - 154.959 ) 
    Source Clock Delay      (SCD):    0.585ns = ( 50.585 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    50.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    49.328 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    49.976    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          0.583    50.585    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y119        FDRE                                         r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y119        FDRE (Prop_fdre_C_Q)         0.141    50.726 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=30, routed)          0.297    51.022    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X72Y111        LUT6 (Prop_lut6_I4_O)        0.045    51.067 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    51.067    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_1_n_0
    SLICE_X72Y111        MUXF7 (Prop_muxf7_I0_O)      0.062    51.129 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          0.508    51.637    inst_generated/inst_U70/r_data_reg[7][3]
    SLICE_X62Y98         LUT3 (Prop_lut3_I1_O)        0.108    51.745 r  inst_generated/inst_U70/inst_mem_i_16__0/O
                         net (fo=64, routed)          0.629    52.375    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X2Y17         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.905   155.866    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.800ns  (logic 0.356ns (19.782%)  route 1.444ns (80.219%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns = ( 155.828 - 154.959 ) 
    Source Clock Delay      (SCD):    0.585ns = ( 50.585 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    50.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    49.328 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    49.976    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          0.583    50.585    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y119        FDRE                                         r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y119        FDRE (Prop_fdre_C_Q)         0.141    50.726 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=30, routed)          0.297    51.022    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X72Y111        LUT6 (Prop_lut6_I4_O)        0.045    51.067 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    51.067    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_1_n_0
    SLICE_X72Y111        MUXF7 (Prop_muxf7_I0_O)      0.062    51.129 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          0.508    51.637    inst_generated/inst_U70/r_data_reg[7][3]
    SLICE_X62Y98         LUT3 (Prop_lut3_I1_O)        0.108    51.745 r  inst_generated/inst_U70/inst_mem_i_16__0/O
                         net (fo=64, routed)          0.639    52.384    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X1Y15         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.867   155.828    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@50.000ns fall@150.000ns period=200.000ns})
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.817ns  (logic 0.360ns (19.817%)  route 1.457ns (80.184%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns = ( 155.866 - 154.959 ) 
    Source Clock Delay      (SCD):    0.585ns = ( 50.585 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.446ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    50.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    49.328 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    49.976    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    50.002 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=94, routed)          0.583    50.585    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y119        FDRE                                         r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y119        FDRE (Prop_fdre_C_Q)         0.141    50.726 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=30, routed)          0.297    51.022    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X72Y111        LUT6 (Prop_lut6_I4_O)        0.045    51.067 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    51.067    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_1_n_0
    SLICE_X72Y111        MUXF7 (Prop_muxf7_I0_O)      0.062    51.129 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=32, routed)          0.508    51.637    inst_generated/inst_U70/r_data_reg[7][3]
    SLICE_X62Y98         LUT3 (Prop_lut3_I1_O)        0.112    51.749 r  inst_generated/inst_U70/inst_mem_i_18__0/O
                         net (fo=64, routed)          0.652    52.401    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X2Y17         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.905   155.866    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  i_clk100
  To Clock:  clkRamN_clk_wiz_5Mhz

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_switches[6]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.554ns  (logic 1.618ns (14.005%)  route 9.936ns (85.995%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 156.690 - 154.959 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    U18                                               0.000     2.000 r  i_switches[6] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     3.494 r  i_switches_IBUF[6]_inst/O
                         net (fo=2, routed)           4.101     7.596    inst_generated/inst_U63/port15_reg_2[6]
    SLICE_X59Y97         LUT5 (Prop_lut5_I0_O)        0.124     7.720 r  inst_generated/inst_U63/inst_mem_i_2/O
                         net (fo=12, routed)          5.835    13.554    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y7          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.728   156.690    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[6]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.211ns  (logic 1.618ns (14.433%)  route 9.593ns (85.567%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.734ns = ( 156.693 - 154.959 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    U18                                               0.000     2.000 r  i_switches[6] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     3.494 r  i_switches_IBUF[6]_inst/O
                         net (fo=2, routed)           4.101     7.596    inst_generated/inst_U63/port15_reg_2[6]
    SLICE_X59Y97         LUT5 (Prop_lut5_I0_O)        0.124     7.720 r  inst_generated/inst_U63/inst_mem_i_2/O
                         net (fo=12, routed)          5.491    13.211    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y8          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.731   156.693    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[5]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.848ns  (logic 1.621ns (16.464%)  route 8.226ns (83.536%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 156.683 - 154.959 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    T18                                               0.000     2.000 r  i_switches[5] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     3.497 r  i_switches_IBUF[5]_inst/O
                         net (fo=2, routed)           3.328     6.825    inst_generated/inst_U63/port15_reg_2[5]
    SLICE_X59Y97         LUT5 (Prop_lut5_I0_O)        0.124     6.949 r  inst_generated/inst_U63/inst_mem_i_3/O
                         net (fo=12, routed)          4.898    11.848    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y3          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.721   156.683    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[6]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.835ns  (logic 1.618ns (16.452%)  route 8.217ns (83.548%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.762ns = ( 156.721 - 154.959 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    U18                                               0.000     2.000 r  i_switches[6] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     3.494 r  i_switches_IBUF[6]_inst/O
                         net (fo=2, routed)           4.101     7.596    inst_generated/inst_U63/port15_reg_2[6]
    SLICE_X59Y97         LUT5 (Prop_lut5_I0_O)        0.124     7.720 r  inst_generated/inst_U63/inst_mem_i_2/O
                         net (fo=12, routed)          4.116    11.835    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y6          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.759   156.721    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[6]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.491ns  (logic 1.618ns (17.049%)  route 7.873ns (82.951%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.766ns = ( 156.725 - 154.959 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    U18                                               0.000     2.000 r  i_switches[6] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     3.494 r  i_switches_IBUF[6]_inst/O
                         net (fo=2, routed)           4.101     7.596    inst_generated/inst_U63/port15_reg_2[6]
    SLICE_X59Y97         LUT5 (Prop_lut5_I0_O)        0.124     7.720 r  inst_generated/inst_U63/inst_mem_i_2/O
                         net (fo=12, routed)          3.772    11.491    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y7          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.763   156.725    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[5]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.410ns  (logic 1.621ns (17.229%)  route 7.789ns (82.771%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 156.678 - 154.959 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    T18                                               0.000     2.000 r  i_switches[5] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     3.497 r  i_switches_IBUF[5]_inst/O
                         net (fo=2, routed)           3.328     6.825    inst_generated/inst_U63/port15_reg_2[5]
    SLICE_X59Y97         LUT5 (Prop_lut5_I0_O)        0.124     6.949 r  inst_generated/inst_U63/inst_mem_i_3/O
                         net (fo=12, routed)          4.461    11.410    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y4          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.716   156.678    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[5]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.130ns  (logic 1.621ns (17.759%)  route 7.508ns (82.241%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.722ns = ( 156.681 - 154.959 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    T18                                               0.000     2.000 r  i_switches[5] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     3.497 r  i_switches_IBUF[5]_inst/O
                         net (fo=2, routed)           3.328     6.825    inst_generated/inst_U63/port15_reg_2[5]
    SLICE_X59Y97         LUT5 (Prop_lut5_I0_O)        0.124     6.949 r  inst_generated/inst_U63/inst_mem_i_3/O
                         net (fo=12, routed)          4.180    11.130    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y5          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.719   156.681    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[5]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.731ns  (logic 1.621ns (18.570%)  route 7.110ns (81.430%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 156.686 - 154.959 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    T18                                               0.000     2.000 r  i_switches[5] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     3.497 r  i_switches_IBUF[5]_inst/O
                         net (fo=2, routed)           3.328     6.825    inst_generated/inst_U63/port15_reg_2[5]
    SLICE_X59Y97         LUT5 (Prop_lut5_I0_O)        0.124     6.949 r  inst_generated/inst_U63/inst_mem_i_3/O
                         net (fo=12, routed)          3.782    10.731    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y6          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.724   156.686    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[7]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.701ns  (logic 1.632ns (18.756%)  route 7.069ns (81.244%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.735ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 156.694 - 154.959 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    R13                                               0.000     2.000 r  i_switches[7] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     3.508 r  i_switches_IBUF[7]_inst/O
                         net (fo=2, routed)           3.468     6.976    inst_generated/inst_U63/port15_reg_2[7]
    SLICE_X58Y98         LUT5 (Prop_lut5_I0_O)        0.124     7.100 r  inst_generated/inst_U63/inst_mem_i_1__0/O
                         net (fo=11, routed)          3.601    10.701    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y9          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.732   156.694    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[2]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.649ns  (logic 1.963ns (22.698%)  route 6.686ns (77.302%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 156.670 - 154.959 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    M13                                               0.000     2.000 r  i_switches[2] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     3.485 r  i_switches_IBUF[2]_inst/O
                         net (fo=2, routed)           3.358     6.843    inst_generated/inst_U63/port15_reg_2[2]
    SLICE_X60Y97         LUT4 (Prop_lut4_I2_O)        0.150     6.993 r  inst_generated/inst_U63/inst_mem_i_15__0/O
                         net (fo=1, routed)           0.165     7.158    inst_generated/inst_U63/inst_mem_i_15__0_n_1
    SLICE_X60Y97         LUT6 (Prop_lut6_I0_O)        0.328     7.486 r  inst_generated/inst_U63/inst_mem_i_6__0/O
                         net (fo=25, routed)          3.163    10.649    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y6          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   156.642    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   152.948 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   154.871    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   154.962 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         1.708   156.670    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_switches[4]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.461ns  (logic 0.305ns (12.405%)  route 2.156ns (87.595%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns = ( 155.828 - 154.959 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    R17                                               0.000     0.000 r  i_switches[4] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  i_switches_IBUF[4]_inst/O
                         net (fo=2, routed)           1.496     1.756    inst_generated/inst_U63/port15_reg_2[4]
    SLICE_X58Y97         LUT5 (Prop_lut5_I0_O)        0.045     1.801 r  inst_generated/inst_U63/inst_mem_i_4__0/O
                         net (fo=13, routed)          0.660     2.461    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y15         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.867   155.828    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[1]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.547ns  (logic 0.292ns (11.483%)  route 2.254ns (88.517%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns = ( 155.836 - 154.959 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    L16                                               0.000     0.000 r  i_switches[1] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_switches_IBUF[1]_inst/O
                         net (fo=2, routed)           1.262     1.509    inst_generated/inst_U63/port15_reg_2[1]
    SLICE_X61Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.554 r  inst_generated/inst_U63/inst_mem_i_18/O
                         net (fo=23, routed)          0.993     2.547    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y27         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.875   155.836    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y27         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[4]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.582ns  (logic 0.305ns (11.824%)  route 2.277ns (88.176%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns = ( 155.825 - 154.959 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    R17                                               0.000     0.000 r  i_switches[4] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  i_switches_IBUF[4]_inst/O
                         net (fo=2, routed)           1.496     1.756    inst_generated/inst_U63/port15_reg_2[4]
    SLICE_X58Y97         LUT5 (Prop_lut5_I0_O)        0.045     1.801 r  inst_generated/inst_U63/inst_mem_i_4__0/O
                         net (fo=13, routed)          0.781     2.582    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y14         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.864   155.825    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[1]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.679ns  (logic 0.292ns (10.914%)  route 2.387ns (89.086%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.879ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns = ( 155.838 - 154.959 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    L16                                               0.000     0.000 r  i_switches[1] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_switches_IBUF[1]_inst/O
                         net (fo=2, routed)           1.262     1.509    inst_generated/inst_U63/port15_reg_2[1]
    SLICE_X61Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.554 r  inst_generated/inst_U63/inst_mem_i_18/O
                         net (fo=23, routed)          1.125     2.679    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y28         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.877   155.838    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y28         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[7]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.800ns  (logic 0.320ns (11.445%)  route 2.480ns (88.555%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns = ( 155.839 - 154.959 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    R13                                               0.000     0.000 r  i_switches[7] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_switches_IBUF[7]_inst/O
                         net (fo=2, routed)           1.483     1.759    inst_generated/inst_U63/port15_reg_2[7]
    SLICE_X58Y98         LUT5 (Prop_lut5_I0_O)        0.045     1.804 r  inst_generated/inst_U63/inst_mem_i_1__0/O
                         net (fo=11, routed)          0.997     2.800    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y11         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.878   155.839    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[0]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.910ns  (logic 0.290ns (9.982%)  route 2.619ns (90.018%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.912ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns = ( 155.871 - 154.959 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    J15                                               0.000     0.000 r  i_switches[0] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  i_switches_IBUF[0]_inst/O
                         net (fo=2, routed)           1.212     1.457    inst_generated/inst_U63/port15_reg_2[0]
    SLICE_X61Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.502 r  inst_generated/inst_U63/inst_mem_i_8__0/O
                         net (fo=26, routed)          1.407     2.910    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y27         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.910   155.871    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y27         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[7]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.939ns  (logic 0.320ns (10.906%)  route 2.618ns (89.094%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.881ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns = ( 155.840 - 154.959 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    R13                                               0.000     0.000 r  i_switches[7] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_switches_IBUF[7]_inst/O
                         net (fo=2, routed)           1.483     1.759    inst_generated/inst_U63/port15_reg_2[7]
    SLICE_X58Y98         LUT5 (Prop_lut5_I0_O)        0.045     1.804 r  inst_generated/inst_U63/inst_mem_i_1__0/O
                         net (fo=11, routed)          1.135     2.939    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y10         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.879   155.840    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[1]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.974ns  (logic 0.292ns (9.834%)  route 2.681ns (90.166%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns = ( 155.898 - 154.959 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    L16                                               0.000     0.000 r  i_switches[1] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_switches_IBUF[1]_inst/O
                         net (fo=2, routed)           1.262     1.509    inst_generated/inst_U63/port15_reg_2[1]
    SLICE_X61Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.554 r  inst_generated/inst_U63/inst_mem_i_18/O
                         net (fo=23, routed)          1.420     2.974    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y5          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.937   155.898    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[2]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.992ns  (logic 0.408ns (13.636%)  route 2.584ns (86.364%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns = ( 155.839 - 154.959 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    M13                                               0.000     0.000 r  i_switches[2] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  i_switches_IBUF[2]_inst/O
                         net (fo=2, routed)           1.414     1.667    inst_generated/inst_U63/port15_reg_2[2]
    SLICE_X60Y97         LUT4 (Prop_lut4_I2_O)        0.044     1.711 r  inst_generated/inst_U63/inst_mem_i_15__0/O
                         net (fo=1, routed)           0.057     1.768    inst_generated/inst_U63/inst_mem_i_15__0_n_1
    SLICE_X60Y97         LUT6 (Prop_lut6_I0_O)        0.111     1.879 r  inst_generated/inst_U63/inst_mem_i_6__0/O
                         net (fo=25, routed)          1.113     2.992    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y29         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.878   155.839    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y29         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[4]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clkRamN_clk_wiz_5Mhz  {rise@54.959ns fall@154.959ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.997ns  (logic 0.305ns (10.186%)  route 2.692ns (89.814%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns = ( 155.835 - 154.959 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    R17                                               0.000     0.000 r  i_switches[4] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  i_switches_IBUF[4]_inst/O
                         net (fo=2, routed)           1.496     1.756    inst_generated/inst_U63/port15_reg_2[4]
    SLICE_X58Y97         LUT5 (Prop_lut5_I0_O)        0.045     1.801 r  inst_generated/inst_U63/inst_mem_i_4__0/O
                         net (fo=13, routed)          1.196     2.997    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y15         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkRamN_clk_wiz_5Mhz fall edge)
                                                    154.959   154.959 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   154.959 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   155.856    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   154.232 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   154.932    inst_clk5Mhz/inst/clkRamN_clk_wiz_5Mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   154.961 f  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=134, routed)         0.874   155.835    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk5_clk_wiz_5Mhz
  To Clock:  i_clk100

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.147ns  (logic 0.580ns (27.014%)  route 1.567ns (72.986%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns
    Source Clock Delay      (SCD):    4.340ns = ( 104.340 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.616   104.340    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X61Y103        FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y103        FDRE (Prop_fdre_C_Q)         0.456   104.796 f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/Q
                         net (fo=1, routed)           1.030   105.825    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[0]
    SLICE_X62Y103        LUT2 (Prop_lut2_I1_O)        0.124   105.949 f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1/O
                         net (fo=1, routed)           0.537   106.487    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB18_X1Y40         FIFO18E1                                     f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.531     4.953    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB18_X1Y40         FIFO18E1                                     r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK

Slack:                    inf
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.076ns  (logic 0.580ns (27.944%)  route 1.496ns (72.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns
    Source Clock Delay      (SCD):    4.356ns = ( 104.356 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.632   104.356    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X69Y99         FDPE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDPE (Prop_fdpe_C_Q)         0.456   104.812 f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/Q
                         net (fo=3, routed)           0.821   105.633    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg
    SLICE_X69Y98         LUT2 (Prop_lut2_I0_O)        0.124   105.757 f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1/O
                         net (fo=1, routed)           0.674   106.432    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB18_X1Y38         FIFO18E1                                     f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.554     4.976    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X1Y38         FIFO18E1                                     r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
                            (removal check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.490%)  route 0.386ns (67.511%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.526ns = ( 101.526 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.564   101.526    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X63Y105        FDPE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y105        FDPE (Prop_fdpe_C_Q)         0.141   101.667 f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.186   101.853    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg
    SLICE_X62Y103        LUT2 (Prop_lut2_I0_O)        0.045   101.898 f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1/O
                         net (fo=1, routed)           0.200   102.098    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB18_X1Y40         FIFO18E1                                     f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.875     2.040    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB18_X1Y40         FIFO18E1                                     r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK

Slack:                    inf
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
                            (removal check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.186ns (30.529%)  route 0.423ns (69.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.528ns = ( 101.528 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.567   101.528    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X69Y98         FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y98         FDRE (Prop_fdre_C_Q)         0.141   101.669 f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/Q
                         net (fo=1, routed)           0.156   101.826    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst[0]
    SLICE_X69Y98         LUT2 (Prop_lut2_I1_O)        0.045   101.871 f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1/O
                         net (fo=1, routed)           0.267   102.138    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB18_X1Y38         FIFO18E1                                     f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.881     2.046    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X1Y38         FIFO18E1                                     r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk5_clk_wiz_5Mhz
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_generated/inst_7seg/cathodesAH_reg[0]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            o_cathodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.685ns  (logic 4.033ns (52.482%)  route 3.652ns (47.518%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.693ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.634   104.358    inst_generated/inst_7seg/n_0_313_BUFG
    SLICE_X11Y102        FDSE                                         r  inst_generated/inst_7seg/cathodesAH_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDSE (Prop_fdse_C_Q)         0.456   104.814 r  inst_generated/inst_7seg/cathodesAH_reg[0]_inv/Q
                         net (fo=1, routed)           3.652   108.465    o_cathodes_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577   112.042 r  o_cathodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000   112.042    o_cathodes[0]
    T10                                                               r  o_cathodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_7seg/anodesAH_reg[6]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            o_anodes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.678ns  (logic 4.167ns (54.265%)  route 3.512ns (45.735%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.693ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.626   104.350    inst_generated/inst_7seg/n_0_313_BUFG
    SLICE_X34Y103        FDRE                                         r  inst_generated/inst_7seg/anodesAH_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.478   104.828 r  inst_generated/inst_7seg/anodesAH_reg[6]_inv/Q
                         net (fo=1, routed)           3.512   108.339    o_anodes_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.689   112.028 r  o_anodes_OBUF[6]_inst/O
                         net (fo=0)                   0.000   112.028    o_anodes[6]
    K2                                                                r  o_anodes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_7seg/anodesAH_reg[5]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            o_anodes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.627ns  (logic 4.070ns (53.359%)  route 3.557ns (46.641%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.693ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.626   104.350    inst_generated/inst_7seg/n_0_313_BUFG
    SLICE_X34Y103        FDRE                                         r  inst_generated/inst_7seg/anodesAH_reg[5]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.518   104.868 r  inst_generated/inst_7seg/anodesAH_reg[5]_inv/Q
                         net (fo=1, routed)           3.557   108.425    o_anodes_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.552   111.977 r  o_anodes_OBUF[5]_inst/O
                         net (fo=0)                   0.000   111.977    o_anodes[5]
    T14                                                               r  o_anodes[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_7seg/anodesAH_reg[7]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            o_anodes[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.613ns  (logic 4.147ns (54.476%)  route 3.466ns (45.524%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.693ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.633   104.357    inst_generated/inst_7seg/n_0_313_BUFG
    SLICE_X9Y101         FDRE                                         r  inst_generated/inst_7seg/anodesAH_reg[7]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.419   104.776 r  inst_generated/inst_7seg/anodesAH_reg[7]_inv/Q
                         net (fo=1, routed)           3.466   108.242    o_anodes_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.728   111.970 r  o_anodes_OBUF[7]_inst/O
                         net (fo=0)                   0.000   111.970    o_anodes[7]
    U13                                                               r  o_anodes[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_7seg/anodesAH_reg[2]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            o_anodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.492ns  (logic 4.030ns (53.794%)  route 3.462ns (46.206%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.693ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.633   104.357    inst_generated/inst_7seg/n_0_313_BUFG
    SLICE_X9Y101         FDRE                                         r  inst_generated/inst_7seg/anodesAH_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.456   104.813 r  inst_generated/inst_7seg/anodesAH_reg[2]_inv/Q
                         net (fo=1, routed)           3.462   108.275    o_anodes_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574   111.849 r  o_anodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000   111.849    o_anodes[2]
    T9                                                                r  o_anodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_7seg/cathodesAH_reg[5]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            o_cathodes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.272ns  (logic 4.017ns (55.232%)  route 3.256ns (44.768%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.693ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.634   104.358    inst_generated/inst_7seg/n_0_313_BUFG
    SLICE_X11Y102        FDSE                                         r  inst_generated/inst_7seg/cathodesAH_reg[5]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDSE (Prop_fdse_C_Q)         0.456   104.814 r  inst_generated/inst_7seg/cathodesAH_reg[5]_inv/Q
                         net (fo=1, routed)           3.256   108.069    o_cathodes_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561   111.630 r  o_cathodes_OBUF[5]_inst/O
                         net (fo=0)                   0.000   111.630    o_cathodes[5]
    T11                                                               r  o_cathodes[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_7seg/cathodesAH_reg[1]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            o_cathodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.122ns  (logic 4.011ns (56.328%)  route 3.110ns (43.672%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.693ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.634   104.358    inst_generated/inst_7seg/n_0_313_BUFG
    SLICE_X11Y102        FDSE                                         r  inst_generated/inst_7seg/cathodesAH_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDSE (Prop_fdse_C_Q)         0.456   104.814 r  inst_generated/inst_7seg/cathodesAH_reg[1]_inv/Q
                         net (fo=1, routed)           3.110   107.924    o_cathodes_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555   111.479 r  o_cathodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000   111.479    o_cathodes[1]
    R10                                                               r  o_cathodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_7seg/cathodesAH_reg[4]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            o_cathodes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.830ns  (logic 4.126ns (60.399%)  route 2.705ns (39.601%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.693ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.634   104.358    inst_generated/inst_7seg/n_0_313_BUFG
    SLICE_X11Y102        FDSE                                         r  inst_generated/inst_7seg/cathodesAH_reg[4]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDSE (Prop_fdse_C_Q)         0.419   104.777 r  inst_generated/inst_7seg/cathodesAH_reg[4]_inv/Q
                         net (fo=1, routed)           2.705   107.482    o_cathodes_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.707   111.188 r  o_cathodes_OBUF[4]_inst/O
                         net (fo=0)                   0.000   111.188    o_cathodes[4]
    P15                                                               r  o_cathodes[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_7seg/cathodesAH_reg[3]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            o_cathodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.514ns  (logic 4.006ns (61.502%)  route 2.508ns (38.498%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.693ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.634   104.358    inst_generated/inst_7seg/n_0_313_BUFG
    SLICE_X11Y102        FDSE                                         r  inst_generated/inst_7seg/cathodesAH_reg[3]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDSE (Prop_fdse_C_Q)         0.456   104.814 r  inst_generated/inst_7seg/cathodesAH_reg[3]_inv/Q
                         net (fo=1, routed)           2.508   107.321    o_cathodes_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550   110.872 r  o_cathodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000   110.872    o_cathodes[3]
    K13                                                               r  o_cathodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_7seg/cathodesAH_reg[7]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            o_cathodes[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.498ns  (logic 4.188ns (64.446%)  route 2.310ns (35.553%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.693ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809   101.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    97.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    99.906    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.782   101.784    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124   101.908 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   102.628    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   102.724 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.633   104.357    inst_generated/inst_7seg/n_0_313_BUFG
    SLICE_X10Y103        FDRE                                         r  inst_generated/inst_7seg/cathodesAH_reg[7]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.478   104.835 r  inst_generated/inst_7seg/cathodesAH_reg[7]_inv/Q
                         net (fo=1, routed)           2.310   107.145    o_cathodes_OBUF[7]
    H15                  OBUF (Prop_obuf_I_O)         3.710   110.855 r  o_cathodes_OBUF[7]_inst/O
                         net (fo=0)                   0.000   110.855    o_cathodes[7]
    H15                                                               r  o_cathodes[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_generated/inst_7seg/anodesAH_reg[1]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            o_anodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.915ns  (logic 1.377ns (71.913%)  route 0.538ns (28.087%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.693ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.572   101.534    inst_generated/inst_7seg/n_0_313_BUFG
    SLICE_X9Y101         FDRE                                         r  inst_generated/inst_7seg/anodesAH_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.141   101.675 r  inst_generated/inst_7seg/anodesAH_reg[1]_inv/Q
                         net (fo=1, routed)           0.538   102.213    o_anodes_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236   103.449 r  o_anodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000   103.449    o_anodes[1]
    J18                                                               r  o_anodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_7seg/cathodesAH_reg[2]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            o_cathodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.921ns  (logic 1.375ns (71.612%)  route 0.545ns (28.388%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.693ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.572   101.534    inst_generated/inst_7seg/n_0_313_BUFG
    SLICE_X11Y102        FDSE                                         r  inst_generated/inst_7seg/cathodesAH_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDSE (Prop_fdse_C_Q)         0.128   101.662 r  inst_generated/inst_7seg/cathodesAH_reg[2]_inv/Q
                         net (fo=1, routed)           0.545   102.207    o_cathodes_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.247   103.454 r  o_cathodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000   103.454    o_cathodes[2]
    K16                                                               r  o_cathodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_7seg/anodesAH_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            o_anodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.932ns  (logic 1.400ns (72.480%)  route 0.532ns (27.520%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.693ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.571   101.533    inst_generated/inst_7seg/n_0_313_BUFG
    SLICE_X10Y103        FDRE                                         r  inst_generated/inst_7seg/anodesAH_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.164   101.697 r  inst_generated/inst_7seg/anodesAH_reg[0]_inv/Q
                         net (fo=1, routed)           0.532   102.228    o_anodes_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236   103.465 r  o_anodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000   103.465    o_anodes[0]
    J17                                                               r  o_anodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_7seg/cathodesAH_reg[6]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            o_cathodes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.419ns (70.282%)  route 0.600ns (29.718%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.693ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.572   101.534    inst_generated/inst_7seg/n_0_313_BUFG
    SLICE_X11Y102        FDSE                                         r  inst_generated/inst_7seg/cathodesAH_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDSE (Prop_fdse_C_Q)         0.128   101.662 r  inst_generated/inst_7seg/cathodesAH_reg[6]_inv/Q
                         net (fo=1, routed)           0.600   102.262    o_cathodes_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.291   103.553 r  o_cathodes_OBUF[6]_inst/O
                         net (fo=0)                   0.000   103.553    o_cathodes[6]
    L18                                                               r  o_cathodes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_7seg/anodesAH_reg[3]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            o_anodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.080ns  (logic 1.434ns (68.929%)  route 0.646ns (31.071%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.693ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.572   101.534    inst_generated/inst_7seg/n_0_313_BUFG
    SLICE_X9Y101         FDRE                                         r  inst_generated/inst_7seg/anodesAH_reg[3]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.128   101.662 r  inst_generated/inst_7seg/anodesAH_reg[3]_inv/Q
                         net (fo=1, routed)           0.646   102.308    o_anodes_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.306   103.614 r  o_anodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000   103.614    o_anodes[3]
    J14                                                               r  o_anodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_7seg/anodesAH_reg[4]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            o_anodes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.091ns  (logic 1.392ns (66.559%)  route 0.699ns (33.441%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.693ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.572   101.534    inst_generated/inst_7seg/n_0_313_BUFG
    SLICE_X9Y101         FDRE                                         r  inst_generated/inst_7seg/anodesAH_reg[4]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.141   101.675 r  inst_generated/inst_7seg/anodesAH_reg[4]_inv/Q
                         net (fo=1, routed)           0.699   102.374    o_anodes_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251   103.624 r  o_anodes_OBUF[4]_inst/O
                         net (fo=0)                   0.000   103.624    o_anodes[4]
    P14                                                               r  o_anodes[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_7seg/cathodesAH_reg[7]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            o_cathodes[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.098ns  (logic 1.441ns (68.669%)  route 0.657ns (31.331%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.693ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.571   101.533    inst_generated/inst_7seg/n_0_313_BUFG
    SLICE_X10Y103        FDRE                                         r  inst_generated/inst_7seg/cathodesAH_reg[7]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.148   101.681 r  inst_generated/inst_7seg/cathodesAH_reg[7]_inv/Q
                         net (fo=1, routed)           0.657   102.338    o_cathodes_OBUF[7]
    H15                  OBUF (Prop_obuf_I_O)         1.293   103.630 r  o_cathodes_OBUF[7]_inst/O
                         net (fo=0)                   0.000   103.630    o_cathodes[7]
    H15                                                               r  o_cathodes[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_7seg/cathodesAH_reg[3]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            o_cathodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.131ns  (logic 1.392ns (65.328%)  route 0.739ns (34.672%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.693ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.572   101.534    inst_generated/inst_7seg/n_0_313_BUFG
    SLICE_X11Y102        FDSE                                         r  inst_generated/inst_7seg/cathodesAH_reg[3]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDSE (Prop_fdse_C_Q)         0.141   101.675 r  inst_generated/inst_7seg/cathodesAH_reg[3]_inv/Q
                         net (fo=1, routed)           0.739   102.413    o_cathodes_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251   103.664 r  o_cathodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000   103.664    o_cathodes[3]
    K13                                                               r  o_cathodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_7seg/cathodesAH_reg[4]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            o_cathodes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.210ns  (logic 1.415ns (64.035%)  route 0.795ns (35.965%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.693ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.572   101.534    inst_generated/inst_7seg/n_0_313_BUFG
    SLICE_X11Y102        FDSE                                         r  inst_generated/inst_7seg/cathodesAH_reg[4]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDSE (Prop_fdse_C_Q)         0.128   101.662 r  inst_generated/inst_7seg/cathodesAH_reg[4]_inv/Q
                         net (fo=1, routed)           0.795   102.456    o_cathodes_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.287   103.744 r  o_cathodes_OBUF[4]_inst/O
                         net (fo=0)                   0.000   103.744    o_cathodes[4]
    P15                                                               r  o_cathodes[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_7seg/cathodesAH_reg[1]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            o_cathodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.347ns  (logic 1.397ns (59.519%)  route 0.950ns (40.481%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.693ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624   100.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    99.328 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    99.976    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.623   100.625    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045   100.670 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266   100.936    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   100.962 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.572   101.534    inst_generated/inst_7seg/n_0_313_BUFG
    SLICE_X11Y102        FDSE                                         r  inst_generated/inst_7seg/cathodesAH_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDSE (Prop_fdse_C_Q)         0.141   101.675 r  inst_generated/inst_7seg/cathodesAH_reg[1]_inv/Q
                         net (fo=1, routed)           0.950   102.625    o_cathodes_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256   103.881 r  o_cathodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000   103.881    o_cathodes[1]
    R10                                                               r  o_cathodes[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_5Mhz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_5Mhz'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.505ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_5Mhz fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    26.809    inst_clk5Mhz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922    22.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018    24.906    inst_clk5Mhz/inst/clkfbout_clk_wiz_5Mhz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    25.002 f  inst_clk5Mhz/inst/clkf_buf/O
                         net (fo=1, routed)           1.807    26.809    inst_clk5Mhz/inst/clkfbout_buf_clk_wiz_5Mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_5Mhz'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.505ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_5Mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     0.624    inst_clk5Mhz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296    -0.672 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648    -0.024    inst_clk5Mhz/inst/clkfbout_clk_wiz_5Mhz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_clk5Mhz/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     0.624    inst_clk5Mhz/inst/clkfbout_buf_clk_wiz_5Mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  i_clk100
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/inst_tx/o_serialOut_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_serialOut
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.256ns  (logic 4.011ns (55.282%)  route 3.245ns (44.718%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.616     5.218    uart/inst_tx/i_clk100
    SLICE_X63Y103        FDPE                                         r  uart/inst_tx/o_serialOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDPE (Prop_fdpe_C_Q)         0.456     5.674 r  uart/inst_tx/o_serialOut_reg/Q
                         net (fo=1, routed)           3.245     8.919    o_serialOut_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    12.474 r  o_serialOut_OBUF_inst/O
                         net (fo=0)                   0.000    12.474    o_serialOut
    D4                                                                r  o_serialOut (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/inst_tx/o_serialOut_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_serialOut
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.517ns  (logic 1.397ns (55.505%)  route 1.120ns (44.495%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.562     1.481    uart/inst_tx/i_clk100
    SLICE_X63Y103        FDPE                                         r  uart/inst_tx/o_serialOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDPE (Prop_fdpe_C_Q)         0.141     1.622 r  uart/inst_tx/o_serialOut_reg/Q
                         net (fo=1, routed)           1.120     2.742    o_serialOut_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     3.998 r  o_serialOut_OBUF_inst/O
                         net (fo=0)                   0.000     3.998    o_serialOut
    D4                                                                r  o_serialOut (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk5_clk_wiz_5Mhz

Max Delay           200 Endpoints
Min Delay           200 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            inst_generated/inst_U64/port16_reg/CLR
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.997ns  (logic 1.659ns (11.853%)  route 12.338ns (88.147%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.964ns = ( 103.964 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          6.331     7.838    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.152     7.990 f  inst_generated/inst_7seg/r_data[7]_i_3__1/O
                         net (fo=177, routed)         6.007    13.997    inst_generated/inst_U64/port21_reg_0
    SLICE_X8Y134         FDCE                                         f  inst_generated/inst_U64/port16_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.505   103.964    inst_generated/inst_U64/n_0_313_BUFG
    SLICE_X8Y134         FDCE                                         r  inst_generated/inst_U64/port16_reg/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            inst_generated/inst_U64/port18_reg/CLR
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.997ns  (logic 1.659ns (11.853%)  route 12.338ns (88.147%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.964ns = ( 103.964 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          6.331     7.838    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.152     7.990 f  inst_generated/inst_7seg/r_data[7]_i_3__1/O
                         net (fo=177, routed)         6.007    13.997    inst_generated/inst_U64/port21_reg_0
    SLICE_X9Y134         FDCE                                         f  inst_generated/inst_U64/port18_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.505   103.964    inst_generated/inst_U64/n_0_313_BUFG
    SLICE_X9Y134         FDCE                                         r  inst_generated/inst_U64/port18_reg/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            inst_generated/inst_U64/port20_reg/CLR
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.997ns  (logic 1.659ns (11.853%)  route 12.338ns (88.147%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.964ns = ( 103.964 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          6.331     7.838    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.152     7.990 f  inst_generated/inst_7seg/r_data[7]_i_3__1/O
                         net (fo=177, routed)         6.007    13.997    inst_generated/inst_U64/port21_reg_0
    SLICE_X8Y134         FDCE                                         f  inst_generated/inst_U64/port20_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.505   103.964    inst_generated/inst_U64/n_0_313_BUFG
    SLICE_X8Y134         FDCE                                         r  inst_generated/inst_U64/port20_reg/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            inst_generated/inst_U71/port15_reg/CLR
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.997ns  (logic 1.659ns (11.853%)  route 12.338ns (88.147%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.964ns = ( 103.964 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          6.331     7.838    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.152     7.990 f  inst_generated/inst_7seg/r_data[7]_i_3__1/O
                         net (fo=177, routed)         6.007    13.997    inst_generated/inst_U71/port21_reg_2
    SLICE_X9Y134         FDCE                                         f  inst_generated/inst_U71/port15_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.505   103.964    inst_generated/inst_U71/n_0_313_BUFG
    SLICE_X9Y134         FDCE                                         r  inst_generated/inst_U71/port15_reg/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            inst_generated/inst_U64/port17_reg/CLR
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.659ns  (logic 1.659ns (12.146%)  route 12.000ns (87.854%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.963ns = ( 103.963 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          6.331     7.838    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.152     7.990 f  inst_generated/inst_7seg/r_data[7]_i_3__1/O
                         net (fo=177, routed)         5.669    13.659    inst_generated/inst_U64/port21_reg_0
    SLICE_X9Y133         FDCE                                         f  inst_generated/inst_U64/port17_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.504   103.963    inst_generated/inst_U64/n_0_313_BUFG
    SLICE_X9Y133         FDCE                                         r  inst_generated/inst_U64/port17_reg/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            inst_generated/inst_U64/port19_reg/CLR
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.659ns  (logic 1.659ns (12.146%)  route 12.000ns (87.854%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.963ns = ( 103.963 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          6.331     7.838    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.152     7.990 f  inst_generated/inst_7seg/r_data[7]_i_3__1/O
                         net (fo=177, routed)         5.669    13.659    inst_generated/inst_U64/port21_reg_0
    SLICE_X9Y133         FDCE                                         f  inst_generated/inst_U64/port19_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.504   103.963    inst_generated/inst_U64/n_0_313_BUFG
    SLICE_X9Y133         FDCE                                         r  inst_generated/inst_U64/port19_reg/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            inst_generated/inst_U64/port21_reg/CLR
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.659ns  (logic 1.659ns (12.146%)  route 12.000ns (87.854%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.963ns = ( 103.963 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          6.331     7.838    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.152     7.990 f  inst_generated/inst_7seg/r_data[7]_i_3__1/O
                         net (fo=177, routed)         5.669    13.659    inst_generated/inst_U64/port21_reg_0
    SLICE_X8Y133         FDCE                                         f  inst_generated/inst_U64/port21_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.504   103.963    inst_generated/inst_U64/n_0_313_BUFG
    SLICE_X8Y133         FDCE                                         r  inst_generated/inst_U64/port21_reg/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            inst_generated/inst_U64/port22_reg/CLR
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.659ns  (logic 1.659ns (12.146%)  route 12.000ns (87.854%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.963ns = ( 103.963 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          6.331     7.838    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.152     7.990 f  inst_generated/inst_7seg/r_data[7]_i_3__1/O
                         net (fo=177, routed)         5.669    13.659    inst_generated/inst_U64/port21_reg_0
    SLICE_X8Y133         FDCE                                         f  inst_generated/inst_U64/port22_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.504   103.963    inst_generated/inst_U64/n_0_313_BUFG
    SLICE_X8Y133         FDCE                                         r  inst_generated/inst_U64/port22_reg/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            inst_generated/inst_U64/port15_reg/CLR
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.519ns  (logic 1.659ns (12.271%)  route 11.860ns (87.729%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.960ns = ( 103.960 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          6.331     7.838    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.152     7.990 f  inst_generated/inst_7seg/r_data[7]_i_3__1/O
                         net (fo=177, routed)         5.530    13.519    inst_generated/inst_U64/port21_reg_0
    SLICE_X8Y131         FDCE                                         f  inst_generated/inst_U64/port15_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.501   103.960    inst_generated/inst_U64/n_0_313_BUFG
    SLICE_X8Y131         FDCE                                         r  inst_generated/inst_U64/port15_reg/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            inst_generated/inst_U70/port16_reg/CLR
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.145ns  (logic 1.659ns (12.621%)  route 11.486ns (87.379%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.971ns = ( 103.971 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          6.331     7.838    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.152     7.990 f  inst_generated/inst_7seg/r_data[7]_i_3__1/O
                         net (fo=177, routed)         5.155    13.145    inst_generated/inst_U70/port21_reg_2
    SLICE_X8Y100         FDCE                                         f  inst_generated/inst_U70/port16_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   101.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   100.003 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.628   101.631    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100   101.731 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   102.369    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.460 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         1.512   103.971    inst_generated/inst_U70/n_0_313_BUFG
    SLICE_X8Y100         FDCE                                         r  inst_generated/inst_U70/port16_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_btnStep
                            (input port)
  Destination:            inst_generated/inst_U35/port12_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.314ns  (logic 0.244ns (18.598%)  route 1.070ns (81.402%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns = ( 102.120 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  i_btnStep (IN)
                         net (fo=0)                   0.000     0.000    i_btnStep
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  i_btnStep_IBUF_inst/O
                         net (fo=1, routed)           1.070     1.314    inst_generated/inst_U35/i_btnStep_IBUF
    SLICE_X50Y95         FDCE                                         r  inst_generated/inst_U35/port12_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.259    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.833   102.120    inst_generated/inst_U35/n_0_313_BUFG
    SLICE_X50Y95         FDCE                                         r  inst_generated/inst_U35/port12_reg/C

Slack:                    inf
  Source:                 i_swStepNRun
                            (input port)
  Destination:            inst_generated/inst_U35/port6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.624ns  (logic 0.291ns (17.912%)  route 1.333ns (82.088%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 102.119 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  i_swStepNRun (IN)
                         net (fo=0)                   0.000     0.000    i_swStepNRun
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  i_swStepNRun_IBUF_inst/O
                         net (fo=1, routed)           1.333     1.624    inst_generated/inst_U35/i_swStepNRun_IBUF
    SLICE_X50Y92         FDCE                                         r  inst_generated/inst_U35/port6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.259    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.832   102.119    inst_generated/inst_U35/n_0_313_BUFG
    SLICE_X50Y92         FDCE                                         r  inst_generated/inst_U35/port6_reg/C

Slack:                    inf
  Source:                 i_swInstrNCycle
                            (input port)
  Destination:            inst_generated/inst_U35/port2_reg/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.724ns  (logic 0.277ns (16.089%)  route 1.447ns (83.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns = ( 102.120 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  i_swInstrNCycle (IN)
                         net (fo=0)                   0.000     0.000    i_swInstrNCycle
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  i_swInstrNCycle_IBUF_inst/O
                         net (fo=1, routed)           1.447     1.724    inst_generated/inst_U35/i_swInstrNCycle_IBUF
    SLICE_X50Y95         FDCE                                         r  inst_generated/inst_U35/port2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.259    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.833   102.120    inst_generated/inst_U35/n_0_313_BUFG
    SLICE_X50Y95         FDCE                                         r  inst_generated/inst_U35/port2_reg/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            inst_generated/inst_U54/r_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.919ns  (logic 0.320ns (16.657%)  route 1.599ns (83.343%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns = ( 102.121 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.599     1.874    inst_generated/inst_U70/i_btnReset_IBUF
    SLICE_X60Y101        LUT6 (Prop_lut6_I0_O)        0.045     1.919 r  inst_generated/inst_U70/r_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.919    inst_generated/inst_U54/D[5]
    SLICE_X60Y101        FDCE                                         r  inst_generated/inst_U54/r_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.259    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.833   102.121    inst_generated/inst_U54/n_0_313_BUFG
    SLICE_X60Y101        FDCE                                         r  inst_generated/inst_U54/r_data_reg[5]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            inst_generated/inst_U54/r_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.945ns  (logic 0.320ns (16.435%)  route 1.625ns (83.565%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns = ( 102.121 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.625     1.900    inst_generated/inst_U70/i_btnReset_IBUF
    SLICE_X61Y101        LUT6 (Prop_lut6_I5_O)        0.045     1.945 r  inst_generated/inst_U70/r_data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.945    inst_generated/inst_U54/D[4]
    SLICE_X61Y101        FDCE                                         r  inst_generated/inst_U54/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.259    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.833   102.121    inst_generated/inst_U54/n_0_313_BUFG
    SLICE_X61Y101        FDCE                                         r  inst_generated/inst_U54/r_data_reg[4]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            inst_generated/inst_U54/r_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.080ns  (logic 0.320ns (15.368%)  route 1.760ns (84.632%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns = ( 102.121 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.760     2.035    inst_generated/inst_U70/i_btnReset_IBUF
    SLICE_X58Y100        LUT6 (Prop_lut6_I0_O)        0.045     2.080 r  inst_generated/inst_U70/r_data[7]_i_2/O
                         net (fo=1, routed)           0.000     2.080    inst_generated/inst_U54/D[7]
    SLICE_X58Y100        FDCE                                         r  inst_generated/inst_U54/r_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.259    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.833   102.121    inst_generated/inst_U54/n_0_313_BUFG
    SLICE_X58Y100        FDCE                                         r  inst_generated/inst_U54/r_data_reg[7]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            inst_generated/inst_U54/r_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.081ns  (logic 0.320ns (15.360%)  route 1.761ns (84.640%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns = ( 102.121 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.761     2.036    inst_generated/inst_U70/i_btnReset_IBUF
    SLICE_X58Y100        LUT6 (Prop_lut6_I0_O)        0.045     2.081 r  inst_generated/inst_U70/r_data[6]_i_1/O
                         net (fo=1, routed)           0.000     2.081    inst_generated/inst_U54/D[6]
    SLICE_X58Y100        FDCE                                         r  inst_generated/inst_U54/r_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.259    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.833   102.121    inst_generated/inst_U54/n_0_313_BUFG
    SLICE_X58Y100        FDCE                                         r  inst_generated/inst_U54/r_data_reg[6]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            inst_generated/inst_U54/r_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.220ns  (logic 0.365ns (16.422%)  route 1.856ns (83.578%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns = ( 102.121 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.664     1.939    inst_generated/inst_U54/i_btnReset_IBUF
    SLICE_X60Y102        LUT5 (Prop_lut5_I4_O)        0.045     1.984 r  inst_generated/inst_U54/r_data[2]_i_2__0/O
                         net (fo=1, routed)           0.191     2.175    inst_generated/inst_U70/r_data_reg[2]
    SLICE_X60Y102        LUT6 (Prop_lut6_I5_O)        0.045     2.220 r  inst_generated/inst_U70/r_data[2]_i_1/O
                         net (fo=1, routed)           0.000     2.220    inst_generated/inst_U54/D[2]
    SLICE_X60Y102        FDCE                                         r  inst_generated/inst_U54/r_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.259    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.833   102.121    inst_generated/inst_U54/n_0_313_BUFG
    SLICE_X60Y102        FDCE                                         r  inst_generated/inst_U54/r_data_reg[2]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            inst_generated/inst_U54/r_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.239ns  (logic 0.434ns (19.366%)  route 1.805ns (80.634%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns = ( 102.121 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.664     1.939    inst_generated/inst_U54/i_btnReset_IBUF
    SLICE_X60Y102        LUT4 (Prop_lut4_I1_O)        0.048     1.987 r  inst_generated/inst_U54/r_data[1]_i_2__0/O
                         net (fo=1, routed)           0.141     2.128    inst_generated/inst_U70/r_data_reg[1]_0
    SLICE_X60Y102        LUT6 (Prop_lut6_I5_O)        0.111     2.239 r  inst_generated/inst_U70/r_data[1]_i_1/O
                         net (fo=1, routed)           0.000     2.239    inst_generated/inst_U54/D[1]
    SLICE_X60Y102        FDCE                                         r  inst_generated/inst_U54/r_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.259    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.833   102.121    inst_generated/inst_U54/n_0_313_BUFG
    SLICE_X60Y102        FDCE                                         r  inst_generated/inst_U54/r_data_reg[1]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            inst_generated/inst_U54/r_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.541ns  (logic 0.320ns (12.578%)  route 2.221ns (87.422%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns = ( 102.121 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          2.221     2.496    inst_generated/inst_U70/i_btnReset_IBUF
    SLICE_X60Y102        LUT6 (Prop_lut6_I5_O)        0.045     2.541 r  inst_generated/inst_U70/r_data[0]_i_1/O
                         net (fo=1, routed)           0.000     2.541    inst_generated/inst_U54/D[0]
    SLICE_X60Y102        FDCE                                         r  inst_generated/inst_U54/r_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898   100.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    99.273 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    99.973    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   100.002 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.902   100.904    s_oszClk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056   100.960 r  n_0_313_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299   101.259    n_0_313_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   101.288 r  n_0_313_BUFG_inst/O
                         net (fo=182, routed)         0.833   102.121    inst_generated/inst_U54/n_0_313_BUFG
    SLICE_X60Y102        FDCE                                         r  inst_generated/inst_U54/r_data_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  i_clk100

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_tx/r_clkCount_reg[2]/CLR
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.003ns  (logic 1.659ns (15.078%)  route 9.344ns (84.922%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          6.331     7.838    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.152     7.990 f  inst_generated/inst_7seg/r_data[7]_i_3__1/O
                         net (fo=177, routed)         3.013    11.003    uart/inst_tx/o_serialOut_reg_0
    SLICE_X65Y115        FDCE                                         f  uart/inst_tx/r_clkCount_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.490     4.912    uart/inst_tx/i_clk100
    SLICE_X65Y115        FDCE                                         r  uart/inst_tx/r_clkCount_reg[2]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_tx/r_clkCount_reg[3]/CLR
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.003ns  (logic 1.659ns (15.078%)  route 9.344ns (84.922%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          6.331     7.838    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.152     7.990 f  inst_generated/inst_7seg/r_data[7]_i_3__1/O
                         net (fo=177, routed)         3.013    11.003    uart/inst_tx/o_serialOut_reg_0
    SLICE_X65Y115        FDCE                                         f  uart/inst_tx/r_clkCount_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.490     4.912    uart/inst_tx/i_clk100
    SLICE_X65Y115        FDCE                                         r  uart/inst_tx/r_clkCount_reg[3]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_tx/r_clkCount_reg[4]/CLR
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.003ns  (logic 1.659ns (15.078%)  route 9.344ns (84.922%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          6.331     7.838    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.152     7.990 f  inst_generated/inst_7seg/r_data[7]_i_3__1/O
                         net (fo=177, routed)         3.013    11.003    uart/inst_tx/o_serialOut_reg_0
    SLICE_X65Y115        FDCE                                         f  uart/inst_tx/r_clkCount_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.490     4.912    uart/inst_tx/i_clk100
    SLICE_X65Y115        FDCE                                         r  uart/inst_tx/r_clkCount_reg[4]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_tx/r_clkCount_reg[1]/CLR
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.864ns  (logic 1.659ns (15.270%)  route 9.205ns (84.730%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          6.331     7.838    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.152     7.990 f  inst_generated/inst_7seg/r_data[7]_i_3__1/O
                         net (fo=177, routed)         2.875    10.864    uart/inst_tx/o_serialOut_reg_0
    SLICE_X65Y114        FDCE                                         f  uart/inst_tx/r_clkCount_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.491     4.913    uart/inst_tx/i_clk100
    SLICE_X65Y114        FDCE                                         r  uart/inst_tx/r_clkCount_reg[1]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_tx/r_clkCount_reg[5]/CLR
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.864ns  (logic 1.659ns (15.270%)  route 9.205ns (84.730%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          6.331     7.838    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.152     7.990 f  inst_generated/inst_7seg/r_data[7]_i_3__1/O
                         net (fo=177, routed)         2.875    10.864    uart/inst_tx/o_serialOut_reg_0
    SLICE_X65Y114        FDCE                                         f  uart/inst_tx/r_clkCount_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.491     4.913    uart/inst_tx/i_clk100
    SLICE_X65Y114        FDCE                                         r  uart/inst_tx/r_clkCount_reg[5]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_tx/r_clkCount_reg[7]/CLR
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.570ns  (logic 1.659ns (15.696%)  route 8.911ns (84.304%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          6.331     7.838    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.152     7.990 f  inst_generated/inst_7seg/r_data[7]_i_3__1/O
                         net (fo=177, routed)         2.580    10.570    uart/inst_tx/o_serialOut_reg_0
    SLICE_X64Y112        FDCE                                         f  uart/inst_tx/r_clkCount_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.492     4.914    uart/inst_tx/i_clk100
    SLICE_X64Y112        FDCE                                         r  uart/inst_tx/r_clkCount_reg[7]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_tx/r_clkCount_reg[8]/CLR
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.570ns  (logic 1.659ns (15.696%)  route 8.911ns (84.304%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          6.331     7.838    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.152     7.990 f  inst_generated/inst_7seg/r_data[7]_i_3__1/O
                         net (fo=177, routed)         2.580    10.570    uart/inst_tx/o_serialOut_reg_0
    SLICE_X64Y112        FDCE                                         f  uart/inst_tx/r_clkCount_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.492     4.914    uart/inst_tx/i_clk100
    SLICE_X64Y112        FDCE                                         r  uart/inst_tx/r_clkCount_reg[8]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_tx/r_clkCount_reg[9]/CLR
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.570ns  (logic 1.659ns (15.696%)  route 8.911ns (84.304%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          6.331     7.838    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.152     7.990 f  inst_generated/inst_7seg/r_data[7]_i_3__1/O
                         net (fo=177, routed)         2.580    10.570    uart/inst_tx/o_serialOut_reg_0
    SLICE_X64Y112        FDCE                                         f  uart/inst_tx/r_clkCount_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.492     4.914    uart/inst_tx/i_clk100
    SLICE_X64Y112        FDCE                                         r  uart/inst_tx/r_clkCount_reg[9]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_tx/r_clkCount_reg[0]/CLR
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.421ns  (logic 1.659ns (15.919%)  route 8.762ns (84.081%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          6.331     7.838    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.152     7.990 f  inst_generated/inst_7seg/r_data[7]_i_3__1/O
                         net (fo=177, routed)         2.432    10.421    uart/inst_tx/o_serialOut_reg_0
    SLICE_X64Y111        FDCE                                         f  uart/inst_tx/r_clkCount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.493     4.915    uart/inst_tx/i_clk100
    SLICE_X64Y111        FDCE                                         r  uart/inst_tx/r_clkCount_reg[0]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_tx/r_clkCount_reg[10]/CLR
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.421ns  (logic 1.659ns (15.919%)  route 8.762ns (84.081%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          6.331     7.838    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.152     7.990 f  inst_generated/inst_7seg/r_data[7]_i_3__1/O
                         net (fo=177, routed)         2.432    10.421    uart/inst_tx/o_serialOut_reg_0
    SLICE_X64Y111        FDCE                                         f  uart/inst_tx/r_clkCount_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.493     4.915    uart/inst_tx/i_clk100
    SLICE_X64Y111        FDCE                                         r  uart/inst_tx/r_clkCount_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_serialIn
                            (input port)
  Destination:            uart/inst_rx/r_serialIn_reg/D
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.492ns  (logic 0.257ns (17.260%)  route 1.234ns (82.740%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  i_serialIn (IN)
                         net (fo=0)                   0.000     0.000    i_serialIn
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_serialIn_IBUF_inst/O
                         net (fo=1, routed)           1.234     1.492    uart/inst_rx/i_serialIn_IBUF
    SLICE_X68Y99         FDCE                                         r  uart/inst_rx/r_serialIn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.841     2.006    uart/inst_rx/i_clk100
    SLICE_X68Y99         FDCE                                         r  uart/inst_rx/r_serialIn_reg/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_rx/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.324ns  (logic 0.320ns (9.615%)  route 3.004ns (90.385%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          2.834     3.108    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.045     3.153 f  inst_generated/inst_7seg/r_data[7]_i_3__1/O
                         net (fo=177, routed)         0.170     3.324    uart/inst_rx/r_clkCount_reg[0]_0
    SLICE_X65Y95         FDCE                                         f  uart/inst_rx/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.840     2.005    uart/inst_rx/i_clk100
    SLICE_X65Y95         FDCE                                         r  uart/inst_rx/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_rx/o_valid_reg/CLR
                            (removal check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.382ns  (logic 0.320ns (9.448%)  route 3.063ns (90.552%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          2.834     3.108    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.045     3.153 f  inst_generated/inst_7seg/r_data[7]_i_3__1/O
                         net (fo=177, routed)         0.229     3.382    uart/inst_rx/r_clkCount_reg[0]_0
    SLICE_X66Y96         FDCE                                         f  uart/inst_rx/o_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.840     2.005    uart/inst_rx/i_clk100
    SLICE_X66Y96         FDCE                                         r  uart/inst_rx/o_valid_reg/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_rx/r_clkCount_reg[12]/CLR
                            (removal check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.382ns  (logic 0.320ns (9.448%)  route 3.063ns (90.552%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          2.834     3.108    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.045     3.153 f  inst_generated/inst_7seg/r_data[7]_i_3__1/O
                         net (fo=177, routed)         0.229     3.382    uart/inst_rx/r_clkCount_reg[0]_0
    SLICE_X66Y96         FDCE                                         f  uart/inst_rx/r_clkCount_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.840     2.005    uart/inst_rx/i_clk100
    SLICE_X66Y96         FDCE                                         r  uart/inst_rx/r_clkCount_reg[12]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_rx/r_clkCount_reg[8]/CLR
                            (removal check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.382ns  (logic 0.320ns (9.448%)  route 3.063ns (90.552%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          2.834     3.108    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.045     3.153 f  inst_generated/inst_7seg/r_data[7]_i_3__1/O
                         net (fo=177, routed)         0.229     3.382    uart/inst_rx/r_clkCount_reg[0]_0
    SLICE_X66Y96         FDCE                                         f  uart/inst_rx/r_clkCount_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.840     2.005    uart/inst_rx/i_clk100
    SLICE_X66Y96         FDCE                                         r  uart/inst_rx/r_clkCount_reg[8]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_rx/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.448ns  (logic 0.320ns (9.269%)  route 3.128ns (90.731%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          2.834     3.108    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.045     3.153 f  inst_generated/inst_7seg/r_data[7]_i_3__1/O
                         net (fo=177, routed)         0.294     3.448    uart/inst_rx/r_clkCount_reg[0]_0
    SLICE_X66Y95         FDCE                                         f  uart/inst_rx/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.840     2.005    uart/inst_rx/i_clk100
    SLICE_X66Y95         FDCE                                         r  uart/inst_rx/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_rx/r_clkCount_reg[3]/CLR
                            (removal check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.448ns  (logic 0.320ns (9.269%)  route 3.128ns (90.731%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          2.834     3.108    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.045     3.153 f  inst_generated/inst_7seg/r_data[7]_i_3__1/O
                         net (fo=177, routed)         0.294     3.448    uart/inst_rx/r_clkCount_reg[0]_0
    SLICE_X66Y95         FDCE                                         f  uart/inst_rx/r_clkCount_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.840     2.005    uart/inst_rx/i_clk100
    SLICE_X66Y95         FDCE                                         r  uart/inst_rx/r_clkCount_reg[3]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_rx/r_clkCount_reg[1]/CLR
                            (removal check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.455ns  (logic 0.320ns (9.251%)  route 3.135ns (90.749%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          2.834     3.108    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.045     3.153 f  inst_generated/inst_7seg/r_data[7]_i_3__1/O
                         net (fo=177, routed)         0.301     3.455    uart/inst_rx/r_clkCount_reg[0]_0
    SLICE_X68Y95         FDCE                                         f  uart/inst_rx/r_clkCount_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.840     2.005    uart/inst_rx/i_clk100
    SLICE_X68Y95         FDCE                                         r  uart/inst_rx/r_clkCount_reg[1]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_rx/r_clkCount_reg[2]/CLR
                            (removal check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.455ns  (logic 0.320ns (9.251%)  route 3.135ns (90.749%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          2.834     3.108    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.045     3.153 f  inst_generated/inst_7seg/r_data[7]_i_3__1/O
                         net (fo=177, routed)         0.301     3.455    uart/inst_rx/r_clkCount_reg[0]_0
    SLICE_X68Y95         FDCE                                         f  uart/inst_rx/r_clkCount_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.840     2.005    uart/inst_rx/i_clk100
    SLICE_X68Y95         FDCE                                         r  uart/inst_rx/r_clkCount_reg[2]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_rx/r_clkCount_reg[4]/CLR
                            (removal check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.455ns  (logic 0.320ns (9.251%)  route 3.135ns (90.749%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          2.834     3.108    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.045     3.153 f  inst_generated/inst_7seg/r_data[7]_i_3__1/O
                         net (fo=177, routed)         0.301     3.455    uart/inst_rx/r_clkCount_reg[0]_0
    SLICE_X68Y95         FDCE                                         f  uart/inst_rx/r_clkCount_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.840     2.005    uart/inst_rx/i_clk100
    SLICE_X68Y95         FDCE                                         r  uart/inst_rx/r_clkCount_reg[4]/C





