
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>./external/basejump_stl/bsg_mem/bsg_mem_1rw_sync_mask_write_byte_synth.v Cov: 48% </h3>
<pre style="margin:0; padding:0 ">   1: // NOTE: Users of BaseJump STL should not instantiate this module directly</pre>
<pre style="margin:0; padding:0 ">   2: // they should use bsg_mem_1r1w_sync_mask_write_byte.</pre>
<pre style="margin:0; padding:0 ">   3: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   4: module bsg_mem_1rw_sync_mask_write_byte_synth</pre>
<pre style="margin:0; padding:0 ">   5:   #(parameter els_p = -1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   6:     , parameter addr_width_lp = `BSG_SAFE_CLOG2(els_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   7:     , parameter latch_last_read_p=0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   8: </pre>
<pre style="margin:0; padding:0 ">   9:     , parameter data_width_p = -1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  10:     , parameter write_mask_width_lp = data_width_p>>3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  11:   )</pre>
<pre style="margin:0; padding:0 ">  12:   ( input clk_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  13:    ,input reset_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  14: </pre>
<pre style="margin:0; padding:0 ">  15:    ,input v_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  16:    ,input w_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  17: </pre>
<pre style="margin:0; padding:0 ">  18:    ,input [addr_width_lp-1:0]       addr_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  19:    ,input [data_width_p-1:0]        data_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  20:     // for each bit set in the mask, a byte is written</pre>
<pre style="margin:0; padding:0 ">  21:    ,input [write_mask_width_lp-1:0] write_mask_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  22: </pre>
<pre style="margin:0; padding:0 ">  23:    ,output [data_width_p-1:0] data_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  24:   );</pre>
<pre style="margin:0; padding:0 ">  25: </pre>
<pre style="margin:0; padding:0 ">  26:   genvar i;</pre>
<pre id="id27" style="background-color: #FFB6C1; margin:0; padding:0 ">  27: </pre>
<pre style="margin:0; padding:0 ">  28:   for(i=0; i<write_mask_width_lp; i=i+1)</pre>
<pre id="id29" style="background-color: #FFB6C1; margin:0; padding:0 ">  29:   begin: bk</pre>
<pre id="id30" style="background-color: #FFB6C1; margin:0; padding:0 ">  30:     bsg_mem_1rw_sync #( .width_p      (8)</pre>
<pre id="id31" style="background-color: #FFB6C1; margin:0; padding:0 ">  31:                         ,.els_p        (els_p)</pre>
<pre id="id32" style="background-color: #FFB6C1; margin:0; padding:0 ">  32:                         ,.addr_width_lp(addr_width_lp)</pre>
<pre id="id33" style="background-color: #FFB6C1; margin:0; padding:0 ">  33:                         ,.latch_last_read_p(latch_last_read_p)</pre>
<pre id="id34" style="background-color: #FFB6C1; margin:0; padding:0 ">  34:                       ) mem_1rw_sync</pre>
<pre id="id35" style="background-color: #FFB6C1; margin:0; padding:0 ">  35:                       ( .clk_i  (clk_i)</pre>
<pre id="id36" style="background-color: #FFB6C1; margin:0; padding:0 ">  36:                        ,.reset_i(reset_i)</pre>
<pre id="id37" style="background-color: #FFB6C1; margin:0; padding:0 ">  37:                        ,.data_i (data_i[(i*8)+:8])</pre>
<pre id="id38" style="background-color: #FFB6C1; margin:0; padding:0 ">  38:                        ,.addr_i (addr_i)</pre>
<pre id="id39" style="background-color: #FFB6C1; margin:0; padding:0 ">  39:                        ,.v_i    (v_i)</pre>
<pre id="id40" style="background-color: #FFB6C1; margin:0; padding:0 ">  40:                        ,.w_i    (w_i & write_mask_i[i])</pre>
<pre id="id41" style="background-color: #FFB6C1; margin:0; padding:0 ">  41:                        ,.data_o (data_o[(i*8)+:8])</pre>
<pre id="id42" style="background-color: #FFB6C1; margin:0; padding:0 ">  42:                       );</pre>
<pre style="margin:0; padding:0 ">  43:   end</pre>
<pre style="margin:0; padding:0 ">  44: </pre>
<pre style="margin:0; padding:0 ">  45: endmodule</pre>
<pre style="margin:0; padding:0 ">  46: </pre>
</body>
</html>
