# fifo_sv
This is SystemVerilog FIFO Design and Testbench code
