# Single-Stage-Pipeline_Register
This repository implements a fully synthesizable single-stage pipeline register in SystemVerilog using a standard valid/ready handshake protocol.
