//------------------------------------------------------------------------------
// The confidential and proprietary information contained in this file may
// only be used by a person authorised under and to the extent permitted
// by a subsisting licensing agreement from ARM Limited or its affiliates.
//
//            (C) COPYRIGHT 2010-2015 ARM Limited or its affiliates.
//                ALL RIGHTS RESERVED
//
// This entire notice must be reproduced on all copies of this file
// and copies of this file may only be made by a person if such person is
// permitted to do so under the terms of a subsisting license agreement
// from ARM Limited or its affiliates.
//
//  Version and Release Control Information:
//
//  File Revision       : $Revision: 368442 $
//  File Date           : $Date: 2017-07-25 15:07:59 +0100 (Tue, 25 Jul 2017) $
//
//  Release Information : Cortex-M0 DesignStart-r2p0-00rel0
//------------------------------------------------------------------------------
// Verilog-2001 (IEEE Std 1364-2001)
//------------------------------------------------------------------------------
//
//-----------------------------------------------------------------------------
// Abstract : Verilog Command File for Cortex-M0 example system
//-----------------------------------------------------------------------------
//
// ============= Verilog library extensions ===========
+libext+.v+.vlib

// ============= Top level file ===============
../verilog/tb_cmsdk_mcu.v
+incdir+../verilog/


// =============    MCU Module search path    =============
-y ../verilog
-y ../../../logical/cmsdk_apb_timer/verilog
-y ../../../logical/cmsdk_apb_dualtimers/verilog
-y ../../../logical/cmsdk_apb_uart/verilog
-y ../../../logical/cmsdk_apb_watchdog/verilog
-y ../../../logical/cmsdk_apb_slave_mux/verilog
-y ../../../logical/cmsdk_apb_subsystem/verilog
-y ../../../logical/cmsdk_ahb_slave_mux/verilog
-y ../../../logical/cmsdk_ahb_default_slave/verilog
-y ../../../logical/cmsdk_ahb_gpio/verilog
-y ../../../logical/cmsdk_ahb_to_apb/verilog
-y ../../../logical/models/clkgate
-y ../../../logical/models/memories/
-y ../../../logical/cmsdk_iop_gpio/verilog
+incdir+../../../logical/cmsdk_apb_dualtimers/verilog
+incdir+../../../logical/cmsdk_apb_watchdog/verilog
+incdir+../../../logical/models/memories/

// ============= Cortex-M0 Module search path =============

//Cortex M0 design start
-y ../../../cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog
+incdir+../../../cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog

// ============= Cortex-M0 Include file search path =============

