read -sv run_verilog_mid/adder_32b_8_92_dc721c40d7304fe66d56913555102686.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_92_dc721c40d7304fe66d56913555102686_yosys.v
