<p><a class="confluence-userlink user-mention" data-account-id="624b36eb45ece00069cca831" href="https://arterisip.atlassian.net/wiki/people/624b36eb45ece00069cca831?ref=confluence" target="_blank" data-linked-resource-id="786785" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Kavish Shah</a> please update your analysis here...</p><p>All tachl files analysed for the run dated - 02/18 : <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/regression/2019_02_19_1901/tachl_coverage/report_top_smi/preped_top_smi/index.html" rel="nofollow">http://dev.arteris.com/dv_reg_symphony/regression/2019_02_19_1901/tachl_coverage/report_top_smi/preped_top_smi/index.html</a></p><div class="table-wrap"><table class="confluenceTable"><tbody><tr><th class="confluenceTh">Components (TACHL)</th><th class="confluenceTh">Statement Coverage %</th><th class="confluenceTh">Branch Coverage %</th><th class="confluenceTh">Exclusion to add in TACHL code</th><th colspan="1" class="confluenceTh">JS-Rand to cover the holes</th></tr><tr><td class="confluenceTd">smi_pkt.tachl</td><td class="confluenceTd">52.05</td><td class="confluenceTd">56.88</td><td class="confluenceTd"><p>Conditions for old interface support,</p><p>deassertReady -&gt; only for debug</p></td><td colspan="1" class="confluenceTd">busyOut, num_vc &gt; 1, enSmiDP, wSmiSteer, modeVc == &quot;phit&quot;<br/>Detailed explaination in the table below.</td></tr><tr><td class="confluenceTd">pkt_gen.tachl</td><td class="confluenceTd">48.21</td><td class="confluenceTd">18.45</td><td class="confluenceTd"><p>Bunch of else not declared which the coverage tool is complaining as else path not taken</p><p>L712: Error handling code</p><p>L664: Dead code</p><p>Darshan needs to take a look at dead code pertaining to pk_id_width</p></td><td colspan="1" class="confluenceTd"><p>dp_data_beat &gt; 1 -&gt; Exercise multi cycle header beats</p><p>hp_mode -&gt; pktHP -&gt; Exercise null header field for parallel mode</p><p>hdr_num_neat &gt; 1, dp_num_beat &gt; 1 -&gt; exercise fixed serial mode</p><p>busyOut -&gt; exercise PMA interface</p></td></tr><tr><td class="confluenceTd">pkt_gen_no_dp.tachl</td><td class="confluenceTd">87.86</td><td class="confluenceTd">48.21</td><td class="confluenceTd"> </td><td colspan="1" class="confluenceTd"><p>Bunch of params to be covered.</p><p>wSmiQos, wSmiMsgQos, wSmiPri,cdwid_width,wSmiUser,wSmiLen,wSmiErr, wSmiClass, wSmiSeqnum, wSmiAddr, wSmiVNid, wSmiProt, wSmiTxnHdr, wSmiTxnHdrBsize, wSmiTxnHdrBtype, wSmiTxnHdrMaxBsize, wSmiTxnHdrMemAttr, wSmiTxnHdrRegion, wSmiTxnResp</p></td></tr><tr><td colspan="1" class="confluenceTd">smi_pkt_vc_mux.tachl</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">Instantiated in smi_pkt.tachl but not exercised; need to hit the if condition with modeVC == &quot;phit&quot; at Line:1346</td></tr></tbody></table></div><h3 id="PacketizerTACHLCoverageClosure:-smi_pkt.tachlhttp://dev.arteris.com/dv_reg_symphony/regression/2019_02_18_1901/tachl_coverage/report_top_smi/preped_top_smi/smi_pkt.tachl.html"><br/>smi_pkt.tachl <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/regression/2019_02_18_1901/tachl_coverage/report_top_smi/preped_top_smi/smi_pkt.tachl.html" rel="nofollow">http://dev.arteris.com/dv_reg_symphony/regression/2019_02_18_1901/tachl_coverage/report_top_smi/preped_top_smi/smi_pkt.tachl.html</a></h3><div class="table-wrap"><table class="confluenceTable"><tbody><tr><th class="confluenceTh">Line</th><th class="confluenceTh">Parameter</th><th class="confluenceTh">Reason</th></tr><tr><td class="confluenceTd"><p>218-440,</p><p>457, 1386, 1399, 1439, 1444</p><p>571</p></td><td class="confluenceTd"><p>else condition not taken for new interfaces</p><p>if path not taken for new interface</p><p>clkInterfaceName undefined in old interface</p></td><td class="confluenceTd">code for new interface parameters not hitting</td></tr><tr><td class="confluenceTd">313, 1499</td><td class="confluenceTd">busyOut not defined</td><td class="confluenceTd">need to exercise the PMA interface.</td></tr><tr><td class="confluenceTd"><p>481,735, 954, 1112, 1205, 1537, 1571,1593, 1622</p><p>1300, 1346</p></td><td class="confluenceTd"><p>num_vc == 1 || modeVc == &quot;pkt&quot;</p><p>num_vc &gt; 1 &amp;&amp; modeVc == &quot;phit&quot;</p></td><td class="confluenceTd"><p>num_vc is constrained to 1, need to try for &gt; 1 -&gt;js_randomize</p><p>or change values of modeVc -&gt; js_randomize</p></td></tr><tr><td colspan="1" class="confluenceTd">514, 1507</td><td colspan="1" class="confluenceTd">enSmiDP</td><td colspan="1" class="confluenceTd">disable SMI Data Payload to hit else condition</td></tr><tr><td colspan="1" class="confluenceTd">589</td><td colspan="1" class="confluenceTd">wSmiSteer</td><td colspan="1" class="confluenceTd">Route calculation using Steer not covered (only using TID currently)</td></tr></tbody></table></div><h3 id="PacketizerTACHLCoverageClosure:-pkt_gen.tachlhttp://dev.arteris.com/dv_reg_symphony/regression/2019_02_19_1901/tachl_coverage/report_top_smi/preped_top_smi/pkt_gen.tachl.html">pkt_gen.tachl <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/regression/2019_02_19_1901/tachl_coverage/report_top_smi/preped_top_smi/pkt_gen.tachl.html" rel="nofollow">http://dev.arteris.com/dv_reg_symphony/regression/2019_02_19_1901/tachl_coverage/report_top_smi/preped_top_smi/pkt_gen.tachl.html</a></h3><h3 id="PacketizerTACHLCoverageClosure:-pkt_gen_no_dp.tachlhttp://dev.arteris.com/dv_reg_symphony/regression/2019_02_19_1901/tachl_coverage/report_top_smi/preped_top_smi/pkt_gen_no_dp.tachl.html"><br/>pkt_gen_no_dp.tachl <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/regression/2019_02_19_1901/tachl_coverage/report_top_smi/preped_top_smi/pkt_gen.tachl.html" rel="nofollow">http://dev.arteris.com/dv_reg_symphony/regression/2019_02_19_1901/tachl_coverage/report_top_smi/preped_top_smi/pkt_gen_no_dp.tachl.html</a></h3><p> </p>