#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Apr 17 10:04:16 2023
# Process ID: 19240
# Current directory: C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.runs/synth_1
# Command line: vivado.exe -log MemoryDataPath.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MemoryDataPath.tcl
# Log file: C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.runs/synth_1/MemoryDataPath.vds
# Journal file: C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.runs/synth_1\vivado.jou
# Running On: crisLaptop, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16890 MB
#-----------------------------------------------------------
source MemoryDataPath.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.srcs/utils_1/imports/synth_1/tb_FIFO.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.srcs/utils_1/imports/synth_1/tb_FIFO.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top MemoryDataPath -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18484
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1271.836 ; gain = 410.027
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MemoryDataPath' [C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.srcs/sources_1/new/MemoryDataPath.vhd:46]
INFO: [Synth 8-638] synthesizing module 'inFIFO' [C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.runs/synth_1/.Xil/Vivado-19240-crisLaptop/realtime/inFIFO_stub.vhdl:19]
INFO: [Synth 8-638] synthesizing module 'basic1MEM' [C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.runs/synth_1/.Xil/Vivado-19240-crisLaptop/realtime/basic1MEM_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'basic2MEM' [C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.runs/synth_1/.Xil/Vivado-19240-crisLaptop/realtime/basic2MEM_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'gru' [C:/Users/18019/Documents/GitHub/FEC_Raytheon2022/NN VHDL/gru.vhd:50]
	Parameter REG_WIDTH bound to: 32 - type: integer 
	Parameter FIXED_POINT bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'af_tanh' declared at 'C:/Users/18019/Documents/GitHub/FEC_Raytheon2022/NN VHDL/af_tanh.vhd:28' bound to instance 'z_af' of component 'af_tanh' [C:/Users/18019/Documents/GitHub/FEC_Raytheon2022/NN VHDL/gru.vhd:224]
INFO: [Synth 8-638] synthesizing module 'af_tanh' [C:/Users/18019/Documents/GitHub/FEC_Raytheon2022/NN VHDL/af_tanh.vhd:40]
	Parameter REG_WIDTH bound to: 32 - type: integer 
	Parameter FIXED_POINT bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'af_tanh' (0#1) [C:/Users/18019/Documents/GitHub/FEC_Raytheon2022/NN VHDL/af_tanh.vhd:40]
INFO: [Synth 8-3491] module 'af_tanh' declared at 'C:/Users/18019/Documents/GitHub/FEC_Raytheon2022/NN VHDL/af_tanh.vhd:28' bound to instance 'r_af' of component 'af_tanh' [C:/Users/18019/Documents/GitHub/FEC_Raytheon2022/NN VHDL/gru.vhd:230]
INFO: [Synth 8-3491] module 'af_relu' declared at 'C:/Users/18019/Documents/GitHub/FEC_Raytheon2022/NN VHDL/af_relu.vhd:27' bound to instance 'h_af' of component 'af_relu' [C:/Users/18019/Documents/GitHub/FEC_Raytheon2022/NN VHDL/gru.vhd:236]
INFO: [Synth 8-638] synthesizing module 'af_relu' [C:/Users/18019/Documents/GitHub/FEC_Raytheon2022/NN VHDL/af_relu.vhd:39]
	Parameter REG_WIDTH bound to: 32 - type: integer 
	Parameter FIXED_POINT bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/18019/Documents/GitHub/FEC_Raytheon2022/NN VHDL/af_relu.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'af_relu' (0#1) [C:/Users/18019/Documents/GitHub/FEC_Raytheon2022/NN VHDL/af_relu.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'gru' (0#1) [C:/Users/18019/Documents/GitHub/FEC_Raytheon2022/NN VHDL/gru.vhd:50]
INFO: [Synth 8-638] synthesizing module 'dense_sigmoid' [C:/Users/18019/Documents/GitHub/FEC_Raytheon2022/NN VHDL/dense_sigmoid.vhd:43]
	Parameter REG_WIDTH bound to: 32 - type: integer 
	Parameter FIXED_POINT bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'af_sigmoid' declared at 'C:/Users/18019/Documents/GitHub/FEC_Raytheon2022/NN VHDL/af_sigmoid.vhd:28' bound to instance 'af' of component 'af_sigmoid' [C:/Users/18019/Documents/GitHub/FEC_Raytheon2022/NN VHDL/dense_sigmoid.vhd:92]
INFO: [Synth 8-638] synthesizing module 'af_sigmoid' [C:/Users/18019/Documents/GitHub/FEC_Raytheon2022/NN VHDL/af_sigmoid.vhd:40]
	Parameter REG_WIDTH bound to: 32 - type: integer 
	Parameter FIXED_POINT bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'af_sigmoid' (0#1) [C:/Users/18019/Documents/GitHub/FEC_Raytheon2022/NN VHDL/af_sigmoid.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'dense_sigmoid' (0#1) [C:/Users/18019/Documents/GitHub/FEC_Raytheon2022/NN VHDL/dense_sigmoid.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'MemoryDataPath' (0#1) [C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.srcs/sources_1/new/MemoryDataPath.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element overflow_reg was removed.  [C:/Users/18019/Documents/GitHub/FEC_Raytheon2022/NN VHDL/gru.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element ready_reg was removed.  [C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.srcs/sources_1/new/MemoryDataPath.vhd:413]
WARNING: [Synth 8-6014] Unused sequential element overflow_reg was removed.  [C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.srcs/sources_1/new/MemoryDataPath.vhd:414]
WARNING: [Synth 8-6014] Unused sequential element outputs_2_reg[0] was removed.  [C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.srcs/sources_1/new/MemoryDataPath.vhd:605]
WARNING: [Synth 8-6014] Unused sequential element outputs_2_reg[1] was removed.  [C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.srcs/sources_1/new/MemoryDataPath.vhd:605]
WARNING: [Synth 8-6014] Unused sequential element outputs_2_reg[2] was removed.  [C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.srcs/sources_1/new/MemoryDataPath.vhd:605]
WARNING: [Synth 8-6014] Unused sequential element outputs_2_reg[3] was removed.  [C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.srcs/sources_1/new/MemoryDataPath.vhd:605]
WARNING: [Synth 8-6014] Unused sequential element outputs_2_reg[4] was removed.  [C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.srcs/sources_1/new/MemoryDataPath.vhd:605]
WARNING: [Synth 8-6014] Unused sequential element outputs_2_reg[5] was removed.  [C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.srcs/sources_1/new/MemoryDataPath.vhd:605]
WARNING: [Synth 8-6014] Unused sequential element outputs_2_reg[6] was removed.  [C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.srcs/sources_1/new/MemoryDataPath.vhd:605]
WARNING: [Synth 8-6014] Unused sequential element outputs_2_reg[7] was removed.  [C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.srcs/sources_1/new/MemoryDataPath.vhd:605]
WARNING: [Synth 8-6014] Unused sequential element outputs_2_reg[8] was removed.  [C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.srcs/sources_1/new/MemoryDataPath.vhd:605]
WARNING: [Synth 8-6014] Unused sequential element outputs_2_reg[9] was removed.  [C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.srcs/sources_1/new/MemoryDataPath.vhd:605]
WARNING: [Synth 8-4767] Trying to implement RAM 'outputs_1a_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: No valid clock found for write to RAM. 
RAM "outputs_1a_reg" dissolved into registers
WARNING: [Synth 8-7129] Port i_input[15] in module af_relu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_input[14] in module af_relu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_input[13] in module af_relu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_input[12] in module af_relu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_input[11] in module af_relu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_input[10] in module af_relu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_input[9] in module af_relu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_input[8] in module af_relu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_input[7] in module af_relu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_input[6] in module af_relu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_input[5] in module af_relu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_input[4] in module af_relu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_input[3] in module af_relu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_input[2] in module af_relu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_input[1] in module af_relu is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_input[0] in module af_relu is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1412.590 ; gain = 550.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1412.590 ; gain = 550.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1412.590 ; gain = 550.781
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1412.590 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.gen/sources_1/ip/inFIFO/inFIFO/inFIFO_in_context.xdc] for cell 'fifo'
Finished Parsing XDC File [c:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.gen/sources_1/ip/inFIFO/inFIFO/inFIFO_in_context.xdc] for cell 'fifo'
Parsing XDC File [c:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.gen/sources_1/ip/basic2MEM/basic2MEM/basic2MEM_in_context.xdc] for cell 'mem2'
Finished Parsing XDC File [c:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.gen/sources_1/ip/basic2MEM/basic2MEM/basic2MEM_in_context.xdc] for cell 'mem2'
Parsing XDC File [c:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.gen/sources_1/ip/basic1MEM/basic1MEM/basic1MEM_in_context.xdc] for cell 'mem1'
Finished Parsing XDC File [c:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.gen/sources_1/ip/basic1MEM/basic1MEM/basic1MEM_in_context.xdc] for cell 'mem1'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1521.348 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1521.348 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1521.348 ; gain = 659.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1521.348 ; gain = 659.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mem2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mem1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1521.348 ; gain = 659.539
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gru'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              state_idle |                            00001 |                              000
              state_tanh |                            00010 |                              001
              state_calc |                            00100 |                              010
             state_ready |                            01000 |                              011
              state_hold |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'gru'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1521.348 ; gain = 659.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 11    
	   5 Input   48 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 7     
	   5 Input   32 Bit       Adders := 3     
	   2 Input   15 Bit       Adders := 11    
	   2 Input   10 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 6     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Multipliers : 
	              17x32  Multipliers := 3     
	              32x32  Multipliers := 10    
	               7x15  Multipliers := 1     
	               5x15  Multipliers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 25    
	   2 Input   31 Bit        Muxes := 1     
	  40 Input   15 Bit        Muxes := 1     
	  40 Input    6 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 200   
	  40 Input    1 Bit        Muxes := 94    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP ARG0, operation Mode is: (C:0x8000)+A*B.
DSP Report: operator ARG0 is absorbed into DSP ARG0.
DSP Report: operator ARG1 is absorbed into DSP ARG0.
DSP Report: Generating DSP output5, operation Mode is: A*B.
DSP Report: operator output5 is absorbed into DSP output5.
DSP Report: operator output5 is absorbed into DSP output5.
DSP Report: Generating DSP output5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator output5 is absorbed into DSP output5.
DSP Report: operator output5 is absorbed into DSP output5.
DSP Report: Generating DSP output5, operation Mode is: A*B.
DSP Report: operator output5 is absorbed into DSP output5.
DSP Report: operator output5 is absorbed into DSP output5.
DSP Report: Generating DSP output5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator output5 is absorbed into DSP output5.
DSP Report: operator output5 is absorbed into DSP output5.
DSP Report: Generating DSP output4, operation Mode is: A*B.
DSP Report: operator output4 is absorbed into DSP output4.
DSP Report: Generating DSP ARG1, operation Mode is: A*B.
DSP Report: operator ARG1 is absorbed into DSP ARG1.
DSP Report: operator ARG1 is absorbed into DSP ARG1.
DSP Report: Generating DSP ARG1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ARG1 is absorbed into DSP ARG1.
DSP Report: operator ARG1 is absorbed into DSP ARG1.
DSP Report: Generating DSP output5, operation Mode is: A*B.
DSP Report: operator output5 is absorbed into DSP output5.
DSP Report: operator output5 is absorbed into DSP output5.
DSP Report: Generating DSP output5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator output5 is absorbed into DSP output5.
DSP Report: operator output5 is absorbed into DSP output5.
DSP Report: Generating DSP output5, operation Mode is: A*B.
DSP Report: operator output5 is absorbed into DSP output5.
DSP Report: operator output5 is absorbed into DSP output5.
DSP Report: Generating DSP output5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator output5 is absorbed into DSP output5.
DSP Report: operator output5 is absorbed into DSP output5.
DSP Report: Generating DSP ARG0, operation Mode is: (C:0x8000)+A*B.
DSP Report: operator ARG0 is absorbed into DSP ARG0.
DSP Report: operator ARG1 is absorbed into DSP ARG0.
DSP Report: Generating DSP output5, operation Mode is: A*B.
DSP Report: operator output5 is absorbed into DSP output5.
DSP Report: operator output5 is absorbed into DSP output5.
DSP Report: Generating DSP output5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator output5 is absorbed into DSP output5.
DSP Report: operator output5 is absorbed into DSP output5.
DSP Report: Generating DSP output5, operation Mode is: A*B.
DSP Report: operator output5 is absorbed into DSP output5.
DSP Report: operator output5 is absorbed into DSP output5.
DSP Report: Generating DSP output5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator output5 is absorbed into DSP output5.
DSP Report: operator output5 is absorbed into DSP output5.
DSP Report: Generating DSP ARG1, operation Mode is: A*B.
DSP Report: operator ARG1 is absorbed into DSP ARG1.
DSP Report: operator ARG1 is absorbed into DSP ARG1.
DSP Report: Generating DSP ARG1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ARG1 is absorbed into DSP ARG1.
DSP Report: operator ARG1 is absorbed into DSP ARG1.
DSP Report: Generating DSP output5, operation Mode is: A*B.
DSP Report: operator output5 is absorbed into DSP output5.
DSP Report: operator output5 is absorbed into DSP output5.
DSP Report: Generating DSP output5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator output5 is absorbed into DSP output5.
DSP Report: operator output5 is absorbed into DSP output5.
DSP Report: Generating DSP output5, operation Mode is: A*B.
DSP Report: operator output5 is absorbed into DSP output5.
DSP Report: operator output5 is absorbed into DSP output5.
DSP Report: Generating DSP output5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator output5 is absorbed into DSP output5.
DSP Report: operator output5 is absorbed into DSP output5.
DSP Report: Generating DSP output4, operation Mode is: A*B.
DSP Report: operator output4 is absorbed into DSP output4.
DSP Report: Generating DSP output1, operation Mode is: A*B.
DSP Report: operator output1 is absorbed into DSP output1.
DSP Report: operator output1 is absorbed into DSP output1.
DSP Report: Generating DSP output1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator output1 is absorbed into DSP output1.
DSP Report: operator output1 is absorbed into DSP output1.
DSP Report: Generating DSP output1, operation Mode is: A*B.
DSP Report: operator output1 is absorbed into DSP output1.
DSP Report: operator output1 is absorbed into DSP output1.
DSP Report: Generating DSP output1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator output1 is absorbed into DSP output1.
DSP Report: operator output1 is absorbed into DSP output1.
DSP Report: Generating DSP output1, operation Mode is: A*B.
DSP Report: operator output1 is absorbed into DSP output1.
DSP Report: operator output1 is absorbed into DSP output1.
DSP Report: Generating DSP output1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator output1 is absorbed into DSP output1.
DSP Report: operator output1 is absorbed into DSP output1.
DSP Report: Generating DSP output1, operation Mode is: A*B.
DSP Report: operator output1 is absorbed into DSP output1.
DSP Report: operator output1 is absorbed into DSP output1.
DSP Report: Generating DSP output1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator output1 is absorbed into DSP output1.
DSP Report: operator output1 is absorbed into DSP output1.
DSP Report: Generating DSP acc_hin1, operation Mode is: A*B.
DSP Report: operator acc_hin1 is absorbed into DSP acc_hin1.
DSP Report: operator acc_hin1 is absorbed into DSP acc_hin1.
DSP Report: Generating DSP acc_hin1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator acc_hin1 is absorbed into DSP acc_hin1.
DSP Report: operator acc_hin1 is absorbed into DSP acc_hin1.
DSP Report: Generating DSP acc_hin1, operation Mode is: A*B.
DSP Report: operator acc_hin1 is absorbed into DSP acc_hin1.
DSP Report: operator acc_hin1 is absorbed into DSP acc_hin1.
DSP Report: Generating DSP acc_hin1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator acc_hin1 is absorbed into DSP acc_hin1.
DSP Report: operator acc_hin1 is absorbed into DSP acc_hin1.
DSP Report: Generating DSP relu_h1, operation Mode is: A2*B.
DSP Report: register relu_h1 is absorbed into DSP relu_h1.
DSP Report: operator relu_h1 is absorbed into DSP relu_h1.
DSP Report: operator relu_h1 is absorbed into DSP relu_h1.
DSP Report: Generating DSP relu_h1, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register relu_h1 is absorbed into DSP relu_h1.
DSP Report: operator relu_h1 is absorbed into DSP relu_h1.
DSP Report: operator relu_h1 is absorbed into DSP relu_h1.
DSP Report: Generating DSP relu_h1, operation Mode is: A*B2.
DSP Report: register relu_h1 is absorbed into DSP relu_h1.
DSP Report: operator relu_h1 is absorbed into DSP relu_h1.
DSP Report: operator relu_h1 is absorbed into DSP relu_h1.
DSP Report: Generating DSP relu_h1, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register relu_h1 is absorbed into DSP relu_h1.
DSP Report: operator relu_h1 is absorbed into DSP relu_h1.
DSP Report: operator relu_h1 is absorbed into DSP relu_h1.
DSP Report: Generating DSP acc_z1, operation Mode is: A*B.
DSP Report: operator acc_z1 is absorbed into DSP acc_z1.
DSP Report: operator acc_z1 is absorbed into DSP acc_z1.
DSP Report: Generating DSP acc_z1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator acc_z1 is absorbed into DSP acc_z1.
DSP Report: operator acc_z1 is absorbed into DSP acc_z1.
DSP Report: Generating DSP acc_z1, operation Mode is: A*B.
DSP Report: operator acc_z1 is absorbed into DSP acc_z1.
DSP Report: operator acc_z1 is absorbed into DSP acc_z1.
DSP Report: Generating DSP acc_z1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator acc_z1 is absorbed into DSP acc_z1.
DSP Report: operator acc_z1 is absorbed into DSP acc_z1.
DSP Report: Generating DSP acc_r1, operation Mode is: A*B.
DSP Report: operator acc_r1 is absorbed into DSP acc_r1.
DSP Report: operator acc_r1 is absorbed into DSP acc_r1.
DSP Report: Generating DSP acc_r1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator acc_r1 is absorbed into DSP acc_r1.
DSP Report: operator acc_r1 is absorbed into DSP acc_r1.
DSP Report: Generating DSP acc_r1, operation Mode is: A*B.
DSP Report: operator acc_r1 is absorbed into DSP acc_r1.
DSP Report: operator acc_r1 is absorbed into DSP acc_r1.
DSP Report: Generating DSP acc_r1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator acc_r1 is absorbed into DSP acc_r1.
DSP Report: operator acc_r1 is absorbed into DSP acc_r1.
DSP Report: Generating DSP acc1, operation Mode is: A*B.
DSP Report: operator acc1 is absorbed into DSP acc1.
DSP Report: operator acc1 is absorbed into DSP acc1.
DSP Report: Generating DSP acc1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator acc1 is absorbed into DSP acc1.
DSP Report: operator acc1 is absorbed into DSP acc1.
DSP Report: Generating DSP acc1, operation Mode is: A*B.
DSP Report: operator acc1 is absorbed into DSP acc1.
DSP Report: operator acc1 is absorbed into DSP acc1.
DSP Report: Generating DSP acc1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator acc1 is absorbed into DSP acc1.
DSP Report: operator acc1 is absorbed into DSP acc1.
DSP Report: Generating DSP af/ARG0, operation Mode is: (C:0x8000)+A*B.
DSP Report: operator af/ARG0 is absorbed into DSP af/ARG0.
DSP Report: operator af/ARG1 is absorbed into DSP af/ARG0.
DSP Report: Generating DSP af/output5, operation Mode is: A*B.
DSP Report: operator af/output5 is absorbed into DSP af/output5.
DSP Report: operator af/output5 is absorbed into DSP af/output5.
DSP Report: Generating DSP af/output5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator af/output5 is absorbed into DSP af/output5.
DSP Report: operator af/output5 is absorbed into DSP af/output5.
DSP Report: Generating DSP af/output5, operation Mode is: A*B.
DSP Report: operator af/output5 is absorbed into DSP af/output5.
DSP Report: operator af/output5 is absorbed into DSP af/output5.
DSP Report: Generating DSP af/output5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator af/output5 is absorbed into DSP af/output5.
DSP Report: operator af/output5 is absorbed into DSP af/output5.
DSP Report: Generating DSP af/output4, operation Mode is: A*B.
DSP Report: operator af/output4 is absorbed into DSP af/output4.
DSP Report: Generating DSP af/ARG1, operation Mode is: A*B.
DSP Report: operator af/ARG1 is absorbed into DSP af/ARG1.
DSP Report: operator af/ARG1 is absorbed into DSP af/ARG1.
DSP Report: Generating DSP af/ARG1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator af/ARG1 is absorbed into DSP af/ARG1.
DSP Report: operator af/ARG1 is absorbed into DSP af/ARG1.
DSP Report: Generating DSP af/output5, operation Mode is: A*B.
DSP Report: operator af/output5 is absorbed into DSP af/output5.
DSP Report: operator af/output5 is absorbed into DSP af/output5.
DSP Report: Generating DSP af/output5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator af/output5 is absorbed into DSP af/output5.
DSP Report: operator af/output5 is absorbed into DSP af/output5.
DSP Report: Generating DSP af/output5, operation Mode is: A*B.
DSP Report: operator af/output5 is absorbed into DSP af/output5.
DSP Report: operator af/output5 is absorbed into DSP af/output5.
DSP Report: Generating DSP af/output5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator af/output5 is absorbed into DSP af/output5.
DSP Report: operator af/output5 is absorbed into DSP af/output5.
DSP Report: Generating DSP addrBasic10, operation Mode is: (C:0x114)+(A:0x118)*B.
DSP Report: operator addrBasic10 is absorbed into DSP addrBasic10.
DSP Report: operator addrBasic11 is absorbed into DSP addrBasic10.
DSP Report: Generating DSP addrBasic11, operation Mode is: (A:0x118)*B.
DSP Report: operator addrBasic11 is absorbed into DSP addrBasic11.
DSP Report: Generating DSP addrBasic11, operation Mode is: (C:0x54)+(A:0x118)*B.
DSP Report: operator addrBasic11 is absorbed into DSP addrBasic11.
DSP Report: operator addrBasic11 is absorbed into DSP addrBasic11.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[4]) is unused and will be removed from module gru.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1521.348 ; gain = 659.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------+----------------+---------------+----------------+
|Module Name    | RTL Object     | Depth x Width | Implemented As | 
+---------------+----------------+---------------+----------------+
|af_tanh        | tanh_lut[0]    | 32x17         | LUT            | 
|af_tanh        | tanh_lut[0]    | 32x17         | LUT            | 
|af_sigmoid     | sigm_lut[0]    | 32x16         | LUT            | 
|af_sigmoid     | sigm_lut[0]    | 32x16         | LUT            | 
|MemoryDataPath | addrBasic1     | 64x1          | LUT            | 
|af_tanh        | tanh_lut[0]    | 32x17         | LUT            | 
|af_tanh        | tanh_lut[0]    | 32x17         | LUT            | 
|af_tanh        | tanh_lut[0]    | 32x17         | LUT            | 
|af_tanh        | tanh_lut[0]    | 32x17         | LUT            | 
|dense_sigmoid  | af/sigm_lut[0] | 32x16         | LUT            | 
|dense_sigmoid  | af/sigm_lut[0] | 32x16         | LUT            | 
|MemoryDataPath | addrBasic1     | 64x1          | LUT            | 
+---------------+----------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|af_tanh        | (C:0x8000)+A*B        | 17     | 17     | 17     | -      | 47     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|af_tanh        | A*B                   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|af_tanh        | (PCIN>>17)+A*B        | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|af_tanh        | A*B                   | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|af_tanh        | (PCIN>>17)+A*B        | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|af_tanh        | A*B                   | 17     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|af_tanh        | A*B                   | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|af_tanh        | (PCIN>>17)+A*B        | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|af_tanh        | A*B                   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|af_tanh        | (PCIN>>17)+A*B        | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|af_tanh        | A*B                   | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|af_tanh        | (PCIN>>17)+A*B        | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|af_tanh        | (C:0x8000)+A*B        | 17     | 17     | 17     | -      | 47     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|af_tanh        | A*B                   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|af_tanh        | (PCIN>>17)+A*B        | 14     | 14     | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|af_tanh        | A*B                   | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|af_tanh        | (PCIN>>17)+A*B        | 18     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|af_tanh        | A*B                   | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|af_tanh        | (PCIN>>17)+A*B        | 17     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|af_tanh        | A*B                   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|af_tanh        | (PCIN>>17)+A*B        | 14     | 14     | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|af_tanh        | A*B                   | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|af_tanh        | (PCIN>>17)+A*B        | 18     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|af_tanh        | A*B                   | 17     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gru            | A*B                   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gru            | (PCIN>>17)+A*B        | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gru            | A*B                   | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gru            | (PCIN>>17)+A*B        | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gru            | A*B                   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gru            | (PCIN>>17)+A*B        | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gru            | A*B                   | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gru            | (PCIN>>17)+A*B        | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gru            | A*B                   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gru            | (PCIN>>17)+A*B        | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gru            | A*B                   | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gru            | (PCIN>>17)+A*B        | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gru            | A2*B                  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|gru            | (PCIN>>17)+A*B2       | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|gru            | A*B2                  | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|gru            | (PCIN>>17)+A*B2       | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|gru            | A*B                   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gru            | (PCIN>>17)+A*B        | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gru            | A*B                   | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gru            | (PCIN>>17)+A*B        | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gru            | A*B                   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gru            | (PCIN>>17)+A*B        | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gru            | A*B                   | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gru            | (PCIN>>17)+A*B        | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_sigmoid  | A*B                   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_sigmoid  | (PCIN>>17)+A*B        | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_sigmoid  | A*B                   | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_sigmoid  | (PCIN>>17)+A*B        | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|af_sigmoid     | (C:0x8000)+A*B        | 17     | 17     | 17     | -      | 47     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_sigmoid  | A*B                   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_sigmoid  | (PCIN>>17)+A*B        | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_sigmoid  | A*B                   | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_sigmoid  | (PCIN>>17)+A*B        | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|af_sigmoid     | A*B                   | 17     | 15     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_sigmoid  | A*B                   | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_sigmoid  | (PCIN>>17)+A*B        | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_sigmoid  | A*B                   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_sigmoid  | (PCIN>>17)+A*B        | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_sigmoid  | A*B                   | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_sigmoid  | (PCIN>>17)+A*B        | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MemoryDataPath | (C:0x114)+(A:0x118)*B | 6      | 15     | 15     | -      | 15     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|MemoryDataPath | (A:0x118)*B           | 6      | 15     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MemoryDataPath | (C:0x54)+(A:0x118)*B  | 6      | 15     | 7      | -      | 15     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+---------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1521.348 ; gain = 659.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1521.348 ; gain = 659.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (gru/FSM_onehot_state_reg[3]) is unused and will be removed from module MemoryDataPath.
WARNING: [Synth 8-3332] Sequential element (gru/FSM_onehot_state_reg[2]) is unused and will be removed from module MemoryDataPath.
WARNING: [Synth 8-3332] Sequential element (gru/FSM_onehot_state_reg[1]) is unused and will be removed from module MemoryDataPath.
WARNING: [Synth 8-3332] Sequential element (gru/FSM_onehot_state_reg[0]) is unused and will be removed from module MemoryDataPath.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1521.348 ; gain = 659.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1521.348 ; gain = 659.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1521.348 ; gain = 659.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1521.348 ; gain = 659.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1521.348 ; gain = 659.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1521.348 ; gain = 659.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1521.348 ; gain = 659.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |inFIFO        |         1|
|2     |basic1MEM     |         1|
|3     |basic2MEM     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |basic1MEM |     1|
|2     |basic2MEM |     1|
|3     |inFIFO    |     1|
|4     |IBUF      |    35|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1521.348 ; gain = 659.539
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1521.348 ; gain = 550.781
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1521.348 ; gain = 659.539
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1521.348 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1521.348 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: bd30e9ac
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 1521.348 ; gain = 1092.352
INFO: [Common 17-1381] The checkpoint 'C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.runs/synth_1/MemoryDataPath.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MemoryDataPath_utilization_synth.rpt -pb MemoryDataPath_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 17 10:04:52 2023...
