Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Jan 26 17:17:26 2020
| Host         : riscv-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file DebugPynqFPGAChip_timing_summary_routed.rpt -pb DebugPynqFPGAChip_timing_summary_routed.pb -rpx DebugPynqFPGAChip_timing_summary_routed.rpx -warn_on_violation
| Design       : DebugPynqFPGAChip
| Device       : xa7z020-clg400
| Speed File   : -1Q  PRODUCTION 1.09 2014-09-25
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.232        0.000                      0                26881        0.034        0.000                      0                26881        8.750        0.000                       0                 10269  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.232        0.000                      0                26878        0.034        0.000                      0                26878        8.750        0.000                       0                 10269  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              16.346        0.000                      0                    3        0.923        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.232ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.232ns  (required time - arrival time)
  Source:                 DebugPynqPlatform/sys/tile/sync_xing/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DebugPynqPlatform/sys/tile/sync_xing/Queue/value_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.183ns  (logic 4.224ns (24.582%)  route 12.959ns (75.418%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=5 LUT5=2 LUT6=6 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 22.652 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       1.646     2.940    DebugPynqPlatform/sys/tile/sync_xing/Queue/FCLK_CLK0
    SLICE_X48Y62         FDRE                                         r  DebugPynqPlatform/sys/tile/sync_xing/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  DebugPynqPlatform/sys/tile/sync_xing/Queue/value_1_reg/Q
                         net (fo=139, routed)         1.430     4.826    DebugPynqPlatform/sys/tile/sync_xing/Queue/ram_address_reg_0_1_30_31/ADDRA0
    SLICE_X54Y62         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.976 r  DebugPynqPlatform/sys/tile/sync_xing/Queue/ram_address_reg_0_1_30_31/RAMA/O
                         net (fo=17, routed)          1.751     6.728    DebugPynqPlatform/sys/tile/sync_xing/Queue/ram_address__T_63_data[30]
    SLICE_X43Y69         LUT4 (Prop_lut4_I1_O)        0.356     7.084 f  DebugPynqPlatform/sys/tile/sync_xing/Queue/ram_mask_reg_0_7_0_5_i_20__0/O
                         net (fo=5, routed)           0.742     7.826    DebugPynqPlatform/sys/sbus/system_bus_xbar/_T_2890_reg[5]_1
    SLICE_X41Y70         LUT4 (Prop_lut4_I3_O)        0.352     8.178 r  DebugPynqPlatform/sys/sbus/system_bus_xbar/_T_2904[0]_i_2/O
                         net (fo=11, routed)          0.455     8.633    DebugPynqPlatform/sys/sbus/system_bus_xbar/_T_2904_reg[1]_4
    SLICE_X41Y70         LUT3 (Prop_lut3_I2_O)        0.326     8.959 r  DebugPynqPlatform/sys/sbus/system_bus_xbar/ram_mask_reg_0_7_0_5_i_12/O
                         net (fo=122, routed)         1.015     9.974    DebugPynqPlatform/sys/sbus/system_bus_xbar/io_in_a_bits_source[1]
    SLICE_X49Y62         LUT4 (Prop_lut4_I2_O)        0.124    10.098 r  DebugPynqPlatform/sys/sbus/system_bus_xbar/address[22]_i_1/O
                         net (fo=9, routed)           1.220    11.318    DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/sbus_auto_coupler_to_mbus_nodelay_out_0_a_bits_address[22]
    SLICE_X50Y52         LUT6 (Prop_lut6_I2_O)        0.124    11.442 r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/ram_mask_reg_0_7_0_5_i_47__0/O
                         net (fo=1, routed)           0.000    11.442    DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/ram_mask_reg_0_7_0_5_i_47__0_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.975 r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/ram_mask_reg_0_7_0_5_i_27__0/CO[3]
                         net (fo=1, routed)           0.000    11.975    DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/ram_mask_reg_0_7_0_5_i_27__0_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.229 f  DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/ram_mask_reg_0_7_0_5_i_17__0/CO[0]
                         net (fo=5, routed)           1.006    13.235    DebugPynqPlatform/sys/bh/TLBroadcastTracker_3/o_data/_T_1511[0]
    SLICE_X44Y50         LUT4 (Prop_lut4_I0_O)        0.367    13.602 r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_0_5_i_3__4/O
                         net (fo=3, routed)           0.632    14.233    DebugPynqPlatform/sys/bh/TLBroadcastTracker/o_data/_T_1462[2]_i_5_4
    SLICE_X44Y50         LUT5 (Prop_lut5_I0_O)        0.118    14.351 r  DebugPynqPlatform/sys/bh/TLBroadcastTracker/o_data/ram_mask_reg_0_7_0_5_i_4/O
                         net (fo=3, routed)           0.527    14.879    DebugPynqPlatform/sys/bh/TLBroadcastTracker_2/o_data/address_reg[0]_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I5_O)        0.326    15.205 f  DebugPynqPlatform/sys/bh/TLBroadcastTracker_2/o_data/ram_mask_reg_0_7_0_5_i_3__1/O
                         net (fo=2, routed)           0.418    15.622    DebugPynqPlatform/sys/bh/TLBroadcastTracker/o_data/_T_1462[2]_i_5
    SLICE_X43Y49         LUT6 (Prop_lut6_I0_O)        0.124    15.746 r  DebugPynqPlatform/sys/bh/TLBroadcastTracker/o_data/_T_1462[2]_i_7/O
                         net (fo=1, routed)           0.409    16.156    DebugPynqPlatform/sys/bh/TLBroadcastTracker_2/o_data/value_1_i_5
    SLICE_X41Y50         LUT6 (Prop_lut6_I5_O)        0.124    16.280 r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_2/o_data/_T_1462[2]_i_5/O
                         net (fo=3, routed)           0.510    16.789    DebugPynqPlatform/sys/bh/TLBroadcastTracker_2/o_data/got_e_reg
    SLICE_X41Y52         LUT5 (Prop_lut5_I0_O)        0.124    16.913 r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_2/o_data/i___57_i_13/O
                         net (fo=5, routed)           1.024    17.937    DebugPynqPlatform/sys/sbus/system_bus_xbar/sbus_auto_coupler_to_mbus_nodelay_out_0_a_ready
    SLICE_X37Y69         LUT6 (Prop_lut6_I1_O)        0.124    18.061 r  DebugPynqPlatform/sys/sbus/system_bus_xbar/i___57_i_6/O
                         net (fo=1, routed)           0.445    18.506    DebugPynqPlatform/sys/sbus/system_bus_xbar/i___57_i_6_n_0
    SLICE_X35Y69         LUT6 (Prop_lut6_I4_O)        0.124    18.630 r  DebugPynqPlatform/sys/sbus/system_bus_xbar/i___57_i_1__0/O
                         net (fo=2, routed)           0.993    19.623    DebugPynqPlatform/sys/tile/sbus_auto_coupler_from_tile_named_tile_fixer_in_a_ready
    SLICE_X48Y62         LUT4 (Prop_lut4_I2_O)        0.118    19.741 r  DebugPynqPlatform/sys/tile/i___244/O
                         net (fo=1, routed)           0.382    20.123    DebugPynqPlatform/sys/tile/sync_xing/Queue/value_1_reg_29
    SLICE_X48Y62         FDRE                                         r  DebugPynqPlatform/sys/tile/sync_xing/Queue/value_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       1.473    22.652    DebugPynqPlatform/sys/tile/sync_xing/Queue/FCLK_CLK0
    SLICE_X48Y62         FDRE                                         r  DebugPynqPlatform/sys/tile/sync_xing/Queue/value_1_reg/C
                         clock pessimism              0.288    22.940    
                         clock uncertainty           -0.302    22.638    
    SLICE_X48Y62         FDRE (Setup_fdre_C_D)       -0.283    22.355    DebugPynqPlatform/sys/tile/sync_xing/Queue/value_1_reg
  -------------------------------------------------------------------
                         required time                         22.355    
                         arrival time                         -20.123    
  -------------------------------------------------------------------
                         slack                                  2.232    

Slack (MET) :             2.743ns  (required time - arrival time)
  Source:                 DebugPynqPlatform/sys/tile/sync_xing/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DebugPynqPlatform/sys/sbus/system_bus_xbar/_T_2890_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.890ns  (logic 4.106ns (24.311%)  route 12.784ns (75.689%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT4=4 LUT5=3 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       1.646     2.940    DebugPynqPlatform/sys/tile/sync_xing/Queue/FCLK_CLK0
    SLICE_X48Y62         FDRE                                         r  DebugPynqPlatform/sys/tile/sync_xing/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  DebugPynqPlatform/sys/tile/sync_xing/Queue/value_1_reg/Q
                         net (fo=139, routed)         1.430     4.826    DebugPynqPlatform/sys/tile/sync_xing/Queue/ram_address_reg_0_1_30_31/ADDRA0
    SLICE_X54Y62         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.976 r  DebugPynqPlatform/sys/tile/sync_xing/Queue/ram_address_reg_0_1_30_31/RAMA/O
                         net (fo=17, routed)          1.751     6.728    DebugPynqPlatform/sys/tile/sync_xing/Queue/ram_address__T_63_data[30]
    SLICE_X43Y69         LUT4 (Prop_lut4_I1_O)        0.356     7.084 f  DebugPynqPlatform/sys/tile/sync_xing/Queue/ram_mask_reg_0_7_0_5_i_20__0/O
                         net (fo=5, routed)           0.742     7.826    DebugPynqPlatform/sys/sbus/system_bus_xbar/_T_2890_reg[5]_1
    SLICE_X41Y70         LUT4 (Prop_lut4_I3_O)        0.352     8.178 r  DebugPynqPlatform/sys/sbus/system_bus_xbar/_T_2904[0]_i_2/O
                         net (fo=11, routed)          0.455     8.633    DebugPynqPlatform/sys/sbus/system_bus_xbar/_T_2904_reg[1]_4
    SLICE_X41Y70         LUT3 (Prop_lut3_I2_O)        0.326     8.959 r  DebugPynqPlatform/sys/sbus/system_bus_xbar/ram_mask_reg_0_7_0_5_i_12/O
                         net (fo=122, routed)         1.015     9.974    DebugPynqPlatform/sys/sbus/system_bus_xbar/io_in_a_bits_source[1]
    SLICE_X49Y62         LUT4 (Prop_lut4_I2_O)        0.124    10.098 r  DebugPynqPlatform/sys/sbus/system_bus_xbar/address[22]_i_1/O
                         net (fo=9, routed)           1.220    11.318    DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/sbus_auto_coupler_to_mbus_nodelay_out_0_a_bits_address[22]
    SLICE_X50Y52         LUT6 (Prop_lut6_I2_O)        0.124    11.442 r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/ram_mask_reg_0_7_0_5_i_47__0/O
                         net (fo=1, routed)           0.000    11.442    DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/ram_mask_reg_0_7_0_5_i_47__0_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.975 r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/ram_mask_reg_0_7_0_5_i_27__0/CO[3]
                         net (fo=1, routed)           0.000    11.975    DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/ram_mask_reg_0_7_0_5_i_27__0_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.229 f  DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/ram_mask_reg_0_7_0_5_i_17__0/CO[0]
                         net (fo=5, routed)           1.006    13.235    DebugPynqPlatform/sys/bh/TLBroadcastTracker_3/o_data/_T_1511[0]
    SLICE_X44Y50         LUT4 (Prop_lut4_I0_O)        0.367    13.602 r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_0_5_i_3__4/O
                         net (fo=3, routed)           0.632    14.233    DebugPynqPlatform/sys/bh/TLBroadcastTracker/o_data/_T_1462[2]_i_5_4
    SLICE_X44Y50         LUT5 (Prop_lut5_I0_O)        0.118    14.351 r  DebugPynqPlatform/sys/bh/TLBroadcastTracker/o_data/ram_mask_reg_0_7_0_5_i_4/O
                         net (fo=3, routed)           0.527    14.879    DebugPynqPlatform/sys/bh/TLBroadcastTracker_2/o_data/address_reg[0]_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I5_O)        0.326    15.205 f  DebugPynqPlatform/sys/bh/TLBroadcastTracker_2/o_data/ram_mask_reg_0_7_0_5_i_3__1/O
                         net (fo=2, routed)           0.418    15.622    DebugPynqPlatform/sys/bh/TLBroadcastTracker/o_data/_T_1462[2]_i_5
    SLICE_X43Y49         LUT6 (Prop_lut6_I0_O)        0.124    15.746 r  DebugPynqPlatform/sys/bh/TLBroadcastTracker/o_data/_T_1462[2]_i_7/O
                         net (fo=1, routed)           0.409    16.156    DebugPynqPlatform/sys/bh/TLBroadcastTracker_2/o_data/value_1_i_5
    SLICE_X41Y50         LUT6 (Prop_lut6_I5_O)        0.124    16.280 r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_2/o_data/_T_1462[2]_i_5/O
                         net (fo=3, routed)           0.510    16.789    DebugPynqPlatform/sys/bh/TLBroadcastTracker_2/o_data/got_e_reg
    SLICE_X41Y52         LUT5 (Prop_lut5_I0_O)        0.124    16.913 r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_2/o_data/i___57_i_13/O
                         net (fo=5, routed)           1.605    18.518    DebugPynqPlatform/sys/bh/TLBroadcastTracker_2/o_data/sbus_auto_coupler_to_mbus_nodelay_out_0_a_ready
    SLICE_X31Y79         LUT2 (Prop_lut2_I0_O)        0.124    18.642 r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_2/o_data/_T_2890[8]_i_3/O
                         net (fo=9, routed)           0.684    19.327    DebugPynqPlatform/sys/sbus/system_bus_xbar/_T_2890_reg[8]_0
    SLICE_X31Y79         LUT5 (Prop_lut5_I1_O)        0.124    19.451 r  DebugPynqPlatform/sys/sbus/system_bus_xbar/_T_2890[1]_i_1/O
                         net (fo=1, routed)           0.379    19.830    DebugPynqPlatform/sys/sbus/system_bus_xbar/_T_2890[1]_i_1_n_0
    SLICE_X31Y79         FDRE                                         r  DebugPynqPlatform/sys/sbus/system_bus_xbar/_T_2890_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       1.514    22.693    DebugPynqPlatform/sys/sbus/system_bus_xbar/FCLK_CLK0
    SLICE_X31Y79         FDRE                                         r  DebugPynqPlatform/sys/sbus/system_bus_xbar/_T_2890_reg[1]/C
                         clock pessimism              0.229    22.922    
                         clock uncertainty           -0.302    22.620    
    SLICE_X31Y79         FDRE (Setup_fdre_C_D)       -0.047    22.573    DebugPynqPlatform/sys/sbus/system_bus_xbar/_T_2890_reg[1]
  -------------------------------------------------------------------
                         required time                         22.573    
                         arrival time                         -19.830    
  -------------------------------------------------------------------
                         slack                                  2.743    

Slack (MET) :             2.794ns  (required time - arrival time)
  Source:                 DebugPynqPlatform/sys/tile/sync_xing/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DebugPynqPlatform/sys/sbus/system_bus_xbar/_T_2890_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.871ns  (logic 4.106ns (24.338%)  route 12.765ns (75.662%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT4=4 LUT5=3 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       1.646     2.940    DebugPynqPlatform/sys/tile/sync_xing/Queue/FCLK_CLK0
    SLICE_X48Y62         FDRE                                         r  DebugPynqPlatform/sys/tile/sync_xing/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  DebugPynqPlatform/sys/tile/sync_xing/Queue/value_1_reg/Q
                         net (fo=139, routed)         1.430     4.826    DebugPynqPlatform/sys/tile/sync_xing/Queue/ram_address_reg_0_1_30_31/ADDRA0
    SLICE_X54Y62         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.976 r  DebugPynqPlatform/sys/tile/sync_xing/Queue/ram_address_reg_0_1_30_31/RAMA/O
                         net (fo=17, routed)          1.751     6.728    DebugPynqPlatform/sys/tile/sync_xing/Queue/ram_address__T_63_data[30]
    SLICE_X43Y69         LUT4 (Prop_lut4_I1_O)        0.356     7.084 f  DebugPynqPlatform/sys/tile/sync_xing/Queue/ram_mask_reg_0_7_0_5_i_20__0/O
                         net (fo=5, routed)           0.742     7.826    DebugPynqPlatform/sys/sbus/system_bus_xbar/_T_2890_reg[5]_1
    SLICE_X41Y70         LUT4 (Prop_lut4_I3_O)        0.352     8.178 r  DebugPynqPlatform/sys/sbus/system_bus_xbar/_T_2904[0]_i_2/O
                         net (fo=11, routed)          0.455     8.633    DebugPynqPlatform/sys/sbus/system_bus_xbar/_T_2904_reg[1]_4
    SLICE_X41Y70         LUT3 (Prop_lut3_I2_O)        0.326     8.959 r  DebugPynqPlatform/sys/sbus/system_bus_xbar/ram_mask_reg_0_7_0_5_i_12/O
                         net (fo=122, routed)         1.015     9.974    DebugPynqPlatform/sys/sbus/system_bus_xbar/io_in_a_bits_source[1]
    SLICE_X49Y62         LUT4 (Prop_lut4_I2_O)        0.124    10.098 r  DebugPynqPlatform/sys/sbus/system_bus_xbar/address[22]_i_1/O
                         net (fo=9, routed)           1.220    11.318    DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/sbus_auto_coupler_to_mbus_nodelay_out_0_a_bits_address[22]
    SLICE_X50Y52         LUT6 (Prop_lut6_I2_O)        0.124    11.442 r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/ram_mask_reg_0_7_0_5_i_47__0/O
                         net (fo=1, routed)           0.000    11.442    DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/ram_mask_reg_0_7_0_5_i_47__0_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.975 r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/ram_mask_reg_0_7_0_5_i_27__0/CO[3]
                         net (fo=1, routed)           0.000    11.975    DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/ram_mask_reg_0_7_0_5_i_27__0_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.229 f  DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/ram_mask_reg_0_7_0_5_i_17__0/CO[0]
                         net (fo=5, routed)           1.006    13.235    DebugPynqPlatform/sys/bh/TLBroadcastTracker_3/o_data/_T_1511[0]
    SLICE_X44Y50         LUT4 (Prop_lut4_I0_O)        0.367    13.602 r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_0_5_i_3__4/O
                         net (fo=3, routed)           0.632    14.233    DebugPynqPlatform/sys/bh/TLBroadcastTracker/o_data/_T_1462[2]_i_5_4
    SLICE_X44Y50         LUT5 (Prop_lut5_I0_O)        0.118    14.351 r  DebugPynqPlatform/sys/bh/TLBroadcastTracker/o_data/ram_mask_reg_0_7_0_5_i_4/O
                         net (fo=3, routed)           0.527    14.879    DebugPynqPlatform/sys/bh/TLBroadcastTracker_2/o_data/address_reg[0]_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I5_O)        0.326    15.205 f  DebugPynqPlatform/sys/bh/TLBroadcastTracker_2/o_data/ram_mask_reg_0_7_0_5_i_3__1/O
                         net (fo=2, routed)           0.418    15.622    DebugPynqPlatform/sys/bh/TLBroadcastTracker/o_data/_T_1462[2]_i_5
    SLICE_X43Y49         LUT6 (Prop_lut6_I0_O)        0.124    15.746 r  DebugPynqPlatform/sys/bh/TLBroadcastTracker/o_data/_T_1462[2]_i_7/O
                         net (fo=1, routed)           0.409    16.156    DebugPynqPlatform/sys/bh/TLBroadcastTracker_2/o_data/value_1_i_5
    SLICE_X41Y50         LUT6 (Prop_lut6_I5_O)        0.124    16.280 r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_2/o_data/_T_1462[2]_i_5/O
                         net (fo=3, routed)           0.510    16.789    DebugPynqPlatform/sys/bh/TLBroadcastTracker_2/o_data/got_e_reg
    SLICE_X41Y52         LUT5 (Prop_lut5_I0_O)        0.124    16.913 r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_2/o_data/i___57_i_13/O
                         net (fo=5, routed)           1.605    18.518    DebugPynqPlatform/sys/bh/TLBroadcastTracker_2/o_data/sbus_auto_coupler_to_mbus_nodelay_out_0_a_ready
    SLICE_X31Y79         LUT2 (Prop_lut2_I0_O)        0.124    18.642 r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_2/o_data/_T_2890[8]_i_3/O
                         net (fo=9, routed)           0.665    19.308    DebugPynqPlatform/sys/sbus/system_bus_xbar/_T_2890_reg[8]_0
    SLICE_X30Y81         LUT5 (Prop_lut5_I1_O)        0.124    19.432 r  DebugPynqPlatform/sys/sbus/system_bus_xbar/_T_2890[6]_i_1/O
                         net (fo=1, routed)           0.379    19.811    DebugPynqPlatform/sys/sbus/system_bus_xbar/_T_2890[6]_i_1_n_0
    SLICE_X30Y81         FDRE                                         r  DebugPynqPlatform/sys/sbus/system_bus_xbar/_T_2890_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       1.515    22.694    DebugPynqPlatform/sys/sbus/system_bus_xbar/FCLK_CLK0
    SLICE_X30Y81         FDRE                                         r  DebugPynqPlatform/sys/sbus/system_bus_xbar/_T_2890_reg[6]/C
                         clock pessimism              0.229    22.923    
                         clock uncertainty           -0.302    22.621    
    SLICE_X30Y81         FDRE (Setup_fdre_C_D)       -0.016    22.605    DebugPynqPlatform/sys/sbus/system_bus_xbar/_T_2890_reg[6]
  -------------------------------------------------------------------
                         required time                         22.605    
                         arrival time                         -19.811    
  -------------------------------------------------------------------
                         slack                                  2.794    

Slack (MET) :             2.894ns  (required time - arrival time)
  Source:                 DebugPynqPlatform/sys/pbus/coupler_from_sbus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DebugPynqPlatform/sys/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.647ns  (logic 3.756ns (22.563%)  route 12.891ns (77.437%))
  Logic Levels:           16  (LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=7 RAMD32=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 22.828 - 20.000 ) 
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       1.915     3.209    DebugPynqPlatform/sys/pbus/coupler_from_sbus/buffer/Queue/FCLK_CLK0
    SLICE_X88Y101        FDRE                                         r  DebugPynqPlatform/sys/pbus/coupler_from_sbus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.419     3.628 r  DebugPynqPlatform/sys/pbus/coupler_from_sbus/buffer/Queue/value_1_reg/Q
                         net (fo=136, routed)         1.839     5.467    DebugPynqPlatform/sys/pbus/coupler_from_sbus/buffer/Queue/ram_size_reg_0_1_0_2/ADDRB0
    SLICE_X50Y99         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     5.794 f  DebugPynqPlatform/sys/pbus/coupler_from_sbus/buffer/Queue/ram_size_reg_0_1_0_2/RAMB/O
                         net (fo=31, routed)          2.073     7.866    DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/periphery_bus_xbar_auto_in_a_bits_size[2]
    SLICE_X90Y99         LUT3 (Prop_lut3_I2_O)        0.374     8.240 f  DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/saved_opcode[2]_i_4/O
                         net (fo=3, routed)           0.530     8.770    DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/saved_opcode[2]_i_4_n_0
    SLICE_X89Y99         LUT6 (Prop_lut6_I5_O)        0.328     9.098 f  DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/_T_401[1]_i_2/O
                         net (fo=2, routed)           0.486     9.584    DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/_T_401[1]_i_2_n_0
    SLICE_X89Y99         LUT4 (Prop_lut4_I0_O)        0.124     9.708 f  DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/_T_401[1]_i_1__0/O
                         net (fo=4, routed)           0.415    10.123    DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/_T_401_reg[0]_0
    SLICE_X90Y99         LUT6 (Prop_lut6_I0_O)        0.124    10.247 r  DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/saved_opcode[2]_i_3__0/O
                         net (fo=4, routed)           0.621    10.869    DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/saved_opcode[2]_i_3__0_n_0
    SLICE_X92Y99         LUT2 (Prop_lut2_I1_O)        0.116    10.985 f  DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/_T_1920[3]_i_7/O
                         net (fo=2, routed)           0.466    11.451    DebugPynqPlatform/sys/pbus/coupler_from_sbus/buffer/Queue/_T_1904[0]_i_5
    SLICE_X91Y101        LUT6 (Prop_lut6_I0_O)        0.328    11.779 f  DebugPynqPlatform/sys/pbus/coupler_from_sbus/buffer/Queue/_T_1920[3]_i_6/O
                         net (fo=5, routed)           0.506    12.285    DebugPynqPlatform/sys/pbus/periphery_bus_xbar/_T_2060_1_reg_0
    SLICE_X95Y101        LUT4 (Prop_lut4_I0_O)        0.124    12.409 r  DebugPynqPlatform/sys/pbus/periphery_bus_xbar/_T_1904[0]_i_5/O
                         net (fo=9, routed)           0.708    13.117    DebugPynqPlatform/sys/pbus/periphery_bus_xbar/_T_1904[0]_i_5_n_0
    SLICE_X94Y101        LUT4 (Prop_lut4_I0_O)        0.150    13.267 r  DebugPynqPlatform/sys/pbus/periphery_bus_xbar/i___27_i_9/O
                         net (fo=1, routed)           0.458    13.725    DebugPynqPlatform/sys/pbus/periphery_bus_xbar/i___27_i_9_n_0
    SLICE_X92Y101        LUT6 (Prop_lut6_I3_O)        0.348    14.073 r  DebugPynqPlatform/sys/pbus/periphery_bus_xbar/i___27_i_2/O
                         net (fo=7, routed)           0.619    14.692    DebugPynqPlatform/sys/pbus/coupler_to_slave_named_debug/fragmenter/Repeater/full_reg_17
    SLICE_X86Y102        LUT6 (Prop_lut6_I0_O)        0.124    14.816 r  DebugPynqPlatform/sys/pbus/coupler_to_slave_named_debug/fragmenter/Repeater/i___27_i_1__0/O
                         net (fo=5, routed)           1.445    16.261    DebugPynqPlatform/sys/pbus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_2060_2_reg
    SLICE_X54Y109        LUT5 (Prop_lut5_I0_O)        0.150    16.411 f  DebugPynqPlatform/sys/pbus/coupler_to_slave_named_debug/fragmenter/Repeater/resumeReqRegs_0_i_3/O
                         net (fo=2, routed)           0.789    17.199    DebugPynqPlatform/sys/pbus/coupler_to_slave_named_debug/fragmenter/Repeater/resumeReqRegs_0_i_3_n_0
    SLICE_X51Y112        LUT5 (Prop_lut5_I0_O)        0.348    17.547 f  DebugPynqPlatform/sys/pbus/coupler_to_slave_named_debug/fragmenter/Repeater/haltedBitRegs_0_i_3/O
                         net (fo=2, routed)           0.456    18.003    DebugPynqPlatform/sys/pbus/coupler_to_slave_named_debug/fragmenter/Repeater/haltedBitRegs_0_i_3_n_0
    SLICE_X47Y112        LUT5 (Prop_lut5_I0_O)        0.124    18.127 f  DebugPynqPlatform/sys/pbus/coupler_to_slave_named_debug/fragmenter/Repeater/ABSTRACTCSReg_cmderr[2]_i_10/O
                         net (fo=5, routed)           0.874    19.001    DebugPynqPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/ABSTRACTCSReg_cmderr_reg[1]_0
    SLICE_X34Y114        LUT6 (Prop_lut6_I5_O)        0.124    19.125 r  DebugPynqPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/ABSTRACTCSReg_cmderr[2]_i_2/O
                         net (fo=1, routed)           0.606    19.732    DebugPynqPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/ABSTRACTCSReg_cmderr[2]_i_2_n_0
    SLICE_X34Y114        LUT6 (Prop_lut6_I0_O)        0.124    19.856 r  DebugPynqPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/ABSTRACTCSReg_cmderr[2]_i_1/O
                         net (fo=1, routed)           0.000    19.856    DebugPynqPlatform/sys/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_reg[2]_2
    SLICE_X34Y114        FDRE                                         r  DebugPynqPlatform/sys/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       1.649    22.828    DebugPynqPlatform/sys/debug_1/dmInner/dmInner/FCLK_CLK0
    SLICE_X34Y114        FDRE                                         r  DebugPynqPlatform/sys/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_reg[2]/C
                         clock pessimism              0.147    22.975    
                         clock uncertainty           -0.302    22.673    
    SLICE_X34Y114        FDRE (Setup_fdre_C_D)        0.077    22.750    DebugPynqPlatform/sys/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_reg[2]
  -------------------------------------------------------------------
                         required time                         22.750    
                         arrival time                         -19.856    
  -------------------------------------------------------------------
                         slack                                  2.894    

Slack (MET) :             2.920ns  (required time - arrival time)
  Source:                 DebugPynqPlatform/sys/tile/sync_xing/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DebugPynqPlatform/sys/tile/sync_xing/Queue/maybe_full_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.807ns  (logic 4.230ns (25.168%)  route 12.577ns (74.832%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=4 LUT5=3 LUT6=6 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 22.652 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       1.646     2.940    DebugPynqPlatform/sys/tile/sync_xing/Queue/FCLK_CLK0
    SLICE_X48Y62         FDRE                                         r  DebugPynqPlatform/sys/tile/sync_xing/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  DebugPynqPlatform/sys/tile/sync_xing/Queue/value_1_reg/Q
                         net (fo=139, routed)         1.430     4.826    DebugPynqPlatform/sys/tile/sync_xing/Queue/ram_address_reg_0_1_30_31/ADDRA0
    SLICE_X54Y62         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.976 r  DebugPynqPlatform/sys/tile/sync_xing/Queue/ram_address_reg_0_1_30_31/RAMA/O
                         net (fo=17, routed)          1.751     6.728    DebugPynqPlatform/sys/tile/sync_xing/Queue/ram_address__T_63_data[30]
    SLICE_X43Y69         LUT4 (Prop_lut4_I1_O)        0.356     7.084 f  DebugPynqPlatform/sys/tile/sync_xing/Queue/ram_mask_reg_0_7_0_5_i_20__0/O
                         net (fo=5, routed)           0.742     7.826    DebugPynqPlatform/sys/sbus/system_bus_xbar/_T_2890_reg[5]_1
    SLICE_X41Y70         LUT4 (Prop_lut4_I3_O)        0.352     8.178 r  DebugPynqPlatform/sys/sbus/system_bus_xbar/_T_2904[0]_i_2/O
                         net (fo=11, routed)          0.455     8.633    DebugPynqPlatform/sys/sbus/system_bus_xbar/_T_2904_reg[1]_4
    SLICE_X41Y70         LUT3 (Prop_lut3_I2_O)        0.326     8.959 r  DebugPynqPlatform/sys/sbus/system_bus_xbar/ram_mask_reg_0_7_0_5_i_12/O
                         net (fo=122, routed)         1.015     9.974    DebugPynqPlatform/sys/sbus/system_bus_xbar/io_in_a_bits_source[1]
    SLICE_X49Y62         LUT4 (Prop_lut4_I2_O)        0.124    10.098 r  DebugPynqPlatform/sys/sbus/system_bus_xbar/address[22]_i_1/O
                         net (fo=9, routed)           1.220    11.318    DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/sbus_auto_coupler_to_mbus_nodelay_out_0_a_bits_address[22]
    SLICE_X50Y52         LUT6 (Prop_lut6_I2_O)        0.124    11.442 r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/ram_mask_reg_0_7_0_5_i_47__0/O
                         net (fo=1, routed)           0.000    11.442    DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/ram_mask_reg_0_7_0_5_i_47__0_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.975 r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/ram_mask_reg_0_7_0_5_i_27__0/CO[3]
                         net (fo=1, routed)           0.000    11.975    DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/ram_mask_reg_0_7_0_5_i_27__0_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.229 r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/ram_mask_reg_0_7_0_5_i_17__0/CO[0]
                         net (fo=5, routed)           1.006    13.235    DebugPynqPlatform/sys/bh/TLBroadcastTracker_3/o_data/_T_1511[0]
    SLICE_X44Y50         LUT4 (Prop_lut4_I0_O)        0.367    13.602 f  DebugPynqPlatform/sys/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_0_5_i_3__4/O
                         net (fo=3, routed)           0.632    14.233    DebugPynqPlatform/sys/bh/TLBroadcastTracker/o_data/_T_1462[2]_i_5_4
    SLICE_X44Y50         LUT5 (Prop_lut5_I0_O)        0.118    14.351 f  DebugPynqPlatform/sys/bh/TLBroadcastTracker/o_data/ram_mask_reg_0_7_0_5_i_4/O
                         net (fo=3, routed)           0.527    14.879    DebugPynqPlatform/sys/bh/TLBroadcastTracker_2/o_data/address_reg[0]_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I5_O)        0.326    15.205 r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_2/o_data/ram_mask_reg_0_7_0_5_i_3__1/O
                         net (fo=2, routed)           0.418    15.622    DebugPynqPlatform/sys/bh/TLBroadcastTracker/o_data/_T_1462[2]_i_5
    SLICE_X43Y49         LUT6 (Prop_lut6_I0_O)        0.124    15.746 f  DebugPynqPlatform/sys/bh/TLBroadcastTracker/o_data/_T_1462[2]_i_7/O
                         net (fo=1, routed)           0.409    16.156    DebugPynqPlatform/sys/bh/TLBroadcastTracker_2/o_data/value_1_i_5
    SLICE_X41Y50         LUT6 (Prop_lut6_I5_O)        0.124    16.280 f  DebugPynqPlatform/sys/bh/TLBroadcastTracker_2/o_data/_T_1462[2]_i_5/O
                         net (fo=3, routed)           0.510    16.789    DebugPynqPlatform/sys/bh/TLBroadcastTracker_2/o_data/got_e_reg
    SLICE_X41Y52         LUT5 (Prop_lut5_I0_O)        0.124    16.913 f  DebugPynqPlatform/sys/bh/TLBroadcastTracker_2/o_data/i___57_i_13/O
                         net (fo=5, routed)           1.024    17.937    DebugPynqPlatform/sys/sbus/system_bus_xbar/sbus_auto_coupler_to_mbus_nodelay_out_0_a_ready
    SLICE_X37Y69         LUT6 (Prop_lut6_I1_O)        0.124    18.061 f  DebugPynqPlatform/sys/sbus/system_bus_xbar/i___57_i_6/O
                         net (fo=1, routed)           0.445    18.506    DebugPynqPlatform/sys/sbus/system_bus_xbar/i___57_i_6_n_0
    SLICE_X35Y69         LUT6 (Prop_lut6_I4_O)        0.124    18.630 f  DebugPynqPlatform/sys/sbus/system_bus_xbar/i___57_i_1__0/O
                         net (fo=2, routed)           0.993    19.623    DebugPynqPlatform/sys/tile/sbus_auto_coupler_from_tile_named_tile_fixer_in_a_ready
    SLICE_X48Y62         LUT5 (Prop_lut5_I3_O)        0.124    19.747 r  DebugPynqPlatform/sys/tile/i___57/O
                         net (fo=1, routed)           0.000    19.747    DebugPynqPlatform/sys/tile/sync_xing/Queue/maybe_full_reg_3
    SLICE_X48Y62         FDRE                                         r  DebugPynqPlatform/sys/tile/sync_xing/Queue/maybe_full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       1.473    22.652    DebugPynqPlatform/sys/tile/sync_xing/Queue/FCLK_CLK0
    SLICE_X48Y62         FDRE                                         r  DebugPynqPlatform/sys/tile/sync_xing/Queue/maybe_full_reg/C
                         clock pessimism              0.288    22.940    
                         clock uncertainty           -0.302    22.638    
    SLICE_X48Y62         FDRE (Setup_fdre_C_D)        0.029    22.667    DebugPynqPlatform/sys/tile/sync_xing/Queue/maybe_full_reg
  -------------------------------------------------------------------
                         required time                         22.667    
                         arrival time                         -19.747    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             3.019ns  (required time - arrival time)
  Source:                 DebugPynqPlatform/sys/pbus/coupler_from_sbus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DebugPynqPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_9_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.211ns  (logic 3.522ns (21.726%)  route 12.689ns (78.274%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT4=4 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 22.830 - 20.000 ) 
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       1.915     3.209    DebugPynqPlatform/sys/pbus/coupler_from_sbus/buffer/Queue/FCLK_CLK0
    SLICE_X88Y101        FDRE                                         r  DebugPynqPlatform/sys/pbus/coupler_from_sbus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.419     3.628 r  DebugPynqPlatform/sys/pbus/coupler_from_sbus/buffer/Queue/value_1_reg/Q
                         net (fo=136, routed)         1.839     5.467    DebugPynqPlatform/sys/pbus/coupler_from_sbus/buffer/Queue/ram_size_reg_0_1_0_2/ADDRB0
    SLICE_X50Y99         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     5.794 f  DebugPynqPlatform/sys/pbus/coupler_from_sbus/buffer/Queue/ram_size_reg_0_1_0_2/RAMB/O
                         net (fo=31, routed)          2.073     7.866    DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/periphery_bus_xbar_auto_in_a_bits_size[2]
    SLICE_X90Y99         LUT3 (Prop_lut3_I2_O)        0.374     8.240 f  DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/saved_opcode[2]_i_4/O
                         net (fo=3, routed)           0.530     8.770    DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/saved_opcode[2]_i_4_n_0
    SLICE_X89Y99         LUT6 (Prop_lut6_I5_O)        0.328     9.098 f  DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/_T_401[1]_i_2/O
                         net (fo=2, routed)           0.486     9.584    DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/_T_401[1]_i_2_n_0
    SLICE_X89Y99         LUT4 (Prop_lut4_I0_O)        0.124     9.708 f  DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/_T_401[1]_i_1__0/O
                         net (fo=4, routed)           0.415    10.123    DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/_T_401_reg[0]_0
    SLICE_X90Y99         LUT6 (Prop_lut6_I0_O)        0.124    10.247 r  DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/saved_opcode[2]_i_3__0/O
                         net (fo=4, routed)           0.621    10.869    DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/saved_opcode[2]_i_3__0_n_0
    SLICE_X92Y99         LUT2 (Prop_lut2_I1_O)        0.116    10.985 f  DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/_T_1920[3]_i_7/O
                         net (fo=2, routed)           0.466    11.451    DebugPynqPlatform/sys/pbus/coupler_from_sbus/buffer/Queue/_T_1904[0]_i_5
    SLICE_X91Y101        LUT6 (Prop_lut6_I0_O)        0.328    11.779 f  DebugPynqPlatform/sys/pbus/coupler_from_sbus/buffer/Queue/_T_1920[3]_i_6/O
                         net (fo=5, routed)           0.506    12.285    DebugPynqPlatform/sys/pbus/periphery_bus_xbar/_T_2060_1_reg_0
    SLICE_X95Y101        LUT4 (Prop_lut4_I0_O)        0.124    12.409 r  DebugPynqPlatform/sys/pbus/periphery_bus_xbar/_T_1904[0]_i_5/O
                         net (fo=9, routed)           0.708    13.117    DebugPynqPlatform/sys/pbus/periphery_bus_xbar/_T_1904[0]_i_5_n_0
    SLICE_X94Y101        LUT4 (Prop_lut4_I0_O)        0.150    13.267 r  DebugPynqPlatform/sys/pbus/periphery_bus_xbar/i___27_i_9/O
                         net (fo=1, routed)           0.458    13.725    DebugPynqPlatform/sys/pbus/periphery_bus_xbar/i___27_i_9_n_0
    SLICE_X92Y101        LUT6 (Prop_lut6_I3_O)        0.348    14.073 r  DebugPynqPlatform/sys/pbus/periphery_bus_xbar/i___27_i_2/O
                         net (fo=7, routed)           0.619    14.692    DebugPynqPlatform/sys/pbus/coupler_to_slave_named_debug/fragmenter/Repeater/full_reg_17
    SLICE_X86Y102        LUT6 (Prop_lut6_I0_O)        0.124    14.816 r  DebugPynqPlatform/sys/pbus/coupler_to_slave_named_debug/fragmenter/Repeater/i___27_i_1__0/O
                         net (fo=5, routed)           1.052    15.869    DebugPynqPlatform/sys/debug_1/dmInner/programBufferMem_0[7]_i_3
    SLICE_X59Y110        LUT6 (Prop_lut6_I4_O)        0.124    15.993 r  DebugPynqPlatform/sys/debug_1/dmInner/i___27/O
                         net (fo=4, routed)           0.669    16.661    DebugPynqPlatform/sys/debug_1/dmInner/saved_address_reg[7]_0
    SLICE_X59Y110        LUT3 (Prop_lut3_I0_O)        0.152    16.813 r  DebugPynqPlatform/sys/debug_1/dmInner/i___3/O
                         net (fo=72, routed)          1.779    18.592    DebugPynqPlatform/sys/pbus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_8_reg[0]
    SLICE_X37Y112        LUT4 (Prop_lut4_I1_O)        0.360    18.952 r  DebugPynqPlatform/sys/pbus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_9[4]_i_1/O
                         net (fo=1, routed)           0.468    19.420    DebugPynqPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_9_reg[7]_0[4]
    SLICE_X38Y110        FDRE                                         r  DebugPynqPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_9_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       1.651    22.830    DebugPynqPlatform/sys/debug_1/dmInner/dmInner/FCLK_CLK0
    SLICE_X38Y110        FDRE                                         r  DebugPynqPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_9_reg[4]/C
                         clock pessimism              0.147    22.977    
                         clock uncertainty           -0.302    22.675    
    SLICE_X38Y110        FDRE (Setup_fdre_C_D)       -0.236    22.439    DebugPynqPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_9_reg[4]
  -------------------------------------------------------------------
                         required time                         22.439    
                         arrival time                         -19.420    
  -------------------------------------------------------------------
                         slack                                  3.019    

Slack (MET) :             3.036ns  (required time - arrival time)
  Source:                 DebugPynqPlatform/sys/pbus/coupler_from_sbus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DebugPynqPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_8_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.164ns  (logic 3.523ns (21.795%)  route 12.641ns (78.205%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT4=4 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       1.915     3.209    DebugPynqPlatform/sys/pbus/coupler_from_sbus/buffer/Queue/FCLK_CLK0
    SLICE_X88Y101        FDRE                                         r  DebugPynqPlatform/sys/pbus/coupler_from_sbus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.419     3.628 r  DebugPynqPlatform/sys/pbus/coupler_from_sbus/buffer/Queue/value_1_reg/Q
                         net (fo=136, routed)         1.839     5.467    DebugPynqPlatform/sys/pbus/coupler_from_sbus/buffer/Queue/ram_size_reg_0_1_0_2/ADDRB0
    SLICE_X50Y99         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     5.794 f  DebugPynqPlatform/sys/pbus/coupler_from_sbus/buffer/Queue/ram_size_reg_0_1_0_2/RAMB/O
                         net (fo=31, routed)          2.073     7.866    DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/periphery_bus_xbar_auto_in_a_bits_size[2]
    SLICE_X90Y99         LUT3 (Prop_lut3_I2_O)        0.374     8.240 f  DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/saved_opcode[2]_i_4/O
                         net (fo=3, routed)           0.530     8.770    DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/saved_opcode[2]_i_4_n_0
    SLICE_X89Y99         LUT6 (Prop_lut6_I5_O)        0.328     9.098 f  DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/_T_401[1]_i_2/O
                         net (fo=2, routed)           0.486     9.584    DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/_T_401[1]_i_2_n_0
    SLICE_X89Y99         LUT4 (Prop_lut4_I0_O)        0.124     9.708 f  DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/_T_401[1]_i_1__0/O
                         net (fo=4, routed)           0.415    10.123    DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/_T_401_reg[0]_0
    SLICE_X90Y99         LUT6 (Prop_lut6_I0_O)        0.124    10.247 r  DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/saved_opcode[2]_i_3__0/O
                         net (fo=4, routed)           0.621    10.869    DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/saved_opcode[2]_i_3__0_n_0
    SLICE_X92Y99         LUT2 (Prop_lut2_I1_O)        0.116    10.985 f  DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/_T_1920[3]_i_7/O
                         net (fo=2, routed)           0.466    11.451    DebugPynqPlatform/sys/pbus/coupler_from_sbus/buffer/Queue/_T_1904[0]_i_5
    SLICE_X91Y101        LUT6 (Prop_lut6_I0_O)        0.328    11.779 f  DebugPynqPlatform/sys/pbus/coupler_from_sbus/buffer/Queue/_T_1920[3]_i_6/O
                         net (fo=5, routed)           0.506    12.285    DebugPynqPlatform/sys/pbus/periphery_bus_xbar/_T_2060_1_reg_0
    SLICE_X95Y101        LUT4 (Prop_lut4_I0_O)        0.124    12.409 r  DebugPynqPlatform/sys/pbus/periphery_bus_xbar/_T_1904[0]_i_5/O
                         net (fo=9, routed)           0.708    13.117    DebugPynqPlatform/sys/pbus/periphery_bus_xbar/_T_1904[0]_i_5_n_0
    SLICE_X94Y101        LUT4 (Prop_lut4_I0_O)        0.150    13.267 r  DebugPynqPlatform/sys/pbus/periphery_bus_xbar/i___27_i_9/O
                         net (fo=1, routed)           0.458    13.725    DebugPynqPlatform/sys/pbus/periphery_bus_xbar/i___27_i_9_n_0
    SLICE_X92Y101        LUT6 (Prop_lut6_I3_O)        0.348    14.073 r  DebugPynqPlatform/sys/pbus/periphery_bus_xbar/i___27_i_2/O
                         net (fo=7, routed)           0.619    14.692    DebugPynqPlatform/sys/pbus/coupler_to_slave_named_debug/fragmenter/Repeater/full_reg_17
    SLICE_X86Y102        LUT6 (Prop_lut6_I0_O)        0.124    14.816 r  DebugPynqPlatform/sys/pbus/coupler_to_slave_named_debug/fragmenter/Repeater/i___27_i_1__0/O
                         net (fo=5, routed)           1.052    15.869    DebugPynqPlatform/sys/debug_1/dmInner/programBufferMem_0[7]_i_3
    SLICE_X59Y110        LUT6 (Prop_lut6_I4_O)        0.124    15.993 r  DebugPynqPlatform/sys/debug_1/dmInner/i___27/O
                         net (fo=4, routed)           0.669    16.661    DebugPynqPlatform/sys/debug_1/dmInner/saved_address_reg[7]_0
    SLICE_X59Y110        LUT3 (Prop_lut3_I0_O)        0.152    16.813 r  DebugPynqPlatform/sys/debug_1/dmInner/i___3/O
                         net (fo=72, routed)          1.675    18.488    DebugPynqPlatform/sys/pbus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_8_reg[0]
    SLICE_X36Y105        LUT4 (Prop_lut4_I1_O)        0.361    18.849 r  DebugPynqPlatform/sys/pbus/coupler_to_slave_named_debug/fragmenter/Repeater/programBufferMem_8[4]_i_1/O
                         net (fo=1, routed)           0.524    19.373    DebugPynqPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_8_reg[7]_1[4]
    SLICE_X37Y105        FDRE                                         r  DebugPynqPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_8_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       1.653    22.832    DebugPynqPlatform/sys/debug_1/dmInner/dmInner/FCLK_CLK0
    SLICE_X37Y105        FDRE                                         r  DebugPynqPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_8_reg[4]/C
                         clock pessimism              0.147    22.979    
                         clock uncertainty           -0.302    22.677    
    SLICE_X37Y105        FDRE (Setup_fdre_C_D)       -0.268    22.409    DebugPynqPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_8_reg[4]
  -------------------------------------------------------------------
                         required time                         22.409    
                         arrival time                         -19.373    
  -------------------------------------------------------------------
                         slack                                  3.036    

Slack (MET) :             3.042ns  (required time - arrival time)
  Source:                 DebugPynqPlatform/sys/pbus/coupler_from_sbus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DebugPynqPlatform/sys/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.452ns  (logic 3.756ns (22.830%)  route 12.696ns (77.170%))
  Logic Levels:           16  (LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=7 RAMD32=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 22.827 - 20.000 ) 
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       1.915     3.209    DebugPynqPlatform/sys/pbus/coupler_from_sbus/buffer/Queue/FCLK_CLK0
    SLICE_X88Y101        FDRE                                         r  DebugPynqPlatform/sys/pbus/coupler_from_sbus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.419     3.628 r  DebugPynqPlatform/sys/pbus/coupler_from_sbus/buffer/Queue/value_1_reg/Q
                         net (fo=136, routed)         1.839     5.467    DebugPynqPlatform/sys/pbus/coupler_from_sbus/buffer/Queue/ram_size_reg_0_1_0_2/ADDRB0
    SLICE_X50Y99         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     5.794 r  DebugPynqPlatform/sys/pbus/coupler_from_sbus/buffer/Queue/ram_size_reg_0_1_0_2/RAMB/O
                         net (fo=31, routed)          2.073     7.866    DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/periphery_bus_xbar_auto_in_a_bits_size[2]
    SLICE_X90Y99         LUT3 (Prop_lut3_I2_O)        0.374     8.240 r  DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/saved_opcode[2]_i_4/O
                         net (fo=3, routed)           0.530     8.770    DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/saved_opcode[2]_i_4_n_0
    SLICE_X89Y99         LUT6 (Prop_lut6_I5_O)        0.328     9.098 r  DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/_T_401[1]_i_2/O
                         net (fo=2, routed)           0.486     9.584    DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/_T_401[1]_i_2_n_0
    SLICE_X89Y99         LUT4 (Prop_lut4_I0_O)        0.124     9.708 r  DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/_T_401[1]_i_1__0/O
                         net (fo=4, routed)           0.415    10.123    DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/_T_401_reg[0]_0
    SLICE_X90Y99         LUT6 (Prop_lut6_I0_O)        0.124    10.247 f  DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/saved_opcode[2]_i_3__0/O
                         net (fo=4, routed)           0.621    10.869    DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/saved_opcode[2]_i_3__0_n_0
    SLICE_X92Y99         LUT2 (Prop_lut2_I1_O)        0.116    10.985 r  DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/_T_1920[3]_i_7/O
                         net (fo=2, routed)           0.466    11.451    DebugPynqPlatform/sys/pbus/coupler_from_sbus/buffer/Queue/_T_1904[0]_i_5
    SLICE_X91Y101        LUT6 (Prop_lut6_I0_O)        0.328    11.779 r  DebugPynqPlatform/sys/pbus/coupler_from_sbus/buffer/Queue/_T_1920[3]_i_6/O
                         net (fo=5, routed)           0.506    12.285    DebugPynqPlatform/sys/pbus/periphery_bus_xbar/_T_2060_1_reg_0
    SLICE_X95Y101        LUT4 (Prop_lut4_I0_O)        0.124    12.409 f  DebugPynqPlatform/sys/pbus/periphery_bus_xbar/_T_1904[0]_i_5/O
                         net (fo=9, routed)           0.708    13.117    DebugPynqPlatform/sys/pbus/periphery_bus_xbar/_T_1904[0]_i_5_n_0
    SLICE_X94Y101        LUT4 (Prop_lut4_I0_O)        0.150    13.267 f  DebugPynqPlatform/sys/pbus/periphery_bus_xbar/i___27_i_9/O
                         net (fo=1, routed)           0.458    13.725    DebugPynqPlatform/sys/pbus/periphery_bus_xbar/i___27_i_9_n_0
    SLICE_X92Y101        LUT6 (Prop_lut6_I3_O)        0.348    14.073 f  DebugPynqPlatform/sys/pbus/periphery_bus_xbar/i___27_i_2/O
                         net (fo=7, routed)           0.619    14.692    DebugPynqPlatform/sys/pbus/coupler_to_slave_named_debug/fragmenter/Repeater/full_reg_17
    SLICE_X86Y102        LUT6 (Prop_lut6_I0_O)        0.124    14.816 f  DebugPynqPlatform/sys/pbus/coupler_to_slave_named_debug/fragmenter/Repeater/i___27_i_1__0/O
                         net (fo=5, routed)           1.445    16.261    DebugPynqPlatform/sys/pbus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_2060_2_reg
    SLICE_X54Y109        LUT5 (Prop_lut5_I0_O)        0.150    16.411 r  DebugPynqPlatform/sys/pbus/coupler_to_slave_named_debug/fragmenter/Repeater/resumeReqRegs_0_i_3/O
                         net (fo=2, routed)           0.789    17.199    DebugPynqPlatform/sys/pbus/coupler_to_slave_named_debug/fragmenter/Repeater/resumeReqRegs_0_i_3_n_0
    SLICE_X51Y112        LUT5 (Prop_lut5_I0_O)        0.348    17.547 r  DebugPynqPlatform/sys/pbus/coupler_to_slave_named_debug/fragmenter/Repeater/haltedBitRegs_0_i_3/O
                         net (fo=2, routed)           0.456    18.003    DebugPynqPlatform/sys/pbus/coupler_to_slave_named_debug/fragmenter/Repeater/haltedBitRegs_0_i_3_n_0
    SLICE_X47Y112        LUT5 (Prop_lut5_I0_O)        0.124    18.127 r  DebugPynqPlatform/sys/pbus/coupler_to_slave_named_debug/fragmenter/Repeater/ABSTRACTCSReg_cmderr[2]_i_10/O
                         net (fo=5, routed)           0.731    18.859    DebugPynqPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/ABSTRACTCSReg_cmderr_reg[1]_0
    SLICE_X34Y115        LUT6 (Prop_lut6_I0_O)        0.124    18.983 f  DebugPynqPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/ABSTRACTCSReg_cmderr[1]_i_2/O
                         net (fo=1, routed)           0.554    19.537    DebugPynqPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/ABSTRACTCSReg_cmderr[1]_i_2_n_0
    SLICE_X33Y114        LUT6 (Prop_lut6_I1_O)        0.124    19.661 r  DebugPynqPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/ABSTRACTCSReg_cmderr[1]_i_1/O
                         net (fo=1, routed)           0.000    19.661    DebugPynqPlatform/sys/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_reg[1]_1
    SLICE_X33Y114        FDRE                                         r  DebugPynqPlatform/sys/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       1.648    22.827    DebugPynqPlatform/sys/debug_1/dmInner/dmInner/FCLK_CLK0
    SLICE_X33Y114        FDRE                                         r  DebugPynqPlatform/sys/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_reg[1]/C
                         clock pessimism              0.147    22.974    
                         clock uncertainty           -0.302    22.672    
    SLICE_X33Y114        FDRE (Setup_fdre_C_D)        0.031    22.703    DebugPynqPlatform/sys/debug_1/dmInner/dmInner/ABSTRACTCSReg_cmderr_reg[1]
  -------------------------------------------------------------------
                         required time                         22.703    
                         arrival time                         -19.661    
  -------------------------------------------------------------------
                         slack                                  3.042    

Slack (MET) :             3.048ns  (required time - arrival time)
  Source:                 DebugPynqPlatform/sys/tile/sync_xing/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DebugPynqPlatform/sys/fbus/sync_xing/Queue/value_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.539ns  (logic 4.106ns (24.826%)  route 12.433ns (75.174%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT4=4 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.647 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       1.646     2.940    DebugPynqPlatform/sys/tile/sync_xing/Queue/FCLK_CLK0
    SLICE_X48Y62         FDRE                                         r  DebugPynqPlatform/sys/tile/sync_xing/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  DebugPynqPlatform/sys/tile/sync_xing/Queue/value_1_reg/Q
                         net (fo=139, routed)         1.430     4.826    DebugPynqPlatform/sys/tile/sync_xing/Queue/ram_address_reg_0_1_30_31/ADDRA0
    SLICE_X54Y62         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.976 r  DebugPynqPlatform/sys/tile/sync_xing/Queue/ram_address_reg_0_1_30_31/RAMA/O
                         net (fo=17, routed)          1.751     6.728    DebugPynqPlatform/sys/tile/sync_xing/Queue/ram_address__T_63_data[30]
    SLICE_X43Y69         LUT4 (Prop_lut4_I1_O)        0.356     7.084 f  DebugPynqPlatform/sys/tile/sync_xing/Queue/ram_mask_reg_0_7_0_5_i_20__0/O
                         net (fo=5, routed)           0.742     7.826    DebugPynqPlatform/sys/sbus/system_bus_xbar/_T_2890_reg[5]_1
    SLICE_X41Y70         LUT4 (Prop_lut4_I3_O)        0.352     8.178 r  DebugPynqPlatform/sys/sbus/system_bus_xbar/_T_2904[0]_i_2/O
                         net (fo=11, routed)          0.455     8.633    DebugPynqPlatform/sys/sbus/system_bus_xbar/_T_2904_reg[1]_4
    SLICE_X41Y70         LUT3 (Prop_lut3_I2_O)        0.326     8.959 r  DebugPynqPlatform/sys/sbus/system_bus_xbar/ram_mask_reg_0_7_0_5_i_12/O
                         net (fo=122, routed)         1.015     9.974    DebugPynqPlatform/sys/sbus/system_bus_xbar/io_in_a_bits_source[1]
    SLICE_X49Y62         LUT4 (Prop_lut4_I2_O)        0.124    10.098 r  DebugPynqPlatform/sys/sbus/system_bus_xbar/address[22]_i_1/O
                         net (fo=9, routed)           1.220    11.318    DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/sbus_auto_coupler_to_mbus_nodelay_out_0_a_bits_address[22]
    SLICE_X50Y52         LUT6 (Prop_lut6_I2_O)        0.124    11.442 r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/ram_mask_reg_0_7_0_5_i_47__0/O
                         net (fo=1, routed)           0.000    11.442    DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/ram_mask_reg_0_7_0_5_i_47__0_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.975 r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/ram_mask_reg_0_7_0_5_i_27__0/CO[3]
                         net (fo=1, routed)           0.000    11.975    DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/ram_mask_reg_0_7_0_5_i_27__0_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.229 f  DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/ram_mask_reg_0_7_0_5_i_17__0/CO[0]
                         net (fo=5, routed)           1.006    13.235    DebugPynqPlatform/sys/bh/TLBroadcastTracker_3/o_data/_T_1511[0]
    SLICE_X44Y50         LUT4 (Prop_lut4_I0_O)        0.367    13.602 r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_0_5_i_3__4/O
                         net (fo=3, routed)           0.632    14.233    DebugPynqPlatform/sys/bh/TLBroadcastTracker/o_data/_T_1462[2]_i_5_4
    SLICE_X44Y50         LUT5 (Prop_lut5_I0_O)        0.118    14.351 r  DebugPynqPlatform/sys/bh/TLBroadcastTracker/o_data/ram_mask_reg_0_7_0_5_i_4/O
                         net (fo=3, routed)           0.527    14.879    DebugPynqPlatform/sys/bh/TLBroadcastTracker_2/o_data/address_reg[0]_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I5_O)        0.326    15.205 f  DebugPynqPlatform/sys/bh/TLBroadcastTracker_2/o_data/ram_mask_reg_0_7_0_5_i_3__1/O
                         net (fo=2, routed)           0.418    15.622    DebugPynqPlatform/sys/bh/TLBroadcastTracker/o_data/_T_1462[2]_i_5
    SLICE_X43Y49         LUT6 (Prop_lut6_I0_O)        0.124    15.746 r  DebugPynqPlatform/sys/bh/TLBroadcastTracker/o_data/_T_1462[2]_i_7/O
                         net (fo=1, routed)           0.409    16.156    DebugPynqPlatform/sys/bh/TLBroadcastTracker_2/o_data/value_1_i_5
    SLICE_X41Y50         LUT6 (Prop_lut6_I5_O)        0.124    16.280 r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_2/o_data/_T_1462[2]_i_5/O
                         net (fo=3, routed)           1.016    17.296    DebugPynqPlatform/sys/sbus/system_bus_xbar/value_1_i_2__2_1
    SLICE_X41Y69         LUT6 (Prop_lut6_I3_O)        0.124    17.420 r  DebugPynqPlatform/sys/sbus/system_bus_xbar/value_1_i_5/O
                         net (fo=1, routed)           0.894    18.315    DebugPynqPlatform/sys/sbus/system_bus_xbar/value_1_i_5_n_0
    SLICE_X35Y81         LUT6 (Prop_lut6_I2_O)        0.124    18.439 r  DebugPynqPlatform/sys/sbus/system_bus_xbar/value_1_i_2__2/O
                         net (fo=2, routed)           0.576    19.015    DebugPynqPlatform/sys/sbus/system_bus_xbar/do_deq
    SLICE_X37Y79         LUT2 (Prop_lut2_I0_O)        0.124    19.139 r  DebugPynqPlatform/sys/sbus/system_bus_xbar/value_1_i_1__0/O
                         net (fo=1, routed)           0.340    19.479    DebugPynqPlatform/sys/fbus/sync_xing/Queue/value_1_reg_12
    SLICE_X37Y79         FDRE                                         r  DebugPynqPlatform/sys/fbus/sync_xing/Queue/value_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       1.468    22.647    DebugPynqPlatform/sys/fbus/sync_xing/Queue/FCLK_CLK0
    SLICE_X37Y79         FDRE                                         r  DebugPynqPlatform/sys/fbus/sync_xing/Queue/value_1_reg/C
                         clock pessimism              0.229    22.876    
                         clock uncertainty           -0.302    22.574    
    SLICE_X37Y79         FDRE (Setup_fdre_C_D)       -0.047    22.527    DebugPynqPlatform/sys/fbus/sync_xing/Queue/value_1_reg
  -------------------------------------------------------------------
                         required time                         22.527    
                         arrival time                         -19.479    
  -------------------------------------------------------------------
                         slack                                  3.048    

Slack (MET) :             3.074ns  (required time - arrival time)
  Source:                 DebugPynqPlatform/sys/pbus/coupler_from_sbus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DebugPynqPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_28_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.118ns  (logic 3.286ns (20.387%)  route 12.832ns (79.613%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT4=4 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       1.915     3.209    DebugPynqPlatform/sys/pbus/coupler_from_sbus/buffer/Queue/FCLK_CLK0
    SLICE_X88Y101        FDRE                                         r  DebugPynqPlatform/sys/pbus/coupler_from_sbus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.419     3.628 r  DebugPynqPlatform/sys/pbus/coupler_from_sbus/buffer/Queue/value_1_reg/Q
                         net (fo=136, routed)         1.839     5.467    DebugPynqPlatform/sys/pbus/coupler_from_sbus/buffer/Queue/ram_size_reg_0_1_0_2/ADDRB0
    SLICE_X50Y99         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.327     5.794 f  DebugPynqPlatform/sys/pbus/coupler_from_sbus/buffer/Queue/ram_size_reg_0_1_0_2/RAMB/O
                         net (fo=31, routed)          2.073     7.866    DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/periphery_bus_xbar_auto_in_a_bits_size[2]
    SLICE_X90Y99         LUT3 (Prop_lut3_I2_O)        0.374     8.240 f  DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/saved_opcode[2]_i_4/O
                         net (fo=3, routed)           0.530     8.770    DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/saved_opcode[2]_i_4_n_0
    SLICE_X89Y99         LUT6 (Prop_lut6_I5_O)        0.328     9.098 f  DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/_T_401[1]_i_2/O
                         net (fo=2, routed)           0.486     9.584    DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/_T_401[1]_i_2_n_0
    SLICE_X89Y99         LUT4 (Prop_lut4_I0_O)        0.124     9.708 f  DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/_T_401[1]_i_1__0/O
                         net (fo=4, routed)           0.415    10.123    DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/_T_401_reg[0]_0
    SLICE_X90Y99         LUT6 (Prop_lut6_I0_O)        0.124    10.247 r  DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/saved_opcode[2]_i_3__0/O
                         net (fo=4, routed)           0.621    10.869    DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/saved_opcode[2]_i_3__0_n_0
    SLICE_X92Y99         LUT2 (Prop_lut2_I1_O)        0.116    10.985 f  DebugPynqPlatform/sys/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/_T_1920[3]_i_7/O
                         net (fo=2, routed)           0.466    11.451    DebugPynqPlatform/sys/pbus/coupler_from_sbus/buffer/Queue/_T_1904[0]_i_5
    SLICE_X91Y101        LUT6 (Prop_lut6_I0_O)        0.328    11.779 f  DebugPynqPlatform/sys/pbus/coupler_from_sbus/buffer/Queue/_T_1920[3]_i_6/O
                         net (fo=5, routed)           0.506    12.285    DebugPynqPlatform/sys/pbus/periphery_bus_xbar/_T_2060_1_reg_0
    SLICE_X95Y101        LUT4 (Prop_lut4_I0_O)        0.124    12.409 r  DebugPynqPlatform/sys/pbus/periphery_bus_xbar/_T_1904[0]_i_5/O
                         net (fo=9, routed)           0.708    13.117    DebugPynqPlatform/sys/pbus/periphery_bus_xbar/_T_1904[0]_i_5_n_0
    SLICE_X94Y101        LUT4 (Prop_lut4_I0_O)        0.150    13.267 r  DebugPynqPlatform/sys/pbus/periphery_bus_xbar/i___27_i_9/O
                         net (fo=1, routed)           0.458    13.725    DebugPynqPlatform/sys/pbus/periphery_bus_xbar/i___27_i_9_n_0
    SLICE_X92Y101        LUT6 (Prop_lut6_I3_O)        0.348    14.073 r  DebugPynqPlatform/sys/pbus/periphery_bus_xbar/i___27_i_2/O
                         net (fo=7, routed)           0.619    14.692    DebugPynqPlatform/sys/pbus/coupler_to_slave_named_debug/fragmenter/Repeater/full_reg_17
    SLICE_X86Y102        LUT6 (Prop_lut6_I0_O)        0.124    14.816 r  DebugPynqPlatform/sys/pbus/coupler_to_slave_named_debug/fragmenter/Repeater/i___27_i_1__0/O
                         net (fo=5, routed)           1.052    15.869    DebugPynqPlatform/sys/debug_1/dmInner/programBufferMem_0[7]_i_3
    SLICE_X59Y110        LUT6 (Prop_lut6_I4_O)        0.124    15.993 r  DebugPynqPlatform/sys/debug_1/dmInner/i___27/O
                         net (fo=4, routed)           0.463    16.455    DebugPynqPlatform/sys/debug_1/dmInner/saved_address_reg[7]_0
    SLICE_X59Y110        LUT3 (Prop_lut3_I0_O)        0.124    16.579 r  DebugPynqPlatform/sys/debug_1/dmInner/i___24/O
                         net (fo=72, routed)          1.979    18.559    DebugPynqPlatform/sys/debug_1/dmInner/_T_401_reg[0]
    SLICE_X37Y102        LUT4 (Prop_lut4_I0_O)        0.152    18.711 r  DebugPynqPlatform/sys/debug_1/dmInner/i___23__3/O
                         net (fo=1, routed)           0.617    19.327    DebugPynqPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_28_reg[7]_2[4]
    SLICE_X37Y103        FDRE                                         r  DebugPynqPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_28_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       1.653    22.832    DebugPynqPlatform/sys/debug_1/dmInner/dmInner/FCLK_CLK0
    SLICE_X37Y103        FDRE                                         r  DebugPynqPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_28_reg[4]/C
                         clock pessimism              0.147    22.979    
                         clock uncertainty           -0.302    22.677    
    SLICE_X37Y103        FDRE (Setup_fdre_C_D)       -0.275    22.402    DebugPynqPlatform/sys/debug_1/dmInner/dmInner/programBufferMem_28_reg[4]
  -------------------------------------------------------------------
                         required time                         22.402    
                         arrival time                         -19.327    
  -------------------------------------------------------------------
                         slack                                  3.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.111%)  route 0.285ns (66.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       0.557     0.893    DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/FCLK_CLK0
    SLICE_X39Y51         FDRE                                         r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/value_reg[1]/Q
                         net (fo=107, routed)         0.285     1.318    DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/ADDRD1
    SLICE_X38Y50         RAMD32                                       r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       0.825     1.191    DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/WCLK
    SLICE_X38Y50         RAMD32                                       r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.282     0.909    
    SLICE_X38Y50         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.376     1.285    DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.111%)  route 0.285ns (66.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       0.557     0.893    DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/FCLK_CLK0
    SLICE_X39Y51         FDRE                                         r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/value_reg[1]/Q
                         net (fo=107, routed)         0.285     1.318    DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/ADDRD1
    SLICE_X38Y50         RAMD32                                       r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       0.825     1.191    DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/WCLK
    SLICE_X38Y50         RAMD32                                       r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.282     0.909    
    SLICE_X38Y50         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.376     1.285    DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.111%)  route 0.285ns (66.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       0.557     0.893    DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/FCLK_CLK0
    SLICE_X39Y51         FDRE                                         r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/value_reg[1]/Q
                         net (fo=107, routed)         0.285     1.318    DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/ADDRD1
    SLICE_X38Y50         RAMD32                                       r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       0.825     1.191    DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/WCLK
    SLICE_X38Y50         RAMD32                                       r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.282     0.909    
    SLICE_X38Y50         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.376     1.285    DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.111%)  route 0.285ns (66.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       0.557     0.893    DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/FCLK_CLK0
    SLICE_X39Y51         FDRE                                         r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/value_reg[1]/Q
                         net (fo=107, routed)         0.285     1.318    DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/ADDRD1
    SLICE_X38Y50         RAMD32                                       r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       0.825     1.191    DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/WCLK
    SLICE_X38Y50         RAMD32                                       r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.282     0.909    
    SLICE_X38Y50         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.376     1.285    DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.111%)  route 0.285ns (66.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       0.557     0.893    DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/FCLK_CLK0
    SLICE_X39Y51         FDRE                                         r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/value_reg[1]/Q
                         net (fo=107, routed)         0.285     1.318    DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/ADDRD1
    SLICE_X38Y50         RAMD32                                       r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       0.825     1.191    DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/WCLK
    SLICE_X38Y50         RAMD32                                       r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.282     0.909    
    SLICE_X38Y50         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.376     1.285    DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.111%)  route 0.285ns (66.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       0.557     0.893    DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/FCLK_CLK0
    SLICE_X39Y51         FDRE                                         r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/value_reg[1]/Q
                         net (fo=107, routed)         0.285     1.318    DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/ADDRD1
    SLICE_X38Y50         RAMD32                                       r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       0.825     1.191    DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/WCLK
    SLICE_X38Y50         RAMD32                                       r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.282     0.909    
    SLICE_X38Y50         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.376     1.285    DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.111%)  route 0.285ns (66.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       0.557     0.893    DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/FCLK_CLK0
    SLICE_X39Y51         FDRE                                         r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/value_reg[1]/Q
                         net (fo=107, routed)         0.285     1.318    DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/ADDRD1
    SLICE_X38Y50         RAMS32                                       r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       0.825     1.191    DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/WCLK
    SLICE_X38Y50         RAMS32                                       r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.282     0.909    
    SLICE_X38Y50         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.376     1.285    DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.111%)  route 0.285ns (66.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       0.557     0.893    DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/FCLK_CLK0
    SLICE_X39Y51         FDRE                                         r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/value_reg[1]/Q
                         net (fo=107, routed)         0.285     1.318    DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/ADDRD1
    SLICE_X38Y50         RAMS32                                       r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       0.825     1.191    DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/WCLK
    SLICE_X38Y50         RAMS32                                       r  DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.282     0.909    
    SLICE_X38Y50         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.376     1.285    DebugPynqPlatform/sys/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 DebugPynqPlatform/sys/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DebugPynqPlatform/sys/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/ram_data_reg_0_15_24_29/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.123%)  route 0.229ns (61.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       0.648     0.984    DebugPynqPlatform/sys/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/FCLK_CLK0
    SLICE_X28Y122        FDRE                                         r  DebugPynqPlatform/sys/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y122        FDRE (Prop_fdre_C_Q)         0.141     1.125 r  DebugPynqPlatform/sys/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/value_reg[2]/Q
                         net (fo=82, routed)          0.229     1.354    DebugPynqPlatform/sys/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/ram_data_reg_0_15_24_29/ADDRD2
    SLICE_X30Y121        RAMD32                                       r  DebugPynqPlatform/sys/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/ram_data_reg_0_15_24_29/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       0.918     1.284    DebugPynqPlatform/sys/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/ram_data_reg_0_15_24_29/WCLK
    SLICE_X30Y121        RAMD32                                       r  DebugPynqPlatform/sys/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/ram_data_reg_0_15_24_29/RAMA/CLK
                         clock pessimism             -0.286     0.998    
    SLICE_X30Y121        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.319     1.317    DebugPynqPlatform/sys/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/ram_data_reg_0_15_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 DebugPynqPlatform/sys/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DebugPynqPlatform/sys/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/ram_data_reg_0_15_24_29/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.123%)  route 0.229ns (61.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       0.648     0.984    DebugPynqPlatform/sys/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/FCLK_CLK0
    SLICE_X28Y122        FDRE                                         r  DebugPynqPlatform/sys/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y122        FDRE (Prop_fdre_C_Q)         0.141     1.125 r  DebugPynqPlatform/sys/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/value_reg[2]/Q
                         net (fo=82, routed)          0.229     1.354    DebugPynqPlatform/sys/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/ram_data_reg_0_15_24_29/ADDRD2
    SLICE_X30Y121        RAMD32                                       r  DebugPynqPlatform/sys/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/ram_data_reg_0_15_24_29/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       0.918     1.284    DebugPynqPlatform/sys/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/ram_data_reg_0_15_24_29/WCLK
    SLICE_X30Y121        RAMD32                                       r  DebugPynqPlatform/sys/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/ram_data_reg_0_15_24_29/RAMA_D1/CLK
                         clock pessimism             -0.286     0.998    
    SLICE_X30Y121        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.319     1.317    DebugPynqPlatform/sys/sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/ram_data_reg_0_15_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ps7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X4Y20   DebugPynqPlatform/sys/tile/dcache/data/data_arrays_0_5_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X4Y22   DebugPynqPlatform/sys/tile/dcache/data/data_arrays_0_6_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X4Y23   DebugPynqPlatform/sys/tile/dcache/data/data_arrays_0_7_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y21   DebugPynqPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y21   DebugPynqPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y23   DebugPynqPlatform/sys/tile/frontend/icache/data_arrays_1_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y23   DebugPynqPlatform/sys/tile/frontend/icache/data_arrays_1_0_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X4Y21   DebugPynqPlatform/sys/tile/frontend/icache/tag_arrays_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X4Y21   DebugPynqPlatform/sys/tile/frontend/icache/tag_arrays_0_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y22   DebugPynqPlatform/sys/tile/dcache/tag_array_0_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y58   DebugPynqPlatform/sys/bh/TLBroadcastTracker/o_data/ram_data_reg_0_7_36_41/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y58   DebugPynqPlatform/sys/bh/TLBroadcastTracker/o_data/ram_data_reg_0_7_36_41/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y58   DebugPynqPlatform/sys/bh/TLBroadcastTracker/o_data/ram_data_reg_0_7_36_41/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y58   DebugPynqPlatform/sys/bh/TLBroadcastTracker/o_data/ram_data_reg_0_7_36_41/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y50   DebugPynqPlatform/sys/tile/sync_xing/Queue_1/ram_error_reg_0_1_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y50   DebugPynqPlatform/sys/tile/sync_xing/Queue_1/ram_error_reg_0_1_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y58   DebugPynqPlatform/sys/bh/TLBroadcastTracker/o_data/ram_data_reg_0_7_36_41/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y58   DebugPynqPlatform/sys/bh/TLBroadcastTracker/o_data/ram_data_reg_0_7_36_41/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y58   DebugPynqPlatform/sys/bh/TLBroadcastTracker/o_data/ram_data_reg_0_7_36_41/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y58   DebugPynqPlatform/sys/bh/TLBroadcastTracker/o_data/ram_data_reg_0_7_36_41/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y107  DebugPynqPlatform/sys/sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_1/ram_strb_reg_0_1_0_3/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y107  DebugPynqPlatform/sys/sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_1/ram_strb_reg_0_1_0_3/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y107  DebugPynqPlatform/sys/sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_1/ram_strb_reg_0_1_0_3/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y107  DebugPynqPlatform/sys/sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_1/ram_strb_reg_0_1_0_3/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y107  DebugPynqPlatform/sys/sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_1/ram_strb_reg_0_1_0_3/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y107  DebugPynqPlatform/sys/sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_1/ram_strb_reg_0_1_0_3/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y107  DebugPynqPlatform/sys/sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_1/ram_strb_reg_0_1_0_3/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y107  DebugPynqPlatform/sys/sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_1/ram_strb_reg_0_1_0_3/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y76   DebugPynqPlatform/sys/tile/core/_T_1369_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y76   DebugPynqPlatform/sys/tile/core/_T_1369_reg_r1_0_31_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       16.346ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.923ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.346ns  (required time - arrival time)
  Source:                 DebugPynqPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DebugPynqPlatform/sys/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_1/reg_0/q_reg_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.960ns  (logic 0.580ns (19.598%)  route 2.380ns (80.402%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       1.699     2.993    DebugPynqPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/FCLK_CLK0
    SLICE_X28Y96         FDCE                                         r  DebugPynqPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDCE (Prop_fdce_C_Q)         0.456     3.449 r  DebugPynqPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_reg_reg/Q
                         net (fo=17, routed)          1.032     4.481    DebugPynqPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_reg_reg_0
    SLICE_X30Y100        LUT2 (Prop_lut2_I1_O)        0.124     4.605 f  DebugPynqPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/i___72_i_1__0/O
                         net (fo=13, routed)          1.347     5.953    DebugPynqPlatform/sys/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_1/reg_0/dmactiveSync_reset
    SLICE_X34Y107        FDCE                                         f  DebugPynqPlatform/sys/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_1/reg_0/q_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       1.653    22.832    DebugPynqPlatform/sys/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_1/reg_0/FCLK_CLK0
    SLICE_X34Y107        FDCE                                         r  DebugPynqPlatform/sys/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_1/reg_0/q_reg_reg/C
                         clock pessimism              0.129    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X34Y107        FDCE (Recov_fdce_C_CLR)     -0.361    22.298    DebugPynqPlatform/sys/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_1/reg_0/q_reg_reg
  -------------------------------------------------------------------
                         required time                         22.298    
                         arrival time                          -5.953    
  -------------------------------------------------------------------
                         slack                                 16.346    

Slack (MET) :             16.388ns  (required time - arrival time)
  Source:                 DebugPynqPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DebugPynqPlatform/sys/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.960ns  (logic 0.580ns (19.598%)  route 2.380ns (80.402%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       1.699     2.993    DebugPynqPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/FCLK_CLK0
    SLICE_X28Y96         FDCE                                         r  DebugPynqPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDCE (Prop_fdce_C_Q)         0.456     3.449 r  DebugPynqPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_reg_reg/Q
                         net (fo=17, routed)          1.032     4.481    DebugPynqPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_reg_reg_0
    SLICE_X30Y100        LUT2 (Prop_lut2_I1_O)        0.124     4.605 f  DebugPynqPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/i___72_i_1__0/O
                         net (fo=13, routed)          1.347     5.953    DebugPynqPlatform/sys/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/dmactiveSync_reset
    SLICE_X34Y107        FDCE                                         f  DebugPynqPlatform/sys/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       1.653    22.832    DebugPynqPlatform/sys/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/FCLK_CLK0
    SLICE_X34Y107        FDCE                                         r  DebugPynqPlatform/sys/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_reg/C
                         clock pessimism              0.129    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X34Y107        FDCE (Recov_fdce_C_CLR)     -0.319    22.340    DebugPynqPlatform/sys/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_reg
  -------------------------------------------------------------------
                         required time                         22.340    
                         arrival time                          -5.953    
  -------------------------------------------------------------------
                         slack                                 16.388    

Slack (MET) :             16.388ns  (required time - arrival time)
  Source:                 DebugPynqPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DebugPynqPlatform/sys/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_2/reg_0/q_reg_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.960ns  (logic 0.580ns (19.598%)  route 2.380ns (80.402%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       1.699     2.993    DebugPynqPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/FCLK_CLK0
    SLICE_X28Y96         FDCE                                         r  DebugPynqPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDCE (Prop_fdce_C_Q)         0.456     3.449 r  DebugPynqPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_reg_reg/Q
                         net (fo=17, routed)          1.032     4.481    DebugPynqPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_reg_reg_0
    SLICE_X30Y100        LUT2 (Prop_lut2_I1_O)        0.124     4.605 f  DebugPynqPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/i___72_i_1__0/O
                         net (fo=13, routed)          1.347     5.953    DebugPynqPlatform/sys/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_2/reg_0/dmactiveSync_reset
    SLICE_X34Y107        FDCE                                         f  DebugPynqPlatform/sys/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_2/reg_0/q_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       1.653    22.832    DebugPynqPlatform/sys/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_2/reg_0/FCLK_CLK0
    SLICE_X34Y107        FDCE                                         r  DebugPynqPlatform/sys/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_2/reg_0/q_reg_reg/C
                         clock pessimism              0.129    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X34Y107        FDCE (Recov_fdce_C_CLR)     -0.319    22.340    DebugPynqPlatform/sys/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_2/reg_0/q_reg_reg
  -------------------------------------------------------------------
                         required time                         22.340    
                         arrival time                          -5.953    
  -------------------------------------------------------------------
                         slack                                 16.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 DebugPynqPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DebugPynqPlatform/sys/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.186ns (15.690%)  route 1.000ns (84.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       0.576     0.912    DebugPynqPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/FCLK_CLK0
    SLICE_X28Y96         FDCE                                         r  DebugPynqPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDCE (Prop_fdce_C_Q)         0.141     1.053 r  DebugPynqPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_reg_reg/Q
                         net (fo=17, routed)          0.421     1.474    DebugPynqPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_reg_reg_0
    SLICE_X30Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.519 f  DebugPynqPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/i___72_i_1__0/O
                         net (fo=13, routed)          0.578     2.097    DebugPynqPlatform/sys/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/dmactiveSync_reset
    SLICE_X34Y107        FDCE                                         f  DebugPynqPlatform/sys/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       0.910     1.276    DebugPynqPlatform/sys/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/FCLK_CLK0
    SLICE_X34Y107        FDCE                                         r  DebugPynqPlatform/sys/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_reg/C
                         clock pessimism             -0.035     1.241    
    SLICE_X34Y107        FDCE (Remov_fdce_C_CLR)     -0.067     1.174    DebugPynqPlatform/sys/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 DebugPynqPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DebugPynqPlatform/sys/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_1/reg_0/q_reg_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.186ns (15.690%)  route 1.000ns (84.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       0.576     0.912    DebugPynqPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/FCLK_CLK0
    SLICE_X28Y96         FDCE                                         r  DebugPynqPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDCE (Prop_fdce_C_Q)         0.141     1.053 r  DebugPynqPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_reg_reg/Q
                         net (fo=17, routed)          0.421     1.474    DebugPynqPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_reg_reg_0
    SLICE_X30Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.519 f  DebugPynqPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/i___72_i_1__0/O
                         net (fo=13, routed)          0.578     2.097    DebugPynqPlatform/sys/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_1/reg_0/dmactiveSync_reset
    SLICE_X34Y107        FDCE                                         f  DebugPynqPlatform/sys/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_1/reg_0/q_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       0.910     1.276    DebugPynqPlatform/sys/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_1/reg_0/FCLK_CLK0
    SLICE_X34Y107        FDCE                                         r  DebugPynqPlatform/sys/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_1/reg_0/q_reg_reg/C
                         clock pessimism             -0.035     1.241    
    SLICE_X34Y107        FDCE (Remov_fdce_C_CLR)     -0.067     1.174    DebugPynqPlatform/sys/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_1/reg_0/q_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 DebugPynqPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DebugPynqPlatform/sys/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_2/reg_0/q_reg_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.186ns (15.690%)  route 1.000ns (84.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       0.576     0.912    DebugPynqPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/FCLK_CLK0
    SLICE_X28Y96         FDCE                                         r  DebugPynqPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDCE (Prop_fdce_C_Q)         0.141     1.053 r  DebugPynqPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_reg_reg/Q
                         net (fo=17, routed)          0.421     1.474    DebugPynqPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_reg_reg_0
    SLICE_X30Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.519 f  DebugPynqPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/i___72_i_1__0/O
                         net (fo=13, routed)          0.578     2.097    DebugPynqPlatform/sys/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_2/reg_0/dmactiveSync_reset
    SLICE_X34Y107        FDCE                                         f  DebugPynqPlatform/sys/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_2/reg_0/q_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10272, routed)       0.910     1.276    DebugPynqPlatform/sys/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_2/reg_0/FCLK_CLK0
    SLICE_X34Y107        FDCE                                         r  DebugPynqPlatform/sys/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_2/reg_0/q_reg_reg/C
                         clock pessimism             -0.035     1.241    
    SLICE_X34Y107        FDCE (Remov_fdce_C_CLR)     -0.067     1.174    DebugPynqPlatform/sys/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_2/reg_0/q_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.923    





