# 100daysofRTL

"HiğŸ‘‹, I'm Divya Sai Iruku, and I'm passionate about VLSIğŸ¯. I've taken up the exciting 1ï¸âƒ£0ï¸âƒ£0ï¸âƒ£  Days of RTL Challenge to enhance my skills in RTL design and verification using Verilog, SystemVerilog, and UVM. Through consistent practice and dedication, I aim to become proficient in RTL design.

During this challenge, I'll be using EDA PlaygroundğŸš€ to implement RTL codesğŸ‘¨ğŸ¼â€ğŸ’» and work on various projects that will sharpen my understanding of digital circuits and VLSI principles.

I understand that mastery takes time and continuous learning, and the 1ï¸âƒ£0ï¸âƒ£0ï¸âƒ£  Days of RTL Challenge provides the perfect opportunity to make significant progress in my coding abilities.

Being part of the VLSI community, I look forward to sharing my journey, learning from others, and celebrating our collective passion for RTL design! Happy learning!ğŸ‰"

ğŸ“ Here is the list of day-wise RTL Codes:
