#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Nov 12 16:25:24 2019
# Process ID: 2445
# Current directory: /run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/synth_1
# Command line: vivado -log DCT_Wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DCT_Wrapper.tcl
# Log file: /run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/synth_1/DCT_Wrapper.vds
# Journal file: /run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source DCT_Wrapper.tcl -notrace
Command: synth_design -top DCT_Wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2506 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1666.461 ; gain = 153.719 ; free physical = 1255 ; free virtual = 11607
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DCT_Wrapper' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/new/DCT_Wrapper.vhd:152]
	Parameter K bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DCT4_I' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/new/DCT4_I.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'DCT4_I' (1#1) [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/new/DCT4_I.vhd:32]
INFO: [Synth 8-638] synthesizing module 'DCT8_1_I' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sim_1/new/DCT8_1_I.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'DCT8_1_I' (2#1) [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sim_1/new/DCT8_1_I.vhd:39]
INFO: [Synth 8-638] synthesizing module 'DCT8_2_I' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sim_1/new/DCT8_2_I.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'DCT8_2_I' (3#1) [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sim_1/new/DCT8_2_I.vhd:31]
INFO: [Synth 8-638] synthesizing module 'DCT16_1_I' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sim_1/new/DCT16_1_I.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'DCT16_1_I' (4#1) [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sim_1/new/DCT16_1_I.vhd:54]
INFO: [Synth 8-638] synthesizing module 'DCT16_2_I' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sim_1/new/DCT16_2_I.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'DCT16_2_I' (5#1) [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sim_1/new/DCT16_2_I.vhd:38]
INFO: [Synth 8-638] synthesizing module 'DCT32_1_I' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sim_1/new/DCT32_1_I.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'DCT32_1_I' (6#1) [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sim_1/new/DCT32_1_I.vhd:86]
INFO: [Synth 8-638] synthesizing module 'DCT32_2_I' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sim_1/new/DCT32_2_I.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'DCT32_2_I' (7#1) [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sim_1/new/DCT32_2_I.vhd:54]
INFO: [Synth 8-638] synthesizing module 'DCT64_1_I' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sim_1/new/DCT64_1_I.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'DCT64_1_I' (8#1) [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sim_1/new/DCT64_1_I.vhd:150]
INFO: [Synth 8-638] synthesizing module 'DCT64_2_I' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sim_1/new/DCT64_2_I.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'DCT64_2_I' (9#1) [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sim_1/new/DCT64_2_I.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'DCT_Wrapper' (10#1) [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/sources_1/new/DCT_Wrapper.vhd:152]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1766.211 ; gain = 253.469 ; free physical = 1202 ; free virtual = 11571
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1784.023 ; gain = 271.281 ; free physical = 1198 ; free virtual = 11580
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1784.023 ; gain = 271.281 ; free physical = 1198 ; free virtual = 11580
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc]
Finished Parsing XDC File [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1987.602 ; gain = 0.000 ; free physical = 1008 ; free virtual = 11392
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1990.570 ; gain = 2.969 ; free physical = 1007 ; free virtual = 11390
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1990.570 ; gain = 477.828 ; free physical = 1147 ; free virtual = 11542
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1990.570 ; gain = 477.828 ; free physical = 1147 ; free virtual = 11542
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1990.570 ; gain = 477.828 ; free physical = 1147 ; free virtual = 11542
---------------------------------------------------------------------------------
DSP Debug: swapped A/B pins for adder 0x216d1750
DSP Debug: swapped A/B pins for adder 0x216d15c0
DSP Debug: swapped A/B pins for adder 0x216d18e0
DSP Debug: swapped A/B pins for adder 0x216d1430
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1990.570 ; gain = 477.828 ; free physical = 1273 ; free virtual = 11686
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |DCT32_2_I__GB0    |           1|     16914|
|2     |DCT32_2_I__GB1    |           1|      6600|
|3     |DCT32_2_I__GB2    |           1|      8730|
|4     |DCT32_2_I__GB3    |           1|     21531|
|5     |DCT64_2_I__GB0    |           1|     14491|
|6     |DCT64_2_I__GB1    |           1|      7970|
|7     |DCT64_2_I__GB2    |           1|      8010|
|8     |DCT64_2_I__GB3    |           1|      7813|
|9     |DCT64_2_I__GB4    |           1|     17389|
|10    |DCT64_2_I__GB5    |           1|     14985|
|11    |DCT64_2_I__GB6    |           1|     17912|
|12    |DCT64_2_I__GB7    |           1|      5748|
|13    |DCT64_2_I__GB8    |           1|      6404|
|14    |DCT64_2_I__GB9    |           1|     10126|
|15    |DCT64_2_I__GB10   |           1|     15968|
|16    |DCT64_2_I__GB11   |           1|      7201|
|17    |DCT_Wrapper__GCB0 |           1|     27136|
|18    |DCT_Wrapper__GCB1 |           1|      8530|
|19    |DCT_Wrapper__GCB2 |           1|     12084|
|20    |DCT16_2_I         |           1|     21651|
|21    |DCT_Wrapper__GCB4 |           1|      6447|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 258   
	   2 Input     32 Bit       Adders := 224   
+---Registers : 
	               32 Bit    Registers := 1124  
	                1 Bit    Registers := 66    
+---Multipliers : 
	                 9x32  Multipliers := 194   
	                 8x32  Multipliers := 58    
	                 6x32  Multipliers := 10    
	                 7x32  Multipliers := 22    
	                 5x32  Multipliers := 2     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 181   
	   6 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DCT_Wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 188   
	                1 Bit    Registers := 6     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 181   
	   6 Input      1 Bit        Muxes := 8     
Module DCT16_2_I 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 17    
	   2 Input     32 Bit       Adders := 15    
+---Registers : 
	               32 Bit    Registers := 76    
	                1 Bit    Registers := 11    
+---Multipliers : 
	                 9x32  Multipliers := 18    
	                 8x32  Multipliers := 8     
	                 6x32  Multipliers := 2     
Module DCT32_2_I 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 48    
	   2 Input     32 Bit       Adders := 40    
+---Registers : 
	               32 Bit    Registers := 200   
	                1 Bit    Registers := 15    
+---Multipliers : 
	                 9x32  Multipliers := 48    
	                 8x32  Multipliers := 14    
	                 7x32  Multipliers := 6     
	                 6x32  Multipliers := 2     
Module DCT64_2_I 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 124   
	   2 Input     32 Bit       Adders := 100   
+---Registers : 
	               32 Bit    Registers := 496   
	                1 Bit    Registers := 19    
+---Multipliers : 
	                 8x32  Multipliers := 34    
	                 9x32  Multipliers := 116   
	                 6x32  Multipliers := 6     
	                 7x32  Multipliers := 14    
	                 5x32  Multipliers := 2     
Module DCT8_1_I 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 8     
	                1 Bit    Registers := 1     
Module DCT16_1_I 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   3 Input     32 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 16    
	                1 Bit    Registers := 1     
Module DCT64_1_I 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 32    
	   3 Input     32 Bit       Adders := 32    
+---Registers : 
	               32 Bit    Registers := 64    
	                1 Bit    Registers := 1     
Module DCT32_1_I 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 16    
	   3 Input     32 Bit       Adders := 16    
+---Registers : 
	               32 Bit    Registers := 32    
	                1 Bit    Registers := 1     
Module DCT8_2_I 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 26    
	                1 Bit    Registers := 7     
+---Multipliers : 
	                 9x32  Multipliers := 8     
	                 7x32  Multipliers := 2     
Module DCT4_I 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 18    
	                1 Bit    Registers := 4     
+---Multipliers : 
	                 9x32  Multipliers := 4     
	                 8x32  Multipliers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'DCT322i_5/s_stg6M301_reg[0]' (FDRE) to 'DCT322i_5/s_stg6M301_reg[1]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/s_stg6M171_reg[0]' (FDRE) to 'DCT322i_5/s_stg6M301_reg[1]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/s_stg6M171_reg[1]' (FDRE) to 'DCT322i_5/s_stg6M301_reg[1]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/s_stg6M171_reg[2]' (FDRE) to 'DCT322i_5/s_stg6M301_reg[1]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/s_stg6M301_reg[1]' (FDRE) to 'DCT322i_5/s_stg6M301_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT322i_5/\s_stg6M301_reg[2] )
INFO: [Synth 8-3886] merging instance 'DCT322i_5/s_stg6D30_reg[31]' (FDRE) to 'DCT322i_5/s_stg6D30_reg[23]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/s_stg6D30_reg[30]' (FDRE) to 'DCT322i_5/s_stg6D30_reg[23]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/s_stg6D30_reg[23]' (FDRE) to 'DCT322i_5/s_stg6D30_reg[24]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/s_stg6D30_reg[24]' (FDRE) to 'DCT322i_5/s_stg6D30_reg[25]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/s_stg6D30_reg[25]' (FDRE) to 'DCT322i_5/s_stg6D30_reg[26]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/s_stg6D30_reg[26]' (FDRE) to 'DCT322i_5/s_stg6D30_reg[27]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/s_stg6D30_reg[27]' (FDRE) to 'DCT322i_5/s_stg6D30_reg[28]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/s_stg6D30_reg[28]' (FDRE) to 'DCT322i_5/s_stg6D30_reg[29]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/s_stg6D17_reg[31]' (FDRE) to 'DCT322i_5/s_stg6D17_reg[23]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/s_stg6D17_reg[30]' (FDRE) to 'DCT322i_5/s_stg6D17_reg[23]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/s_stg6D17_reg[26]' (FDRE) to 'DCT322i_5/s_stg6D17_reg[23]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/s_stg6D17_reg[27]' (FDRE) to 'DCT322i_5/s_stg6D17_reg[23]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/s_stg6D17_reg[28]' (FDRE) to 'DCT322i_5/s_stg6D17_reg[23]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/s_stg6D17_reg[29]' (FDRE) to 'DCT322i_5/s_stg6D17_reg[23]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/s_stg6D17_reg[23]' (FDRE) to 'DCT322i_5/s_stg6D17_reg[24]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/s_stg6D17_reg[24]' (FDRE) to 'DCT322i_5/s_stg6D17_reg[25]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/s_stg8M312_reg[0]' (FDRE) to 'DCT322i_5/s_stg8M312_reg[1]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/s_stg8M312_reg[1]' (FDRE) to 'DCT322i_5/s_stg8M312_reg[2]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/s_stg8M312_reg[2]' (FDRE) to 'DCT322i_5/s_stg8M312_reg[3]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/s_stg8M312_reg[3]' (FDRE) to 'DCT322i_5/s_stg8M312_reg[4]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/s_stg8M312_reg[4]' (FDRE) to 'DCT322i_5/s_stg8M312_reg[5]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/s_stg8M312_reg[5]' (FDRE) to 'DCT322i_5/s_stg8M312_reg[6]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/s_stg8M312_reg[6]' (FDRE) to 'DCT322i_5/s_stg8M312_reg[7]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/s_stg8M312_reg[7]' (FDRE) to 'DCT322i_5/s_stg8M162_reg[7]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/s_stg8M162_reg[0]' (FDRE) to 'DCT322i_5/s_stg8M162_reg[7]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/s_stg8M162_reg[1]' (FDRE) to 'DCT322i_5/s_stg8M162_reg[7]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/s_stg8M162_reg[2]' (FDRE) to 'DCT322i_5/s_stg8M162_reg[7]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/s_stg8M162_reg[3]' (FDRE) to 'DCT322i_5/s_stg8M162_reg[7]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/s_stg8M162_reg[4]' (FDRE) to 'DCT322i_5/s_stg8M162_reg[7]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/s_stg8M162_reg[5]' (FDRE) to 'DCT322i_5/s_stg8M162_reg[7]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/s_stg8M162_reg[6]' (FDRE) to 'DCT322i_5/s_stg8M162_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT322i_5/\s_stg8M162_reg[7] )
INFO: [Synth 8-3886] merging instance 'DCT322i_5/dataOut23_reg[23]' (FDRE) to 'DCT322i_5/dataOut23_reg[24]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/dataOut23_reg[24]' (FDRE) to 'DCT322i_5/dataOut23_reg[25]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/dataOut23_reg[25]' (FDRE) to 'DCT322i_5/dataOut23_reg[26]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/dataOut23_reg[26]' (FDRE) to 'DCT322i_5/dataOut23_reg[27]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/dataOut23_reg[27]' (FDRE) to 'DCT322i_5/dataOut23_reg[28]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/dataOut23_reg[28]' (FDRE) to 'DCT322i_5/dataOut23_reg[29]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/dataOut23_reg[29]' (FDRE) to 'DCT322i_5/dataOut23_reg[30]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/dataOut23_reg[30]' (FDRE) to 'DCT322i_5/dataOut23_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/dataOut22_reg[23]' (FDRE) to 'DCT322i_5/dataOut22_reg[24]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/dataOut22_reg[24]' (FDRE) to 'DCT322i_5/dataOut22_reg[25]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/dataOut22_reg[25]' (FDRE) to 'DCT322i_5/dataOut22_reg[26]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/dataOut22_reg[26]' (FDRE) to 'DCT322i_5/dataOut22_reg[27]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/dataOut22_reg[27]' (FDRE) to 'DCT322i_5/dataOut22_reg[28]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/dataOut22_reg[28]' (FDRE) to 'DCT322i_5/dataOut22_reg[29]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/dataOut22_reg[29]' (FDRE) to 'DCT322i_5/dataOut22_reg[30]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/dataOut22_reg[30]' (FDRE) to 'DCT322i_5/dataOut22_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/dataOut16_reg[23]' (FDRE) to 'DCT322i_5/dataOut16_reg[24]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/dataOut16_reg[24]' (FDRE) to 'DCT322i_5/dataOut16_reg[25]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/dataOut16_reg[25]' (FDRE) to 'DCT322i_5/dataOut16_reg[26]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/dataOut16_reg[26]' (FDRE) to 'DCT322i_5/dataOut16_reg[27]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/dataOut16_reg[27]' (FDRE) to 'DCT322i_5/dataOut16_reg[28]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/dataOut16_reg[28]' (FDRE) to 'DCT322i_5/dataOut16_reg[29]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/dataOut16_reg[29]' (FDRE) to 'DCT322i_5/dataOut16_reg[30]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/dataOut16_reg[30]' (FDRE) to 'DCT322i_5/dataOut16_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/dataOut17_reg[23]' (FDRE) to 'DCT322i_5/dataOut17_reg[24]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/dataOut17_reg[24]' (FDRE) to 'DCT322i_5/dataOut17_reg[25]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/dataOut17_reg[25]' (FDRE) to 'DCT322i_5/dataOut17_reg[26]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/dataOut17_reg[26]' (FDRE) to 'DCT322i_5/dataOut17_reg[27]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/dataOut17_reg[27]' (FDRE) to 'DCT322i_5/dataOut17_reg[28]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/dataOut17_reg[28]' (FDRE) to 'DCT322i_5/dataOut17_reg[29]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/dataOut17_reg[29]' (FDRE) to 'DCT322i_5/dataOut17_reg[30]'
INFO: [Synth 8-3886] merging instance 'DCT322i_5/dataOut17_reg[30]' (FDRE) to 'DCT322i_5/dataOut17_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_6/s_stg6M212_reg[1]' (FDRE) to 'DCT322i_6/s_stg6M262_reg[2]'
INFO: [Synth 8-3886] merging instance 'DCT322i_6/s_stg6M212_reg[2]' (FDRE) to 'DCT322i_6/s_stg6M262_reg[2]'
INFO: [Synth 8-3886] merging instance 'DCT322i_6/s_stg6M262_reg[1]' (FDRE) to 'DCT322i_6/s_stg6M262_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT322i_6/\s_stg6M262_reg[2] )
INFO: [Synth 8-3886] merging instance 'DCT322i_6/dataOut20_reg[23]' (FDRE) to 'DCT322i_6/dataOut20_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_6/dataOut20_reg[24]' (FDRE) to 'DCT322i_6/dataOut20_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_6/dataOut20_reg[25]' (FDRE) to 'DCT322i_6/dataOut20_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_6/dataOut20_reg[26]' (FDRE) to 'DCT322i_6/dataOut20_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_6/dataOut20_reg[27]' (FDRE) to 'DCT322i_6/dataOut20_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_6/dataOut20_reg[28]' (FDRE) to 'DCT322i_6/dataOut20_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_6/dataOut20_reg[29]' (FDRE) to 'DCT322i_6/dataOut20_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_6/dataOut20_reg[30]' (FDRE) to 'DCT322i_6/dataOut20_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_6/s_stg6D26_reg[23]' (FDRE) to 'DCT322i_6/s_stg6D26_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_6/s_stg6D26_reg[24]' (FDRE) to 'DCT322i_6/s_stg6D26_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_6/s_stg6D26_reg[25]' (FDRE) to 'DCT322i_6/s_stg6D26_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_6/s_stg6D26_reg[26]' (FDRE) to 'DCT322i_6/s_stg6D26_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_6/s_stg6D26_reg[27]' (FDRE) to 'DCT322i_6/s_stg6D26_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_6/s_stg6D26_reg[28]' (FDRE) to 'DCT322i_6/s_stg6D26_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_6/s_stg6D26_reg[29]' (FDRE) to 'DCT322i_6/s_stg6D26_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_6/s_stg6D26_reg[30]' (FDRE) to 'DCT322i_6/s_stg6D26_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_6/s_stg6D21_reg[23]' (FDRE) to 'DCT322i_6/s_stg6D21_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_6/s_stg6D21_reg[24]' (FDRE) to 'DCT322i_6/s_stg6D21_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_6/s_stg6D21_reg[25]' (FDRE) to 'DCT322i_6/s_stg6D21_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_6/s_stg6D21_reg[26]' (FDRE) to 'DCT322i_6/s_stg6D21_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_6/s_stg6D21_reg[27]' (FDRE) to 'DCT322i_6/s_stg6D21_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_6/s_stg6D21_reg[28]' (FDRE) to 'DCT322i_6/s_stg6D21_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_6/s_stg6D21_reg[29]' (FDRE) to 'DCT322i_6/s_stg6D21_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT322i_6/s_stg6D21_reg[30]' (FDRE) to 'DCT322i_6/s_stg6D21_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT642i_9/s_stg4M521_reg[1]' (FDRE) to 'DCT642i_9/s_stg4M521_reg[2]'
INFO: [Synth 8-3886] merging instance 'DCT642i_9/s_stg4M521_reg[2]' (FDRE) to 'DCT642i_9/s_stg4M431_reg[1]'
INFO: [Synth 8-3886] merging instance 'DCT642i_9/s_stg4M431_reg[1]' (FDRE) to 'DCT642i_9/s_stg4M431_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT642i_9/\s_stg4M431_reg[2] )
INFO: [Synth 8-3886] merging instance 'DCT642i_9/s_stg2D47_reg[23]' (FDRE) to 'DCT642i_9/s_stg2D47_reg[31]'
INFO: [Synth 8-3886] merging instance 'DCT642i_9/s_stg2D47_reg[24]' (FDRE) to 'DCT642i_9/s_stg2D47_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT642i_10/\s_stg4M381_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT642i_11/\s_stg4M561_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT642i_15/\s_stg10M531_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT642i_16/\s_stg6M581_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT642i_19/\s_stg10M322_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT322i_5/\s_stg6M172_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT322i_5/\s_stg8M302_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT642i_15/\s_stg8M421_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT642i_15/\s_stg10M422_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT642i_19/\s_stg10M622_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT322i_6/\s_stg6M212_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT642i_9/\s_stg4M431_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT642i_9/\s_stg10M461_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT642i_11/\s_stg4M401_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT642i_16/\s_stg6M372_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT642i_10/\s_stg4M381_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg6M181_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg4M211_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg6M292_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg8M182_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg4M211_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg6M252_reg[2] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg4M281_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg8M201_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg6M222_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg4M191_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg8M272_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg8M451_reg[3] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg6M522_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg10M482_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg6M522_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg8M501_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg4M361_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg6M601_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg4M361_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg6M352_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg10M381_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg10M372_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg4M531_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg6M452_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg8M411_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg4M421_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg10M411_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg6M452_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg4M371_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg4M371_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg8M372_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg6M341_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg10M432_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg6M342_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg10M521_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT4/\s_stg2M21_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT82/\s_stg4M41_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT4/\s_stg2M21_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT82/\s_stg4M52_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg4M91_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg6M121_reg[3] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg4M91_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg6M92_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:57 . Memory (MB): peak = 1994.492 ; gain = 481.750 ; free physical = 167 ; free virtual = 9418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |DCT32_2_I__GB0    |           1|      9822|
|2     |DCT32_2_I__GB1    |           1|      3512|
|3     |DCT32_2_I__GB2    |           1|      5131|
|4     |DCT32_2_I__GB3    |           1|     12263|
|5     |DCT64_2_I__GB0    |           1|      8042|
|6     |DCT64_2_I__GB1    |           1|      4459|
|7     |DCT64_2_I__GB2    |           1|      4493|
|8     |DCT64_2_I__GB3    |           1|      4471|
|9     |DCT64_2_I__GB4    |           1|      9923|
|10    |DCT64_2_I__GB5    |           1|      8654|
|11    |DCT64_2_I__GB6    |           1|     10313|
|12    |DCT64_2_I__GB7    |           1|      3339|
|13    |DCT64_2_I__GB8    |           1|      3674|
|14    |DCT64_2_I__GB9    |           1|      5882|
|15    |DCT64_2_I__GB10   |           1|      9139|
|16    |DCT64_2_I__GB11   |           1|      4142|
|17    |DCT_Wrapper__GCB0 |           1|     18132|
|18    |DCT_Wrapper__GCB1 |           1|      6682|
|19    |DCT_Wrapper__GCB2 |           1|      6929|
|20    |DCT16_2_I         |           1|     12469|
|21    |DCT_Wrapper__GCB4 |           1|      6031|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:17 ; elapsed = 00:02:06 . Memory (MB): peak = 1994.492 ; gain = 481.750 ; free physical = 128 ; free virtual = 9290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:02:10 . Memory (MB): peak = 1994.492 ; gain = 481.750 ; free physical = 127 ; free virtual = 9286
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |DCT32_2_I__GB0    |           1|      9818|
|2     |DCT32_2_I__GB1    |           1|      3512|
|3     |DCT32_2_I__GB2    |           1|      5131|
|4     |DCT32_2_I__GB3    |           1|     12257|
|5     |DCT64_2_I__GB0    |           1|      8018|
|6     |DCT64_2_I__GB1    |           1|      4458|
|7     |DCT64_2_I__GB2    |           1|      4493|
|8     |DCT64_2_I__GB3    |           1|      4471|
|9     |DCT64_2_I__GB4    |           1|      9922|
|10    |DCT64_2_I__GB5    |           1|      8642|
|11    |DCT64_2_I__GB6    |           1|     10313|
|12    |DCT64_2_I__GB7    |           1|      3339|
|13    |DCT64_2_I__GB8    |           1|      3674|
|14    |DCT64_2_I__GB9    |           1|      5880|
|15    |DCT64_2_I__GB10   |           1|      9137|
|16    |DCT64_2_I__GB11   |           1|      4142|
|17    |DCT_Wrapper__GCB0 |           1|     18132|
|18    |DCT_Wrapper__GCB1 |           1|      6234|
|19    |DCT_Wrapper__GCB2 |           1|      6841|
|20    |DCT16_2_I         |           1|     12469|
|21    |DCT_Wrapper__GCB4 |           1|      4615|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:39 ; elapsed = 00:02:35 . Memory (MB): peak = 2002.496 ; gain = 489.754 ; free physical = 131 ; free virtual = 8654
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |DCT32_2_I__GB0    |           1|      6146|
|2     |DCT32_2_I__GB1    |           1|      2364|
|3     |DCT32_2_I__GB2    |           1|      2866|
|4     |DCT32_2_I__GB3    |           1|      7551|
|5     |DCT64_2_I__GB0    |           1|      5375|
|6     |DCT64_2_I__GB1    |           1|      3074|
|7     |DCT64_2_I__GB2    |           1|      3157|
|8     |DCT64_2_I__GB3    |           1|      2726|
|9     |DCT64_2_I__GB4    |           1|      5531|
|10    |DCT64_2_I__GB5    |           1|      5318|
|11    |DCT64_2_I__GB6    |           1|      6222|
|12    |DCT64_2_I__GB7    |           1|      1717|
|13    |DCT64_2_I__GB8    |           1|      2161|
|14    |DCT64_2_I__GB9    |           1|      3400|
|15    |DCT64_2_I__GB10   |           1|      5684|
|16    |DCT64_2_I__GB11   |           1|      2921|
|17    |DCT_Wrapper__GCB0 |           1|     12618|
|18    |DCT_Wrapper__GCB1 |           1|      4841|
|19    |DCT_Wrapper__GCB2 |           1|      4270|
|20    |DCT16_2_I         |           1|      7568|
|21    |DCT_Wrapper__GCB4 |           1|      2232|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop DCT642/s_stg10M471_reg[3] is being inverted and renamed to DCT642/s_stg10M471_reg[3]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:52 ; elapsed = 00:02:49 . Memory (MB): peak = 2094.176 ; gain = 581.434 ; free physical = 183 ; free virtual = 8579
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:53 ; elapsed = 00:02:50 . Memory (MB): peak = 2094.176 ; gain = 581.434 ; free physical = 163 ; free virtual = 8578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:56 ; elapsed = 00:02:53 . Memory (MB): peak = 2094.176 ; gain = 581.434 ; free physical = 155 ; free virtual = 8576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:56 ; elapsed = 00:02:53 . Memory (MB): peak = 2094.176 ; gain = 581.434 ; free physical = 155 ; free virtual = 8576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:00 ; elapsed = 00:02:58 . Memory (MB): peak = 2094.176 ; gain = 581.434 ; free physical = 147 ; free virtual = 8573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:01 ; elapsed = 00:02:58 . Memory (MB): peak = 2094.176 ; gain = 581.434 ; free physical = 146 ; free virtual = 8572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |  9864|
|3     |LUT1   |  2519|
|4     |LUT2   | 30110|
|5     |LUT3   |  7685|
|6     |LUT4   |  5329|
|7     |LUT5   |  6264|
|8     |LUT6   |  4390|
|9     |FDRE   | 32351|
|10    |FDSE   |     1|
|11    |IBUF   |  2054|
|12    |OBUF   |  2049|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------+-------+
|      |Instance |Module    |Cells  |
+------+---------+----------+-------+
|1     |top      |          | 102617|
|2     |  DCT161 |DCT16_1_I |   2346|
|3     |  DCT162 |DCT16_2_I |   7001|
|4     |  DCT321 |DCT32_1_I |   4691|
|5     |  DCT322 |DCT32_2_I |  17871|
|6     |  DCT4   |DCT4_I    |   1888|
|7     |  DCT641 |DCT64_1_I |   9375|
|8     |  DCT642 |DCT64_2_I |  44489|
|9     |  DCT81  |DCT8_1_I  |   1069|
|10    |  DCT82  |DCT8_2_I  |   2220|
+------+---------+----------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:01 ; elapsed = 00:02:58 . Memory (MB): peak = 2094.176 ; gain = 581.434 ; free physical = 146 ; free virtual = 8573
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:55 ; elapsed = 00:02:55 . Memory (MB): peak = 2098.086 ; gain = 378.797 ; free physical = 3025 ; free virtual = 11585
Synthesis Optimization Complete : Time (s): cpu = 00:02:02 ; elapsed = 00:03:02 . Memory (MB): peak = 2098.086 ; gain = 585.344 ; free physical = 3022 ; free virtual = 11586
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9864 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2145.746 ; gain = 0.000 ; free physical = 2809 ; free virtual = 11442
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
201 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:18 ; elapsed = 00:03:19 . Memory (MB): peak = 2145.746 ; gain = 798.199 ; free physical = 2962 ; free virtual = 11596
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2145.746 ; gain = 0.000 ; free physical = 2962 ; free virtual = 11596
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1_Aggregate/DCTAV1_Aggregate.runs/synth_1/DCT_Wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2169.758 ; gain = 24.012 ; free physical = 2822 ; free virtual = 11578
INFO: [runtcl-4] Executing : report_utilization -file DCT_Wrapper_utilization_synth.rpt -pb DCT_Wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 12 16:29:09 2019...
