

================================================================
== Vitis HLS Report for 'compute_rows_Pipeline_PK_W'
================================================================
* Date:           Fri Oct  3 15:43:22 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.794 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.260 us|  0.260 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- PK_W    |       24|       24|         2|          1|          1|    24|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%w_1 = alloca i32 1"   --->   Operation 5 'alloca' 'w_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_32, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_33, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_34, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_35, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_36, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_37, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_38, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_39, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_40, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_41, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_42, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_43, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_44, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_45, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_46, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_47, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_48, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_49, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_50, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_51, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_52, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_53, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_54, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_55, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_56, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_57, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_58, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_59, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_60, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_61, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %tile2_V_62, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_out3, void @empty_7, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %w_1"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%w = load i5 %w_1" [activation_accelerator.cpp:674]   --->   Operation 41 'load' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.75ns)   --->   "%icmp_ln674 = icmp_eq  i5 %w, i5 24" [activation_accelerator.cpp:674]   --->   Operation 42 'icmp' 'icmp_ln674' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.78ns)   --->   "%add_ln674 = add i5 %w, i5 1" [activation_accelerator.cpp:674]   --->   Operation 44 'add' 'add_ln674' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln674 = br i1 %icmp_ln674, void %for.body.i.split, void %for.inc111.exitStub" [activation_accelerator.cpp:674]   --->   Operation 45 'br' 'br_ln674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln674 = zext i5 %w" [activation_accelerator.cpp:674]   --->   Operation 46 'zext' 'zext_ln674' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tile2_V_addr = getelementptr i16 %tile2_V, i64 0, i64 %zext_ln674" [activation_accelerator.cpp:681]   --->   Operation 47 'getelementptr' 'tile2_V_addr' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (1.23ns)   --->   "%tile2_V_load = load i5 %tile2_V_addr" [activation_accelerator.cpp:681]   --->   Operation 48 'load' 'tile2_V_load' <Predicate = (!icmp_ln674)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tile2_V_32_addr = getelementptr i16 %tile2_V_32, i64 0, i64 %zext_ln674" [activation_accelerator.cpp:681]   --->   Operation 49 'getelementptr' 'tile2_V_32_addr' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (1.23ns)   --->   "%tile2_V_32_load = load i5 %tile2_V_32_addr" [activation_accelerator.cpp:681]   --->   Operation 50 'load' 'tile2_V_32_load' <Predicate = (!icmp_ln674)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tile2_V_33_addr = getelementptr i16 %tile2_V_33, i64 0, i64 %zext_ln674" [activation_accelerator.cpp:681]   --->   Operation 51 'getelementptr' 'tile2_V_33_addr' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (1.23ns)   --->   "%tile2_V_33_load = load i5 %tile2_V_33_addr" [activation_accelerator.cpp:681]   --->   Operation 52 'load' 'tile2_V_33_load' <Predicate = (!icmp_ln674)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tile2_V_34_addr = getelementptr i16 %tile2_V_34, i64 0, i64 %zext_ln674" [activation_accelerator.cpp:681]   --->   Operation 53 'getelementptr' 'tile2_V_34_addr' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (1.23ns)   --->   "%tile2_V_34_load = load i5 %tile2_V_34_addr" [activation_accelerator.cpp:681]   --->   Operation 54 'load' 'tile2_V_34_load' <Predicate = (!icmp_ln674)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tile2_V_35_addr = getelementptr i16 %tile2_V_35, i64 0, i64 %zext_ln674" [activation_accelerator.cpp:681]   --->   Operation 55 'getelementptr' 'tile2_V_35_addr' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (1.23ns)   --->   "%tile2_V_35_load = load i5 %tile2_V_35_addr" [activation_accelerator.cpp:681]   --->   Operation 56 'load' 'tile2_V_35_load' <Predicate = (!icmp_ln674)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tile2_V_36_addr = getelementptr i16 %tile2_V_36, i64 0, i64 %zext_ln674" [activation_accelerator.cpp:681]   --->   Operation 57 'getelementptr' 'tile2_V_36_addr' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (1.23ns)   --->   "%tile2_V_36_load = load i5 %tile2_V_36_addr" [activation_accelerator.cpp:681]   --->   Operation 58 'load' 'tile2_V_36_load' <Predicate = (!icmp_ln674)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tile2_V_37_addr = getelementptr i16 %tile2_V_37, i64 0, i64 %zext_ln674" [activation_accelerator.cpp:681]   --->   Operation 59 'getelementptr' 'tile2_V_37_addr' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 60 [2/2] (1.23ns)   --->   "%tile2_V_37_load = load i5 %tile2_V_37_addr" [activation_accelerator.cpp:681]   --->   Operation 60 'load' 'tile2_V_37_load' <Predicate = (!icmp_ln674)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tile2_V_38_addr = getelementptr i16 %tile2_V_38, i64 0, i64 %zext_ln674" [activation_accelerator.cpp:681]   --->   Operation 61 'getelementptr' 'tile2_V_38_addr' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 62 [2/2] (1.23ns)   --->   "%tile2_V_38_load = load i5 %tile2_V_38_addr" [activation_accelerator.cpp:681]   --->   Operation 62 'load' 'tile2_V_38_load' <Predicate = (!icmp_ln674)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tile2_V_39_addr = getelementptr i16 %tile2_V_39, i64 0, i64 %zext_ln674" [activation_accelerator.cpp:681]   --->   Operation 63 'getelementptr' 'tile2_V_39_addr' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (1.23ns)   --->   "%tile2_V_39_load = load i5 %tile2_V_39_addr" [activation_accelerator.cpp:681]   --->   Operation 64 'load' 'tile2_V_39_load' <Predicate = (!icmp_ln674)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tile2_V_40_addr = getelementptr i16 %tile2_V_40, i64 0, i64 %zext_ln674" [activation_accelerator.cpp:681]   --->   Operation 65 'getelementptr' 'tile2_V_40_addr' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (1.23ns)   --->   "%tile2_V_40_load = load i5 %tile2_V_40_addr" [activation_accelerator.cpp:681]   --->   Operation 66 'load' 'tile2_V_40_load' <Predicate = (!icmp_ln674)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tile2_V_41_addr = getelementptr i16 %tile2_V_41, i64 0, i64 %zext_ln674" [activation_accelerator.cpp:681]   --->   Operation 67 'getelementptr' 'tile2_V_41_addr' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (1.23ns)   --->   "%tile2_V_41_load = load i5 %tile2_V_41_addr" [activation_accelerator.cpp:681]   --->   Operation 68 'load' 'tile2_V_41_load' <Predicate = (!icmp_ln674)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tile2_V_42_addr = getelementptr i16 %tile2_V_42, i64 0, i64 %zext_ln674" [activation_accelerator.cpp:681]   --->   Operation 69 'getelementptr' 'tile2_V_42_addr' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 70 [2/2] (1.23ns)   --->   "%tile2_V_42_load = load i5 %tile2_V_42_addr" [activation_accelerator.cpp:681]   --->   Operation 70 'load' 'tile2_V_42_load' <Predicate = (!icmp_ln674)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tile2_V_43_addr = getelementptr i16 %tile2_V_43, i64 0, i64 %zext_ln674" [activation_accelerator.cpp:681]   --->   Operation 71 'getelementptr' 'tile2_V_43_addr' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 72 [2/2] (1.23ns)   --->   "%tile2_V_43_load = load i5 %tile2_V_43_addr" [activation_accelerator.cpp:681]   --->   Operation 72 'load' 'tile2_V_43_load' <Predicate = (!icmp_ln674)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tile2_V_44_addr = getelementptr i16 %tile2_V_44, i64 0, i64 %zext_ln674" [activation_accelerator.cpp:681]   --->   Operation 73 'getelementptr' 'tile2_V_44_addr' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 74 [2/2] (1.23ns)   --->   "%tile2_V_44_load = load i5 %tile2_V_44_addr" [activation_accelerator.cpp:681]   --->   Operation 74 'load' 'tile2_V_44_load' <Predicate = (!icmp_ln674)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tile2_V_45_addr = getelementptr i16 %tile2_V_45, i64 0, i64 %zext_ln674" [activation_accelerator.cpp:681]   --->   Operation 75 'getelementptr' 'tile2_V_45_addr' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 76 [2/2] (1.23ns)   --->   "%tile2_V_45_load = load i5 %tile2_V_45_addr" [activation_accelerator.cpp:681]   --->   Operation 76 'load' 'tile2_V_45_load' <Predicate = (!icmp_ln674)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tile2_V_46_addr = getelementptr i16 %tile2_V_46, i64 0, i64 %zext_ln674" [activation_accelerator.cpp:681]   --->   Operation 77 'getelementptr' 'tile2_V_46_addr' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 78 [2/2] (1.23ns)   --->   "%tile2_V_46_load = load i5 %tile2_V_46_addr" [activation_accelerator.cpp:681]   --->   Operation 78 'load' 'tile2_V_46_load' <Predicate = (!icmp_ln674)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tile2_V_47_addr = getelementptr i16 %tile2_V_47, i64 0, i64 %zext_ln674" [activation_accelerator.cpp:681]   --->   Operation 79 'getelementptr' 'tile2_V_47_addr' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 80 [2/2] (1.23ns)   --->   "%tile2_V_47_load = load i5 %tile2_V_47_addr" [activation_accelerator.cpp:681]   --->   Operation 80 'load' 'tile2_V_47_load' <Predicate = (!icmp_ln674)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tile2_V_48_addr = getelementptr i16 %tile2_V_48, i64 0, i64 %zext_ln674" [activation_accelerator.cpp:681]   --->   Operation 81 'getelementptr' 'tile2_V_48_addr' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 82 [2/2] (1.23ns)   --->   "%tile2_V_48_load = load i5 %tile2_V_48_addr" [activation_accelerator.cpp:681]   --->   Operation 82 'load' 'tile2_V_48_load' <Predicate = (!icmp_ln674)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tile2_V_49_addr = getelementptr i16 %tile2_V_49, i64 0, i64 %zext_ln674" [activation_accelerator.cpp:681]   --->   Operation 83 'getelementptr' 'tile2_V_49_addr' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 84 [2/2] (1.23ns)   --->   "%tile2_V_49_load = load i5 %tile2_V_49_addr" [activation_accelerator.cpp:681]   --->   Operation 84 'load' 'tile2_V_49_load' <Predicate = (!icmp_ln674)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tile2_V_50_addr = getelementptr i16 %tile2_V_50, i64 0, i64 %zext_ln674" [activation_accelerator.cpp:681]   --->   Operation 85 'getelementptr' 'tile2_V_50_addr' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 86 [2/2] (1.23ns)   --->   "%tile2_V_50_load = load i5 %tile2_V_50_addr" [activation_accelerator.cpp:681]   --->   Operation 86 'load' 'tile2_V_50_load' <Predicate = (!icmp_ln674)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%tile2_V_51_addr = getelementptr i16 %tile2_V_51, i64 0, i64 %zext_ln674" [activation_accelerator.cpp:681]   --->   Operation 87 'getelementptr' 'tile2_V_51_addr' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 88 [2/2] (1.23ns)   --->   "%tile2_V_51_load = load i5 %tile2_V_51_addr" [activation_accelerator.cpp:681]   --->   Operation 88 'load' 'tile2_V_51_load' <Predicate = (!icmp_ln674)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tile2_V_52_addr = getelementptr i16 %tile2_V_52, i64 0, i64 %zext_ln674" [activation_accelerator.cpp:681]   --->   Operation 89 'getelementptr' 'tile2_V_52_addr' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 90 [2/2] (1.23ns)   --->   "%tile2_V_52_load = load i5 %tile2_V_52_addr" [activation_accelerator.cpp:681]   --->   Operation 90 'load' 'tile2_V_52_load' <Predicate = (!icmp_ln674)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tile2_V_53_addr = getelementptr i16 %tile2_V_53, i64 0, i64 %zext_ln674" [activation_accelerator.cpp:681]   --->   Operation 91 'getelementptr' 'tile2_V_53_addr' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 92 [2/2] (1.23ns)   --->   "%tile2_V_53_load = load i5 %tile2_V_53_addr" [activation_accelerator.cpp:681]   --->   Operation 92 'load' 'tile2_V_53_load' <Predicate = (!icmp_ln674)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%tile2_V_54_addr = getelementptr i16 %tile2_V_54, i64 0, i64 %zext_ln674" [activation_accelerator.cpp:681]   --->   Operation 93 'getelementptr' 'tile2_V_54_addr' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 94 [2/2] (1.23ns)   --->   "%tile2_V_54_load = load i5 %tile2_V_54_addr" [activation_accelerator.cpp:681]   --->   Operation 94 'load' 'tile2_V_54_load' <Predicate = (!icmp_ln674)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tile2_V_55_addr = getelementptr i16 %tile2_V_55, i64 0, i64 %zext_ln674" [activation_accelerator.cpp:681]   --->   Operation 95 'getelementptr' 'tile2_V_55_addr' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 96 [2/2] (1.23ns)   --->   "%tile2_V_55_load = load i5 %tile2_V_55_addr" [activation_accelerator.cpp:681]   --->   Operation 96 'load' 'tile2_V_55_load' <Predicate = (!icmp_ln674)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%tile2_V_56_addr = getelementptr i16 %tile2_V_56, i64 0, i64 %zext_ln674" [activation_accelerator.cpp:681]   --->   Operation 97 'getelementptr' 'tile2_V_56_addr' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 98 [2/2] (1.23ns)   --->   "%tile2_V_56_load = load i5 %tile2_V_56_addr" [activation_accelerator.cpp:681]   --->   Operation 98 'load' 'tile2_V_56_load' <Predicate = (!icmp_ln674)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%tile2_V_57_addr = getelementptr i16 %tile2_V_57, i64 0, i64 %zext_ln674" [activation_accelerator.cpp:681]   --->   Operation 99 'getelementptr' 'tile2_V_57_addr' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 100 [2/2] (1.23ns)   --->   "%tile2_V_57_load = load i5 %tile2_V_57_addr" [activation_accelerator.cpp:681]   --->   Operation 100 'load' 'tile2_V_57_load' <Predicate = (!icmp_ln674)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%tile2_V_58_addr = getelementptr i16 %tile2_V_58, i64 0, i64 %zext_ln674" [activation_accelerator.cpp:681]   --->   Operation 101 'getelementptr' 'tile2_V_58_addr' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 102 [2/2] (1.23ns)   --->   "%tile2_V_58_load = load i5 %tile2_V_58_addr" [activation_accelerator.cpp:681]   --->   Operation 102 'load' 'tile2_V_58_load' <Predicate = (!icmp_ln674)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%tile2_V_59_addr = getelementptr i16 %tile2_V_59, i64 0, i64 %zext_ln674" [activation_accelerator.cpp:681]   --->   Operation 103 'getelementptr' 'tile2_V_59_addr' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 104 [2/2] (1.23ns)   --->   "%tile2_V_59_load = load i5 %tile2_V_59_addr" [activation_accelerator.cpp:681]   --->   Operation 104 'load' 'tile2_V_59_load' <Predicate = (!icmp_ln674)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%tile2_V_60_addr = getelementptr i16 %tile2_V_60, i64 0, i64 %zext_ln674" [activation_accelerator.cpp:681]   --->   Operation 105 'getelementptr' 'tile2_V_60_addr' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 106 [2/2] (1.23ns)   --->   "%tile2_V_60_load = load i5 %tile2_V_60_addr" [activation_accelerator.cpp:681]   --->   Operation 106 'load' 'tile2_V_60_load' <Predicate = (!icmp_ln674)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%tile2_V_61_addr = getelementptr i16 %tile2_V_61, i64 0, i64 %zext_ln674" [activation_accelerator.cpp:681]   --->   Operation 107 'getelementptr' 'tile2_V_61_addr' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 108 [2/2] (1.23ns)   --->   "%tile2_V_61_load = load i5 %tile2_V_61_addr" [activation_accelerator.cpp:681]   --->   Operation 108 'load' 'tile2_V_61_load' <Predicate = (!icmp_ln674)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%tile2_V_62_addr = getelementptr i16 %tile2_V_62, i64 0, i64 %zext_ln674" [activation_accelerator.cpp:681]   --->   Operation 109 'getelementptr' 'tile2_V_62_addr' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 110 [2/2] (1.23ns)   --->   "%tile2_V_62_load = load i5 %tile2_V_62_addr" [activation_accelerator.cpp:681]   --->   Operation 110 'load' 'tile2_V_62_load' <Predicate = (!icmp_ln674)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_1 : Operation 111 [1/1] (0.42ns)   --->   "%store_ln674 = store i5 %add_ln674, i5 %w_1" [activation_accelerator.cpp:674]   --->   Operation 111 'store' 'store_ln674' <Predicate = (!icmp_ln674)> <Delay = 0.42>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 149 'ret' 'ret_ln0' <Predicate = (icmp_ln674)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.79>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%specpipeline_ln675 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [activation_accelerator.cpp:675]   --->   Operation 112 'specpipeline' 'specpipeline_ln675' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [activation_accelerator.cpp:674]   --->   Operation 113 'specloopname' 'specloopname_ln674' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/2] (1.23ns)   --->   "%tile2_V_load = load i5 %tile2_V_addr" [activation_accelerator.cpp:681]   --->   Operation 114 'load' 'tile2_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 115 [1/2] (1.23ns)   --->   "%tile2_V_32_load = load i5 %tile2_V_32_addr" [activation_accelerator.cpp:681]   --->   Operation 115 'load' 'tile2_V_32_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 116 [1/2] (1.23ns)   --->   "%tile2_V_33_load = load i5 %tile2_V_33_addr" [activation_accelerator.cpp:681]   --->   Operation 116 'load' 'tile2_V_33_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 117 [1/2] (1.23ns)   --->   "%tile2_V_34_load = load i5 %tile2_V_34_addr" [activation_accelerator.cpp:681]   --->   Operation 117 'load' 'tile2_V_34_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 118 [1/2] (1.23ns)   --->   "%tile2_V_35_load = load i5 %tile2_V_35_addr" [activation_accelerator.cpp:681]   --->   Operation 118 'load' 'tile2_V_35_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 119 [1/2] (1.23ns)   --->   "%tile2_V_36_load = load i5 %tile2_V_36_addr" [activation_accelerator.cpp:681]   --->   Operation 119 'load' 'tile2_V_36_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 120 [1/2] (1.23ns)   --->   "%tile2_V_37_load = load i5 %tile2_V_37_addr" [activation_accelerator.cpp:681]   --->   Operation 120 'load' 'tile2_V_37_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 121 [1/2] (1.23ns)   --->   "%tile2_V_38_load = load i5 %tile2_V_38_addr" [activation_accelerator.cpp:681]   --->   Operation 121 'load' 'tile2_V_38_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 122 [1/2] (1.23ns)   --->   "%tile2_V_39_load = load i5 %tile2_V_39_addr" [activation_accelerator.cpp:681]   --->   Operation 122 'load' 'tile2_V_39_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 123 [1/2] (1.23ns)   --->   "%tile2_V_40_load = load i5 %tile2_V_40_addr" [activation_accelerator.cpp:681]   --->   Operation 123 'load' 'tile2_V_40_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 124 [1/2] (1.23ns)   --->   "%tile2_V_41_load = load i5 %tile2_V_41_addr" [activation_accelerator.cpp:681]   --->   Operation 124 'load' 'tile2_V_41_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 125 [1/2] (1.23ns)   --->   "%tile2_V_42_load = load i5 %tile2_V_42_addr" [activation_accelerator.cpp:681]   --->   Operation 125 'load' 'tile2_V_42_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 126 [1/2] (1.23ns)   --->   "%tile2_V_43_load = load i5 %tile2_V_43_addr" [activation_accelerator.cpp:681]   --->   Operation 126 'load' 'tile2_V_43_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 127 [1/2] (1.23ns)   --->   "%tile2_V_44_load = load i5 %tile2_V_44_addr" [activation_accelerator.cpp:681]   --->   Operation 127 'load' 'tile2_V_44_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 128 [1/2] (1.23ns)   --->   "%tile2_V_45_load = load i5 %tile2_V_45_addr" [activation_accelerator.cpp:681]   --->   Operation 128 'load' 'tile2_V_45_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 129 [1/2] (1.23ns)   --->   "%tile2_V_46_load = load i5 %tile2_V_46_addr" [activation_accelerator.cpp:681]   --->   Operation 129 'load' 'tile2_V_46_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 130 [1/2] (1.23ns)   --->   "%tile2_V_47_load = load i5 %tile2_V_47_addr" [activation_accelerator.cpp:681]   --->   Operation 130 'load' 'tile2_V_47_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 131 [1/2] (1.23ns)   --->   "%tile2_V_48_load = load i5 %tile2_V_48_addr" [activation_accelerator.cpp:681]   --->   Operation 131 'load' 'tile2_V_48_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 132 [1/2] (1.23ns)   --->   "%tile2_V_49_load = load i5 %tile2_V_49_addr" [activation_accelerator.cpp:681]   --->   Operation 132 'load' 'tile2_V_49_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 133 [1/2] (1.23ns)   --->   "%tile2_V_50_load = load i5 %tile2_V_50_addr" [activation_accelerator.cpp:681]   --->   Operation 133 'load' 'tile2_V_50_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 134 [1/2] (1.23ns)   --->   "%tile2_V_51_load = load i5 %tile2_V_51_addr" [activation_accelerator.cpp:681]   --->   Operation 134 'load' 'tile2_V_51_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 135 [1/2] (1.23ns)   --->   "%tile2_V_52_load = load i5 %tile2_V_52_addr" [activation_accelerator.cpp:681]   --->   Operation 135 'load' 'tile2_V_52_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 136 [1/2] (1.23ns)   --->   "%tile2_V_53_load = load i5 %tile2_V_53_addr" [activation_accelerator.cpp:681]   --->   Operation 136 'load' 'tile2_V_53_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 137 [1/2] (1.23ns)   --->   "%tile2_V_54_load = load i5 %tile2_V_54_addr" [activation_accelerator.cpp:681]   --->   Operation 137 'load' 'tile2_V_54_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 138 [1/2] (1.23ns)   --->   "%tile2_V_55_load = load i5 %tile2_V_55_addr" [activation_accelerator.cpp:681]   --->   Operation 138 'load' 'tile2_V_55_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 139 [1/2] (1.23ns)   --->   "%tile2_V_56_load = load i5 %tile2_V_56_addr" [activation_accelerator.cpp:681]   --->   Operation 139 'load' 'tile2_V_56_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 140 [1/2] (1.23ns)   --->   "%tile2_V_57_load = load i5 %tile2_V_57_addr" [activation_accelerator.cpp:681]   --->   Operation 140 'load' 'tile2_V_57_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 141 [1/2] (1.23ns)   --->   "%tile2_V_58_load = load i5 %tile2_V_58_addr" [activation_accelerator.cpp:681]   --->   Operation 141 'load' 'tile2_V_58_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 142 [1/2] (1.23ns)   --->   "%tile2_V_59_load = load i5 %tile2_V_59_addr" [activation_accelerator.cpp:681]   --->   Operation 142 'load' 'tile2_V_59_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 143 [1/2] (1.23ns)   --->   "%tile2_V_60_load = load i5 %tile2_V_60_addr" [activation_accelerator.cpp:681]   --->   Operation 143 'load' 'tile2_V_60_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 144 [1/2] (1.23ns)   --->   "%tile2_V_61_load = load i5 %tile2_V_61_addr" [activation_accelerator.cpp:681]   --->   Operation 144 'load' 'tile2_V_61_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 145 [1/2] (1.23ns)   --->   "%tile2_V_62_load = load i5 %tile2_V_62_addr" [activation_accelerator.cpp:681]   --->   Operation 145 'load' 'tile2_V_62_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %tile2_V_62_load, i16 %tile2_V_61_load, i16 %tile2_V_60_load, i16 %tile2_V_59_load, i16 %tile2_V_58_load, i16 %tile2_V_57_load, i16 %tile2_V_56_load, i16 %tile2_V_55_load, i16 %tile2_V_54_load, i16 %tile2_V_53_load, i16 %tile2_V_52_load, i16 %tile2_V_51_load, i16 %tile2_V_50_load, i16 %tile2_V_49_load, i16 %tile2_V_48_load, i16 %tile2_V_47_load, i16 %tile2_V_46_load, i16 %tile2_V_45_load, i16 %tile2_V_44_load, i16 %tile2_V_43_load, i16 %tile2_V_42_load, i16 %tile2_V_41_load, i16 %tile2_V_40_load, i16 %tile2_V_39_load, i16 %tile2_V_38_load, i16 %tile2_V_37_load, i16 %tile2_V_36_load, i16 %tile2_V_35_load, i16 %tile2_V_34_load, i16 %tile2_V_33_load, i16 %tile2_V_32_load, i16 %tile2_V_load"   --->   Operation 146 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (1.55ns)   --->   "%write_ln683 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %s_out3, i512 %p_Result_s" [activation_accelerator.cpp:683]   --->   Operation 147 'write' 'write_ln683' <Predicate = true> <Delay = 1.55> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 64> <FIFO>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln674 = br void %for.body.i" [activation_accelerator.cpp:674]   --->   Operation 148 'br' 'br_ln674' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.24ns
The critical path consists of the following:
	'alloca' operation ('w') [34]  (0 ns)
	'load' operation ('w', activation_accelerator.cpp:674) on local variable 'w' [71]  (0 ns)
	'getelementptr' operation ('tile2_V_addr', activation_accelerator.cpp:681) [80]  (0 ns)
	'load' operation ('tile2_V_load', activation_accelerator.cpp:681) on array 'tile2_V' [81]  (1.24 ns)

 <State 2>: 2.79ns
The critical path consists of the following:
	'load' operation ('tile2_V_load', activation_accelerator.cpp:681) on array 'tile2_V' [81]  (1.24 ns)
	fifo write operation ('write_ln683', activation_accelerator.cpp:683) on port 's_out3' (activation_accelerator.cpp:683) [145]  (1.56 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
