
usb.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010758  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000268  08010898  08010898  00011898  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08010b00  08010b00  00011b00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08010b08  08010b08  00011b08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08010b0c  08010b0c  00011b0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001e0  20000008  08010b10  00012008  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  7 .bss          000110cc  200001e8  08010cf0  000121e8  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  200112b4  08010cf0  000122b4  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000121e8  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001f255  00000000  00000000  00012218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000057be  00000000  00000000  0003146d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001fd0  00000000  00000000  00036c30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000017c7  00000000  00000000  00038c00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00029202  00000000  00000000  0003a3c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00024792  00000000  00000000  000635c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000e8e14  00000000  00000000  00087d5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00170b6f  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008718  00000000  00000000  00170bb4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000005e  00000000  00000000  001792cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001e8 	.word	0x200001e8
 800015c:	00000000 	.word	0x00000000
 8000160:	08010874 	.word	0x08010874

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001ec 	.word	0x200001ec
 800017c:	08010874 	.word	0x08010874

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <HAL_Delay>:
 */
#include "stm32wbxx_hal.h"
#include "core_cm4.h"
/////nahradi hal delay funkciou ktora uspi kazdy 1ms tick mcu jadro pri cakani////
void HAL_Delay(uint32_t ms)
{
 8000230:	b580      	push	{r7, lr}
 8000232:	b084      	sub	sp, #16
 8000234:	af00      	add	r7, sp, #0
 8000236:	6078      	str	r0, [r7, #4]
  uint32_t t0 = HAL_GetTick();
 8000238:	f000 fefc 	bl	8001034 <HAL_GetTick>
 800023c:	60f8      	str	r0, [r7, #12]
  SCB->SCR &= ~SCB_SCR_SLEEPDEEP_Msk; // len SLEEP
 800023e:	4b0a      	ldr	r3, [pc, #40]	@ (8000268 <HAL_Delay+0x38>)
 8000240:	691b      	ldr	r3, [r3, #16]
 8000242:	4a09      	ldr	r2, [pc, #36]	@ (8000268 <HAL_Delay+0x38>)
 8000244:	f023 0304 	bic.w	r3, r3, #4
 8000248:	6113      	str	r3, [r2, #16]
  while ((HAL_GetTick() - t0) < ms) { __WFI(); }
 800024a:	e000      	b.n	800024e <HAL_Delay+0x1e>
 800024c:	bf30      	wfi
 800024e:	f000 fef1 	bl	8001034 <HAL_GetTick>
 8000252:	4602      	mov	r2, r0
 8000254:	68fb      	ldr	r3, [r7, #12]
 8000256:	1ad3      	subs	r3, r2, r3
 8000258:	687a      	ldr	r2, [r7, #4]
 800025a:	429a      	cmp	r2, r3
 800025c:	d8f6      	bhi.n	800024c <HAL_Delay+0x1c>
}
 800025e:	bf00      	nop
 8000260:	bf00      	nop
 8000262:	3710      	adds	r7, #16
 8000264:	46bd      	mov	sp, r7
 8000266:	bd80      	pop	{r7, pc}
 8000268:	e000ed00 	.word	0xe000ed00

0800026c <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 800026c:	b480      	push	{r7}
 800026e:	b083      	sub	sp, #12
 8000270:	af00      	add	r7, sp, #0
 8000272:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8000274:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000278:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800027c:	f023 0218 	bic.w	r2, r3, #24
 8000280:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	4313      	orrs	r3, r2
 8000288:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 800028c:	bf00      	nop
 800028e:	370c      	adds	r7, #12
 8000290:	46bd      	mov	sp, r7
 8000292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000296:	4770      	bx	lr

08000298 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000298:	b480      	push	{r7}
 800029a:	b085      	sub	sp, #20
 800029c:	af00      	add	r7, sp, #0
 800029e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80002a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80002a4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80002a6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80002aa:	687b      	ldr	r3, [r7, #4]
 80002ac:	4313      	orrs	r3, r2
 80002ae:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80002b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80002b4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	4013      	ands	r3, r2
 80002ba:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80002bc:	68fb      	ldr	r3, [r7, #12]
}
 80002be:	bf00      	nop
 80002c0:	3714      	adds	r7, #20
 80002c2:	46bd      	mov	sp, r7
 80002c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002c8:	4770      	bx	lr
	...

080002cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002cc:	b580      	push	{r7, lr}
 80002ce:	b082      	sub	sp, #8
 80002d0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002d2:	f000 fe41 	bl	8000f58 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002d6:	f000 f893 	bl	8000400 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80002da:	f000 f905 	bl	80004e8 <PeriphCommonClock_Config>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  //__HAL_RCC_SYSCFG_CLK_ENABLE();
  MX_GPIO_Init();
 80002de:	f000 f9b3 	bl	8000648 <MX_GPIO_Init>
  //MX_USB_Device_Init();
  MX_LPTIM1_Init();
 80002e2:	f000 f983 	bl	80005ec <MX_LPTIM1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 80002e6:	f008 f9f5 	bl	80086d4 <MX_FATFS_Init>
 80002ea:	4603      	mov	r3, r0
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d001      	beq.n	80002f4 <main+0x28>
    Error_Handler();
 80002f0:	f000 fb2c 	bl	800094c <Error_Handler>
  }
  MX_ADC1_Init();
 80002f4:	f000 f916 	bl	8000524 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  //PlayBeep(500);

  charger_init(false);	//vypne nabijanie aby bolo mozne pracovat s nenabijacou bateriou
 80002f8:	2000      	movs	r0, #0
 80002fa:	f000 fd81 	bl	8000e00 <charger_init>

  // RAM disk: obnov len ak je naozaj prázdny, inak len pripoj
  if (logger_ramdisk_is_empty()) {
 80002fe:	f00f fa3f 	bl	800f780 <logger_ramdisk_is_empty>
 8000302:	4603      	mov	r3, r0
 8000304:	2b00      	cmp	r3, #0
 8000306:	d00d      	beq.n	8000324 <main+0x58>
      if (logger_restore_ramdisk_from_flash()) {
 8000308:	f00f f9da 	bl	800f6c0 <logger_restore_ramdisk_from_flash>
 800030c:	4603      	mov	r3, r0
 800030e:	2b00      	cmp	r3, #0
 8000310:	d005      	beq.n	800031e <main+0x52>
          (void)f_mount(&USERFatFs, "0:", 1);
 8000312:	2201      	movs	r2, #1
 8000314:	4932      	ldr	r1, [pc, #200]	@ (80003e0 <main+0x114>)
 8000316:	4833      	ldr	r0, [pc, #204]	@ (80003e4 <main+0x118>)
 8000318:	f00d fa48 	bl	800d7ac <f_mount>
 800031c:	e007      	b.n	800032e <main+0x62>
      } else {
          init_ramdisk();
 800031e:	f00e febb 	bl	800f098 <init_ramdisk>
 8000322:	e004      	b.n	800032e <main+0x62>
      }
  } else {
      (void)f_mount(&USERFatFs, "0:", 1);
 8000324:	2201      	movs	r2, #1
 8000326:	492e      	ldr	r1, [pc, #184]	@ (80003e0 <main+0x114>)
 8000328:	482e      	ldr	r0, [pc, #184]	@ (80003e4 <main+0x118>)
 800032a:	f00d fa3f 	bl	800d7ac <f_mount>
  }

  PVD_Init();
 800032e:	f000 faf9 	bl	8000924 <PVD_Init>

  // Inicializovať usbMSC alebo datalogger podľa VBUS (PE4: 1 = pripojené USB)
  g_vbus_present = HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_4) ? 1U : 0U;
 8000332:	2110      	movs	r1, #16
 8000334:	482c      	ldr	r0, [pc, #176]	@ (80003e8 <main+0x11c>)
 8000336:	f002 fced 	bl	8002d14 <HAL_GPIO_ReadPin>
 800033a:	4603      	mov	r3, r0
 800033c:	2b00      	cmp	r3, #0
 800033e:	d001      	beq.n	8000344 <main+0x78>
 8000340:	2201      	movs	r2, #1
 8000342:	e000      	b.n	8000346 <main+0x7a>
 8000344:	2200      	movs	r2, #0
 8000346:	4b29      	ldr	r3, [pc, #164]	@ (80003ec <main+0x120>)
 8000348:	701a      	strb	r2, [r3, #0]
  g_vbus_last_change_ms = HAL_GetTick();
 800034a:	f000 fe73 	bl	8001034 <HAL_GetTick>
 800034e:	4603      	mov	r3, r0
 8000350:	4a27      	ldr	r2, [pc, #156]	@ (80003f0 <main+0x124>)
 8000352:	6013      	str	r3, [r2, #0]

  if (g_vbus_present) {
 8000354:	4b25      	ldr	r3, [pc, #148]	@ (80003ec <main+0x120>)
 8000356:	781b      	ldrb	r3, [r3, #0]
 8000358:	b2db      	uxtb	r3, r3
 800035a:	2b00      	cmp	r3, #0
 800035c:	d00a      	beq.n	8000374 <main+0xa8>
    rr_stop();
 800035e:	f000 fab4 	bl	80008ca <rr_stop>
    usb_enter();                   // spustí USB MSC
 8000362:	f000 fa7b 	bl	800085c <usb_enter>
    logger_set_usb_active(true);   // logger nebude zapisovať
 8000366:	2001      	movs	r0, #1
 8000368:	f00e fe86 	bl	800f078 <logger_set_usb_active>
    g_state = SYS_USB_ACTIVE;
 800036c:	4b21      	ldr	r3, [pc, #132]	@ (80003f4 <main+0x128>)
 800036e:	2202      	movs	r2, #2
 8000370:	701a      	strb	r2, [r3, #0]
 8000372:	e007      	b.n	8000384 <main+0xb8>
  } else {
    logger_set_usb_active(false);
 8000374:	2000      	movs	r0, #0
 8000376:	f00e fe7f 	bl	800f078 <logger_set_usb_active>
    rr_start();
 800037a:	f000 fa9f 	bl	80008bc <rr_start>
    g_state = SYS_RUNNING;
 800037e:	4b1d      	ldr	r3, [pc, #116]	@ (80003f4 <main+0x128>)
 8000380:	2200      	movs	r2, #0
 8000382:	701a      	strb	r2, [r3, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (beep_request) { beep_request = 0; PlayBeep(40); } //testovanie prerusenia
 8000384:	4b1c      	ldr	r3, [pc, #112]	@ (80003f8 <main+0x12c>)
 8000386:	781b      	ldrb	r3, [r3, #0]
 8000388:	b2db      	uxtb	r3, r3
 800038a:	2b00      	cmp	r3, #0
 800038c:	d005      	beq.n	800039a <main+0xce>
 800038e:	4b1a      	ldr	r3, [pc, #104]	@ (80003f8 <main+0x12c>)
 8000390:	2200      	movs	r2, #0
 8000392:	701a      	strb	r2, [r3, #0]
 8000394:	2028      	movs	r0, #40	@ 0x28
 8000396:	f000 f9a9 	bl	80006ec <PlayBeep>

	  // --- LOW BATTERY PATH ---
	  if (g_wake_lowbatt) {
 800039a:	4b18      	ldr	r3, [pc, #96]	@ (80003fc <main+0x130>)
 800039c:	781b      	ldrb	r3, [r3, #0]
 800039e:	b2db      	uxtb	r3, r3
 80003a0:	2b00      	cmp	r3, #0
 80003a2:	d016      	beq.n	80003d2 <main+0x106>
	    g_wake_lowbatt = 0;
 80003a4:	4b15      	ldr	r3, [pc, #84]	@ (80003fc <main+0x130>)
 80003a6:	2200      	movs	r2, #0
 80003a8:	701a      	strb	r2, [r3, #0]

	    int32_t mv = charger_read_bat();   // vráti -1 ak CHARGER_USE_ADC=0
 80003aa:	f000 fd39 	bl	8000e20 <charger_read_bat>
 80003ae:	6078      	str	r0, [r7, #4]
	    if (mv < 0 || mv < 2800) {
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	2b00      	cmp	r3, #0
 80003b4:	db03      	blt.n	80003be <main+0xf2>
 80003b6:	687b      	ldr	r3, [r7, #4]
 80003b8:	f5b3 6f2f 	cmp.w	r3, #2800	@ 0xaf0
 80003bc:	da09      	bge.n	80003d2 <main+0x106>
	      // Ulož RAM disk do FLASH a zneplatni RAM FS, aby sa po VBUS obnovil zo snapshotu
	      if (logger_persist_ramdisk_to_flash()) {
 80003be:	f00f f92b 	bl	800f618 <logger_persist_ramdisk_to_flash>
 80003c2:	4603      	mov	r3, r0
 80003c4:	2b00      	cmp	r3, #0
 80003c6:	d001      	beq.n	80003cc <main+0x100>
	        logger_invalidate_ramdisk();
 80003c8:	f00f fa12 	bl	800f7f0 <logger_invalidate_ramdisk>
	      }

	      // Prejdi do úsporného režimu a čakaj na udalosť (napr. pripojenie USB)

	      power_sleep_until_event();
 80003cc:	f000 fa96 	bl	80008fc <power_sleep_until_event>
	      continue;  // preskoč zvyšok iterácie
 80003d0:	e005      	b.n	80003de <main+0x112>
	    }
	  }
	  ////po stlaceni tlacidla dose nahra jeden riadok kodu
	  App_StateMachine_Tick();
 80003d2:	f000 f9e3 	bl	800079c <App_StateMachine_Tick>
	   Buttons_Tick();
 80003d6:	f000 fa13 	bl	8000800 <Buttons_Tick>
	   power_sleep_until_event();   // namiesto HAL_Delay(10)
 80003da:	f000 fa8f 	bl	80008fc <power_sleep_until_event>
	  if (beep_request) { beep_request = 0; PlayBeep(40); } //testovanie prerusenia
 80003de:	e7d1      	b.n	8000384 <main+0xb8>
 80003e0:	08010898 	.word	0x08010898
 80003e4:	200002d4 	.word	0x200002d4
 80003e8:	48001000 	.word	0x48001000
 80003ec:	200002a1 	.word	0x200002a1
 80003f0:	200002a4 	.word	0x200002a4
 80003f4:	200002a0 	.word	0x200002a0
 80003f8:	200002aa 	.word	0x200002aa
 80003fc:	200002ac 	.word	0x200002ac

08000400 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000400:	b580      	push	{r7, lr}
 8000402:	b09a      	sub	sp, #104	@ 0x68
 8000404:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000406:	f107 0320 	add.w	r3, r7, #32
 800040a:	2248      	movs	r2, #72	@ 0x48
 800040c:	2100      	movs	r1, #0
 800040e:	4618      	mov	r0, r3
 8000410:	f00f fdb2 	bl	800ff78 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000414:	1d3b      	adds	r3, r7, #4
 8000416:	2200      	movs	r2, #0
 8000418:	601a      	str	r2, [r3, #0]
 800041a:	605a      	str	r2, [r3, #4]
 800041c:	609a      	str	r2, [r3, #8]
 800041e:	60da      	str	r2, [r3, #12]
 8000420:	611a      	str	r2, [r3, #16]
 8000422:	615a      	str	r2, [r3, #20]
 8000424:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000426:	f004 fc41 	bl	8004cac <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMHIGH);
 800042a:	2010      	movs	r0, #16
 800042c:	f7ff ff1e 	bl	800026c <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000430:	4b2c      	ldr	r3, [pc, #176]	@ (80004e4 <SystemClock_Config+0xe4>)
 8000432:	681b      	ldr	r3, [r3, #0]
 8000434:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000438:	4a2a      	ldr	r2, [pc, #168]	@ (80004e4 <SystemClock_Config+0xe4>)
 800043a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800043e:	6013      	str	r3, [r2, #0]
 8000440:	4b28      	ldr	r3, [pc, #160]	@ (80004e4 <SystemClock_Config+0xe4>)
 8000442:	681b      	ldr	r3, [r3, #0]
 8000444:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000448:	603b      	str	r3, [r7, #0]
 800044a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 800044c:	2327      	movs	r3, #39	@ 0x27
 800044e:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000450:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000454:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000456:	2301      	movs	r3, #1
 8000458:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800045a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800045e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000460:	2301      	movs	r3, #1
 8000462:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000464:	2340      	movs	r3, #64	@ 0x40
 8000466:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000468:	2300      	movs	r3, #0
 800046a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800046c:	2360      	movs	r3, #96	@ 0x60
 800046e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000470:	2302      	movs	r3, #2
 8000472:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000474:	2301      	movs	r3, #1
 8000476:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000478:	2300      	movs	r3, #0
 800047a:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLN = 24;
 800047c:	2318      	movs	r3, #24
 800047e:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000480:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000484:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000486:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800048a:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800048c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000490:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000492:	f107 0320 	add.w	r3, r7, #32
 8000496:	4618      	mov	r0, r3
 8000498:	f005 f836 	bl	8005508 <HAL_RCC_OscConfig>
 800049c:	4603      	mov	r3, r0
 800049e:	2b00      	cmp	r3, #0
 80004a0:	d001      	beq.n	80004a6 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80004a2:	f000 fa53 	bl	800094c <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 80004a6:	236f      	movs	r3, #111	@ 0x6f
 80004a8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80004aa:	2302      	movs	r3, #2
 80004ac:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004ae:	2300      	movs	r3, #0
 80004b0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80004b2:	2300      	movs	r3, #0
 80004b4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80004b6:	2300      	movs	r3, #0
 80004b8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV2;
 80004ba:	2380      	movs	r3, #128	@ 0x80
 80004bc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 80004be:	2300      	movs	r3, #0
 80004c0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80004c2:	1d3b      	adds	r3, r7, #4
 80004c4:	2101      	movs	r1, #1
 80004c6:	4618      	mov	r0, r3
 80004c8:	f005 fb92 	bl	8005bf0 <HAL_RCC_ClockConfig>
 80004cc:	4603      	mov	r3, r0
 80004ce:	2b00      	cmp	r3, #0
 80004d0:	d001      	beq.n	80004d6 <SystemClock_Config+0xd6>
  {
    Error_Handler();
 80004d2:	f000 fa3b 	bl	800094c <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80004d6:	f006 f921 	bl	800671c <HAL_RCCEx_EnableMSIPLLMode>
}
 80004da:	bf00      	nop
 80004dc:	3768      	adds	r7, #104	@ 0x68
 80004de:	46bd      	mov	sp, r7
 80004e0:	bd80      	pop	{r7, pc}
 80004e2:	bf00      	nop
 80004e4:	58000400 	.word	0x58000400

080004e8 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80004e8:	b580      	push	{r7, lr}
 80004ea:	b094      	sub	sp, #80	@ 0x50
 80004ec:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80004ee:	463b      	mov	r3, r7
 80004f0:	2250      	movs	r2, #80	@ 0x50
 80004f2:	2100      	movs	r1, #0
 80004f4:	4618      	mov	r0, r3
 80004f6:	f00f fd3f 	bl	800ff78 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS;
 80004fa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80004fe:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 8000500:	2300      	movs	r3, #0
 8000502:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 8000504:	2310      	movs	r3, #16
 8000506:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000508:	463b      	mov	r3, r7
 800050a:	4618      	mov	r0, r3
 800050c:	f005 ff90 	bl	8006430 <HAL_RCCEx_PeriphCLKConfig>
 8000510:	4603      	mov	r3, r0
 8000512:	2b00      	cmp	r3, #0
 8000514:	d001      	beq.n	800051a <PeriphCommonClock_Config+0x32>
  {
    Error_Handler();
 8000516:	f000 fa19 	bl	800094c <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 800051a:	bf00      	nop
 800051c:	3750      	adds	r7, #80	@ 0x50
 800051e:	46bd      	mov	sp, r7
 8000520:	bd80      	pop	{r7, pc}
	...

08000524 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000524:	b580      	push	{r7, lr}
 8000526:	b086      	sub	sp, #24
 8000528:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800052a:	463b      	mov	r3, r7
 800052c:	2200      	movs	r2, #0
 800052e:	601a      	str	r2, [r3, #0]
 8000530:	605a      	str	r2, [r3, #4]
 8000532:	609a      	str	r2, [r3, #8]
 8000534:	60da      	str	r2, [r3, #12]
 8000536:	611a      	str	r2, [r3, #16]
 8000538:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800053a:	4b29      	ldr	r3, [pc, #164]	@ (80005e0 <MX_ADC1_Init+0xbc>)
 800053c:	4a29      	ldr	r2, [pc, #164]	@ (80005e4 <MX_ADC1_Init+0xc0>)
 800053e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000540:	4b27      	ldr	r3, [pc, #156]	@ (80005e0 <MX_ADC1_Init+0xbc>)
 8000542:	2200      	movs	r2, #0
 8000544:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000546:	4b26      	ldr	r3, [pc, #152]	@ (80005e0 <MX_ADC1_Init+0xbc>)
 8000548:	2200      	movs	r2, #0
 800054a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800054c:	4b24      	ldr	r3, [pc, #144]	@ (80005e0 <MX_ADC1_Init+0xbc>)
 800054e:	2200      	movs	r2, #0
 8000550:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000552:	4b23      	ldr	r3, [pc, #140]	@ (80005e0 <MX_ADC1_Init+0xbc>)
 8000554:	2200      	movs	r2, #0
 8000556:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000558:	4b21      	ldr	r3, [pc, #132]	@ (80005e0 <MX_ADC1_Init+0xbc>)
 800055a:	2204      	movs	r2, #4
 800055c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800055e:	4b20      	ldr	r3, [pc, #128]	@ (80005e0 <MX_ADC1_Init+0xbc>)
 8000560:	2200      	movs	r2, #0
 8000562:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000564:	4b1e      	ldr	r3, [pc, #120]	@ (80005e0 <MX_ADC1_Init+0xbc>)
 8000566:	2200      	movs	r2, #0
 8000568:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 800056a:	4b1d      	ldr	r3, [pc, #116]	@ (80005e0 <MX_ADC1_Init+0xbc>)
 800056c:	2201      	movs	r2, #1
 800056e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000570:	4b1b      	ldr	r3, [pc, #108]	@ (80005e0 <MX_ADC1_Init+0xbc>)
 8000572:	2200      	movs	r2, #0
 8000574:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000578:	4b19      	ldr	r3, [pc, #100]	@ (80005e0 <MX_ADC1_Init+0xbc>)
 800057a:	2200      	movs	r2, #0
 800057c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800057e:	4b18      	ldr	r3, [pc, #96]	@ (80005e0 <MX_ADC1_Init+0xbc>)
 8000580:	2200      	movs	r2, #0
 8000582:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000584:	4b16      	ldr	r3, [pc, #88]	@ (80005e0 <MX_ADC1_Init+0xbc>)
 8000586:	2200      	movs	r2, #0
 8000588:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800058c:	4b14      	ldr	r3, [pc, #80]	@ (80005e0 <MX_ADC1_Init+0xbc>)
 800058e:	2200      	movs	r2, #0
 8000590:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000592:	4b13      	ldr	r3, [pc, #76]	@ (80005e0 <MX_ADC1_Init+0xbc>)
 8000594:	2200      	movs	r2, #0
 8000596:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800059a:	4811      	ldr	r0, [pc, #68]	@ (80005e0 <MX_ADC1_Init+0xbc>)
 800059c:	f000 ff98 	bl	80014d0 <HAL_ADC_Init>
 80005a0:	4603      	mov	r3, r0
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d001      	beq.n	80005aa <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 80005a6:	f000 f9d1 	bl	800094c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80005aa:	4b0f      	ldr	r3, [pc, #60]	@ (80005e8 <MX_ADC1_Init+0xc4>)
 80005ac:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80005ae:	2306      	movs	r3, #6
 80005b0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 80005b2:	2307      	movs	r3, #7
 80005b4:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80005b6:	237f      	movs	r3, #127	@ 0x7f
 80005b8:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80005ba:	2304      	movs	r3, #4
 80005bc:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80005be:	2300      	movs	r3, #0
 80005c0:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005c2:	463b      	mov	r3, r7
 80005c4:	4619      	mov	r1, r3
 80005c6:	4806      	ldr	r0, [pc, #24]	@ (80005e0 <MX_ADC1_Init+0xbc>)
 80005c8:	f001 f9f0 	bl	80019ac <HAL_ADC_ConfigChannel>
 80005cc:	4603      	mov	r3, r0
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d001      	beq.n	80005d6 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80005d2:	f000 f9bb 	bl	800094c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80005d6:	bf00      	nop
 80005d8:	3718      	adds	r7, #24
 80005da:	46bd      	mov	sp, r7
 80005dc:	bd80      	pop	{r7, pc}
 80005de:	bf00      	nop
 80005e0:	20000204 	.word	0x20000204
 80005e4:	50040000 	.word	0x50040000
 80005e8:	19200040 	.word	0x19200040

080005ec <MX_LPTIM1_Init>:
  * @brief LPTIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPTIM1_Init(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 80005f0:	4b13      	ldr	r3, [pc, #76]	@ (8000640 <MX_LPTIM1_Init+0x54>)
 80005f2:	4a14      	ldr	r2, [pc, #80]	@ (8000644 <MX_LPTIM1_Init+0x58>)
 80005f4:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 80005f6:	4b12      	ldr	r3, [pc, #72]	@ (8000640 <MX_LPTIM1_Init+0x54>)
 80005f8:	2200      	movs	r2, #0
 80005fa:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV32;
 80005fc:	4b10      	ldr	r3, [pc, #64]	@ (8000640 <MX_LPTIM1_Init+0x54>)
 80005fe:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 8000602:	609a      	str	r2, [r3, #8]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8000604:	4b0e      	ldr	r3, [pc, #56]	@ (8000640 <MX_LPTIM1_Init+0x54>)
 8000606:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800060a:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 800060c:	4b0c      	ldr	r3, [pc, #48]	@ (8000640 <MX_LPTIM1_Init+0x54>)
 800060e:	2200      	movs	r2, #0
 8000610:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8000612:	4b0b      	ldr	r3, [pc, #44]	@ (8000640 <MX_LPTIM1_Init+0x54>)
 8000614:	2200      	movs	r2, #0
 8000616:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 8000618:	4b09      	ldr	r3, [pc, #36]	@ (8000640 <MX_LPTIM1_Init+0x54>)
 800061a:	2200      	movs	r2, #0
 800061c:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 800061e:	4b08      	ldr	r3, [pc, #32]	@ (8000640 <MX_LPTIM1_Init+0x54>)
 8000620:	2200      	movs	r2, #0
 8000622:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8000624:	4b06      	ldr	r3, [pc, #24]	@ (8000640 <MX_LPTIM1_Init+0x54>)
 8000626:	2200      	movs	r2, #0
 8000628:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 800062a:	4805      	ldr	r0, [pc, #20]	@ (8000640 <MX_LPTIM1_Init+0x54>)
 800062c:	f002 fc04 	bl	8002e38 <HAL_LPTIM_Init>
 8000630:	4603      	mov	r3, r0
 8000632:	2b00      	cmp	r3, #0
 8000634:	d001      	beq.n	800063a <MX_LPTIM1_Init+0x4e>
  {
    Error_Handler();
 8000636:	f000 f989 	bl	800094c <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 800063a:	bf00      	nop
 800063c:	bd80      	pop	{r7, pc}
 800063e:	bf00      	nop
 8000640:	20000268 	.word	0x20000268
 8000644:	40007c00 	.word	0x40007c00

08000648 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b086      	sub	sp, #24
 800064c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800064e:	1d3b      	adds	r3, r7, #4
 8000650:	2200      	movs	r2, #0
 8000652:	601a      	str	r2, [r3, #0]
 8000654:	605a      	str	r2, [r3, #4]
 8000656:	609a      	str	r2, [r3, #8]
 8000658:	60da      	str	r2, [r3, #12]
 800065a:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
 __HAL_RCC_GPIOE_CLK_ENABLE();  // kvôli PE4 (VBUS sense)
 800065c:	2010      	movs	r0, #16
 800065e:	f7ff fe1b 	bl	8000298 <LL_AHB2_GRP1_EnableClock>
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000662:	2004      	movs	r0, #4
 8000664:	f7ff fe18 	bl	8000298 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000668:	2001      	movs	r0, #1
 800066a:	f7ff fe15 	bl	8000298 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800066e:	2002      	movs	r0, #2
 8000670:	f7ff fe12 	bl	8000298 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000674:	2301      	movs	r3, #1
 8000676:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000678:	2300      	movs	r3, #0
 800067a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800067c:	2301      	movs	r3, #1
 800067e:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000680:	1d3b      	adds	r3, r7, #4
 8000682:	4619      	mov	r1, r3
 8000684:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000688:	f002 f9d4 	bl	8002a34 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  // PA2 = DOSE (všetky tlačidlá proti GND → potrebuje PULLUP)
  GPIO_InitStruct.Pin  = GPIO_PIN_2;
 800068c:	2304      	movs	r3, #4
 800068e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000690:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000694:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000696:	2301      	movs	r3, #1
 8000698:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800069a:	1d3b      	adds	r3, r7, #4
 800069c:	4619      	mov	r1, r3
 800069e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006a2:	f002 f9c7 	bl	8002a34 <HAL_GPIO_Init>

  // PE4 = VBUS sense, EXTI na obe hrany
  GPIO_InitStruct.Pin  = GPIO_PIN_4;
 80006a6:	2310      	movs	r3, #16
 80006a8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80006aa:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 80006ae:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b0:	2300      	movs	r3, #0
 80006b2:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80006b4:	1d3b      	adds	r3, r7, #4
 80006b6:	4619      	mov	r1, r3
 80006b8:	480b      	ldr	r0, [pc, #44]	@ (80006e8 <MX_GPIO_Init+0xa0>)
 80006ba:	f002 f9bb 	bl	8002a34 <HAL_GPIO_Init>

  // NVIC pre EXTI4
  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 80006be:	2200      	movs	r2, #0
 80006c0:	2105      	movs	r1, #5
 80006c2:	200a      	movs	r0, #10
 80006c4:	f001 ffa9 	bl	800261a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80006c8:	200a      	movs	r0, #10
 80006ca:	f001 ffc0 	bl	800264e <HAL_NVIC_EnableIRQ>
  // NVIC pre EXTI2 (PA2)
  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 80006ce:	2200      	movs	r2, #0
 80006d0:	2105      	movs	r1, #5
 80006d2:	2008      	movs	r0, #8
 80006d4:	f001 ffa1 	bl	800261a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80006d8:	2008      	movs	r0, #8
 80006da:	f001 ffb8 	bl	800264e <HAL_NVIC_EnableIRQ>
  /* USER CODE END MX_GPIO_Init_2 */
}
 80006de:	bf00      	nop
 80006e0:	3718      	adds	r7, #24
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bd80      	pop	{r7, pc}
 80006e6:	bf00      	nop
 80006e8:	48001000 	.word	0x48001000

080006ec <PlayBeep>:

/* USER CODE BEGIN 4 */
/////////////////piezo function/////////////////
void PlayBeep(uint32_t duration_ms) {
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b084      	sub	sp, #16
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
	uint32_t period = 15;  // 4 kHz (f=clk 4MHz/999) alebo 32khz/8
 80006f4:	230f      	movs	r3, #15
 80006f6:	60fb      	str	r3, [r7, #12]
	uint32_t pulse = 8;   // 50% duty cycle (D=pulse/period)
 80006f8:	2308      	movs	r3, #8
 80006fa:	60bb      	str	r3, [r7, #8]
	// Spusti časovač na generovanie PWM
    HAL_LPTIM_PWM_Start(&hlptim1, period, pulse);
 80006fc:	68ba      	ldr	r2, [r7, #8]
 80006fe:	68f9      	ldr	r1, [r7, #12]
 8000700:	4806      	ldr	r0, [pc, #24]	@ (800071c <PlayBeep+0x30>)
 8000702:	f002 fc3b 	bl	8002f7c <HAL_LPTIM_PWM_Start>

    // Čakaj, kým uplynie trvanie zvuku
    HAL_Delay(duration_ms);
 8000706:	6878      	ldr	r0, [r7, #4]
 8000708:	f7ff fd92 	bl	8000230 <HAL_Delay>

    // Zastav časovač
    HAL_LPTIM_PWM_Stop(&hlptim1);
 800070c:	4803      	ldr	r0, [pc, #12]	@ (800071c <PlayBeep+0x30>)
 800070e:	f002 fc82 	bl	8003016 <HAL_LPTIM_PWM_Stop>
}
 8000712:	bf00      	nop
 8000714:	3710      	adds	r7, #16
 8000716:	46bd      	mov	sp, r7
 8000718:	bd80      	pop	{r7, pc}
 800071a:	bf00      	nop
 800071c:	20000268 	.word	0x20000268

08000720 <HAL_GPIO_EXTI_Callback>:

// --- VBUS EXTI callback s debounce (~20 ms) ---
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b084      	sub	sp, #16
 8000724:	af00      	add	r7, sp, #0
 8000726:	4603      	mov	r3, r0
 8000728:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == GPIO_PIN_4) { // PE4
 800072a:	88fb      	ldrh	r3, [r7, #6]
 800072c:	2b10      	cmp	r3, #16
 800072e:	d11a      	bne.n	8000766 <HAL_GPIO_EXTI_Callback+0x46>
    uint32_t now = HAL_GetTick();
 8000730:	f000 fc80 	bl	8001034 <HAL_GetTick>
 8000734:	60f8      	str	r0, [r7, #12]
    if ((now - g_vbus_last_change_ms) < 20) return; // debounce
 8000736:	4b13      	ldr	r3, [pc, #76]	@ (8000784 <HAL_GPIO_EXTI_Callback+0x64>)
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	68fa      	ldr	r2, [r7, #12]
 800073c:	1ad3      	subs	r3, r2, r3
 800073e:	2b13      	cmp	r3, #19
 8000740:	d91b      	bls.n	800077a <HAL_GPIO_EXTI_Callback+0x5a>
    g_vbus_last_change_ms = now;
 8000742:	4a10      	ldr	r2, [pc, #64]	@ (8000784 <HAL_GPIO_EXTI_Callback+0x64>)
 8000744:	68fb      	ldr	r3, [r7, #12]
 8000746:	6013      	str	r3, [r2, #0]

    g_vbus_present = HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_4) ? 1U : 0U;
 8000748:	2110      	movs	r1, #16
 800074a:	480f      	ldr	r0, [pc, #60]	@ (8000788 <HAL_GPIO_EXTI_Callback+0x68>)
 800074c:	f002 fae2 	bl	8002d14 <HAL_GPIO_ReadPin>
 8000750:	4603      	mov	r3, r0
 8000752:	2b00      	cmp	r3, #0
 8000754:	d001      	beq.n	800075a <HAL_GPIO_EXTI_Callback+0x3a>
 8000756:	2201      	movs	r2, #1
 8000758:	e000      	b.n	800075c <HAL_GPIO_EXTI_Callback+0x3c>
 800075a:	2200      	movs	r2, #0
 800075c:	4b0b      	ldr	r3, [pc, #44]	@ (800078c <HAL_GPIO_EXTI_Callback+0x6c>)
 800075e:	701a      	strb	r2, [r3, #0]
    g_state = SYS_USB_SWITCH;
 8000760:	4b0b      	ldr	r3, [pc, #44]	@ (8000790 <HAL_GPIO_EXTI_Callback+0x70>)
 8000762:	2201      	movs	r2, #1
 8000764:	701a      	strb	r2, [r3, #0]
  }
  if (GPIO_Pin == GPIO_PIN_2) {   // DOSE
 8000766:	88fb      	ldrh	r3, [r7, #6]
 8000768:	2b04      	cmp	r3, #4
 800076a:	d107      	bne.n	800077c <HAL_GPIO_EXTI_Callback+0x5c>
    dose_irq = 1; beep_request = 1;
 800076c:	4b09      	ldr	r3, [pc, #36]	@ (8000794 <HAL_GPIO_EXTI_Callback+0x74>)
 800076e:	2201      	movs	r2, #1
 8000770:	701a      	strb	r2, [r3, #0]
 8000772:	4b09      	ldr	r3, [pc, #36]	@ (8000798 <HAL_GPIO_EXTI_Callback+0x78>)
 8000774:	2201      	movs	r2, #1
 8000776:	701a      	strb	r2, [r3, #0]
    return;
 8000778:	e000      	b.n	800077c <HAL_GPIO_EXTI_Callback+0x5c>
    if ((now - g_vbus_last_change_ms) < 20) return; // debounce
 800077a:	bf00      	nop
   }

}
 800077c:	3710      	adds	r7, #16
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	200002a4 	.word	0x200002a4
 8000788:	48001000 	.word	0x48001000
 800078c:	200002a1 	.word	0x200002a1
 8000790:	200002a0 	.word	0x200002a0
 8000794:	200002a9 	.word	0x200002a9
 8000798:	200002aa 	.word	0x200002aa

0800079c <App_StateMachine_Tick>:

// --- Stavový automat: prepína RUNNING <-> USB_ACTIVE ---
static void App_StateMachine_Tick(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	af00      	add	r7, sp, #0
  switch (g_state) {
 80007a0:	4b15      	ldr	r3, [pc, #84]	@ (80007f8 <App_StateMachine_Tick+0x5c>)
 80007a2:	781b      	ldrb	r3, [r3, #0]
 80007a4:	b2db      	uxtb	r3, r3
 80007a6:	2b02      	cmp	r3, #2
 80007a8:	d021      	beq.n	80007ee <App_StateMachine_Tick+0x52>
 80007aa:	2b02      	cmp	r3, #2
 80007ac:	dc22      	bgt.n	80007f4 <App_StateMachine_Tick+0x58>
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d01f      	beq.n	80007f2 <App_StateMachine_Tick+0x56>
 80007b2:	2b01      	cmp	r3, #1
 80007b4:	d000      	beq.n	80007b8 <App_StateMachine_Tick+0x1c>

    case SYS_USB_ACTIVE:
      // MSC beží, logovanie je pozastavené (logger to vie z flagu)
      break;
  }
}
 80007b6:	e01d      	b.n	80007f4 <App_StateMachine_Tick+0x58>
      if (g_vbus_present) {
 80007b8:	4b10      	ldr	r3, [pc, #64]	@ (80007fc <App_StateMachine_Tick+0x60>)
 80007ba:	781b      	ldrb	r3, [r3, #0]
 80007bc:	b2db      	uxtb	r3, r3
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d00a      	beq.n	80007d8 <App_StateMachine_Tick+0x3c>
        rr_stop();
 80007c2:	f000 f882 	bl	80008ca <rr_stop>
        usb_enter();
 80007c6:	f000 f849 	bl	800085c <usb_enter>
        logger_set_usb_active(true);
 80007ca:	2001      	movs	r0, #1
 80007cc:	f00e fc54 	bl	800f078 <logger_set_usb_active>
        g_state = SYS_USB_ACTIVE;
 80007d0:	4b09      	ldr	r3, [pc, #36]	@ (80007f8 <App_StateMachine_Tick+0x5c>)
 80007d2:	2202      	movs	r2, #2
 80007d4:	701a      	strb	r2, [r3, #0]
      break;
 80007d6:	e00d      	b.n	80007f4 <App_StateMachine_Tick+0x58>
        usb_leave();
 80007d8:	f000 f85a 	bl	8000890 <usb_leave>
        logger_set_usb_active(false);
 80007dc:	2000      	movs	r0, #0
 80007de:	f00e fc4b 	bl	800f078 <logger_set_usb_active>
        rr_start();
 80007e2:	f000 f86b 	bl	80008bc <rr_start>
        g_state = SYS_RUNNING;
 80007e6:	4b04      	ldr	r3, [pc, #16]	@ (80007f8 <App_StateMachine_Tick+0x5c>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	701a      	strb	r2, [r3, #0]
      break;
 80007ec:	e002      	b.n	80007f4 <App_StateMachine_Tick+0x58>
      break;
 80007ee:	bf00      	nop
 80007f0:	e000      	b.n	80007f4 <App_StateMachine_Tick+0x58>
      break;
 80007f2:	bf00      	nop
}
 80007f4:	bf00      	nop
 80007f6:	bd80      	pop	{r7, pc}
 80007f8:	200002a0 	.word	0x200002a0
 80007fc:	200002a1 	.word	0x200002a1

08000800 <Buttons_Tick>:

// --- Čítanie DOSE (PA2). Stlačenie = jeden záznam (1u, fixný čas/teplota) ---
static void Buttons_Tick(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b084      	sub	sp, #16
 8000804:	af04      	add	r7, sp, #16
  if (!dose_irq) return;
 8000806:	4b13      	ldr	r3, [pc, #76]	@ (8000854 <Buttons_Tick+0x54>)
 8000808:	781b      	ldrb	r3, [r3, #0]
 800080a:	b2db      	uxtb	r3, r3
 800080c:	2b00      	cmp	r3, #0
 800080e:	d01d      	beq.n	800084c <Buttons_Tick+0x4c>
  dose_irq = 0;
 8000810:	4b10      	ldr	r3, [pc, #64]	@ (8000854 <Buttons_Tick+0x54>)
 8000812:	2200      	movs	r2, #0
 8000814:	701a      	strb	r2, [r3, #0]

  if (g_state == SYS_RUNNING) {
 8000816:	4b10      	ldr	r3, [pc, #64]	@ (8000858 <Buttons_Tick+0x58>)
 8000818:	781b      	ldrb	r3, [r3, #0]
 800081a:	b2db      	uxtb	r3, r3
 800081c:	2b00      	cmp	r3, #0
 800081e:	d111      	bne.n	8000844 <Buttons_Tick+0x44>
    append_log_rotating(LOG_NO_YEAR, LOG_NO_U8, LOG_NO_U8, LOG_NO_U8, LOG_NO_U8,
 8000820:	f06f 037f 	mvn.w	r3, #127	@ 0x7f
 8000824:	9302      	str	r3, [sp, #8]
 8000826:	2301      	movs	r3, #1
 8000828:	9301      	str	r3, [sp, #4]
 800082a:	23ff      	movs	r3, #255	@ 0xff
 800082c:	9300      	str	r3, [sp, #0]
 800082e:	23ff      	movs	r3, #255	@ 0xff
 8000830:	22ff      	movs	r2, #255	@ 0xff
 8000832:	21ff      	movs	r1, #255	@ 0xff
 8000834:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8000838:	f00e fc64 	bl	800f104 <append_log_rotating>
                        1, LOG_NO_TEMP);
    PlayBeep(40);
 800083c:	2028      	movs	r0, #40	@ 0x28
 800083e:	f7ff ff55 	bl	80006ec <PlayBeep>
 8000842:	e004      	b.n	800084e <Buttons_Tick+0x4e>
  }
  // (voliteľné) ak chceš pípnuť aj pri USB:
   else { PlayBeep(40); }
 8000844:	2028      	movs	r0, #40	@ 0x28
 8000846:	f7ff ff51 	bl	80006ec <PlayBeep>
 800084a:	e000      	b.n	800084e <Buttons_Tick+0x4e>
  if (!dose_irq) return;
 800084c:	bf00      	nop
}
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}
 8000852:	bf00      	nop
 8000854:	200002a9 	.word	0x200002a9
 8000858:	200002a0 	.word	0x200002a0

0800085c <usb_enter>:

// --- Hooky: USB start/stop & RR start/stop ---
static void usb_enter(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	af00      	add	r7, sp, #0
  if (!usb_started) {
 8000860:	4b0a      	ldr	r3, [pc, #40]	@ (800088c <usb_enter+0x30>)
 8000862:	781b      	ldrb	r3, [r3, #0]
 8000864:	2b00      	cmp	r3, #0
 8000866:	d10e      	bne.n	8000886 <usb_enter+0x2a>
    // ak je RAM disk prázdny, skús ho obnoviť zo snapshotu
    if (logger_ramdisk_is_empty()) {
 8000868:	f00e ff8a 	bl	800f780 <logger_ramdisk_is_empty>
 800086c:	4603      	mov	r3, r0
 800086e:	2b00      	cmp	r3, #0
 8000870:	d001      	beq.n	8000876 <usb_enter+0x1a>
      (void)logger_restore_ramdisk_from_flash();
 8000872:	f00e ff25 	bl	800f6c0 <logger_restore_ramdisk_from_flash>
      // (voliteľné) (void)f_mount(&USERFatFs, "0:", 1);
    }
    MX_USB_Device_Init();
 8000876:	f00e fa47 	bl	800ed08 <MX_USB_Device_Init>
    usb_started = 1;
 800087a:	4b04      	ldr	r3, [pc, #16]	@ (800088c <usb_enter+0x30>)
 800087c:	2201      	movs	r2, #1
 800087e:	701a      	strb	r2, [r3, #0]
    power_set_usb_active(true);
 8000880:	2001      	movs	r0, #1
 8000882:	f000 f829 	bl	80008d8 <power_set_usb_active>
  }
}
 8000886:	bf00      	nop
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	200002a8 	.word	0x200002a8

08000890 <usb_leave>:

static void usb_leave(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	af00      	add	r7, sp, #0
  if (usb_started) {
 8000894:	4b07      	ldr	r3, [pc, #28]	@ (80008b4 <usb_leave+0x24>)
 8000896:	781b      	ldrb	r3, [r3, #0]
 8000898:	2b00      	cmp	r3, #0
 800089a:	d008      	beq.n	80008ae <usb_leave+0x1e>
    USBD_Stop(&hUsbDeviceFS);
 800089c:	4806      	ldr	r0, [pc, #24]	@ (80008b8 <usb_leave+0x28>)
 800089e:	f00a f820 	bl	800a8e2 <USBD_Stop>
    usb_started = 0;
 80008a2:	4b04      	ldr	r3, [pc, #16]	@ (80008b4 <usb_leave+0x24>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	701a      	strb	r2, [r3, #0]
    power_set_usb_active(false);
 80008a8:	2000      	movs	r0, #0
 80008aa:	f000 f815 	bl	80008d8 <power_set_usb_active>
  }
}
 80008ae:	bf00      	nop
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	bf00      	nop
 80008b4:	200002a8 	.word	0x200002a8
 80008b8:	20010534 	.word	0x20010534

080008bc <rr_start>:

static void rr_start(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0
  // TODO: sem pridaj spúšťanie tvojho round-robin (časovače/refresh displeja...)
}
 80008c0:	bf00      	nop
 80008c2:	46bd      	mov	sp, r7
 80008c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c8:	4770      	bx	lr

080008ca <rr_stop>:

static void rr_stop(void)
{
 80008ca:	b480      	push	{r7}
 80008cc:	af00      	add	r7, sp, #0
  // TODO: sem pridaj zastavenie round-robin + prípadné uloženie UI stavu
}
 80008ce:	bf00      	nop
 80008d0:	46bd      	mov	sp, r7
 80008d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d6:	4770      	bx	lr

080008d8 <power_set_usb_active>:
	//usb aktivny, nastav1 stavovy automat??
static void power_set_usb_active(bool on) { s_usb_active = on ? 1 : 0; }
 80008d8:	b480      	push	{r7}
 80008da:	b083      	sub	sp, #12
 80008dc:	af00      	add	r7, sp, #0
 80008de:	4603      	mov	r3, r0
 80008e0:	71fb      	strb	r3, [r7, #7]
 80008e2:	79fb      	ldrb	r3, [r7, #7]
 80008e4:	461a      	mov	r2, r3
 80008e6:	4b04      	ldr	r3, [pc, #16]	@ (80008f8 <power_set_usb_active+0x20>)
 80008e8:	701a      	strb	r2, [r3, #0]
 80008ea:	bf00      	nop
 80008ec:	370c      	adds	r7, #12
 80008ee:	46bd      	mov	sp, r7
 80008f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f4:	4770      	bx	lr
 80008f6:	bf00      	nop
 80008f8:	200002ab 	.word	0x200002ab

080008fc <power_sleep_until_event>:
	//funkcia na nastavovanie sleepmodov///

static void power_sleep_until_event(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	af00      	add	r7, sp, #0
  if (s_usb_active) {            // keď je USB pripojené, stačí ľahký spánok
 8000900:	4b07      	ldr	r3, [pc, #28]	@ (8000920 <power_sleep_until_event+0x24>)
 8000902:	781b      	ldrb	r3, [r3, #0]
 8000904:	b2db      	uxtb	r3, r3
 8000906:	2b00      	cmp	r3, #0
 8000908:	d001      	beq.n	800090e <power_sleep_until_event+0x12>
    __WFI();
 800090a:	bf30      	wfi
    return;
 800090c:	e007      	b.n	800091e <power_sleep_until_event+0x22>
  }
  HAL_SuspendTick(); //stop systic to prevent cpu wakeup
 800090e:	f000 fba9 	bl	8001064 <HAL_SuspendTick>
  HAL_PWREx_EnterSTOP2Mode(PWR_SLEEPENTRY_WFI);
 8000912:	2001      	movs	r0, #1
 8000914:	f004 fa38 	bl	8004d88 <HAL_PWREx_EnterSTOP2Mode>
  HAL_ResumeTick();
 8000918:	f000 fbb4 	bl	8001084 <HAL_ResumeTick>
 // SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;              // STOP2
  //HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);    // wake: EXTI (DOSE/OVERTEMP/VBUS...)
  //SCB->SCR &= ~SCB_SCR_SLEEPDEEP_Msk;
  //SystemClock_Config();                           // obnov hodiny po STOP2
  //__WFI();  //pe pripad ze zalomitkujeme ostatne mozeme skusit toto
  return;
 800091c:	bf00      	nop
}
 800091e:	bd80      	pop	{r7, pc}
 8000920:	200002ab 	.word	0x200002ab

08000924 <PVD_Init>:
//kod na detekciu slabej baterie//
static void PVD_Init(void)
{
 8000924:	b480      	push	{r7}
 8000926:	b083      	sub	sp, #12
 8000928:	af00      	add	r7, sp, #0
  HAL_PWR_ConfigPVD(&cfg);
  HAL_PWR_EnablePVD();

  HAL_NVIC_SetPriority(PVD_PVM_IRQn, 5, 0);
  HAL_NVIC_EnableIRQ(PVD_PVM_IRQn);
}
 800092a:	370c      	adds	r7, #12
 800092c:	46bd      	mov	sp, r7
 800092e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000932:	4770      	bx	lr

08000934 <HAL_PWR_PVDCallback>:


// Callback (HAL volá jeden z nich; necháme oba, nech to skompiluje na WB bez .ioc zásahu):
void HAL_PWR_PVDCallback(void)
{
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0
  g_wake_lowbatt = 1;
 8000938:	4b03      	ldr	r3, [pc, #12]	@ (8000948 <HAL_PWR_PVDCallback+0x14>)
 800093a:	2201      	movs	r2, #1
 800093c:	701a      	strb	r2, [r3, #0]
}
 800093e:	bf00      	nop
 8000940:	46bd      	mov	sp, r7
 8000942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000946:	4770      	bx	lr
 8000948:	200002ac 	.word	0x200002ac

0800094c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800094c:	b480      	push	{r7}
 800094e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000950:	b672      	cpsid	i
}
 8000952:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000954:	bf00      	nop
 8000956:	e7fd      	b.n	8000954 <Error_Handler+0x8>

08000958 <LL_AHB2_GRP1_EnableClock>:
{
 8000958:	b480      	push	{r7}
 800095a:	b085      	sub	sp, #20
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000960:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000964:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000966:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	4313      	orrs	r3, r2
 800096e:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000970:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000974:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	4013      	ands	r3, r2
 800097a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800097c:	68fb      	ldr	r3, [r7, #12]
}
 800097e:	bf00      	nop
 8000980:	3714      	adds	r7, #20
 8000982:	46bd      	mov	sp, r7
 8000984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000988:	4770      	bx	lr

0800098a <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 800098a:	b480      	push	{r7}
 800098c:	b085      	sub	sp, #20
 800098e:	af00      	add	r7, sp, #0
 8000990:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000992:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000996:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000998:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	4313      	orrs	r3, r2
 80009a0:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80009a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80009a6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	4013      	ands	r3, r2
 80009ac:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80009ae:	68fb      	ldr	r3, [r7, #12]
}
 80009b0:	bf00      	nop
 80009b2:	3714      	adds	r7, #20
 80009b4:	46bd      	mov	sp, r7
 80009b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ba:	4770      	bx	lr

080009bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009bc:	b480      	push	{r7}
 80009be:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009c0:	bf00      	nop
 80009c2:	46bd      	mov	sp, r7
 80009c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c8:	4770      	bx	lr
	...

080009cc <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b09c      	sub	sp, #112	@ 0x70
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009d4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80009d8:	2200      	movs	r2, #0
 80009da:	601a      	str	r2, [r3, #0]
 80009dc:	605a      	str	r2, [r3, #4]
 80009de:	609a      	str	r2, [r3, #8]
 80009e0:	60da      	str	r2, [r3, #12]
 80009e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80009e4:	f107 030c 	add.w	r3, r7, #12
 80009e8:	2250      	movs	r2, #80	@ 0x50
 80009ea:	2100      	movs	r1, #0
 80009ec:	4618      	mov	r0, r3
 80009ee:	f00f fac3 	bl	800ff78 <memset>
  if(hadc->Instance==ADC1)
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	4a1c      	ldr	r2, [pc, #112]	@ (8000a68 <HAL_ADC_MspInit+0x9c>)
 80009f8:	4293      	cmp	r3, r2
 80009fa:	d131      	bne.n	8000a60 <HAL_ADC_MspInit+0x94>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80009fc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a00:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.PLLSAI1.PLLN = 24;
 8000a02:	2318      	movs	r3, #24
 8000a04:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
 8000a06:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000a0a:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 8000a0c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000a10:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV2;
 8000a12:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000a16:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADCCLK;
 8000a18:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000a1c:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000a1e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000a22:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a24:	f107 030c 	add.w	r3, r7, #12
 8000a28:	4618      	mov	r0, r3
 8000a2a:	f005 fd01 	bl	8006430 <HAL_RCCEx_PeriphCLKConfig>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d001      	beq.n	8000a38 <HAL_ADC_MspInit+0x6c>
    {
      Error_Handler();
 8000a34:	f7ff ff8a 	bl	800094c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000a38:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000a3c:	f7ff ff8c 	bl	8000958 <LL_AHB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a40:	2001      	movs	r0, #1
 8000a42:	f7ff ff89 	bl	8000958 <LL_AHB2_GRP1_EnableClock>
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000a46:	2302      	movs	r3, #2
 8000a48:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a4a:	2303      	movs	r3, #3
 8000a4c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a52:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000a56:	4619      	mov	r1, r3
 8000a58:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a5c:	f001 ffea 	bl	8002a34 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000a60:	bf00      	nop
 8000a62:	3770      	adds	r7, #112	@ 0x70
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bd80      	pop	{r7, pc}
 8000a68:	50040000 	.word	0x50040000

08000a6c <HAL_LPTIM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hlptim: LPTIM handle pointer
  * @retval None
  */
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b09c      	sub	sp, #112	@ 0x70
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a74:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000a78:	2200      	movs	r2, #0
 8000a7a:	601a      	str	r2, [r3, #0]
 8000a7c:	605a      	str	r2, [r3, #4]
 8000a7e:	609a      	str	r2, [r3, #8]
 8000a80:	60da      	str	r2, [r3, #12]
 8000a82:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a84:	f107 030c 	add.w	r3, r7, #12
 8000a88:	2250      	movs	r2, #80	@ 0x50
 8000a8a:	2100      	movs	r1, #0
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	f00f fa73 	bl	800ff78 <memset>
  if(hlptim->Instance==LPTIM1)
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	4a16      	ldr	r2, [pc, #88]	@ (8000af0 <HAL_LPTIM_MspInit+0x84>)
 8000a98:	4293      	cmp	r3, r2
 8000a9a:	d125      	bne.n	8000ae8 <HAL_LPTIM_MspInit+0x7c>

    /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 8000a9c:	2310      	movs	r3, #16
 8000a9e:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_LSE;
 8000aa0:	f04f 130c 	mov.w	r3, #786444	@ 0xc000c
 8000aa4:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000aa6:	f107 030c 	add.w	r3, r7, #12
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f005 fcc0 	bl	8006430 <HAL_RCCEx_PeriphCLKConfig>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d001      	beq.n	8000aba <HAL_LPTIM_MspInit+0x4e>
    {
      Error_Handler();
 8000ab6:	f7ff ff49 	bl	800094c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 8000aba:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8000abe:	f7ff ff64 	bl	800098a <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ac2:	2002      	movs	r0, #2
 8000ac4:	f7ff ff48 	bl	8000958 <LL_AHB2_GRP1_EnableClock>
    /**LPTIM1 GPIO Configuration
    PB2     ------> LPTIM1_OUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000ac8:	2304      	movs	r3, #4
 8000aca:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000acc:	2302      	movs	r3, #2
 8000ace:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF1_LPTIM1;
 8000ad8:	2301      	movs	r3, #1
 8000ada:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000adc:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4804      	ldr	r0, [pc, #16]	@ (8000af4 <HAL_LPTIM_MspInit+0x88>)
 8000ae4:	f001 ffa6 	bl	8002a34 <HAL_GPIO_Init>

    /* USER CODE END LPTIM1_MspInit 1 */

  }

}
 8000ae8:	bf00      	nop
 8000aea:	3770      	adds	r7, #112	@ 0x70
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bd80      	pop	{r7, pc}
 8000af0:	40007c00 	.word	0x40007c00
 8000af4:	48000400 	.word	0x48000400

08000af8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000afc:	bf00      	nop
 8000afe:	e7fd      	b.n	8000afc <NMI_Handler+0x4>

08000b00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b00:	b480      	push	{r7}
 8000b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b04:	bf00      	nop
 8000b06:	e7fd      	b.n	8000b04 <HardFault_Handler+0x4>

08000b08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b0c:	bf00      	nop
 8000b0e:	e7fd      	b.n	8000b0c <MemManage_Handler+0x4>

08000b10 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b10:	b480      	push	{r7}
 8000b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b14:	bf00      	nop
 8000b16:	e7fd      	b.n	8000b14 <BusFault_Handler+0x4>

08000b18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b1c:	bf00      	nop
 8000b1e:	e7fd      	b.n	8000b1c <UsageFault_Handler+0x4>

08000b20 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b20:	b480      	push	{r7}
 8000b22:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b24:	bf00      	nop
 8000b26:	46bd      	mov	sp, r7
 8000b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2c:	4770      	bx	lr

08000b2e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b2e:	b480      	push	{r7}
 8000b30:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b32:	bf00      	nop
 8000b34:	46bd      	mov	sp, r7
 8000b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3a:	4770      	bx	lr

08000b3c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b40:	bf00      	nop
 8000b42:	46bd      	mov	sp, r7
 8000b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b48:	4770      	bx	lr

08000b4a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b4a:	b580      	push	{r7, lr}
 8000b4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b4e:	f000 fa5d 	bl	800100c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b52:	bf00      	nop
 8000b54:	bd80      	pop	{r7, pc}
	...

08000b58 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt, USB wake-up interrupt through EXTI line 28.
  */
void USB_LP_IRQHandler(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000b5c:	4802      	ldr	r0, [pc, #8]	@ (8000b68 <USB_LP_IRQHandler+0x10>)
 8000b5e:	f002 fc67 	bl	8003430 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8000b62:	bf00      	nop
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	20010c18 	.word	0x20010c18

08000b6c <EXTI4_IRQHandler>:

/* USER CODE BEGIN 1 */
void EXTI4_IRQHandler(void)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4); // zavolá HAL_GPIO_EXTI_Callback v main.c
 8000b70:	2010      	movs	r0, #16
 8000b72:	f002 f8ff 	bl	8002d74 <HAL_GPIO_EXTI_IRQHandler>
}
 8000b76:	bf00      	nop
 8000b78:	bd80      	pop	{r7, pc}

08000b7a <PVD_PVM_IRQHandler>:

void PVD_PVM_IRQHandler(void)
{
 8000b7a:	b580      	push	{r7, lr}
 8000b7c:	af00      	add	r7, sp, #0
  HAL_PWREx_PVD_PVM_IRQHandler();
 8000b7e:	f004 f92f 	bl	8004de0 <HAL_PWREx_PVD_PVM_IRQHandler>
}
 8000b82:	bf00      	nop
 8000b84:	bd80      	pop	{r7, pc}

08000b86 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8000b86:	b580      	push	{r7, lr}
 8000b88:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8000b8a:	2004      	movs	r0, #4
 8000b8c:	f002 f8f2 	bl	8002d74 <HAL_GPIO_EXTI_IRQHandler>
}
 8000b90:	bf00      	nop
 8000b92:	bd80      	pop	{r7, pc}

08000b94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b086      	sub	sp, #24
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b9c:	4a14      	ldr	r2, [pc, #80]	@ (8000bf0 <_sbrk+0x5c>)
 8000b9e:	4b15      	ldr	r3, [pc, #84]	@ (8000bf4 <_sbrk+0x60>)
 8000ba0:	1ad3      	subs	r3, r2, r3
 8000ba2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ba4:	697b      	ldr	r3, [r7, #20]
 8000ba6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ba8:	4b13      	ldr	r3, [pc, #76]	@ (8000bf8 <_sbrk+0x64>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d102      	bne.n	8000bb6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000bb0:	4b11      	ldr	r3, [pc, #68]	@ (8000bf8 <_sbrk+0x64>)
 8000bb2:	4a12      	ldr	r2, [pc, #72]	@ (8000bfc <_sbrk+0x68>)
 8000bb4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bb6:	4b10      	ldr	r3, [pc, #64]	@ (8000bf8 <_sbrk+0x64>)
 8000bb8:	681a      	ldr	r2, [r3, #0]
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	4413      	add	r3, r2
 8000bbe:	693a      	ldr	r2, [r7, #16]
 8000bc0:	429a      	cmp	r2, r3
 8000bc2:	d207      	bcs.n	8000bd4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bc4:	f00f f9e0 	bl	800ff88 <__errno>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	220c      	movs	r2, #12
 8000bcc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bce:	f04f 33ff 	mov.w	r3, #4294967295
 8000bd2:	e009      	b.n	8000be8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bd4:	4b08      	ldr	r3, [pc, #32]	@ (8000bf8 <_sbrk+0x64>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bda:	4b07      	ldr	r3, [pc, #28]	@ (8000bf8 <_sbrk+0x64>)
 8000bdc:	681a      	ldr	r2, [r3, #0]
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	4413      	add	r3, r2
 8000be2:	4a05      	ldr	r2, [pc, #20]	@ (8000bf8 <_sbrk+0x64>)
 8000be4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000be6:	68fb      	ldr	r3, [r7, #12]
}
 8000be8:	4618      	mov	r0, r3
 8000bea:	3718      	adds	r7, #24
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	20030000 	.word	0x20030000
 8000bf4:	00000400 	.word	0x00000400
 8000bf8:	200002b0 	.word	0x200002b0
 8000bfc:	200112b8 	.word	0x200112b8

08000c00 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8000c04:	4b24      	ldr	r3, [pc, #144]	@ (8000c98 <SystemInit+0x98>)
 8000c06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c0a:	4a23      	ldr	r2, [pc, #140]	@ (8000c98 <SystemInit+0x98>)
 8000c0c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c10:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000c14:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000c1e:	f043 0301 	orr.w	r3, r3, #1
 8000c22:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8000c24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000c28:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 8000c2c:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8000c2e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000c32:	681a      	ldr	r2, [r3, #0]
 8000c34:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000c38:	4b18      	ldr	r3, [pc, #96]	@ (8000c9c <SystemInit+0x9c>)
 8000c3a:	4013      	ands	r3, r2
 8000c3c:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8000c3e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000c42:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000c46:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000c4a:	f023 0305 	bic.w	r3, r3, #5
 8000c4e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8000c52:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000c56:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000c5a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000c5e:	f023 0301 	bic.w	r3, r3, #1
 8000c62:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8000c66:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000c6a:	4a0d      	ldr	r2, [pc, #52]	@ (8000ca0 <SystemInit+0xa0>)
 8000c6c:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8000c6e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000c72:	4a0b      	ldr	r2, [pc, #44]	@ (8000ca0 <SystemInit+0xa0>)
 8000c74:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000c76:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000c80:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000c84:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000c86:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	619a      	str	r2, [r3, #24]
}
 8000c8e:	bf00      	nop
 8000c90:	46bd      	mov	sp, r7
 8000c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c96:	4770      	bx	lr
 8000c98:	e000ed00 	.word	0xe000ed00
 8000c9c:	faf6fefb 	.word	0xfaf6fefb
 8000ca0:	22041000 	.word	0x22041000

08000ca4 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8000ca4:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ca6:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ca8:	3304      	adds	r3, #4

08000caa <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000caa:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cac:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8000cae:	d3f9      	bcc.n	8000ca4 <CopyDataInit>
  bx lr
 8000cb0:	4770      	bx	lr

08000cb2 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8000cb2:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8000cb4:	3004      	adds	r0, #4

08000cb6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8000cb6:	4288      	cmp	r0, r1
  bcc FillZerobss
 8000cb8:	d3fb      	bcc.n	8000cb2 <FillZerobss>
  bx lr
 8000cba:	4770      	bx	lr

08000cbc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000cbc:	480c      	ldr	r0, [pc, #48]	@ (8000cf0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000cbe:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000cc0:	f7ff ff9e 	bl	8000c00 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8000cc4:	480b      	ldr	r0, [pc, #44]	@ (8000cf4 <LoopForever+0x6>)
 8000cc6:	490c      	ldr	r1, [pc, #48]	@ (8000cf8 <LoopForever+0xa>)
 8000cc8:	4a0c      	ldr	r2, [pc, #48]	@ (8000cfc <LoopForever+0xe>)
 8000cca:	2300      	movs	r3, #0
 8000ccc:	f7ff ffed 	bl	8000caa <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8000cd0:	480b      	ldr	r0, [pc, #44]	@ (8000d00 <LoopForever+0x12>)
 8000cd2:	490c      	ldr	r1, [pc, #48]	@ (8000d04 <LoopForever+0x16>)
 8000cd4:	4a0c      	ldr	r2, [pc, #48]	@ (8000d08 <LoopForever+0x1a>)
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	f7ff ffe7 	bl	8000caa <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8000cdc:	480b      	ldr	r0, [pc, #44]	@ (8000d0c <LoopForever+0x1e>)
 8000cde:	490c      	ldr	r1, [pc, #48]	@ (8000d10 <LoopForever+0x22>)
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	f7ff ffe8 	bl	8000cb6 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000ce6:	f00f f955 	bl	800ff94 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000cea:	f7ff faef 	bl	80002cc <main>

08000cee <LoopForever>:

LoopForever:
  b LoopForever
 8000cee:	e7fe      	b.n	8000cee <LoopForever>
  ldr   r0, =_estack
 8000cf0:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8000cf4:	20000008 	.word	0x20000008
 8000cf8:	200001e8 	.word	0x200001e8
 8000cfc:	08010b10 	.word	0x08010b10
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8000d00:	20030000 	.word	0x20030000
 8000d04:	20030000 	.word	0x20030000
 8000d08:	08010cf0 	.word	0x08010cf0
  INIT_BSS _sbss, _ebss
 8000d0c:	200001e8 	.word	0x200001e8
 8000d10:	200112b4 	.word	0x200112b4

08000d14 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d14:	e7fe      	b.n	8000d14 <ADC1_IRQHandler>

08000d16 <LL_AHB2_GRP1_EnableClock>:
{
 8000d16:	b480      	push	{r7}
 8000d18:	b085      	sub	sp, #20
 8000d1a:	af00      	add	r7, sp, #0
 8000d1c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000d1e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000d22:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000d24:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	4313      	orrs	r3, r2
 8000d2c:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000d2e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000d32:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	4013      	ands	r3, r2
 8000d38:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000d3a:	68fb      	ldr	r3, [r7, #12]
}
 8000d3c:	bf00      	nop
 8000d3e:	3714      	adds	r7, #20
 8000d40:	46bd      	mov	sp, r7
 8000d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d46:	4770      	bx	lr

08000d48 <charger_gpio_init_once>:

static uint8_t s_inited = 0;
static bool    s_enabled = false; // čo sme posledne nastavili na CEN

static void charger_gpio_init_once(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b086      	sub	sp, #24
 8000d4c:	af00      	add	r7, sp, #0
    if (s_inited) return;
 8000d4e:	4b1f      	ldr	r3, [pc, #124]	@ (8000dcc <charger_gpio_init_once+0x84>)
 8000d50:	781b      	ldrb	r3, [r3, #0]
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d136      	bne.n	8000dc4 <charger_gpio_init_once+0x7c>
    s_inited = 1;
 8000d56:	4b1d      	ldr	r3, [pc, #116]	@ (8000dcc <charger_gpio_init_once+0x84>)
 8000d58:	2201      	movs	r2, #1
 8000d5a:	701a      	strb	r2, [r3, #0]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d5c:	2002      	movs	r0, #2
 8000d5e:	f7ff ffda 	bl	8000d16 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d62:	2001      	movs	r0, #1
 8000d64:	f7ff ffd7 	bl	8000d16 <LL_AHB2_GRP1_EnableClock>

    // CEN: výstup, bez pull (STNS01 má interný ~500k pull-up na LDO)
    GPIO_InitTypeDef gi = {0};
 8000d68:	1d3b      	adds	r3, r7, #4
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	601a      	str	r2, [r3, #0]
 8000d6e:	605a      	str	r2, [r3, #4]
 8000d70:	609a      	str	r2, [r3, #8]
 8000d72:	60da      	str	r2, [r3, #12]
 8000d74:	611a      	str	r2, [r3, #16]
    gi.Pin   = CHARGER_CEN_Pin;
 8000d76:	2301      	movs	r3, #1
 8000d78:	607b      	str	r3, [r7, #4]
    gi.Mode  = GPIO_MODE_OUTPUT_PP;
 8000d7a:	2301      	movs	r3, #1
 8000d7c:	60bb      	str	r3, [r7, #8]
    gi.Pull  = GPIO_NOPULL;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	60fb      	str	r3, [r7, #12]
    gi.Speed = GPIO_SPEED_FREQ_LOW;
 8000d82:	2300      	movs	r3, #0
 8000d84:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(CHARGER_CEN_GPIO_Port, &gi);
 8000d86:	1d3b      	adds	r3, r7, #4
 8000d88:	4619      	mov	r1, r3
 8000d8a:	4811      	ldr	r0, [pc, #68]	@ (8000dd0 <charger_gpio_init_once+0x88>)
 8000d8c:	f001 fe52 	bl	8002a34 <HAL_GPIO_Init>

    // CHG: vstup, bez pull (máš externý 470k pull-up)
    gi.Pin  = CHARGER_CHG_Pin;
 8000d90:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d94:	607b      	str	r3, [r7, #4]
    gi.Mode = GPIO_MODE_INPUT;
 8000d96:	2300      	movs	r3, #0
 8000d98:	60bb      	str	r3, [r7, #8]
    gi.Pull = GPIO_NOPULL;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(CHARGER_CHG_GPIO_Port, &gi);
 8000d9e:	1d3b      	adds	r3, r7, #4
 8000da0:	4619      	mov	r1, r3
 8000da2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000da6:	f001 fe45 	bl	8002a34 <HAL_GPIO_Init>

    // BAT ADC: analóg (bez pull) – nevadí, aj keď ADC zatiaľ nepoužívaš
    gi.Pin  = CHARGER_BAT_ADC_Pin;
 8000daa:	2302      	movs	r3, #2
 8000dac:	607b      	str	r3, [r7, #4]
    gi.Mode = GPIO_MODE_ANALOG;
 8000dae:	2303      	movs	r3, #3
 8000db0:	60bb      	str	r3, [r7, #8]
    gi.Pull = GPIO_NOPULL;
 8000db2:	2300      	movs	r3, #0
 8000db4:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(CHARGER_BAT_ADC_Port, &gi);
 8000db6:	1d3b      	adds	r3, r7, #4
 8000db8:	4619      	mov	r1, r3
 8000dba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000dbe:	f001 fe39 	bl	8002a34 <HAL_GPIO_Init>
 8000dc2:	e000      	b.n	8000dc6 <charger_gpio_init_once+0x7e>
    if (s_inited) return;
 8000dc4:	bf00      	nop
}
 8000dc6:	3718      	adds	r7, #24
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bd80      	pop	{r7, pc}
 8000dcc:	200002b4 	.word	0x200002b4
 8000dd0:	48000400 	.word	0x48000400

08000dd4 <charger_set_enabled>:

void charger_set_enabled(bool enable)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b082      	sub	sp, #8
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	4603      	mov	r3, r0
 8000ddc:	71fb      	strb	r3, [r7, #7]
#if CHARGER_CEN_ACTIVE_HIGH
    HAL_GPIO_WritePin(CHARGER_CEN_GPIO_Port, CHARGER_CEN_Pin,
 8000dde:	79fb      	ldrb	r3, [r7, #7]
 8000de0:	461a      	mov	r2, r3
 8000de2:	2101      	movs	r1, #1
 8000de4:	4804      	ldr	r0, [pc, #16]	@ (8000df8 <charger_set_enabled+0x24>)
 8000de6:	f001 ffad 	bl	8002d44 <HAL_GPIO_WritePin>
                      enable ? GPIO_PIN_SET : GPIO_PIN_RESET);
#else
    HAL_GPIO_WritePin(CHARGER_CEN_GPIO_Port, CHARGER_CEN_Pin,
                      enable ? GPIO_PIN_RESET : GPIO_PIN_SET);
#endif
    s_enabled = enable;
 8000dea:	4a04      	ldr	r2, [pc, #16]	@ (8000dfc <charger_set_enabled+0x28>)
 8000dec:	79fb      	ldrb	r3, [r7, #7]
 8000dee:	7013      	strb	r3, [r2, #0]
}
 8000df0:	bf00      	nop
 8000df2:	3708      	adds	r7, #8
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bd80      	pop	{r7, pc}
 8000df8:	48000400 	.word	0x48000400
 8000dfc:	200002b5 	.word	0x200002b5

08000e00 <charger_init>:

void charger_init(bool enable_on_boot)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b082      	sub	sp, #8
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	4603      	mov	r3, r0
 8000e08:	71fb      	strb	r3, [r7, #7]
    charger_gpio_init_once();
 8000e0a:	f7ff ff9d 	bl	8000d48 <charger_gpio_init_once>
    // Bezpečný default s nenabíjateľnou batériou: vypnúť
    charger_set_enabled(enable_on_boot ? true : false);
 8000e0e:	79fb      	ldrb	r3, [r7, #7]
 8000e10:	4618      	mov	r0, r3
 8000e12:	f7ff ffdf 	bl	8000dd4 <charger_set_enabled>
}
 8000e16:	bf00      	nop
 8000e18:	3708      	adds	r7, #8
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}
	...

08000e20 <charger_read_bat>:
{
    return (charger_get_status_fast(true) == CHARGER_STATUS_CHARGING);
}

int32_t charger_read_bat(void)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b08c      	sub	sp, #48	@ 0x30
 8000e24:	af00      	add	r7, sp, #0
#if CHARGER_USE_ADC && defined(CHARGER_ADC_CHANNEL)
    // 1) Zmeraj VREFINT (interný kanál) – získame ACTUAL VDDA v mV
    ADC_ChannelConfTypeDef s = {0};
 8000e26:	1d3b      	adds	r3, r7, #4
 8000e28:	2200      	movs	r2, #0
 8000e2a:	601a      	str	r2, [r3, #0]
 8000e2c:	605a      	str	r2, [r3, #4]
 8000e2e:	609a      	str	r2, [r3, #8]
 8000e30:	60da      	str	r2, [r3, #12]
 8000e32:	611a      	str	r2, [r3, #16]
 8000e34:	615a      	str	r2, [r3, #20]
    s.Channel      = ADC_CHANNEL_VREFINT;
 8000e36:	4b41      	ldr	r3, [pc, #260]	@ (8000f3c <charger_read_bat+0x11c>)
 8000e38:	607b      	str	r3, [r7, #4]
    s.Rank         = ADC_REGULAR_RANK_1;
 8000e3a:	2306      	movs	r3, #6
 8000e3c:	60bb      	str	r3, [r7, #8]
    s.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;   // dlhé vzorkovanie kvôli impedancii
 8000e3e:	2307      	movs	r3, #7
 8000e40:	60fb      	str	r3, [r7, #12]
    if (HAL_ADC_ConfigChannel(&hadc1, &s) != HAL_OK) return -1;
 8000e42:	1d3b      	adds	r3, r7, #4
 8000e44:	4619      	mov	r1, r3
 8000e46:	483e      	ldr	r0, [pc, #248]	@ (8000f40 <charger_read_bat+0x120>)
 8000e48:	f000 fdb0 	bl	80019ac <HAL_ADC_ConfigChannel>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d002      	beq.n	8000e58 <charger_read_bat+0x38>
 8000e52:	f04f 33ff 	mov.w	r3, #4294967295
 8000e56:	e06d      	b.n	8000f34 <charger_read_bat+0x114>
    if (HAL_ADC_Start(&hadc1) != HAL_OK) return -1;
 8000e58:	4839      	ldr	r0, [pc, #228]	@ (8000f40 <charger_read_bat+0x120>)
 8000e5a:	f000 fc85 	bl	8001768 <HAL_ADC_Start>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d002      	beq.n	8000e6a <charger_read_bat+0x4a>
 8000e64:	f04f 33ff 	mov.w	r3, #4294967295
 8000e68:	e064      	b.n	8000f34 <charger_read_bat+0x114>
    if (HAL_ADC_PollForConversion(&hadc1, 5) != HAL_OK) { HAL_ADC_Stop(&hadc1); return -1; }
 8000e6a:	2105      	movs	r1, #5
 8000e6c:	4834      	ldr	r0, [pc, #208]	@ (8000f40 <charger_read_bat+0x120>)
 8000e6e:	f000 fd02 	bl	8001876 <HAL_ADC_PollForConversion>
 8000e72:	4603      	mov	r3, r0
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d005      	beq.n	8000e84 <charger_read_bat+0x64>
 8000e78:	4831      	ldr	r0, [pc, #196]	@ (8000f40 <charger_read_bat+0x120>)
 8000e7a:	f000 fcc9 	bl	8001810 <HAL_ADC_Stop>
 8000e7e:	f04f 33ff 	mov.w	r3, #4294967295
 8000e82:	e057      	b.n	8000f34 <charger_read_bat+0x114>
    uint16_t raw_vref = (uint16_t)HAL_ADC_GetValue(&hadc1);
 8000e84:	482e      	ldr	r0, [pc, #184]	@ (8000f40 <charger_read_bat+0x120>)
 8000e86:	f000 fd83 	bl	8001990 <HAL_ADC_GetValue>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    HAL_ADC_Stop(&hadc1);
 8000e8e:	482c      	ldr	r0, [pc, #176]	@ (8000f40 <charger_read_bat+0x120>)
 8000e90:	f000 fcbe 	bl	8001810 <HAL_ADC_Stop>

    uint32_t vdda_mv = __HAL_ADC_CALC_VREFANALOG_VOLTAGE(raw_vref, ADC_RESOLUTION_12B); // mV
 8000e94:	4b2b      	ldr	r3, [pc, #172]	@ (8000f44 <charger_read_bat+0x124>)
 8000e96:	881b      	ldrh	r3, [r3, #0]
 8000e98:	461a      	mov	r2, r3
 8000e9a:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8000e9e:	fb03 f202 	mul.w	r2, r3, r2
 8000ea2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8000ea4:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ea8:	62bb      	str	r3, [r7, #40]	@ 0x28

    // 2) Zmeraj VBAT (tvoj PA1 kanál) ziskame napatie na baterii
    s.Channel      = CHARGER_ADC_CHANNEL;          // napr. ADC_CHANNEL_6 (doplníš v .h keď bude .ioc)
 8000eaa:	4b27      	ldr	r3, [pc, #156]	@ (8000f48 <charger_read_bat+0x128>)
 8000eac:	607b      	str	r3, [r7, #4]
    s.Rank         = ADC_REGULAR_RANK_1;
 8000eae:	2306      	movs	r3, #6
 8000eb0:	60bb      	str	r3, [r7, #8]
    s.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;   // vysoká impedancia deliča 470k//47k
 8000eb2:	2307      	movs	r3, #7
 8000eb4:	60fb      	str	r3, [r7, #12]
    if (HAL_ADC_ConfigChannel(&hadc1, &s) != HAL_OK) return -1;
 8000eb6:	1d3b      	adds	r3, r7, #4
 8000eb8:	4619      	mov	r1, r3
 8000eba:	4821      	ldr	r0, [pc, #132]	@ (8000f40 <charger_read_bat+0x120>)
 8000ebc:	f000 fd76 	bl	80019ac <HAL_ADC_ConfigChannel>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d002      	beq.n	8000ecc <charger_read_bat+0xac>
 8000ec6:	f04f 33ff 	mov.w	r3, #4294967295
 8000eca:	e033      	b.n	8000f34 <charger_read_bat+0x114>
    if (HAL_ADC_Start(&hadc1) != HAL_OK) return -1;
 8000ecc:	481c      	ldr	r0, [pc, #112]	@ (8000f40 <charger_read_bat+0x120>)
 8000ece:	f000 fc4b 	bl	8001768 <HAL_ADC_Start>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d002      	beq.n	8000ede <charger_read_bat+0xbe>
 8000ed8:	f04f 33ff 	mov.w	r3, #4294967295
 8000edc:	e02a      	b.n	8000f34 <charger_read_bat+0x114>
    if (HAL_ADC_PollForConversion(&hadc1, 5) != HAL_OK) { HAL_ADC_Stop(&hadc1); return -1; }
 8000ede:	2105      	movs	r1, #5
 8000ee0:	4817      	ldr	r0, [pc, #92]	@ (8000f40 <charger_read_bat+0x120>)
 8000ee2:	f000 fcc8 	bl	8001876 <HAL_ADC_PollForConversion>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d005      	beq.n	8000ef8 <charger_read_bat+0xd8>
 8000eec:	4814      	ldr	r0, [pc, #80]	@ (8000f40 <charger_read_bat+0x120>)
 8000eee:	f000 fc8f 	bl	8001810 <HAL_ADC_Stop>
 8000ef2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ef6:	e01d      	b.n	8000f34 <charger_read_bat+0x114>
    uint16_t raw_vbat = (uint16_t)HAL_ADC_GetValue(&hadc1);
 8000ef8:	4811      	ldr	r0, [pc, #68]	@ (8000f40 <charger_read_bat+0x120>)
 8000efa:	f000 fd49 	bl	8001990 <HAL_ADC_GetValue>
 8000efe:	4603      	mov	r3, r0
 8000f00:	84fb      	strh	r3, [r7, #38]	@ 0x26
    HAL_ADC_Stop(&hadc1);
 8000f02:	480f      	ldr	r0, [pc, #60]	@ (8000f40 <charger_read_bat+0x120>)
 8000f04:	f000 fc84 	bl	8001810 <HAL_ADC_Stop>

    // 3) Prepočet: raw -> mV na ADC pine -> mV na batérii (delič 470k/47k)
    uint32_t mv_adc = ( (uint32_t)raw_vbat * vdda_mv ) / 4095u;
 8000f08:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000f0a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000f0c:	fb03 f202 	mul.w	r2, r3, r2
 8000f10:	4b0e      	ldr	r3, [pc, #56]	@ (8000f4c <charger_read_bat+0x12c>)
 8000f12:	fba3 1302 	umull	r1, r3, r3, r2
 8000f16:	1ad2      	subs	r2, r2, r3
 8000f18:	0852      	lsrs	r2, r2, #1
 8000f1a:	4413      	add	r3, r2
 8000f1c:	0adb      	lsrs	r3, r3, #11
 8000f1e:	623b      	str	r3, [r7, #32]
    uint32_t mv_bat = ( mv_adc * (uint32_t)(CHARGER_RTOP_OHM + CHARGER_RBOT_OHM) ) / (uint32_t)CHARGER_RBOT_OHM;
 8000f20:	6a3b      	ldr	r3, [r7, #32]
 8000f22:	4a0b      	ldr	r2, [pc, #44]	@ (8000f50 <charger_read_bat+0x130>)
 8000f24:	fb02 f303 	mul.w	r3, r2, r3
 8000f28:	4a0a      	ldr	r2, [pc, #40]	@ (8000f54 <charger_read_bat+0x134>)
 8000f2a:	fba2 2303 	umull	r2, r3, r2, r3
 8000f2e:	0b9b      	lsrs	r3, r3, #14
 8000f30:	61fb      	str	r3, [r7, #28]
    return (int32_t)mv_bat;
 8000f32:	69fb      	ldr	r3, [r7, #28]
#else
    return -1;
#endif
}
 8000f34:	4618      	mov	r0, r3
 8000f36:	3730      	adds	r7, #48	@ 0x30
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	80000001 	.word	0x80000001
 8000f40:	20000204 	.word	0x20000204
 8000f44:	1fff75aa 	.word	0x1fff75aa
 8000f48:	19200040 	.word	0x19200040
 8000f4c:	00100101 	.word	0x00100101
 8000f50:	0007e388 	.word	0x0007e388
 8000f54:	593d921b 	.word	0x593d921b

08000f58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b082      	sub	sp, #8
 8000f5c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f62:	4b0c      	ldr	r3, [pc, #48]	@ (8000f94 <HAL_Init+0x3c>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	4a0b      	ldr	r2, [pc, #44]	@ (8000f94 <HAL_Init+0x3c>)
 8000f68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f6c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f6e:	2003      	movs	r0, #3
 8000f70:	f001 fb48 	bl	8002604 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f74:	200f      	movs	r0, #15
 8000f76:	f000 f80f 	bl	8000f98 <HAL_InitTick>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d002      	beq.n	8000f86 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000f80:	2301      	movs	r3, #1
 8000f82:	71fb      	strb	r3, [r7, #7]
 8000f84:	e001      	b.n	8000f8a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000f86:	f7ff fd19 	bl	80009bc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000f8a:	79fb      	ldrb	r3, [r7, #7]
}
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	3708      	adds	r7, #8
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	58004000 	.word	0x58004000

08000f98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b084      	sub	sp, #16
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 8000fa4:	4b17      	ldr	r3, [pc, #92]	@ (8001004 <HAL_InitTick+0x6c>)
 8000fa6:	781b      	ldrb	r3, [r3, #0]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d024      	beq.n	8000ff6 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000fac:	f004 ffcc 	bl	8005f48 <HAL_RCC_GetHCLKFreq>
 8000fb0:	4602      	mov	r2, r0
 8000fb2:	4b14      	ldr	r3, [pc, #80]	@ (8001004 <HAL_InitTick+0x6c>)
 8000fb4:	781b      	ldrb	r3, [r3, #0]
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fbc:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	f001 fb50 	bl	800266a <HAL_SYSTICK_Config>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d10f      	bne.n	8000ff0 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	2b0f      	cmp	r3, #15
 8000fd4:	d809      	bhi.n	8000fea <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	6879      	ldr	r1, [r7, #4]
 8000fda:	f04f 30ff 	mov.w	r0, #4294967295
 8000fde:	f001 fb1c 	bl	800261a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000fe2:	4a09      	ldr	r2, [pc, #36]	@ (8001008 <HAL_InitTick+0x70>)
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	6013      	str	r3, [r2, #0]
 8000fe8:	e007      	b.n	8000ffa <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8000fea:	2301      	movs	r3, #1
 8000fec:	73fb      	strb	r3, [r7, #15]
 8000fee:	e004      	b.n	8000ffa <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	73fb      	strb	r3, [r7, #15]
 8000ff4:	e001      	b.n	8000ffa <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000ffa:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	3710      	adds	r7, #16
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}
 8001004:	20000010 	.word	0x20000010
 8001008:	2000000c 	.word	0x2000000c

0800100c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800100c:	b480      	push	{r7}
 800100e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001010:	4b06      	ldr	r3, [pc, #24]	@ (800102c <HAL_IncTick+0x20>)
 8001012:	781b      	ldrb	r3, [r3, #0]
 8001014:	461a      	mov	r2, r3
 8001016:	4b06      	ldr	r3, [pc, #24]	@ (8001030 <HAL_IncTick+0x24>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	4413      	add	r3, r2
 800101c:	4a04      	ldr	r2, [pc, #16]	@ (8001030 <HAL_IncTick+0x24>)
 800101e:	6013      	str	r3, [r2, #0]
}
 8001020:	bf00      	nop
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop
 800102c:	20000010 	.word	0x20000010
 8001030:	200002b8 	.word	0x200002b8

08001034 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0
  return uwTick;
 8001038:	4b03      	ldr	r3, [pc, #12]	@ (8001048 <HAL_GetTick+0x14>)
 800103a:	681b      	ldr	r3, [r3, #0]
}
 800103c:	4618      	mov	r0, r3
 800103e:	46bd      	mov	sp, r7
 8001040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001044:	4770      	bx	lr
 8001046:	bf00      	nop
 8001048:	200002b8 	.word	0x200002b8

0800104c <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8001050:	4b03      	ldr	r3, [pc, #12]	@ (8001060 <HAL_GetTickPrio+0x14>)
 8001052:	681b      	ldr	r3, [r3, #0]
}
 8001054:	4618      	mov	r0, r3
 8001056:	46bd      	mov	sp, r7
 8001058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop
 8001060:	2000000c 	.word	0x2000000c

08001064 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8001068:	4b05      	ldr	r3, [pc, #20]	@ (8001080 <HAL_SuspendTick+0x1c>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	4a04      	ldr	r2, [pc, #16]	@ (8001080 <HAL_SuspendTick+0x1c>)
 800106e:	f023 0302 	bic.w	r3, r3, #2
 8001072:	6013      	str	r3, [r2, #0]
}
 8001074:	bf00      	nop
 8001076:	46bd      	mov	sp, r7
 8001078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107c:	4770      	bx	lr
 800107e:	bf00      	nop
 8001080:	e000e010 	.word	0xe000e010

08001084 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8001084:	b480      	push	{r7}
 8001086:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8001088:	4b05      	ldr	r3, [pc, #20]	@ (80010a0 <HAL_ResumeTick+0x1c>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	4a04      	ldr	r2, [pc, #16]	@ (80010a0 <HAL_ResumeTick+0x1c>)
 800108e:	f043 0302 	orr.w	r3, r3, #2
 8001092:	6013      	str	r3, [r2, #0]
}
 8001094:	bf00      	nop
 8001096:	46bd      	mov	sp, r7
 8001098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109c:	4770      	bx	lr
 800109e:	bf00      	nop
 80010a0:	e000e010 	.word	0xe000e010

080010a4 <LL_ADC_SetCommonClock>:
  *
  *         (*) Value available on all STM32 devices except: STM32W10xxx, STM32W15xxx.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80010a4:	b480      	push	{r7}
 80010a6:	b083      	sub	sp, #12
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
 80010ac:	6039      	str	r1, [r7, #0]
#if defined(ADC_SUPPORT_2_5_MSPS)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_PRESC, CommonClock);
#else
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	689b      	ldr	r3, [r3, #8]
 80010b2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	431a      	orrs	r2, r3
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	609a      	str	r2, [r3, #8]
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 80010be:	bf00      	nop
 80010c0:	370c      	adds	r7, #12
 80010c2:	46bd      	mov	sp, r7
 80010c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c8:	4770      	bx	lr

080010ca <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80010ca:	b480      	push	{r7}
 80010cc:	b083      	sub	sp, #12
 80010ce:	af00      	add	r7, sp, #0
 80010d0:	6078      	str	r0, [r7, #4]
 80010d2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	689b      	ldr	r3, [r3, #8]
 80010d8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	431a      	orrs	r2, r3
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	609a      	str	r2, [r3, #8]
}
 80010e4:	bf00      	nop
 80010e6:	370c      	adds	r7, #12
 80010e8:	46bd      	mov	sp, r7
 80010ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ee:	4770      	bx	lr

080010f0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80010f0:	b480      	push	{r7}
 80010f2:	b083      	sub	sp, #12
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	689b      	ldr	r3, [r3, #8]
 80010fc:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001100:	4618      	mov	r0, r3
 8001102:	370c      	adds	r7, #12
 8001104:	46bd      	mov	sp, r7
 8001106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110a:	4770      	bx	lr

0800110c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800110c:	b480      	push	{r7}
 800110e:	b087      	sub	sp, #28
 8001110:	af00      	add	r7, sp, #0
 8001112:	60f8      	str	r0, [r7, #12]
 8001114:	60b9      	str	r1, [r7, #8]
 8001116:	607a      	str	r2, [r7, #4]
 8001118:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	3360      	adds	r3, #96	@ 0x60
 800111e:	461a      	mov	r2, r3
 8001120:	68bb      	ldr	r3, [r7, #8]
 8001122:	009b      	lsls	r3, r3, #2
 8001124:	4413      	add	r3, r2
 8001126:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001128:	697b      	ldr	r3, [r7, #20]
 800112a:	681a      	ldr	r2, [r3, #0]
 800112c:	4b08      	ldr	r3, [pc, #32]	@ (8001150 <LL_ADC_SetOffset+0x44>)
 800112e:	4013      	ands	r3, r2
 8001130:	687a      	ldr	r2, [r7, #4]
 8001132:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001136:	683a      	ldr	r2, [r7, #0]
 8001138:	430a      	orrs	r2, r1
 800113a:	4313      	orrs	r3, r2
 800113c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001140:	697b      	ldr	r3, [r7, #20]
 8001142:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001144:	bf00      	nop
 8001146:	371c      	adds	r7, #28
 8001148:	46bd      	mov	sp, r7
 800114a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114e:	4770      	bx	lr
 8001150:	03fff000 	.word	0x03fff000

08001154 <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001154:	b480      	push	{r7}
 8001156:	b085      	sub	sp, #20
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
 800115c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	3360      	adds	r3, #96	@ 0x60
 8001162:	461a      	mov	r2, r3
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	009b      	lsls	r3, r3, #2
 8001168:	4413      	add	r3, r2
 800116a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001174:	4618      	mov	r0, r3
 8001176:	3714      	adds	r7, #20
 8001178:	46bd      	mov	sp, r7
 800117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117e:	4770      	bx	lr

08001180 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001180:	b480      	push	{r7}
 8001182:	b087      	sub	sp, #28
 8001184:	af00      	add	r7, sp, #0
 8001186:	60f8      	str	r0, [r7, #12]
 8001188:	60b9      	str	r1, [r7, #8]
 800118a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	3360      	adds	r3, #96	@ 0x60
 8001190:	461a      	mov	r2, r3
 8001192:	68bb      	ldr	r3, [r7, #8]
 8001194:	009b      	lsls	r3, r3, #2
 8001196:	4413      	add	r3, r2
 8001198:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800119a:	697b      	ldr	r3, [r7, #20]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	431a      	orrs	r2, r3
 80011a6:	697b      	ldr	r3, [r7, #20]
 80011a8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80011aa:	bf00      	nop
 80011ac:	371c      	adds	r7, #28
 80011ae:	46bd      	mov	sp, r7
 80011b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b4:	4770      	bx	lr

080011b6 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80011b6:	b480      	push	{r7}
 80011b8:	b083      	sub	sp, #12
 80011ba:	af00      	add	r7, sp, #0
 80011bc:	6078      	str	r0, [r7, #4]
#if defined(ADC_SUPPORT_2_5_MSPS)
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
#else
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	68db      	ldr	r3, [r3, #12]
 80011c2:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d101      	bne.n	80011ce <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80011ca:	2301      	movs	r3, #1
 80011cc:	e000      	b.n	80011d0 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80011ce:	2300      	movs	r3, #0
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 80011d0:	4618      	mov	r0, r3
 80011d2:	370c      	adds	r7, #12
 80011d4:	46bd      	mov	sp, r7
 80011d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011da:	4770      	bx	lr

080011dc <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32WB devices (except devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx) fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80011dc:	b480      	push	{r7}
 80011de:	b087      	sub	sp, #28
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	60f8      	str	r0, [r7, #12]
 80011e4:	60b9      	str	r1, [r7, #8]
 80011e6:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	3330      	adds	r3, #48	@ 0x30
 80011ec:	461a      	mov	r2, r3
 80011ee:	68bb      	ldr	r3, [r7, #8]
 80011f0:	0a1b      	lsrs	r3, r3, #8
 80011f2:	009b      	lsls	r3, r3, #2
 80011f4:	f003 030c 	and.w	r3, r3, #12
 80011f8:	4413      	add	r3, r2
 80011fa:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80011fc:	697b      	ldr	r3, [r7, #20]
 80011fe:	681a      	ldr	r2, [r3, #0]
 8001200:	68bb      	ldr	r3, [r7, #8]
 8001202:	f003 031f 	and.w	r3, r3, #31
 8001206:	211f      	movs	r1, #31
 8001208:	fa01 f303 	lsl.w	r3, r1, r3
 800120c:	43db      	mvns	r3, r3
 800120e:	401a      	ands	r2, r3
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	0e9b      	lsrs	r3, r3, #26
 8001214:	f003 011f 	and.w	r1, r3, #31
 8001218:	68bb      	ldr	r3, [r7, #8]
 800121a:	f003 031f 	and.w	r3, r3, #31
 800121e:	fa01 f303 	lsl.w	r3, r1, r3
 8001222:	431a      	orrs	r2, r3
 8001224:	697b      	ldr	r3, [r7, #20]
 8001226:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8001228:	bf00      	nop
 800122a:	371c      	adds	r7, #28
 800122c:	46bd      	mov	sp, r7
 800122e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001232:	4770      	bx	lr

08001234 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001234:	b480      	push	{r7}
 8001236:	b087      	sub	sp, #28
 8001238:	af00      	add	r7, sp, #0
 800123a:	60f8      	str	r0, [r7, #12]
 800123c:	60b9      	str	r1, [r7, #8]
 800123e:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	3314      	adds	r3, #20
 8001244:	461a      	mov	r2, r3
 8001246:	68bb      	ldr	r3, [r7, #8]
 8001248:	0e5b      	lsrs	r3, r3, #25
 800124a:	009b      	lsls	r3, r3, #2
 800124c:	f003 0304 	and.w	r3, r3, #4
 8001250:	4413      	add	r3, r2
 8001252:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001254:	697b      	ldr	r3, [r7, #20]
 8001256:	681a      	ldr	r2, [r3, #0]
 8001258:	68bb      	ldr	r3, [r7, #8]
 800125a:	0d1b      	lsrs	r3, r3, #20
 800125c:	f003 031f 	and.w	r3, r3, #31
 8001260:	2107      	movs	r1, #7
 8001262:	fa01 f303 	lsl.w	r3, r1, r3
 8001266:	43db      	mvns	r3, r3
 8001268:	401a      	ands	r2, r3
 800126a:	68bb      	ldr	r3, [r7, #8]
 800126c:	0d1b      	lsrs	r3, r3, #20
 800126e:	f003 031f 	and.w	r3, r3, #31
 8001272:	6879      	ldr	r1, [r7, #4]
 8001274:	fa01 f303 	lsl.w	r3, r1, r3
 8001278:	431a      	orrs	r2, r3
 800127a:	697b      	ldr	r3, [r7, #20]
 800127c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 800127e:	bf00      	nop
 8001280:	371c      	adds	r7, #28
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr
	...

0800128c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800128c:	b480      	push	{r7}
 800128e:	b085      	sub	sp, #20
 8001290:	af00      	add	r7, sp, #0
 8001292:	60f8      	str	r0, [r7, #12]
 8001294:	60b9      	str	r1, [r7, #8]
 8001296:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800129e:	68bb      	ldr	r3, [r7, #8]
 80012a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80012a4:	43db      	mvns	r3, r3
 80012a6:	401a      	ands	r2, r3
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	f003 0318 	and.w	r3, r3, #24
 80012ae:	4908      	ldr	r1, [pc, #32]	@ (80012d0 <LL_ADC_SetChannelSingleDiff+0x44>)
 80012b0:	40d9      	lsrs	r1, r3
 80012b2:	68bb      	ldr	r3, [r7, #8]
 80012b4:	400b      	ands	r3, r1
 80012b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80012ba:	431a      	orrs	r2, r3
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80012c2:	bf00      	nop
 80012c4:	3714      	adds	r7, #20
 80012c6:	46bd      	mov	sp, r7
 80012c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012cc:	4770      	bx	lr
 80012ce:	bf00      	nop
 80012d0:	0007ffff 	.word	0x0007ffff

080012d4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80012d4:	b480      	push	{r7}
 80012d6:	b083      	sub	sp, #12
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	689b      	ldr	r3, [r3, #8]
 80012e0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80012e4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80012e8:	687a      	ldr	r2, [r7, #4]
 80012ea:	6093      	str	r3, [r2, #8]
}
 80012ec:	bf00      	nop
 80012ee:	370c      	adds	r7, #12
 80012f0:	46bd      	mov	sp, r7
 80012f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f6:	4770      	bx	lr

080012f8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80012f8:	b480      	push	{r7}
 80012fa:	b083      	sub	sp, #12
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	689b      	ldr	r3, [r3, #8]
 8001304:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001308:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800130c:	d101      	bne.n	8001312 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800130e:	2301      	movs	r3, #1
 8001310:	e000      	b.n	8001314 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001312:	2300      	movs	r3, #0
}
 8001314:	4618      	mov	r0, r3
 8001316:	370c      	adds	r7, #12
 8001318:	46bd      	mov	sp, r7
 800131a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131e:	4770      	bx	lr

08001320 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001320:	b480      	push	{r7}
 8001322:	b083      	sub	sp, #12
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	689b      	ldr	r3, [r3, #8]
 800132c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001330:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001334:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800133c:	bf00      	nop
 800133e:	370c      	adds	r7, #12
 8001340:	46bd      	mov	sp, r7
 8001342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001346:	4770      	bx	lr

08001348 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001348:	b480      	push	{r7}
 800134a:	b083      	sub	sp, #12
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	689b      	ldr	r3, [r3, #8]
 8001354:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001358:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800135c:	d101      	bne.n	8001362 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800135e:	2301      	movs	r3, #1
 8001360:	e000      	b.n	8001364 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001362:	2300      	movs	r3, #0
}
 8001364:	4618      	mov	r0, r3
 8001366:	370c      	adds	r7, #12
 8001368:	46bd      	mov	sp, r7
 800136a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136e:	4770      	bx	lr

08001370 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001370:	b480      	push	{r7}
 8001372:	b083      	sub	sp, #12
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	689b      	ldr	r3, [r3, #8]
 800137c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001380:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001384:	f043 0201 	orr.w	r2, r3, #1
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800138c:	bf00      	nop
 800138e:	370c      	adds	r7, #12
 8001390:	46bd      	mov	sp, r7
 8001392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001396:	4770      	bx	lr

08001398 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001398:	b480      	push	{r7}
 800139a:	b083      	sub	sp, #12
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	689b      	ldr	r3, [r3, #8]
 80013a4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80013a8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80013ac:	f043 0202 	orr.w	r2, r3, #2
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80013b4:	bf00      	nop
 80013b6:	370c      	adds	r7, #12
 80013b8:	46bd      	mov	sp, r7
 80013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013be:	4770      	bx	lr

080013c0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80013c0:	b480      	push	{r7}
 80013c2:	b083      	sub	sp, #12
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	689b      	ldr	r3, [r3, #8]
 80013cc:	f003 0301 	and.w	r3, r3, #1
 80013d0:	2b01      	cmp	r3, #1
 80013d2:	d101      	bne.n	80013d8 <LL_ADC_IsEnabled+0x18>
 80013d4:	2301      	movs	r3, #1
 80013d6:	e000      	b.n	80013da <LL_ADC_IsEnabled+0x1a>
 80013d8:	2300      	movs	r3, #0
}
 80013da:	4618      	mov	r0, r3
 80013dc:	370c      	adds	r7, #12
 80013de:	46bd      	mov	sp, r7
 80013e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e4:	4770      	bx	lr

080013e6 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80013e6:	b480      	push	{r7}
 80013e8:	b083      	sub	sp, #12
 80013ea:	af00      	add	r7, sp, #0
 80013ec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	689b      	ldr	r3, [r3, #8]
 80013f2:	f003 0302 	and.w	r3, r3, #2
 80013f6:	2b02      	cmp	r3, #2
 80013f8:	d101      	bne.n	80013fe <LL_ADC_IsDisableOngoing+0x18>
 80013fa:	2301      	movs	r3, #1
 80013fc:	e000      	b.n	8001400 <LL_ADC_IsDisableOngoing+0x1a>
 80013fe:	2300      	movs	r3, #0
}
 8001400:	4618      	mov	r0, r3
 8001402:	370c      	adds	r7, #12
 8001404:	46bd      	mov	sp, r7
 8001406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140a:	4770      	bx	lr

0800140c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800140c:	b480      	push	{r7}
 800140e:	b083      	sub	sp, #12
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	689b      	ldr	r3, [r3, #8]
 8001418:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800141c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001420:	f043 0204 	orr.w	r2, r3, #4
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001428:	bf00      	nop
 800142a:	370c      	adds	r7, #12
 800142c:	46bd      	mov	sp, r7
 800142e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001432:	4770      	bx	lr

08001434 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8001434:	b480      	push	{r7}
 8001436:	b083      	sub	sp, #12
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	689b      	ldr	r3, [r3, #8]
 8001440:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001444:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001448:	f043 0210 	orr.w	r2, r3, #16
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8001450:	bf00      	nop
 8001452:	370c      	adds	r7, #12
 8001454:	46bd      	mov	sp, r7
 8001456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145a:	4770      	bx	lr

0800145c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800145c:	b480      	push	{r7}
 800145e:	b083      	sub	sp, #12
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	689b      	ldr	r3, [r3, #8]
 8001468:	f003 0304 	and.w	r3, r3, #4
 800146c:	2b04      	cmp	r3, #4
 800146e:	d101      	bne.n	8001474 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001470:	2301      	movs	r3, #1
 8001472:	e000      	b.n	8001476 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001474:	2300      	movs	r3, #0
}
 8001476:	4618      	mov	r0, r3
 8001478:	370c      	adds	r7, #12
 800147a:	46bd      	mov	sp, r7
 800147c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001480:	4770      	bx	lr

08001482 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8001482:	b480      	push	{r7}
 8001484:	b083      	sub	sp, #12
 8001486:	af00      	add	r7, sp, #0
 8001488:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	689b      	ldr	r3, [r3, #8]
 800148e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001492:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001496:	f043 0220 	orr.w	r2, r3, #32
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800149e:	bf00      	nop
 80014a0:	370c      	adds	r7, #12
 80014a2:	46bd      	mov	sp, r7
 80014a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a8:	4770      	bx	lr

080014aa <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80014aa:	b480      	push	{r7}
 80014ac:	b083      	sub	sp, #12
 80014ae:	af00      	add	r7, sp, #0
 80014b0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	689b      	ldr	r3, [r3, #8]
 80014b6:	f003 0308 	and.w	r3, r3, #8
 80014ba:	2b08      	cmp	r3, #8
 80014bc:	d101      	bne.n	80014c2 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80014be:	2301      	movs	r3, #1
 80014c0:	e000      	b.n	80014c4 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80014c2:	2300      	movs	r3, #0
}
 80014c4:	4618      	mov	r0, r3
 80014c6:	370c      	adds	r7, #12
 80014c8:	46bd      	mov	sp, r7
 80014ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ce:	4770      	bx	lr

080014d0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b088      	sub	sp, #32
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80014d8:	2300      	movs	r3, #0
 80014da:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR = 0UL;
 80014dc:	2300      	movs	r3, #0
 80014de:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80014e0:	2300      	movs	r3, #0
 80014e2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Check ADC handle */
  if (hadc == NULL)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d101      	bne.n	80014ee <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 80014ea:	2301      	movs	r3, #1
 80014ec:	e12e      	b.n	800174c <HAL_ADC_Init+0x27c>
    }
  }
#else
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	691b      	ldr	r3, [r3, #16]
 80014f2:	2b00      	cmp	r3, #0
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d109      	bne.n	8001510 <HAL_ADC_Init+0x40>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80014fc:	6878      	ldr	r0, [r7, #4]
 80014fe:	f7ff fa65 	bl	80009cc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	2200      	movs	r2, #0
 8001506:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	2200      	movs	r2, #0
 800150c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* - Exit from deep power-down mode and ADC voltage regulator enable        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  /* Feature "deep power-down" not available on ADC peripheral of this STM32WB device */
#else
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	4618      	mov	r0, r3
 8001516:	f7ff feef 	bl	80012f8 <LL_ADC_IsDeepPowerDownEnabled>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	d004      	beq.n	800152a <HAL_ADC_Init+0x5a>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	4618      	mov	r0, r3
 8001526:	f7ff fed5 	bl	80012d4 <LL_ADC_DisableDeepPowerDown>
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	4618      	mov	r0, r3
 8001530:	f7ff ff0a 	bl	8001348 <LL_ADC_IsInternalRegulatorEnabled>
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	d115      	bne.n	8001566 <HAL_ADC_Init+0x96>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4618      	mov	r0, r3
 8001540:	f7ff feee 	bl	8001320 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001544:	4b83      	ldr	r3, [pc, #524]	@ (8001754 <HAL_ADC_Init+0x284>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	099b      	lsrs	r3, r3, #6
 800154a:	4a83      	ldr	r2, [pc, #524]	@ (8001758 <HAL_ADC_Init+0x288>)
 800154c:	fba2 2303 	umull	r2, r3, r2, r3
 8001550:	099b      	lsrs	r3, r3, #6
 8001552:	3301      	adds	r3, #1
 8001554:	005b      	lsls	r3, r3, #1
 8001556:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001558:	e002      	b.n	8001560 <HAL_ADC_Init+0x90>
    {
      wait_loop_index--;
 800155a:	68bb      	ldr	r3, [r7, #8]
 800155c:	3b01      	subs	r3, #1
 800155e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001560:	68bb      	ldr	r3, [r7, #8]
 8001562:	2b00      	cmp	r3, #0
 8001564:	d1f9      	bne.n	800155a <HAL_ADC_Init+0x8a>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	4618      	mov	r0, r3
 800156c:	f7ff feec 	bl	8001348 <LL_ADC_IsInternalRegulatorEnabled>
 8001570:	4603      	mov	r3, r0
 8001572:	2b00      	cmp	r3, #0
 8001574:	d10d      	bne.n	8001592 <HAL_ADC_Init+0xc2>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800157a:	f043 0210 	orr.w	r2, r3, #16
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001586:	f043 0201 	orr.w	r2, r3, #1
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800158e:	2301      	movs	r3, #1
 8001590:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	4618      	mov	r0, r3
 8001598:	f7ff ff60 	bl	800145c <LL_ADC_REG_IsConversionOngoing>
 800159c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80015a2:	f003 0310 	and.w	r3, r3, #16
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	f040 80c7 	bne.w	800173a <HAL_ADC_Init+0x26a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80015ac:	697b      	ldr	r3, [r7, #20]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	f040 80c3 	bne.w	800173a <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80015b8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80015bc:	f043 0202 	orr.w	r2, r3, #2
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	4618      	mov	r0, r3
 80015ca:	f7ff fef9 	bl	80013c0 <LL_ADC_IsEnabled>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d10b      	bne.n	80015ec <HAL_ADC_Init+0x11c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80015d4:	4861      	ldr	r0, [pc, #388]	@ (800175c <HAL_ADC_Init+0x28c>)
 80015d6:	f7ff fef3 	bl	80013c0 <LL_ADC_IsEnabled>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d105      	bne.n	80015ec <HAL_ADC_Init+0x11c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	685b      	ldr	r3, [r3, #4]
 80015e4:	4619      	mov	r1, r3
 80015e6:	485e      	ldr	r0, [pc, #376]	@ (8001760 <HAL_ADC_Init+0x290>)
 80015e8:	f7ff fd5c 	bl	80010a4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	7e5b      	ldrb	r3, [r3, #25]
 80015f0:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80015f6:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80015fc:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8001602:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	f893 3020 	ldrb.w	r3, [r3, #32]
 800160a:	041b      	lsls	r3, r3, #16
                hadc->Init.Resolution                                                  |
 800160c:	4313      	orrs	r3, r2
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800160e:	69ba      	ldr	r2, [r7, #24]
 8001610:	4313      	orrs	r3, r2
 8001612:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	f893 3020 	ldrb.w	r3, [r3, #32]
 800161a:	2b01      	cmp	r3, #1
 800161c:	d106      	bne.n	800162c <HAL_ADC_Init+0x15c>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001622:	3b01      	subs	r3, #1
 8001624:	045b      	lsls	r3, r3, #17
 8001626:	69ba      	ldr	r2, [r7, #24]
 8001628:	4313      	orrs	r3, r2
 800162a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001630:	2b00      	cmp	r3, #0
 8001632:	d009      	beq.n	8001648 <HAL_ADC_Init+0x178>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001638:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001640:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001642:	69ba      	ldr	r2, [r7, #24]
 8001644:	4313      	orrs	r3, r2
 8001646:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	68da      	ldr	r2, [r3, #12]
 800164e:	4b45      	ldr	r3, [pc, #276]	@ (8001764 <HAL_ADC_Init+0x294>)
 8001650:	4013      	ands	r3, r2
 8001652:	687a      	ldr	r2, [r7, #4]
 8001654:	6812      	ldr	r2, [r2, #0]
 8001656:	69b9      	ldr	r1, [r7, #24]
 8001658:	430b      	orrs	r3, r1
 800165a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4618      	mov	r0, r3
 8001662:	f7ff fefb 	bl	800145c <LL_ADC_REG_IsConversionOngoing>
 8001666:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4618      	mov	r0, r3
 800166e:	f7ff ff1c 	bl	80014aa <LL_ADC_INJ_IsConversionOngoing>
 8001672:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001674:	693b      	ldr	r3, [r7, #16]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d13d      	bne.n	80016f6 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d13a      	bne.n	80016f6 <HAL_ADC_Init+0x226>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001684:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800168c:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800168e:	4313      	orrs	r3, r2
 8001690:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	68db      	ldr	r3, [r3, #12]
 8001698:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800169c:	f023 0302 	bic.w	r3, r3, #2
 80016a0:	687a      	ldr	r2, [r7, #4]
 80016a2:	6812      	ldr	r2, [r2, #0]
 80016a4:	69b9      	ldr	r1, [r7, #24]
 80016a6:	430b      	orrs	r3, r1
 80016a8:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80016b0:	2b01      	cmp	r3, #1
 80016b2:	d118      	bne.n	80016e6 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	691b      	ldr	r3, [r3, #16]
 80016ba:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80016be:	f023 0304 	bic.w	r3, r3, #4
 80016c2:	687a      	ldr	r2, [r7, #4]
 80016c4:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80016c6:	687a      	ldr	r2, [r7, #4]
 80016c8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80016ca:	4311      	orrs	r1, r2
 80016cc:	687a      	ldr	r2, [r7, #4]
 80016ce:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80016d0:	4311      	orrs	r1, r2
 80016d2:	687a      	ldr	r2, [r7, #4]
 80016d4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80016d6:	430a      	orrs	r2, r1
 80016d8:	431a      	orrs	r2, r3
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f042 0201 	orr.w	r2, r2, #1
 80016e2:	611a      	str	r2, [r3, #16]
 80016e4:	e007      	b.n	80016f6 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	691a      	ldr	r2, [r3, #16]
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f022 0201 	bic.w	r2, r2, #1
 80016f4:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	691b      	ldr	r3, [r3, #16]
 80016fa:	2b01      	cmp	r3, #1
 80016fc:	d10c      	bne.n	8001718 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001704:	f023 010f 	bic.w	r1, r3, #15
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	69db      	ldr	r3, [r3, #28]
 800170c:	1e5a      	subs	r2, r3, #1
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	430a      	orrs	r2, r1
 8001714:	631a      	str	r2, [r3, #48]	@ 0x30
 8001716:	e007      	b.n	8001728 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f022 020f 	bic.w	r2, r2, #15
 8001726:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800172c:	f023 0303 	bic.w	r3, r3, #3
 8001730:	f043 0201 	orr.w	r2, r3, #1
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	655a      	str	r2, [r3, #84]	@ 0x54
 8001738:	e007      	b.n	800174a <HAL_ADC_Init+0x27a>
#endif /* ADC_SUPPORT_2_5_MSPS */
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800173e:	f043 0210 	orr.w	r2, r3, #16
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8001746:	2301      	movs	r3, #1
 8001748:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800174a:	7ffb      	ldrb	r3, [r7, #31]
}
 800174c:	4618      	mov	r0, r3
 800174e:	3720      	adds	r7, #32
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}
 8001754:	20000008 	.word	0x20000008
 8001758:	053e2d63 	.word	0x053e2d63
 800175c:	50040000 	.word	0x50040000
 8001760:	50040300 	.word	0x50040300
 8001764:	fff0c007 	.word	0xfff0c007

08001768 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b084      	sub	sp, #16
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4618      	mov	r0, r3
 8001776:	f7ff fe71 	bl	800145c <LL_ADC_REG_IsConversionOngoing>
 800177a:	4603      	mov	r3, r0
 800177c:	2b00      	cmp	r3, #0
 800177e:	d140      	bne.n	8001802 <HAL_ADC_Start+0x9a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001786:	2b01      	cmp	r3, #1
 8001788:	d101      	bne.n	800178e <HAL_ADC_Start+0x26>
 800178a:	2302      	movs	r3, #2
 800178c:	e03c      	b.n	8001808 <HAL_ADC_Start+0xa0>
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	2201      	movs	r2, #1
 8001792:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001796:	6878      	ldr	r0, [r7, #4]
 8001798:	f000 fd8a 	bl	80022b0 <ADC_Enable>
 800179c:	4603      	mov	r3, r0
 800179e:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80017a0:	7bfb      	ldrb	r3, [r7, #15]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d128      	bne.n	80017f8 <HAL_ADC_Start+0x90>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017aa:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80017ae:	f023 0301 	bic.w	r3, r3, #1
 80017b2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	655a      	str	r2, [r3, #84]	@ 0x54
#if defined(ADC_SUPPORT_2_5_MSPS)
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
#else
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017be:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80017c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80017c6:	d106      	bne.n	80017d6 <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017cc:	f023 0206 	bic.w	r2, r3, #6
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	659a      	str	r2, [r3, #88]	@ 0x58
 80017d4:	e002      	b.n	80017dc <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	2200      	movs	r2, #0
 80017da:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_SUPPORT_2_5_MSPS */

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	221c      	movs	r2, #28
 80017e2:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	2200      	movs	r2, #0
 80017e8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4618      	mov	r0, r3
 80017f2:	f7ff fe0b 	bl	800140c <LL_ADC_REG_StartConversion>
 80017f6:	e006      	b.n	8001806 <HAL_ADC_Start+0x9e>
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	2200      	movs	r2, #0
 80017fc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8001800:	e001      	b.n	8001806 <HAL_ADC_Start+0x9e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001802:	2302      	movs	r3, #2
 8001804:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8001806:	7bfb      	ldrb	r3, [r7, #15]
}
 8001808:	4618      	mov	r0, r3
 800180a:	3710      	adds	r7, #16
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}

08001810 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b084      	sub	sp, #16
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800181e:	2b01      	cmp	r3, #1
 8001820:	d101      	bne.n	8001826 <HAL_ADC_Stop+0x16>
 8001822:	2302      	movs	r3, #2
 8001824:	e023      	b.n	800186e <HAL_ADC_Stop+0x5e>
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	2201      	movs	r2, #1
 800182a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
#if defined(ADC_SUPPORT_2_5_MSPS)
  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_GROUP);
#else
  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800182e:	2103      	movs	r1, #3
 8001830:	6878      	ldr	r0, [r7, #4]
 8001832:	f000 fc81 	bl	8002138 <ADC_ConversionStop>
 8001836:	4603      	mov	r3, r0
 8001838:	73fb      	strb	r3, [r7, #15]
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800183a:	7bfb      	ldrb	r3, [r7, #15]
 800183c:	2b00      	cmp	r3, #0
 800183e:	d111      	bne.n	8001864 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8001840:	6878      	ldr	r0, [r7, #4]
 8001842:	f000 fdaf 	bl	80023a4 <ADC_Disable>
 8001846:	4603      	mov	r3, r0
 8001848:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800184a:	7bfb      	ldrb	r3, [r7, #15]
 800184c:	2b00      	cmp	r3, #0
 800184e:	d109      	bne.n	8001864 <HAL_ADC_Stop+0x54>
#if defined(ADC_SUPPORT_2_5_MSPS)
      ADC_STATE_CLR_SET(hadc->State,
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
#else
      ADC_STATE_CLR_SET(hadc->State,
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001854:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001858:	f023 0301 	bic.w	r3, r3, #1
 800185c:	f043 0201 	orr.w	r2, r3, #1
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	655a      	str	r2, [r3, #84]	@ 0x54
#endif /* ADC_SUPPORT_2_5_MSPS */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	2200      	movs	r2, #0
 8001868:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800186c:	7bfb      	ldrb	r3, [r7, #15]
}
 800186e:	4618      	mov	r0, r3
 8001870:	3710      	adds	r7, #16
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}

08001876 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001876:	b580      	push	{r7, lr}
 8001878:	b084      	sub	sp, #16
 800187a:	af00      	add	r7, sp, #0
 800187c:	6078      	str	r0, [r7, #4]
 800187e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	695b      	ldr	r3, [r3, #20]
 8001884:	2b08      	cmp	r3, #8
 8001886:	d102      	bne.n	800188e <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8001888:	2308      	movs	r3, #8
 800188a:	60fb      	str	r3, [r7, #12]
 800188c:	e010      	b.n	80018b0 <HAL_ADC_PollForConversion+0x3a>
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if(READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN) != 0UL)
#else
    if(READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	68db      	ldr	r3, [r3, #12]
 8001894:	f003 0301 	and.w	r3, r3, #1
 8001898:	2b00      	cmp	r3, #0
 800189a:	d007      	beq.n	80018ac <HAL_ADC_PollForConversion+0x36>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018a0:	f043 0220 	orr.w	r2, r3, #32
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	655a      	str	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
 80018a8:	2301      	movs	r3, #1
 80018aa:	e06d      	b.n	8001988 <HAL_ADC_PollForConversion+0x112>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 80018ac:	2304      	movs	r3, #4
 80018ae:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80018b0:	f7ff fbc0 	bl	8001034 <HAL_GetTick>
 80018b4:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80018b6:	e021      	b.n	80018fc <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018be:	d01d      	beq.n	80018fc <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80018c0:	f7ff fbb8 	bl	8001034 <HAL_GetTick>
 80018c4:	4602      	mov	r2, r0
 80018c6:	68bb      	ldr	r3, [r7, #8]
 80018c8:	1ad3      	subs	r3, r2, r3
 80018ca:	683a      	ldr	r2, [r7, #0]
 80018cc:	429a      	cmp	r2, r3
 80018ce:	d302      	bcc.n	80018d6 <HAL_ADC_PollForConversion+0x60>
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d112      	bne.n	80018fc <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	681a      	ldr	r2, [r3, #0]
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	4013      	ands	r3, r2
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d10b      	bne.n	80018fc <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018e8:	f043 0204 	orr.w	r2, r3, #4
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2200      	movs	r2, #0
 80018f4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 80018f8:	2303      	movs	r3, #3
 80018fa:	e045      	b.n	8001988 <HAL_ADC_PollForConversion+0x112>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	681a      	ldr	r2, [r3, #0]
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	4013      	ands	r3, r2
 8001906:	2b00      	cmp	r3, #0
 8001908:	d0d6      	beq.n	80018b8 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800190e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	4618      	mov	r0, r3
 800191c:	f7ff fc4b 	bl	80011b6 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001920:	4603      	mov	r3, r0
 8001922:	2b00      	cmp	r3, #0
 8001924:	d01c      	beq.n	8001960 <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	7e5b      	ldrb	r3, [r3, #25]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d118      	bne.n	8001960 <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f003 0308 	and.w	r3, r3, #8
 8001938:	2b08      	cmp	r3, #8
 800193a:	d111      	bne.n	8001960 <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001940:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800194c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001950:	2b00      	cmp	r3, #0
 8001952:	d105      	bne.n	8001960 <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001958:	f043 0201 	orr.w	r2, r3, #1
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	2b08      	cmp	r3, #8
 8001964:	d104      	bne.n	8001970 <HAL_ADC_PollForConversion+0xfa>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	2208      	movs	r2, #8
 800196c:	601a      	str	r2, [r3, #0]
 800196e:	e00a      	b.n	8001986 <HAL_ADC_PollForConversion+0x110>
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if (READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_WAIT) == 0UL)
#else
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY) == 0UL)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	68db      	ldr	r3, [r3, #12]
 8001976:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800197a:	2b00      	cmp	r3, #0
 800197c:	d103      	bne.n	8001986 <HAL_ADC_PollForConversion+0x110>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	220c      	movs	r2, #12
 8001984:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8001986:	2300      	movs	r3, #0
}
 8001988:	4618      	mov	r0, r3
 800198a:	3710      	adds	r7, #16
 800198c:	46bd      	mov	sp, r7
 800198e:	bd80      	pop	{r7, pc}

08001990 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8001990:	b480      	push	{r7}
 8001992:	b083      	sub	sp, #12
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800199e:	4618      	mov	r0, r3
 80019a0:	370c      	adds	r7, #12
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr
	...

080019ac <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b0b6      	sub	sp, #216	@ 0xd8
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
 80019b4:	6039      	str	r1, [r7, #0]
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
#else
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80019b6:	2300      	movs	r3, #0
 80019b8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80019bc:	2300      	movs	r3, #0
 80019be:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80019c6:	2b01      	cmp	r3, #1
 80019c8:	d101      	bne.n	80019ce <HAL_ADC_ConfigChannel+0x22>
 80019ca:	2302      	movs	r3, #2
 80019cc:	e39f      	b.n	800210e <HAL_ADC_ConfigChannel+0x762>
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	2201      	movs	r2, #1
 80019d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4618      	mov	r0, r3
 80019dc:	f7ff fd3e 	bl	800145c <LL_ADC_REG_IsConversionOngoing>
 80019e0:	4603      	mov	r3, r0
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	f040 8384 	bne.w	80020f0 <HAL_ADC_ConfigChannel+0x744>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6818      	ldr	r0, [r3, #0]
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	6859      	ldr	r1, [r3, #4]
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	461a      	mov	r2, r3
 80019f6:	f7ff fbf1 	bl	80011dc <LL_ADC_REG_SetSequencerRanks>
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
#else
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	4618      	mov	r0, r3
 8001a00:	f7ff fd2c 	bl	800145c <LL_ADC_REG_IsConversionOngoing>
 8001a04:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	f7ff fd4c 	bl	80014aa <LL_ADC_INJ_IsConversionOngoing>
 8001a12:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001a16:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	f040 81a6 	bne.w	8001d6c <HAL_ADC_ConfigChannel+0x3c0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001a20:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	f040 81a1 	bne.w	8001d6c <HAL_ADC_ConfigChannel+0x3c0>
       )
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6818      	ldr	r0, [r3, #0]
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	6819      	ldr	r1, [r3, #0]
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	689b      	ldr	r3, [r3, #8]
 8001a36:	461a      	mov	r2, r3
 8001a38:	f7ff fbfc 	bl	8001234 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	695a      	ldr	r2, [r3, #20]
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	68db      	ldr	r3, [r3, #12]
 8001a46:	08db      	lsrs	r3, r3, #3
 8001a48:	f003 0303 	and.w	r3, r3, #3
 8001a4c:	005b      	lsls	r3, r3, #1
 8001a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a52:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	691b      	ldr	r3, [r3, #16]
 8001a5a:	2b04      	cmp	r3, #4
 8001a5c:	d00a      	beq.n	8001a74 <HAL_ADC_ConfigChannel+0xc8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	6818      	ldr	r0, [r3, #0]
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	6919      	ldr	r1, [r3, #16]
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	681a      	ldr	r2, [r3, #0]
 8001a6a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8001a6e:	f7ff fb4d 	bl	800110c <LL_ADC_SetOffset>
 8001a72:	e17b      	b.n	8001d6c <HAL_ADC_ConfigChannel+0x3c0>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	2100      	movs	r1, #0
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f7ff fb6a 	bl	8001154 <LL_ADC_GetOffsetChannel>
 8001a80:	4603      	mov	r3, r0
 8001a82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d10a      	bne.n	8001aa0 <HAL_ADC_ConfigChannel+0xf4>
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	2100      	movs	r1, #0
 8001a90:	4618      	mov	r0, r3
 8001a92:	f7ff fb5f 	bl	8001154 <LL_ADC_GetOffsetChannel>
 8001a96:	4603      	mov	r3, r0
 8001a98:	0e9b      	lsrs	r3, r3, #26
 8001a9a:	f003 021f 	and.w	r2, r3, #31
 8001a9e:	e01e      	b.n	8001ade <HAL_ADC_ConfigChannel+0x132>
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	2100      	movs	r1, #0
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f7ff fb54 	bl	8001154 <LL_ADC_GetOffsetChannel>
 8001aac:	4603      	mov	r3, r0
 8001aae:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ab2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001ab6:	fa93 f3a3 	rbit	r3, r3
 8001aba:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001abe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001ac2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001ac6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d101      	bne.n	8001ad2 <HAL_ADC_ConfigChannel+0x126>
  {
    return 32U;
 8001ace:	2320      	movs	r3, #32
 8001ad0:	e004      	b.n	8001adc <HAL_ADC_ConfigChannel+0x130>
  }
  return __builtin_clz(value);
 8001ad2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001ad6:	fab3 f383 	clz	r3, r3
 8001ada:	b2db      	uxtb	r3, r3
 8001adc:	461a      	mov	r2, r3
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d105      	bne.n	8001af6 <HAL_ADC_ConfigChannel+0x14a>
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	0e9b      	lsrs	r3, r3, #26
 8001af0:	f003 031f 	and.w	r3, r3, #31
 8001af4:	e018      	b.n	8001b28 <HAL_ADC_ConfigChannel+0x17c>
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001afe:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001b02:	fa93 f3a3 	rbit	r3, r3
 8001b06:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8001b0a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001b0e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8001b12:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d101      	bne.n	8001b1e <HAL_ADC_ConfigChannel+0x172>
    return 32U;
 8001b1a:	2320      	movs	r3, #32
 8001b1c:	e004      	b.n	8001b28 <HAL_ADC_ConfigChannel+0x17c>
  return __builtin_clz(value);
 8001b1e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001b22:	fab3 f383 	clz	r3, r3
 8001b26:	b2db      	uxtb	r3, r3
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	d106      	bne.n	8001b3a <HAL_ADC_ConfigChannel+0x18e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	2200      	movs	r2, #0
 8001b32:	2100      	movs	r1, #0
 8001b34:	4618      	mov	r0, r3
 8001b36:	f7ff fb23 	bl	8001180 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	2101      	movs	r1, #1
 8001b40:	4618      	mov	r0, r3
 8001b42:	f7ff fb07 	bl	8001154 <LL_ADC_GetOffsetChannel>
 8001b46:	4603      	mov	r3, r0
 8001b48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d10a      	bne.n	8001b66 <HAL_ADC_ConfigChannel+0x1ba>
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	2101      	movs	r1, #1
 8001b56:	4618      	mov	r0, r3
 8001b58:	f7ff fafc 	bl	8001154 <LL_ADC_GetOffsetChannel>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	0e9b      	lsrs	r3, r3, #26
 8001b60:	f003 021f 	and.w	r2, r3, #31
 8001b64:	e01e      	b.n	8001ba4 <HAL_ADC_ConfigChannel+0x1f8>
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	2101      	movs	r1, #1
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f7ff faf1 	bl	8001154 <LL_ADC_GetOffsetChannel>
 8001b72:	4603      	mov	r3, r0
 8001b74:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b78:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001b7c:	fa93 f3a3 	rbit	r3, r3
 8001b80:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8001b84:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001b88:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8001b8c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d101      	bne.n	8001b98 <HAL_ADC_ConfigChannel+0x1ec>
    return 32U;
 8001b94:	2320      	movs	r3, #32
 8001b96:	e004      	b.n	8001ba2 <HAL_ADC_ConfigChannel+0x1f6>
  return __builtin_clz(value);
 8001b98:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001b9c:	fab3 f383 	clz	r3, r3
 8001ba0:	b2db      	uxtb	r3, r3
 8001ba2:	461a      	mov	r2, r3
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d105      	bne.n	8001bbc <HAL_ADC_ConfigChannel+0x210>
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	0e9b      	lsrs	r3, r3, #26
 8001bb6:	f003 031f 	and.w	r3, r3, #31
 8001bba:	e018      	b.n	8001bee <HAL_ADC_ConfigChannel+0x242>
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bc4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001bc8:	fa93 f3a3 	rbit	r3, r3
 8001bcc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8001bd0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001bd4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8001bd8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d101      	bne.n	8001be4 <HAL_ADC_ConfigChannel+0x238>
    return 32U;
 8001be0:	2320      	movs	r3, #32
 8001be2:	e004      	b.n	8001bee <HAL_ADC_ConfigChannel+0x242>
  return __builtin_clz(value);
 8001be4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001be8:	fab3 f383 	clz	r3, r3
 8001bec:	b2db      	uxtb	r3, r3
 8001bee:	429a      	cmp	r2, r3
 8001bf0:	d106      	bne.n	8001c00 <HAL_ADC_ConfigChannel+0x254>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	2101      	movs	r1, #1
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f7ff fac0 	bl	8001180 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	2102      	movs	r1, #2
 8001c06:	4618      	mov	r0, r3
 8001c08:	f7ff faa4 	bl	8001154 <LL_ADC_GetOffsetChannel>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d10a      	bne.n	8001c2c <HAL_ADC_ConfigChannel+0x280>
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	2102      	movs	r1, #2
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f7ff fa99 	bl	8001154 <LL_ADC_GetOffsetChannel>
 8001c22:	4603      	mov	r3, r0
 8001c24:	0e9b      	lsrs	r3, r3, #26
 8001c26:	f003 021f 	and.w	r2, r3, #31
 8001c2a:	e01e      	b.n	8001c6a <HAL_ADC_ConfigChannel+0x2be>
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	2102      	movs	r1, #2
 8001c32:	4618      	mov	r0, r3
 8001c34:	f7ff fa8e 	bl	8001154 <LL_ADC_GetOffsetChannel>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c3e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001c42:	fa93 f3a3 	rbit	r3, r3
 8001c46:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8001c4a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001c4e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8001c52:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d101      	bne.n	8001c5e <HAL_ADC_ConfigChannel+0x2b2>
    return 32U;
 8001c5a:	2320      	movs	r3, #32
 8001c5c:	e004      	b.n	8001c68 <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 8001c5e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001c62:	fab3 f383 	clz	r3, r3
 8001c66:	b2db      	uxtb	r3, r3
 8001c68:	461a      	mov	r2, r3
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d105      	bne.n	8001c82 <HAL_ADC_ConfigChannel+0x2d6>
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	0e9b      	lsrs	r3, r3, #26
 8001c7c:	f003 031f 	and.w	r3, r3, #31
 8001c80:	e016      	b.n	8001cb0 <HAL_ADC_ConfigChannel+0x304>
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c8a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001c8e:	fa93 f3a3 	rbit	r3, r3
 8001c92:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8001c94:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001c96:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8001c9a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d101      	bne.n	8001ca6 <HAL_ADC_ConfigChannel+0x2fa>
    return 32U;
 8001ca2:	2320      	movs	r3, #32
 8001ca4:	e004      	b.n	8001cb0 <HAL_ADC_ConfigChannel+0x304>
  return __builtin_clz(value);
 8001ca6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001caa:	fab3 f383 	clz	r3, r3
 8001cae:	b2db      	uxtb	r3, r3
 8001cb0:	429a      	cmp	r2, r3
 8001cb2:	d106      	bne.n	8001cc2 <HAL_ADC_ConfigChannel+0x316>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	2200      	movs	r2, #0
 8001cba:	2102      	movs	r1, #2
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f7ff fa5f 	bl	8001180 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	2103      	movs	r1, #3
 8001cc8:	4618      	mov	r0, r3
 8001cca:	f7ff fa43 	bl	8001154 <LL_ADC_GetOffsetChannel>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d10a      	bne.n	8001cee <HAL_ADC_ConfigChannel+0x342>
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	2103      	movs	r1, #3
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f7ff fa38 	bl	8001154 <LL_ADC_GetOffsetChannel>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	0e9b      	lsrs	r3, r3, #26
 8001ce8:	f003 021f 	and.w	r2, r3, #31
 8001cec:	e017      	b.n	8001d1e <HAL_ADC_ConfigChannel+0x372>
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	2103      	movs	r1, #3
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f7ff fa2d 	bl	8001154 <LL_ADC_GetOffsetChannel>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cfe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001d00:	fa93 f3a3 	rbit	r3, r3
 8001d04:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8001d06:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001d08:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8001d0a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d101      	bne.n	8001d14 <HAL_ADC_ConfigChannel+0x368>
    return 32U;
 8001d10:	2320      	movs	r3, #32
 8001d12:	e003      	b.n	8001d1c <HAL_ADC_ConfigChannel+0x370>
  return __builtin_clz(value);
 8001d14:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001d16:	fab3 f383 	clz	r3, r3
 8001d1a:	b2db      	uxtb	r3, r3
 8001d1c:	461a      	mov	r2, r3
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d105      	bne.n	8001d36 <HAL_ADC_ConfigChannel+0x38a>
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	0e9b      	lsrs	r3, r3, #26
 8001d30:	f003 031f 	and.w	r3, r3, #31
 8001d34:	e011      	b.n	8001d5a <HAL_ADC_ConfigChannel+0x3ae>
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d3c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001d3e:	fa93 f3a3 	rbit	r3, r3
 8001d42:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8001d44:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001d46:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8001d48:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d101      	bne.n	8001d52 <HAL_ADC_ConfigChannel+0x3a6>
    return 32U;
 8001d4e:	2320      	movs	r3, #32
 8001d50:	e003      	b.n	8001d5a <HAL_ADC_ConfigChannel+0x3ae>
  return __builtin_clz(value);
 8001d52:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001d54:	fab3 f383 	clz	r3, r3
 8001d58:	b2db      	uxtb	r3, r3
 8001d5a:	429a      	cmp	r2, r3
 8001d5c:	d106      	bne.n	8001d6c <HAL_ADC_ConfigChannel+0x3c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	2200      	movs	r2, #0
 8001d64:	2103      	movs	r1, #3
 8001d66:	4618      	mov	r0, r3
 8001d68:	f7ff fa0a 	bl	8001180 <LL_ADC_SetOffsetState>

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4618      	mov	r0, r3
 8001d72:	f7ff fb25 	bl	80013c0 <LL_ADC_IsEnabled>
 8001d76:	4603      	mov	r3, r0
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	f040 81c2 	bne.w	8002102 <HAL_ADC_ConfigChannel+0x756>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6818      	ldr	r0, [r3, #0]
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	6819      	ldr	r1, [r3, #0]
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	68db      	ldr	r3, [r3, #12]
 8001d8a:	461a      	mov	r2, r3
 8001d8c:	f7ff fa7e 	bl	800128c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	68db      	ldr	r3, [r3, #12]
 8001d94:	4a8e      	ldr	r2, [pc, #568]	@ (8001fd0 <HAL_ADC_ConfigChannel+0x624>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	f040 8130 	bne.w	8001ffc <HAL_ADC_ConfigChannel+0x650>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d10b      	bne.n	8001dc4 <HAL_ADC_ConfigChannel+0x418>
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	0e9b      	lsrs	r3, r3, #26
 8001db2:	3301      	adds	r3, #1
 8001db4:	f003 031f 	and.w	r3, r3, #31
 8001db8:	2b09      	cmp	r3, #9
 8001dba:	bf94      	ite	ls
 8001dbc:	2301      	movls	r3, #1
 8001dbe:	2300      	movhi	r3, #0
 8001dc0:	b2db      	uxtb	r3, r3
 8001dc2:	e019      	b.n	8001df8 <HAL_ADC_ConfigChannel+0x44c>
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001dcc:	fa93 f3a3 	rbit	r3, r3
 8001dd0:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8001dd2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001dd4:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8001dd6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d101      	bne.n	8001de0 <HAL_ADC_ConfigChannel+0x434>
    return 32U;
 8001ddc:	2320      	movs	r3, #32
 8001dde:	e003      	b.n	8001de8 <HAL_ADC_ConfigChannel+0x43c>
  return __builtin_clz(value);
 8001de0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001de2:	fab3 f383 	clz	r3, r3
 8001de6:	b2db      	uxtb	r3, r3
 8001de8:	3301      	adds	r3, #1
 8001dea:	f003 031f 	and.w	r3, r3, #31
 8001dee:	2b09      	cmp	r3, #9
 8001df0:	bf94      	ite	ls
 8001df2:	2301      	movls	r3, #1
 8001df4:	2300      	movhi	r3, #0
 8001df6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d079      	beq.n	8001ef0 <HAL_ADC_ConfigChannel+0x544>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d107      	bne.n	8001e18 <HAL_ADC_ConfigChannel+0x46c>
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	0e9b      	lsrs	r3, r3, #26
 8001e0e:	3301      	adds	r3, #1
 8001e10:	069b      	lsls	r3, r3, #26
 8001e12:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001e16:	e015      	b.n	8001e44 <HAL_ADC_ConfigChannel+0x498>
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e1e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001e20:	fa93 f3a3 	rbit	r3, r3
 8001e24:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8001e26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001e28:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8001e2a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d101      	bne.n	8001e34 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8001e30:	2320      	movs	r3, #32
 8001e32:	e003      	b.n	8001e3c <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8001e34:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e36:	fab3 f383 	clz	r3, r3
 8001e3a:	b2db      	uxtb	r3, r3
 8001e3c:	3301      	adds	r3, #1
 8001e3e:	069b      	lsls	r3, r3, #26
 8001e40:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d109      	bne.n	8001e64 <HAL_ADC_ConfigChannel+0x4b8>
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	0e9b      	lsrs	r3, r3, #26
 8001e56:	3301      	adds	r3, #1
 8001e58:	f003 031f 	and.w	r3, r3, #31
 8001e5c:	2101      	movs	r1, #1
 8001e5e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e62:	e017      	b.n	8001e94 <HAL_ADC_ConfigChannel+0x4e8>
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e6a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001e6c:	fa93 f3a3 	rbit	r3, r3
 8001e70:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8001e72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001e74:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8001e76:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d101      	bne.n	8001e80 <HAL_ADC_ConfigChannel+0x4d4>
    return 32U;
 8001e7c:	2320      	movs	r3, #32
 8001e7e:	e003      	b.n	8001e88 <HAL_ADC_ConfigChannel+0x4dc>
  return __builtin_clz(value);
 8001e80:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001e82:	fab3 f383 	clz	r3, r3
 8001e86:	b2db      	uxtb	r3, r3
 8001e88:	3301      	adds	r3, #1
 8001e8a:	f003 031f 	and.w	r3, r3, #31
 8001e8e:	2101      	movs	r1, #1
 8001e90:	fa01 f303 	lsl.w	r3, r1, r3
 8001e94:	ea42 0103 	orr.w	r1, r2, r3
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d10a      	bne.n	8001eba <HAL_ADC_ConfigChannel+0x50e>
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	0e9b      	lsrs	r3, r3, #26
 8001eaa:	3301      	adds	r3, #1
 8001eac:	f003 021f 	and.w	r2, r3, #31
 8001eb0:	4613      	mov	r3, r2
 8001eb2:	005b      	lsls	r3, r3, #1
 8001eb4:	4413      	add	r3, r2
 8001eb6:	051b      	lsls	r3, r3, #20
 8001eb8:	e018      	b.n	8001eec <HAL_ADC_ConfigChannel+0x540>
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ec0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001ec2:	fa93 f3a3 	rbit	r3, r3
 8001ec6:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8001ec8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001eca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8001ecc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d101      	bne.n	8001ed6 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8001ed2:	2320      	movs	r3, #32
 8001ed4:	e003      	b.n	8001ede <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8001ed6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001ed8:	fab3 f383 	clz	r3, r3
 8001edc:	b2db      	uxtb	r3, r3
 8001ede:	3301      	adds	r3, #1
 8001ee0:	f003 021f 	and.w	r2, r3, #31
 8001ee4:	4613      	mov	r3, r2
 8001ee6:	005b      	lsls	r3, r3, #1
 8001ee8:	4413      	add	r3, r2
 8001eea:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001eec:	430b      	orrs	r3, r1
 8001eee:	e080      	b.n	8001ff2 <HAL_ADC_ConfigChannel+0x646>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d107      	bne.n	8001f0c <HAL_ADC_ConfigChannel+0x560>
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	0e9b      	lsrs	r3, r3, #26
 8001f02:	3301      	adds	r3, #1
 8001f04:	069b      	lsls	r3, r3, #26
 8001f06:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001f0a:	e015      	b.n	8001f38 <HAL_ADC_ConfigChannel+0x58c>
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f14:	fa93 f3a3 	rbit	r3, r3
 8001f18:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8001f1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f1c:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8001f1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d101      	bne.n	8001f28 <HAL_ADC_ConfigChannel+0x57c>
    return 32U;
 8001f24:	2320      	movs	r3, #32
 8001f26:	e003      	b.n	8001f30 <HAL_ADC_ConfigChannel+0x584>
  return __builtin_clz(value);
 8001f28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f2a:	fab3 f383 	clz	r3, r3
 8001f2e:	b2db      	uxtb	r3, r3
 8001f30:	3301      	adds	r3, #1
 8001f32:	069b      	lsls	r3, r3, #26
 8001f34:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d109      	bne.n	8001f58 <HAL_ADC_ConfigChannel+0x5ac>
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	0e9b      	lsrs	r3, r3, #26
 8001f4a:	3301      	adds	r3, #1
 8001f4c:	f003 031f 	and.w	r3, r3, #31
 8001f50:	2101      	movs	r1, #1
 8001f52:	fa01 f303 	lsl.w	r3, r1, r3
 8001f56:	e017      	b.n	8001f88 <HAL_ADC_ConfigChannel+0x5dc>
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f5e:	6a3b      	ldr	r3, [r7, #32]
 8001f60:	fa93 f3a3 	rbit	r3, r3
 8001f64:	61fb      	str	r3, [r7, #28]
  return result;
 8001f66:	69fb      	ldr	r3, [r7, #28]
 8001f68:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d101      	bne.n	8001f74 <HAL_ADC_ConfigChannel+0x5c8>
    return 32U;
 8001f70:	2320      	movs	r3, #32
 8001f72:	e003      	b.n	8001f7c <HAL_ADC_ConfigChannel+0x5d0>
  return __builtin_clz(value);
 8001f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f76:	fab3 f383 	clz	r3, r3
 8001f7a:	b2db      	uxtb	r3, r3
 8001f7c:	3301      	adds	r3, #1
 8001f7e:	f003 031f 	and.w	r3, r3, #31
 8001f82:	2101      	movs	r1, #1
 8001f84:	fa01 f303 	lsl.w	r3, r1, r3
 8001f88:	ea42 0103 	orr.w	r1, r2, r3
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d10d      	bne.n	8001fb4 <HAL_ADC_ConfigChannel+0x608>
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	0e9b      	lsrs	r3, r3, #26
 8001f9e:	3301      	adds	r3, #1
 8001fa0:	f003 021f 	and.w	r2, r3, #31
 8001fa4:	4613      	mov	r3, r2
 8001fa6:	005b      	lsls	r3, r3, #1
 8001fa8:	4413      	add	r3, r2
 8001faa:	3b1e      	subs	r3, #30
 8001fac:	051b      	lsls	r3, r3, #20
 8001fae:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001fb2:	e01d      	b.n	8001ff0 <HAL_ADC_ConfigChannel+0x644>
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	fa93 f3a3 	rbit	r3, r3
 8001fc0:	613b      	str	r3, [r7, #16]
  return result;
 8001fc2:	693b      	ldr	r3, [r7, #16]
 8001fc4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001fc6:	69bb      	ldr	r3, [r7, #24]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d103      	bne.n	8001fd4 <HAL_ADC_ConfigChannel+0x628>
    return 32U;
 8001fcc:	2320      	movs	r3, #32
 8001fce:	e005      	b.n	8001fdc <HAL_ADC_ConfigChannel+0x630>
 8001fd0:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8001fd4:	69bb      	ldr	r3, [r7, #24]
 8001fd6:	fab3 f383 	clz	r3, r3
 8001fda:	b2db      	uxtb	r3, r3
 8001fdc:	3301      	adds	r3, #1
 8001fde:	f003 021f 	and.w	r2, r3, #31
 8001fe2:	4613      	mov	r3, r2
 8001fe4:	005b      	lsls	r3, r3, #1
 8001fe6:	4413      	add	r3, r2
 8001fe8:	3b1e      	subs	r3, #30
 8001fea:	051b      	lsls	r3, r3, #20
 8001fec:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001ff0:	430b      	orrs	r3, r1
                                      sConfig->SamplingTime);
 8001ff2:	683a      	ldr	r2, [r7, #0]
 8001ff4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001ff6:	4619      	mov	r1, r3
 8001ff8:	f7ff f91c 	bl	8001234 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	681a      	ldr	r2, [r3, #0]
 8002000:	4b45      	ldr	r3, [pc, #276]	@ (8002118 <HAL_ADC_ConfigChannel+0x76c>)
 8002002:	4013      	ands	r3, r2
 8002004:	2b00      	cmp	r3, #0
 8002006:	d07c      	beq.n	8002102 <HAL_ADC_ConfigChannel+0x756>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002008:	4844      	ldr	r0, [pc, #272]	@ (800211c <HAL_ADC_ConfigChannel+0x770>)
 800200a:	f7ff f871 	bl	80010f0 <LL_ADC_GetCommonPathInternalCh>
 800200e:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002012:	4843      	ldr	r0, [pc, #268]	@ (8002120 <HAL_ADC_ConfigChannel+0x774>)
 8002014:	f7ff f9d4 	bl	80013c0 <LL_ADC_IsEnabled>
 8002018:	4603      	mov	r3, r0
 800201a:	2b00      	cmp	r3, #0
 800201c:	d15e      	bne.n	80020dc <HAL_ADC_ConfigChannel+0x730>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4a40      	ldr	r2, [pc, #256]	@ (8002124 <HAL_ADC_ConfigChannel+0x778>)
 8002024:	4293      	cmp	r3, r2
 8002026:	d127      	bne.n	8002078 <HAL_ADC_ConfigChannel+0x6cc>
 8002028:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800202c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002030:	2b00      	cmp	r3, #0
 8002032:	d121      	bne.n	8002078 <HAL_ADC_ConfigChannel+0x6cc>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4a39      	ldr	r2, [pc, #228]	@ (8002120 <HAL_ADC_ConfigChannel+0x774>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d161      	bne.n	8002102 <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800203e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002042:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002046:	4619      	mov	r1, r3
 8002048:	4834      	ldr	r0, [pc, #208]	@ (800211c <HAL_ADC_ConfigChannel+0x770>)
 800204a:	f7ff f83e 	bl	80010ca <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800204e:	4b36      	ldr	r3, [pc, #216]	@ (8002128 <HAL_ADC_ConfigChannel+0x77c>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	099b      	lsrs	r3, r3, #6
 8002054:	4a35      	ldr	r2, [pc, #212]	@ (800212c <HAL_ADC_ConfigChannel+0x780>)
 8002056:	fba2 2303 	umull	r2, r3, r2, r3
 800205a:	099b      	lsrs	r3, r3, #6
 800205c:	1c5a      	adds	r2, r3, #1
 800205e:	4613      	mov	r3, r2
 8002060:	005b      	lsls	r3, r3, #1
 8002062:	4413      	add	r3, r2
 8002064:	009b      	lsls	r3, r3, #2
 8002066:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8002068:	e002      	b.n	8002070 <HAL_ADC_ConfigChannel+0x6c4>
              {
                wait_loop_index--;
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	3b01      	subs	r3, #1
 800206e:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	2b00      	cmp	r3, #0
 8002074:	d1f9      	bne.n	800206a <HAL_ADC_ConfigChannel+0x6be>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002076:	e044      	b.n	8002102 <HAL_ADC_ConfigChannel+0x756>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a2c      	ldr	r2, [pc, #176]	@ (8002130 <HAL_ADC_ConfigChannel+0x784>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d113      	bne.n	80020aa <HAL_ADC_ConfigChannel+0x6fe>
 8002082:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002086:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800208a:	2b00      	cmp	r3, #0
 800208c:	d10d      	bne.n	80020aa <HAL_ADC_ConfigChannel+0x6fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	4a23      	ldr	r2, [pc, #140]	@ (8002120 <HAL_ADC_ConfigChannel+0x774>)
 8002094:	4293      	cmp	r3, r2
 8002096:	d134      	bne.n	8002102 <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8002098:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800209c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80020a0:	4619      	mov	r1, r3
 80020a2:	481e      	ldr	r0, [pc, #120]	@ (800211c <HAL_ADC_ConfigChannel+0x770>)
 80020a4:	f7ff f811 	bl	80010ca <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80020a8:	e02b      	b.n	8002102 <HAL_ADC_ConfigChannel+0x756>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80020aa:	683b      	ldr	r3, [r7, #0]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	4a21      	ldr	r2, [pc, #132]	@ (8002134 <HAL_ADC_ConfigChannel+0x788>)
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d126      	bne.n	8002102 <HAL_ADC_ConfigChannel+0x756>
 80020b4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80020b8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d120      	bne.n	8002102 <HAL_ADC_ConfigChannel+0x756>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	4a16      	ldr	r2, [pc, #88]	@ (8002120 <HAL_ADC_ConfigChannel+0x774>)
 80020c6:	4293      	cmp	r3, r2
 80020c8:	d11b      	bne.n	8002102 <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80020ca:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80020ce:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80020d2:	4619      	mov	r1, r3
 80020d4:	4811      	ldr	r0, [pc, #68]	@ (800211c <HAL_ADC_ConfigChannel+0x770>)
 80020d6:	f7fe fff8 	bl	80010ca <LL_ADC_SetCommonPathInternalCh>
 80020da:	e012      	b.n	8002102 <HAL_ADC_ConfigChannel+0x756>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020e0:	f043 0220 	orr.w	r2, r3, #32
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 80020e8:	2301      	movs	r3, #1
 80020ea:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80020ee:	e008      	b.n	8002102 <HAL_ADC_ConfigChannel+0x756>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020f4:	f043 0220 	orr.w	r2, r3, #32
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80020fc:	2301      	movs	r3, #1
 80020fe:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2200      	movs	r2, #0
 8002106:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return function status */
  return tmp_hal_status;
 800210a:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800210e:	4618      	mov	r0, r3
 8002110:	37d8      	adds	r7, #216	@ 0xd8
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	80080000 	.word	0x80080000
 800211c:	50040300 	.word	0x50040300
 8002120:	50040000 	.word	0x50040000
 8002124:	c7520000 	.word	0xc7520000
 8002128:	20000008 	.word	0x20000008
 800212c:	053e2d63 	.word	0x053e2d63
 8002130:	cb840000 	.word	0xcb840000
 8002134:	80000001 	.word	0x80000001

08002138 <ADC_ConversionStop>:
  *
  *         (1) On STM32WB series, parameter not available on devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b088      	sub	sp, #32
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
 8002140:	6039      	str	r1, [r7, #0]
    }
    
  }
#else
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8002142:	2300      	movs	r3, #0
 8002144:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4618      	mov	r0, r3
 8002150:	f7ff f984 	bl	800145c <LL_ADC_REG_IsConversionOngoing>
 8002154:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	4618      	mov	r0, r3
 800215c:	f7ff f9a5 	bl	80014aa <LL_ADC_INJ_IsConversionOngoing>
 8002160:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8002162:	693b      	ldr	r3, [r7, #16]
 8002164:	2b00      	cmp	r3, #0
 8002166:	d103      	bne.n	8002170 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	2b00      	cmp	r3, #0
 800216c:	f000 8098 	beq.w	80022a0 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	68db      	ldr	r3, [r3, #12]
 8002176:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800217a:	2b00      	cmp	r3, #0
 800217c:	d02a      	beq.n	80021d4 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	7e5b      	ldrb	r3, [r3, #25]
 8002182:	2b01      	cmp	r3, #1
 8002184:	d126      	bne.n	80021d4 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	7e1b      	ldrb	r3, [r3, #24]
 800218a:	2b01      	cmp	r3, #1
 800218c:	d122      	bne.n	80021d4 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800218e:	2301      	movs	r3, #1
 8002190:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002192:	e014      	b.n	80021be <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8002194:	69fb      	ldr	r3, [r7, #28]
 8002196:	4a45      	ldr	r2, [pc, #276]	@ (80022ac <ADC_ConversionStop+0x174>)
 8002198:	4293      	cmp	r3, r2
 800219a:	d90d      	bls.n	80021b8 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021a0:	f043 0210 	orr.w	r2, r3, #16
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021ac:	f043 0201 	orr.w	r2, r3, #1
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80021b4:	2301      	movs	r3, #1
 80021b6:	e074      	b.n	80022a2 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80021b8:	69fb      	ldr	r3, [r7, #28]
 80021ba:	3301      	adds	r3, #1
 80021bc:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021c8:	2b40      	cmp	r3, #64	@ 0x40
 80021ca:	d1e3      	bne.n	8002194 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	2240      	movs	r2, #64	@ 0x40
 80021d2:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80021d4:	69bb      	ldr	r3, [r7, #24]
 80021d6:	2b02      	cmp	r3, #2
 80021d8:	d014      	beq.n	8002204 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4618      	mov	r0, r3
 80021e0:	f7ff f93c 	bl	800145c <LL_ADC_REG_IsConversionOngoing>
 80021e4:	4603      	mov	r3, r0
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d00c      	beq.n	8002204 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4618      	mov	r0, r3
 80021f0:	f7ff f8f9 	bl	80013e6 <LL_ADC_IsDisableOngoing>
 80021f4:	4603      	mov	r3, r0
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d104      	bne.n	8002204 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4618      	mov	r0, r3
 8002200:	f7ff f918 	bl	8001434 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8002204:	69bb      	ldr	r3, [r7, #24]
 8002206:	2b01      	cmp	r3, #1
 8002208:	d014      	beq.n	8002234 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	4618      	mov	r0, r3
 8002210:	f7ff f94b 	bl	80014aa <LL_ADC_INJ_IsConversionOngoing>
 8002214:	4603      	mov	r3, r0
 8002216:	2b00      	cmp	r3, #0
 8002218:	d00c      	beq.n	8002234 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	4618      	mov	r0, r3
 8002220:	f7ff f8e1 	bl	80013e6 <LL_ADC_IsDisableOngoing>
 8002224:	4603      	mov	r3, r0
 8002226:	2b00      	cmp	r3, #0
 8002228:	d104      	bne.n	8002234 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	4618      	mov	r0, r3
 8002230:	f7ff f927 	bl	8001482 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8002234:	69bb      	ldr	r3, [r7, #24]
 8002236:	2b02      	cmp	r3, #2
 8002238:	d005      	beq.n	8002246 <ADC_ConversionStop+0x10e>
 800223a:	69bb      	ldr	r3, [r7, #24]
 800223c:	2b03      	cmp	r3, #3
 800223e:	d105      	bne.n	800224c <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8002240:	230c      	movs	r3, #12
 8002242:	617b      	str	r3, [r7, #20]
        break;
 8002244:	e005      	b.n	8002252 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8002246:	2308      	movs	r3, #8
 8002248:	617b      	str	r3, [r7, #20]
        break;
 800224a:	e002      	b.n	8002252 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800224c:	2304      	movs	r3, #4
 800224e:	617b      	str	r3, [r7, #20]
        break;
 8002250:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8002252:	f7fe feef 	bl	8001034 <HAL_GetTick>
 8002256:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002258:	e01b      	b.n	8002292 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800225a:	f7fe feeb 	bl	8001034 <HAL_GetTick>
 800225e:	4602      	mov	r2, r0
 8002260:	68bb      	ldr	r3, [r7, #8]
 8002262:	1ad3      	subs	r3, r2, r3
 8002264:	2b05      	cmp	r3, #5
 8002266:	d914      	bls.n	8002292 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	689a      	ldr	r2, [r3, #8]
 800226e:	697b      	ldr	r3, [r7, #20]
 8002270:	4013      	ands	r3, r2
 8002272:	2b00      	cmp	r3, #0
 8002274:	d00d      	beq.n	8002292 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800227a:	f043 0210 	orr.w	r2, r3, #16
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002286:	f043 0201 	orr.w	r2, r3, #1
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800228e:	2301      	movs	r3, #1
 8002290:	e007      	b.n	80022a2 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	689a      	ldr	r2, [r3, #8]
 8002298:	697b      	ldr	r3, [r7, #20]
 800229a:	4013      	ands	r3, r2
 800229c:	2b00      	cmp	r3, #0
 800229e:	d1dc      	bne.n	800225a <ADC_ConversionStop+0x122>

  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return HAL status */
  return HAL_OK;
 80022a0:	2300      	movs	r3, #0
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	3720      	adds	r7, #32
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	a33fffff 	.word	0xa33fffff

080022b0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b084      	sub	sp, #16
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80022b8:	2300      	movs	r3, #0
 80022ba:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4618      	mov	r0, r3
 80022c2:	f7ff f87d 	bl	80013c0 <LL_ADC_IsEnabled>
 80022c6:	4603      	mov	r3, r0
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d15e      	bne.n	800238a <ADC_Enable+0xda>
  {
    /* Check if conditions to enable the ADC are fulfilled */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
#else
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	689a      	ldr	r2, [r3, #8]
 80022d2:	4b30      	ldr	r3, [pc, #192]	@ (8002394 <ADC_Enable+0xe4>)
 80022d4:	4013      	ands	r3, r2
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d00d      	beq.n	80022f6 <ADC_Enable+0x46>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022de:	f043 0210 	orr.w	r2, r3, #16
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022ea:	f043 0201 	orr.w	r2, r3, #1
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80022f2:	2301      	movs	r3, #1
 80022f4:	e04a      	b.n	800238c <ADC_Enable+0xdc>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4618      	mov	r0, r3
 80022fc:	f7ff f838 	bl	8001370 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002300:	4825      	ldr	r0, [pc, #148]	@ (8002398 <ADC_Enable+0xe8>)
 8002302:	f7fe fef5 	bl	80010f0 <LL_ADC_GetCommonPathInternalCh>
 8002306:	4603      	mov	r3, r0
 8002308:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800230c:	2b00      	cmp	r3, #0
 800230e:	d00f      	beq.n	8002330 <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002310:	4b22      	ldr	r3, [pc, #136]	@ (800239c <ADC_Enable+0xec>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	099b      	lsrs	r3, r3, #6
 8002316:	4a22      	ldr	r2, [pc, #136]	@ (80023a0 <ADC_Enable+0xf0>)
 8002318:	fba2 2303 	umull	r2, r3, r2, r3
 800231c:	099b      	lsrs	r3, r3, #6
 800231e:	3301      	adds	r3, #1
 8002320:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8002322:	e002      	b.n	800232a <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8002324:	68bb      	ldr	r3, [r7, #8]
 8002326:	3b01      	subs	r3, #1
 8002328:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	2b00      	cmp	r3, #0
 800232e:	d1f9      	bne.n	8002324 <ADC_Enable+0x74>
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
#endif /*ADC_SUPPORT_2_5_MSPS */
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8002330:	f7fe fe80 	bl	8001034 <HAL_GetTick>
 8002334:	60f8      	str	r0, [r7, #12]
      
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002336:	e021      	b.n	800237c <ADC_Enable+0xcc>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if(LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4618      	mov	r0, r3
 800233e:	f7ff f83f 	bl	80013c0 <LL_ADC_IsEnabled>
 8002342:	4603      	mov	r3, r0
 8002344:	2b00      	cmp	r3, #0
 8002346:	d104      	bne.n	8002352 <ADC_Enable+0xa2>
        {
          LL_ADC_Enable(hadc->Instance);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4618      	mov	r0, r3
 800234e:	f7ff f80f 	bl	8001370 <LL_ADC_Enable>
        }
        
        if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002352:	f7fe fe6f 	bl	8001034 <HAL_GetTick>
 8002356:	4602      	mov	r2, r0
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	1ad3      	subs	r3, r2, r3
 800235c:	2b02      	cmp	r3, #2
 800235e:	d90d      	bls.n	800237c <ADC_Enable+0xcc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002364:	f043 0210 	orr.w	r2, r3, #16
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	655a      	str	r2, [r3, #84]	@ 0x54
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002370:	f043 0201 	orr.w	r2, r3, #1
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	659a      	str	r2, [r3, #88]	@ 0x58
          
          return HAL_ERROR;
 8002378:	2301      	movs	r3, #1
 800237a:	e007      	b.n	800238c <ADC_Enable+0xdc>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f003 0301 	and.w	r3, r3, #1
 8002386:	2b01      	cmp	r3, #1
 8002388:	d1d6      	bne.n	8002338 <ADC_Enable+0x88>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800238a:	2300      	movs	r3, #0
}
 800238c:	4618      	mov	r0, r3
 800238e:	3710      	adds	r7, #16
 8002390:	46bd      	mov	sp, r7
 8002392:	bd80      	pop	{r7, pc}
 8002394:	8000003f 	.word	0x8000003f
 8002398:	50040300 	.word	0x50040300
 800239c:	20000008 	.word	0x20000008
 80023a0:	053e2d63 	.word	0x053e2d63

080023a4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b084      	sub	sp, #16
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	4618      	mov	r0, r3
 80023b2:	f7ff f818 	bl	80013e6 <LL_ADC_IsDisableOngoing>
 80023b6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4618      	mov	r0, r3
 80023be:	f7fe ffff 	bl	80013c0 <LL_ADC_IsEnabled>
 80023c2:	4603      	mov	r3, r0
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d047      	beq.n	8002458 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d144      	bne.n	8002458 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
#else
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	689b      	ldr	r3, [r3, #8]
 80023d4:	f003 030d 	and.w	r3, r3, #13
 80023d8:	2b01      	cmp	r3, #1
 80023da:	d10c      	bne.n	80023f6 <ADC_Disable+0x52>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4618      	mov	r0, r3
 80023e2:	f7fe ffd9 	bl	8001398 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	2203      	movs	r2, #3
 80023ec:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80023ee:	f7fe fe21 	bl	8001034 <HAL_GetTick>
 80023f2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80023f4:	e029      	b.n	800244a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023fa:	f043 0210 	orr.w	r2, r3, #16
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002406:	f043 0201 	orr.w	r2, r3, #1
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 800240e:	2301      	movs	r3, #1
 8002410:	e023      	b.n	800245a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002412:	f7fe fe0f 	bl	8001034 <HAL_GetTick>
 8002416:	4602      	mov	r2, r0
 8002418:	68bb      	ldr	r3, [r7, #8]
 800241a:	1ad3      	subs	r3, r2, r3
 800241c:	2b02      	cmp	r3, #2
 800241e:	d914      	bls.n	800244a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	689b      	ldr	r3, [r3, #8]
 8002426:	f003 0301 	and.w	r3, r3, #1
 800242a:	2b00      	cmp	r3, #0
 800242c:	d00d      	beq.n	800244a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002432:	f043 0210 	orr.w	r2, r3, #16
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800243e:	f043 0201 	orr.w	r2, r3, #1
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002446:	2301      	movs	r3, #1
 8002448:	e007      	b.n	800245a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	689b      	ldr	r3, [r3, #8]
 8002450:	f003 0301 	and.w	r3, r3, #1
 8002454:	2b00      	cmp	r3, #0
 8002456:	d1dc      	bne.n	8002412 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002458:	2300      	movs	r3, #0
}
 800245a:	4618      	mov	r0, r3
 800245c:	3710      	adds	r7, #16
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}
	...

08002464 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002464:	b480      	push	{r7}
 8002466:	b085      	sub	sp, #20
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	f003 0307 	and.w	r3, r3, #7
 8002472:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002474:	4b0c      	ldr	r3, [pc, #48]	@ (80024a8 <__NVIC_SetPriorityGrouping+0x44>)
 8002476:	68db      	ldr	r3, [r3, #12]
 8002478:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800247a:	68ba      	ldr	r2, [r7, #8]
 800247c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002480:	4013      	ands	r3, r2
 8002482:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002488:	68bb      	ldr	r3, [r7, #8]
 800248a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800248c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002490:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002494:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002496:	4a04      	ldr	r2, [pc, #16]	@ (80024a8 <__NVIC_SetPriorityGrouping+0x44>)
 8002498:	68bb      	ldr	r3, [r7, #8]
 800249a:	60d3      	str	r3, [r2, #12]
}
 800249c:	bf00      	nop
 800249e:	3714      	adds	r7, #20
 80024a0:	46bd      	mov	sp, r7
 80024a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a6:	4770      	bx	lr
 80024a8:	e000ed00 	.word	0xe000ed00

080024ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024ac:	b480      	push	{r7}
 80024ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024b0:	4b04      	ldr	r3, [pc, #16]	@ (80024c4 <__NVIC_GetPriorityGrouping+0x18>)
 80024b2:	68db      	ldr	r3, [r3, #12]
 80024b4:	0a1b      	lsrs	r3, r3, #8
 80024b6:	f003 0307 	and.w	r3, r3, #7
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	46bd      	mov	sp, r7
 80024be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c2:	4770      	bx	lr
 80024c4:	e000ed00 	.word	0xe000ed00

080024c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024c8:	b480      	push	{r7}
 80024ca:	b083      	sub	sp, #12
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	4603      	mov	r3, r0
 80024d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	db0b      	blt.n	80024f2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024da:	79fb      	ldrb	r3, [r7, #7]
 80024dc:	f003 021f 	and.w	r2, r3, #31
 80024e0:	4907      	ldr	r1, [pc, #28]	@ (8002500 <__NVIC_EnableIRQ+0x38>)
 80024e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024e6:	095b      	lsrs	r3, r3, #5
 80024e8:	2001      	movs	r0, #1
 80024ea:	fa00 f202 	lsl.w	r2, r0, r2
 80024ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80024f2:	bf00      	nop
 80024f4:	370c      	adds	r7, #12
 80024f6:	46bd      	mov	sp, r7
 80024f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fc:	4770      	bx	lr
 80024fe:	bf00      	nop
 8002500:	e000e100 	.word	0xe000e100

08002504 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002504:	b480      	push	{r7}
 8002506:	b083      	sub	sp, #12
 8002508:	af00      	add	r7, sp, #0
 800250a:	4603      	mov	r3, r0
 800250c:	6039      	str	r1, [r7, #0]
 800250e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002510:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002514:	2b00      	cmp	r3, #0
 8002516:	db0a      	blt.n	800252e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	b2da      	uxtb	r2, r3
 800251c:	490c      	ldr	r1, [pc, #48]	@ (8002550 <__NVIC_SetPriority+0x4c>)
 800251e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002522:	0112      	lsls	r2, r2, #4
 8002524:	b2d2      	uxtb	r2, r2
 8002526:	440b      	add	r3, r1
 8002528:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800252c:	e00a      	b.n	8002544 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	b2da      	uxtb	r2, r3
 8002532:	4908      	ldr	r1, [pc, #32]	@ (8002554 <__NVIC_SetPriority+0x50>)
 8002534:	79fb      	ldrb	r3, [r7, #7]
 8002536:	f003 030f 	and.w	r3, r3, #15
 800253a:	3b04      	subs	r3, #4
 800253c:	0112      	lsls	r2, r2, #4
 800253e:	b2d2      	uxtb	r2, r2
 8002540:	440b      	add	r3, r1
 8002542:	761a      	strb	r2, [r3, #24]
}
 8002544:	bf00      	nop
 8002546:	370c      	adds	r7, #12
 8002548:	46bd      	mov	sp, r7
 800254a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254e:	4770      	bx	lr
 8002550:	e000e100 	.word	0xe000e100
 8002554:	e000ed00 	.word	0xe000ed00

08002558 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002558:	b480      	push	{r7}
 800255a:	b089      	sub	sp, #36	@ 0x24
 800255c:	af00      	add	r7, sp, #0
 800255e:	60f8      	str	r0, [r7, #12]
 8002560:	60b9      	str	r1, [r7, #8]
 8002562:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	f003 0307 	and.w	r3, r3, #7
 800256a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800256c:	69fb      	ldr	r3, [r7, #28]
 800256e:	f1c3 0307 	rsb	r3, r3, #7
 8002572:	2b04      	cmp	r3, #4
 8002574:	bf28      	it	cs
 8002576:	2304      	movcs	r3, #4
 8002578:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800257a:	69fb      	ldr	r3, [r7, #28]
 800257c:	3304      	adds	r3, #4
 800257e:	2b06      	cmp	r3, #6
 8002580:	d902      	bls.n	8002588 <NVIC_EncodePriority+0x30>
 8002582:	69fb      	ldr	r3, [r7, #28]
 8002584:	3b03      	subs	r3, #3
 8002586:	e000      	b.n	800258a <NVIC_EncodePriority+0x32>
 8002588:	2300      	movs	r3, #0
 800258a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800258c:	f04f 32ff 	mov.w	r2, #4294967295
 8002590:	69bb      	ldr	r3, [r7, #24]
 8002592:	fa02 f303 	lsl.w	r3, r2, r3
 8002596:	43da      	mvns	r2, r3
 8002598:	68bb      	ldr	r3, [r7, #8]
 800259a:	401a      	ands	r2, r3
 800259c:	697b      	ldr	r3, [r7, #20]
 800259e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025a0:	f04f 31ff 	mov.w	r1, #4294967295
 80025a4:	697b      	ldr	r3, [r7, #20]
 80025a6:	fa01 f303 	lsl.w	r3, r1, r3
 80025aa:	43d9      	mvns	r1, r3
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025b0:	4313      	orrs	r3, r2
         );
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	3724      	adds	r7, #36	@ 0x24
 80025b6:	46bd      	mov	sp, r7
 80025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025bc:	4770      	bx	lr
	...

080025c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b082      	sub	sp, #8
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	3b01      	subs	r3, #1
 80025cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80025d0:	d301      	bcc.n	80025d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025d2:	2301      	movs	r3, #1
 80025d4:	e00f      	b.n	80025f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025d6:	4a0a      	ldr	r2, [pc, #40]	@ (8002600 <SysTick_Config+0x40>)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	3b01      	subs	r3, #1
 80025dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025de:	210f      	movs	r1, #15
 80025e0:	f04f 30ff 	mov.w	r0, #4294967295
 80025e4:	f7ff ff8e 	bl	8002504 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025e8:	4b05      	ldr	r3, [pc, #20]	@ (8002600 <SysTick_Config+0x40>)
 80025ea:	2200      	movs	r2, #0
 80025ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025ee:	4b04      	ldr	r3, [pc, #16]	@ (8002600 <SysTick_Config+0x40>)
 80025f0:	2207      	movs	r2, #7
 80025f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025f4:	2300      	movs	r3, #0
}
 80025f6:	4618      	mov	r0, r3
 80025f8:	3708      	adds	r7, #8
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd80      	pop	{r7, pc}
 80025fe:	bf00      	nop
 8002600:	e000e010 	.word	0xe000e010

08002604 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b082      	sub	sp, #8
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800260c:	6878      	ldr	r0, [r7, #4]
 800260e:	f7ff ff29 	bl	8002464 <__NVIC_SetPriorityGrouping>
}
 8002612:	bf00      	nop
 8002614:	3708      	adds	r7, #8
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}

0800261a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800261a:	b580      	push	{r7, lr}
 800261c:	b086      	sub	sp, #24
 800261e:	af00      	add	r7, sp, #0
 8002620:	4603      	mov	r3, r0
 8002622:	60b9      	str	r1, [r7, #8]
 8002624:	607a      	str	r2, [r7, #4]
 8002626:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002628:	f7ff ff40 	bl	80024ac <__NVIC_GetPriorityGrouping>
 800262c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800262e:	687a      	ldr	r2, [r7, #4]
 8002630:	68b9      	ldr	r1, [r7, #8]
 8002632:	6978      	ldr	r0, [r7, #20]
 8002634:	f7ff ff90 	bl	8002558 <NVIC_EncodePriority>
 8002638:	4602      	mov	r2, r0
 800263a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800263e:	4611      	mov	r1, r2
 8002640:	4618      	mov	r0, r3
 8002642:	f7ff ff5f 	bl	8002504 <__NVIC_SetPriority>
}
 8002646:	bf00      	nop
 8002648:	3718      	adds	r7, #24
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}

0800264e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800264e:	b580      	push	{r7, lr}
 8002650:	b082      	sub	sp, #8
 8002652:	af00      	add	r7, sp, #0
 8002654:	4603      	mov	r3, r0
 8002656:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002658:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800265c:	4618      	mov	r0, r3
 800265e:	f7ff ff33 	bl	80024c8 <__NVIC_EnableIRQ>
}
 8002662:	bf00      	nop
 8002664:	3708      	adds	r7, #8
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}

0800266a <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800266a:	b580      	push	{r7, lr}
 800266c:	b082      	sub	sp, #8
 800266e:	af00      	add	r7, sp, #0
 8002670:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8002672:	6878      	ldr	r0, [r7, #4]
 8002674:	f7ff ffa4 	bl	80025c0 <SysTick_Config>
 8002678:	4603      	mov	r3, r0
}
 800267a:	4618      	mov	r0, r3
 800267c:	3708      	adds	r7, #8
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}
	...

08002684 <HAL_FLASH_Program>:
  *                are stored the data for the row fast program.
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b086      	sub	sp, #24
 8002688:	af00      	add	r7, sp, #0
 800268a:	60f8      	str	r0, [r7, #12]
 800268c:	60b9      	str	r1, [r7, #8]
 800268e:	e9c7 2300 	strd	r2, r3, [r7]
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_ADDR_ALIGNED_64BITS(Address));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002692:	4b1c      	ldr	r3, [pc, #112]	@ (8002704 <HAL_FLASH_Program+0x80>)
 8002694:	781b      	ldrb	r3, [r3, #0]
 8002696:	2b01      	cmp	r3, #1
 8002698:	d101      	bne.n	800269e <HAL_FLASH_Program+0x1a>
 800269a:	2302      	movs	r3, #2
 800269c:	e02d      	b.n	80026fa <HAL_FLASH_Program+0x76>
 800269e:	4b19      	ldr	r3, [pc, #100]	@ (8002704 <HAL_FLASH_Program+0x80>)
 80026a0:	2201      	movs	r2, #1
 80026a2:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80026a4:	4b17      	ldr	r3, [pc, #92]	@ (8002704 <HAL_FLASH_Program+0x80>)
 80026a6:	2200      	movs	r2, #0
 80026a8:	605a      	str	r2, [r3, #4]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80026aa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80026ae:	f000 f869 	bl	8002784 <FLASH_WaitForLastOperation>
 80026b2:	4603      	mov	r3, r0
 80026b4:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 80026b6:	7dfb      	ldrb	r3, [r7, #23]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d11a      	bne.n	80026f2 <HAL_FLASH_Program+0x6e>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	2b01      	cmp	r3, #1
 80026c0:	d105      	bne.n	80026ce <HAL_FLASH_Program+0x4a>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 80026c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80026c6:	68b8      	ldr	r0, [r7, #8]
 80026c8:	f000 f8ca 	bl	8002860 <FLASH_Program_DoubleWord>
 80026cc:	e004      	b.n	80026d8 <HAL_FLASH_Program+0x54>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address));

      /* Fast program a 64 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	4619      	mov	r1, r3
 80026d2:	68b8      	ldr	r0, [r7, #8]
 80026d4:	f00e f8dc 	bl	8010890 <__FLASH_Program_Fast_veneer>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80026d8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80026dc:	f000 f852 	bl	8002784 <FLASH_WaitForLastOperation>
 80026e0:	4603      	mov	r3, r0
 80026e2:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    CLEAR_BIT(FLASH->CR, TypeProgram);
 80026e4:	4b08      	ldr	r3, [pc, #32]	@ (8002708 <HAL_FLASH_Program+0x84>)
 80026e6:	695a      	ldr	r2, [r3, #20]
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	43db      	mvns	r3, r3
 80026ec:	4906      	ldr	r1, [pc, #24]	@ (8002708 <HAL_FLASH_Program+0x84>)
 80026ee:	4013      	ands	r3, r2
 80026f0:	614b      	str	r3, [r1, #20]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80026f2:	4b04      	ldr	r3, [pc, #16]	@ (8002704 <HAL_FLASH_Program+0x80>)
 80026f4:	2200      	movs	r2, #0
 80026f6:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 80026f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	3718      	adds	r7, #24
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}
 8002702:	bf00      	nop
 8002704:	200002bc 	.word	0x200002bc
 8002708:	58004000 	.word	0x58004000

0800270c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800270c:	b480      	push	{r7}
 800270e:	b083      	sub	sp, #12
 8002710:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002712:	2300      	movs	r3, #0
 8002714:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8002716:	4b0b      	ldr	r3, [pc, #44]	@ (8002744 <HAL_FLASH_Unlock+0x38>)
 8002718:	695b      	ldr	r3, [r3, #20]
 800271a:	2b00      	cmp	r3, #0
 800271c:	da0b      	bge.n	8002736 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800271e:	4b09      	ldr	r3, [pc, #36]	@ (8002744 <HAL_FLASH_Unlock+0x38>)
 8002720:	4a09      	ldr	r2, [pc, #36]	@ (8002748 <HAL_FLASH_Unlock+0x3c>)
 8002722:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002724:	4b07      	ldr	r3, [pc, #28]	@ (8002744 <HAL_FLASH_Unlock+0x38>)
 8002726:	4a09      	ldr	r2, [pc, #36]	@ (800274c <HAL_FLASH_Unlock+0x40>)
 8002728:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800272a:	4b06      	ldr	r3, [pc, #24]	@ (8002744 <HAL_FLASH_Unlock+0x38>)
 800272c:	695b      	ldr	r3, [r3, #20]
 800272e:	2b00      	cmp	r3, #0
 8002730:	da01      	bge.n	8002736 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8002732:	2301      	movs	r3, #1
 8002734:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8002736:	79fb      	ldrb	r3, [r7, #7]
}
 8002738:	4618      	mov	r0, r3
 800273a:	370c      	adds	r7, #12
 800273c:	46bd      	mov	sp, r7
 800273e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002742:	4770      	bx	lr
 8002744:	58004000 	.word	0x58004000
 8002748:	45670123 	.word	0x45670123
 800274c:	cdef89ab 	.word	0xcdef89ab

08002750 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002750:	b480      	push	{r7}
 8002752:	b083      	sub	sp, #12
 8002754:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002756:	2300      	movs	r3, #0
 8002758:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  /* @Note  The lock and unlock procedure is done only using CR registers even from CPU2 */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 800275a:	4b09      	ldr	r3, [pc, #36]	@ (8002780 <HAL_FLASH_Lock+0x30>)
 800275c:	695b      	ldr	r3, [r3, #20]
 800275e:	4a08      	ldr	r2, [pc, #32]	@ (8002780 <HAL_FLASH_Lock+0x30>)
 8002760:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002764:	6153      	str	r3, [r2, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) == 0U)
 8002766:	4b06      	ldr	r3, [pc, #24]	@ (8002780 <HAL_FLASH_Lock+0x30>)
 8002768:	695b      	ldr	r3, [r3, #20]
 800276a:	2b00      	cmp	r3, #0
 800276c:	db01      	blt.n	8002772 <HAL_FLASH_Lock+0x22>
  {
    status = HAL_ERROR;
 800276e:	2301      	movs	r3, #1
 8002770:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8002772:	79fb      	ldrb	r3, [r7, #7]
}
 8002774:	4618      	mov	r0, r3
 8002776:	370c      	adds	r7, #12
 8002778:	46bd      	mov	sp, r7
 800277a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277e:	4770      	bx	lr
 8002780:	58004000 	.word	0x58004000

08002784 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout Maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b084      	sub	sp, #16
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
  uint32_t error;
  uint32_t tickstart = HAL_GetTick();
 800278c:	f7fe fc52 	bl	8001034 <HAL_GetTick>
 8002790:	60b8      	str	r0, [r7, #8]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8002792:	e009      	b.n	80027a8 <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) >= Timeout)
 8002794:	f7fe fc4e 	bl	8001034 <HAL_GetTick>
 8002798:	4602      	mov	r2, r0
 800279a:	68bb      	ldr	r3, [r7, #8]
 800279c:	1ad3      	subs	r3, r2, r3
 800279e:	687a      	ldr	r2, [r7, #4]
 80027a0:	429a      	cmp	r2, r3
 80027a2:	d801      	bhi.n	80027a8 <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 80027a4:	2303      	movs	r3, #3
 80027a6:	e053      	b.n	8002850 <FLASH_WaitForLastOperation+0xcc>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80027a8:	4b2b      	ldr	r3, [pc, #172]	@ (8002858 <FLASH_WaitForLastOperation+0xd4>)
 80027aa:	691b      	ldr	r3, [r3, #16]
 80027ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027b4:	d0ee      	beq.n	8002794 <FLASH_WaitForLastOperation+0x10>
    }
  }

  /* Check FLASH operation error flags */
  error = FLASH->SR;
 80027b6:	4b28      	ldr	r3, [pc, #160]	@ (8002858 <FLASH_WaitForLastOperation+0xd4>)
 80027b8:	691b      	ldr	r3, [r3, #16]
 80027ba:	60fb      	str	r3, [r7, #12]

  /* Check FLASH End of Operation flag */
  if ((error & FLASH_FLAG_EOP) != 0U)
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	f003 0301 	and.w	r3, r3, #1
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d002      	beq.n	80027cc <FLASH_WaitForLastOperation+0x48>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80027c6:	4b24      	ldr	r3, [pc, #144]	@ (8002858 <FLASH_WaitForLastOperation+0xd4>)
 80027c8:	2201      	movs	r2, #1
 80027ca:	611a      	str	r2, [r3, #16]

  /* Workaround for BZ 70309 :
     - OPTVERR is always set at power-up due to failure of engi bytes checking
     - FLASH_WaitForLastOperation() is called at the beginning of erase or program
       operations, so the bit will be clear when performing first operation */
  if ((error & FLASH_FLAG_OPTVERR) != 0U)
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d007      	beq.n	80027e6 <FLASH_WaitForLastOperation+0x62>
  {
    /* Clear FLASH OPTVERR bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80027d6:	4b20      	ldr	r3, [pc, #128]	@ (8002858 <FLASH_WaitForLastOperation+0xd4>)
 80027d8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80027dc:	611a      	str	r2, [r3, #16]

    /* Clear OPTVERR bit in "error" variable to not treat it as error */
    error &= ~FLASH_FLAG_OPTVERR;
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80027e4:	60fb      	str	r3, [r7, #12]
  }

  /* Now update error variable to only error value */
  error &= FLASH_FLAG_SR_ERRORS;
 80027e6:	68fa      	ldr	r2, [r7, #12]
 80027e8:	f24c 33fa 	movw	r3, #50170	@ 0xc3fa
 80027ec:	4013      	ands	r3, r2
 80027ee:	60fb      	str	r3, [r7, #12]

  /* clear error flags */
  __HAL_FLASH_CLEAR_FLAG(error);
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027f6:	d307      	bcc.n	8002808 <FLASH_WaitForLastOperation+0x84>
 80027f8:	4b17      	ldr	r3, [pc, #92]	@ (8002858 <FLASH_WaitForLastOperation+0xd4>)
 80027fa:	699a      	ldr	r2, [r3, #24]
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8002802:	4915      	ldr	r1, [pc, #84]	@ (8002858 <FLASH_WaitForLastOperation+0xd4>)
 8002804:	4313      	orrs	r3, r2
 8002806:	618b      	str	r3, [r1, #24]
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800280e:	2b00      	cmp	r3, #0
 8002810:	d004      	beq.n	800281c <FLASH_WaitForLastOperation+0x98>
 8002812:	4a11      	ldr	r2, [pc, #68]	@ (8002858 <FLASH_WaitForLastOperation+0xd4>)
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800281a:	6113      	str	r3, [r2, #16]

  if (error != 0U)
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d00e      	beq.n	8002840 <FLASH_WaitForLastOperation+0xbc>
  {
    /*Save the error code*/
    pFlash.ErrorCode = error;
 8002822:	4a0e      	ldr	r2, [pc, #56]	@ (800285c <FLASH_WaitForLastOperation+0xd8>)
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	6053      	str	r3, [r2, #4]

    return HAL_ERROR;
 8002828:	2301      	movs	r3, #1
 800282a:	e011      	b.n	8002850 <FLASH_WaitForLastOperation+0xcc>
  }

  /* Wait for control register to be written */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
  {
    if ((HAL_GetTick() - tickstart) >= Timeout)
 800282c:	f7fe fc02 	bl	8001034 <HAL_GetTick>
 8002830:	4602      	mov	r2, r0
 8002832:	68bb      	ldr	r3, [r7, #8]
 8002834:	1ad3      	subs	r3, r2, r3
 8002836:	687a      	ldr	r2, [r7, #4]
 8002838:	429a      	cmp	r2, r3
 800283a:	d801      	bhi.n	8002840 <FLASH_WaitForLastOperation+0xbc>
    {
      return HAL_TIMEOUT;
 800283c:	2303      	movs	r3, #3
 800283e:	e007      	b.n	8002850 <FLASH_WaitForLastOperation+0xcc>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
 8002840:	4b05      	ldr	r3, [pc, #20]	@ (8002858 <FLASH_WaitForLastOperation+0xd4>)
 8002842:	691b      	ldr	r3, [r3, #16]
 8002844:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002848:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800284c:	d0ee      	beq.n	800282c <FLASH_WaitForLastOperation+0xa8>
    }
  }

  return HAL_OK;
 800284e:	2300      	movs	r3, #0
}
 8002850:	4618      	mov	r0, r3
 8002852:	3710      	adds	r7, #16
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}
 8002858:	58004000 	.word	0x58004000
 800285c:	200002bc 	.word	0x200002bc

08002860 <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8002860:	b480      	push	{r7}
 8002862:	b085      	sub	sp, #20
 8002864:	af00      	add	r7, sp, #0
 8002866:	60f8      	str	r0, [r7, #12]
 8002868:	e9c7 2300 	strd	r2, r3, [r7]
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 800286c:	4b0e      	ldr	r3, [pc, #56]	@ (80028a8 <FLASH_Program_DoubleWord+0x48>)
 800286e:	695b      	ldr	r3, [r3, #20]
 8002870:	4a0d      	ldr	r2, [pc, #52]	@ (80028a8 <FLASH_Program_DoubleWord+0x48>)
 8002872:	f043 0301 	orr.w	r3, r3, #1
 8002876:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	683a      	ldr	r2, [r7, #0]
 800287c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 800287e:	f3bf 8f6f 	isb	sy
}
 8002882:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 8002884:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002888:	f04f 0200 	mov.w	r2, #0
 800288c:	f04f 0300 	mov.w	r3, #0
 8002890:	000a      	movs	r2, r1
 8002892:	2300      	movs	r3, #0
 8002894:	68f9      	ldr	r1, [r7, #12]
 8002896:	3104      	adds	r1, #4
 8002898:	4613      	mov	r3, r2
 800289a:	600b      	str	r3, [r1, #0]
}
 800289c:	bf00      	nop
 800289e:	3714      	adds	r7, #20
 80028a0:	46bd      	mov	sp, r7
 80028a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a6:	4770      	bx	lr
 80028a8:	58004000 	.word	0x58004000

080028ac <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased)
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b084      	sub	sp, #16
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
 80028b4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80028b6:	4b24      	ldr	r3, [pc, #144]	@ (8002948 <HAL_FLASHEx_Erase+0x9c>)
 80028b8:	781b      	ldrb	r3, [r3, #0]
 80028ba:	2b01      	cmp	r3, #1
 80028bc:	d101      	bne.n	80028c2 <HAL_FLASHEx_Erase+0x16>
 80028be:	2302      	movs	r3, #2
 80028c0:	e03d      	b.n	800293e <HAL_FLASHEx_Erase+0x92>
 80028c2:	4b21      	ldr	r3, [pc, #132]	@ (8002948 <HAL_FLASHEx_Erase+0x9c>)
 80028c4:	2201      	movs	r2, #1
 80028c6:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80028c8:	4b1f      	ldr	r3, [pc, #124]	@ (8002948 <HAL_FLASHEx_Erase+0x9c>)
 80028ca:	2200      	movs	r2, #0
 80028cc:	605a      	str	r2, [r3, #4]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80028ce:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80028d2:	f7ff ff57 	bl	8002784 <FLASH_WaitForLastOperation>
 80028d6:	4603      	mov	r3, r0
 80028d8:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80028da:	7bfb      	ldrb	r3, [r7, #15]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d12a      	bne.n	8002936 <HAL_FLASHEx_Erase+0x8a>
  {
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_PAGES)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	2b02      	cmp	r3, #2
 80028e6:	d124      	bne.n	8002932 <HAL_FLASHEx_Erase+0x86>
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	f04f 32ff 	mov.w	r2, #4294967295
 80028ee:	601a      	str	r2, [r3, #0]

      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	60bb      	str	r3, [r7, #8]
 80028f6:	e012      	b.n	800291e <HAL_FLASHEx_Erase+0x72>
      {
        /* Start erase page */
        FLASH_PageErase(index);
 80028f8:	68b8      	ldr	r0, [r7, #8]
 80028fa:	f000 f827 	bl	800294c <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80028fe:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002902:	f7ff ff3f 	bl	8002784 <FLASH_WaitForLastOperation>
 8002906:	4603      	mov	r3, r0
 8002908:	73fb      	strb	r3, [r7, #15]

        if (status != HAL_OK)
 800290a:	7bfb      	ldrb	r3, [r7, #15]
 800290c:	2b00      	cmp	r3, #0
 800290e:	d003      	beq.n	8002918 <HAL_FLASHEx_Erase+0x6c>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = index;
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	68ba      	ldr	r2, [r7, #8]
 8002914:	601a      	str	r2, [r3, #0]
          break;
 8002916:	e00a      	b.n	800292e <HAL_FLASHEx_Erase+0x82>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8002918:	68bb      	ldr	r3, [r7, #8]
 800291a:	3301      	adds	r3, #1
 800291c:	60bb      	str	r3, [r7, #8]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	685a      	ldr	r2, [r3, #4]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	689b      	ldr	r3, [r3, #8]
 8002926:	4413      	add	r3, r2
 8002928:	68ba      	ldr	r2, [r7, #8]
 800292a:	429a      	cmp	r2, r3
 800292c:	d3e4      	bcc.n	80028f8 <HAL_FLASHEx_Erase+0x4c>
        }
      }

      /* If operation is completed or interrupted, disable the Page Erase Bit */
      FLASH_AcknowledgePageErase();
 800292e:	f000 f86f 	bl	8002a10 <FLASH_AcknowledgePageErase>
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8002932:	f000 f825 	bl	8002980 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002936:	4b04      	ldr	r3, [pc, #16]	@ (8002948 <HAL_FLASHEx_Erase+0x9c>)
 8002938:	2200      	movs	r2, #0
 800293a:	701a      	strb	r2, [r3, #0]

  return status;
 800293c:	7bfb      	ldrb	r3, [r7, #15]
}
 800293e:	4618      	mov	r0, r3
 8002940:	3710      	adds	r7, #16
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}
 8002946:	bf00      	nop
 8002948:	200002bc 	.word	0x200002bc

0800294c <FLASH_PageErase>:
  * @param  Page FLASH page to erase
  *         This parameter must be a value between 0 and (max number of pages in Flash - 1)
  * @retval None
  */
void FLASH_PageErase(uint32_t Page)
{
 800294c:	b480      	push	{r7}
 800294e:	b083      	sub	sp, #12
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_PAGE(Page));

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
 8002954:	4b09      	ldr	r3, [pc, #36]	@ (800297c <FLASH_PageErase+0x30>)
 8002956:	695b      	ldr	r3, [r3, #20]
 8002958:	f423 62ff 	bic.w	r2, r3, #2040	@ 0x7f8
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	00db      	lsls	r3, r3, #3
 8002960:	4313      	orrs	r3, r2
 8002962:	4a06      	ldr	r2, [pc, #24]	@ (800297c <FLASH_PageErase+0x30>)
 8002964:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002968:	f043 0302 	orr.w	r3, r3, #2
 800296c:	6153      	str	r3, [r2, #20]
}
 800296e:	bf00      	nop
 8002970:	370c      	adds	r7, #12
 8002972:	46bd      	mov	sp, r7
 8002974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002978:	4770      	bx	lr
 800297a:	bf00      	nop
 800297c:	58004000 	.word	0x58004000

08002980 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
static void FLASH_FlushCaches(void)
{
 8002980:	b480      	push	{r7}
 8002982:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) == FLASH_ACR_ICEN)
 8002984:	4b21      	ldr	r3, [pc, #132]	@ (8002a0c <FLASH_FlushCaches+0x8c>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800298c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002990:	d117      	bne.n	80029c2 <FLASH_FlushCaches+0x42>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8002992:	4b1e      	ldr	r3, [pc, #120]	@ (8002a0c <FLASH_FlushCaches+0x8c>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4a1d      	ldr	r2, [pc, #116]	@ (8002a0c <FLASH_FlushCaches+0x8c>)
 8002998:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800299c:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800299e:	4b1b      	ldr	r3, [pc, #108]	@ (8002a0c <FLASH_FlushCaches+0x8c>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	4a1a      	ldr	r2, [pc, #104]	@ (8002a0c <FLASH_FlushCaches+0x8c>)
 80029a4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80029a8:	6013      	str	r3, [r2, #0]
 80029aa:	4b18      	ldr	r3, [pc, #96]	@ (8002a0c <FLASH_FlushCaches+0x8c>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4a17      	ldr	r2, [pc, #92]	@ (8002a0c <FLASH_FlushCaches+0x8c>)
 80029b0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80029b4:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80029b6:	4b15      	ldr	r3, [pc, #84]	@ (8002a0c <FLASH_FlushCaches+0x8c>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4a14      	ldr	r2, [pc, #80]	@ (8002a0c <FLASH_FlushCaches+0x8c>)
 80029bc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80029c0:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) == FLASH_ACR_DCEN)
 80029c2:	4b12      	ldr	r3, [pc, #72]	@ (8002a0c <FLASH_FlushCaches+0x8c>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80029ce:	d117      	bne.n	8002a00 <FLASH_FlushCaches+0x80>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 80029d0:	4b0e      	ldr	r3, [pc, #56]	@ (8002a0c <FLASH_FlushCaches+0x8c>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4a0d      	ldr	r2, [pc, #52]	@ (8002a0c <FLASH_FlushCaches+0x8c>)
 80029d6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80029da:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80029dc:	4b0b      	ldr	r3, [pc, #44]	@ (8002a0c <FLASH_FlushCaches+0x8c>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4a0a      	ldr	r2, [pc, #40]	@ (8002a0c <FLASH_FlushCaches+0x8c>)
 80029e2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80029e6:	6013      	str	r3, [r2, #0]
 80029e8:	4b08      	ldr	r3, [pc, #32]	@ (8002a0c <FLASH_FlushCaches+0x8c>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a07      	ldr	r2, [pc, #28]	@ (8002a0c <FLASH_FlushCaches+0x8c>)
 80029ee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80029f2:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80029f4:	4b05      	ldr	r3, [pc, #20]	@ (8002a0c <FLASH_FlushCaches+0x8c>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4a04      	ldr	r2, [pc, #16]	@ (8002a0c <FLASH_FlushCaches+0x8c>)
 80029fa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80029fe:	6013      	str	r3, [r2, #0]
  }
}
 8002a00:	bf00      	nop
 8002a02:	46bd      	mov	sp, r7
 8002a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a08:	4770      	bx	lr
 8002a0a:	bf00      	nop
 8002a0c:	58004000 	.word	0x58004000

08002a10 <FLASH_AcknowledgePageErase>:
/**
  * @brief  Acknlowldge the page erase operation.
  * @retval None
  */
static void FLASH_AcknowledgePageErase(void)
{
 8002a10:	b480      	push	{r7}
 8002a12:	af00      	add	r7, sp, #0
  CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8002a14:	4b06      	ldr	r3, [pc, #24]	@ (8002a30 <FLASH_AcknowledgePageErase+0x20>)
 8002a16:	695b      	ldr	r3, [r3, #20]
 8002a18:	4a05      	ldr	r2, [pc, #20]	@ (8002a30 <FLASH_AcknowledgePageErase+0x20>)
 8002a1a:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002a1e:	f023 0302 	bic.w	r3, r3, #2
 8002a22:	6153      	str	r3, [r2, #20]
}
 8002a24:	bf00      	nop
 8002a26:	46bd      	mov	sp, r7
 8002a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2c:	4770      	bx	lr
 8002a2e:	bf00      	nop
 8002a30:	58004000 	.word	0x58004000

08002a34 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a34:	b480      	push	{r7}
 8002a36:	b087      	sub	sp, #28
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
 8002a3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a42:	e14c      	b.n	8002cde <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	681a      	ldr	r2, [r3, #0]
 8002a48:	2101      	movs	r1, #1
 8002a4a:	697b      	ldr	r3, [r7, #20]
 8002a4c:	fa01 f303 	lsl.w	r3, r1, r3
 8002a50:	4013      	ands	r3, r2
 8002a52:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	f000 813e 	beq.w	8002cd8 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	f003 0303 	and.w	r3, r3, #3
 8002a64:	2b01      	cmp	r3, #1
 8002a66:	d005      	beq.n	8002a74 <HAL_GPIO_Init+0x40>
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	f003 0303 	and.w	r3, r3, #3
 8002a70:	2b02      	cmp	r3, #2
 8002a72:	d130      	bne.n	8002ad6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	005b      	lsls	r3, r3, #1
 8002a7e:	2203      	movs	r2, #3
 8002a80:	fa02 f303 	lsl.w	r3, r2, r3
 8002a84:	43db      	mvns	r3, r3
 8002a86:	693a      	ldr	r2, [r7, #16]
 8002a88:	4013      	ands	r3, r2
 8002a8a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	68da      	ldr	r2, [r3, #12]
 8002a90:	697b      	ldr	r3, [r7, #20]
 8002a92:	005b      	lsls	r3, r3, #1
 8002a94:	fa02 f303 	lsl.w	r3, r2, r3
 8002a98:	693a      	ldr	r2, [r7, #16]
 8002a9a:	4313      	orrs	r3, r2
 8002a9c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	693a      	ldr	r2, [r7, #16]
 8002aa2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002aaa:	2201      	movs	r2, #1
 8002aac:	697b      	ldr	r3, [r7, #20]
 8002aae:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab2:	43db      	mvns	r3, r3
 8002ab4:	693a      	ldr	r2, [r7, #16]
 8002ab6:	4013      	ands	r3, r2
 8002ab8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	091b      	lsrs	r3, r3, #4
 8002ac0:	f003 0201 	and.w	r2, r3, #1
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aca:	693a      	ldr	r2, [r7, #16]
 8002acc:	4313      	orrs	r3, r2
 8002ace:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	693a      	ldr	r2, [r7, #16]
 8002ad4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	f003 0303 	and.w	r3, r3, #3
 8002ade:	2b03      	cmp	r3, #3
 8002ae0:	d017      	beq.n	8002b12 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	68db      	ldr	r3, [r3, #12]
 8002ae6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002ae8:	697b      	ldr	r3, [r7, #20]
 8002aea:	005b      	lsls	r3, r3, #1
 8002aec:	2203      	movs	r2, #3
 8002aee:	fa02 f303 	lsl.w	r3, r2, r3
 8002af2:	43db      	mvns	r3, r3
 8002af4:	693a      	ldr	r2, [r7, #16]
 8002af6:	4013      	ands	r3, r2
 8002af8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	689a      	ldr	r2, [r3, #8]
 8002afe:	697b      	ldr	r3, [r7, #20]
 8002b00:	005b      	lsls	r3, r3, #1
 8002b02:	fa02 f303 	lsl.w	r3, r2, r3
 8002b06:	693a      	ldr	r2, [r7, #16]
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	693a      	ldr	r2, [r7, #16]
 8002b10:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	f003 0303 	and.w	r3, r3, #3
 8002b1a:	2b02      	cmp	r3, #2
 8002b1c:	d123      	bne.n	8002b66 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002b1e:	697b      	ldr	r3, [r7, #20]
 8002b20:	08da      	lsrs	r2, r3, #3
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	3208      	adds	r2, #8
 8002b26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b2a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002b2c:	697b      	ldr	r3, [r7, #20]
 8002b2e:	f003 0307 	and.w	r3, r3, #7
 8002b32:	009b      	lsls	r3, r3, #2
 8002b34:	220f      	movs	r2, #15
 8002b36:	fa02 f303 	lsl.w	r3, r2, r3
 8002b3a:	43db      	mvns	r3, r3
 8002b3c:	693a      	ldr	r2, [r7, #16]
 8002b3e:	4013      	ands	r3, r2
 8002b40:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	691a      	ldr	r2, [r3, #16]
 8002b46:	697b      	ldr	r3, [r7, #20]
 8002b48:	f003 0307 	and.w	r3, r3, #7
 8002b4c:	009b      	lsls	r3, r3, #2
 8002b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b52:	693a      	ldr	r2, [r7, #16]
 8002b54:	4313      	orrs	r3, r2
 8002b56:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002b58:	697b      	ldr	r3, [r7, #20]
 8002b5a:	08da      	lsrs	r2, r3, #3
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	3208      	adds	r2, #8
 8002b60:	6939      	ldr	r1, [r7, #16]
 8002b62:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	005b      	lsls	r3, r3, #1
 8002b70:	2203      	movs	r2, #3
 8002b72:	fa02 f303 	lsl.w	r3, r2, r3
 8002b76:	43db      	mvns	r3, r3
 8002b78:	693a      	ldr	r2, [r7, #16]
 8002b7a:	4013      	ands	r3, r2
 8002b7c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	685b      	ldr	r3, [r3, #4]
 8002b82:	f003 0203 	and.w	r2, r3, #3
 8002b86:	697b      	ldr	r3, [r7, #20]
 8002b88:	005b      	lsls	r3, r3, #1
 8002b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b8e:	693a      	ldr	r2, [r7, #16]
 8002b90:	4313      	orrs	r3, r2
 8002b92:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	693a      	ldr	r2, [r7, #16]
 8002b98:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	f000 8098 	beq.w	8002cd8 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8002ba8:	4a54      	ldr	r2, [pc, #336]	@ (8002cfc <HAL_GPIO_Init+0x2c8>)
 8002baa:	697b      	ldr	r3, [r7, #20]
 8002bac:	089b      	lsrs	r3, r3, #2
 8002bae:	3302      	adds	r3, #2
 8002bb0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bb4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002bb6:	697b      	ldr	r3, [r7, #20]
 8002bb8:	f003 0303 	and.w	r3, r3, #3
 8002bbc:	009b      	lsls	r3, r3, #2
 8002bbe:	220f      	movs	r2, #15
 8002bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc4:	43db      	mvns	r3, r3
 8002bc6:	693a      	ldr	r2, [r7, #16]
 8002bc8:	4013      	ands	r3, r2
 8002bca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002bd2:	d019      	beq.n	8002c08 <HAL_GPIO_Init+0x1d4>
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	4a4a      	ldr	r2, [pc, #296]	@ (8002d00 <HAL_GPIO_Init+0x2cc>)
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d013      	beq.n	8002c04 <HAL_GPIO_Init+0x1d0>
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	4a49      	ldr	r2, [pc, #292]	@ (8002d04 <HAL_GPIO_Init+0x2d0>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d00d      	beq.n	8002c00 <HAL_GPIO_Init+0x1cc>
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	4a48      	ldr	r2, [pc, #288]	@ (8002d08 <HAL_GPIO_Init+0x2d4>)
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d007      	beq.n	8002bfc <HAL_GPIO_Init+0x1c8>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	4a47      	ldr	r2, [pc, #284]	@ (8002d0c <HAL_GPIO_Init+0x2d8>)
 8002bf0:	4293      	cmp	r3, r2
 8002bf2:	d101      	bne.n	8002bf8 <HAL_GPIO_Init+0x1c4>
 8002bf4:	2304      	movs	r3, #4
 8002bf6:	e008      	b.n	8002c0a <HAL_GPIO_Init+0x1d6>
 8002bf8:	2307      	movs	r3, #7
 8002bfa:	e006      	b.n	8002c0a <HAL_GPIO_Init+0x1d6>
 8002bfc:	2303      	movs	r3, #3
 8002bfe:	e004      	b.n	8002c0a <HAL_GPIO_Init+0x1d6>
 8002c00:	2302      	movs	r3, #2
 8002c02:	e002      	b.n	8002c0a <HAL_GPIO_Init+0x1d6>
 8002c04:	2301      	movs	r3, #1
 8002c06:	e000      	b.n	8002c0a <HAL_GPIO_Init+0x1d6>
 8002c08:	2300      	movs	r3, #0
 8002c0a:	697a      	ldr	r2, [r7, #20]
 8002c0c:	f002 0203 	and.w	r2, r2, #3
 8002c10:	0092      	lsls	r2, r2, #2
 8002c12:	4093      	lsls	r3, r2
 8002c14:	693a      	ldr	r2, [r7, #16]
 8002c16:	4313      	orrs	r3, r2
 8002c18:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002c1a:	4938      	ldr	r1, [pc, #224]	@ (8002cfc <HAL_GPIO_Init+0x2c8>)
 8002c1c:	697b      	ldr	r3, [r7, #20]
 8002c1e:	089b      	lsrs	r3, r3, #2
 8002c20:	3302      	adds	r3, #2
 8002c22:	693a      	ldr	r2, [r7, #16]
 8002c24:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002c28:	4b39      	ldr	r3, [pc, #228]	@ (8002d10 <HAL_GPIO_Init+0x2dc>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	43db      	mvns	r3, r3
 8002c32:	693a      	ldr	r2, [r7, #16]
 8002c34:	4013      	ands	r3, r2
 8002c36:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d003      	beq.n	8002c4c <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8002c44:	693a      	ldr	r2, [r7, #16]
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	4313      	orrs	r3, r2
 8002c4a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002c4c:	4a30      	ldr	r2, [pc, #192]	@ (8002d10 <HAL_GPIO_Init+0x2dc>)
 8002c4e:	693b      	ldr	r3, [r7, #16]
 8002c50:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002c52:	4b2f      	ldr	r3, [pc, #188]	@ (8002d10 <HAL_GPIO_Init+0x2dc>)
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	43db      	mvns	r3, r3
 8002c5c:	693a      	ldr	r2, [r7, #16]
 8002c5e:	4013      	ands	r3, r2
 8002c60:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d003      	beq.n	8002c76 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8002c6e:	693a      	ldr	r2, [r7, #16]
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	4313      	orrs	r3, r2
 8002c74:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002c76:	4a26      	ldr	r2, [pc, #152]	@ (8002d10 <HAL_GPIO_Init+0x2dc>)
 8002c78:	693b      	ldr	r3, [r7, #16]
 8002c7a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002c7c:	4b24      	ldr	r3, [pc, #144]	@ (8002d10 <HAL_GPIO_Init+0x2dc>)
 8002c7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002c82:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	43db      	mvns	r3, r3
 8002c88:	693a      	ldr	r2, [r7, #16]
 8002c8a:	4013      	ands	r3, r2
 8002c8c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d003      	beq.n	8002ca2 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8002c9a:	693a      	ldr	r2, [r7, #16]
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002ca2:	4a1b      	ldr	r2, [pc, #108]	@ (8002d10 <HAL_GPIO_Init+0x2dc>)
 8002ca4:	693b      	ldr	r3, [r7, #16]
 8002ca6:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 8002caa:	4b19      	ldr	r3, [pc, #100]	@ (8002d10 <HAL_GPIO_Init+0x2dc>)
 8002cac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002cb0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	43db      	mvns	r3, r3
 8002cb6:	693a      	ldr	r2, [r7, #16]
 8002cb8:	4013      	ands	r3, r2
 8002cba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d003      	beq.n	8002cd0 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8002cc8:	693a      	ldr	r2, [r7, #16]
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002cd0:	4a0f      	ldr	r2, [pc, #60]	@ (8002d10 <HAL_GPIO_Init+0x2dc>)
 8002cd2:	693b      	ldr	r3, [r7, #16]
 8002cd4:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 8002cd8:	697b      	ldr	r3, [r7, #20]
 8002cda:	3301      	adds	r3, #1
 8002cdc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	681a      	ldr	r2, [r3, #0]
 8002ce2:	697b      	ldr	r3, [r7, #20]
 8002ce4:	fa22 f303 	lsr.w	r3, r2, r3
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	f47f aeab 	bne.w	8002a44 <HAL_GPIO_Init+0x10>
  }
}
 8002cee:	bf00      	nop
 8002cf0:	bf00      	nop
 8002cf2:	371c      	adds	r7, #28
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfa:	4770      	bx	lr
 8002cfc:	40010000 	.word	0x40010000
 8002d00:	48000400 	.word	0x48000400
 8002d04:	48000800 	.word	0x48000800
 8002d08:	48000c00 	.word	0x48000c00
 8002d0c:	48001000 	.word	0x48001000
 8002d10:	58000800 	.word	0x58000800

08002d14 <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002d14:	b480      	push	{r7}
 8002d16:	b085      	sub	sp, #20
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
 8002d1c:	460b      	mov	r3, r1
 8002d1e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	691a      	ldr	r2, [r3, #16]
 8002d24:	887b      	ldrh	r3, [r7, #2]
 8002d26:	4013      	ands	r3, r2
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d002      	beq.n	8002d32 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	73fb      	strb	r3, [r7, #15]
 8002d30:	e001      	b.n	8002d36 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002d32:	2300      	movs	r3, #0
 8002d34:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002d36:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d38:	4618      	mov	r0, r3
 8002d3a:	3714      	adds	r7, #20
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d42:	4770      	bx	lr

08002d44 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b083      	sub	sp, #12
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
 8002d4c:	460b      	mov	r3, r1
 8002d4e:	807b      	strh	r3, [r7, #2]
 8002d50:	4613      	mov	r3, r2
 8002d52:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002d54:	787b      	ldrb	r3, [r7, #1]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d003      	beq.n	8002d62 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002d5a:	887a      	ldrh	r2, [r7, #2]
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002d60:	e002      	b.n	8002d68 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002d62:	887a      	ldrh	r2, [r7, #2]
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002d68:	bf00      	nop
 8002d6a:	370c      	adds	r7, #12
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d72:	4770      	bx	lr

08002d74 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b082      	sub	sp, #8
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002d7e:	4b08      	ldr	r3, [pc, #32]	@ (8002da0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d80:	68da      	ldr	r2, [r3, #12]
 8002d82:	88fb      	ldrh	r3, [r7, #6]
 8002d84:	4013      	ands	r3, r2
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d006      	beq.n	8002d98 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002d8a:	4a05      	ldr	r2, [pc, #20]	@ (8002da0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d8c:	88fb      	ldrh	r3, [r7, #6]
 8002d8e:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002d90:	88fb      	ldrh	r3, [r7, #6]
 8002d92:	4618      	mov	r0, r3
 8002d94:	f7fd fcc4 	bl	8000720 <HAL_GPIO_EXTI_Callback>
  }
}
 8002d98:	bf00      	nop
 8002d9a:	3708      	adds	r7, #8
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bd80      	pop	{r7, pc}
 8002da0:	58000800 	.word	0x58000800

08002da4 <LL_APB1_GRP1_ForceReset>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_ForceReset(uint32_t Periphs)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b083      	sub	sp, #12
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR1, Periphs);
 8002dac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002db0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002db2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	4313      	orrs	r3, r2
 8002dba:	638b      	str	r3, [r1, #56]	@ 0x38
}
 8002dbc:	bf00      	nop
 8002dbe:	370c      	adds	r7, #12
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc6:	4770      	bx	lr

08002dc8 <LL_APB1_GRP2_ForceReset>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_ForceReset(uint32_t Periphs)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	b083      	sub	sp, #12
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR2, Periphs);
 8002dd0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002dd4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002dd6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	4313      	orrs	r3, r2
 8002dde:	63cb      	str	r3, [r1, #60]	@ 0x3c
}
 8002de0:	bf00      	nop
 8002de2:	370c      	adds	r7, #12
 8002de4:	46bd      	mov	sp, r7
 8002de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dea:	4770      	bx	lr

08002dec <LL_APB1_GRP1_ReleaseReset>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_ReleaseReset(uint32_t Periphs)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b083      	sub	sp, #12
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 8002df4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002df8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	43db      	mvns	r3, r3
 8002dfe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002e02:	4013      	ands	r3, r2
 8002e04:	638b      	str	r3, [r1, #56]	@ 0x38
}
 8002e06:	bf00      	nop
 8002e08:	370c      	adds	r7, #12
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e10:	4770      	bx	lr

08002e12 <LL_APB1_GRP2_ReleaseReset>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_ReleaseReset(uint32_t Periphs)
{
 8002e12:	b480      	push	{r7}
 8002e14:	b083      	sub	sp, #12
 8002e16:	af00      	add	r7, sp, #0
 8002e18:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR2, Periphs);
 8002e1a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e1e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	43db      	mvns	r3, r3
 8002e24:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002e28:	4013      	ands	r3, r2
 8002e2a:	63cb      	str	r3, [r1, #60]	@ 0x3c
}
 8002e2c:	bf00      	nop
 8002e2e:	370c      	adds	r7, #12
 8002e30:	46bd      	mov	sp, r7
 8002e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e36:	4770      	bx	lr

08002e38 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b084      	sub	sp, #16
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d101      	bne.n	8002e4a <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	e08f      	b.n	8002f6a <HAL_LPTIM_Init+0x132>
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	2b01      	cmp	r3, #1
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8002e56:	b2db      	uxtb	r3, r3
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d106      	bne.n	8002e6a <HAL_LPTIM_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2200      	movs	r2, #0
 8002e60:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 8002e64:	6878      	ldr	r0, [r7, #4]
 8002e66:	f7fd fe01 	bl	8000a6c <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2202      	movs	r2, #2
 8002e6e:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	68db      	ldr	r3, [r3, #12]
 8002e78:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	2b01      	cmp	r3, #1
 8002e80:	d004      	beq.n	8002e8c <HAL_LPTIM_Init+0x54>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e86:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002e8a:	d103      	bne.n	8002e94 <HAL_LPTIM_Init+0x5c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	f023 031e 	bic.w	r3, r3, #30
 8002e92:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	695b      	ldr	r3, [r3, #20]
 8002e98:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002e9c:	4293      	cmp	r3, r2
 8002e9e:	d005      	beq.n	8002eac <HAL_LPTIM_Init+0x74>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8002ea6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8002eaa:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8002eac:	68fa      	ldr	r2, [r7, #12]
 8002eae:	4b31      	ldr	r3, [pc, #196]	@ (8002f74 <HAL_LPTIM_Init+0x13c>)
 8002eb0:	4013      	ands	r3, r2
 8002eb2:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8002ebc:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 8002ec2:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              hlptim->Init.OutputPolarity  |
 8002ec8:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              hlptim->Init.UpdateMode      |
 8002ece:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8002ed0:	68fa      	ldr	r2, [r7, #12]
 8002ed2:	4313      	orrs	r3, r2
 8002ed4:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d107      	bne.n	8002eee <HAL_LPTIM_Init+0xb6>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8002ee6:	4313      	orrs	r3, r2
 8002ee8:	68fa      	ldr	r2, [r7, #12]
 8002eea:	4313      	orrs	r3, r2
 8002eec:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	2b01      	cmp	r3, #1
 8002ef4:	d004      	beq.n	8002f00 <HAL_LPTIM_Init+0xc8>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002efa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002efe:	d107      	bne.n	8002f10 <HAL_LPTIM_Init+0xd8>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	68fa      	ldr	r2, [r7, #12]
 8002f0c:	4313      	orrs	r3, r2
 8002f0e:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	695b      	ldr	r3, [r3, #20]
 8002f14:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d00a      	beq.n	8002f32 <HAL_LPTIM_Init+0xfa>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8002f24:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 8002f2a:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8002f2c:	68fa      	ldr	r2, [r7, #12]
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	68fa      	ldr	r2, [r7, #12]
 8002f38:	60da      	str	r2, [r3, #12]
#if defined(LPTIM_OR_OR)

  /* Configure LPTIM input sources */
  if (hlptim->Instance == LPTIM1)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4a0e      	ldr	r2, [pc, #56]	@ (8002f78 <HAL_LPTIM_Init+0x140>)
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d108      	bne.n	8002f56 <HAL_LPTIM_Init+0x11e>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->OR = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	430a      	orrs	r2, r1
 8002f52:	621a      	str	r2, [r3, #32]
 8002f54:	e004      	b.n	8002f60 <HAL_LPTIM_Init+0x128>
  {
    /* Check LPTIM Input1 source */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

    /* Configure LPTIM Input1 source */
    hlptim->Instance->OR = hlptim->Init.Input1Source;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	687a      	ldr	r2, [r7, #4]
 8002f5c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002f5e:	621a      	str	r2, [r3, #32]
  }
#endif /* LPTIM_OR_OR */

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2201      	movs	r2, #1
 8002f64:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8002f68:	2300      	movs	r3, #0
}
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	3710      	adds	r7, #16
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bd80      	pop	{r7, pc}
 8002f72:	bf00      	nop
 8002f74:	ff19f1fe 	.word	0xff19f1fe
 8002f78:	40007c00 	.word	0x40007c00

08002f7c <HAL_LPTIM_PWM_Start>:
  * @param  Pulse Specifies the compare value.
  *         This parameter must be a value between 0x0000 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_PWM_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Pulse)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b084      	sub	sp, #16
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	60f8      	str	r0, [r7, #12]
 8002f84:	60b9      	str	r1, [r7, #8]
 8002f86:	607a      	str	r2, [r7, #4]
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
  assert_param(IS_LPTIM_PERIOD(Period));
  assert_param(IS_LPTIM_PULSE(Pulse));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	2202      	movs	r2, #2
 8002f8c:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Reset WAVE bit to set PWM mode */
  hlptim->Instance->CFGR &= ~LPTIM_CFGR_WAVE;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	68da      	ldr	r2, [r3, #12]
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8002f9e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	691a      	ldr	r2, [r3, #16]
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f042 0201 	orr.w	r2, r2, #1
 8002fae:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	2210      	movs	r2, #16
 8002fb6:	605a      	str	r2, [r3, #4]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	68ba      	ldr	r2, [r7, #8]
 8002fbe:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8002fc0:	2110      	movs	r1, #16
 8002fc2:	68f8      	ldr	r0, [r7, #12]
 8002fc4:	f000 f852 	bl	800306c <LPTIM_WaitForFlag>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	2b03      	cmp	r3, #3
 8002fcc:	d101      	bne.n	8002fd2 <HAL_LPTIM_PWM_Start+0x56>
  {
    return HAL_TIMEOUT;
 8002fce:	2303      	movs	r3, #3
 8002fd0:	e01d      	b.n	800300e <HAL_LPTIM_PWM_Start+0x92>
  }

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	2208      	movs	r2, #8
 8002fd8:	605a      	str	r2, [r3, #4]

  /* Load the pulse value in the compare register */
  __HAL_LPTIM_COMPARE_SET(hlptim, Pulse);
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	687a      	ldr	r2, [r7, #4]
 8002fe0:	615a      	str	r2, [r3, #20]

  /* Wait for the completion of the write operation to the LPTIM_CMP register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 8002fe2:	2108      	movs	r1, #8
 8002fe4:	68f8      	ldr	r0, [r7, #12]
 8002fe6:	f000 f841 	bl	800306c <LPTIM_WaitForFlag>
 8002fea:	4603      	mov	r3, r0
 8002fec:	2b03      	cmp	r3, #3
 8002fee:	d101      	bne.n	8002ff4 <HAL_LPTIM_PWM_Start+0x78>
  {
    return HAL_TIMEOUT;
 8002ff0:	2303      	movs	r3, #3
 8002ff2:	e00c      	b.n	800300e <HAL_LPTIM_PWM_Start+0x92>
  }

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	691a      	ldr	r2, [r3, #16]
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f042 0204 	orr.w	r2, r2, #4
 8003002:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	2201      	movs	r2, #1
 8003008:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 800300c:	2300      	movs	r3, #0
}
 800300e:	4618      	mov	r0, r3
 8003010:	3710      	adds	r7, #16
 8003012:	46bd      	mov	sp, r7
 8003014:	bd80      	pop	{r7, pc}

08003016 <HAL_LPTIM_PWM_Stop>:
  * @brief  Stop the LPTIM PWM generation.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_PWM_Stop(LPTIM_HandleTypeDef *hlptim)
{
 8003016:	b580      	push	{r7, lr}
 8003018:	b082      	sub	sp, #8
 800301a:	af00      	add	r7, sp, #0
 800301c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2202      	movs	r2, #2
 8003022:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8003026:	6878      	ldr	r0, [r7, #4]
 8003028:	f000 f850 	bl	80030cc <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 800302c:	6878      	ldr	r0, [r7, #4]
 800302e:	f000 f80e 	bl	800304e <HAL_LPTIM_GetState>
 8003032:	4603      	mov	r3, r0
 8003034:	2b03      	cmp	r3, #3
 8003036:	d101      	bne.n	800303c <HAL_LPTIM_PWM_Stop+0x26>
  {
    return HAL_TIMEOUT;
 8003038:	2303      	movs	r3, #3
 800303a:	e004      	b.n	8003046 <HAL_LPTIM_PWM_Stop+0x30>
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2201      	movs	r2, #1
 8003040:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8003044:	2300      	movs	r3, #0
}
 8003046:	4618      	mov	r0, r3
 8003048:	3708      	adds	r7, #8
 800304a:	46bd      	mov	sp, r7
 800304c:	bd80      	pop	{r7, pc}

0800304e <HAL_LPTIM_GetState>:
  * @brief  Return the LPTIM handle state.
  * @param  hlptim LPTIM handle
  * @retval HAL state
  */
HAL_LPTIM_StateTypeDef HAL_LPTIM_GetState(const LPTIM_HandleTypeDef *hlptim)
{
 800304e:	b480      	push	{r7}
 8003050:	b083      	sub	sp, #12
 8003052:	af00      	add	r7, sp, #0
 8003054:	6078      	str	r0, [r7, #4]
  /* Return LPTIM handle state */
  return hlptim->State;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800305c:	b2db      	uxtb	r3, r3
}
 800305e:	4618      	mov	r0, r3
 8003060:	370c      	adds	r7, #12
 8003062:	46bd      	mov	sp, r7
 8003064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003068:	4770      	bx	lr
	...

0800306c <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(const LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 800306c:	b480      	push	{r7}
 800306e:	b085      	sub	sp, #20
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
 8003074:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 8003076:	2300      	movs	r3, #0
 8003078:	73fb      	strb	r3, [r7, #15]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 800307a:	4b12      	ldr	r3, [pc, #72]	@ (80030c4 <LPTIM_WaitForFlag+0x58>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4a12      	ldr	r2, [pc, #72]	@ (80030c8 <LPTIM_WaitForFlag+0x5c>)
 8003080:	fba2 2303 	umull	r2, r3, r2, r3
 8003084:	0b9b      	lsrs	r3, r3, #14
 8003086:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800308a:	fb02 f303 	mul.w	r3, r2, r3
 800308e:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	3b01      	subs	r3, #1
 8003094:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 8003096:	68bb      	ldr	r3, [r7, #8]
 8003098:	2b00      	cmp	r3, #0
 800309a:	d101      	bne.n	80030a0 <LPTIM_WaitForFlag+0x34>
    {
      result = HAL_TIMEOUT;
 800309c:	2303      	movs	r3, #3
 800309e:	73fb      	strb	r3, [r7, #15]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	681a      	ldr	r2, [r3, #0]
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	4013      	ands	r3, r2
 80030aa:	683a      	ldr	r2, [r7, #0]
 80030ac:	429a      	cmp	r2, r3
 80030ae:	d002      	beq.n	80030b6 <LPTIM_WaitForFlag+0x4a>
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d1ec      	bne.n	8003090 <LPTIM_WaitForFlag+0x24>

  return result;
 80030b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80030b8:	4618      	mov	r0, r3
 80030ba:	3714      	adds	r7, #20
 80030bc:	46bd      	mov	sp, r7
 80030be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c2:	4770      	bx	lr
 80030c4:	20000008 	.word	0x20000008
 80030c8:	d1b71759 	.word	0xd1b71759

080030cc <LPTIM_Disable>:
  *         Please check Errata Sheet ES0335 for more details under "MCU may remain
  *         stuck in LPTIM interrupt when entering Stop mode" section.
  * @retval None
  */
void LPTIM_Disable(LPTIM_HandleTypeDef *hlptim)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b08c      	sub	sp, #48	@ 0x30
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80030d4:	f3ef 8310 	mrs	r3, PRIMASK
 80030d8:	613b      	str	r3, [r7, #16]
  return(result);
 80030da:	693b      	ldr	r3, [r7, #16]
#if defined(LPTIM_OR_OR)
  uint32_t tmpOR;
#endif /* LPTIM_OR_OR */

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 80030dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80030de:	2301      	movs	r3, #1
 80030e0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030e2:	697b      	ldr	r3, [r7, #20]
 80030e4:	f383 8810 	msr	PRIMASK, r3
}
 80030e8:	bf00      	nop
  __set_PRIMASK(1) ;

  /*********** Save LPTIM Config ***********/
  tmpIER = hlptim->Instance->IER;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	689b      	ldr	r3, [r3, #8]
 80030f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  tmpCFGR = hlptim->Instance->CFGR;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	68db      	ldr	r3, [r3, #12]
 80030f8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmpCMP = hlptim->Instance->CMP;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	695b      	ldr	r3, [r3, #20]
 8003100:	623b      	str	r3, [r7, #32]
  tmpARR = hlptim->Instance->ARR;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	699b      	ldr	r3, [r3, #24]
 8003108:	61fb      	str	r3, [r7, #28]
#if defined(LPTIM_OR_OR)
  tmpOR = hlptim->Instance->OR;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	6a1b      	ldr	r3, [r3, #32]
 8003110:	61bb      	str	r3, [r7, #24]
#endif /* LPTIM_OR_OR */

  /*********** Reset LPTIM ***********/
  switch ((uint32_t)hlptim->Instance)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4a3b      	ldr	r2, [pc, #236]	@ (8003204 <LPTIM_Disable+0x138>)
 8003118:	4293      	cmp	r3, r2
 800311a:	d003      	beq.n	8003124 <LPTIM_Disable+0x58>
 800311c:	4a3a      	ldr	r2, [pc, #232]	@ (8003208 <LPTIM_Disable+0x13c>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d009      	beq.n	8003136 <LPTIM_Disable+0x6a>
      __HAL_RCC_LPTIM2_FORCE_RESET();
      __HAL_RCC_LPTIM2_RELEASE_RESET();
      break;
#endif /* LPTIM2 */
    default:
      break;
 8003122:	e00f      	b.n	8003144 <LPTIM_Disable+0x78>
      __HAL_RCC_LPTIM1_FORCE_RESET();
 8003124:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8003128:	f7ff fe3c 	bl	8002da4 <LL_APB1_GRP1_ForceReset>
      __HAL_RCC_LPTIM1_RELEASE_RESET();
 800312c:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8003130:	f7ff fe5c 	bl	8002dec <LL_APB1_GRP1_ReleaseReset>
      break;
 8003134:	e006      	b.n	8003144 <LPTIM_Disable+0x78>
      __HAL_RCC_LPTIM2_FORCE_RESET();
 8003136:	2020      	movs	r0, #32
 8003138:	f7ff fe46 	bl	8002dc8 <LL_APB1_GRP2_ForceReset>
      __HAL_RCC_LPTIM2_RELEASE_RESET();
 800313c:	2020      	movs	r0, #32
 800313e:	f7ff fe68 	bl	8002e12 <LL_APB1_GRP2_ReleaseReset>
      break;
 8003142:	bf00      	nop
  }

  /*********** Restore LPTIM Config ***********/
  if ((tmpCMP != 0UL) || (tmpARR != 0UL))
 8003144:	6a3b      	ldr	r3, [r7, #32]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d102      	bne.n	8003150 <LPTIM_Disable+0x84>
 800314a:	69fb      	ldr	r3, [r7, #28]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d03b      	beq.n	80031c8 <LPTIM_Disable+0xfc>
  {
    if (tmpCMP != 0UL)
 8003150:	6a3b      	ldr	r3, [r7, #32]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d01a      	beq.n	800318c <LPTIM_Disable+0xc0>
    {
      /* Restore CMP register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	691a      	ldr	r2, [r3, #16]
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f042 0201 	orr.w	r2, r2, #1
 8003164:	611a      	str	r2, [r3, #16]
      hlptim->Instance->CMP = tmpCMP;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	6a3a      	ldr	r2, [r7, #32]
 800316c:	615a      	str	r2, [r3, #20]

      /* Wait for the completion of the write operation to the LPTIM_CMP register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 800316e:	2108      	movs	r1, #8
 8003170:	6878      	ldr	r0, [r7, #4]
 8003172:	f7ff ff7b 	bl	800306c <LPTIM_WaitForFlag>
 8003176:	4603      	mov	r3, r0
 8003178:	2b03      	cmp	r3, #3
 800317a:	d103      	bne.n	8003184 <LPTIM_Disable+0xb8>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2203      	movs	r2, #3
 8003180:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	2208      	movs	r2, #8
 800318a:	605a      	str	r2, [r3, #4]
    }

    if (tmpARR != 0UL)
 800318c:	69fb      	ldr	r3, [r7, #28]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d01a      	beq.n	80031c8 <LPTIM_Disable+0xfc>
    {
      /* Restore ARR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	691a      	ldr	r2, [r3, #16]
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f042 0201 	orr.w	r2, r2, #1
 80031a0:	611a      	str	r2, [r3, #16]
      hlptim->Instance->ARR = tmpARR;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	69fa      	ldr	r2, [r7, #28]
 80031a8:	619a      	str	r2, [r3, #24]

      /* Wait for the completion of the write operation to the LPTIM_ARR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 80031aa:	2110      	movs	r1, #16
 80031ac:	6878      	ldr	r0, [r7, #4]
 80031ae:	f7ff ff5d 	bl	800306c <LPTIM_WaitForFlag>
 80031b2:	4603      	mov	r3, r0
 80031b4:	2b03      	cmp	r3, #3
 80031b6:	d103      	bne.n	80031c0 <LPTIM_Disable+0xf4>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2203      	movs	r2, #3
 80031bc:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
      }

      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	2210      	movs	r2, #16
 80031c6:	605a      	str	r2, [r3, #4]
    }
  }

  /* Restore configuration registers (LPTIM should be disabled first) */
  hlptim->Instance->CR &= ~(LPTIM_CR_ENABLE);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	691a      	ldr	r2, [r3, #16]
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f022 0201 	bic.w	r2, r2, #1
 80031d6:	611a      	str	r2, [r3, #16]
  hlptim->Instance->IER = tmpIER;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80031de:	609a      	str	r2, [r3, #8]
  hlptim->Instance->CFGR = tmpCFGR;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031e6:	60da      	str	r2, [r3, #12]
#if defined(LPTIM_OR_OR)
  hlptim->Instance->OR = tmpOR;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	69ba      	ldr	r2, [r7, #24]
 80031ee:	621a      	str	r2, [r3, #32]
 80031f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031f2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	f383 8810 	msr	PRIMASK, r3
}
 80031fa:	bf00      	nop
#endif /* LPTIM_OR_OR */

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 80031fc:	bf00      	nop
 80031fe:	3730      	adds	r7, #48	@ 0x30
 8003200:	46bd      	mov	sp, r7
 8003202:	bd80      	pop	{r7, pc}
 8003204:	40007c00 	.word	0x40007c00
 8003208:	40009400 	.word	0x40009400

0800320c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b084      	sub	sp, #16
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d101      	bne.n	800321e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800321a:	2301      	movs	r3, #1
 800321c:	e0c0      	b.n	80033a0 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8003224:	b2db      	uxtb	r3, r3
 8003226:	2b00      	cmp	r3, #0
 8003228:	d106      	bne.n	8003238 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	2200      	movs	r2, #0
 800322e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003232:	6878      	ldr	r0, [r7, #4]
 8003234:	f00c fb20 	bl	800f878 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2203      	movs	r2, #3
 800323c:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4618      	mov	r0, r3
 8003246:	f003 fb97 	bl	8006978 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800324a:	2300      	movs	r3, #0
 800324c:	73fb      	strb	r3, [r7, #15]
 800324e:	e03e      	b.n	80032ce <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003250:	7bfa      	ldrb	r2, [r7, #15]
 8003252:	6879      	ldr	r1, [r7, #4]
 8003254:	4613      	mov	r3, r2
 8003256:	009b      	lsls	r3, r3, #2
 8003258:	4413      	add	r3, r2
 800325a:	00db      	lsls	r3, r3, #3
 800325c:	440b      	add	r3, r1
 800325e:	3311      	adds	r3, #17
 8003260:	2201      	movs	r2, #1
 8003262:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003264:	7bfa      	ldrb	r2, [r7, #15]
 8003266:	6879      	ldr	r1, [r7, #4]
 8003268:	4613      	mov	r3, r2
 800326a:	009b      	lsls	r3, r3, #2
 800326c:	4413      	add	r3, r2
 800326e:	00db      	lsls	r3, r3, #3
 8003270:	440b      	add	r3, r1
 8003272:	3310      	adds	r3, #16
 8003274:	7bfa      	ldrb	r2, [r7, #15]
 8003276:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003278:	7bfa      	ldrb	r2, [r7, #15]
 800327a:	6879      	ldr	r1, [r7, #4]
 800327c:	4613      	mov	r3, r2
 800327e:	009b      	lsls	r3, r3, #2
 8003280:	4413      	add	r3, r2
 8003282:	00db      	lsls	r3, r3, #3
 8003284:	440b      	add	r3, r1
 8003286:	3313      	adds	r3, #19
 8003288:	2200      	movs	r2, #0
 800328a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800328c:	7bfa      	ldrb	r2, [r7, #15]
 800328e:	6879      	ldr	r1, [r7, #4]
 8003290:	4613      	mov	r3, r2
 8003292:	009b      	lsls	r3, r3, #2
 8003294:	4413      	add	r3, r2
 8003296:	00db      	lsls	r3, r3, #3
 8003298:	440b      	add	r3, r1
 800329a:	3320      	adds	r3, #32
 800329c:	2200      	movs	r2, #0
 800329e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80032a0:	7bfa      	ldrb	r2, [r7, #15]
 80032a2:	6879      	ldr	r1, [r7, #4]
 80032a4:	4613      	mov	r3, r2
 80032a6:	009b      	lsls	r3, r3, #2
 80032a8:	4413      	add	r3, r2
 80032aa:	00db      	lsls	r3, r3, #3
 80032ac:	440b      	add	r3, r1
 80032ae:	3324      	adds	r3, #36	@ 0x24
 80032b0:	2200      	movs	r2, #0
 80032b2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80032b4:	7bfb      	ldrb	r3, [r7, #15]
 80032b6:	6879      	ldr	r1, [r7, #4]
 80032b8:	1c5a      	adds	r2, r3, #1
 80032ba:	4613      	mov	r3, r2
 80032bc:	009b      	lsls	r3, r3, #2
 80032be:	4413      	add	r3, r2
 80032c0:	00db      	lsls	r3, r3, #3
 80032c2:	440b      	add	r3, r1
 80032c4:	2200      	movs	r2, #0
 80032c6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80032c8:	7bfb      	ldrb	r3, [r7, #15]
 80032ca:	3301      	adds	r3, #1
 80032cc:	73fb      	strb	r3, [r7, #15]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	791b      	ldrb	r3, [r3, #4]
 80032d2:	7bfa      	ldrb	r2, [r7, #15]
 80032d4:	429a      	cmp	r2, r3
 80032d6:	d3bb      	bcc.n	8003250 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80032d8:	2300      	movs	r3, #0
 80032da:	73fb      	strb	r3, [r7, #15]
 80032dc:	e044      	b.n	8003368 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80032de:	7bfa      	ldrb	r2, [r7, #15]
 80032e0:	6879      	ldr	r1, [r7, #4]
 80032e2:	4613      	mov	r3, r2
 80032e4:	009b      	lsls	r3, r3, #2
 80032e6:	4413      	add	r3, r2
 80032e8:	00db      	lsls	r3, r3, #3
 80032ea:	440b      	add	r3, r1
 80032ec:	f203 1351 	addw	r3, r3, #337	@ 0x151
 80032f0:	2200      	movs	r2, #0
 80032f2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80032f4:	7bfa      	ldrb	r2, [r7, #15]
 80032f6:	6879      	ldr	r1, [r7, #4]
 80032f8:	4613      	mov	r3, r2
 80032fa:	009b      	lsls	r3, r3, #2
 80032fc:	4413      	add	r3, r2
 80032fe:	00db      	lsls	r3, r3, #3
 8003300:	440b      	add	r3, r1
 8003302:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003306:	7bfa      	ldrb	r2, [r7, #15]
 8003308:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800330a:	7bfa      	ldrb	r2, [r7, #15]
 800330c:	6879      	ldr	r1, [r7, #4]
 800330e:	4613      	mov	r3, r2
 8003310:	009b      	lsls	r3, r3, #2
 8003312:	4413      	add	r3, r2
 8003314:	00db      	lsls	r3, r3, #3
 8003316:	440b      	add	r3, r1
 8003318:	f203 1353 	addw	r3, r3, #339	@ 0x153
 800331c:	2200      	movs	r2, #0
 800331e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003320:	7bfa      	ldrb	r2, [r7, #15]
 8003322:	6879      	ldr	r1, [r7, #4]
 8003324:	4613      	mov	r3, r2
 8003326:	009b      	lsls	r3, r3, #2
 8003328:	4413      	add	r3, r2
 800332a:	00db      	lsls	r3, r3, #3
 800332c:	440b      	add	r3, r1
 800332e:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8003332:	2200      	movs	r2, #0
 8003334:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003336:	7bfa      	ldrb	r2, [r7, #15]
 8003338:	6879      	ldr	r1, [r7, #4]
 800333a:	4613      	mov	r3, r2
 800333c:	009b      	lsls	r3, r3, #2
 800333e:	4413      	add	r3, r2
 8003340:	00db      	lsls	r3, r3, #3
 8003342:	440b      	add	r3, r1
 8003344:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8003348:	2200      	movs	r2, #0
 800334a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800334c:	7bfa      	ldrb	r2, [r7, #15]
 800334e:	6879      	ldr	r1, [r7, #4]
 8003350:	4613      	mov	r3, r2
 8003352:	009b      	lsls	r3, r3, #2
 8003354:	4413      	add	r3, r2
 8003356:	00db      	lsls	r3, r3, #3
 8003358:	440b      	add	r3, r1
 800335a:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800335e:	2200      	movs	r2, #0
 8003360:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003362:	7bfb      	ldrb	r3, [r7, #15]
 8003364:	3301      	adds	r3, #1
 8003366:	73fb      	strb	r3, [r7, #15]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	791b      	ldrb	r3, [r3, #4]
 800336c:	7bfa      	ldrb	r2, [r7, #15]
 800336e:	429a      	cmp	r2, r3
 8003370:	d3b5      	bcc.n	80032de <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6818      	ldr	r0, [r3, #0]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	3304      	adds	r3, #4
 800337a:	e893 0006 	ldmia.w	r3, {r1, r2}
 800337e:	f003 fb16 	bl	80069ae <USB_DevInit>

  hpcd->USB_Address = 0U;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2200      	movs	r2, #0
 8003386:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2201      	movs	r2, #1
 800338c:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	7a9b      	ldrb	r3, [r3, #10]
 8003394:	2b01      	cmp	r3, #1
 8003396:	d102      	bne.n	800339e <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003398:	6878      	ldr	r0, [r7, #4]
 800339a:	f001 fc5d 	bl	8004c58 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800339e:	2300      	movs	r3, #0
}
 80033a0:	4618      	mov	r0, r3
 80033a2:	3710      	adds	r7, #16
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bd80      	pop	{r7, pc}

080033a8 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b082      	sub	sp, #8
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80033b6:	2b01      	cmp	r3, #1
 80033b8:	d101      	bne.n	80033be <HAL_PCD_Start+0x16>
 80033ba:	2302      	movs	r3, #2
 80033bc:	e012      	b.n	80033e4 <HAL_PCD_Start+0x3c>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2201      	movs	r2, #1
 80033c2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	4618      	mov	r0, r3
 80033cc:	f003 fabd 	bl	800694a <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4618      	mov	r0, r3
 80033d6:	f005 f8b1 	bl	800853c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2200      	movs	r2, #0
 80033de:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80033e2:	2300      	movs	r3, #0
}
 80033e4:	4618      	mov	r0, r3
 80033e6:	3708      	adds	r7, #8
 80033e8:	46bd      	mov	sp, r7
 80033ea:	bd80      	pop	{r7, pc}

080033ec <HAL_PCD_Stop>:
  * @brief  Stop the USB device.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Stop(PCD_HandleTypeDef *hpcd)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b082      	sub	sp, #8
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80033fa:	2b01      	cmp	r3, #1
 80033fc:	d101      	bne.n	8003402 <HAL_PCD_Stop+0x16>
 80033fe:	2302      	movs	r3, #2
 8003400:	e012      	b.n	8003428 <HAL_PCD_Stop+0x3c>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2201      	movs	r2, #1
 8003406:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_DISABLE(hpcd);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4618      	mov	r0, r3
 8003410:	f003 fab2 	bl	8006978 <USB_DisableGlobalInt>
  (void)USB_DevDisconnect(hpcd->Instance);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4618      	mov	r0, r3
 800341a:	f005 f8a6 	bl	800856a <USB_DevDisconnect>
  __HAL_UNLOCK(hpcd);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2200      	movs	r2, #0
 8003422:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003426:	2300      	movs	r3, #0
}
 8003428:	4618      	mov	r0, r3
 800342a:	3708      	adds	r7, #8
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}

08003430 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b084      	sub	sp, #16
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	4618      	mov	r0, r3
 800343e:	f005 f8a9 	bl	8008594 <USB_ReadInterrupts>
 8003442:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800344a:	2b00      	cmp	r3, #0
 800344c:	d003      	beq.n	8003456 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800344e:	6878      	ldr	r0, [r7, #4]
 8003450:	f000 fb33 	bl	8003aba <PCD_EP_ISR_Handler>

    return;
 8003454:	e110      	b.n	8003678 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800345c:	2b00      	cmp	r3, #0
 800345e:	d013      	beq.n	8003488 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003468:	b29a      	uxth	r2, r3
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003472:	b292      	uxth	r2, r2
 8003474:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8003478:	6878      	ldr	r0, [r7, #4]
 800347a:	f00c faa2 	bl	800f9c2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800347e:	2100      	movs	r1, #0
 8003480:	6878      	ldr	r0, [r7, #4]
 8003482:	f000 f8fc 	bl	800367e <HAL_PCD_SetAddress>

    return;
 8003486:	e0f7      	b.n	8003678 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800348e:	2b00      	cmp	r3, #0
 8003490:	d00c      	beq.n	80034ac <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800349a:	b29a      	uxth	r2, r3
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80034a4:	b292      	uxth	r2, r2
 80034a6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80034aa:	e0e5      	b.n	8003678 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d00c      	beq.n	80034d0 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80034be:	b29a      	uxth	r2, r3
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80034c8:	b292      	uxth	r2, r2
 80034ca:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80034ce:	e0d3      	b.n	8003678 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d034      	beq.n	8003544 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80034e2:	b29a      	uxth	r2, r3
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f022 0204 	bic.w	r2, r2, #4
 80034ec:	b292      	uxth	r2, r2
 80034ee:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80034fa:	b29a      	uxth	r2, r3
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f022 0208 	bic.w	r2, r2, #8
 8003504:	b292      	uxth	r2, r2
 8003506:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8003510:	2b01      	cmp	r3, #1
 8003512:	d107      	bne.n	8003524 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2200      	movs	r2, #0
 8003518:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800351c:	2100      	movs	r1, #0
 800351e:	6878      	ldr	r0, [r7, #4]
 8003520:	f00c fc74 	bl	800fe0c <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8003524:	6878      	ldr	r0, [r7, #4]
 8003526:	f00c fa85 	bl	800fa34 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003532:	b29a      	uxth	r2, r3
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800353c:	b292      	uxth	r2, r2
 800353e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8003542:	e099      	b.n	8003678 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800354a:	2b00      	cmp	r3, #0
 800354c:	d027      	beq.n	800359e <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003556:	b29a      	uxth	r2, r3
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f042 0208 	orr.w	r2, r2, #8
 8003560:	b292      	uxth	r2, r2
 8003562:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800356e:	b29a      	uxth	r2, r3
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003578:	b292      	uxth	r2, r2
 800357a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003586:	b29a      	uxth	r2, r3
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f042 0204 	orr.w	r2, r2, #4
 8003590:	b292      	uxth	r2, r2
 8003592:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8003596:	6878      	ldr	r0, [r7, #4]
 8003598:	f00c fa32 	bl	800fa00 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800359c:	e06c      	b.n	8003678 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d040      	beq.n	800362a <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80035b0:	b29a      	uxth	r2, r3
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80035ba:	b292      	uxth	r2, r2
 80035bc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d12b      	bne.n	8003622 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80035d2:	b29a      	uxth	r2, r3
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f042 0204 	orr.w	r2, r2, #4
 80035dc:	b292      	uxth	r2, r2
 80035de:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80035ea:	b29a      	uxth	r2, r3
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f042 0208 	orr.w	r2, r2, #8
 80035f4:	b292      	uxth	r2, r2
 80035f6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2201      	movs	r2, #1
 80035fe:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800360a:	b29b      	uxth	r3, r3
 800360c:	089b      	lsrs	r3, r3, #2
 800360e:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8003618:	2101      	movs	r1, #1
 800361a:	6878      	ldr	r0, [r7, #4]
 800361c:	f00c fbf6 	bl	800fe0c <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8003620:	e02a      	b.n	8003678 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8003622:	6878      	ldr	r0, [r7, #4]
 8003624:	f00c f9ec 	bl	800fa00 <HAL_PCD_SuspendCallback>
    return;
 8003628:	e026      	b.n	8003678 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003630:	2b00      	cmp	r3, #0
 8003632:	d00f      	beq.n	8003654 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800363c:	b29a      	uxth	r2, r3
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003646:	b292      	uxth	r2, r2
 8003648:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800364c:	6878      	ldr	r0, [r7, #4]
 800364e:	f00c f9aa 	bl	800f9a6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8003652:	e011      	b.n	8003678 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800365a:	2b00      	cmp	r3, #0
 800365c:	d00c      	beq.n	8003678 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003666:	b29a      	uxth	r2, r3
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003670:	b292      	uxth	r2, r2
 8003672:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8003676:	bf00      	nop
  }
}
 8003678:	3710      	adds	r7, #16
 800367a:	46bd      	mov	sp, r7
 800367c:	bd80      	pop	{r7, pc}

0800367e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800367e:	b580      	push	{r7, lr}
 8003680:	b082      	sub	sp, #8
 8003682:	af00      	add	r7, sp, #0
 8003684:	6078      	str	r0, [r7, #4]
 8003686:	460b      	mov	r3, r1
 8003688:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003690:	2b01      	cmp	r3, #1
 8003692:	d101      	bne.n	8003698 <HAL_PCD_SetAddress+0x1a>
 8003694:	2302      	movs	r3, #2
 8003696:	e012      	b.n	80036be <HAL_PCD_SetAddress+0x40>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2201      	movs	r2, #1
 800369c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	78fa      	ldrb	r2, [r7, #3]
 80036a4:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	78fa      	ldrb	r2, [r7, #3]
 80036ac:	4611      	mov	r1, r2
 80036ae:	4618      	mov	r0, r3
 80036b0:	f004 ff30 	bl	8008514 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2200      	movs	r2, #0
 80036b8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80036bc:	2300      	movs	r3, #0
}
 80036be:	4618      	mov	r0, r3
 80036c0:	3708      	adds	r7, #8
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd80      	pop	{r7, pc}

080036c6 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80036c6:	b580      	push	{r7, lr}
 80036c8:	b084      	sub	sp, #16
 80036ca:	af00      	add	r7, sp, #0
 80036cc:	6078      	str	r0, [r7, #4]
 80036ce:	4608      	mov	r0, r1
 80036d0:	4611      	mov	r1, r2
 80036d2:	461a      	mov	r2, r3
 80036d4:	4603      	mov	r3, r0
 80036d6:	70fb      	strb	r3, [r7, #3]
 80036d8:	460b      	mov	r3, r1
 80036da:	803b      	strh	r3, [r7, #0]
 80036dc:	4613      	mov	r3, r2
 80036de:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80036e0:	2300      	movs	r3, #0
 80036e2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80036e4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	da0e      	bge.n	800370a <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80036ec:	78fb      	ldrb	r3, [r7, #3]
 80036ee:	f003 0207 	and.w	r2, r3, #7
 80036f2:	4613      	mov	r3, r2
 80036f4:	009b      	lsls	r3, r3, #2
 80036f6:	4413      	add	r3, r2
 80036f8:	00db      	lsls	r3, r3, #3
 80036fa:	3310      	adds	r3, #16
 80036fc:	687a      	ldr	r2, [r7, #4]
 80036fe:	4413      	add	r3, r2
 8003700:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	2201      	movs	r2, #1
 8003706:	705a      	strb	r2, [r3, #1]
 8003708:	e00e      	b.n	8003728 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800370a:	78fb      	ldrb	r3, [r7, #3]
 800370c:	f003 0207 	and.w	r2, r3, #7
 8003710:	4613      	mov	r3, r2
 8003712:	009b      	lsls	r3, r3, #2
 8003714:	4413      	add	r3, r2
 8003716:	00db      	lsls	r3, r3, #3
 8003718:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800371c:	687a      	ldr	r2, [r7, #4]
 800371e:	4413      	add	r3, r2
 8003720:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	2200      	movs	r2, #0
 8003726:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003728:	78fb      	ldrb	r3, [r7, #3]
 800372a:	f003 0307 	and.w	r3, r3, #7
 800372e:	b2da      	uxtb	r2, r3
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8003734:	883b      	ldrh	r3, [r7, #0]
 8003736:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	78ba      	ldrb	r2, [r7, #2]
 8003742:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003744:	78bb      	ldrb	r3, [r7, #2]
 8003746:	2b02      	cmp	r3, #2
 8003748:	d102      	bne.n	8003750 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	2200      	movs	r2, #0
 800374e:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003756:	2b01      	cmp	r3, #1
 8003758:	d101      	bne.n	800375e <HAL_PCD_EP_Open+0x98>
 800375a:	2302      	movs	r3, #2
 800375c:	e00e      	b.n	800377c <HAL_PCD_EP_Open+0xb6>
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2201      	movs	r2, #1
 8003762:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	68f9      	ldr	r1, [r7, #12]
 800376c:	4618      	mov	r0, r3
 800376e:	f003 f953 	bl	8006a18 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2200      	movs	r2, #0
 8003776:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 800377a:	7afb      	ldrb	r3, [r7, #11]
}
 800377c:	4618      	mov	r0, r3
 800377e:	3710      	adds	r7, #16
 8003780:	46bd      	mov	sp, r7
 8003782:	bd80      	pop	{r7, pc}

08003784 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	b084      	sub	sp, #16
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
 800378c:	460b      	mov	r3, r1
 800378e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003790:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003794:	2b00      	cmp	r3, #0
 8003796:	da0e      	bge.n	80037b6 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003798:	78fb      	ldrb	r3, [r7, #3]
 800379a:	f003 0207 	and.w	r2, r3, #7
 800379e:	4613      	mov	r3, r2
 80037a0:	009b      	lsls	r3, r3, #2
 80037a2:	4413      	add	r3, r2
 80037a4:	00db      	lsls	r3, r3, #3
 80037a6:	3310      	adds	r3, #16
 80037a8:	687a      	ldr	r2, [r7, #4]
 80037aa:	4413      	add	r3, r2
 80037ac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	2201      	movs	r2, #1
 80037b2:	705a      	strb	r2, [r3, #1]
 80037b4:	e00e      	b.n	80037d4 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80037b6:	78fb      	ldrb	r3, [r7, #3]
 80037b8:	f003 0207 	and.w	r2, r3, #7
 80037bc:	4613      	mov	r3, r2
 80037be:	009b      	lsls	r3, r3, #2
 80037c0:	4413      	add	r3, r2
 80037c2:	00db      	lsls	r3, r3, #3
 80037c4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80037c8:	687a      	ldr	r2, [r7, #4]
 80037ca:	4413      	add	r3, r2
 80037cc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	2200      	movs	r2, #0
 80037d2:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80037d4:	78fb      	ldrb	r3, [r7, #3]
 80037d6:	f003 0307 	and.w	r3, r3, #7
 80037da:	b2da      	uxtb	r2, r3
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80037e6:	2b01      	cmp	r3, #1
 80037e8:	d101      	bne.n	80037ee <HAL_PCD_EP_Close+0x6a>
 80037ea:	2302      	movs	r3, #2
 80037ec:	e00e      	b.n	800380c <HAL_PCD_EP_Close+0x88>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2201      	movs	r2, #1
 80037f2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	68f9      	ldr	r1, [r7, #12]
 80037fc:	4618      	mov	r0, r3
 80037fe:	f003 fdf3 	bl	80073e8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2200      	movs	r2, #0
 8003806:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800380a:	2300      	movs	r3, #0
}
 800380c:	4618      	mov	r0, r3
 800380e:	3710      	adds	r7, #16
 8003810:	46bd      	mov	sp, r7
 8003812:	bd80      	pop	{r7, pc}

08003814 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b086      	sub	sp, #24
 8003818:	af00      	add	r7, sp, #0
 800381a:	60f8      	str	r0, [r7, #12]
 800381c:	607a      	str	r2, [r7, #4]
 800381e:	603b      	str	r3, [r7, #0]
 8003820:	460b      	mov	r3, r1
 8003822:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003824:	7afb      	ldrb	r3, [r7, #11]
 8003826:	f003 0207 	and.w	r2, r3, #7
 800382a:	4613      	mov	r3, r2
 800382c:	009b      	lsls	r3, r3, #2
 800382e:	4413      	add	r3, r2
 8003830:	00db      	lsls	r3, r3, #3
 8003832:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003836:	68fa      	ldr	r2, [r7, #12]
 8003838:	4413      	add	r3, r2
 800383a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800383c:	697b      	ldr	r3, [r7, #20]
 800383e:	687a      	ldr	r2, [r7, #4]
 8003840:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003842:	697b      	ldr	r3, [r7, #20]
 8003844:	683a      	ldr	r2, [r7, #0]
 8003846:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003848:	697b      	ldr	r3, [r7, #20]
 800384a:	2200      	movs	r2, #0
 800384c:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800384e:	697b      	ldr	r3, [r7, #20]
 8003850:	2200      	movs	r2, #0
 8003852:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003854:	7afb      	ldrb	r3, [r7, #11]
 8003856:	f003 0307 	and.w	r3, r3, #7
 800385a:	b2da      	uxtb	r2, r3
 800385c:	697b      	ldr	r3, [r7, #20]
 800385e:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	6979      	ldr	r1, [r7, #20]
 8003866:	4618      	mov	r0, r3
 8003868:	f003 ffab 	bl	80077c2 <USB_EPStartXfer>

  return HAL_OK;
 800386c:	2300      	movs	r3, #0
}
 800386e:	4618      	mov	r0, r3
 8003870:	3718      	adds	r7, #24
 8003872:	46bd      	mov	sp, r7
 8003874:	bd80      	pop	{r7, pc}

08003876 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8003876:	b480      	push	{r7}
 8003878:	b083      	sub	sp, #12
 800387a:	af00      	add	r7, sp, #0
 800387c:	6078      	str	r0, [r7, #4]
 800387e:	460b      	mov	r3, r1
 8003880:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003882:	78fb      	ldrb	r3, [r7, #3]
 8003884:	f003 0207 	and.w	r2, r3, #7
 8003888:	6879      	ldr	r1, [r7, #4]
 800388a:	4613      	mov	r3, r2
 800388c:	009b      	lsls	r3, r3, #2
 800388e:	4413      	add	r3, r2
 8003890:	00db      	lsls	r3, r3, #3
 8003892:	440b      	add	r3, r1
 8003894:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8003898:	681b      	ldr	r3, [r3, #0]
}
 800389a:	4618      	mov	r0, r3
 800389c:	370c      	adds	r7, #12
 800389e:	46bd      	mov	sp, r7
 80038a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a4:	4770      	bx	lr

080038a6 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80038a6:	b580      	push	{r7, lr}
 80038a8:	b086      	sub	sp, #24
 80038aa:	af00      	add	r7, sp, #0
 80038ac:	60f8      	str	r0, [r7, #12]
 80038ae:	607a      	str	r2, [r7, #4]
 80038b0:	603b      	str	r3, [r7, #0]
 80038b2:	460b      	mov	r3, r1
 80038b4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80038b6:	7afb      	ldrb	r3, [r7, #11]
 80038b8:	f003 0207 	and.w	r2, r3, #7
 80038bc:	4613      	mov	r3, r2
 80038be:	009b      	lsls	r3, r3, #2
 80038c0:	4413      	add	r3, r2
 80038c2:	00db      	lsls	r3, r3, #3
 80038c4:	3310      	adds	r3, #16
 80038c6:	68fa      	ldr	r2, [r7, #12]
 80038c8:	4413      	add	r3, r2
 80038ca:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80038cc:	697b      	ldr	r3, [r7, #20]
 80038ce:	687a      	ldr	r2, [r7, #4]
 80038d0:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80038d2:	697b      	ldr	r3, [r7, #20]
 80038d4:	683a      	ldr	r2, [r7, #0]
 80038d6:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	2201      	movs	r2, #1
 80038dc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 80038e0:	697b      	ldr	r3, [r7, #20]
 80038e2:	683a      	ldr	r2, [r7, #0]
 80038e4:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 80038e6:	697b      	ldr	r3, [r7, #20]
 80038e8:	2200      	movs	r2, #0
 80038ea:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80038ec:	697b      	ldr	r3, [r7, #20]
 80038ee:	2201      	movs	r2, #1
 80038f0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80038f2:	7afb      	ldrb	r3, [r7, #11]
 80038f4:	f003 0307 	and.w	r3, r3, #7
 80038f8:	b2da      	uxtb	r2, r3
 80038fa:	697b      	ldr	r3, [r7, #20]
 80038fc:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	6979      	ldr	r1, [r7, #20]
 8003904:	4618      	mov	r0, r3
 8003906:	f003 ff5c 	bl	80077c2 <USB_EPStartXfer>

  return HAL_OK;
 800390a:	2300      	movs	r3, #0
}
 800390c:	4618      	mov	r0, r3
 800390e:	3718      	adds	r7, #24
 8003910:	46bd      	mov	sp, r7
 8003912:	bd80      	pop	{r7, pc}

08003914 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b084      	sub	sp, #16
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
 800391c:	460b      	mov	r3, r1
 800391e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003920:	78fb      	ldrb	r3, [r7, #3]
 8003922:	f003 0307 	and.w	r3, r3, #7
 8003926:	687a      	ldr	r2, [r7, #4]
 8003928:	7912      	ldrb	r2, [r2, #4]
 800392a:	4293      	cmp	r3, r2
 800392c:	d901      	bls.n	8003932 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800392e:	2301      	movs	r3, #1
 8003930:	e03e      	b.n	80039b0 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003932:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003936:	2b00      	cmp	r3, #0
 8003938:	da0e      	bge.n	8003958 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800393a:	78fb      	ldrb	r3, [r7, #3]
 800393c:	f003 0207 	and.w	r2, r3, #7
 8003940:	4613      	mov	r3, r2
 8003942:	009b      	lsls	r3, r3, #2
 8003944:	4413      	add	r3, r2
 8003946:	00db      	lsls	r3, r3, #3
 8003948:	3310      	adds	r3, #16
 800394a:	687a      	ldr	r2, [r7, #4]
 800394c:	4413      	add	r3, r2
 800394e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	2201      	movs	r2, #1
 8003954:	705a      	strb	r2, [r3, #1]
 8003956:	e00c      	b.n	8003972 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003958:	78fa      	ldrb	r2, [r7, #3]
 800395a:	4613      	mov	r3, r2
 800395c:	009b      	lsls	r3, r3, #2
 800395e:	4413      	add	r3, r2
 8003960:	00db      	lsls	r3, r3, #3
 8003962:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003966:	687a      	ldr	r2, [r7, #4]
 8003968:	4413      	add	r3, r2
 800396a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	2200      	movs	r2, #0
 8003970:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	2201      	movs	r2, #1
 8003976:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003978:	78fb      	ldrb	r3, [r7, #3]
 800397a:	f003 0307 	and.w	r3, r3, #7
 800397e:	b2da      	uxtb	r2, r3
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800398a:	2b01      	cmp	r3, #1
 800398c:	d101      	bne.n	8003992 <HAL_PCD_EP_SetStall+0x7e>
 800398e:	2302      	movs	r3, #2
 8003990:	e00e      	b.n	80039b0 <HAL_PCD_EP_SetStall+0x9c>
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2201      	movs	r2, #1
 8003996:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	68f9      	ldr	r1, [r7, #12]
 80039a0:	4618      	mov	r0, r3
 80039a2:	f004 fcbd 	bl	8008320 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2200      	movs	r2, #0
 80039aa:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80039ae:	2300      	movs	r3, #0
}
 80039b0:	4618      	mov	r0, r3
 80039b2:	3710      	adds	r7, #16
 80039b4:	46bd      	mov	sp, r7
 80039b6:	bd80      	pop	{r7, pc}

080039b8 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b084      	sub	sp, #16
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
 80039c0:	460b      	mov	r3, r1
 80039c2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80039c4:	78fb      	ldrb	r3, [r7, #3]
 80039c6:	f003 030f 	and.w	r3, r3, #15
 80039ca:	687a      	ldr	r2, [r7, #4]
 80039cc:	7912      	ldrb	r2, [r2, #4]
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d901      	bls.n	80039d6 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80039d2:	2301      	movs	r3, #1
 80039d4:	e040      	b.n	8003a58 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80039d6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	da0e      	bge.n	80039fc <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80039de:	78fb      	ldrb	r3, [r7, #3]
 80039e0:	f003 0207 	and.w	r2, r3, #7
 80039e4:	4613      	mov	r3, r2
 80039e6:	009b      	lsls	r3, r3, #2
 80039e8:	4413      	add	r3, r2
 80039ea:	00db      	lsls	r3, r3, #3
 80039ec:	3310      	adds	r3, #16
 80039ee:	687a      	ldr	r2, [r7, #4]
 80039f0:	4413      	add	r3, r2
 80039f2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	2201      	movs	r2, #1
 80039f8:	705a      	strb	r2, [r3, #1]
 80039fa:	e00e      	b.n	8003a1a <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80039fc:	78fb      	ldrb	r3, [r7, #3]
 80039fe:	f003 0207 	and.w	r2, r3, #7
 8003a02:	4613      	mov	r3, r2
 8003a04:	009b      	lsls	r3, r3, #2
 8003a06:	4413      	add	r3, r2
 8003a08:	00db      	lsls	r3, r3, #3
 8003a0a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003a0e:	687a      	ldr	r2, [r7, #4]
 8003a10:	4413      	add	r3, r2
 8003a12:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	2200      	movs	r2, #0
 8003a18:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003a20:	78fb      	ldrb	r3, [r7, #3]
 8003a22:	f003 0307 	and.w	r3, r3, #7
 8003a26:	b2da      	uxtb	r2, r3
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003a32:	2b01      	cmp	r3, #1
 8003a34:	d101      	bne.n	8003a3a <HAL_PCD_EP_ClrStall+0x82>
 8003a36:	2302      	movs	r3, #2
 8003a38:	e00e      	b.n	8003a58 <HAL_PCD_EP_ClrStall+0xa0>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2201      	movs	r2, #1
 8003a3e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	68f9      	ldr	r1, [r7, #12]
 8003a48:	4618      	mov	r0, r3
 8003a4a:	f004 fcba 	bl	80083c2 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2200      	movs	r2, #0
 8003a52:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003a56:	2300      	movs	r3, #0
}
 8003a58:	4618      	mov	r0, r3
 8003a5a:	3710      	adds	r7, #16
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bd80      	pop	{r7, pc}

08003a60 <HAL_PCD_EP_Flush>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b082      	sub	sp, #8
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
 8003a68:	460b      	mov	r3, r1
 8003a6a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003a72:	2b01      	cmp	r3, #1
 8003a74:	d101      	bne.n	8003a7a <HAL_PCD_EP_Flush+0x1a>
 8003a76:	2302      	movs	r3, #2
 8003a78:	e01b      	b.n	8003ab2 <HAL_PCD_EP_Flush+0x52>
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	2201      	movs	r2, #1
 8003a7e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  if ((ep_addr & 0x80U) == 0x80U)
 8003a82:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	da09      	bge.n	8003a9e <HAL_PCD_EP_Flush+0x3e>
  {
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681a      	ldr	r2, [r3, #0]
 8003a8e:	78fb      	ldrb	r3, [r7, #3]
 8003a90:	f003 0307 	and.w	r3, r3, #7
 8003a94:	4619      	mov	r1, r3
 8003a96:	4610      	mov	r0, r2
 8003a98:	f002 ffa7 	bl	80069ea <USB_FlushTxFifo>
 8003a9c:	e004      	b.n	8003aa8 <HAL_PCD_EP_Flush+0x48>
  }
  else
  {
    (void)USB_FlushRxFifo(hpcd->Instance);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	f002 ffad 	bl	8006a02 <USB_FlushRxFifo>
  }

  __HAL_UNLOCK(hpcd);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003ab0:	2300      	movs	r3, #0
}
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	3708      	adds	r7, #8
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bd80      	pop	{r7, pc}

08003aba <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8003aba:	b580      	push	{r7, lr}
 8003abc:	b092      	sub	sp, #72	@ 0x48
 8003abe:	af00      	add	r7, sp, #0
 8003ac0:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003ac2:	e333      	b.n	800412c <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003acc:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8003ace:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8003ad0:	b2db      	uxtb	r3, r3
 8003ad2:	f003 030f 	and.w	r3, r3, #15
 8003ad6:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 8003ada:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	f040 8108 	bne.w	8003cf4 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8003ae4:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8003ae6:	f003 0310 	and.w	r3, r3, #16
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d14c      	bne.n	8003b88 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	881b      	ldrh	r3, [r3, #0]
 8003af4:	b29b      	uxth	r3, r3
 8003af6:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8003afa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003afe:	813b      	strh	r3, [r7, #8]
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681a      	ldr	r2, [r3, #0]
 8003b04:	893b      	ldrh	r3, [r7, #8]
 8003b06:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003b0a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003b0e:	b29b      	uxth	r3, r3
 8003b10:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	3310      	adds	r3, #16
 8003b16:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003b20:	b29b      	uxth	r3, r3
 8003b22:	461a      	mov	r2, r3
 8003b24:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b26:	781b      	ldrb	r3, [r3, #0]
 8003b28:	00db      	lsls	r3, r3, #3
 8003b2a:	4413      	add	r3, r2
 8003b2c:	687a      	ldr	r2, [r7, #4]
 8003b2e:	6812      	ldr	r2, [r2, #0]
 8003b30:	4413      	add	r3, r2
 8003b32:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003b36:	881b      	ldrh	r3, [r3, #0]
 8003b38:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003b3c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b3e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8003b40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b42:	695a      	ldr	r2, [r3, #20]
 8003b44:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b46:	69db      	ldr	r3, [r3, #28]
 8003b48:	441a      	add	r2, r3
 8003b4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b4c:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8003b4e:	2100      	movs	r1, #0
 8003b50:	6878      	ldr	r0, [r7, #4]
 8003b52:	f00b ff0e 	bl	800f972 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	7b1b      	ldrb	r3, [r3, #12]
 8003b5a:	b2db      	uxtb	r3, r3
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	f000 82e5 	beq.w	800412c <PCD_EP_ISR_Handler+0x672>
 8003b62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b64:	699b      	ldr	r3, [r3, #24]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	f040 82e0 	bne.w	800412c <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	7b1b      	ldrb	r3, [r3, #12]
 8003b70:	b2db      	uxtb	r3, r3
 8003b72:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003b76:	b2da      	uxtb	r2, r3
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2200      	movs	r2, #0
 8003b84:	731a      	strb	r2, [r3, #12]
 8003b86:	e2d1      	b.n	800412c <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003b8e:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	881b      	ldrh	r3, [r3, #0]
 8003b96:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8003b98:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003b9a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d032      	beq.n	8003c08 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003baa:	b29b      	uxth	r3, r3
 8003bac:	461a      	mov	r2, r3
 8003bae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003bb0:	781b      	ldrb	r3, [r3, #0]
 8003bb2:	00db      	lsls	r3, r3, #3
 8003bb4:	4413      	add	r3, r2
 8003bb6:	687a      	ldr	r2, [r7, #4]
 8003bb8:	6812      	ldr	r2, [r2, #0]
 8003bba:	4413      	add	r3, r2
 8003bbc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003bc0:	881b      	ldrh	r3, [r3, #0]
 8003bc2:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003bc6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003bc8:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6818      	ldr	r0, [r3, #0]
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8003bd4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003bd6:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8003bd8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003bda:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003bdc:	b29b      	uxth	r3, r3
 8003bde:	f004 fd2c 	bl	800863a <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	881b      	ldrh	r3, [r3, #0]
 8003be8:	b29a      	uxth	r2, r3
 8003bea:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003bee:	4013      	ands	r3, r2
 8003bf0:	817b      	strh	r3, [r7, #10]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	897a      	ldrh	r2, [r7, #10]
 8003bf8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003bfc:	b292      	uxth	r2, r2
 8003bfe:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8003c00:	6878      	ldr	r0, [r7, #4]
 8003c02:	f00b fe89 	bl	800f918 <HAL_PCD_SetupStageCallback>
 8003c06:	e291      	b.n	800412c <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003c08:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	f280 828d 	bge.w	800412c <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	881b      	ldrh	r3, [r3, #0]
 8003c18:	b29a      	uxth	r2, r3
 8003c1a:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003c1e:	4013      	ands	r3, r2
 8003c20:	81fb      	strh	r3, [r7, #14]
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	89fa      	ldrh	r2, [r7, #14]
 8003c28:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003c2c:	b292      	uxth	r2, r2
 8003c2e:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003c38:	b29b      	uxth	r3, r3
 8003c3a:	461a      	mov	r2, r3
 8003c3c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c3e:	781b      	ldrb	r3, [r3, #0]
 8003c40:	00db      	lsls	r3, r3, #3
 8003c42:	4413      	add	r3, r2
 8003c44:	687a      	ldr	r2, [r7, #4]
 8003c46:	6812      	ldr	r2, [r2, #0]
 8003c48:	4413      	add	r3, r2
 8003c4a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003c4e:	881b      	ldrh	r3, [r3, #0]
 8003c50:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003c54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c56:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8003c58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c5a:	69db      	ldr	r3, [r3, #28]
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d019      	beq.n	8003c94 <PCD_EP_ISR_Handler+0x1da>
 8003c60:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c62:	695b      	ldr	r3, [r3, #20]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d015      	beq.n	8003c94 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6818      	ldr	r0, [r3, #0]
 8003c6c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c6e:	6959      	ldr	r1, [r3, #20]
 8003c70:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c72:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8003c74:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c76:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003c78:	b29b      	uxth	r3, r3
 8003c7a:	f004 fcde 	bl	800863a <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8003c7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c80:	695a      	ldr	r2, [r3, #20]
 8003c82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c84:	69db      	ldr	r3, [r3, #28]
 8003c86:	441a      	add	r2, r3
 8003c88:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c8a:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8003c8c:	2100      	movs	r1, #0
 8003c8e:	6878      	ldr	r0, [r7, #4]
 8003c90:	f00b fe54 	bl	800f93c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	881b      	ldrh	r3, [r3, #0]
 8003c9a:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8003c9c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003c9e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	f040 8242 	bne.w	800412c <PCD_EP_ISR_Handler+0x672>
 8003ca8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003caa:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8003cae:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003cb2:	f000 823b 	beq.w	800412c <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	881b      	ldrh	r3, [r3, #0]
 8003cbc:	b29b      	uxth	r3, r3
 8003cbe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003cc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003cc6:	81bb      	strh	r3, [r7, #12]
 8003cc8:	89bb      	ldrh	r3, [r7, #12]
 8003cca:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8003cce:	81bb      	strh	r3, [r7, #12]
 8003cd0:	89bb      	ldrh	r3, [r7, #12]
 8003cd2:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003cd6:	81bb      	strh	r3, [r7, #12]
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681a      	ldr	r2, [r3, #0]
 8003cdc:	89bb      	ldrh	r3, [r7, #12]
 8003cde:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003ce2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003ce6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003cea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003cee:	b29b      	uxth	r3, r3
 8003cf0:	8013      	strh	r3, [r2, #0]
 8003cf2:	e21b      	b.n	800412c <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	461a      	mov	r2, r3
 8003cfa:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003cfe:	009b      	lsls	r3, r3, #2
 8003d00:	4413      	add	r3, r2
 8003d02:	881b      	ldrh	r3, [r3, #0]
 8003d04:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003d06:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	f280 80f1 	bge.w	8003ef2 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	461a      	mov	r2, r3
 8003d16:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003d1a:	009b      	lsls	r3, r3, #2
 8003d1c:	4413      	add	r3, r2
 8003d1e:	881b      	ldrh	r3, [r3, #0]
 8003d20:	b29a      	uxth	r2, r3
 8003d22:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003d26:	4013      	ands	r3, r2
 8003d28:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	461a      	mov	r2, r3
 8003d30:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003d34:	009b      	lsls	r3, r3, #2
 8003d36:	4413      	add	r3, r2
 8003d38:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003d3a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003d3e:	b292      	uxth	r2, r2
 8003d40:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8003d42:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8003d46:	4613      	mov	r3, r2
 8003d48:	009b      	lsls	r3, r3, #2
 8003d4a:	4413      	add	r3, r2
 8003d4c:	00db      	lsls	r3, r3, #3
 8003d4e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003d52:	687a      	ldr	r2, [r7, #4]
 8003d54:	4413      	add	r3, r2
 8003d56:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8003d58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d5a:	7b1b      	ldrb	r3, [r3, #12]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d123      	bne.n	8003da8 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003d68:	b29b      	uxth	r3, r3
 8003d6a:	461a      	mov	r2, r3
 8003d6c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d6e:	781b      	ldrb	r3, [r3, #0]
 8003d70:	00db      	lsls	r3, r3, #3
 8003d72:	4413      	add	r3, r2
 8003d74:	687a      	ldr	r2, [r7, #4]
 8003d76:	6812      	ldr	r2, [r2, #0]
 8003d78:	4413      	add	r3, r2
 8003d7a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003d7e:	881b      	ldrh	r3, [r3, #0]
 8003d80:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003d84:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 8003d88:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	f000 808b 	beq.w	8003ea8 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6818      	ldr	r0, [r3, #0]
 8003d96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d98:	6959      	ldr	r1, [r3, #20]
 8003d9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d9c:	88da      	ldrh	r2, [r3, #6]
 8003d9e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003da2:	f004 fc4a 	bl	800863a <USB_ReadPMA>
 8003da6:	e07f      	b.n	8003ea8 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8003da8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003daa:	78db      	ldrb	r3, [r3, #3]
 8003dac:	2b02      	cmp	r3, #2
 8003dae:	d109      	bne.n	8003dc4 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8003db0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003db2:	461a      	mov	r2, r3
 8003db4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003db6:	6878      	ldr	r0, [r7, #4]
 8003db8:	f000 f9c6 	bl	8004148 <HAL_PCD_EP_DB_Receive>
 8003dbc:	4603      	mov	r3, r0
 8003dbe:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8003dc2:	e071      	b.n	8003ea8 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	461a      	mov	r2, r3
 8003dca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003dcc:	781b      	ldrb	r3, [r3, #0]
 8003dce:	009b      	lsls	r3, r3, #2
 8003dd0:	4413      	add	r3, r2
 8003dd2:	881b      	ldrh	r3, [r3, #0]
 8003dd4:	b29b      	uxth	r3, r3
 8003dd6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003dda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003dde:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	461a      	mov	r2, r3
 8003de6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003de8:	781b      	ldrb	r3, [r3, #0]
 8003dea:	009b      	lsls	r3, r3, #2
 8003dec:	441a      	add	r2, r3
 8003dee:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8003df0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003df4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003df8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003dfc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003e00:	b29b      	uxth	r3, r3
 8003e02:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	461a      	mov	r2, r3
 8003e0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e0c:	781b      	ldrb	r3, [r3, #0]
 8003e0e:	009b      	lsls	r3, r3, #2
 8003e10:	4413      	add	r3, r2
 8003e12:	881b      	ldrh	r3, [r3, #0]
 8003e14:	b29b      	uxth	r3, r3
 8003e16:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d022      	beq.n	8003e64 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003e26:	b29b      	uxth	r3, r3
 8003e28:	461a      	mov	r2, r3
 8003e2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e2c:	781b      	ldrb	r3, [r3, #0]
 8003e2e:	00db      	lsls	r3, r3, #3
 8003e30:	4413      	add	r3, r2
 8003e32:	687a      	ldr	r2, [r7, #4]
 8003e34:	6812      	ldr	r2, [r2, #0]
 8003e36:	4413      	add	r3, r2
 8003e38:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003e3c:	881b      	ldrh	r3, [r3, #0]
 8003e3e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003e42:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8003e46:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d02c      	beq.n	8003ea8 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6818      	ldr	r0, [r3, #0]
 8003e52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e54:	6959      	ldr	r1, [r3, #20]
 8003e56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e58:	891a      	ldrh	r2, [r3, #8]
 8003e5a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003e5e:	f004 fbec 	bl	800863a <USB_ReadPMA>
 8003e62:	e021      	b.n	8003ea8 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003e6c:	b29b      	uxth	r3, r3
 8003e6e:	461a      	mov	r2, r3
 8003e70:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e72:	781b      	ldrb	r3, [r3, #0]
 8003e74:	00db      	lsls	r3, r3, #3
 8003e76:	4413      	add	r3, r2
 8003e78:	687a      	ldr	r2, [r7, #4]
 8003e7a:	6812      	ldr	r2, [r2, #0]
 8003e7c:	4413      	add	r3, r2
 8003e7e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003e82:	881b      	ldrh	r3, [r3, #0]
 8003e84:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003e88:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8003e8c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d009      	beq.n	8003ea8 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6818      	ldr	r0, [r3, #0]
 8003e98:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e9a:	6959      	ldr	r1, [r3, #20]
 8003e9c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e9e:	895a      	ldrh	r2, [r3, #10]
 8003ea0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003ea4:	f004 fbc9 	bl	800863a <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8003ea8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003eaa:	69da      	ldr	r2, [r3, #28]
 8003eac:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003eb0:	441a      	add	r2, r3
 8003eb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003eb4:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8003eb6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003eb8:	695a      	ldr	r2, [r3, #20]
 8003eba:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003ebe:	441a      	add	r2, r3
 8003ec0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003ec2:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8003ec4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003ec6:	699b      	ldr	r3, [r3, #24]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d005      	beq.n	8003ed8 <PCD_EP_ISR_Handler+0x41e>
 8003ecc:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8003ed0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003ed2:	691b      	ldr	r3, [r3, #16]
 8003ed4:	429a      	cmp	r2, r3
 8003ed6:	d206      	bcs.n	8003ee6 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8003ed8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003eda:	781b      	ldrb	r3, [r3, #0]
 8003edc:	4619      	mov	r1, r3
 8003ede:	6878      	ldr	r0, [r7, #4]
 8003ee0:	f00b fd2c 	bl	800f93c <HAL_PCD_DataOutStageCallback>
 8003ee4:	e005      	b.n	8003ef2 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003eec:	4618      	mov	r0, r3
 8003eee:	f003 fc68 	bl	80077c2 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8003ef2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003ef4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	f000 8117 	beq.w	800412c <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 8003efe:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8003f02:	4613      	mov	r3, r2
 8003f04:	009b      	lsls	r3, r3, #2
 8003f06:	4413      	add	r3, r2
 8003f08:	00db      	lsls	r3, r3, #3
 8003f0a:	3310      	adds	r3, #16
 8003f0c:	687a      	ldr	r2, [r7, #4]
 8003f0e:	4413      	add	r3, r2
 8003f10:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	461a      	mov	r2, r3
 8003f18:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003f1c:	009b      	lsls	r3, r3, #2
 8003f1e:	4413      	add	r3, r2
 8003f20:	881b      	ldrh	r3, [r3, #0]
 8003f22:	b29b      	uxth	r3, r3
 8003f24:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8003f28:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f2c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	461a      	mov	r2, r3
 8003f34:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003f38:	009b      	lsls	r3, r3, #2
 8003f3a:	441a      	add	r2, r3
 8003f3c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8003f3e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003f42:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003f46:	b29b      	uxth	r3, r3
 8003f48:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8003f4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f4c:	78db      	ldrb	r3, [r3, #3]
 8003f4e:	2b01      	cmp	r3, #1
 8003f50:	f040 80a1 	bne.w	8004096 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 8003f54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f56:	2200      	movs	r2, #0
 8003f58:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8003f5a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f5c:	7b1b      	ldrb	r3, [r3, #12]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	f000 8092 	beq.w	8004088 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003f64:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003f66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d046      	beq.n	8003ffc <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003f6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f70:	785b      	ldrb	r3, [r3, #1]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d126      	bne.n	8003fc4 <PCD_EP_ISR_Handler+0x50a>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	617b      	str	r3, [r7, #20]
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003f84:	b29b      	uxth	r3, r3
 8003f86:	461a      	mov	r2, r3
 8003f88:	697b      	ldr	r3, [r7, #20]
 8003f8a:	4413      	add	r3, r2
 8003f8c:	617b      	str	r3, [r7, #20]
 8003f8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f90:	781b      	ldrb	r3, [r3, #0]
 8003f92:	00da      	lsls	r2, r3, #3
 8003f94:	697b      	ldr	r3, [r7, #20]
 8003f96:	4413      	add	r3, r2
 8003f98:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003f9c:	613b      	str	r3, [r7, #16]
 8003f9e:	693b      	ldr	r3, [r7, #16]
 8003fa0:	881b      	ldrh	r3, [r3, #0]
 8003fa2:	b29b      	uxth	r3, r3
 8003fa4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003fa8:	b29a      	uxth	r2, r3
 8003faa:	693b      	ldr	r3, [r7, #16]
 8003fac:	801a      	strh	r2, [r3, #0]
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	881b      	ldrh	r3, [r3, #0]
 8003fb2:	b29b      	uxth	r3, r3
 8003fb4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003fb8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003fbc:	b29a      	uxth	r2, r3
 8003fbe:	693b      	ldr	r3, [r7, #16]
 8003fc0:	801a      	strh	r2, [r3, #0]
 8003fc2:	e061      	b.n	8004088 <PCD_EP_ISR_Handler+0x5ce>
 8003fc4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003fc6:	785b      	ldrb	r3, [r3, #1]
 8003fc8:	2b01      	cmp	r3, #1
 8003fca:	d15d      	bne.n	8004088 <PCD_EP_ISR_Handler+0x5ce>
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	61fb      	str	r3, [r7, #28]
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003fda:	b29b      	uxth	r3, r3
 8003fdc:	461a      	mov	r2, r3
 8003fde:	69fb      	ldr	r3, [r7, #28]
 8003fe0:	4413      	add	r3, r2
 8003fe2:	61fb      	str	r3, [r7, #28]
 8003fe4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003fe6:	781b      	ldrb	r3, [r3, #0]
 8003fe8:	00da      	lsls	r2, r3, #3
 8003fea:	69fb      	ldr	r3, [r7, #28]
 8003fec:	4413      	add	r3, r2
 8003fee:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003ff2:	61bb      	str	r3, [r7, #24]
 8003ff4:	69bb      	ldr	r3, [r7, #24]
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	801a      	strh	r2, [r3, #0]
 8003ffa:	e045      	b.n	8004088 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004002:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004004:	785b      	ldrb	r3, [r3, #1]
 8004006:	2b00      	cmp	r3, #0
 8004008:	d126      	bne.n	8004058 <PCD_EP_ISR_Handler+0x59e>
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004018:	b29b      	uxth	r3, r3
 800401a:	461a      	mov	r2, r3
 800401c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800401e:	4413      	add	r3, r2
 8004020:	627b      	str	r3, [r7, #36]	@ 0x24
 8004022:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004024:	781b      	ldrb	r3, [r3, #0]
 8004026:	00da      	lsls	r2, r3, #3
 8004028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800402a:	4413      	add	r3, r2
 800402c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004030:	623b      	str	r3, [r7, #32]
 8004032:	6a3b      	ldr	r3, [r7, #32]
 8004034:	881b      	ldrh	r3, [r3, #0]
 8004036:	b29b      	uxth	r3, r3
 8004038:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800403c:	b29a      	uxth	r2, r3
 800403e:	6a3b      	ldr	r3, [r7, #32]
 8004040:	801a      	strh	r2, [r3, #0]
 8004042:	6a3b      	ldr	r3, [r7, #32]
 8004044:	881b      	ldrh	r3, [r3, #0]
 8004046:	b29b      	uxth	r3, r3
 8004048:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800404c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004050:	b29a      	uxth	r2, r3
 8004052:	6a3b      	ldr	r3, [r7, #32]
 8004054:	801a      	strh	r2, [r3, #0]
 8004056:	e017      	b.n	8004088 <PCD_EP_ISR_Handler+0x5ce>
 8004058:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800405a:	785b      	ldrb	r3, [r3, #1]
 800405c:	2b01      	cmp	r3, #1
 800405e:	d113      	bne.n	8004088 <PCD_EP_ISR_Handler+0x5ce>
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004068:	b29b      	uxth	r3, r3
 800406a:	461a      	mov	r2, r3
 800406c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800406e:	4413      	add	r3, r2
 8004070:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004072:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004074:	781b      	ldrb	r3, [r3, #0]
 8004076:	00da      	lsls	r2, r3, #3
 8004078:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800407a:	4413      	add	r3, r2
 800407c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004080:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004082:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004084:	2200      	movs	r2, #0
 8004086:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004088:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800408a:	781b      	ldrb	r3, [r3, #0]
 800408c:	4619      	mov	r1, r3
 800408e:	6878      	ldr	r0, [r7, #4]
 8004090:	f00b fc6f 	bl	800f972 <HAL_PCD_DataInStageCallback>
 8004094:	e04a      	b.n	800412c <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8004096:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8004098:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800409c:	2b00      	cmp	r3, #0
 800409e:	d13f      	bne.n	8004120 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80040a8:	b29b      	uxth	r3, r3
 80040aa:	461a      	mov	r2, r3
 80040ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80040ae:	781b      	ldrb	r3, [r3, #0]
 80040b0:	00db      	lsls	r3, r3, #3
 80040b2:	4413      	add	r3, r2
 80040b4:	687a      	ldr	r2, [r7, #4]
 80040b6:	6812      	ldr	r2, [r2, #0]
 80040b8:	4413      	add	r3, r2
 80040ba:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80040be:	881b      	ldrh	r3, [r3, #0]
 80040c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80040c4:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 80040c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80040c8:	699a      	ldr	r2, [r3, #24]
 80040ca:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80040cc:	429a      	cmp	r2, r3
 80040ce:	d906      	bls.n	80040de <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 80040d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80040d2:	699a      	ldr	r2, [r3, #24]
 80040d4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80040d6:	1ad2      	subs	r2, r2, r3
 80040d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80040da:	619a      	str	r2, [r3, #24]
 80040dc:	e002      	b.n	80040e4 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 80040de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80040e0:	2200      	movs	r2, #0
 80040e2:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80040e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80040e6:	699b      	ldr	r3, [r3, #24]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d106      	bne.n	80040fa <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80040ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80040ee:	781b      	ldrb	r3, [r3, #0]
 80040f0:	4619      	mov	r1, r3
 80040f2:	6878      	ldr	r0, [r7, #4]
 80040f4:	f00b fc3d 	bl	800f972 <HAL_PCD_DataInStageCallback>
 80040f8:	e018      	b.n	800412c <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80040fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80040fc:	695a      	ldr	r2, [r3, #20]
 80040fe:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8004100:	441a      	add	r2, r3
 8004102:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004104:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8004106:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004108:	69da      	ldr	r2, [r3, #28]
 800410a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800410c:	441a      	add	r2, r3
 800410e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004110:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004118:	4618      	mov	r0, r3
 800411a:	f003 fb52 	bl	80077c2 <USB_EPStartXfer>
 800411e:	e005      	b.n	800412c <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8004120:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8004122:	461a      	mov	r2, r3
 8004124:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004126:	6878      	ldr	r0, [r7, #4]
 8004128:	f000 f917 	bl	800435a <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8004134:	b29b      	uxth	r3, r3
 8004136:	b21b      	sxth	r3, r3
 8004138:	2b00      	cmp	r3, #0
 800413a:	f6ff acc3 	blt.w	8003ac4 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800413e:	2300      	movs	r3, #0
}
 8004140:	4618      	mov	r0, r3
 8004142:	3748      	adds	r7, #72	@ 0x48
 8004144:	46bd      	mov	sp, r7
 8004146:	bd80      	pop	{r7, pc}

08004148 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b088      	sub	sp, #32
 800414c:	af00      	add	r7, sp, #0
 800414e:	60f8      	str	r0, [r7, #12]
 8004150:	60b9      	str	r1, [r7, #8]
 8004152:	4613      	mov	r3, r2
 8004154:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004156:	88fb      	ldrh	r3, [r7, #6]
 8004158:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800415c:	2b00      	cmp	r3, #0
 800415e:	d07c      	beq.n	800425a <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004168:	b29b      	uxth	r3, r3
 800416a:	461a      	mov	r2, r3
 800416c:	68bb      	ldr	r3, [r7, #8]
 800416e:	781b      	ldrb	r3, [r3, #0]
 8004170:	00db      	lsls	r3, r3, #3
 8004172:	4413      	add	r3, r2
 8004174:	68fa      	ldr	r2, [r7, #12]
 8004176:	6812      	ldr	r2, [r2, #0]
 8004178:	4413      	add	r3, r2
 800417a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800417e:	881b      	ldrh	r3, [r3, #0]
 8004180:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004184:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8004186:	68bb      	ldr	r3, [r7, #8]
 8004188:	699a      	ldr	r2, [r3, #24]
 800418a:	8b7b      	ldrh	r3, [r7, #26]
 800418c:	429a      	cmp	r2, r3
 800418e:	d306      	bcc.n	800419e <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8004190:	68bb      	ldr	r3, [r7, #8]
 8004192:	699a      	ldr	r2, [r3, #24]
 8004194:	8b7b      	ldrh	r3, [r7, #26]
 8004196:	1ad2      	subs	r2, r2, r3
 8004198:	68bb      	ldr	r3, [r7, #8]
 800419a:	619a      	str	r2, [r3, #24]
 800419c:	e002      	b.n	80041a4 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800419e:	68bb      	ldr	r3, [r7, #8]
 80041a0:	2200      	movs	r2, #0
 80041a2:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	699b      	ldr	r3, [r3, #24]
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d123      	bne.n	80041f4 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	461a      	mov	r2, r3
 80041b2:	68bb      	ldr	r3, [r7, #8]
 80041b4:	781b      	ldrb	r3, [r3, #0]
 80041b6:	009b      	lsls	r3, r3, #2
 80041b8:	4413      	add	r3, r2
 80041ba:	881b      	ldrh	r3, [r3, #0]
 80041bc:	b29b      	uxth	r3, r3
 80041be:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80041c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80041c6:	833b      	strh	r3, [r7, #24]
 80041c8:	8b3b      	ldrh	r3, [r7, #24]
 80041ca:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80041ce:	833b      	strh	r3, [r7, #24]
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	461a      	mov	r2, r3
 80041d6:	68bb      	ldr	r3, [r7, #8]
 80041d8:	781b      	ldrb	r3, [r3, #0]
 80041da:	009b      	lsls	r3, r3, #2
 80041dc:	441a      	add	r2, r3
 80041de:	8b3b      	ldrh	r3, [r7, #24]
 80041e0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80041e4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80041e8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80041ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80041f0:	b29b      	uxth	r3, r3
 80041f2:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80041f4:	88fb      	ldrh	r3, [r7, #6]
 80041f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d01f      	beq.n	800423e <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	461a      	mov	r2, r3
 8004204:	68bb      	ldr	r3, [r7, #8]
 8004206:	781b      	ldrb	r3, [r3, #0]
 8004208:	009b      	lsls	r3, r3, #2
 800420a:	4413      	add	r3, r2
 800420c:	881b      	ldrh	r3, [r3, #0]
 800420e:	b29b      	uxth	r3, r3
 8004210:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004214:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004218:	82fb      	strh	r3, [r7, #22]
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	461a      	mov	r2, r3
 8004220:	68bb      	ldr	r3, [r7, #8]
 8004222:	781b      	ldrb	r3, [r3, #0]
 8004224:	009b      	lsls	r3, r3, #2
 8004226:	441a      	add	r2, r3
 8004228:	8afb      	ldrh	r3, [r7, #22]
 800422a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800422e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004232:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004236:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800423a:	b29b      	uxth	r3, r3
 800423c:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800423e:	8b7b      	ldrh	r3, [r7, #26]
 8004240:	2b00      	cmp	r3, #0
 8004242:	f000 8085 	beq.w	8004350 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	6818      	ldr	r0, [r3, #0]
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	6959      	ldr	r1, [r3, #20]
 800424e:	68bb      	ldr	r3, [r7, #8]
 8004250:	891a      	ldrh	r2, [r3, #8]
 8004252:	8b7b      	ldrh	r3, [r7, #26]
 8004254:	f004 f9f1 	bl	800863a <USB_ReadPMA>
 8004258:	e07a      	b.n	8004350 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004262:	b29b      	uxth	r3, r3
 8004264:	461a      	mov	r2, r3
 8004266:	68bb      	ldr	r3, [r7, #8]
 8004268:	781b      	ldrb	r3, [r3, #0]
 800426a:	00db      	lsls	r3, r3, #3
 800426c:	4413      	add	r3, r2
 800426e:	68fa      	ldr	r2, [r7, #12]
 8004270:	6812      	ldr	r2, [r2, #0]
 8004272:	4413      	add	r3, r2
 8004274:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004278:	881b      	ldrh	r3, [r3, #0]
 800427a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800427e:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8004280:	68bb      	ldr	r3, [r7, #8]
 8004282:	699a      	ldr	r2, [r3, #24]
 8004284:	8b7b      	ldrh	r3, [r7, #26]
 8004286:	429a      	cmp	r2, r3
 8004288:	d306      	bcc.n	8004298 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 800428a:	68bb      	ldr	r3, [r7, #8]
 800428c:	699a      	ldr	r2, [r3, #24]
 800428e:	8b7b      	ldrh	r3, [r7, #26]
 8004290:	1ad2      	subs	r2, r2, r3
 8004292:	68bb      	ldr	r3, [r7, #8]
 8004294:	619a      	str	r2, [r3, #24]
 8004296:	e002      	b.n	800429e <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8004298:	68bb      	ldr	r3, [r7, #8]
 800429a:	2200      	movs	r2, #0
 800429c:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800429e:	68bb      	ldr	r3, [r7, #8]
 80042a0:	699b      	ldr	r3, [r3, #24]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d123      	bne.n	80042ee <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	461a      	mov	r2, r3
 80042ac:	68bb      	ldr	r3, [r7, #8]
 80042ae:	781b      	ldrb	r3, [r3, #0]
 80042b0:	009b      	lsls	r3, r3, #2
 80042b2:	4413      	add	r3, r2
 80042b4:	881b      	ldrh	r3, [r3, #0]
 80042b6:	b29b      	uxth	r3, r3
 80042b8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80042bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042c0:	83fb      	strh	r3, [r7, #30]
 80042c2:	8bfb      	ldrh	r3, [r7, #30]
 80042c4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80042c8:	83fb      	strh	r3, [r7, #30]
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	461a      	mov	r2, r3
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	781b      	ldrb	r3, [r3, #0]
 80042d4:	009b      	lsls	r3, r3, #2
 80042d6:	441a      	add	r2, r3
 80042d8:	8bfb      	ldrh	r3, [r7, #30]
 80042da:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80042de:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80042e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80042e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80042ea:	b29b      	uxth	r3, r3
 80042ec:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80042ee:	88fb      	ldrh	r3, [r7, #6]
 80042f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d11f      	bne.n	8004338 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	461a      	mov	r2, r3
 80042fe:	68bb      	ldr	r3, [r7, #8]
 8004300:	781b      	ldrb	r3, [r3, #0]
 8004302:	009b      	lsls	r3, r3, #2
 8004304:	4413      	add	r3, r2
 8004306:	881b      	ldrh	r3, [r3, #0]
 8004308:	b29b      	uxth	r3, r3
 800430a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800430e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004312:	83bb      	strh	r3, [r7, #28]
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	461a      	mov	r2, r3
 800431a:	68bb      	ldr	r3, [r7, #8]
 800431c:	781b      	ldrb	r3, [r3, #0]
 800431e:	009b      	lsls	r3, r3, #2
 8004320:	441a      	add	r2, r3
 8004322:	8bbb      	ldrh	r3, [r7, #28]
 8004324:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004328:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800432c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004330:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004334:	b29b      	uxth	r3, r3
 8004336:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8004338:	8b7b      	ldrh	r3, [r7, #26]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d008      	beq.n	8004350 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	6818      	ldr	r0, [r3, #0]
 8004342:	68bb      	ldr	r3, [r7, #8]
 8004344:	6959      	ldr	r1, [r3, #20]
 8004346:	68bb      	ldr	r3, [r7, #8]
 8004348:	895a      	ldrh	r2, [r3, #10]
 800434a:	8b7b      	ldrh	r3, [r7, #26]
 800434c:	f004 f975 	bl	800863a <USB_ReadPMA>
    }
  }

  return count;
 8004350:	8b7b      	ldrh	r3, [r7, #26]
}
 8004352:	4618      	mov	r0, r3
 8004354:	3720      	adds	r7, #32
 8004356:	46bd      	mov	sp, r7
 8004358:	bd80      	pop	{r7, pc}

0800435a <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800435a:	b580      	push	{r7, lr}
 800435c:	b0a6      	sub	sp, #152	@ 0x98
 800435e:	af00      	add	r7, sp, #0
 8004360:	60f8      	str	r0, [r7, #12]
 8004362:	60b9      	str	r1, [r7, #8]
 8004364:	4613      	mov	r3, r2
 8004366:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004368:	88fb      	ldrh	r3, [r7, #6]
 800436a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800436e:	2b00      	cmp	r3, #0
 8004370:	f000 81f7 	beq.w	8004762 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800437c:	b29b      	uxth	r3, r3
 800437e:	461a      	mov	r2, r3
 8004380:	68bb      	ldr	r3, [r7, #8]
 8004382:	781b      	ldrb	r3, [r3, #0]
 8004384:	00db      	lsls	r3, r3, #3
 8004386:	4413      	add	r3, r2
 8004388:	68fa      	ldr	r2, [r7, #12]
 800438a:	6812      	ldr	r2, [r2, #0]
 800438c:	4413      	add	r3, r2
 800438e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004392:	881b      	ldrh	r3, [r3, #0]
 8004394:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004398:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 800439c:	68bb      	ldr	r3, [r7, #8]
 800439e:	699a      	ldr	r2, [r3, #24]
 80043a0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80043a4:	429a      	cmp	r2, r3
 80043a6:	d907      	bls.n	80043b8 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 80043a8:	68bb      	ldr	r3, [r7, #8]
 80043aa:	699a      	ldr	r2, [r3, #24]
 80043ac:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80043b0:	1ad2      	subs	r2, r2, r3
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	619a      	str	r2, [r3, #24]
 80043b6:	e002      	b.n	80043be <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 80043b8:	68bb      	ldr	r3, [r7, #8]
 80043ba:	2200      	movs	r2, #0
 80043bc:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80043be:	68bb      	ldr	r3, [r7, #8]
 80043c0:	699b      	ldr	r3, [r3, #24]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	f040 80e1 	bne.w	800458a <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80043c8:	68bb      	ldr	r3, [r7, #8]
 80043ca:	785b      	ldrb	r3, [r3, #1]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d126      	bne.n	800441e <HAL_PCD_EP_DB_Transmit+0xc4>
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	633b      	str	r3, [r7, #48]	@ 0x30
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80043de:	b29b      	uxth	r3, r3
 80043e0:	461a      	mov	r2, r3
 80043e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043e4:	4413      	add	r3, r2
 80043e6:	633b      	str	r3, [r7, #48]	@ 0x30
 80043e8:	68bb      	ldr	r3, [r7, #8]
 80043ea:	781b      	ldrb	r3, [r3, #0]
 80043ec:	00da      	lsls	r2, r3, #3
 80043ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043f0:	4413      	add	r3, r2
 80043f2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80043f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80043f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043fa:	881b      	ldrh	r3, [r3, #0]
 80043fc:	b29b      	uxth	r3, r3
 80043fe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004402:	b29a      	uxth	r2, r3
 8004404:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004406:	801a      	strh	r2, [r3, #0]
 8004408:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800440a:	881b      	ldrh	r3, [r3, #0]
 800440c:	b29b      	uxth	r3, r3
 800440e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004412:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004416:	b29a      	uxth	r2, r3
 8004418:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800441a:	801a      	strh	r2, [r3, #0]
 800441c:	e01a      	b.n	8004454 <HAL_PCD_EP_DB_Transmit+0xfa>
 800441e:	68bb      	ldr	r3, [r7, #8]
 8004420:	785b      	ldrb	r3, [r3, #1]
 8004422:	2b01      	cmp	r3, #1
 8004424:	d116      	bne.n	8004454 <HAL_PCD_EP_DB_Transmit+0xfa>
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004434:	b29b      	uxth	r3, r3
 8004436:	461a      	mov	r2, r3
 8004438:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800443a:	4413      	add	r3, r2
 800443c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800443e:	68bb      	ldr	r3, [r7, #8]
 8004440:	781b      	ldrb	r3, [r3, #0]
 8004442:	00da      	lsls	r2, r3, #3
 8004444:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004446:	4413      	add	r3, r2
 8004448:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800444c:	637b      	str	r3, [r7, #52]	@ 0x34
 800444e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004450:	2200      	movs	r2, #0
 8004452:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	62bb      	str	r3, [r7, #40]	@ 0x28
 800445a:	68bb      	ldr	r3, [r7, #8]
 800445c:	785b      	ldrb	r3, [r3, #1]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d126      	bne.n	80044b0 <HAL_PCD_EP_DB_Transmit+0x156>
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	623b      	str	r3, [r7, #32]
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004470:	b29b      	uxth	r3, r3
 8004472:	461a      	mov	r2, r3
 8004474:	6a3b      	ldr	r3, [r7, #32]
 8004476:	4413      	add	r3, r2
 8004478:	623b      	str	r3, [r7, #32]
 800447a:	68bb      	ldr	r3, [r7, #8]
 800447c:	781b      	ldrb	r3, [r3, #0]
 800447e:	00da      	lsls	r2, r3, #3
 8004480:	6a3b      	ldr	r3, [r7, #32]
 8004482:	4413      	add	r3, r2
 8004484:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004488:	61fb      	str	r3, [r7, #28]
 800448a:	69fb      	ldr	r3, [r7, #28]
 800448c:	881b      	ldrh	r3, [r3, #0]
 800448e:	b29b      	uxth	r3, r3
 8004490:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004494:	b29a      	uxth	r2, r3
 8004496:	69fb      	ldr	r3, [r7, #28]
 8004498:	801a      	strh	r2, [r3, #0]
 800449a:	69fb      	ldr	r3, [r7, #28]
 800449c:	881b      	ldrh	r3, [r3, #0]
 800449e:	b29b      	uxth	r3, r3
 80044a0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80044a4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80044a8:	b29a      	uxth	r2, r3
 80044aa:	69fb      	ldr	r3, [r7, #28]
 80044ac:	801a      	strh	r2, [r3, #0]
 80044ae:	e017      	b.n	80044e0 <HAL_PCD_EP_DB_Transmit+0x186>
 80044b0:	68bb      	ldr	r3, [r7, #8]
 80044b2:	785b      	ldrb	r3, [r3, #1]
 80044b4:	2b01      	cmp	r3, #1
 80044b6:	d113      	bne.n	80044e0 <HAL_PCD_EP_DB_Transmit+0x186>
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80044c0:	b29b      	uxth	r3, r3
 80044c2:	461a      	mov	r2, r3
 80044c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044c6:	4413      	add	r3, r2
 80044c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80044ca:	68bb      	ldr	r3, [r7, #8]
 80044cc:	781b      	ldrb	r3, [r3, #0]
 80044ce:	00da      	lsls	r2, r3, #3
 80044d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044d2:	4413      	add	r3, r2
 80044d4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80044d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80044da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044dc:	2200      	movs	r2, #0
 80044de:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 80044e0:	68bb      	ldr	r3, [r7, #8]
 80044e2:	78db      	ldrb	r3, [r3, #3]
 80044e4:	2b02      	cmp	r3, #2
 80044e6:	d123      	bne.n	8004530 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	461a      	mov	r2, r3
 80044ee:	68bb      	ldr	r3, [r7, #8]
 80044f0:	781b      	ldrb	r3, [r3, #0]
 80044f2:	009b      	lsls	r3, r3, #2
 80044f4:	4413      	add	r3, r2
 80044f6:	881b      	ldrh	r3, [r3, #0]
 80044f8:	b29b      	uxth	r3, r3
 80044fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80044fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004502:	837b      	strh	r3, [r7, #26]
 8004504:	8b7b      	ldrh	r3, [r7, #26]
 8004506:	f083 0320 	eor.w	r3, r3, #32
 800450a:	837b      	strh	r3, [r7, #26]
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	461a      	mov	r2, r3
 8004512:	68bb      	ldr	r3, [r7, #8]
 8004514:	781b      	ldrb	r3, [r3, #0]
 8004516:	009b      	lsls	r3, r3, #2
 8004518:	441a      	add	r2, r3
 800451a:	8b7b      	ldrh	r3, [r7, #26]
 800451c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004520:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004524:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004528:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800452c:	b29b      	uxth	r3, r3
 800452e:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004530:	68bb      	ldr	r3, [r7, #8]
 8004532:	781b      	ldrb	r3, [r3, #0]
 8004534:	4619      	mov	r1, r3
 8004536:	68f8      	ldr	r0, [r7, #12]
 8004538:	f00b fa1b 	bl	800f972 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800453c:	88fb      	ldrh	r3, [r7, #6]
 800453e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004542:	2b00      	cmp	r3, #0
 8004544:	d01f      	beq.n	8004586 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	461a      	mov	r2, r3
 800454c:	68bb      	ldr	r3, [r7, #8]
 800454e:	781b      	ldrb	r3, [r3, #0]
 8004550:	009b      	lsls	r3, r3, #2
 8004552:	4413      	add	r3, r2
 8004554:	881b      	ldrh	r3, [r3, #0]
 8004556:	b29b      	uxth	r3, r3
 8004558:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800455c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004560:	833b      	strh	r3, [r7, #24]
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	461a      	mov	r2, r3
 8004568:	68bb      	ldr	r3, [r7, #8]
 800456a:	781b      	ldrb	r3, [r3, #0]
 800456c:	009b      	lsls	r3, r3, #2
 800456e:	441a      	add	r2, r3
 8004570:	8b3b      	ldrh	r3, [r7, #24]
 8004572:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004576:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800457a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800457e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004582:	b29b      	uxth	r3, r3
 8004584:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8004586:	2300      	movs	r3, #0
 8004588:	e31f      	b.n	8004bca <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800458a:	88fb      	ldrh	r3, [r7, #6]
 800458c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004590:	2b00      	cmp	r3, #0
 8004592:	d021      	beq.n	80045d8 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	461a      	mov	r2, r3
 800459a:	68bb      	ldr	r3, [r7, #8]
 800459c:	781b      	ldrb	r3, [r3, #0]
 800459e:	009b      	lsls	r3, r3, #2
 80045a0:	4413      	add	r3, r2
 80045a2:	881b      	ldrh	r3, [r3, #0]
 80045a4:	b29b      	uxth	r3, r3
 80045a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80045aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045ae:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	461a      	mov	r2, r3
 80045b8:	68bb      	ldr	r3, [r7, #8]
 80045ba:	781b      	ldrb	r3, [r3, #0]
 80045bc:	009b      	lsls	r3, r3, #2
 80045be:	441a      	add	r2, r3
 80045c0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80045c4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80045c8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80045cc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80045d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80045d4:	b29b      	uxth	r3, r3
 80045d6:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80045d8:	68bb      	ldr	r3, [r7, #8]
 80045da:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80045de:	2b01      	cmp	r3, #1
 80045e0:	f040 82ca 	bne.w	8004b78 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 80045e4:	68bb      	ldr	r3, [r7, #8]
 80045e6:	695a      	ldr	r2, [r3, #20]
 80045e8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80045ec:	441a      	add	r2, r3
 80045ee:	68bb      	ldr	r3, [r7, #8]
 80045f0:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80045f2:	68bb      	ldr	r3, [r7, #8]
 80045f4:	69da      	ldr	r2, [r3, #28]
 80045f6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80045fa:	441a      	add	r2, r3
 80045fc:	68bb      	ldr	r3, [r7, #8]
 80045fe:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8004600:	68bb      	ldr	r3, [r7, #8]
 8004602:	6a1a      	ldr	r2, [r3, #32]
 8004604:	68bb      	ldr	r3, [r7, #8]
 8004606:	691b      	ldr	r3, [r3, #16]
 8004608:	429a      	cmp	r2, r3
 800460a:	d309      	bcc.n	8004620 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	691b      	ldr	r3, [r3, #16]
 8004610:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8004612:	68bb      	ldr	r3, [r7, #8]
 8004614:	6a1a      	ldr	r2, [r3, #32]
 8004616:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004618:	1ad2      	subs	r2, r2, r3
 800461a:	68bb      	ldr	r3, [r7, #8]
 800461c:	621a      	str	r2, [r3, #32]
 800461e:	e015      	b.n	800464c <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8004620:	68bb      	ldr	r3, [r7, #8]
 8004622:	6a1b      	ldr	r3, [r3, #32]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d107      	bne.n	8004638 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8004628:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800462c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800462e:	68bb      	ldr	r3, [r7, #8]
 8004630:	2200      	movs	r2, #0
 8004632:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8004636:	e009      	b.n	800464c <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8004638:	68bb      	ldr	r3, [r7, #8]
 800463a:	2200      	movs	r2, #0
 800463c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8004640:	68bb      	ldr	r3, [r7, #8]
 8004642:	6a1b      	ldr	r3, [r3, #32]
 8004644:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8004646:	68bb      	ldr	r3, [r7, #8]
 8004648:	2200      	movs	r2, #0
 800464a:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800464c:	68bb      	ldr	r3, [r7, #8]
 800464e:	785b      	ldrb	r3, [r3, #1]
 8004650:	2b00      	cmp	r3, #0
 8004652:	d15f      	bne.n	8004714 <HAL_PCD_EP_DB_Transmit+0x3ba>
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	643b      	str	r3, [r7, #64]	@ 0x40
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004662:	b29b      	uxth	r3, r3
 8004664:	461a      	mov	r2, r3
 8004666:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004668:	4413      	add	r3, r2
 800466a:	643b      	str	r3, [r7, #64]	@ 0x40
 800466c:	68bb      	ldr	r3, [r7, #8]
 800466e:	781b      	ldrb	r3, [r3, #0]
 8004670:	00da      	lsls	r2, r3, #3
 8004672:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004674:	4413      	add	r3, r2
 8004676:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800467a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800467c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800467e:	881b      	ldrh	r3, [r3, #0]
 8004680:	b29b      	uxth	r3, r3
 8004682:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004686:	b29a      	uxth	r2, r3
 8004688:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800468a:	801a      	strh	r2, [r3, #0]
 800468c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800468e:	2b00      	cmp	r3, #0
 8004690:	d10a      	bne.n	80046a8 <HAL_PCD_EP_DB_Transmit+0x34e>
 8004692:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004694:	881b      	ldrh	r3, [r3, #0]
 8004696:	b29b      	uxth	r3, r3
 8004698:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800469c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80046a0:	b29a      	uxth	r2, r3
 80046a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046a4:	801a      	strh	r2, [r3, #0]
 80046a6:	e051      	b.n	800474c <HAL_PCD_EP_DB_Transmit+0x3f2>
 80046a8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80046aa:	2b3e      	cmp	r3, #62	@ 0x3e
 80046ac:	d816      	bhi.n	80046dc <HAL_PCD_EP_DB_Transmit+0x382>
 80046ae:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80046b0:	085b      	lsrs	r3, r3, #1
 80046b2:	653b      	str	r3, [r7, #80]	@ 0x50
 80046b4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80046b6:	f003 0301 	and.w	r3, r3, #1
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d002      	beq.n	80046c4 <HAL_PCD_EP_DB_Transmit+0x36a>
 80046be:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80046c0:	3301      	adds	r3, #1
 80046c2:	653b      	str	r3, [r7, #80]	@ 0x50
 80046c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046c6:	881b      	ldrh	r3, [r3, #0]
 80046c8:	b29a      	uxth	r2, r3
 80046ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80046cc:	b29b      	uxth	r3, r3
 80046ce:	029b      	lsls	r3, r3, #10
 80046d0:	b29b      	uxth	r3, r3
 80046d2:	4313      	orrs	r3, r2
 80046d4:	b29a      	uxth	r2, r3
 80046d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046d8:	801a      	strh	r2, [r3, #0]
 80046da:	e037      	b.n	800474c <HAL_PCD_EP_DB_Transmit+0x3f2>
 80046dc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80046de:	095b      	lsrs	r3, r3, #5
 80046e0:	653b      	str	r3, [r7, #80]	@ 0x50
 80046e2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80046e4:	f003 031f 	and.w	r3, r3, #31
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d102      	bne.n	80046f2 <HAL_PCD_EP_DB_Transmit+0x398>
 80046ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80046ee:	3b01      	subs	r3, #1
 80046f0:	653b      	str	r3, [r7, #80]	@ 0x50
 80046f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046f4:	881b      	ldrh	r3, [r3, #0]
 80046f6:	b29a      	uxth	r2, r3
 80046f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80046fa:	b29b      	uxth	r3, r3
 80046fc:	029b      	lsls	r3, r3, #10
 80046fe:	b29b      	uxth	r3, r3
 8004700:	4313      	orrs	r3, r2
 8004702:	b29b      	uxth	r3, r3
 8004704:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004708:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800470c:	b29a      	uxth	r2, r3
 800470e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004710:	801a      	strh	r2, [r3, #0]
 8004712:	e01b      	b.n	800474c <HAL_PCD_EP_DB_Transmit+0x3f2>
 8004714:	68bb      	ldr	r3, [r7, #8]
 8004716:	785b      	ldrb	r3, [r3, #1]
 8004718:	2b01      	cmp	r3, #1
 800471a:	d117      	bne.n	800474c <HAL_PCD_EP_DB_Transmit+0x3f2>
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800472a:	b29b      	uxth	r3, r3
 800472c:	461a      	mov	r2, r3
 800472e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004730:	4413      	add	r3, r2
 8004732:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004734:	68bb      	ldr	r3, [r7, #8]
 8004736:	781b      	ldrb	r3, [r3, #0]
 8004738:	00da      	lsls	r2, r3, #3
 800473a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800473c:	4413      	add	r3, r2
 800473e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004742:	647b      	str	r3, [r7, #68]	@ 0x44
 8004744:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004746:	b29a      	uxth	r2, r3
 8004748:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800474a:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	6818      	ldr	r0, [r3, #0]
 8004750:	68bb      	ldr	r3, [r7, #8]
 8004752:	6959      	ldr	r1, [r3, #20]
 8004754:	68bb      	ldr	r3, [r7, #8]
 8004756:	891a      	ldrh	r2, [r3, #8]
 8004758:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800475a:	b29b      	uxth	r3, r3
 800475c:	f003 ff2a 	bl	80085b4 <USB_WritePMA>
 8004760:	e20a      	b.n	8004b78 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800476a:	b29b      	uxth	r3, r3
 800476c:	461a      	mov	r2, r3
 800476e:	68bb      	ldr	r3, [r7, #8]
 8004770:	781b      	ldrb	r3, [r3, #0]
 8004772:	00db      	lsls	r3, r3, #3
 8004774:	4413      	add	r3, r2
 8004776:	68fa      	ldr	r2, [r7, #12]
 8004778:	6812      	ldr	r2, [r2, #0]
 800477a:	4413      	add	r3, r2
 800477c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004780:	881b      	ldrh	r3, [r3, #0]
 8004782:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004786:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 800478a:	68bb      	ldr	r3, [r7, #8]
 800478c:	699a      	ldr	r2, [r3, #24]
 800478e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004792:	429a      	cmp	r2, r3
 8004794:	d307      	bcc.n	80047a6 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 8004796:	68bb      	ldr	r3, [r7, #8]
 8004798:	699a      	ldr	r2, [r3, #24]
 800479a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800479e:	1ad2      	subs	r2, r2, r3
 80047a0:	68bb      	ldr	r3, [r7, #8]
 80047a2:	619a      	str	r2, [r3, #24]
 80047a4:	e002      	b.n	80047ac <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	2200      	movs	r2, #0
 80047aa:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80047ac:	68bb      	ldr	r3, [r7, #8]
 80047ae:	699b      	ldr	r3, [r3, #24]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	f040 80f6 	bne.w	80049a2 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80047b6:	68bb      	ldr	r3, [r7, #8]
 80047b8:	785b      	ldrb	r3, [r3, #1]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d126      	bne.n	800480c <HAL_PCD_EP_DB_Transmit+0x4b2>
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	677b      	str	r3, [r7, #116]	@ 0x74
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80047cc:	b29b      	uxth	r3, r3
 80047ce:	461a      	mov	r2, r3
 80047d0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80047d2:	4413      	add	r3, r2
 80047d4:	677b      	str	r3, [r7, #116]	@ 0x74
 80047d6:	68bb      	ldr	r3, [r7, #8]
 80047d8:	781b      	ldrb	r3, [r3, #0]
 80047da:	00da      	lsls	r2, r3, #3
 80047dc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80047de:	4413      	add	r3, r2
 80047e0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80047e4:	673b      	str	r3, [r7, #112]	@ 0x70
 80047e6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80047e8:	881b      	ldrh	r3, [r3, #0]
 80047ea:	b29b      	uxth	r3, r3
 80047ec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80047f0:	b29a      	uxth	r2, r3
 80047f2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80047f4:	801a      	strh	r2, [r3, #0]
 80047f6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80047f8:	881b      	ldrh	r3, [r3, #0]
 80047fa:	b29b      	uxth	r3, r3
 80047fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004800:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004804:	b29a      	uxth	r2, r3
 8004806:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004808:	801a      	strh	r2, [r3, #0]
 800480a:	e01a      	b.n	8004842 <HAL_PCD_EP_DB_Transmit+0x4e8>
 800480c:	68bb      	ldr	r3, [r7, #8]
 800480e:	785b      	ldrb	r3, [r3, #1]
 8004810:	2b01      	cmp	r3, #1
 8004812:	d116      	bne.n	8004842 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004822:	b29b      	uxth	r3, r3
 8004824:	461a      	mov	r2, r3
 8004826:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004828:	4413      	add	r3, r2
 800482a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800482c:	68bb      	ldr	r3, [r7, #8]
 800482e:	781b      	ldrb	r3, [r3, #0]
 8004830:	00da      	lsls	r2, r3, #3
 8004832:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004834:	4413      	add	r3, r2
 8004836:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800483a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800483c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800483e:	2200      	movs	r2, #0
 8004840:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800484a:	68bb      	ldr	r3, [r7, #8]
 800484c:	785b      	ldrb	r3, [r3, #1]
 800484e:	2b00      	cmp	r3, #0
 8004850:	d12f      	bne.n	80048b2 <HAL_PCD_EP_DB_Transmit+0x558>
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004862:	b29b      	uxth	r3, r3
 8004864:	461a      	mov	r2, r3
 8004866:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800486a:	4413      	add	r3, r2
 800486c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004870:	68bb      	ldr	r3, [r7, #8]
 8004872:	781b      	ldrb	r3, [r3, #0]
 8004874:	00da      	lsls	r2, r3, #3
 8004876:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800487a:	4413      	add	r3, r2
 800487c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004880:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004884:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004888:	881b      	ldrh	r3, [r3, #0]
 800488a:	b29b      	uxth	r3, r3
 800488c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004890:	b29a      	uxth	r2, r3
 8004892:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004896:	801a      	strh	r2, [r3, #0]
 8004898:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800489c:	881b      	ldrh	r3, [r3, #0]
 800489e:	b29b      	uxth	r3, r3
 80048a0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80048a4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80048a8:	b29a      	uxth	r2, r3
 80048aa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80048ae:	801a      	strh	r2, [r3, #0]
 80048b0:	e01c      	b.n	80048ec <HAL_PCD_EP_DB_Transmit+0x592>
 80048b2:	68bb      	ldr	r3, [r7, #8]
 80048b4:	785b      	ldrb	r3, [r3, #1]
 80048b6:	2b01      	cmp	r3, #1
 80048b8:	d118      	bne.n	80048ec <HAL_PCD_EP_DB_Transmit+0x592>
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80048c2:	b29b      	uxth	r3, r3
 80048c4:	461a      	mov	r2, r3
 80048c6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80048ca:	4413      	add	r3, r2
 80048cc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80048d0:	68bb      	ldr	r3, [r7, #8]
 80048d2:	781b      	ldrb	r3, [r3, #0]
 80048d4:	00da      	lsls	r2, r3, #3
 80048d6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80048da:	4413      	add	r3, r2
 80048dc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80048e0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80048e4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80048e8:	2200      	movs	r2, #0
 80048ea:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 80048ec:	68bb      	ldr	r3, [r7, #8]
 80048ee:	78db      	ldrb	r3, [r3, #3]
 80048f0:	2b02      	cmp	r3, #2
 80048f2:	d127      	bne.n	8004944 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	461a      	mov	r2, r3
 80048fa:	68bb      	ldr	r3, [r7, #8]
 80048fc:	781b      	ldrb	r3, [r3, #0]
 80048fe:	009b      	lsls	r3, r3, #2
 8004900:	4413      	add	r3, r2
 8004902:	881b      	ldrh	r3, [r3, #0]
 8004904:	b29b      	uxth	r3, r3
 8004906:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800490a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800490e:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8004912:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8004916:	f083 0320 	eor.w	r3, r3, #32
 800491a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	461a      	mov	r2, r3
 8004924:	68bb      	ldr	r3, [r7, #8]
 8004926:	781b      	ldrb	r3, [r3, #0]
 8004928:	009b      	lsls	r3, r3, #2
 800492a:	441a      	add	r2, r3
 800492c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8004930:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004934:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004938:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800493c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004940:	b29b      	uxth	r3, r3
 8004942:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004944:	68bb      	ldr	r3, [r7, #8]
 8004946:	781b      	ldrb	r3, [r3, #0]
 8004948:	4619      	mov	r1, r3
 800494a:	68f8      	ldr	r0, [r7, #12]
 800494c:	f00b f811 	bl	800f972 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004950:	88fb      	ldrh	r3, [r7, #6]
 8004952:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004956:	2b00      	cmp	r3, #0
 8004958:	d121      	bne.n	800499e <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	461a      	mov	r2, r3
 8004960:	68bb      	ldr	r3, [r7, #8]
 8004962:	781b      	ldrb	r3, [r3, #0]
 8004964:	009b      	lsls	r3, r3, #2
 8004966:	4413      	add	r3, r2
 8004968:	881b      	ldrh	r3, [r3, #0]
 800496a:	b29b      	uxth	r3, r3
 800496c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004970:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004974:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	461a      	mov	r2, r3
 800497e:	68bb      	ldr	r3, [r7, #8]
 8004980:	781b      	ldrb	r3, [r3, #0]
 8004982:	009b      	lsls	r3, r3, #2
 8004984:	441a      	add	r2, r3
 8004986:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800498a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800498e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004992:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004996:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800499a:	b29b      	uxth	r3, r3
 800499c:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800499e:	2300      	movs	r3, #0
 80049a0:	e113      	b.n	8004bca <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80049a2:	88fb      	ldrh	r3, [r7, #6]
 80049a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d121      	bne.n	80049f0 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	461a      	mov	r2, r3
 80049b2:	68bb      	ldr	r3, [r7, #8]
 80049b4:	781b      	ldrb	r3, [r3, #0]
 80049b6:	009b      	lsls	r3, r3, #2
 80049b8:	4413      	add	r3, r2
 80049ba:	881b      	ldrh	r3, [r3, #0]
 80049bc:	b29b      	uxth	r3, r3
 80049be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80049c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049c6:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	461a      	mov	r2, r3
 80049d0:	68bb      	ldr	r3, [r7, #8]
 80049d2:	781b      	ldrb	r3, [r3, #0]
 80049d4:	009b      	lsls	r3, r3, #2
 80049d6:	441a      	add	r2, r3
 80049d8:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80049dc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80049e0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80049e4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80049e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80049ec:	b29b      	uxth	r3, r3
 80049ee:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80049f0:	68bb      	ldr	r3, [r7, #8]
 80049f2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80049f6:	2b01      	cmp	r3, #1
 80049f8:	f040 80be 	bne.w	8004b78 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 80049fc:	68bb      	ldr	r3, [r7, #8]
 80049fe:	695a      	ldr	r2, [r3, #20]
 8004a00:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004a04:	441a      	add	r2, r3
 8004a06:	68bb      	ldr	r3, [r7, #8]
 8004a08:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8004a0a:	68bb      	ldr	r3, [r7, #8]
 8004a0c:	69da      	ldr	r2, [r3, #28]
 8004a0e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004a12:	441a      	add	r2, r3
 8004a14:	68bb      	ldr	r3, [r7, #8]
 8004a16:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8004a18:	68bb      	ldr	r3, [r7, #8]
 8004a1a:	6a1a      	ldr	r2, [r3, #32]
 8004a1c:	68bb      	ldr	r3, [r7, #8]
 8004a1e:	691b      	ldr	r3, [r3, #16]
 8004a20:	429a      	cmp	r2, r3
 8004a22:	d309      	bcc.n	8004a38 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	691b      	ldr	r3, [r3, #16]
 8004a28:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8004a2a:	68bb      	ldr	r3, [r7, #8]
 8004a2c:	6a1a      	ldr	r2, [r3, #32]
 8004a2e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004a30:	1ad2      	subs	r2, r2, r3
 8004a32:	68bb      	ldr	r3, [r7, #8]
 8004a34:	621a      	str	r2, [r3, #32]
 8004a36:	e015      	b.n	8004a64 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 8004a38:	68bb      	ldr	r3, [r7, #8]
 8004a3a:	6a1b      	ldr	r3, [r3, #32]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d107      	bne.n	8004a50 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 8004a40:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004a44:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8004a46:	68bb      	ldr	r3, [r7, #8]
 8004a48:	2200      	movs	r2, #0
 8004a4a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8004a4e:	e009      	b.n	8004a64 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 8004a50:	68bb      	ldr	r3, [r7, #8]
 8004a52:	6a1b      	ldr	r3, [r3, #32]
 8004a54:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8004a56:	68bb      	ldr	r3, [r7, #8]
 8004a58:	2200      	movs	r2, #0
 8004a5a:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8004a5c:	68bb      	ldr	r3, [r7, #8]
 8004a5e:	2200      	movs	r2, #0
 8004a60:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004a6a:	68bb      	ldr	r3, [r7, #8]
 8004a6c:	785b      	ldrb	r3, [r3, #1]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d15f      	bne.n	8004b32 <HAL_PCD_EP_DB_Transmit+0x7d8>
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004a80:	b29b      	uxth	r3, r3
 8004a82:	461a      	mov	r2, r3
 8004a84:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004a86:	4413      	add	r3, r2
 8004a88:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004a8a:	68bb      	ldr	r3, [r7, #8]
 8004a8c:	781b      	ldrb	r3, [r3, #0]
 8004a8e:	00da      	lsls	r2, r3, #3
 8004a90:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004a92:	4413      	add	r3, r2
 8004a94:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004a98:	667b      	str	r3, [r7, #100]	@ 0x64
 8004a9a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004a9c:	881b      	ldrh	r3, [r3, #0]
 8004a9e:	b29b      	uxth	r3, r3
 8004aa0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004aa4:	b29a      	uxth	r2, r3
 8004aa6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004aa8:	801a      	strh	r2, [r3, #0]
 8004aaa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d10a      	bne.n	8004ac6 <HAL_PCD_EP_DB_Transmit+0x76c>
 8004ab0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004ab2:	881b      	ldrh	r3, [r3, #0]
 8004ab4:	b29b      	uxth	r3, r3
 8004ab6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004aba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004abe:	b29a      	uxth	r2, r3
 8004ac0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004ac2:	801a      	strh	r2, [r3, #0]
 8004ac4:	e04e      	b.n	8004b64 <HAL_PCD_EP_DB_Transmit+0x80a>
 8004ac6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004ac8:	2b3e      	cmp	r3, #62	@ 0x3e
 8004aca:	d816      	bhi.n	8004afa <HAL_PCD_EP_DB_Transmit+0x7a0>
 8004acc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004ace:	085b      	lsrs	r3, r3, #1
 8004ad0:	663b      	str	r3, [r7, #96]	@ 0x60
 8004ad2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004ad4:	f003 0301 	and.w	r3, r3, #1
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d002      	beq.n	8004ae2 <HAL_PCD_EP_DB_Transmit+0x788>
 8004adc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004ade:	3301      	adds	r3, #1
 8004ae0:	663b      	str	r3, [r7, #96]	@ 0x60
 8004ae2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004ae4:	881b      	ldrh	r3, [r3, #0]
 8004ae6:	b29a      	uxth	r2, r3
 8004ae8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004aea:	b29b      	uxth	r3, r3
 8004aec:	029b      	lsls	r3, r3, #10
 8004aee:	b29b      	uxth	r3, r3
 8004af0:	4313      	orrs	r3, r2
 8004af2:	b29a      	uxth	r2, r3
 8004af4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004af6:	801a      	strh	r2, [r3, #0]
 8004af8:	e034      	b.n	8004b64 <HAL_PCD_EP_DB_Transmit+0x80a>
 8004afa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004afc:	095b      	lsrs	r3, r3, #5
 8004afe:	663b      	str	r3, [r7, #96]	@ 0x60
 8004b00:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004b02:	f003 031f 	and.w	r3, r3, #31
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d102      	bne.n	8004b10 <HAL_PCD_EP_DB_Transmit+0x7b6>
 8004b0a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004b0c:	3b01      	subs	r3, #1
 8004b0e:	663b      	str	r3, [r7, #96]	@ 0x60
 8004b10:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004b12:	881b      	ldrh	r3, [r3, #0]
 8004b14:	b29a      	uxth	r2, r3
 8004b16:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004b18:	b29b      	uxth	r3, r3
 8004b1a:	029b      	lsls	r3, r3, #10
 8004b1c:	b29b      	uxth	r3, r3
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	b29b      	uxth	r3, r3
 8004b22:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004b26:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004b2a:	b29a      	uxth	r2, r3
 8004b2c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004b2e:	801a      	strh	r2, [r3, #0]
 8004b30:	e018      	b.n	8004b64 <HAL_PCD_EP_DB_Transmit+0x80a>
 8004b32:	68bb      	ldr	r3, [r7, #8]
 8004b34:	785b      	ldrb	r3, [r3, #1]
 8004b36:	2b01      	cmp	r3, #1
 8004b38:	d114      	bne.n	8004b64 <HAL_PCD_EP_DB_Transmit+0x80a>
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004b42:	b29b      	uxth	r3, r3
 8004b44:	461a      	mov	r2, r3
 8004b46:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004b48:	4413      	add	r3, r2
 8004b4a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004b4c:	68bb      	ldr	r3, [r7, #8]
 8004b4e:	781b      	ldrb	r3, [r3, #0]
 8004b50:	00da      	lsls	r2, r3, #3
 8004b52:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004b54:	4413      	add	r3, r2
 8004b56:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004b5a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004b5c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004b5e:	b29a      	uxth	r2, r3
 8004b60:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b62:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	6818      	ldr	r0, [r3, #0]
 8004b68:	68bb      	ldr	r3, [r7, #8]
 8004b6a:	6959      	ldr	r1, [r3, #20]
 8004b6c:	68bb      	ldr	r3, [r7, #8]
 8004b6e:	895a      	ldrh	r2, [r3, #10]
 8004b70:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004b72:	b29b      	uxth	r3, r3
 8004b74:	f003 fd1e 	bl	80085b4 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	461a      	mov	r2, r3
 8004b7e:	68bb      	ldr	r3, [r7, #8]
 8004b80:	781b      	ldrb	r3, [r3, #0]
 8004b82:	009b      	lsls	r3, r3, #2
 8004b84:	4413      	add	r3, r2
 8004b86:	881b      	ldrh	r3, [r3, #0]
 8004b88:	b29b      	uxth	r3, r3
 8004b8a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004b8e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004b92:	82fb      	strh	r3, [r7, #22]
 8004b94:	8afb      	ldrh	r3, [r7, #22]
 8004b96:	f083 0310 	eor.w	r3, r3, #16
 8004b9a:	82fb      	strh	r3, [r7, #22]
 8004b9c:	8afb      	ldrh	r3, [r7, #22]
 8004b9e:	f083 0320 	eor.w	r3, r3, #32
 8004ba2:	82fb      	strh	r3, [r7, #22]
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	461a      	mov	r2, r3
 8004baa:	68bb      	ldr	r3, [r7, #8]
 8004bac:	781b      	ldrb	r3, [r3, #0]
 8004bae:	009b      	lsls	r3, r3, #2
 8004bb0:	441a      	add	r2, r3
 8004bb2:	8afb      	ldrh	r3, [r7, #22]
 8004bb4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004bb8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004bbc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004bc0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004bc4:	b29b      	uxth	r3, r3
 8004bc6:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8004bc8:	2300      	movs	r3, #0
}
 8004bca:	4618      	mov	r0, r3
 8004bcc:	3798      	adds	r7, #152	@ 0x98
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	bd80      	pop	{r7, pc}

08004bd2 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8004bd2:	b480      	push	{r7}
 8004bd4:	b087      	sub	sp, #28
 8004bd6:	af00      	add	r7, sp, #0
 8004bd8:	60f8      	str	r0, [r7, #12]
 8004bda:	607b      	str	r3, [r7, #4]
 8004bdc:	460b      	mov	r3, r1
 8004bde:	817b      	strh	r3, [r7, #10]
 8004be0:	4613      	mov	r3, r2
 8004be2:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8004be4:	897b      	ldrh	r3, [r7, #10]
 8004be6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bea:	b29b      	uxth	r3, r3
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d00b      	beq.n	8004c08 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004bf0:	897b      	ldrh	r3, [r7, #10]
 8004bf2:	f003 0207 	and.w	r2, r3, #7
 8004bf6:	4613      	mov	r3, r2
 8004bf8:	009b      	lsls	r3, r3, #2
 8004bfa:	4413      	add	r3, r2
 8004bfc:	00db      	lsls	r3, r3, #3
 8004bfe:	3310      	adds	r3, #16
 8004c00:	68fa      	ldr	r2, [r7, #12]
 8004c02:	4413      	add	r3, r2
 8004c04:	617b      	str	r3, [r7, #20]
 8004c06:	e009      	b.n	8004c1c <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004c08:	897a      	ldrh	r2, [r7, #10]
 8004c0a:	4613      	mov	r3, r2
 8004c0c:	009b      	lsls	r3, r3, #2
 8004c0e:	4413      	add	r3, r2
 8004c10:	00db      	lsls	r3, r3, #3
 8004c12:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8004c16:	68fa      	ldr	r2, [r7, #12]
 8004c18:	4413      	add	r3, r2
 8004c1a:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8004c1c:	893b      	ldrh	r3, [r7, #8]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d107      	bne.n	8004c32 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8004c22:	697b      	ldr	r3, [r7, #20]
 8004c24:	2200      	movs	r2, #0
 8004c26:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	b29a      	uxth	r2, r3
 8004c2c:	697b      	ldr	r3, [r7, #20]
 8004c2e:	80da      	strh	r2, [r3, #6]
 8004c30:	e00b      	b.n	8004c4a <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8004c32:	697b      	ldr	r3, [r7, #20]
 8004c34:	2201      	movs	r2, #1
 8004c36:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	b29a      	uxth	r2, r3
 8004c3c:	697b      	ldr	r3, [r7, #20]
 8004c3e:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	0c1b      	lsrs	r3, r3, #16
 8004c44:	b29a      	uxth	r2, r3
 8004c46:	697b      	ldr	r3, [r7, #20]
 8004c48:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8004c4a:	2300      	movs	r3, #0
}
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	371c      	adds	r7, #28
 8004c50:	46bd      	mov	sp, r7
 8004c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c56:	4770      	bx	lr

08004c58 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004c58:	b480      	push	{r7}
 8004c5a:	b085      	sub	sp, #20
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2201      	movs	r2, #1
 8004c6a:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2200      	movs	r2, #0
 8004c72:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8004c7c:	b29b      	uxth	r3, r3
 8004c7e:	f043 0301 	orr.w	r3, r3, #1
 8004c82:	b29a      	uxth	r2, r3
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8004c90:	b29b      	uxth	r3, r3
 8004c92:	f043 0302 	orr.w	r3, r3, #2
 8004c96:	b29a      	uxth	r2, r3
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8004c9e:	2300      	movs	r3, #0
}
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	3714      	adds	r7, #20
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004caa:	4770      	bx	lr

08004cac <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004cac:	b480      	push	{r7}
 8004cae:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004cb0:	4b05      	ldr	r3, [pc, #20]	@ (8004cc8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4a04      	ldr	r2, [pc, #16]	@ (8004cc8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004cb6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004cba:	6013      	str	r3, [r2, #0]
}
 8004cbc:	bf00      	nop
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc4:	4770      	bx	lr
 8004cc6:	bf00      	nop
 8004cc8:	58000400 	.word	0x58000400

08004ccc <LL_EXTI_ReadFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval @note This bit is set when the selected edge event arrives on the interrupt
  */
__STATIC_INLINE uint32_t LL_EXTI_ReadFlag_0_31(uint32_t ExtiLine)
{
 8004ccc:	b480      	push	{r7}
 8004cce:	b083      	sub	sp, #12
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(EXTI->PR1, ExtiLine));
 8004cd4:	4b04      	ldr	r3, [pc, #16]	@ (8004ce8 <LL_EXTI_ReadFlag_0_31+0x1c>)
 8004cd6:	68da      	ldr	r2, [r3, #12]
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	4013      	ands	r3, r2
}
 8004cdc:	4618      	mov	r0, r3
 8004cde:	370c      	adds	r7, #12
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce6:	4770      	bx	lr
 8004ce8:	58000800 	.word	0x58000800

08004cec <LL_EXTI_ReadFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval @note This bit is set when the selected edge event arrives on the interrupt
  */
__STATIC_INLINE uint32_t LL_EXTI_ReadFlag_32_63(uint32_t ExtiLine)
{
 8004cec:	b480      	push	{r7}
 8004cee:	b083      	sub	sp, #12
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(EXTI->PR2, ExtiLine));
 8004cf4:	4b04      	ldr	r3, [pc, #16]	@ (8004d08 <LL_EXTI_ReadFlag_32_63+0x1c>)
 8004cf6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	4013      	ands	r3, r2
}
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	370c      	adds	r7, #12
 8004d00:	46bd      	mov	sp, r7
 8004d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d06:	4770      	bx	lr
 8004d08:	58000800 	.word	0x58000800

08004d0c <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8004d0c:	b480      	push	{r7}
 8004d0e:	b083      	sub	sp, #12
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8004d14:	4a04      	ldr	r2, [pc, #16]	@ (8004d28 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	60d3      	str	r3, [r2, #12]
}
 8004d1a:	bf00      	nop
 8004d1c:	370c      	adds	r7, #12
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d24:	4770      	bx	lr
 8004d26:	bf00      	nop
 8004d28:	58000800 	.word	0x58000800

08004d2c <LL_EXTI_ClearFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_32_63(uint32_t ExtiLine)
{
 8004d2c:	b480      	push	{r7}
 8004d2e:	b083      	sub	sp, #12
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR2, ExtiLine);
 8004d34:	4a04      	ldr	r2, [pc, #16]	@ (8004d48 <LL_EXTI_ClearFlag_32_63+0x1c>)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
 8004d3a:	bf00      	nop
 8004d3c:	370c      	adds	r7, #12
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d44:	4770      	bx	lr
 8004d46:	bf00      	nop
 8004d48:	58000800 	.word	0x58000800

08004d4c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8004d50:	4b04      	ldr	r3, [pc, #16]	@ (8004d64 <HAL_PWREx_GetVoltageRange+0x18>)
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8004d58:	4618      	mov	r0, r3
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d60:	4770      	bx	lr
 8004d62:	bf00      	nop
 8004d64:	58000400 	.word	0x58000400

08004d68 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8004d68:	b480      	push	{r7}
 8004d6a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8004d6c:	4b05      	ldr	r3, [pc, #20]	@ (8004d84 <HAL_PWREx_EnableVddUSB+0x1c>)
 8004d6e:	685b      	ldr	r3, [r3, #4]
 8004d70:	4a04      	ldr	r2, [pc, #16]	@ (8004d84 <HAL_PWREx_EnableVddUSB+0x1c>)
 8004d72:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004d76:	6053      	str	r3, [r2, #4]
}
 8004d78:	bf00      	nop
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d80:	4770      	bx	lr
 8004d82:	bf00      	nop
 8004d84:	58000400 	.word	0x58000400

08004d88 <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 8004d88:	b480      	push	{r7}
 8004d8a:	b083      	sub	sp, #12
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	4603      	mov	r3, r0
 8004d90:	71fb      	strb	r3, [r7, #7]
  /* Check the parameter */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
 8004d92:	4b11      	ldr	r3, [pc, #68]	@ (8004dd8 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f023 0307 	bic.w	r3, r3, #7
 8004d9a:	4a0f      	ldr	r2, [pc, #60]	@ (8004dd8 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8004d9c:	f043 0302 	orr.w	r3, r3, #2
 8004da0:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004da2:	4b0e      	ldr	r3, [pc, #56]	@ (8004ddc <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8004da4:	691b      	ldr	r3, [r3, #16]
 8004da6:	4a0d      	ldr	r2, [pc, #52]	@ (8004ddc <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8004da8:	f043 0304 	orr.w	r3, r3, #4
 8004dac:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8004dae:	79fb      	ldrb	r3, [r7, #7]
 8004db0:	2b01      	cmp	r3, #1
 8004db2:	d101      	bne.n	8004db8 <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8004db4:	bf30      	wfi
 8004db6:	e002      	b.n	8004dbe <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8004db8:	bf40      	sev
    __WFE();
 8004dba:	bf20      	wfe
    __WFE();
 8004dbc:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004dbe:	4b07      	ldr	r3, [pc, #28]	@ (8004ddc <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8004dc0:	691b      	ldr	r3, [r3, #16]
 8004dc2:	4a06      	ldr	r2, [pc, #24]	@ (8004ddc <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8004dc4:	f023 0304 	bic.w	r3, r3, #4
 8004dc8:	6113      	str	r3, [r2, #16]
}
 8004dca:	bf00      	nop
 8004dcc:	370c      	adds	r7, #12
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd4:	4770      	bx	lr
 8004dd6:	bf00      	nop
 8004dd8:	58000400 	.word	0x58000400
 8004ddc:	e000ed00 	.word	0xe000ed00

08004de0 <HAL_PWREx_PVD_PVM_IRQHandler>:
  * @brief This function handles the PWR PVD/PVMx interrupt request.
  * @note This API should be called under the PVD_PVM_IRQHandler().
  * @retval None
  */
void HAL_PWREx_PVD_PVM_IRQHandler(void)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	af00      	add	r7, sp, #0
  /* Check PWR exti flag */
  if (__HAL_PWR_PVD_EXTI_GET_FLAG() != 0U)
 8004de4:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8004de8:	f7ff ff70 	bl	8004ccc <LL_EXTI_ReadFlag_0_31>
 8004dec:	4603      	mov	r3, r0
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d005      	beq.n	8004dfe <HAL_PWREx_PVD_PVM_IRQHandler+0x1e>
  {
    /* PWR PVD interrupt user callback */
    HAL_PWR_PVDCallback();
 8004df2:	f7fb fd9f 	bl	8000934 <HAL_PWR_PVDCallback>

    /* Clear PVD exti pending bit */
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 8004df6:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8004dfa:	f7ff ff87 	bl	8004d0c <LL_EXTI_ClearFlag_0_31>
  }

#if defined(PWR_CR2_PVME1)
  /* Next, successively check PVMx exti flags */
  if (__HAL_PWR_PVM1_EXTI_GET_FLAG() != 0U)
 8004dfe:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8004e02:	f7ff ff63 	bl	8004ccc <LL_EXTI_ReadFlag_0_31>
 8004e06:	4603      	mov	r3, r0
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d005      	beq.n	8004e18 <HAL_PWREx_PVD_PVM_IRQHandler+0x38>
  {
    /* PWR PVM1 interrupt user callback */
    HAL_PWREx_PVM1Callback();
 8004e0c:	f000 f811 	bl	8004e32 <HAL_PWREx_PVM1Callback>

    /* Clear PVM1 exti pending bit */
    __HAL_PWR_PVM1_EXTI_CLEAR_FLAG();
 8004e10:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8004e14:	f7ff ff7a 	bl	8004d0c <LL_EXTI_ClearFlag_0_31>
  }
#endif /* PWR_CR2_PVME1 */

  if (__HAL_PWR_PVM3_EXTI_GET_FLAG() != 0U)
 8004e18:	2002      	movs	r0, #2
 8004e1a:	f7ff ff67 	bl	8004cec <LL_EXTI_ReadFlag_32_63>
 8004e1e:	4603      	mov	r3, r0
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d004      	beq.n	8004e2e <HAL_PWREx_PVD_PVM_IRQHandler+0x4e>
  {
    /* PWR PVM3 interrupt user callback */
    HAL_PWREx_PVM3Callback();
 8004e24:	f000 f80c 	bl	8004e40 <HAL_PWREx_PVM3Callback>

    /* Clear PVM3 exti pending bit */
    __HAL_PWR_PVM3_EXTI_CLEAR_FLAG();
 8004e28:	2002      	movs	r0, #2
 8004e2a:	f7ff ff7f 	bl	8004d2c <LL_EXTI_ClearFlag_32_63>
  }
}
 8004e2e:	bf00      	nop
 8004e30:	bd80      	pop	{r7, pc}

08004e32 <HAL_PWREx_PVM1Callback>:
/**
  * @brief PWR PVM1 interrupt callback
  * @retval None
  */
__weak void HAL_PWREx_PVM1Callback(void)
{
 8004e32:	b480      	push	{r7}
 8004e34:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_PWREx_PVM1Callback() API can be implemented in the user file
   */
}
 8004e36:	bf00      	nop
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3e:	4770      	bx	lr

08004e40 <HAL_PWREx_PVM3Callback>:
/**
  * @brief PWR PVM3 interrupt callback
  * @retval None
  */
__weak void HAL_PWREx_PVM3Callback(void)
{
 8004e40:	b480      	push	{r7}
 8004e42:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_PWREx_PVM3Callback() API can be implemented in the user file
   */
}
 8004e44:	bf00      	nop
 8004e46:	46bd      	mov	sp, r7
 8004e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4c:	4770      	bx	lr

08004e4e <LL_RCC_HSE_IsEnabledDiv2>:
{
 8004e4e:	b480      	push	{r7}
 8004e50:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8004e52:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004e5c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004e60:	d101      	bne.n	8004e66 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8004e62:	2301      	movs	r3, #1
 8004e64:	e000      	b.n	8004e68 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8004e66:	2300      	movs	r3, #0
}
 8004e68:	4618      	mov	r0, r3
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e70:	4770      	bx	lr

08004e72 <LL_RCC_HSE_Enable>:
{
 8004e72:	b480      	push	{r7}
 8004e74:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8004e76:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004e80:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e84:	6013      	str	r3, [r2, #0]
}
 8004e86:	bf00      	nop
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8e:	4770      	bx	lr

08004e90 <LL_RCC_HSE_Disable>:
{
 8004e90:	b480      	push	{r7}
 8004e92:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8004e94:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004e9e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ea2:	6013      	str	r3, [r2, #0]
}
 8004ea4:	bf00      	nop
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eac:	4770      	bx	lr

08004eae <LL_RCC_HSE_IsReady>:
{
 8004eae:	b480      	push	{r7}
 8004eb0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8004eb2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ebc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004ec0:	d101      	bne.n	8004ec6 <LL_RCC_HSE_IsReady+0x18>
 8004ec2:	2301      	movs	r3, #1
 8004ec4:	e000      	b.n	8004ec8 <LL_RCC_HSE_IsReady+0x1a>
 8004ec6:	2300      	movs	r3, #0
}
 8004ec8:	4618      	mov	r0, r3
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed0:	4770      	bx	lr

08004ed2 <LL_RCC_HSI_Enable>:
{
 8004ed2:	b480      	push	{r7}
 8004ed4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8004ed6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004ee0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ee4:	6013      	str	r3, [r2, #0]
}
 8004ee6:	bf00      	nop
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eee:	4770      	bx	lr

08004ef0 <LL_RCC_HSI_Disable>:
{
 8004ef0:	b480      	push	{r7}
 8004ef2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8004ef4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004efe:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f02:	6013      	str	r3, [r2, #0]
}
 8004f04:	bf00      	nop
 8004f06:	46bd      	mov	sp, r7
 8004f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0c:	4770      	bx	lr

08004f0e <LL_RCC_HSI_IsReady>:
{
 8004f0e:	b480      	push	{r7}
 8004f10:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8004f12:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f1c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f20:	d101      	bne.n	8004f26 <LL_RCC_HSI_IsReady+0x18>
 8004f22:	2301      	movs	r3, #1
 8004f24:	e000      	b.n	8004f28 <LL_RCC_HSI_IsReady+0x1a>
 8004f26:	2300      	movs	r3, #0
}
 8004f28:	4618      	mov	r0, r3
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f30:	4770      	bx	lr

08004f32 <LL_RCC_HSI_SetCalibTrimming>:
{
 8004f32:	b480      	push	{r7}
 8004f34:	b083      	sub	sp, #12
 8004f36:	af00      	add	r7, sp, #0
 8004f38:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8004f3a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f3e:	685b      	ldr	r3, [r3, #4]
 8004f40:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	061b      	lsls	r3, r3, #24
 8004f48:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004f4c:	4313      	orrs	r3, r2
 8004f4e:	604b      	str	r3, [r1, #4]
}
 8004f50:	bf00      	nop
 8004f52:	370c      	adds	r7, #12
 8004f54:	46bd      	mov	sp, r7
 8004f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5a:	4770      	bx	lr

08004f5c <LL_RCC_HSI48_Enable>:
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8004f60:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f64:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004f68:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004f6c:	f043 0301 	orr.w	r3, r3, #1
 8004f70:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8004f74:	bf00      	nop
 8004f76:	46bd      	mov	sp, r7
 8004f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7c:	4770      	bx	lr

08004f7e <LL_RCC_HSI48_Disable>:
{
 8004f7e:	b480      	push	{r7}
 8004f80:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8004f82:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f86:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004f8a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004f8e:	f023 0301 	bic.w	r3, r3, #1
 8004f92:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8004f96:	bf00      	nop
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9e:	4770      	bx	lr

08004fa0 <LL_RCC_HSI48_IsReady>:
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8004fa4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004fa8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004fac:	f003 0302 	and.w	r3, r3, #2
 8004fb0:	2b02      	cmp	r3, #2
 8004fb2:	d101      	bne.n	8004fb8 <LL_RCC_HSI48_IsReady+0x18>
 8004fb4:	2301      	movs	r3, #1
 8004fb6:	e000      	b.n	8004fba <LL_RCC_HSI48_IsReady+0x1a>
 8004fb8:	2300      	movs	r3, #0
}
 8004fba:	4618      	mov	r0, r3
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc2:	4770      	bx	lr

08004fc4 <LL_RCC_LSE_Enable>:
{
 8004fc4:	b480      	push	{r7}
 8004fc6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004fc8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004fcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fd0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004fd4:	f043 0301 	orr.w	r3, r3, #1
 8004fd8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8004fdc:	bf00      	nop
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe4:	4770      	bx	lr

08004fe6 <LL_RCC_LSE_Disable>:
{
 8004fe6:	b480      	push	{r7}
 8004fe8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004fea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004fee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ff2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004ff6:	f023 0301 	bic.w	r3, r3, #1
 8004ffa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8004ffe:	bf00      	nop
 8005000:	46bd      	mov	sp, r7
 8005002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005006:	4770      	bx	lr

08005008 <LL_RCC_LSE_EnableBypass>:
{
 8005008:	b480      	push	{r7}
 800500a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800500c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005010:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005014:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005018:	f043 0304 	orr.w	r3, r3, #4
 800501c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8005020:	bf00      	nop
 8005022:	46bd      	mov	sp, r7
 8005024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005028:	4770      	bx	lr

0800502a <LL_RCC_LSE_DisableBypass>:
{
 800502a:	b480      	push	{r7}
 800502c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800502e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005032:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005036:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800503a:	f023 0304 	bic.w	r3, r3, #4
 800503e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8005042:	bf00      	nop
 8005044:	46bd      	mov	sp, r7
 8005046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504a:	4770      	bx	lr

0800504c <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 800504c:	b480      	push	{r7}
 800504e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8005050:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005054:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005058:	f003 0302 	and.w	r3, r3, #2
 800505c:	2b02      	cmp	r3, #2
 800505e:	d101      	bne.n	8005064 <LL_RCC_LSE_IsReady+0x18>
 8005060:	2301      	movs	r3, #1
 8005062:	e000      	b.n	8005066 <LL_RCC_LSE_IsReady+0x1a>
 8005064:	2300      	movs	r3, #0
}
 8005066:	4618      	mov	r0, r3
 8005068:	46bd      	mov	sp, r7
 800506a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506e:	4770      	bx	lr

08005070 <LL_RCC_LSI1_Enable>:
  * @brief  Enable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Enable(void)
{
 8005070:	b480      	push	{r7}
 8005072:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8005074:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005078:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800507c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005080:	f043 0301 	orr.w	r3, r3, #1
 8005084:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8005088:	bf00      	nop
 800508a:	46bd      	mov	sp, r7
 800508c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005090:	4770      	bx	lr

08005092 <LL_RCC_LSI1_Disable>:
  * @brief  Disable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Disable(void)
{
 8005092:	b480      	push	{r7}
 8005094:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8005096:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800509a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800509e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80050a2:	f023 0301 	bic.w	r3, r3, #1
 80050a6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80050aa:	bf00      	nop
 80050ac:	46bd      	mov	sp, r7
 80050ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b2:	4770      	bx	lr

080050b4 <LL_RCC_LSI1_IsReady>:
  * @brief  Check if LSI1 is Ready
  * @rmtoll CSR          LSI1RDY        LL_RCC_LSI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI1_IsReady(void)
{
 80050b4:	b480      	push	{r7}
 80050b6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 80050b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80050bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80050c0:	f003 0302 	and.w	r3, r3, #2
 80050c4:	2b02      	cmp	r3, #2
 80050c6:	d101      	bne.n	80050cc <LL_RCC_LSI1_IsReady+0x18>
 80050c8:	2301      	movs	r3, #1
 80050ca:	e000      	b.n	80050ce <LL_RCC_LSI1_IsReady+0x1a>
 80050cc:	2300      	movs	r3, #0
}
 80050ce:	4618      	mov	r0, r3
 80050d0:	46bd      	mov	sp, r7
 80050d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d6:	4770      	bx	lr

080050d8 <LL_RCC_LSI2_Enable>:
  * @brief  Enable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Enable(void)
{
 80050d8:	b480      	push	{r7}
 80050da:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 80050dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80050e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80050e4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80050e8:	f043 0304 	orr.w	r3, r3, #4
 80050ec:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80050f0:	bf00      	nop
 80050f2:	46bd      	mov	sp, r7
 80050f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f8:	4770      	bx	lr

080050fa <LL_RCC_LSI2_Disable>:
  * @brief  Disable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Disable(void)
{
 80050fa:	b480      	push	{r7}
 80050fc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 80050fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005102:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005106:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800510a:	f023 0304 	bic.w	r3, r3, #4
 800510e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8005112:	bf00      	nop
 8005114:	46bd      	mov	sp, r7
 8005116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511a:	4770      	bx	lr

0800511c <LL_RCC_LSI2_IsReady>:
  * @brief  Check if LSI2 is Ready
  * @rmtoll CSR          LSI2RDY        LL_RCC_LSI2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI2_IsReady(void)
{
 800511c:	b480      	push	{r7}
 800511e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8005120:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005124:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005128:	f003 0308 	and.w	r3, r3, #8
 800512c:	2b08      	cmp	r3, #8
 800512e:	d101      	bne.n	8005134 <LL_RCC_LSI2_IsReady+0x18>
 8005130:	2301      	movs	r3, #1
 8005132:	e000      	b.n	8005136 <LL_RCC_LSI2_IsReady+0x1a>
 8005134:	2300      	movs	r3, #0
}
 8005136:	4618      	mov	r0, r3
 8005138:	46bd      	mov	sp, r7
 800513a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513e:	4770      	bx	lr

08005140 <LL_RCC_LSI2_SetTrimming>:
  * @rmtoll CSR        LSI2TRIM       LL_RCC_LSI2_SetTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 15
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_SetTrimming(uint32_t Value)
{
 8005140:	b480      	push	{r7}
 8005142:	b083      	sub	sp, #12
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8005148:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800514c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005150:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	021b      	lsls	r3, r3, #8
 8005158:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800515c:	4313      	orrs	r3, r2
 800515e:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8005162:	bf00      	nop
 8005164:	370c      	adds	r7, #12
 8005166:	46bd      	mov	sp, r7
 8005168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516c:	4770      	bx	lr

0800516e <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 800516e:	b480      	push	{r7}
 8005170:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8005172:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800517c:	f043 0301 	orr.w	r3, r3, #1
 8005180:	6013      	str	r3, [r2, #0]
}
 8005182:	bf00      	nop
 8005184:	46bd      	mov	sp, r7
 8005186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518a:	4770      	bx	lr

0800518c <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 800518c:	b480      	push	{r7}
 800518e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8005190:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800519a:	f023 0301 	bic.w	r3, r3, #1
 800519e:	6013      	str	r3, [r2, #0]
}
 80051a0:	bf00      	nop
 80051a2:	46bd      	mov	sp, r7
 80051a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a8:	4770      	bx	lr

080051aa <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 80051aa:	b480      	push	{r7}
 80051ac:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80051ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f003 0302 	and.w	r3, r3, #2
 80051b8:	2b02      	cmp	r3, #2
 80051ba:	d101      	bne.n	80051c0 <LL_RCC_MSI_IsReady+0x16>
 80051bc:	2301      	movs	r3, #1
 80051be:	e000      	b.n	80051c2 <LL_RCC_MSI_IsReady+0x18>
 80051c0:	2300      	movs	r3, #0
}
 80051c2:	4618      	mov	r0, r3
 80051c4:	46bd      	mov	sp, r7
 80051c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ca:	4770      	bx	lr

080051cc <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 80051cc:	b480      	push	{r7}
 80051ce:	b083      	sub	sp, #12
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 80051d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80051de:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	4313      	orrs	r3, r2
 80051e6:	600b      	str	r3, [r1, #0]
}
 80051e8:	bf00      	nop
 80051ea:	370c      	adds	r7, #12
 80051ec:	46bd      	mov	sp, r7
 80051ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f2:	4770      	bx	lr

080051f4 <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 80051f4:	b480      	push	{r7}
 80051f6:	b083      	sub	sp, #12
 80051f8:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 80051fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005204:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	2bb0      	cmp	r3, #176	@ 0xb0
 800520a:	d901      	bls.n	8005210 <LL_RCC_MSI_GetRange+0x1c>
  {
    msiRange = LL_RCC_MSIRANGE_11;
 800520c:	23b0      	movs	r3, #176	@ 0xb0
 800520e:	607b      	str	r3, [r7, #4]
  }
  return msiRange;
 8005210:	687b      	ldr	r3, [r7, #4]
}
 8005212:	4618      	mov	r0, r3
 8005214:	370c      	adds	r7, #12
 8005216:	46bd      	mov	sp, r7
 8005218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521c:	4770      	bx	lr

0800521e <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 800521e:	b480      	push	{r7}
 8005220:	b083      	sub	sp, #12
 8005222:	af00      	add	r7, sp, #0
 8005224:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8005226:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800522a:	685b      	ldr	r3, [r3, #4]
 800522c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	021b      	lsls	r3, r3, #8
 8005234:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005238:	4313      	orrs	r3, r2
 800523a:	604b      	str	r3, [r1, #4]
}
 800523c:	bf00      	nop
 800523e:	370c      	adds	r7, #12
 8005240:	46bd      	mov	sp, r7
 8005242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005246:	4770      	bx	lr

08005248 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8005248:	b480      	push	{r7}
 800524a:	b083      	sub	sp, #12
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8005250:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005254:	689b      	ldr	r3, [r3, #8]
 8005256:	f023 0203 	bic.w	r2, r3, #3
 800525a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	4313      	orrs	r3, r2
 8005262:	608b      	str	r3, [r1, #8]
}
 8005264:	bf00      	nop
 8005266:	370c      	adds	r7, #12
 8005268:	46bd      	mov	sp, r7
 800526a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526e:	4770      	bx	lr

08005270 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8005270:	b480      	push	{r7}
 8005272:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8005274:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005278:	689b      	ldr	r3, [r3, #8]
 800527a:	f003 030c 	and.w	r3, r3, #12
}
 800527e:	4618      	mov	r0, r3
 8005280:	46bd      	mov	sp, r7
 8005282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005286:	4770      	bx	lr

08005288 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8005288:	b480      	push	{r7}
 800528a:	b083      	sub	sp, #12
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8005290:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005294:	689b      	ldr	r3, [r3, #8]
 8005296:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800529a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	4313      	orrs	r3, r2
 80052a2:	608b      	str	r3, [r1, #8]
}
 80052a4:	bf00      	nop
 80052a6:	370c      	adds	r7, #12
 80052a8:	46bd      	mov	sp, r7
 80052aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ae:	4770      	bx	lr

080052b0 <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80052b0:	b480      	push	{r7}
 80052b2:	b083      	sub	sp, #12
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 80052b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80052bc:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80052c0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80052c4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	4313      	orrs	r3, r2
 80052cc:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 80052d0:	bf00      	nop
 80052d2:	370c      	adds	r7, #12
 80052d4:	46bd      	mov	sp, r7
 80052d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052da:	4770      	bx	lr

080052dc <LL_RCC_SetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB4Prescaler(uint32_t Prescaler)
{
 80052dc:	b480      	push	{r7}
 80052de:	b083      	sub	sp, #12
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 80052e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80052e8:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80052ec:	f023 020f 	bic.w	r2, r3, #15
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	091b      	lsrs	r3, r3, #4
 80052f4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80052f8:	4313      	orrs	r3, r2
 80052fa:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 80052fe:	bf00      	nop
 8005300:	370c      	adds	r7, #12
 8005302:	46bd      	mov	sp, r7
 8005304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005308:	4770      	bx	lr

0800530a <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 800530a:	b480      	push	{r7}
 800530c:	b083      	sub	sp, #12
 800530e:	af00      	add	r7, sp, #0
 8005310:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8005312:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005316:	689b      	ldr	r3, [r3, #8]
 8005318:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800531c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	4313      	orrs	r3, r2
 8005324:	608b      	str	r3, [r1, #8]
}
 8005326:	bf00      	nop
 8005328:	370c      	adds	r7, #12
 800532a:	46bd      	mov	sp, r7
 800532c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005330:	4770      	bx	lr

08005332 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8005332:	b480      	push	{r7}
 8005334:	b083      	sub	sp, #12
 8005336:	af00      	add	r7, sp, #0
 8005338:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800533a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800533e:	689b      	ldr	r3, [r3, #8]
 8005340:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005344:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	4313      	orrs	r3, r2
 800534c:	608b      	str	r3, [r1, #8]
}
 800534e:	bf00      	nop
 8005350:	370c      	adds	r7, #12
 8005352:	46bd      	mov	sp, r7
 8005354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005358:	4770      	bx	lr

0800535a <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 800535a:	b480      	push	{r7}
 800535c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800535e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005362:	689b      	ldr	r3, [r3, #8]
 8005364:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8005368:	4618      	mov	r0, r3
 800536a:	46bd      	mov	sp, r7
 800536c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005370:	4770      	bx	lr

08005372 <LL_RCC_GetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void)
{
 8005372:	b480      	push	{r7}
 8005374:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8005376:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800537a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800537e:	011b      	lsls	r3, r3, #4
 8005380:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8005384:	4618      	mov	r0, r3
 8005386:	46bd      	mov	sp, r7
 8005388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538c:	4770      	bx	lr

0800538e <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800538e:	b480      	push	{r7}
 8005390:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8005392:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800539c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80053a0:	6013      	str	r3, [r2, #0]
}
 80053a2:	bf00      	nop
 80053a4:	46bd      	mov	sp, r7
 80053a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053aa:	4770      	bx	lr

080053ac <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 80053ac:	b480      	push	{r7}
 80053ae:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80053b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80053ba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80053be:	6013      	str	r3, [r2, #0]
}
 80053c0:	bf00      	nop
 80053c2:	46bd      	mov	sp, r7
 80053c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c8:	4770      	bx	lr

080053ca <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80053ca:	b480      	push	{r7}
 80053cc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 80053ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053d8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80053dc:	d101      	bne.n	80053e2 <LL_RCC_PLL_IsReady+0x18>
 80053de:	2301      	movs	r3, #1
 80053e0:	e000      	b.n	80053e4 <LL_RCC_PLL_IsReady+0x1a>
 80053e2:	2300      	movs	r3, #0
}
 80053e4:	4618      	mov	r0, r3
 80053e6:	46bd      	mov	sp, r7
 80053e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ec:	4770      	bx	lr

080053ee <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80053ee:	b480      	push	{r7}
 80053f0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80053f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80053f6:	68db      	ldr	r3, [r3, #12]
 80053f8:	0a1b      	lsrs	r3, r3, #8
 80053fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 80053fe:	4618      	mov	r0, r3
 8005400:	46bd      	mov	sp, r7
 8005402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005406:	4770      	bx	lr

08005408 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8005408:	b480      	push	{r7}
 800540a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800540c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005410:	68db      	ldr	r3, [r3, #12]
 8005412:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8005416:	4618      	mov	r0, r3
 8005418:	46bd      	mov	sp, r7
 800541a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541e:	4770      	bx	lr

08005420 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8005420:	b480      	push	{r7}
 8005422:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8005424:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005428:	68db      	ldr	r3, [r3, #12]
 800542a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 800542e:	4618      	mov	r0, r3
 8005430:	46bd      	mov	sp, r7
 8005432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005436:	4770      	bx	lr

08005438 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8005438:	b480      	push	{r7}
 800543a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800543c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005440:	68db      	ldr	r3, [r3, #12]
 8005442:	f003 0303 	and.w	r3, r3, #3
}
 8005446:	4618      	mov	r0, r3
 8005448:	46bd      	mov	sp, r7
 800544a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544e:	4770      	bx	lr

08005450 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8005450:	b480      	push	{r7}
 8005452:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8005454:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005458:	689b      	ldr	r3, [r3, #8]
 800545a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800545e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005462:	d101      	bne.n	8005468 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8005464:	2301      	movs	r3, #1
 8005466:	e000      	b.n	800546a <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8005468:	2300      	movs	r3, #0
}
 800546a:	4618      	mov	r0, r3
 800546c:	46bd      	mov	sp, r7
 800546e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005472:	4770      	bx	lr

08005474 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8005474:	b480      	push	{r7}
 8005476:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8005478:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800547c:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8005480:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005484:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005488:	d101      	bne.n	800548e <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 800548a:	2301      	movs	r3, #1
 800548c:	e000      	b.n	8005490 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 800548e:	2300      	movs	r3, #0
}
 8005490:	4618      	mov	r0, r3
 8005492:	46bd      	mov	sp, r7
 8005494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005498:	4770      	bx	lr

0800549a <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 800549a:	b480      	push	{r7}
 800549c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800549e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80054a2:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80054a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80054aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80054ae:	d101      	bne.n	80054b4 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 80054b0:	2301      	movs	r3, #1
 80054b2:	e000      	b.n	80054b6 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 80054b4:	2300      	movs	r3, #0
}
 80054b6:	4618      	mov	r0, r3
 80054b8:	46bd      	mov	sp, r7
 80054ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054be:	4770      	bx	lr

080054c0 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 80054c0:	b480      	push	{r7}
 80054c2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 80054c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80054c8:	689b      	ldr	r3, [r3, #8]
 80054ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054ce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80054d2:	d101      	bne.n	80054d8 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 80054d4:	2301      	movs	r3, #1
 80054d6:	e000      	b.n	80054da <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 80054d8:	2300      	movs	r3, #0
}
 80054da:	4618      	mov	r0, r3
 80054dc:	46bd      	mov	sp, r7
 80054de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e2:	4770      	bx	lr

080054e4 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 80054e4:	b480      	push	{r7}
 80054e6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 80054e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80054ec:	689b      	ldr	r3, [r3, #8]
 80054ee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80054f2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80054f6:	d101      	bne.n	80054fc <LL_RCC_IsActiveFlag_PPRE2+0x18>
 80054f8:	2301      	movs	r3, #1
 80054fa:	e000      	b.n	80054fe <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 80054fc:	2300      	movs	r3, #0
}
 80054fe:	4618      	mov	r0, r3
 8005500:	46bd      	mov	sp, r7
 8005502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005506:	4770      	bx	lr

08005508 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005508:	b590      	push	{r4, r7, lr}
 800550a:	b08d      	sub	sp, #52	@ 0x34
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d101      	bne.n	800551a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005516:	2301      	movs	r3, #1
 8005518:	e363      	b.n	8005be2 <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f003 0320 	and.w	r3, r3, #32
 8005522:	2b00      	cmp	r3, #0
 8005524:	f000 808d 	beq.w	8005642 <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005528:	f7ff fea2 	bl	8005270 <LL_RCC_GetSysClkSource>
 800552c:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800552e:	f7ff ff83 	bl	8005438 <LL_RCC_PLL_GetMainSource>
 8005532:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8005534:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005536:	2b00      	cmp	r3, #0
 8005538:	d005      	beq.n	8005546 <HAL_RCC_OscConfig+0x3e>
 800553a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800553c:	2b0c      	cmp	r3, #12
 800553e:	d147      	bne.n	80055d0 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8005540:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005542:	2b01      	cmp	r3, #1
 8005544:	d144      	bne.n	80055d0 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	69db      	ldr	r3, [r3, #28]
 800554a:	2b00      	cmp	r3, #0
 800554c:	d101      	bne.n	8005552 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 800554e:	2301      	movs	r3, #1
 8005550:	e347      	b.n	8005be2 <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8005556:	f7ff fe4d 	bl	80051f4 <LL_RCC_MSI_GetRange>
 800555a:	4603      	mov	r3, r0
 800555c:	429c      	cmp	r4, r3
 800555e:	d914      	bls.n	800558a <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005564:	4618      	mov	r0, r3
 8005566:	f000 fd03 	bl	8005f70 <RCC_SetFlashLatencyFromMSIRange>
 800556a:	4603      	mov	r3, r0
 800556c:	2b00      	cmp	r3, #0
 800556e:	d001      	beq.n	8005574 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 8005570:	2301      	movs	r3, #1
 8005572:	e336      	b.n	8005be2 <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005578:	4618      	mov	r0, r3
 800557a:	f7ff fe27 	bl	80051cc <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6a1b      	ldr	r3, [r3, #32]
 8005582:	4618      	mov	r0, r3
 8005584:	f7ff fe4b 	bl	800521e <LL_RCC_MSI_SetCalibTrimming>
 8005588:	e013      	b.n	80055b2 <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800558e:	4618      	mov	r0, r3
 8005590:	f7ff fe1c 	bl	80051cc <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	6a1b      	ldr	r3, [r3, #32]
 8005598:	4618      	mov	r0, r3
 800559a:	f7ff fe40 	bl	800521e <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055a2:	4618      	mov	r0, r3
 80055a4:	f000 fce4 	bl	8005f70 <RCC_SetFlashLatencyFromMSIRange>
 80055a8:	4603      	mov	r3, r0
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d001      	beq.n	80055b2 <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 80055ae:	2301      	movs	r3, #1
 80055b0:	e317      	b.n	8005be2 <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80055b2:	f000 fcc9 	bl	8005f48 <HAL_RCC_GetHCLKFreq>
 80055b6:	4603      	mov	r3, r0
 80055b8:	4aa4      	ldr	r2, [pc, #656]	@ (800584c <HAL_RCC_OscConfig+0x344>)
 80055ba:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80055bc:	4ba4      	ldr	r3, [pc, #656]	@ (8005850 <HAL_RCC_OscConfig+0x348>)
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	4618      	mov	r0, r3
 80055c2:	f7fb fce9 	bl	8000f98 <HAL_InitTick>
 80055c6:	4603      	mov	r3, r0
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d039      	beq.n	8005640 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 80055cc:	2301      	movs	r3, #1
 80055ce:	e308      	b.n	8005be2 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	69db      	ldr	r3, [r3, #28]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d01e      	beq.n	8005616 <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80055d8:	f7ff fdc9 	bl	800516e <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80055dc:	f7fb fd2a 	bl	8001034 <HAL_GetTick>
 80055e0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80055e2:	e008      	b.n	80055f6 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80055e4:	f7fb fd26 	bl	8001034 <HAL_GetTick>
 80055e8:	4602      	mov	r2, r0
 80055ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055ec:	1ad3      	subs	r3, r2, r3
 80055ee:	2b02      	cmp	r3, #2
 80055f0:	d901      	bls.n	80055f6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80055f2:	2303      	movs	r3, #3
 80055f4:	e2f5      	b.n	8005be2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 80055f6:	f7ff fdd8 	bl	80051aa <LL_RCC_MSI_IsReady>
 80055fa:	4603      	mov	r3, r0
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d0f1      	beq.n	80055e4 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005604:	4618      	mov	r0, r3
 8005606:	f7ff fde1 	bl	80051cc <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	6a1b      	ldr	r3, [r3, #32]
 800560e:	4618      	mov	r0, r3
 8005610:	f7ff fe05 	bl	800521e <LL_RCC_MSI_SetCalibTrimming>
 8005614:	e015      	b.n	8005642 <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005616:	f7ff fdb9 	bl	800518c <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800561a:	f7fb fd0b 	bl	8001034 <HAL_GetTick>
 800561e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8005620:	e008      	b.n	8005634 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005622:	f7fb fd07 	bl	8001034 <HAL_GetTick>
 8005626:	4602      	mov	r2, r0
 8005628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800562a:	1ad3      	subs	r3, r2, r3
 800562c:	2b02      	cmp	r3, #2
 800562e:	d901      	bls.n	8005634 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8005630:	2303      	movs	r3, #3
 8005632:	e2d6      	b.n	8005be2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 8005634:	f7ff fdb9 	bl	80051aa <LL_RCC_MSI_IsReady>
 8005638:	4603      	mov	r3, r0
 800563a:	2b00      	cmp	r3, #0
 800563c:	d1f1      	bne.n	8005622 <HAL_RCC_OscConfig+0x11a>
 800563e:	e000      	b.n	8005642 <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8005640:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f003 0301 	and.w	r3, r3, #1
 800564a:	2b00      	cmp	r3, #0
 800564c:	d047      	beq.n	80056de <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800564e:	f7ff fe0f 	bl	8005270 <LL_RCC_GetSysClkSource>
 8005652:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005654:	f7ff fef0 	bl	8005438 <LL_RCC_PLL_GetMainSource>
 8005658:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800565a:	6a3b      	ldr	r3, [r7, #32]
 800565c:	2b08      	cmp	r3, #8
 800565e:	d005      	beq.n	800566c <HAL_RCC_OscConfig+0x164>
 8005660:	6a3b      	ldr	r3, [r7, #32]
 8005662:	2b0c      	cmp	r3, #12
 8005664:	d108      	bne.n	8005678 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8005666:	69fb      	ldr	r3, [r7, #28]
 8005668:	2b03      	cmp	r3, #3
 800566a:	d105      	bne.n	8005678 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	685b      	ldr	r3, [r3, #4]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d134      	bne.n	80056de <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 8005674:	2301      	movs	r3, #1
 8005676:	e2b4      	b.n	8005be2 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	685b      	ldr	r3, [r3, #4]
 800567c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005680:	d102      	bne.n	8005688 <HAL_RCC_OscConfig+0x180>
 8005682:	f7ff fbf6 	bl	8004e72 <LL_RCC_HSE_Enable>
 8005686:	e001      	b.n	800568c <HAL_RCC_OscConfig+0x184>
 8005688:	f7ff fc02 	bl	8004e90 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	685b      	ldr	r3, [r3, #4]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d012      	beq.n	80056ba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005694:	f7fb fcce 	bl	8001034 <HAL_GetTick>
 8005698:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 800569a:	e008      	b.n	80056ae <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800569c:	f7fb fcca 	bl	8001034 <HAL_GetTick>
 80056a0:	4602      	mov	r2, r0
 80056a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056a4:	1ad3      	subs	r3, r2, r3
 80056a6:	2b64      	cmp	r3, #100	@ 0x64
 80056a8:	d901      	bls.n	80056ae <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80056aa:	2303      	movs	r3, #3
 80056ac:	e299      	b.n	8005be2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 80056ae:	f7ff fbfe 	bl	8004eae <LL_RCC_HSE_IsReady>
 80056b2:	4603      	mov	r3, r0
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d0f1      	beq.n	800569c <HAL_RCC_OscConfig+0x194>
 80056b8:	e011      	b.n	80056de <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056ba:	f7fb fcbb 	bl	8001034 <HAL_GetTick>
 80056be:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 80056c0:	e008      	b.n	80056d4 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80056c2:	f7fb fcb7 	bl	8001034 <HAL_GetTick>
 80056c6:	4602      	mov	r2, r0
 80056c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ca:	1ad3      	subs	r3, r2, r3
 80056cc:	2b64      	cmp	r3, #100	@ 0x64
 80056ce:	d901      	bls.n	80056d4 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80056d0:	2303      	movs	r3, #3
 80056d2:	e286      	b.n	8005be2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 80056d4:	f7ff fbeb 	bl	8004eae <LL_RCC_HSE_IsReady>
 80056d8:	4603      	mov	r3, r0
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d1f1      	bne.n	80056c2 <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f003 0302 	and.w	r3, r3, #2
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d04c      	beq.n	8005784 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80056ea:	f7ff fdc1 	bl	8005270 <LL_RCC_GetSysClkSource>
 80056ee:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80056f0:	f7ff fea2 	bl	8005438 <LL_RCC_PLL_GetMainSource>
 80056f4:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80056f6:	69bb      	ldr	r3, [r7, #24]
 80056f8:	2b04      	cmp	r3, #4
 80056fa:	d005      	beq.n	8005708 <HAL_RCC_OscConfig+0x200>
 80056fc:	69bb      	ldr	r3, [r7, #24]
 80056fe:	2b0c      	cmp	r3, #12
 8005700:	d10e      	bne.n	8005720 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8005702:	697b      	ldr	r3, [r7, #20]
 8005704:	2b02      	cmp	r3, #2
 8005706:	d10b      	bne.n	8005720 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	68db      	ldr	r3, [r3, #12]
 800570c:	2b00      	cmp	r3, #0
 800570e:	d101      	bne.n	8005714 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8005710:	2301      	movs	r3, #1
 8005712:	e266      	b.n	8005be2 <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	691b      	ldr	r3, [r3, #16]
 8005718:	4618      	mov	r0, r3
 800571a:	f7ff fc0a 	bl	8004f32 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800571e:	e031      	b.n	8005784 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	68db      	ldr	r3, [r3, #12]
 8005724:	2b00      	cmp	r3, #0
 8005726:	d019      	beq.n	800575c <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005728:	f7ff fbd3 	bl	8004ed2 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800572c:	f7fb fc82 	bl	8001034 <HAL_GetTick>
 8005730:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8005732:	e008      	b.n	8005746 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005734:	f7fb fc7e 	bl	8001034 <HAL_GetTick>
 8005738:	4602      	mov	r2, r0
 800573a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800573c:	1ad3      	subs	r3, r2, r3
 800573e:	2b02      	cmp	r3, #2
 8005740:	d901      	bls.n	8005746 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8005742:	2303      	movs	r3, #3
 8005744:	e24d      	b.n	8005be2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 8005746:	f7ff fbe2 	bl	8004f0e <LL_RCC_HSI_IsReady>
 800574a:	4603      	mov	r3, r0
 800574c:	2b00      	cmp	r3, #0
 800574e:	d0f1      	beq.n	8005734 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	691b      	ldr	r3, [r3, #16]
 8005754:	4618      	mov	r0, r3
 8005756:	f7ff fbec 	bl	8004f32 <LL_RCC_HSI_SetCalibTrimming>
 800575a:	e013      	b.n	8005784 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800575c:	f7ff fbc8 	bl	8004ef0 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005760:	f7fb fc68 	bl	8001034 <HAL_GetTick>
 8005764:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8005766:	e008      	b.n	800577a <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005768:	f7fb fc64 	bl	8001034 <HAL_GetTick>
 800576c:	4602      	mov	r2, r0
 800576e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005770:	1ad3      	subs	r3, r2, r3
 8005772:	2b02      	cmp	r3, #2
 8005774:	d901      	bls.n	800577a <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 8005776:	2303      	movs	r3, #3
 8005778:	e233      	b.n	8005be2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 800577a:	f7ff fbc8 	bl	8004f0e <LL_RCC_HSI_IsReady>
 800577e:	4603      	mov	r3, r0
 8005780:	2b00      	cmp	r3, #0
 8005782:	d1f1      	bne.n	8005768 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f003 0308 	and.w	r3, r3, #8
 800578c:	2b00      	cmp	r3, #0
 800578e:	d106      	bne.n	800579e <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8005798:	2b00      	cmp	r3, #0
 800579a:	f000 80a3 	beq.w	80058e4 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	695b      	ldr	r3, [r3, #20]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d076      	beq.n	8005894 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f003 0310 	and.w	r3, r3, #16
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d046      	beq.n	8005840 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 80057b2:	f7ff fc7f 	bl	80050b4 <LL_RCC_LSI1_IsReady>
 80057b6:	4603      	mov	r3, r0
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d113      	bne.n	80057e4 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 80057bc:	f7ff fc58 	bl	8005070 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80057c0:	f7fb fc38 	bl	8001034 <HAL_GetTick>
 80057c4:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 80057c6:	e008      	b.n	80057da <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80057c8:	f7fb fc34 	bl	8001034 <HAL_GetTick>
 80057cc:	4602      	mov	r2, r0
 80057ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057d0:	1ad3      	subs	r3, r2, r3
 80057d2:	2b02      	cmp	r3, #2
 80057d4:	d901      	bls.n	80057da <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 80057d6:	2303      	movs	r3, #3
 80057d8:	e203      	b.n	8005be2 <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 80057da:	f7ff fc6b 	bl	80050b4 <LL_RCC_LSI1_IsReady>
 80057de:	4603      	mov	r3, r0
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d0f1      	beq.n	80057c8 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 80057e4:	f7ff fc78 	bl	80050d8 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057e8:	f7fb fc24 	bl	8001034 <HAL_GetTick>
 80057ec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 80057ee:	e008      	b.n	8005802 <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80057f0:	f7fb fc20 	bl	8001034 <HAL_GetTick>
 80057f4:	4602      	mov	r2, r0
 80057f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057f8:	1ad3      	subs	r3, r2, r3
 80057fa:	2b03      	cmp	r3, #3
 80057fc:	d901      	bls.n	8005802 <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 80057fe:	2303      	movs	r3, #3
 8005800:	e1ef      	b.n	8005be2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 8005802:	f7ff fc8b 	bl	800511c <LL_RCC_LSI2_IsReady>
 8005806:	4603      	mov	r3, r0
 8005808:	2b00      	cmp	r3, #0
 800580a:	d0f1      	beq.n	80057f0 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	699b      	ldr	r3, [r3, #24]
 8005810:	4618      	mov	r0, r3
 8005812:	f7ff fc95 	bl	8005140 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 8005816:	f7ff fc3c 	bl	8005092 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800581a:	f7fb fc0b 	bl	8001034 <HAL_GetTick>
 800581e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 8005820:	e008      	b.n	8005834 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8005822:	f7fb fc07 	bl	8001034 <HAL_GetTick>
 8005826:	4602      	mov	r2, r0
 8005828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800582a:	1ad3      	subs	r3, r2, r3
 800582c:	2b02      	cmp	r3, #2
 800582e:	d901      	bls.n	8005834 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 8005830:	2303      	movs	r3, #3
 8005832:	e1d6      	b.n	8005be2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8005834:	f7ff fc3e 	bl	80050b4 <LL_RCC_LSI1_IsReady>
 8005838:	4603      	mov	r3, r0
 800583a:	2b00      	cmp	r3, #0
 800583c:	d1f1      	bne.n	8005822 <HAL_RCC_OscConfig+0x31a>
 800583e:	e051      	b.n	80058e4 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 8005840:	f7ff fc16 	bl	8005070 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005844:	f7fb fbf6 	bl	8001034 <HAL_GetTick>
 8005848:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 800584a:	e00c      	b.n	8005866 <HAL_RCC_OscConfig+0x35e>
 800584c:	20000008 	.word	0x20000008
 8005850:	2000000c 	.word	0x2000000c
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8005854:	f7fb fbee 	bl	8001034 <HAL_GetTick>
 8005858:	4602      	mov	r2, r0
 800585a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800585c:	1ad3      	subs	r3, r2, r3
 800585e:	2b02      	cmp	r3, #2
 8005860:	d901      	bls.n	8005866 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8005862:	2303      	movs	r3, #3
 8005864:	e1bd      	b.n	8005be2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 8005866:	f7ff fc25 	bl	80050b4 <LL_RCC_LSI1_IsReady>
 800586a:	4603      	mov	r3, r0
 800586c:	2b00      	cmp	r3, #0
 800586e:	d0f1      	beq.n	8005854 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 8005870:	f7ff fc43 	bl	80050fa <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8005874:	e008      	b.n	8005888 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8005876:	f7fb fbdd 	bl	8001034 <HAL_GetTick>
 800587a:	4602      	mov	r2, r0
 800587c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800587e:	1ad3      	subs	r3, r2, r3
 8005880:	2b03      	cmp	r3, #3
 8005882:	d901      	bls.n	8005888 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 8005884:	2303      	movs	r3, #3
 8005886:	e1ac      	b.n	8005be2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8005888:	f7ff fc48 	bl	800511c <LL_RCC_LSI2_IsReady>
 800588c:	4603      	mov	r3, r0
 800588e:	2b00      	cmp	r3, #0
 8005890:	d1f1      	bne.n	8005876 <HAL_RCC_OscConfig+0x36e>
 8005892:	e027      	b.n	80058e4 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 8005894:	f7ff fc31 	bl	80050fa <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005898:	f7fb fbcc 	bl	8001034 <HAL_GetTick>
 800589c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 800589e:	e008      	b.n	80058b2 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80058a0:	f7fb fbc8 	bl	8001034 <HAL_GetTick>
 80058a4:	4602      	mov	r2, r0
 80058a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058a8:	1ad3      	subs	r3, r2, r3
 80058aa:	2b03      	cmp	r3, #3
 80058ac:	d901      	bls.n	80058b2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80058ae:	2303      	movs	r3, #3
 80058b0:	e197      	b.n	8005be2 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 80058b2:	f7ff fc33 	bl	800511c <LL_RCC_LSI2_IsReady>
 80058b6:	4603      	mov	r3, r0
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d1f1      	bne.n	80058a0 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 80058bc:	f7ff fbe9 	bl	8005092 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058c0:	f7fb fbb8 	bl	8001034 <HAL_GetTick>
 80058c4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 80058c6:	e008      	b.n	80058da <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80058c8:	f7fb fbb4 	bl	8001034 <HAL_GetTick>
 80058cc:	4602      	mov	r2, r0
 80058ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058d0:	1ad3      	subs	r3, r2, r3
 80058d2:	2b02      	cmp	r3, #2
 80058d4:	d901      	bls.n	80058da <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 80058d6:	2303      	movs	r3, #3
 80058d8:	e183      	b.n	8005be2 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 80058da:	f7ff fbeb 	bl	80050b4 <LL_RCC_LSI1_IsReady>
 80058de:	4603      	mov	r3, r0
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d1f1      	bne.n	80058c8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f003 0304 	and.w	r3, r3, #4
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d05b      	beq.n	80059a8 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80058f0:	4ba7      	ldr	r3, [pc, #668]	@ (8005b90 <HAL_RCC_OscConfig+0x688>)
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d114      	bne.n	8005926 <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80058fc:	f7ff f9d6 	bl	8004cac <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005900:	f7fb fb98 	bl	8001034 <HAL_GetTick>
 8005904:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005906:	e008      	b.n	800591a <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005908:	f7fb fb94 	bl	8001034 <HAL_GetTick>
 800590c:	4602      	mov	r2, r0
 800590e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005910:	1ad3      	subs	r3, r2, r3
 8005912:	2b02      	cmp	r3, #2
 8005914:	d901      	bls.n	800591a <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 8005916:	2303      	movs	r3, #3
 8005918:	e163      	b.n	8005be2 <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800591a:	4b9d      	ldr	r3, [pc, #628]	@ (8005b90 <HAL_RCC_OscConfig+0x688>)
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005922:	2b00      	cmp	r3, #0
 8005924:	d0f0      	beq.n	8005908 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	689b      	ldr	r3, [r3, #8]
 800592a:	2b01      	cmp	r3, #1
 800592c:	d102      	bne.n	8005934 <HAL_RCC_OscConfig+0x42c>
 800592e:	f7ff fb49 	bl	8004fc4 <LL_RCC_LSE_Enable>
 8005932:	e00c      	b.n	800594e <HAL_RCC_OscConfig+0x446>
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	689b      	ldr	r3, [r3, #8]
 8005938:	2b05      	cmp	r3, #5
 800593a:	d104      	bne.n	8005946 <HAL_RCC_OscConfig+0x43e>
 800593c:	f7ff fb64 	bl	8005008 <LL_RCC_LSE_EnableBypass>
 8005940:	f7ff fb40 	bl	8004fc4 <LL_RCC_LSE_Enable>
 8005944:	e003      	b.n	800594e <HAL_RCC_OscConfig+0x446>
 8005946:	f7ff fb4e 	bl	8004fe6 <LL_RCC_LSE_Disable>
 800594a:	f7ff fb6e 	bl	800502a <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	689b      	ldr	r3, [r3, #8]
 8005952:	2b00      	cmp	r3, #0
 8005954:	d014      	beq.n	8005980 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005956:	f7fb fb6d 	bl	8001034 <HAL_GetTick>
 800595a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 800595c:	e00a      	b.n	8005974 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800595e:	f7fb fb69 	bl	8001034 <HAL_GetTick>
 8005962:	4602      	mov	r2, r0
 8005964:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005966:	1ad3      	subs	r3, r2, r3
 8005968:	f241 3288 	movw	r2, #5000	@ 0x1388
 800596c:	4293      	cmp	r3, r2
 800596e:	d901      	bls.n	8005974 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 8005970:	2303      	movs	r3, #3
 8005972:	e136      	b.n	8005be2 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 8005974:	f7ff fb6a 	bl	800504c <LL_RCC_LSE_IsReady>
 8005978:	4603      	mov	r3, r0
 800597a:	2b00      	cmp	r3, #0
 800597c:	d0ef      	beq.n	800595e <HAL_RCC_OscConfig+0x456>
 800597e:	e013      	b.n	80059a8 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005980:	f7fb fb58 	bl	8001034 <HAL_GetTick>
 8005984:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8005986:	e00a      	b.n	800599e <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005988:	f7fb fb54 	bl	8001034 <HAL_GetTick>
 800598c:	4602      	mov	r2, r0
 800598e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005990:	1ad3      	subs	r3, r2, r3
 8005992:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005996:	4293      	cmp	r3, r2
 8005998:	d901      	bls.n	800599e <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 800599a:	2303      	movs	r3, #3
 800599c:	e121      	b.n	8005be2 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 800599e:	f7ff fb55 	bl	800504c <LL_RCC_LSE_IsReady>
 80059a2:	4603      	mov	r3, r0
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d1ef      	bne.n	8005988 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d02c      	beq.n	8005a0e <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d014      	beq.n	80059e6 <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80059bc:	f7ff face 	bl	8004f5c <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059c0:	f7fb fb38 	bl	8001034 <HAL_GetTick>
 80059c4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 80059c6:	e008      	b.n	80059da <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80059c8:	f7fb fb34 	bl	8001034 <HAL_GetTick>
 80059cc:	4602      	mov	r2, r0
 80059ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059d0:	1ad3      	subs	r3, r2, r3
 80059d2:	2b02      	cmp	r3, #2
 80059d4:	d901      	bls.n	80059da <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 80059d6:	2303      	movs	r3, #3
 80059d8:	e103      	b.n	8005be2 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 80059da:	f7ff fae1 	bl	8004fa0 <LL_RCC_HSI48_IsReady>
 80059de:	4603      	mov	r3, r0
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d0f1      	beq.n	80059c8 <HAL_RCC_OscConfig+0x4c0>
 80059e4:	e013      	b.n	8005a0e <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80059e6:	f7ff faca 	bl	8004f7e <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059ea:	f7fb fb23 	bl	8001034 <HAL_GetTick>
 80059ee:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 80059f0:	e008      	b.n	8005a04 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80059f2:	f7fb fb1f 	bl	8001034 <HAL_GetTick>
 80059f6:	4602      	mov	r2, r0
 80059f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059fa:	1ad3      	subs	r3, r2, r3
 80059fc:	2b02      	cmp	r3, #2
 80059fe:	d901      	bls.n	8005a04 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8005a00:	2303      	movs	r3, #3
 8005a02:	e0ee      	b.n	8005be2 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8005a04:	f7ff facc 	bl	8004fa0 <LL_RCC_HSI48_IsReady>
 8005a08:	4603      	mov	r3, r0
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d1f1      	bne.n	80059f2 <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	f000 80e4 	beq.w	8005be0 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005a18:	f7ff fc2a 	bl	8005270 <LL_RCC_GetSysClkSource>
 8005a1c:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8005a1e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a22:	68db      	ldr	r3, [r3, #12]
 8005a24:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a2a:	2b02      	cmp	r3, #2
 8005a2c:	f040 80b4 	bne.w	8005b98 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	f003 0203 	and.w	r2, r3, #3
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a3a:	429a      	cmp	r2, r3
 8005a3c:	d123      	bne.n	8005a86 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a48:	429a      	cmp	r2, r3
 8005a4a:	d11c      	bne.n	8005a86 <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	0a1b      	lsrs	r3, r3, #8
 8005a50:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005a58:	429a      	cmp	r2, r3
 8005a5a:	d114      	bne.n	8005a86 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8005a66:	429a      	cmp	r2, r3
 8005a68:	d10d      	bne.n	8005a86 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005a74:	429a      	cmp	r2, r3
 8005a76:	d106      	bne.n	8005a86 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8005a82:	429a      	cmp	r2, r3
 8005a84:	d05d      	beq.n	8005b42 <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005a86:	693b      	ldr	r3, [r7, #16]
 8005a88:	2b0c      	cmp	r3, #12
 8005a8a:	d058      	beq.n	8005b3e <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005a8c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d001      	beq.n	8005a9e <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 8005a9a:	2301      	movs	r3, #1
 8005a9c:	e0a1      	b.n	8005be2 <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005a9e:	f7ff fc85 	bl	80053ac <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005aa2:	f7fb fac7 	bl	8001034 <HAL_GetTick>
 8005aa6:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005aa8:	e008      	b.n	8005abc <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005aaa:	f7fb fac3 	bl	8001034 <HAL_GetTick>
 8005aae:	4602      	mov	r2, r0
 8005ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ab2:	1ad3      	subs	r3, r2, r3
 8005ab4:	2b02      	cmp	r3, #2
 8005ab6:	d901      	bls.n	8005abc <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 8005ab8:	2303      	movs	r3, #3
 8005aba:	e092      	b.n	8005be2 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005abc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d1ef      	bne.n	8005aaa <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005aca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ace:	68da      	ldr	r2, [r3, #12]
 8005ad0:	4b30      	ldr	r3, [pc, #192]	@ (8005b94 <HAL_RCC_OscConfig+0x68c>)
 8005ad2:	4013      	ands	r3, r2
 8005ad4:	687a      	ldr	r2, [r7, #4]
 8005ad6:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8005ad8:	687a      	ldr	r2, [r7, #4]
 8005ada:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005adc:	4311      	orrs	r1, r2
 8005ade:	687a      	ldr	r2, [r7, #4]
 8005ae0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005ae2:	0212      	lsls	r2, r2, #8
 8005ae4:	4311      	orrs	r1, r2
 8005ae6:	687a      	ldr	r2, [r7, #4]
 8005ae8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005aea:	4311      	orrs	r1, r2
 8005aec:	687a      	ldr	r2, [r7, #4]
 8005aee:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005af0:	4311      	orrs	r1, r2
 8005af2:	687a      	ldr	r2, [r7, #4]
 8005af4:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8005af6:	430a      	orrs	r2, r1
 8005af8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005afc:	4313      	orrs	r3, r2
 8005afe:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005b00:	f7ff fc45 	bl	800538e <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005b04:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005b08:	68db      	ldr	r3, [r3, #12]
 8005b0a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005b0e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b12:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005b14:	f7fb fa8e 	bl	8001034 <HAL_GetTick>
 8005b18:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b1a:	e008      	b.n	8005b2e <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b1c:	f7fb fa8a 	bl	8001034 <HAL_GetTick>
 8005b20:	4602      	mov	r2, r0
 8005b22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b24:	1ad3      	subs	r3, r2, r3
 8005b26:	2b02      	cmp	r3, #2
 8005b28:	d901      	bls.n	8005b2e <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 8005b2a:	2303      	movs	r3, #3
 8005b2c:	e059      	b.n	8005be2 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b2e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d0ef      	beq.n	8005b1c <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005b3c:	e050      	b.n	8005be0 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005b3e:	2301      	movs	r3, #1
 8005b40:	e04f      	b.n	8005be2 <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b42:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d147      	bne.n	8005be0 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005b50:	f7ff fc1d 	bl	800538e <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005b54:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005b58:	68db      	ldr	r3, [r3, #12]
 8005b5a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005b5e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b62:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005b64:	f7fb fa66 	bl	8001034 <HAL_GetTick>
 8005b68:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b6a:	e008      	b.n	8005b7e <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b6c:	f7fb fa62 	bl	8001034 <HAL_GetTick>
 8005b70:	4602      	mov	r2, r0
 8005b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b74:	1ad3      	subs	r3, r2, r3
 8005b76:	2b02      	cmp	r3, #2
 8005b78:	d901      	bls.n	8005b7e <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 8005b7a:	2303      	movs	r3, #3
 8005b7c:	e031      	b.n	8005be2 <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b7e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d0ef      	beq.n	8005b6c <HAL_RCC_OscConfig+0x664>
 8005b8c:	e028      	b.n	8005be0 <HAL_RCC_OscConfig+0x6d8>
 8005b8e:	bf00      	nop
 8005b90:	58000400 	.word	0x58000400
 8005b94:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005b98:	693b      	ldr	r3, [r7, #16]
 8005b9a:	2b0c      	cmp	r3, #12
 8005b9c:	d01e      	beq.n	8005bdc <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b9e:	f7ff fc05 	bl	80053ac <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ba2:	f7fb fa47 	bl	8001034 <HAL_GetTick>
 8005ba6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005ba8:	e008      	b.n	8005bbc <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005baa:	f7fb fa43 	bl	8001034 <HAL_GetTick>
 8005bae:	4602      	mov	r2, r0
 8005bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bb2:	1ad3      	subs	r3, r2, r3
 8005bb4:	2b02      	cmp	r3, #2
 8005bb6:	d901      	bls.n	8005bbc <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 8005bb8:	2303      	movs	r3, #3
 8005bba:	e012      	b.n	8005be2 <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005bbc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d1ef      	bne.n	8005baa <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8005bca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005bce:	68da      	ldr	r2, [r3, #12]
 8005bd0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005bd4:	4b05      	ldr	r3, [pc, #20]	@ (8005bec <HAL_RCC_OscConfig+0x6e4>)
 8005bd6:	4013      	ands	r3, r2
 8005bd8:	60cb      	str	r3, [r1, #12]
 8005bda:	e001      	b.n	8005be0 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005bdc:	2301      	movs	r3, #1
 8005bde:	e000      	b.n	8005be2 <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 8005be0:	2300      	movs	r3, #0
}
 8005be2:	4618      	mov	r0, r3
 8005be4:	3734      	adds	r7, #52	@ 0x34
 8005be6:	46bd      	mov	sp, r7
 8005be8:	bd90      	pop	{r4, r7, pc}
 8005bea:	bf00      	nop
 8005bec:	eefefffc 	.word	0xeefefffc

08005bf0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b084      	sub	sp, #16
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
 8005bf8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d101      	bne.n	8005c04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005c00:	2301      	movs	r3, #1
 8005c02:	e12d      	b.n	8005e60 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005c04:	4b98      	ldr	r3, [pc, #608]	@ (8005e68 <HAL_RCC_ClockConfig+0x278>)
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f003 0307 	and.w	r3, r3, #7
 8005c0c:	683a      	ldr	r2, [r7, #0]
 8005c0e:	429a      	cmp	r2, r3
 8005c10:	d91b      	bls.n	8005c4a <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c12:	4b95      	ldr	r3, [pc, #596]	@ (8005e68 <HAL_RCC_ClockConfig+0x278>)
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f023 0207 	bic.w	r2, r3, #7
 8005c1a:	4993      	ldr	r1, [pc, #588]	@ (8005e68 <HAL_RCC_ClockConfig+0x278>)
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	4313      	orrs	r3, r2
 8005c20:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c22:	f7fb fa07 	bl	8001034 <HAL_GetTick>
 8005c26:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c28:	e008      	b.n	8005c3c <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8005c2a:	f7fb fa03 	bl	8001034 <HAL_GetTick>
 8005c2e:	4602      	mov	r2, r0
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	1ad3      	subs	r3, r2, r3
 8005c34:	2b02      	cmp	r3, #2
 8005c36:	d901      	bls.n	8005c3c <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8005c38:	2303      	movs	r3, #3
 8005c3a:	e111      	b.n	8005e60 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c3c:	4b8a      	ldr	r3, [pc, #552]	@ (8005e68 <HAL_RCC_ClockConfig+0x278>)
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f003 0307 	and.w	r3, r3, #7
 8005c44:	683a      	ldr	r2, [r7, #0]
 8005c46:	429a      	cmp	r2, r3
 8005c48:	d1ef      	bne.n	8005c2a <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f003 0302 	and.w	r3, r3, #2
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d016      	beq.n	8005c84 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	689b      	ldr	r3, [r3, #8]
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	f7ff fb14 	bl	8005288 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005c60:	f7fb f9e8 	bl	8001034 <HAL_GetTick>
 8005c64:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8005c66:	e008      	b.n	8005c7a <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005c68:	f7fb f9e4 	bl	8001034 <HAL_GetTick>
 8005c6c:	4602      	mov	r2, r0
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	1ad3      	subs	r3, r2, r3
 8005c72:	2b02      	cmp	r3, #2
 8005c74:	d901      	bls.n	8005c7a <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8005c76:	2303      	movs	r3, #3
 8005c78:	e0f2      	b.n	8005e60 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8005c7a:	f7ff fbe9 	bl	8005450 <LL_RCC_IsActiveFlag_HPRE>
 8005c7e:	4603      	mov	r3, r0
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d0f1      	beq.n	8005c68 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	f003 0320 	and.w	r3, r3, #32
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d016      	beq.n	8005cbe <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	695b      	ldr	r3, [r3, #20]
 8005c94:	4618      	mov	r0, r3
 8005c96:	f7ff fb0b 	bl	80052b0 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005c9a:	f7fb f9cb 	bl	8001034 <HAL_GetTick>
 8005c9e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8005ca0:	e008      	b.n	8005cb4 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005ca2:	f7fb f9c7 	bl	8001034 <HAL_GetTick>
 8005ca6:	4602      	mov	r2, r0
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	1ad3      	subs	r3, r2, r3
 8005cac:	2b02      	cmp	r3, #2
 8005cae:	d901      	bls.n	8005cb4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8005cb0:	2303      	movs	r3, #3
 8005cb2:	e0d5      	b.n	8005e60 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8005cb4:	f7ff fbde 	bl	8005474 <LL_RCC_IsActiveFlag_C2HPRE>
 8005cb8:	4603      	mov	r3, r0
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d0f1      	beq.n	8005ca2 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d016      	beq.n	8005cf8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	699b      	ldr	r3, [r3, #24]
 8005cce:	4618      	mov	r0, r3
 8005cd0:	f7ff fb04 	bl	80052dc <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005cd4:	f7fb f9ae 	bl	8001034 <HAL_GetTick>
 8005cd8:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8005cda:	e008      	b.n	8005cee <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005cdc:	f7fb f9aa 	bl	8001034 <HAL_GetTick>
 8005ce0:	4602      	mov	r2, r0
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	1ad3      	subs	r3, r2, r3
 8005ce6:	2b02      	cmp	r3, #2
 8005ce8:	d901      	bls.n	8005cee <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8005cea:	2303      	movs	r3, #3
 8005cec:	e0b8      	b.n	8005e60 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8005cee:	f7ff fbd4 	bl	800549a <LL_RCC_IsActiveFlag_SHDHPRE>
 8005cf2:	4603      	mov	r3, r0
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d0f1      	beq.n	8005cdc <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f003 0304 	and.w	r3, r3, #4
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d016      	beq.n	8005d32 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	68db      	ldr	r3, [r3, #12]
 8005d08:	4618      	mov	r0, r3
 8005d0a:	f7ff fafe 	bl	800530a <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005d0e:	f7fb f991 	bl	8001034 <HAL_GetTick>
 8005d12:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8005d14:	e008      	b.n	8005d28 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005d16:	f7fb f98d 	bl	8001034 <HAL_GetTick>
 8005d1a:	4602      	mov	r2, r0
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	1ad3      	subs	r3, r2, r3
 8005d20:	2b02      	cmp	r3, #2
 8005d22:	d901      	bls.n	8005d28 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8005d24:	2303      	movs	r3, #3
 8005d26:	e09b      	b.n	8005e60 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8005d28:	f7ff fbca 	bl	80054c0 <LL_RCC_IsActiveFlag_PPRE1>
 8005d2c:	4603      	mov	r3, r0
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d0f1      	beq.n	8005d16 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f003 0308 	and.w	r3, r3, #8
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d017      	beq.n	8005d6e <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	691b      	ldr	r3, [r3, #16]
 8005d42:	00db      	lsls	r3, r3, #3
 8005d44:	4618      	mov	r0, r3
 8005d46:	f7ff faf4 	bl	8005332 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005d4a:	f7fb f973 	bl	8001034 <HAL_GetTick>
 8005d4e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8005d50:	e008      	b.n	8005d64 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005d52:	f7fb f96f 	bl	8001034 <HAL_GetTick>
 8005d56:	4602      	mov	r2, r0
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	1ad3      	subs	r3, r2, r3
 8005d5c:	2b02      	cmp	r3, #2
 8005d5e:	d901      	bls.n	8005d64 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8005d60:	2303      	movs	r3, #3
 8005d62:	e07d      	b.n	8005e60 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8005d64:	f7ff fbbe 	bl	80054e4 <LL_RCC_IsActiveFlag_PPRE2>
 8005d68:	4603      	mov	r3, r0
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d0f1      	beq.n	8005d52 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f003 0301 	and.w	r3, r3, #1
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d043      	beq.n	8005e02 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	685b      	ldr	r3, [r3, #4]
 8005d7e:	2b02      	cmp	r3, #2
 8005d80:	d106      	bne.n	8005d90 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8005d82:	f7ff f894 	bl	8004eae <LL_RCC_HSE_IsReady>
 8005d86:	4603      	mov	r3, r0
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d11e      	bne.n	8005dca <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005d8c:	2301      	movs	r3, #1
 8005d8e:	e067      	b.n	8005e60 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	685b      	ldr	r3, [r3, #4]
 8005d94:	2b03      	cmp	r3, #3
 8005d96:	d106      	bne.n	8005da6 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8005d98:	f7ff fb17 	bl	80053ca <LL_RCC_PLL_IsReady>
 8005d9c:	4603      	mov	r3, r0
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d113      	bne.n	8005dca <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005da2:	2301      	movs	r3, #1
 8005da4:	e05c      	b.n	8005e60 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	685b      	ldr	r3, [r3, #4]
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d106      	bne.n	8005dbc <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8005dae:	f7ff f9fc 	bl	80051aa <LL_RCC_MSI_IsReady>
 8005db2:	4603      	mov	r3, r0
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d108      	bne.n	8005dca <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005db8:	2301      	movs	r3, #1
 8005dba:	e051      	b.n	8005e60 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8005dbc:	f7ff f8a7 	bl	8004f0e <LL_RCC_HSI_IsReady>
 8005dc0:	4603      	mov	r3, r0
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d101      	bne.n	8005dca <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	e04a      	b.n	8005e60 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	685b      	ldr	r3, [r3, #4]
 8005dce:	4618      	mov	r0, r3
 8005dd0:	f7ff fa3a 	bl	8005248 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005dd4:	f7fb f92e 	bl	8001034 <HAL_GetTick>
 8005dd8:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005dda:	e00a      	b.n	8005df2 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ddc:	f7fb f92a 	bl	8001034 <HAL_GetTick>
 8005de0:	4602      	mov	r2, r0
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	1ad3      	subs	r3, r2, r3
 8005de6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005dea:	4293      	cmp	r3, r2
 8005dec:	d901      	bls.n	8005df2 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8005dee:	2303      	movs	r3, #3
 8005df0:	e036      	b.n	8005e60 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005df2:	f7ff fa3d 	bl	8005270 <LL_RCC_GetSysClkSource>
 8005df6:	4602      	mov	r2, r0
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	685b      	ldr	r3, [r3, #4]
 8005dfc:	009b      	lsls	r3, r3, #2
 8005dfe:	429a      	cmp	r2, r3
 8005e00:	d1ec      	bne.n	8005ddc <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005e02:	4b19      	ldr	r3, [pc, #100]	@ (8005e68 <HAL_RCC_ClockConfig+0x278>)
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f003 0307 	and.w	r3, r3, #7
 8005e0a:	683a      	ldr	r2, [r7, #0]
 8005e0c:	429a      	cmp	r2, r3
 8005e0e:	d21b      	bcs.n	8005e48 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e10:	4b15      	ldr	r3, [pc, #84]	@ (8005e68 <HAL_RCC_ClockConfig+0x278>)
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f023 0207 	bic.w	r2, r3, #7
 8005e18:	4913      	ldr	r1, [pc, #76]	@ (8005e68 <HAL_RCC_ClockConfig+0x278>)
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	4313      	orrs	r3, r2
 8005e1e:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e20:	f7fb f908 	bl	8001034 <HAL_GetTick>
 8005e24:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e26:	e008      	b.n	8005e3a <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8005e28:	f7fb f904 	bl	8001034 <HAL_GetTick>
 8005e2c:	4602      	mov	r2, r0
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	1ad3      	subs	r3, r2, r3
 8005e32:	2b02      	cmp	r3, #2
 8005e34:	d901      	bls.n	8005e3a <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8005e36:	2303      	movs	r3, #3
 8005e38:	e012      	b.n	8005e60 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e3a:	4b0b      	ldr	r3, [pc, #44]	@ (8005e68 <HAL_RCC_ClockConfig+0x278>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f003 0307 	and.w	r3, r3, #7
 8005e42:	683a      	ldr	r2, [r7, #0]
 8005e44:	429a      	cmp	r2, r3
 8005e46:	d1ef      	bne.n	8005e28 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8005e48:	f000 f87e 	bl	8005f48 <HAL_RCC_GetHCLKFreq>
 8005e4c:	4603      	mov	r3, r0
 8005e4e:	4a07      	ldr	r2, [pc, #28]	@ (8005e6c <HAL_RCC_ClockConfig+0x27c>)
 8005e50:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 8005e52:	f7fb f8fb 	bl	800104c <HAL_GetTickPrio>
 8005e56:	4603      	mov	r3, r0
 8005e58:	4618      	mov	r0, r3
 8005e5a:	f7fb f89d 	bl	8000f98 <HAL_InitTick>
 8005e5e:	4603      	mov	r3, r0
}
 8005e60:	4618      	mov	r0, r3
 8005e62:	3710      	adds	r7, #16
 8005e64:	46bd      	mov	sp, r7
 8005e66:	bd80      	pop	{r7, pc}
 8005e68:	58004000 	.word	0x58004000
 8005e6c:	20000008 	.word	0x20000008

08005e70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005e70:	b590      	push	{r4, r7, lr}
 8005e72:	b085      	sub	sp, #20
 8005e74:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005e76:	f7ff f9fb 	bl	8005270 <LL_RCC_GetSysClkSource>
 8005e7a:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d10a      	bne.n	8005e98 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8005e82:	f7ff f9b7 	bl	80051f4 <LL_RCC_MSI_GetRange>
 8005e86:	4603      	mov	r3, r0
 8005e88:	091b      	lsrs	r3, r3, #4
 8005e8a:	f003 030f 	and.w	r3, r3, #15
 8005e8e:	4a2b      	ldr	r2, [pc, #172]	@ (8005f3c <HAL_RCC_GetSysClockFreq+0xcc>)
 8005e90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e94:	60fb      	str	r3, [r7, #12]
 8005e96:	e04b      	b.n	8005f30 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2b04      	cmp	r3, #4
 8005e9c:	d102      	bne.n	8005ea4 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005e9e:	4b28      	ldr	r3, [pc, #160]	@ (8005f40 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005ea0:	60fb      	str	r3, [r7, #12]
 8005ea2:	e045      	b.n	8005f30 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2b08      	cmp	r3, #8
 8005ea8:	d10a      	bne.n	8005ec0 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8005eaa:	f7fe ffd0 	bl	8004e4e <LL_RCC_HSE_IsEnabledDiv2>
 8005eae:	4603      	mov	r3, r0
 8005eb0:	2b01      	cmp	r3, #1
 8005eb2:	d102      	bne.n	8005eba <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8005eb4:	4b22      	ldr	r3, [pc, #136]	@ (8005f40 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005eb6:	60fb      	str	r3, [r7, #12]
 8005eb8:	e03a      	b.n	8005f30 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8005eba:	4b22      	ldr	r3, [pc, #136]	@ (8005f44 <HAL_RCC_GetSysClockFreq+0xd4>)
 8005ebc:	60fb      	str	r3, [r7, #12]
 8005ebe:	e037      	b.n	8005f30 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8005ec0:	f7ff faba 	bl	8005438 <LL_RCC_PLL_GetMainSource>
 8005ec4:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	2b02      	cmp	r3, #2
 8005eca:	d003      	beq.n	8005ed4 <HAL_RCC_GetSysClockFreq+0x64>
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	2b03      	cmp	r3, #3
 8005ed0:	d003      	beq.n	8005eda <HAL_RCC_GetSysClockFreq+0x6a>
 8005ed2:	e00d      	b.n	8005ef0 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8005ed4:	4b1a      	ldr	r3, [pc, #104]	@ (8005f40 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005ed6:	60bb      	str	r3, [r7, #8]
        break;
 8005ed8:	e015      	b.n	8005f06 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8005eda:	f7fe ffb8 	bl	8004e4e <LL_RCC_HSE_IsEnabledDiv2>
 8005ede:	4603      	mov	r3, r0
 8005ee0:	2b01      	cmp	r3, #1
 8005ee2:	d102      	bne.n	8005eea <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8005ee4:	4b16      	ldr	r3, [pc, #88]	@ (8005f40 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005ee6:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8005ee8:	e00d      	b.n	8005f06 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8005eea:	4b16      	ldr	r3, [pc, #88]	@ (8005f44 <HAL_RCC_GetSysClockFreq+0xd4>)
 8005eec:	60bb      	str	r3, [r7, #8]
        break;
 8005eee:	e00a      	b.n	8005f06 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8005ef0:	f7ff f980 	bl	80051f4 <LL_RCC_MSI_GetRange>
 8005ef4:	4603      	mov	r3, r0
 8005ef6:	091b      	lsrs	r3, r3, #4
 8005ef8:	f003 030f 	and.w	r3, r3, #15
 8005efc:	4a0f      	ldr	r2, [pc, #60]	@ (8005f3c <HAL_RCC_GetSysClockFreq+0xcc>)
 8005efe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f02:	60bb      	str	r3, [r7, #8]
        break;
 8005f04:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8005f06:	f7ff fa72 	bl	80053ee <LL_RCC_PLL_GetN>
 8005f0a:	4602      	mov	r2, r0
 8005f0c:	68bb      	ldr	r3, [r7, #8]
 8005f0e:	fb03 f402 	mul.w	r4, r3, r2
 8005f12:	f7ff fa85 	bl	8005420 <LL_RCC_PLL_GetDivider>
 8005f16:	4603      	mov	r3, r0
 8005f18:	091b      	lsrs	r3, r3, #4
 8005f1a:	3301      	adds	r3, #1
 8005f1c:	fbb4 f4f3 	udiv	r4, r4, r3
 8005f20:	f7ff fa72 	bl	8005408 <LL_RCC_PLL_GetR>
 8005f24:	4603      	mov	r3, r0
 8005f26:	0f5b      	lsrs	r3, r3, #29
 8005f28:	3301      	adds	r3, #1
 8005f2a:	fbb4 f3f3 	udiv	r3, r4, r3
 8005f2e:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8005f30:	68fb      	ldr	r3, [r7, #12]
}
 8005f32:	4618      	mov	r0, r3
 8005f34:	3714      	adds	r7, #20
 8005f36:	46bd      	mov	sp, r7
 8005f38:	bd90      	pop	{r4, r7, pc}
 8005f3a:	bf00      	nop
 8005f3c:	080109c8 	.word	0x080109c8
 8005f40:	00f42400 	.word	0x00f42400
 8005f44:	01e84800 	.word	0x01e84800

08005f48 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005f48:	b598      	push	{r3, r4, r7, lr}
 8005f4a:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8005f4c:	f7ff ff90 	bl	8005e70 <HAL_RCC_GetSysClockFreq>
 8005f50:	4604      	mov	r4, r0
 8005f52:	f7ff fa02 	bl	800535a <LL_RCC_GetAHBPrescaler>
 8005f56:	4603      	mov	r3, r0
 8005f58:	091b      	lsrs	r3, r3, #4
 8005f5a:	f003 030f 	and.w	r3, r3, #15
 8005f5e:	4a03      	ldr	r2, [pc, #12]	@ (8005f6c <HAL_RCC_GetHCLKFreq+0x24>)
 8005f60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f64:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8005f68:	4618      	mov	r0, r3
 8005f6a:	bd98      	pop	{r3, r4, r7, pc}
 8005f6c:	08010988 	.word	0x08010988

08005f70 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8005f70:	b590      	push	{r4, r7, lr}
 8005f72:	b085      	sub	sp, #20
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2bb0      	cmp	r3, #176	@ 0xb0
 8005f7c:	d903      	bls.n	8005f86 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8005f7e:	4b15      	ldr	r3, [pc, #84]	@ (8005fd4 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8005f80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f82:	60fb      	str	r3, [r7, #12]
 8005f84:	e007      	b.n	8005f96 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	091b      	lsrs	r3, r3, #4
 8005f8a:	f003 030f 	and.w	r3, r3, #15
 8005f8e:	4a11      	ldr	r2, [pc, #68]	@ (8005fd4 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8005f90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f94:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8005f96:	f7ff f9ec 	bl	8005372 <LL_RCC_GetAHB4Prescaler>
 8005f9a:	4603      	mov	r3, r0
 8005f9c:	091b      	lsrs	r3, r3, #4
 8005f9e:	f003 030f 	and.w	r3, r3, #15
 8005fa2:	4a0d      	ldr	r2, [pc, #52]	@ (8005fd8 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8005fa4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005fa8:	68fa      	ldr	r2, [r7, #12]
 8005faa:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fae:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8005fb0:	68bb      	ldr	r3, [r7, #8]
 8005fb2:	4a0a      	ldr	r2, [pc, #40]	@ (8005fdc <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 8005fb4:	fba2 2303 	umull	r2, r3, r2, r3
 8005fb8:	0c9c      	lsrs	r4, r3, #18
 8005fba:	f7fe fec7 	bl	8004d4c <HAL_PWREx_GetVoltageRange>
 8005fbe:	4603      	mov	r3, r0
 8005fc0:	4619      	mov	r1, r3
 8005fc2:	4620      	mov	r0, r4
 8005fc4:	f000 f80c 	bl	8005fe0 <RCC_SetFlashLatency>
 8005fc8:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 8005fca:	4618      	mov	r0, r3
 8005fcc:	3714      	adds	r7, #20
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	bd90      	pop	{r4, r7, pc}
 8005fd2:	bf00      	nop
 8005fd4:	080109c8 	.word	0x080109c8
 8005fd8:	08010988 	.word	0x08010988
 8005fdc:	431bde83 	.word	0x431bde83

08005fe0 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8005fe0:	b590      	push	{r4, r7, lr}
 8005fe2:	b093      	sub	sp, #76	@ 0x4c
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
 8005fe8:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8005fea:	4b37      	ldr	r3, [pc, #220]	@ (80060c8 <RCC_SetFlashLatency+0xe8>)
 8005fec:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8005ff0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005ff2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8005ff6:	4a35      	ldr	r2, [pc, #212]	@ (80060cc <RCC_SetFlashLatency+0xec>)
 8005ff8:	f107 031c 	add.w	r3, r7, #28
 8005ffc:	ca07      	ldmia	r2, {r0, r1, r2}
 8005ffe:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8006002:	4b33      	ldr	r3, [pc, #204]	@ (80060d0 <RCC_SetFlashLatency+0xf0>)
 8006004:	f107 040c 	add.w	r4, r7, #12
 8006008:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800600a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800600e:	2300      	movs	r3, #0
 8006010:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006012:	683b      	ldr	r3, [r7, #0]
 8006014:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006018:	d11a      	bne.n	8006050 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800601a:	2300      	movs	r3, #0
 800601c:	643b      	str	r3, [r7, #64]	@ 0x40
 800601e:	e013      	b.n	8006048 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8006020:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006022:	009b      	lsls	r3, r3, #2
 8006024:	3348      	adds	r3, #72	@ 0x48
 8006026:	443b      	add	r3, r7
 8006028:	f853 3c20 	ldr.w	r3, [r3, #-32]
 800602c:	687a      	ldr	r2, [r7, #4]
 800602e:	429a      	cmp	r2, r3
 8006030:	d807      	bhi.n	8006042 <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006032:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006034:	009b      	lsls	r3, r3, #2
 8006036:	3348      	adds	r3, #72	@ 0x48
 8006038:	443b      	add	r3, r7
 800603a:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800603e:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8006040:	e020      	b.n	8006084 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006042:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006044:	3301      	adds	r3, #1
 8006046:	643b      	str	r3, [r7, #64]	@ 0x40
 8006048:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800604a:	2b03      	cmp	r3, #3
 800604c:	d9e8      	bls.n	8006020 <RCC_SetFlashLatency+0x40>
 800604e:	e019      	b.n	8006084 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006050:	2300      	movs	r3, #0
 8006052:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006054:	e013      	b.n	800607e <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8006056:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006058:	009b      	lsls	r3, r3, #2
 800605a:	3348      	adds	r3, #72	@ 0x48
 800605c:	443b      	add	r3, r7
 800605e:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8006062:	687a      	ldr	r2, [r7, #4]
 8006064:	429a      	cmp	r2, r3
 8006066:	d807      	bhi.n	8006078 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006068:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800606a:	009b      	lsls	r3, r3, #2
 800606c:	3348      	adds	r3, #72	@ 0x48
 800606e:	443b      	add	r3, r7
 8006070:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8006074:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8006076:	e005      	b.n	8006084 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006078:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800607a:	3301      	adds	r3, #1
 800607c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800607e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006080:	2b02      	cmp	r3, #2
 8006082:	d9e8      	bls.n	8006056 <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8006084:	4b13      	ldr	r3, [pc, #76]	@ (80060d4 <RCC_SetFlashLatency+0xf4>)
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f023 0207 	bic.w	r2, r3, #7
 800608c:	4911      	ldr	r1, [pc, #68]	@ (80060d4 <RCC_SetFlashLatency+0xf4>)
 800608e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006090:	4313      	orrs	r3, r2
 8006092:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006094:	f7fa ffce 	bl	8001034 <HAL_GetTick>
 8006098:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800609a:	e008      	b.n	80060ae <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800609c:	f7fa ffca 	bl	8001034 <HAL_GetTick>
 80060a0:	4602      	mov	r2, r0
 80060a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060a4:	1ad3      	subs	r3, r2, r3
 80060a6:	2b02      	cmp	r3, #2
 80060a8:	d901      	bls.n	80060ae <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 80060aa:	2303      	movs	r3, #3
 80060ac:	e007      	b.n	80060be <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80060ae:	4b09      	ldr	r3, [pc, #36]	@ (80060d4 <RCC_SetFlashLatency+0xf4>)
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f003 0307 	and.w	r3, r3, #7
 80060b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80060b8:	429a      	cmp	r2, r3
 80060ba:	d1ef      	bne.n	800609c <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 80060bc:	2300      	movs	r3, #0
}
 80060be:	4618      	mov	r0, r3
 80060c0:	374c      	adds	r7, #76	@ 0x4c
 80060c2:	46bd      	mov	sp, r7
 80060c4:	bd90      	pop	{r4, r7, pc}
 80060c6:	bf00      	nop
 80060c8:	0801089c 	.word	0x0801089c
 80060cc:	080108ac 	.word	0x080108ac
 80060d0:	080108b8 	.word	0x080108b8
 80060d4:	58004000 	.word	0x58004000

080060d8 <LL_RCC_LSE_IsEnabled>:
{
 80060d8:	b480      	push	{r7}
 80060da:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 80060dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80060e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060e4:	f003 0301 	and.w	r3, r3, #1
 80060e8:	2b01      	cmp	r3, #1
 80060ea:	d101      	bne.n	80060f0 <LL_RCC_LSE_IsEnabled+0x18>
 80060ec:	2301      	movs	r3, #1
 80060ee:	e000      	b.n	80060f2 <LL_RCC_LSE_IsEnabled+0x1a>
 80060f0:	2300      	movs	r3, #0
}
 80060f2:	4618      	mov	r0, r3
 80060f4:	46bd      	mov	sp, r7
 80060f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fa:	4770      	bx	lr

080060fc <LL_RCC_LSE_IsReady>:
{
 80060fc:	b480      	push	{r7}
 80060fe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8006100:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006104:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006108:	f003 0302 	and.w	r3, r3, #2
 800610c:	2b02      	cmp	r3, #2
 800610e:	d101      	bne.n	8006114 <LL_RCC_LSE_IsReady+0x18>
 8006110:	2301      	movs	r3, #1
 8006112:	e000      	b.n	8006116 <LL_RCC_LSE_IsReady+0x1a>
 8006114:	2300      	movs	r3, #0
}
 8006116:	4618      	mov	r0, r3
 8006118:	46bd      	mov	sp, r7
 800611a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611e:	4770      	bx	lr

08006120 <LL_RCC_MSI_EnablePLLMode>:
{
 8006120:	b480      	push	{r7}
 8006122:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN);
 8006124:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800612e:	f043 0304 	orr.w	r3, r3, #4
 8006132:	6013      	str	r3, [r2, #0]
}
 8006134:	bf00      	nop
 8006136:	46bd      	mov	sp, r7
 8006138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613c:	4770      	bx	lr

0800613e <LL_RCC_SetRFWKPClockSource>:
{
 800613e:	b480      	push	{r7}
 8006140:	b083      	sub	sp, #12
 8006142:	af00      	add	r7, sp, #0
 8006144:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8006146:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800614a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800614e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006152:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	4313      	orrs	r3, r2
 800615a:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 800615e:	bf00      	nop
 8006160:	370c      	adds	r7, #12
 8006162:	46bd      	mov	sp, r7
 8006164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006168:	4770      	bx	lr

0800616a <LL_RCC_SetSMPSClockSource>:
{
 800616a:	b480      	push	{r7}
 800616c:	b083      	sub	sp, #12
 800616e:	af00      	add	r7, sp, #0
 8006170:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8006172:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006176:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006178:	f023 0203 	bic.w	r2, r3, #3
 800617c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	4313      	orrs	r3, r2
 8006184:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8006186:	bf00      	nop
 8006188:	370c      	adds	r7, #12
 800618a:	46bd      	mov	sp, r7
 800618c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006190:	4770      	bx	lr

08006192 <LL_RCC_SetSMPSPrescaler>:
{
 8006192:	b480      	push	{r7}
 8006194:	b083      	sub	sp, #12
 8006196:	af00      	add	r7, sp, #0
 8006198:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 800619a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800619e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061a0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80061a4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	4313      	orrs	r3, r2
 80061ac:	624b      	str	r3, [r1, #36]	@ 0x24
}
 80061ae:	bf00      	nop
 80061b0:	370c      	adds	r7, #12
 80061b2:	46bd      	mov	sp, r7
 80061b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b8:	4770      	bx	lr

080061ba <LL_RCC_SetUSARTClockSource>:
{
 80061ba:	b480      	push	{r7}
 80061bc:	b083      	sub	sp, #12
 80061be:	af00      	add	r7, sp, #0
 80061c0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 80061c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061ca:	f023 0203 	bic.w	r2, r3, #3
 80061ce:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	4313      	orrs	r3, r2
 80061d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80061da:	bf00      	nop
 80061dc:	370c      	adds	r7, #12
 80061de:	46bd      	mov	sp, r7
 80061e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e4:	4770      	bx	lr

080061e6 <LL_RCC_SetLPUARTClockSource>:
{
 80061e6:	b480      	push	{r7}
 80061e8:	b083      	sub	sp, #12
 80061ea:	af00      	add	r7, sp, #0
 80061ec:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 80061ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061f6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80061fa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	4313      	orrs	r3, r2
 8006202:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006206:	bf00      	nop
 8006208:	370c      	adds	r7, #12
 800620a:	46bd      	mov	sp, r7
 800620c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006210:	4770      	bx	lr

08006212 <LL_RCC_SetI2CClockSource>:
{
 8006212:	b480      	push	{r7}
 8006214:	b083      	sub	sp, #12
 8006216:	af00      	add	r7, sp, #0
 8006218:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800621a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800621e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	091b      	lsrs	r3, r3, #4
 8006226:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800622a:	43db      	mvns	r3, r3
 800622c:	401a      	ands	r2, r3
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	011b      	lsls	r3, r3, #4
 8006232:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8006236:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800623a:	4313      	orrs	r3, r2
 800623c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006240:	bf00      	nop
 8006242:	370c      	adds	r7, #12
 8006244:	46bd      	mov	sp, r7
 8006246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624a:	4770      	bx	lr

0800624c <LL_RCC_SetLPTIMClockSource>:
{
 800624c:	b480      	push	{r7}
 800624e:	b083      	sub	sp, #12
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8006254:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006258:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	0c1b      	lsrs	r3, r3, #16
 8006260:	041b      	lsls	r3, r3, #16
 8006262:	43db      	mvns	r3, r3
 8006264:	401a      	ands	r2, r3
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	041b      	lsls	r3, r3, #16
 800626a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800626e:	4313      	orrs	r3, r2
 8006270:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006274:	bf00      	nop
 8006276:	370c      	adds	r7, #12
 8006278:	46bd      	mov	sp, r7
 800627a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627e:	4770      	bx	lr

08006280 <LL_RCC_SetSAIClockSource>:
{
 8006280:	b480      	push	{r7}
 8006282:	b083      	sub	sp, #12
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 8006288:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800628c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006290:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006294:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	4313      	orrs	r3, r2
 800629c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80062a0:	bf00      	nop
 80062a2:	370c      	adds	r7, #12
 80062a4:	46bd      	mov	sp, r7
 80062a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062aa:	4770      	bx	lr

080062ac <LL_RCC_SetRNGClockSource>:
{
 80062ac:	b480      	push	{r7}
 80062ae:	b083      	sub	sp, #12
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80062b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80062b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062bc:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80062c0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	4313      	orrs	r3, r2
 80062c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80062cc:	bf00      	nop
 80062ce:	370c      	adds	r7, #12
 80062d0:	46bd      	mov	sp, r7
 80062d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d6:	4770      	bx	lr

080062d8 <LL_RCC_SetCLK48ClockSource>:
{
 80062d8:	b480      	push	{r7}
 80062da:	b083      	sub	sp, #12
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 80062e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80062e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062e8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80062ec:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	4313      	orrs	r3, r2
 80062f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80062f8:	bf00      	nop
 80062fa:	370c      	adds	r7, #12
 80062fc:	46bd      	mov	sp, r7
 80062fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006302:	4770      	bx	lr

08006304 <LL_RCC_SetUSBClockSource>:
{
 8006304:	b580      	push	{r7, lr}
 8006306:	b082      	sub	sp, #8
 8006308:	af00      	add	r7, sp, #0
 800630a:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 800630c:	6878      	ldr	r0, [r7, #4]
 800630e:	f7ff ffe3 	bl	80062d8 <LL_RCC_SetCLK48ClockSource>
}
 8006312:	bf00      	nop
 8006314:	3708      	adds	r7, #8
 8006316:	46bd      	mov	sp, r7
 8006318:	bd80      	pop	{r7, pc}

0800631a <LL_RCC_SetADCClockSource>:
{
 800631a:	b480      	push	{r7}
 800631c:	b083      	sub	sp, #12
 800631e:	af00      	add	r7, sp, #0
 8006320:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8006322:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006326:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800632a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800632e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	4313      	orrs	r3, r2
 8006336:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800633a:	bf00      	nop
 800633c:	370c      	adds	r7, #12
 800633e:	46bd      	mov	sp, r7
 8006340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006344:	4770      	bx	lr

08006346 <LL_RCC_SetRTCClockSource>:
{
 8006346:	b480      	push	{r7}
 8006348:	b083      	sub	sp, #12
 800634a:	af00      	add	r7, sp, #0
 800634c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800634e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006352:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006356:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800635a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	4313      	orrs	r3, r2
 8006362:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8006366:	bf00      	nop
 8006368:	370c      	adds	r7, #12
 800636a:	46bd      	mov	sp, r7
 800636c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006370:	4770      	bx	lr

08006372 <LL_RCC_GetRTCClockSource>:
{
 8006372:	b480      	push	{r7}
 8006374:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8006376:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800637a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800637e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 8006382:	4618      	mov	r0, r3
 8006384:	46bd      	mov	sp, r7
 8006386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638a:	4770      	bx	lr

0800638c <LL_RCC_ForceBackupDomainReset>:
{
 800638c:	b480      	push	{r7}
 800638e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8006390:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006394:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006398:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800639c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80063a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80063a4:	bf00      	nop
 80063a6:	46bd      	mov	sp, r7
 80063a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ac:	4770      	bx	lr

080063ae <LL_RCC_ReleaseBackupDomainReset>:
{
 80063ae:	b480      	push	{r7}
 80063b0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80063b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80063b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063ba:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80063be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80063c2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80063c6:	bf00      	nop
 80063c8:	46bd      	mov	sp, r7
 80063ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ce:	4770      	bx	lr

080063d0 <LL_RCC_PLLSAI1_Enable>:
{
 80063d0:	b480      	push	{r7}
 80063d2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 80063d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80063de:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80063e2:	6013      	str	r3, [r2, #0]
}
 80063e4:	bf00      	nop
 80063e6:	46bd      	mov	sp, r7
 80063e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ec:	4770      	bx	lr

080063ee <LL_RCC_PLLSAI1_Disable>:
{
 80063ee:	b480      	push	{r7}
 80063f0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 80063f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80063fc:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006400:	6013      	str	r3, [r2, #0]
}
 8006402:	bf00      	nop
 8006404:	46bd      	mov	sp, r7
 8006406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640a:	4770      	bx	lr

0800640c <LL_RCC_PLLSAI1_IsReady>:
{
 800640c:	b480      	push	{r7}
 800640e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8006410:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800641a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800641e:	d101      	bne.n	8006424 <LL_RCC_PLLSAI1_IsReady+0x18>
 8006420:	2301      	movs	r3, #1
 8006422:	e000      	b.n	8006426 <LL_RCC_PLLSAI1_IsReady+0x1a>
 8006424:	2300      	movs	r3, #0
}
 8006426:	4618      	mov	r0, r3
 8006428:	46bd      	mov	sp, r7
 800642a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642e:	4770      	bx	lr

08006430 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006430:	b580      	push	{r7, lr}
 8006432:	b088      	sub	sp, #32
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8006438:	2300      	movs	r3, #0
 800643a:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800643c:	2300      	movs	r3, #0
 800643e:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006448:	2b00      	cmp	r3, #0
 800644a:	d034      	beq.n	80064b6 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006450:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006454:	d021      	beq.n	800649a <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8006456:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800645a:	d81b      	bhi.n	8006494 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800645c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006460:	d01d      	beq.n	800649e <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8006462:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006466:	d815      	bhi.n	8006494 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006468:	2b00      	cmp	r3, #0
 800646a:	d00b      	beq.n	8006484 <HAL_RCCEx_PeriphCLKConfig+0x54>
 800646c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006470:	d110      	bne.n	8006494 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 8006472:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006476:	68db      	ldr	r3, [r3, #12]
 8006478:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800647c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006480:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 8006482:	e00d      	b.n	80064a0 <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	3304      	adds	r3, #4
 8006488:	4618      	mov	r0, r3
 800648a:	f000 f94d 	bl	8006728 <RCCEx_PLLSAI1_ConfigNP>
 800648e:	4603      	mov	r3, r0
 8006490:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8006492:	e005      	b.n	80064a0 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 8006494:	2301      	movs	r3, #1
 8006496:	77fb      	strb	r3, [r7, #31]
        break;
 8006498:	e002      	b.n	80064a0 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800649a:	bf00      	nop
 800649c:	e000      	b.n	80064a0 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800649e:	bf00      	nop
    }

    if (ret == HAL_OK)
 80064a0:	7ffb      	ldrb	r3, [r7, #31]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d105      	bne.n	80064b2 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064aa:	4618      	mov	r0, r3
 80064ac:	f7ff fee8 	bl	8006280 <LL_RCC_SetSAIClockSource>
 80064b0:	e001      	b.n	80064b6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064b2:	7ffb      	ldrb	r3, [r7, #31]
 80064b4:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d046      	beq.n	8006550 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 80064c2:	f7ff ff56 	bl	8006372 <LL_RCC_GetRTCClockSource>
 80064c6:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064cc:	69ba      	ldr	r2, [r7, #24]
 80064ce:	429a      	cmp	r2, r3
 80064d0:	d03c      	beq.n	800654c <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80064d2:	f7fe fbeb 	bl	8004cac <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 80064d6:	69bb      	ldr	r3, [r7, #24]
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d105      	bne.n	80064e8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064e0:	4618      	mov	r0, r3
 80064e2:	f7ff ff30 	bl	8006346 <LL_RCC_SetRTCClockSource>
 80064e6:	e02e      	b.n	8006546 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 80064e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80064ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80064f0:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 80064f2:	f7ff ff4b 	bl	800638c <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 80064f6:	f7ff ff5a 	bl	80063ae <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 80064fa:	697b      	ldr	r3, [r7, #20]
 80064fc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006504:	4313      	orrs	r3, r2
 8006506:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8006508:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800650c:	697b      	ldr	r3, [r7, #20]
 800650e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8006512:	f7ff fde1 	bl	80060d8 <LL_RCC_LSE_IsEnabled>
 8006516:	4603      	mov	r3, r0
 8006518:	2b01      	cmp	r3, #1
 800651a:	d114      	bne.n	8006546 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800651c:	f7fa fd8a 	bl	8001034 <HAL_GetTick>
 8006520:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8006522:	e00b      	b.n	800653c <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006524:	f7fa fd86 	bl	8001034 <HAL_GetTick>
 8006528:	4602      	mov	r2, r0
 800652a:	693b      	ldr	r3, [r7, #16]
 800652c:	1ad3      	subs	r3, r2, r3
 800652e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006532:	4293      	cmp	r3, r2
 8006534:	d902      	bls.n	800653c <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 8006536:	2303      	movs	r3, #3
 8006538:	77fb      	strb	r3, [r7, #31]
              break;
 800653a:	e004      	b.n	8006546 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 800653c:	f7ff fdde 	bl	80060fc <LL_RCC_LSE_IsReady>
 8006540:	4603      	mov	r3, r0
 8006542:	2b01      	cmp	r3, #1
 8006544:	d1ee      	bne.n	8006524 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 8006546:	7ffb      	ldrb	r3, [r7, #31]
 8006548:	77bb      	strb	r3, [r7, #30]
 800654a:	e001      	b.n	8006550 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800654c:	7ffb      	ldrb	r3, [r7, #31]
 800654e:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f003 0301 	and.w	r3, r3, #1
 8006558:	2b00      	cmp	r3, #0
 800655a:	d004      	beq.n	8006566 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	699b      	ldr	r3, [r3, #24]
 8006560:	4618      	mov	r0, r3
 8006562:	f7ff fe2a 	bl	80061ba <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	f003 0302 	and.w	r3, r3, #2
 800656e:	2b00      	cmp	r3, #0
 8006570:	d004      	beq.n	800657c <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	69db      	ldr	r3, [r3, #28]
 8006576:	4618      	mov	r0, r3
 8006578:	f7ff fe35 	bl	80061e6 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f003 0310 	and.w	r3, r3, #16
 8006584:	2b00      	cmp	r3, #0
 8006586:	d004      	beq.n	8006592 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800658c:	4618      	mov	r0, r3
 800658e:	f7ff fe5d 	bl	800624c <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f003 0320 	and.w	r3, r3, #32
 800659a:	2b00      	cmp	r3, #0
 800659c:	d004      	beq.n	80065a8 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065a2:	4618      	mov	r0, r3
 80065a4:	f7ff fe52 	bl	800624c <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	f003 0304 	and.w	r3, r3, #4
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d004      	beq.n	80065be <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	6a1b      	ldr	r3, [r3, #32]
 80065b8:	4618      	mov	r0, r3
 80065ba:	f7ff fe2a 	bl	8006212 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f003 0308 	and.w	r3, r3, #8
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d004      	beq.n	80065d4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065ce:	4618      	mov	r0, r3
 80065d0:	f7ff fe1f 	bl	8006212 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d022      	beq.n	8006626 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065e4:	4618      	mov	r0, r3
 80065e6:	f7ff fe8d 	bl	8006304 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065ee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80065f2:	d107      	bne.n	8006604 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 80065f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80065f8:	68db      	ldr	r3, [r3, #12]
 80065fa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80065fe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006602:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006608:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800660c:	d10b      	bne.n	8006626 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	3304      	adds	r3, #4
 8006612:	4618      	mov	r0, r3
 8006614:	f000 f8e3 	bl	80067de <RCCEx_PLLSAI1_ConfigNQ>
 8006618:	4603      	mov	r3, r0
 800661a:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800661c:	7ffb      	ldrb	r3, [r7, #31]
 800661e:	2b00      	cmp	r3, #0
 8006620:	d001      	beq.n	8006626 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 8006622:	7ffb      	ldrb	r3, [r7, #31]
 8006624:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800662e:	2b00      	cmp	r3, #0
 8006630:	d02b      	beq.n	800668a <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006636:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800663a:	d008      	beq.n	800664e <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006640:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006644:	d003      	beq.n	800664e <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800664a:	2b00      	cmp	r3, #0
 800664c:	d105      	bne.n	800665a <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006652:	4618      	mov	r0, r3
 8006654:	f7ff fe2a 	bl	80062ac <LL_RCC_SetRNGClockSource>
 8006658:	e00a      	b.n	8006670 <HAL_RCCEx_PeriphCLKConfig+0x240>
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800665e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006662:	60fb      	str	r3, [r7, #12]
 8006664:	2000      	movs	r0, #0
 8006666:	f7ff fe21 	bl	80062ac <LL_RCC_SetRNGClockSource>
 800666a:	68f8      	ldr	r0, [r7, #12]
 800666c:	f7ff fe34 	bl	80062d8 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006674:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8006678:	d107      	bne.n	800668a <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800667a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800667e:	68db      	ldr	r3, [r3, #12]
 8006680:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006684:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006688:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006692:	2b00      	cmp	r3, #0
 8006694:	d022      	beq.n	80066dc <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800669a:	4618      	mov	r0, r3
 800669c:	f7ff fe3d 	bl	800631a <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80066a8:	d107      	bne.n	80066ba <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80066aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80066ae:	68db      	ldr	r3, [r3, #12]
 80066b0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80066b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80066b8:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066be:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80066c2:	d10b      	bne.n	80066dc <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	3304      	adds	r3, #4
 80066c8:	4618      	mov	r0, r3
 80066ca:	f000 f8e3 	bl	8006894 <RCCEx_PLLSAI1_ConfigNR>
 80066ce:	4603      	mov	r3, r0
 80066d0:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 80066d2:	7ffb      	ldrb	r3, [r7, #31]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d001      	beq.n	80066dc <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 80066d8:	7ffb      	ldrb	r3, [r7, #31]
 80066da:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d004      	beq.n	80066f2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066ec:	4618      	mov	r0, r3
 80066ee:	f7ff fd26 	bl	800613e <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d009      	beq.n	8006712 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006702:	4618      	mov	r0, r3
 8006704:	f7ff fd45 	bl	8006192 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800670c:	4618      	mov	r0, r3
 800670e:	f7ff fd2c 	bl	800616a <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 8006712:	7fbb      	ldrb	r3, [r7, #30]
}
 8006714:	4618      	mov	r0, r3
 8006716:	3720      	adds	r7, #32
 8006718:	46bd      	mov	sp, r7
 800671a:	bd80      	pop	{r7, pc}

0800671c <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with @ref HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 800671c:	b580      	push	{r7, lr}
 800671e:	af00      	add	r7, sp, #0
  LL_RCC_MSI_EnablePLLMode() ;
 8006720:	f7ff fcfe 	bl	8006120 <LL_RCC_MSI_EnablePLLMode>
}
 8006724:	bf00      	nop
 8006726:	bd80      	pop	{r7, pc}

08006728 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8006728:	b580      	push	{r7, lr}
 800672a:	b084      	sub	sp, #16
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006730:	2300      	movs	r3, #0
 8006732:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8006734:	f7ff fe5b 	bl	80063ee <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006738:	f7fa fc7c 	bl	8001034 <HAL_GetTick>
 800673c:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800673e:	e009      	b.n	8006754 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006740:	f7fa fc78 	bl	8001034 <HAL_GetTick>
 8006744:	4602      	mov	r2, r0
 8006746:	68bb      	ldr	r3, [r7, #8]
 8006748:	1ad3      	subs	r3, r2, r3
 800674a:	2b02      	cmp	r3, #2
 800674c:	d902      	bls.n	8006754 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 800674e:	2303      	movs	r3, #3
 8006750:	73fb      	strb	r3, [r7, #15]
      break;
 8006752:	e004      	b.n	800675e <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8006754:	f7ff fe5a 	bl	800640c <LL_RCC_PLLSAI1_IsReady>
 8006758:	4603      	mov	r3, r0
 800675a:	2b00      	cmp	r3, #0
 800675c:	d1f0      	bne.n	8006740 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 800675e:	7bfb      	ldrb	r3, [r7, #15]
 8006760:	2b00      	cmp	r3, #0
 8006762:	d137      	bne.n	80067d4 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8006764:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006768:	691b      	ldr	r3, [r3, #16]
 800676a:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	021b      	lsls	r3, r3, #8
 8006774:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006778:	4313      	orrs	r3, r2
 800677a:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 800677c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006780:	691b      	ldr	r3, [r3, #16]
 8006782:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	685b      	ldr	r3, [r3, #4]
 800678a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800678e:	4313      	orrs	r3, r2
 8006790:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8006792:	f7ff fe1d 	bl	80063d0 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006796:	f7fa fc4d 	bl	8001034 <HAL_GetTick>
 800679a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800679c:	e009      	b.n	80067b2 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800679e:	f7fa fc49 	bl	8001034 <HAL_GetTick>
 80067a2:	4602      	mov	r2, r0
 80067a4:	68bb      	ldr	r3, [r7, #8]
 80067a6:	1ad3      	subs	r3, r2, r3
 80067a8:	2b02      	cmp	r3, #2
 80067aa:	d902      	bls.n	80067b2 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 80067ac:	2303      	movs	r3, #3
 80067ae:	73fb      	strb	r3, [r7, #15]
        break;
 80067b0:	e004      	b.n	80067bc <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80067b2:	f7ff fe2b 	bl	800640c <LL_RCC_PLLSAI1_IsReady>
 80067b6:	4603      	mov	r3, r0
 80067b8:	2b01      	cmp	r3, #1
 80067ba:	d1f0      	bne.n	800679e <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 80067bc:	7bfb      	ldrb	r3, [r7, #15]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d108      	bne.n	80067d4 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80067c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80067c6:	691a      	ldr	r2, [r3, #16]
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	691b      	ldr	r3, [r3, #16]
 80067cc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80067d0:	4313      	orrs	r3, r2
 80067d2:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80067d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80067d6:	4618      	mov	r0, r3
 80067d8:	3710      	adds	r7, #16
 80067da:	46bd      	mov	sp, r7
 80067dc:	bd80      	pop	{r7, pc}

080067de <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80067de:	b580      	push	{r7, lr}
 80067e0:	b084      	sub	sp, #16
 80067e2:	af00      	add	r7, sp, #0
 80067e4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80067e6:	2300      	movs	r3, #0
 80067e8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80067ea:	f7ff fe00 	bl	80063ee <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80067ee:	f7fa fc21 	bl	8001034 <HAL_GetTick>
 80067f2:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80067f4:	e009      	b.n	800680a <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80067f6:	f7fa fc1d 	bl	8001034 <HAL_GetTick>
 80067fa:	4602      	mov	r2, r0
 80067fc:	68bb      	ldr	r3, [r7, #8]
 80067fe:	1ad3      	subs	r3, r2, r3
 8006800:	2b02      	cmp	r3, #2
 8006802:	d902      	bls.n	800680a <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 8006804:	2303      	movs	r3, #3
 8006806:	73fb      	strb	r3, [r7, #15]
      break;
 8006808:	e004      	b.n	8006814 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800680a:	f7ff fdff 	bl	800640c <LL_RCC_PLLSAI1_IsReady>
 800680e:	4603      	mov	r3, r0
 8006810:	2b00      	cmp	r3, #0
 8006812:	d1f0      	bne.n	80067f6 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 8006814:	7bfb      	ldrb	r3, [r7, #15]
 8006816:	2b00      	cmp	r3, #0
 8006818:	d137      	bne.n	800688a <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800681a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800681e:	691b      	ldr	r3, [r3, #16]
 8006820:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	021b      	lsls	r3, r3, #8
 800682a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800682e:	4313      	orrs	r3, r2
 8006830:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8006832:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006836:	691b      	ldr	r3, [r3, #16]
 8006838:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	689b      	ldr	r3, [r3, #8]
 8006840:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006844:	4313      	orrs	r3, r2
 8006846:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8006848:	f7ff fdc2 	bl	80063d0 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800684c:	f7fa fbf2 	bl	8001034 <HAL_GetTick>
 8006850:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8006852:	e009      	b.n	8006868 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006854:	f7fa fbee 	bl	8001034 <HAL_GetTick>
 8006858:	4602      	mov	r2, r0
 800685a:	68bb      	ldr	r3, [r7, #8]
 800685c:	1ad3      	subs	r3, r2, r3
 800685e:	2b02      	cmp	r3, #2
 8006860:	d902      	bls.n	8006868 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 8006862:	2303      	movs	r3, #3
 8006864:	73fb      	strb	r3, [r7, #15]
        break;
 8006866:	e004      	b.n	8006872 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8006868:	f7ff fdd0 	bl	800640c <LL_RCC_PLLSAI1_IsReady>
 800686c:	4603      	mov	r3, r0
 800686e:	2b01      	cmp	r3, #1
 8006870:	d1f0      	bne.n	8006854 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 8006872:	7bfb      	ldrb	r3, [r7, #15]
 8006874:	2b00      	cmp	r3, #0
 8006876:	d108      	bne.n	800688a <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8006878:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800687c:	691a      	ldr	r2, [r3, #16]
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	691b      	ldr	r3, [r3, #16]
 8006882:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006886:	4313      	orrs	r3, r2
 8006888:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800688a:	7bfb      	ldrb	r3, [r7, #15]
}
 800688c:	4618      	mov	r0, r3
 800688e:	3710      	adds	r7, #16
 8006890:	46bd      	mov	sp, r7
 8006892:	bd80      	pop	{r7, pc}

08006894 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8006894:	b580      	push	{r7, lr}
 8006896:	b084      	sub	sp, #16
 8006898:	af00      	add	r7, sp, #0
 800689a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800689c:	2300      	movs	r3, #0
 800689e:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80068a0:	f7ff fda5 	bl	80063ee <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80068a4:	f7fa fbc6 	bl	8001034 <HAL_GetTick>
 80068a8:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80068aa:	e009      	b.n	80068c0 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80068ac:	f7fa fbc2 	bl	8001034 <HAL_GetTick>
 80068b0:	4602      	mov	r2, r0
 80068b2:	68bb      	ldr	r3, [r7, #8]
 80068b4:	1ad3      	subs	r3, r2, r3
 80068b6:	2b02      	cmp	r3, #2
 80068b8:	d902      	bls.n	80068c0 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 80068ba:	2303      	movs	r3, #3
 80068bc:	73fb      	strb	r3, [r7, #15]
      break;
 80068be:	e004      	b.n	80068ca <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80068c0:	f7ff fda4 	bl	800640c <LL_RCC_PLLSAI1_IsReady>
 80068c4:	4603      	mov	r3, r0
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d1f0      	bne.n	80068ac <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 80068ca:	7bfb      	ldrb	r3, [r7, #15]
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d137      	bne.n	8006940 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80068d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80068d4:	691b      	ldr	r3, [r3, #16]
 80068d6:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	021b      	lsls	r3, r3, #8
 80068e0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80068e4:	4313      	orrs	r3, r2
 80068e6:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 80068e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80068ec:	691b      	ldr	r3, [r3, #16]
 80068ee:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	68db      	ldr	r3, [r3, #12]
 80068f6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80068fa:	4313      	orrs	r3, r2
 80068fc:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80068fe:	f7ff fd67 	bl	80063d0 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006902:	f7fa fb97 	bl	8001034 <HAL_GetTick>
 8006906:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8006908:	e009      	b.n	800691e <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800690a:	f7fa fb93 	bl	8001034 <HAL_GetTick>
 800690e:	4602      	mov	r2, r0
 8006910:	68bb      	ldr	r3, [r7, #8]
 8006912:	1ad3      	subs	r3, r2, r3
 8006914:	2b02      	cmp	r3, #2
 8006916:	d902      	bls.n	800691e <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 8006918:	2303      	movs	r3, #3
 800691a:	73fb      	strb	r3, [r7, #15]
        break;
 800691c:	e004      	b.n	8006928 <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800691e:	f7ff fd75 	bl	800640c <LL_RCC_PLLSAI1_IsReady>
 8006922:	4603      	mov	r3, r0
 8006924:	2b01      	cmp	r3, #1
 8006926:	d1f0      	bne.n	800690a <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 8006928:	7bfb      	ldrb	r3, [r7, #15]
 800692a:	2b00      	cmp	r3, #0
 800692c:	d108      	bne.n	8006940 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800692e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006932:	691a      	ldr	r2, [r3, #16]
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	691b      	ldr	r3, [r3, #16]
 8006938:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800693c:	4313      	orrs	r3, r2
 800693e:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8006940:	7bfb      	ldrb	r3, [r7, #15]
}
 8006942:	4618      	mov	r0, r3
 8006944:	3710      	adds	r7, #16
 8006946:	46bd      	mov	sp, r7
 8006948:	bd80      	pop	{r7, pc}

0800694a <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800694a:	b480      	push	{r7}
 800694c:	b085      	sub	sp, #20
 800694e:	af00      	add	r7, sp, #0
 8006950:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	2200      	movs	r2, #0
 8006956:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800695a:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800695e:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	b29a      	uxth	r2, r3
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800696a:	2300      	movs	r3, #0
}
 800696c:	4618      	mov	r0, r3
 800696e:	3714      	adds	r7, #20
 8006970:	46bd      	mov	sp, r7
 8006972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006976:	4770      	bx	lr

08006978 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8006978:	b480      	push	{r7}
 800697a:	b085      	sub	sp, #20
 800697c:	af00      	add	r7, sp, #0
 800697e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8006980:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8006984:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800698c:	b29a      	uxth	r2, r3
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	b29b      	uxth	r3, r3
 8006992:	43db      	mvns	r3, r3
 8006994:	b29b      	uxth	r3, r3
 8006996:	4013      	ands	r3, r2
 8006998:	b29a      	uxth	r2, r3
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80069a0:	2300      	movs	r3, #0
}
 80069a2:	4618      	mov	r0, r3
 80069a4:	3714      	adds	r7, #20
 80069a6:	46bd      	mov	sp, r7
 80069a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ac:	4770      	bx	lr

080069ae <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80069ae:	b480      	push	{r7}
 80069b0:	b085      	sub	sp, #20
 80069b2:	af00      	add	r7, sp, #0
 80069b4:	60f8      	str	r0, [r7, #12]
 80069b6:	1d3b      	adds	r3, r7, #4
 80069b8:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	2201      	movs	r2, #1
 80069c0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	2200      	movs	r2, #0
 80069c8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	2200      	movs	r2, #0
 80069d0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	2200      	movs	r2, #0
 80069d8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 80069dc:	2300      	movs	r3, #0
}
 80069de:	4618      	mov	r0, r3
 80069e0:	3714      	adds	r7, #20
 80069e2:	46bd      	mov	sp, r7
 80069e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e8:	4770      	bx	lr

080069ea <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_TypeDef const *USBx, uint32_t num)
{
 80069ea:	b480      	push	{r7}
 80069ec:	b083      	sub	sp, #12
 80069ee:	af00      	add	r7, sp, #0
 80069f0:	6078      	str	r0, [r7, #4]
 80069f2:	6039      	str	r1, [r7, #0]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80069f4:	2300      	movs	r3, #0
}
 80069f6:	4618      	mov	r0, r3
 80069f8:	370c      	adds	r7, #12
 80069fa:	46bd      	mov	sp, r7
 80069fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a00:	4770      	bx	lr

08006a02 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_TypeDef const *USBx)
{
 8006a02:	b480      	push	{r7}
 8006a04:	b083      	sub	sp, #12
 8006a06:	af00      	add	r7, sp, #0
 8006a08:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8006a0a:	2300      	movs	r3, #0
}
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	370c      	adds	r7, #12
 8006a10:	46bd      	mov	sp, r7
 8006a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a16:	4770      	bx	lr

08006a18 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006a18:	b480      	push	{r7}
 8006a1a:	b0a7      	sub	sp, #156	@ 0x9c
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	6078      	str	r0, [r7, #4]
 8006a20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8006a22:	2300      	movs	r3, #0
 8006a24:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8006a28:	687a      	ldr	r2, [r7, #4]
 8006a2a:	683b      	ldr	r3, [r7, #0]
 8006a2c:	781b      	ldrb	r3, [r3, #0]
 8006a2e:	009b      	lsls	r3, r3, #2
 8006a30:	4413      	add	r3, r2
 8006a32:	881b      	ldrh	r3, [r3, #0]
 8006a34:	b29b      	uxth	r3, r3
 8006a36:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8006a3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a3e:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 8006a42:	683b      	ldr	r3, [r7, #0]
 8006a44:	78db      	ldrb	r3, [r3, #3]
 8006a46:	2b03      	cmp	r3, #3
 8006a48:	d81f      	bhi.n	8006a8a <USB_ActivateEndpoint+0x72>
 8006a4a:	a201      	add	r2, pc, #4	@ (adr r2, 8006a50 <USB_ActivateEndpoint+0x38>)
 8006a4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a50:	08006a61 	.word	0x08006a61
 8006a54:	08006a7d 	.word	0x08006a7d
 8006a58:	08006a93 	.word	0x08006a93
 8006a5c:	08006a6f 	.word	0x08006a6f
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8006a60:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8006a64:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006a68:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8006a6c:	e012      	b.n	8006a94 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8006a6e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8006a72:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8006a76:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8006a7a:	e00b      	b.n	8006a94 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8006a7c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8006a80:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006a84:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8006a88:	e004      	b.n	8006a94 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8006a8a:	2301      	movs	r3, #1
 8006a8c:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 8006a90:	e000      	b.n	8006a94 <USB_ActivateEndpoint+0x7c>
      break;
 8006a92:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8006a94:	687a      	ldr	r2, [r7, #4]
 8006a96:	683b      	ldr	r3, [r7, #0]
 8006a98:	781b      	ldrb	r3, [r3, #0]
 8006a9a:	009b      	lsls	r3, r3, #2
 8006a9c:	441a      	add	r2, r3
 8006a9e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8006aa2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006aa6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006aaa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006aae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ab2:	b29b      	uxth	r3, r3
 8006ab4:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8006ab6:	687a      	ldr	r2, [r7, #4]
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	781b      	ldrb	r3, [r3, #0]
 8006abc:	009b      	lsls	r3, r3, #2
 8006abe:	4413      	add	r3, r2
 8006ac0:	881b      	ldrh	r3, [r3, #0]
 8006ac2:	b29b      	uxth	r3, r3
 8006ac4:	b21b      	sxth	r3, r3
 8006ac6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006aca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ace:	b21a      	sxth	r2, r3
 8006ad0:	683b      	ldr	r3, [r7, #0]
 8006ad2:	781b      	ldrb	r3, [r3, #0]
 8006ad4:	b21b      	sxth	r3, r3
 8006ad6:	4313      	orrs	r3, r2
 8006ad8:	b21b      	sxth	r3, r3
 8006ada:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 8006ade:	687a      	ldr	r2, [r7, #4]
 8006ae0:	683b      	ldr	r3, [r7, #0]
 8006ae2:	781b      	ldrb	r3, [r3, #0]
 8006ae4:	009b      	lsls	r3, r3, #2
 8006ae6:	441a      	add	r2, r3
 8006ae8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8006aec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006af0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006af4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006af8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006afc:	b29b      	uxth	r3, r3
 8006afe:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	7b1b      	ldrb	r3, [r3, #12]
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	f040 8180 	bne.w	8006e0a <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 8006b0a:	683b      	ldr	r3, [r7, #0]
 8006b0c:	785b      	ldrb	r3, [r3, #1]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	f000 8084 	beq.w	8006c1c <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	61bb      	str	r3, [r7, #24]
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006b1e:	b29b      	uxth	r3, r3
 8006b20:	461a      	mov	r2, r3
 8006b22:	69bb      	ldr	r3, [r7, #24]
 8006b24:	4413      	add	r3, r2
 8006b26:	61bb      	str	r3, [r7, #24]
 8006b28:	683b      	ldr	r3, [r7, #0]
 8006b2a:	781b      	ldrb	r3, [r3, #0]
 8006b2c:	00da      	lsls	r2, r3, #3
 8006b2e:	69bb      	ldr	r3, [r7, #24]
 8006b30:	4413      	add	r3, r2
 8006b32:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006b36:	617b      	str	r3, [r7, #20]
 8006b38:	683b      	ldr	r3, [r7, #0]
 8006b3a:	88db      	ldrh	r3, [r3, #6]
 8006b3c:	085b      	lsrs	r3, r3, #1
 8006b3e:	b29b      	uxth	r3, r3
 8006b40:	005b      	lsls	r3, r3, #1
 8006b42:	b29a      	uxth	r2, r3
 8006b44:	697b      	ldr	r3, [r7, #20]
 8006b46:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006b48:	687a      	ldr	r2, [r7, #4]
 8006b4a:	683b      	ldr	r3, [r7, #0]
 8006b4c:	781b      	ldrb	r3, [r3, #0]
 8006b4e:	009b      	lsls	r3, r3, #2
 8006b50:	4413      	add	r3, r2
 8006b52:	881b      	ldrh	r3, [r3, #0]
 8006b54:	827b      	strh	r3, [r7, #18]
 8006b56:	8a7b      	ldrh	r3, [r7, #18]
 8006b58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d01b      	beq.n	8006b98 <USB_ActivateEndpoint+0x180>
 8006b60:	687a      	ldr	r2, [r7, #4]
 8006b62:	683b      	ldr	r3, [r7, #0]
 8006b64:	781b      	ldrb	r3, [r3, #0]
 8006b66:	009b      	lsls	r3, r3, #2
 8006b68:	4413      	add	r3, r2
 8006b6a:	881b      	ldrh	r3, [r3, #0]
 8006b6c:	b29b      	uxth	r3, r3
 8006b6e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b76:	823b      	strh	r3, [r7, #16]
 8006b78:	687a      	ldr	r2, [r7, #4]
 8006b7a:	683b      	ldr	r3, [r7, #0]
 8006b7c:	781b      	ldrb	r3, [r3, #0]
 8006b7e:	009b      	lsls	r3, r3, #2
 8006b80:	441a      	add	r2, r3
 8006b82:	8a3b      	ldrh	r3, [r7, #16]
 8006b84:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b88:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b8c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b90:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006b94:	b29b      	uxth	r3, r3
 8006b96:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	78db      	ldrb	r3, [r3, #3]
 8006b9c:	2b01      	cmp	r3, #1
 8006b9e:	d020      	beq.n	8006be2 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006ba0:	687a      	ldr	r2, [r7, #4]
 8006ba2:	683b      	ldr	r3, [r7, #0]
 8006ba4:	781b      	ldrb	r3, [r3, #0]
 8006ba6:	009b      	lsls	r3, r3, #2
 8006ba8:	4413      	add	r3, r2
 8006baa:	881b      	ldrh	r3, [r3, #0]
 8006bac:	b29b      	uxth	r3, r3
 8006bae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006bb2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006bb6:	81bb      	strh	r3, [r7, #12]
 8006bb8:	89bb      	ldrh	r3, [r7, #12]
 8006bba:	f083 0320 	eor.w	r3, r3, #32
 8006bbe:	81bb      	strh	r3, [r7, #12]
 8006bc0:	687a      	ldr	r2, [r7, #4]
 8006bc2:	683b      	ldr	r3, [r7, #0]
 8006bc4:	781b      	ldrb	r3, [r3, #0]
 8006bc6:	009b      	lsls	r3, r3, #2
 8006bc8:	441a      	add	r2, r3
 8006bca:	89bb      	ldrh	r3, [r7, #12]
 8006bcc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006bd0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006bd4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006bd8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006bdc:	b29b      	uxth	r3, r3
 8006bde:	8013      	strh	r3, [r2, #0]
 8006be0:	e3f9      	b.n	80073d6 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006be2:	687a      	ldr	r2, [r7, #4]
 8006be4:	683b      	ldr	r3, [r7, #0]
 8006be6:	781b      	ldrb	r3, [r3, #0]
 8006be8:	009b      	lsls	r3, r3, #2
 8006bea:	4413      	add	r3, r2
 8006bec:	881b      	ldrh	r3, [r3, #0]
 8006bee:	b29b      	uxth	r3, r3
 8006bf0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006bf4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006bf8:	81fb      	strh	r3, [r7, #14]
 8006bfa:	687a      	ldr	r2, [r7, #4]
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	781b      	ldrb	r3, [r3, #0]
 8006c00:	009b      	lsls	r3, r3, #2
 8006c02:	441a      	add	r2, r3
 8006c04:	89fb      	ldrh	r3, [r7, #14]
 8006c06:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006c0a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006c0e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006c12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c16:	b29b      	uxth	r3, r3
 8006c18:	8013      	strh	r3, [r2, #0]
 8006c1a:	e3dc      	b.n	80073d6 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	633b      	str	r3, [r7, #48]	@ 0x30
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006c26:	b29b      	uxth	r3, r3
 8006c28:	461a      	mov	r2, r3
 8006c2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c2c:	4413      	add	r3, r2
 8006c2e:	633b      	str	r3, [r7, #48]	@ 0x30
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	781b      	ldrb	r3, [r3, #0]
 8006c34:	00da      	lsls	r2, r3, #3
 8006c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c38:	4413      	add	r3, r2
 8006c3a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006c3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006c40:	683b      	ldr	r3, [r7, #0]
 8006c42:	88db      	ldrh	r3, [r3, #6]
 8006c44:	085b      	lsrs	r3, r3, #1
 8006c46:	b29b      	uxth	r3, r3
 8006c48:	005b      	lsls	r3, r3, #1
 8006c4a:	b29a      	uxth	r2, r3
 8006c4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c4e:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006c5a:	b29b      	uxth	r3, r3
 8006c5c:	461a      	mov	r2, r3
 8006c5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c60:	4413      	add	r3, r2
 8006c62:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006c64:	683b      	ldr	r3, [r7, #0]
 8006c66:	781b      	ldrb	r3, [r3, #0]
 8006c68:	00da      	lsls	r2, r3, #3
 8006c6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c6c:	4413      	add	r3, r2
 8006c6e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006c72:	627b      	str	r3, [r7, #36]	@ 0x24
 8006c74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c76:	881b      	ldrh	r3, [r3, #0]
 8006c78:	b29b      	uxth	r3, r3
 8006c7a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006c7e:	b29a      	uxth	r2, r3
 8006c80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c82:	801a      	strh	r2, [r3, #0]
 8006c84:	683b      	ldr	r3, [r7, #0]
 8006c86:	691b      	ldr	r3, [r3, #16]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d10a      	bne.n	8006ca2 <USB_ActivateEndpoint+0x28a>
 8006c8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c8e:	881b      	ldrh	r3, [r3, #0]
 8006c90:	b29b      	uxth	r3, r3
 8006c92:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006c96:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006c9a:	b29a      	uxth	r2, r3
 8006c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c9e:	801a      	strh	r2, [r3, #0]
 8006ca0:	e041      	b.n	8006d26 <USB_ActivateEndpoint+0x30e>
 8006ca2:	683b      	ldr	r3, [r7, #0]
 8006ca4:	691b      	ldr	r3, [r3, #16]
 8006ca6:	2b3e      	cmp	r3, #62	@ 0x3e
 8006ca8:	d81c      	bhi.n	8006ce4 <USB_ActivateEndpoint+0x2cc>
 8006caa:	683b      	ldr	r3, [r7, #0]
 8006cac:	691b      	ldr	r3, [r3, #16]
 8006cae:	085b      	lsrs	r3, r3, #1
 8006cb0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006cb4:	683b      	ldr	r3, [r7, #0]
 8006cb6:	691b      	ldr	r3, [r3, #16]
 8006cb8:	f003 0301 	and.w	r3, r3, #1
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d004      	beq.n	8006cca <USB_ActivateEndpoint+0x2b2>
 8006cc0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006cc4:	3301      	adds	r3, #1
 8006cc6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ccc:	881b      	ldrh	r3, [r3, #0]
 8006cce:	b29a      	uxth	r2, r3
 8006cd0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006cd4:	b29b      	uxth	r3, r3
 8006cd6:	029b      	lsls	r3, r3, #10
 8006cd8:	b29b      	uxth	r3, r3
 8006cda:	4313      	orrs	r3, r2
 8006cdc:	b29a      	uxth	r2, r3
 8006cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ce0:	801a      	strh	r2, [r3, #0]
 8006ce2:	e020      	b.n	8006d26 <USB_ActivateEndpoint+0x30e>
 8006ce4:	683b      	ldr	r3, [r7, #0]
 8006ce6:	691b      	ldr	r3, [r3, #16]
 8006ce8:	095b      	lsrs	r3, r3, #5
 8006cea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006cee:	683b      	ldr	r3, [r7, #0]
 8006cf0:	691b      	ldr	r3, [r3, #16]
 8006cf2:	f003 031f 	and.w	r3, r3, #31
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d104      	bne.n	8006d04 <USB_ActivateEndpoint+0x2ec>
 8006cfa:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006cfe:	3b01      	subs	r3, #1
 8006d00:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006d04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d06:	881b      	ldrh	r3, [r3, #0]
 8006d08:	b29a      	uxth	r2, r3
 8006d0a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006d0e:	b29b      	uxth	r3, r3
 8006d10:	029b      	lsls	r3, r3, #10
 8006d12:	b29b      	uxth	r3, r3
 8006d14:	4313      	orrs	r3, r2
 8006d16:	b29b      	uxth	r3, r3
 8006d18:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006d1c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006d20:	b29a      	uxth	r2, r3
 8006d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d24:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006d26:	687a      	ldr	r2, [r7, #4]
 8006d28:	683b      	ldr	r3, [r7, #0]
 8006d2a:	781b      	ldrb	r3, [r3, #0]
 8006d2c:	009b      	lsls	r3, r3, #2
 8006d2e:	4413      	add	r3, r2
 8006d30:	881b      	ldrh	r3, [r3, #0]
 8006d32:	847b      	strh	r3, [r7, #34]	@ 0x22
 8006d34:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8006d36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d01b      	beq.n	8006d76 <USB_ActivateEndpoint+0x35e>
 8006d3e:	687a      	ldr	r2, [r7, #4]
 8006d40:	683b      	ldr	r3, [r7, #0]
 8006d42:	781b      	ldrb	r3, [r3, #0]
 8006d44:	009b      	lsls	r3, r3, #2
 8006d46:	4413      	add	r3, r2
 8006d48:	881b      	ldrh	r3, [r3, #0]
 8006d4a:	b29b      	uxth	r3, r3
 8006d4c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006d50:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d54:	843b      	strh	r3, [r7, #32]
 8006d56:	687a      	ldr	r2, [r7, #4]
 8006d58:	683b      	ldr	r3, [r7, #0]
 8006d5a:	781b      	ldrb	r3, [r3, #0]
 8006d5c:	009b      	lsls	r3, r3, #2
 8006d5e:	441a      	add	r2, r3
 8006d60:	8c3b      	ldrh	r3, [r7, #32]
 8006d62:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006d66:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006d6a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006d6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d72:	b29b      	uxth	r3, r3
 8006d74:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8006d76:	683b      	ldr	r3, [r7, #0]
 8006d78:	781b      	ldrb	r3, [r3, #0]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d124      	bne.n	8006dc8 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006d7e:	687a      	ldr	r2, [r7, #4]
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	781b      	ldrb	r3, [r3, #0]
 8006d84:	009b      	lsls	r3, r3, #2
 8006d86:	4413      	add	r3, r2
 8006d88:	881b      	ldrh	r3, [r3, #0]
 8006d8a:	b29b      	uxth	r3, r3
 8006d8c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006d90:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d94:	83bb      	strh	r3, [r7, #28]
 8006d96:	8bbb      	ldrh	r3, [r7, #28]
 8006d98:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006d9c:	83bb      	strh	r3, [r7, #28]
 8006d9e:	8bbb      	ldrh	r3, [r7, #28]
 8006da0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006da4:	83bb      	strh	r3, [r7, #28]
 8006da6:	687a      	ldr	r2, [r7, #4]
 8006da8:	683b      	ldr	r3, [r7, #0]
 8006daa:	781b      	ldrb	r3, [r3, #0]
 8006dac:	009b      	lsls	r3, r3, #2
 8006dae:	441a      	add	r2, r3
 8006db0:	8bbb      	ldrh	r3, [r7, #28]
 8006db2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006db6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006dba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006dbe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006dc2:	b29b      	uxth	r3, r3
 8006dc4:	8013      	strh	r3, [r2, #0]
 8006dc6:	e306      	b.n	80073d6 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8006dc8:	687a      	ldr	r2, [r7, #4]
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	781b      	ldrb	r3, [r3, #0]
 8006dce:	009b      	lsls	r3, r3, #2
 8006dd0:	4413      	add	r3, r2
 8006dd2:	881b      	ldrh	r3, [r3, #0]
 8006dd4:	b29b      	uxth	r3, r3
 8006dd6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006dda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006dde:	83fb      	strh	r3, [r7, #30]
 8006de0:	8bfb      	ldrh	r3, [r7, #30]
 8006de2:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006de6:	83fb      	strh	r3, [r7, #30]
 8006de8:	687a      	ldr	r2, [r7, #4]
 8006dea:	683b      	ldr	r3, [r7, #0]
 8006dec:	781b      	ldrb	r3, [r3, #0]
 8006dee:	009b      	lsls	r3, r3, #2
 8006df0:	441a      	add	r2, r3
 8006df2:	8bfb      	ldrh	r3, [r7, #30]
 8006df4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006df8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006dfc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006e00:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e04:	b29b      	uxth	r3, r3
 8006e06:	8013      	strh	r3, [r2, #0]
 8006e08:	e2e5      	b.n	80073d6 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8006e0a:	683b      	ldr	r3, [r7, #0]
 8006e0c:	78db      	ldrb	r3, [r3, #3]
 8006e0e:	2b02      	cmp	r3, #2
 8006e10:	d11e      	bne.n	8006e50 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8006e12:	687a      	ldr	r2, [r7, #4]
 8006e14:	683b      	ldr	r3, [r7, #0]
 8006e16:	781b      	ldrb	r3, [r3, #0]
 8006e18:	009b      	lsls	r3, r3, #2
 8006e1a:	4413      	add	r3, r2
 8006e1c:	881b      	ldrh	r3, [r3, #0]
 8006e1e:	b29b      	uxth	r3, r3
 8006e20:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006e24:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e28:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 8006e2c:	687a      	ldr	r2, [r7, #4]
 8006e2e:	683b      	ldr	r3, [r7, #0]
 8006e30:	781b      	ldrb	r3, [r3, #0]
 8006e32:	009b      	lsls	r3, r3, #2
 8006e34:	441a      	add	r2, r3
 8006e36:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8006e3a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006e3e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006e42:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8006e46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e4a:	b29b      	uxth	r3, r3
 8006e4c:	8013      	strh	r3, [r2, #0]
 8006e4e:	e01d      	b.n	8006e8c <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8006e50:	687a      	ldr	r2, [r7, #4]
 8006e52:	683b      	ldr	r3, [r7, #0]
 8006e54:	781b      	ldrb	r3, [r3, #0]
 8006e56:	009b      	lsls	r3, r3, #2
 8006e58:	4413      	add	r3, r2
 8006e5a:	881b      	ldrh	r3, [r3, #0]
 8006e5c:	b29b      	uxth	r3, r3
 8006e5e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8006e62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e66:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 8006e6a:	687a      	ldr	r2, [r7, #4]
 8006e6c:	683b      	ldr	r3, [r7, #0]
 8006e6e:	781b      	ldrb	r3, [r3, #0]
 8006e70:	009b      	lsls	r3, r3, #2
 8006e72:	441a      	add	r2, r3
 8006e74:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8006e78:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006e7c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006e80:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006e84:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e88:	b29b      	uxth	r3, r3
 8006e8a:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006e96:	b29b      	uxth	r3, r3
 8006e98:	461a      	mov	r2, r3
 8006e9a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006e9c:	4413      	add	r3, r2
 8006e9e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006ea0:	683b      	ldr	r3, [r7, #0]
 8006ea2:	781b      	ldrb	r3, [r3, #0]
 8006ea4:	00da      	lsls	r2, r3, #3
 8006ea6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006ea8:	4413      	add	r3, r2
 8006eaa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006eae:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006eb0:	683b      	ldr	r3, [r7, #0]
 8006eb2:	891b      	ldrh	r3, [r3, #8]
 8006eb4:	085b      	lsrs	r3, r3, #1
 8006eb6:	b29b      	uxth	r3, r3
 8006eb8:	005b      	lsls	r3, r3, #1
 8006eba:	b29a      	uxth	r2, r3
 8006ebc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006ebe:	801a      	strh	r2, [r3, #0]
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	677b      	str	r3, [r7, #116]	@ 0x74
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006eca:	b29b      	uxth	r3, r3
 8006ecc:	461a      	mov	r2, r3
 8006ece:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006ed0:	4413      	add	r3, r2
 8006ed2:	677b      	str	r3, [r7, #116]	@ 0x74
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	781b      	ldrb	r3, [r3, #0]
 8006ed8:	00da      	lsls	r2, r3, #3
 8006eda:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006edc:	4413      	add	r3, r2
 8006ede:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006ee2:	673b      	str	r3, [r7, #112]	@ 0x70
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	895b      	ldrh	r3, [r3, #10]
 8006ee8:	085b      	lsrs	r3, r3, #1
 8006eea:	b29b      	uxth	r3, r3
 8006eec:	005b      	lsls	r3, r3, #1
 8006eee:	b29a      	uxth	r2, r3
 8006ef0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006ef2:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8006ef4:	683b      	ldr	r3, [r7, #0]
 8006ef6:	785b      	ldrb	r3, [r3, #1]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	f040 81af 	bne.w	800725c <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006efe:	687a      	ldr	r2, [r7, #4]
 8006f00:	683b      	ldr	r3, [r7, #0]
 8006f02:	781b      	ldrb	r3, [r3, #0]
 8006f04:	009b      	lsls	r3, r3, #2
 8006f06:	4413      	add	r3, r2
 8006f08:	881b      	ldrh	r3, [r3, #0]
 8006f0a:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 8006f0e:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8006f12:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d01d      	beq.n	8006f56 <USB_ActivateEndpoint+0x53e>
 8006f1a:	687a      	ldr	r2, [r7, #4]
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	781b      	ldrb	r3, [r3, #0]
 8006f20:	009b      	lsls	r3, r3, #2
 8006f22:	4413      	add	r3, r2
 8006f24:	881b      	ldrh	r3, [r3, #0]
 8006f26:	b29b      	uxth	r3, r3
 8006f28:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006f2c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f30:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 8006f34:	687a      	ldr	r2, [r7, #4]
 8006f36:	683b      	ldr	r3, [r7, #0]
 8006f38:	781b      	ldrb	r3, [r3, #0]
 8006f3a:	009b      	lsls	r3, r3, #2
 8006f3c:	441a      	add	r2, r3
 8006f3e:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8006f42:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006f46:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006f4a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006f4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006f52:	b29b      	uxth	r3, r3
 8006f54:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006f56:	687a      	ldr	r2, [r7, #4]
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	781b      	ldrb	r3, [r3, #0]
 8006f5c:	009b      	lsls	r3, r3, #2
 8006f5e:	4413      	add	r3, r2
 8006f60:	881b      	ldrh	r3, [r3, #0]
 8006f62:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 8006f66:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8006f6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d01d      	beq.n	8006fae <USB_ActivateEndpoint+0x596>
 8006f72:	687a      	ldr	r2, [r7, #4]
 8006f74:	683b      	ldr	r3, [r7, #0]
 8006f76:	781b      	ldrb	r3, [r3, #0]
 8006f78:	009b      	lsls	r3, r3, #2
 8006f7a:	4413      	add	r3, r2
 8006f7c:	881b      	ldrh	r3, [r3, #0]
 8006f7e:	b29b      	uxth	r3, r3
 8006f80:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006f84:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f88:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 8006f8c:	687a      	ldr	r2, [r7, #4]
 8006f8e:	683b      	ldr	r3, [r7, #0]
 8006f90:	781b      	ldrb	r3, [r3, #0]
 8006f92:	009b      	lsls	r3, r3, #2
 8006f94:	441a      	add	r2, r3
 8006f96:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8006f9a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006f9e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006fa2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006fa6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006faa:	b29b      	uxth	r3, r3
 8006fac:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8006fae:	683b      	ldr	r3, [r7, #0]
 8006fb0:	785b      	ldrb	r3, [r3, #1]
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d16b      	bne.n	800708e <USB_ActivateEndpoint+0x676>
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006fc0:	b29b      	uxth	r3, r3
 8006fc2:	461a      	mov	r2, r3
 8006fc4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006fc6:	4413      	add	r3, r2
 8006fc8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006fca:	683b      	ldr	r3, [r7, #0]
 8006fcc:	781b      	ldrb	r3, [r3, #0]
 8006fce:	00da      	lsls	r2, r3, #3
 8006fd0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006fd2:	4413      	add	r3, r2
 8006fd4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006fd8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006fda:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006fdc:	881b      	ldrh	r3, [r3, #0]
 8006fde:	b29b      	uxth	r3, r3
 8006fe0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006fe4:	b29a      	uxth	r2, r3
 8006fe6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006fe8:	801a      	strh	r2, [r3, #0]
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	691b      	ldr	r3, [r3, #16]
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d10a      	bne.n	8007008 <USB_ActivateEndpoint+0x5f0>
 8006ff2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006ff4:	881b      	ldrh	r3, [r3, #0]
 8006ff6:	b29b      	uxth	r3, r3
 8006ff8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ffc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007000:	b29a      	uxth	r2, r3
 8007002:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007004:	801a      	strh	r2, [r3, #0]
 8007006:	e05d      	b.n	80070c4 <USB_ActivateEndpoint+0x6ac>
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	691b      	ldr	r3, [r3, #16]
 800700c:	2b3e      	cmp	r3, #62	@ 0x3e
 800700e:	d81c      	bhi.n	800704a <USB_ActivateEndpoint+0x632>
 8007010:	683b      	ldr	r3, [r7, #0]
 8007012:	691b      	ldr	r3, [r3, #16]
 8007014:	085b      	lsrs	r3, r3, #1
 8007016:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800701a:	683b      	ldr	r3, [r7, #0]
 800701c:	691b      	ldr	r3, [r3, #16]
 800701e:	f003 0301 	and.w	r3, r3, #1
 8007022:	2b00      	cmp	r3, #0
 8007024:	d004      	beq.n	8007030 <USB_ActivateEndpoint+0x618>
 8007026:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800702a:	3301      	adds	r3, #1
 800702c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007030:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007032:	881b      	ldrh	r3, [r3, #0]
 8007034:	b29a      	uxth	r2, r3
 8007036:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800703a:	b29b      	uxth	r3, r3
 800703c:	029b      	lsls	r3, r3, #10
 800703e:	b29b      	uxth	r3, r3
 8007040:	4313      	orrs	r3, r2
 8007042:	b29a      	uxth	r2, r3
 8007044:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007046:	801a      	strh	r2, [r3, #0]
 8007048:	e03c      	b.n	80070c4 <USB_ActivateEndpoint+0x6ac>
 800704a:	683b      	ldr	r3, [r7, #0]
 800704c:	691b      	ldr	r3, [r3, #16]
 800704e:	095b      	lsrs	r3, r3, #5
 8007050:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	691b      	ldr	r3, [r3, #16]
 8007058:	f003 031f 	and.w	r3, r3, #31
 800705c:	2b00      	cmp	r3, #0
 800705e:	d104      	bne.n	800706a <USB_ActivateEndpoint+0x652>
 8007060:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007064:	3b01      	subs	r3, #1
 8007066:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800706a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800706c:	881b      	ldrh	r3, [r3, #0]
 800706e:	b29a      	uxth	r2, r3
 8007070:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007074:	b29b      	uxth	r3, r3
 8007076:	029b      	lsls	r3, r3, #10
 8007078:	b29b      	uxth	r3, r3
 800707a:	4313      	orrs	r3, r2
 800707c:	b29b      	uxth	r3, r3
 800707e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007082:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007086:	b29a      	uxth	r2, r3
 8007088:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800708a:	801a      	strh	r2, [r3, #0]
 800708c:	e01a      	b.n	80070c4 <USB_ActivateEndpoint+0x6ac>
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	785b      	ldrb	r3, [r3, #1]
 8007092:	2b01      	cmp	r3, #1
 8007094:	d116      	bne.n	80070c4 <USB_ActivateEndpoint+0x6ac>
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	657b      	str	r3, [r7, #84]	@ 0x54
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80070a0:	b29b      	uxth	r3, r3
 80070a2:	461a      	mov	r2, r3
 80070a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80070a6:	4413      	add	r3, r2
 80070a8:	657b      	str	r3, [r7, #84]	@ 0x54
 80070aa:	683b      	ldr	r3, [r7, #0]
 80070ac:	781b      	ldrb	r3, [r3, #0]
 80070ae:	00da      	lsls	r2, r3, #3
 80070b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80070b2:	4413      	add	r3, r2
 80070b4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80070b8:	653b      	str	r3, [r7, #80]	@ 0x50
 80070ba:	683b      	ldr	r3, [r7, #0]
 80070bc:	691b      	ldr	r3, [r3, #16]
 80070be:	b29a      	uxth	r2, r3
 80070c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80070c2:	801a      	strh	r2, [r3, #0]
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	647b      	str	r3, [r7, #68]	@ 0x44
 80070c8:	683b      	ldr	r3, [r7, #0]
 80070ca:	785b      	ldrb	r3, [r3, #1]
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d16b      	bne.n	80071a8 <USB_ActivateEndpoint+0x790>
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80070da:	b29b      	uxth	r3, r3
 80070dc:	461a      	mov	r2, r3
 80070de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80070e0:	4413      	add	r3, r2
 80070e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80070e4:	683b      	ldr	r3, [r7, #0]
 80070e6:	781b      	ldrb	r3, [r3, #0]
 80070e8:	00da      	lsls	r2, r3, #3
 80070ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80070ec:	4413      	add	r3, r2
 80070ee:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80070f2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80070f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070f6:	881b      	ldrh	r3, [r3, #0]
 80070f8:	b29b      	uxth	r3, r3
 80070fa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80070fe:	b29a      	uxth	r2, r3
 8007100:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007102:	801a      	strh	r2, [r3, #0]
 8007104:	683b      	ldr	r3, [r7, #0]
 8007106:	691b      	ldr	r3, [r3, #16]
 8007108:	2b00      	cmp	r3, #0
 800710a:	d10a      	bne.n	8007122 <USB_ActivateEndpoint+0x70a>
 800710c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800710e:	881b      	ldrh	r3, [r3, #0]
 8007110:	b29b      	uxth	r3, r3
 8007112:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007116:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800711a:	b29a      	uxth	r2, r3
 800711c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800711e:	801a      	strh	r2, [r3, #0]
 8007120:	e05b      	b.n	80071da <USB_ActivateEndpoint+0x7c2>
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	691b      	ldr	r3, [r3, #16]
 8007126:	2b3e      	cmp	r3, #62	@ 0x3e
 8007128:	d81c      	bhi.n	8007164 <USB_ActivateEndpoint+0x74c>
 800712a:	683b      	ldr	r3, [r7, #0]
 800712c:	691b      	ldr	r3, [r3, #16]
 800712e:	085b      	lsrs	r3, r3, #1
 8007130:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007134:	683b      	ldr	r3, [r7, #0]
 8007136:	691b      	ldr	r3, [r3, #16]
 8007138:	f003 0301 	and.w	r3, r3, #1
 800713c:	2b00      	cmp	r3, #0
 800713e:	d004      	beq.n	800714a <USB_ActivateEndpoint+0x732>
 8007140:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007144:	3301      	adds	r3, #1
 8007146:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800714a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800714c:	881b      	ldrh	r3, [r3, #0]
 800714e:	b29a      	uxth	r2, r3
 8007150:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007154:	b29b      	uxth	r3, r3
 8007156:	029b      	lsls	r3, r3, #10
 8007158:	b29b      	uxth	r3, r3
 800715a:	4313      	orrs	r3, r2
 800715c:	b29a      	uxth	r2, r3
 800715e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007160:	801a      	strh	r2, [r3, #0]
 8007162:	e03a      	b.n	80071da <USB_ActivateEndpoint+0x7c2>
 8007164:	683b      	ldr	r3, [r7, #0]
 8007166:	691b      	ldr	r3, [r3, #16]
 8007168:	095b      	lsrs	r3, r3, #5
 800716a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800716e:	683b      	ldr	r3, [r7, #0]
 8007170:	691b      	ldr	r3, [r3, #16]
 8007172:	f003 031f 	and.w	r3, r3, #31
 8007176:	2b00      	cmp	r3, #0
 8007178:	d104      	bne.n	8007184 <USB_ActivateEndpoint+0x76c>
 800717a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800717e:	3b01      	subs	r3, #1
 8007180:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007184:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007186:	881b      	ldrh	r3, [r3, #0]
 8007188:	b29a      	uxth	r2, r3
 800718a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800718e:	b29b      	uxth	r3, r3
 8007190:	029b      	lsls	r3, r3, #10
 8007192:	b29b      	uxth	r3, r3
 8007194:	4313      	orrs	r3, r2
 8007196:	b29b      	uxth	r3, r3
 8007198:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800719c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80071a0:	b29a      	uxth	r2, r3
 80071a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071a4:	801a      	strh	r2, [r3, #0]
 80071a6:	e018      	b.n	80071da <USB_ActivateEndpoint+0x7c2>
 80071a8:	683b      	ldr	r3, [r7, #0]
 80071aa:	785b      	ldrb	r3, [r3, #1]
 80071ac:	2b01      	cmp	r3, #1
 80071ae:	d114      	bne.n	80071da <USB_ActivateEndpoint+0x7c2>
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80071b6:	b29b      	uxth	r3, r3
 80071b8:	461a      	mov	r2, r3
 80071ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80071bc:	4413      	add	r3, r2
 80071be:	647b      	str	r3, [r7, #68]	@ 0x44
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	781b      	ldrb	r3, [r3, #0]
 80071c4:	00da      	lsls	r2, r3, #3
 80071c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80071c8:	4413      	add	r3, r2
 80071ca:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80071ce:	643b      	str	r3, [r7, #64]	@ 0x40
 80071d0:	683b      	ldr	r3, [r7, #0]
 80071d2:	691b      	ldr	r3, [r3, #16]
 80071d4:	b29a      	uxth	r2, r3
 80071d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80071d8:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80071da:	687a      	ldr	r2, [r7, #4]
 80071dc:	683b      	ldr	r3, [r7, #0]
 80071de:	781b      	ldrb	r3, [r3, #0]
 80071e0:	009b      	lsls	r3, r3, #2
 80071e2:	4413      	add	r3, r2
 80071e4:	881b      	ldrh	r3, [r3, #0]
 80071e6:	b29b      	uxth	r3, r3
 80071e8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80071ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80071f0:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80071f2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80071f4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80071f8:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80071fa:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80071fc:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007200:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8007202:	687a      	ldr	r2, [r7, #4]
 8007204:	683b      	ldr	r3, [r7, #0]
 8007206:	781b      	ldrb	r3, [r3, #0]
 8007208:	009b      	lsls	r3, r3, #2
 800720a:	441a      	add	r2, r3
 800720c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800720e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007212:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007216:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800721a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800721e:	b29b      	uxth	r3, r3
 8007220:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007222:	687a      	ldr	r2, [r7, #4]
 8007224:	683b      	ldr	r3, [r7, #0]
 8007226:	781b      	ldrb	r3, [r3, #0]
 8007228:	009b      	lsls	r3, r3, #2
 800722a:	4413      	add	r3, r2
 800722c:	881b      	ldrh	r3, [r3, #0]
 800722e:	b29b      	uxth	r3, r3
 8007230:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007234:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007238:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800723a:	687a      	ldr	r2, [r7, #4]
 800723c:	683b      	ldr	r3, [r7, #0]
 800723e:	781b      	ldrb	r3, [r3, #0]
 8007240:	009b      	lsls	r3, r3, #2
 8007242:	441a      	add	r2, r3
 8007244:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8007246:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800724a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800724e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007252:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007256:	b29b      	uxth	r3, r3
 8007258:	8013      	strh	r3, [r2, #0]
 800725a:	e0bc      	b.n	80073d6 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800725c:	687a      	ldr	r2, [r7, #4]
 800725e:	683b      	ldr	r3, [r7, #0]
 8007260:	781b      	ldrb	r3, [r3, #0]
 8007262:	009b      	lsls	r3, r3, #2
 8007264:	4413      	add	r3, r2
 8007266:	881b      	ldrh	r3, [r3, #0]
 8007268:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800726c:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007270:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007274:	2b00      	cmp	r3, #0
 8007276:	d01d      	beq.n	80072b4 <USB_ActivateEndpoint+0x89c>
 8007278:	687a      	ldr	r2, [r7, #4]
 800727a:	683b      	ldr	r3, [r7, #0]
 800727c:	781b      	ldrb	r3, [r3, #0]
 800727e:	009b      	lsls	r3, r3, #2
 8007280:	4413      	add	r3, r2
 8007282:	881b      	ldrh	r3, [r3, #0]
 8007284:	b29b      	uxth	r3, r3
 8007286:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800728a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800728e:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 8007292:	687a      	ldr	r2, [r7, #4]
 8007294:	683b      	ldr	r3, [r7, #0]
 8007296:	781b      	ldrb	r3, [r3, #0]
 8007298:	009b      	lsls	r3, r3, #2
 800729a:	441a      	add	r2, r3
 800729c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80072a0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80072a4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80072a8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80072ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80072b0:	b29b      	uxth	r3, r3
 80072b2:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80072b4:	687a      	ldr	r2, [r7, #4]
 80072b6:	683b      	ldr	r3, [r7, #0]
 80072b8:	781b      	ldrb	r3, [r3, #0]
 80072ba:	009b      	lsls	r3, r3, #2
 80072bc:	4413      	add	r3, r2
 80072be:	881b      	ldrh	r3, [r3, #0]
 80072c0:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 80072c4:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 80072c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d01d      	beq.n	800730c <USB_ActivateEndpoint+0x8f4>
 80072d0:	687a      	ldr	r2, [r7, #4]
 80072d2:	683b      	ldr	r3, [r7, #0]
 80072d4:	781b      	ldrb	r3, [r3, #0]
 80072d6:	009b      	lsls	r3, r3, #2
 80072d8:	4413      	add	r3, r2
 80072da:	881b      	ldrh	r3, [r3, #0]
 80072dc:	b29b      	uxth	r3, r3
 80072de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80072e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80072e6:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 80072ea:	687a      	ldr	r2, [r7, #4]
 80072ec:	683b      	ldr	r3, [r7, #0]
 80072ee:	781b      	ldrb	r3, [r3, #0]
 80072f0:	009b      	lsls	r3, r3, #2
 80072f2:	441a      	add	r2, r3
 80072f4:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 80072f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80072fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007300:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007304:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007308:	b29b      	uxth	r3, r3
 800730a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800730c:	683b      	ldr	r3, [r7, #0]
 800730e:	78db      	ldrb	r3, [r3, #3]
 8007310:	2b01      	cmp	r3, #1
 8007312:	d024      	beq.n	800735e <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007314:	687a      	ldr	r2, [r7, #4]
 8007316:	683b      	ldr	r3, [r7, #0]
 8007318:	781b      	ldrb	r3, [r3, #0]
 800731a:	009b      	lsls	r3, r3, #2
 800731c:	4413      	add	r3, r2
 800731e:	881b      	ldrh	r3, [r3, #0]
 8007320:	b29b      	uxth	r3, r3
 8007322:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007326:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800732a:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800732e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8007332:	f083 0320 	eor.w	r3, r3, #32
 8007336:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800733a:	687a      	ldr	r2, [r7, #4]
 800733c:	683b      	ldr	r3, [r7, #0]
 800733e:	781b      	ldrb	r3, [r3, #0]
 8007340:	009b      	lsls	r3, r3, #2
 8007342:	441a      	add	r2, r3
 8007344:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8007348:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800734c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007350:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007354:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007358:	b29b      	uxth	r3, r3
 800735a:	8013      	strh	r3, [r2, #0]
 800735c:	e01d      	b.n	800739a <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800735e:	687a      	ldr	r2, [r7, #4]
 8007360:	683b      	ldr	r3, [r7, #0]
 8007362:	781b      	ldrb	r3, [r3, #0]
 8007364:	009b      	lsls	r3, r3, #2
 8007366:	4413      	add	r3, r2
 8007368:	881b      	ldrh	r3, [r3, #0]
 800736a:	b29b      	uxth	r3, r3
 800736c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007370:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007374:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8007378:	687a      	ldr	r2, [r7, #4]
 800737a:	683b      	ldr	r3, [r7, #0]
 800737c:	781b      	ldrb	r3, [r3, #0]
 800737e:	009b      	lsls	r3, r3, #2
 8007380:	441a      	add	r2, r3
 8007382:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8007386:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800738a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800738e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007392:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007396:	b29b      	uxth	r3, r3
 8007398:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800739a:	687a      	ldr	r2, [r7, #4]
 800739c:	683b      	ldr	r3, [r7, #0]
 800739e:	781b      	ldrb	r3, [r3, #0]
 80073a0:	009b      	lsls	r3, r3, #2
 80073a2:	4413      	add	r3, r2
 80073a4:	881b      	ldrh	r3, [r3, #0]
 80073a6:	b29b      	uxth	r3, r3
 80073a8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80073ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80073b0:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80073b4:	687a      	ldr	r2, [r7, #4]
 80073b6:	683b      	ldr	r3, [r7, #0]
 80073b8:	781b      	ldrb	r3, [r3, #0]
 80073ba:	009b      	lsls	r3, r3, #2
 80073bc:	441a      	add	r2, r3
 80073be:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80073c2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80073c6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80073ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80073ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80073d2:	b29b      	uxth	r3, r3
 80073d4:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 80073d6:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 80073da:	4618      	mov	r0, r3
 80073dc:	379c      	adds	r7, #156	@ 0x9c
 80073de:	46bd      	mov	sp, r7
 80073e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e4:	4770      	bx	lr
 80073e6:	bf00      	nop

080073e8 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80073e8:	b480      	push	{r7}
 80073ea:	b08d      	sub	sp, #52	@ 0x34
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]
 80073f0:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80073f2:	683b      	ldr	r3, [r7, #0]
 80073f4:	7b1b      	ldrb	r3, [r3, #12]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	f040 808e 	bne.w	8007518 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 80073fc:	683b      	ldr	r3, [r7, #0]
 80073fe:	785b      	ldrb	r3, [r3, #1]
 8007400:	2b00      	cmp	r3, #0
 8007402:	d044      	beq.n	800748e <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007404:	687a      	ldr	r2, [r7, #4]
 8007406:	683b      	ldr	r3, [r7, #0]
 8007408:	781b      	ldrb	r3, [r3, #0]
 800740a:	009b      	lsls	r3, r3, #2
 800740c:	4413      	add	r3, r2
 800740e:	881b      	ldrh	r3, [r3, #0]
 8007410:	81bb      	strh	r3, [r7, #12]
 8007412:	89bb      	ldrh	r3, [r7, #12]
 8007414:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007418:	2b00      	cmp	r3, #0
 800741a:	d01b      	beq.n	8007454 <USB_DeactivateEndpoint+0x6c>
 800741c:	687a      	ldr	r2, [r7, #4]
 800741e:	683b      	ldr	r3, [r7, #0]
 8007420:	781b      	ldrb	r3, [r3, #0]
 8007422:	009b      	lsls	r3, r3, #2
 8007424:	4413      	add	r3, r2
 8007426:	881b      	ldrh	r3, [r3, #0]
 8007428:	b29b      	uxth	r3, r3
 800742a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800742e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007432:	817b      	strh	r3, [r7, #10]
 8007434:	687a      	ldr	r2, [r7, #4]
 8007436:	683b      	ldr	r3, [r7, #0]
 8007438:	781b      	ldrb	r3, [r3, #0]
 800743a:	009b      	lsls	r3, r3, #2
 800743c:	441a      	add	r2, r3
 800743e:	897b      	ldrh	r3, [r7, #10]
 8007440:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007444:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007448:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800744c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007450:	b29b      	uxth	r3, r3
 8007452:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007454:	687a      	ldr	r2, [r7, #4]
 8007456:	683b      	ldr	r3, [r7, #0]
 8007458:	781b      	ldrb	r3, [r3, #0]
 800745a:	009b      	lsls	r3, r3, #2
 800745c:	4413      	add	r3, r2
 800745e:	881b      	ldrh	r3, [r3, #0]
 8007460:	b29b      	uxth	r3, r3
 8007462:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007466:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800746a:	813b      	strh	r3, [r7, #8]
 800746c:	687a      	ldr	r2, [r7, #4]
 800746e:	683b      	ldr	r3, [r7, #0]
 8007470:	781b      	ldrb	r3, [r3, #0]
 8007472:	009b      	lsls	r3, r3, #2
 8007474:	441a      	add	r2, r3
 8007476:	893b      	ldrh	r3, [r7, #8]
 8007478:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800747c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007480:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007484:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007488:	b29b      	uxth	r3, r3
 800748a:	8013      	strh	r3, [r2, #0]
 800748c:	e192      	b.n	80077b4 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800748e:	687a      	ldr	r2, [r7, #4]
 8007490:	683b      	ldr	r3, [r7, #0]
 8007492:	781b      	ldrb	r3, [r3, #0]
 8007494:	009b      	lsls	r3, r3, #2
 8007496:	4413      	add	r3, r2
 8007498:	881b      	ldrh	r3, [r3, #0]
 800749a:	827b      	strh	r3, [r7, #18]
 800749c:	8a7b      	ldrh	r3, [r7, #18]
 800749e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d01b      	beq.n	80074de <USB_DeactivateEndpoint+0xf6>
 80074a6:	687a      	ldr	r2, [r7, #4]
 80074a8:	683b      	ldr	r3, [r7, #0]
 80074aa:	781b      	ldrb	r3, [r3, #0]
 80074ac:	009b      	lsls	r3, r3, #2
 80074ae:	4413      	add	r3, r2
 80074b0:	881b      	ldrh	r3, [r3, #0]
 80074b2:	b29b      	uxth	r3, r3
 80074b4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80074b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074bc:	823b      	strh	r3, [r7, #16]
 80074be:	687a      	ldr	r2, [r7, #4]
 80074c0:	683b      	ldr	r3, [r7, #0]
 80074c2:	781b      	ldrb	r3, [r3, #0]
 80074c4:	009b      	lsls	r3, r3, #2
 80074c6:	441a      	add	r2, r3
 80074c8:	8a3b      	ldrh	r3, [r7, #16]
 80074ca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80074ce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80074d2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80074d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80074da:	b29b      	uxth	r3, r3
 80074dc:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80074de:	687a      	ldr	r2, [r7, #4]
 80074e0:	683b      	ldr	r3, [r7, #0]
 80074e2:	781b      	ldrb	r3, [r3, #0]
 80074e4:	009b      	lsls	r3, r3, #2
 80074e6:	4413      	add	r3, r2
 80074e8:	881b      	ldrh	r3, [r3, #0]
 80074ea:	b29b      	uxth	r3, r3
 80074ec:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80074f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074f4:	81fb      	strh	r3, [r7, #14]
 80074f6:	687a      	ldr	r2, [r7, #4]
 80074f8:	683b      	ldr	r3, [r7, #0]
 80074fa:	781b      	ldrb	r3, [r3, #0]
 80074fc:	009b      	lsls	r3, r3, #2
 80074fe:	441a      	add	r2, r3
 8007500:	89fb      	ldrh	r3, [r7, #14]
 8007502:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007506:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800750a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800750e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007512:	b29b      	uxth	r3, r3
 8007514:	8013      	strh	r3, [r2, #0]
 8007516:	e14d      	b.n	80077b4 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	785b      	ldrb	r3, [r3, #1]
 800751c:	2b00      	cmp	r3, #0
 800751e:	f040 80a5 	bne.w	800766c <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007522:	687a      	ldr	r2, [r7, #4]
 8007524:	683b      	ldr	r3, [r7, #0]
 8007526:	781b      	ldrb	r3, [r3, #0]
 8007528:	009b      	lsls	r3, r3, #2
 800752a:	4413      	add	r3, r2
 800752c:	881b      	ldrh	r3, [r3, #0]
 800752e:	843b      	strh	r3, [r7, #32]
 8007530:	8c3b      	ldrh	r3, [r7, #32]
 8007532:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007536:	2b00      	cmp	r3, #0
 8007538:	d01b      	beq.n	8007572 <USB_DeactivateEndpoint+0x18a>
 800753a:	687a      	ldr	r2, [r7, #4]
 800753c:	683b      	ldr	r3, [r7, #0]
 800753e:	781b      	ldrb	r3, [r3, #0]
 8007540:	009b      	lsls	r3, r3, #2
 8007542:	4413      	add	r3, r2
 8007544:	881b      	ldrh	r3, [r3, #0]
 8007546:	b29b      	uxth	r3, r3
 8007548:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800754c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007550:	83fb      	strh	r3, [r7, #30]
 8007552:	687a      	ldr	r2, [r7, #4]
 8007554:	683b      	ldr	r3, [r7, #0]
 8007556:	781b      	ldrb	r3, [r3, #0]
 8007558:	009b      	lsls	r3, r3, #2
 800755a:	441a      	add	r2, r3
 800755c:	8bfb      	ldrh	r3, [r7, #30]
 800755e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007562:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007566:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800756a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800756e:	b29b      	uxth	r3, r3
 8007570:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007572:	687a      	ldr	r2, [r7, #4]
 8007574:	683b      	ldr	r3, [r7, #0]
 8007576:	781b      	ldrb	r3, [r3, #0]
 8007578:	009b      	lsls	r3, r3, #2
 800757a:	4413      	add	r3, r2
 800757c:	881b      	ldrh	r3, [r3, #0]
 800757e:	83bb      	strh	r3, [r7, #28]
 8007580:	8bbb      	ldrh	r3, [r7, #28]
 8007582:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007586:	2b00      	cmp	r3, #0
 8007588:	d01b      	beq.n	80075c2 <USB_DeactivateEndpoint+0x1da>
 800758a:	687a      	ldr	r2, [r7, #4]
 800758c:	683b      	ldr	r3, [r7, #0]
 800758e:	781b      	ldrb	r3, [r3, #0]
 8007590:	009b      	lsls	r3, r3, #2
 8007592:	4413      	add	r3, r2
 8007594:	881b      	ldrh	r3, [r3, #0]
 8007596:	b29b      	uxth	r3, r3
 8007598:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800759c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80075a0:	837b      	strh	r3, [r7, #26]
 80075a2:	687a      	ldr	r2, [r7, #4]
 80075a4:	683b      	ldr	r3, [r7, #0]
 80075a6:	781b      	ldrb	r3, [r3, #0]
 80075a8:	009b      	lsls	r3, r3, #2
 80075aa:	441a      	add	r2, r3
 80075ac:	8b7b      	ldrh	r3, [r7, #26]
 80075ae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80075b2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80075b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80075ba:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80075be:	b29b      	uxth	r3, r3
 80075c0:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80075c2:	687a      	ldr	r2, [r7, #4]
 80075c4:	683b      	ldr	r3, [r7, #0]
 80075c6:	781b      	ldrb	r3, [r3, #0]
 80075c8:	009b      	lsls	r3, r3, #2
 80075ca:	4413      	add	r3, r2
 80075cc:	881b      	ldrh	r3, [r3, #0]
 80075ce:	b29b      	uxth	r3, r3
 80075d0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80075d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80075d8:	833b      	strh	r3, [r7, #24]
 80075da:	687a      	ldr	r2, [r7, #4]
 80075dc:	683b      	ldr	r3, [r7, #0]
 80075de:	781b      	ldrb	r3, [r3, #0]
 80075e0:	009b      	lsls	r3, r3, #2
 80075e2:	441a      	add	r2, r3
 80075e4:	8b3b      	ldrh	r3, [r7, #24]
 80075e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80075ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80075ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80075f2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80075f6:	b29b      	uxth	r3, r3
 80075f8:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80075fa:	687a      	ldr	r2, [r7, #4]
 80075fc:	683b      	ldr	r3, [r7, #0]
 80075fe:	781b      	ldrb	r3, [r3, #0]
 8007600:	009b      	lsls	r3, r3, #2
 8007602:	4413      	add	r3, r2
 8007604:	881b      	ldrh	r3, [r3, #0]
 8007606:	b29b      	uxth	r3, r3
 8007608:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800760c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007610:	82fb      	strh	r3, [r7, #22]
 8007612:	687a      	ldr	r2, [r7, #4]
 8007614:	683b      	ldr	r3, [r7, #0]
 8007616:	781b      	ldrb	r3, [r3, #0]
 8007618:	009b      	lsls	r3, r3, #2
 800761a:	441a      	add	r2, r3
 800761c:	8afb      	ldrh	r3, [r7, #22]
 800761e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007622:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007626:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800762a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800762e:	b29b      	uxth	r3, r3
 8007630:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007632:	687a      	ldr	r2, [r7, #4]
 8007634:	683b      	ldr	r3, [r7, #0]
 8007636:	781b      	ldrb	r3, [r3, #0]
 8007638:	009b      	lsls	r3, r3, #2
 800763a:	4413      	add	r3, r2
 800763c:	881b      	ldrh	r3, [r3, #0]
 800763e:	b29b      	uxth	r3, r3
 8007640:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007644:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007648:	82bb      	strh	r3, [r7, #20]
 800764a:	687a      	ldr	r2, [r7, #4]
 800764c:	683b      	ldr	r3, [r7, #0]
 800764e:	781b      	ldrb	r3, [r3, #0]
 8007650:	009b      	lsls	r3, r3, #2
 8007652:	441a      	add	r2, r3
 8007654:	8abb      	ldrh	r3, [r7, #20]
 8007656:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800765a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800765e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007662:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007666:	b29b      	uxth	r3, r3
 8007668:	8013      	strh	r3, [r2, #0]
 800766a:	e0a3      	b.n	80077b4 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800766c:	687a      	ldr	r2, [r7, #4]
 800766e:	683b      	ldr	r3, [r7, #0]
 8007670:	781b      	ldrb	r3, [r3, #0]
 8007672:	009b      	lsls	r3, r3, #2
 8007674:	4413      	add	r3, r2
 8007676:	881b      	ldrh	r3, [r3, #0]
 8007678:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800767a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800767c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007680:	2b00      	cmp	r3, #0
 8007682:	d01b      	beq.n	80076bc <USB_DeactivateEndpoint+0x2d4>
 8007684:	687a      	ldr	r2, [r7, #4]
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	781b      	ldrb	r3, [r3, #0]
 800768a:	009b      	lsls	r3, r3, #2
 800768c:	4413      	add	r3, r2
 800768e:	881b      	ldrh	r3, [r3, #0]
 8007690:	b29b      	uxth	r3, r3
 8007692:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007696:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800769a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800769c:	687a      	ldr	r2, [r7, #4]
 800769e:	683b      	ldr	r3, [r7, #0]
 80076a0:	781b      	ldrb	r3, [r3, #0]
 80076a2:	009b      	lsls	r3, r3, #2
 80076a4:	441a      	add	r2, r3
 80076a6:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80076a8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80076ac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80076b0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80076b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80076b8:	b29b      	uxth	r3, r3
 80076ba:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80076bc:	687a      	ldr	r2, [r7, #4]
 80076be:	683b      	ldr	r3, [r7, #0]
 80076c0:	781b      	ldrb	r3, [r3, #0]
 80076c2:	009b      	lsls	r3, r3, #2
 80076c4:	4413      	add	r3, r2
 80076c6:	881b      	ldrh	r3, [r3, #0]
 80076c8:	857b      	strh	r3, [r7, #42]	@ 0x2a
 80076ca:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80076cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d01b      	beq.n	800770c <USB_DeactivateEndpoint+0x324>
 80076d4:	687a      	ldr	r2, [r7, #4]
 80076d6:	683b      	ldr	r3, [r7, #0]
 80076d8:	781b      	ldrb	r3, [r3, #0]
 80076da:	009b      	lsls	r3, r3, #2
 80076dc:	4413      	add	r3, r2
 80076de:	881b      	ldrh	r3, [r3, #0]
 80076e0:	b29b      	uxth	r3, r3
 80076e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80076e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80076ea:	853b      	strh	r3, [r7, #40]	@ 0x28
 80076ec:	687a      	ldr	r2, [r7, #4]
 80076ee:	683b      	ldr	r3, [r7, #0]
 80076f0:	781b      	ldrb	r3, [r3, #0]
 80076f2:	009b      	lsls	r3, r3, #2
 80076f4:	441a      	add	r2, r3
 80076f6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80076f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80076fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007700:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007704:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007708:	b29b      	uxth	r3, r3
 800770a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800770c:	687a      	ldr	r2, [r7, #4]
 800770e:	683b      	ldr	r3, [r7, #0]
 8007710:	781b      	ldrb	r3, [r3, #0]
 8007712:	009b      	lsls	r3, r3, #2
 8007714:	4413      	add	r3, r2
 8007716:	881b      	ldrh	r3, [r3, #0]
 8007718:	b29b      	uxth	r3, r3
 800771a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800771e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007722:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8007724:	687a      	ldr	r2, [r7, #4]
 8007726:	683b      	ldr	r3, [r7, #0]
 8007728:	781b      	ldrb	r3, [r3, #0]
 800772a:	009b      	lsls	r3, r3, #2
 800772c:	441a      	add	r2, r3
 800772e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007730:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007734:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007738:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800773c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007740:	b29b      	uxth	r3, r3
 8007742:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007744:	687a      	ldr	r2, [r7, #4]
 8007746:	683b      	ldr	r3, [r7, #0]
 8007748:	781b      	ldrb	r3, [r3, #0]
 800774a:	009b      	lsls	r3, r3, #2
 800774c:	4413      	add	r3, r2
 800774e:	881b      	ldrh	r3, [r3, #0]
 8007750:	b29b      	uxth	r3, r3
 8007752:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007756:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800775a:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800775c:	687a      	ldr	r2, [r7, #4]
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	781b      	ldrb	r3, [r3, #0]
 8007762:	009b      	lsls	r3, r3, #2
 8007764:	441a      	add	r2, r3
 8007766:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007768:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800776c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007770:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007774:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007778:	b29b      	uxth	r3, r3
 800777a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800777c:	687a      	ldr	r2, [r7, #4]
 800777e:	683b      	ldr	r3, [r7, #0]
 8007780:	781b      	ldrb	r3, [r3, #0]
 8007782:	009b      	lsls	r3, r3, #2
 8007784:	4413      	add	r3, r2
 8007786:	881b      	ldrh	r3, [r3, #0]
 8007788:	b29b      	uxth	r3, r3
 800778a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800778e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007792:	847b      	strh	r3, [r7, #34]	@ 0x22
 8007794:	687a      	ldr	r2, [r7, #4]
 8007796:	683b      	ldr	r3, [r7, #0]
 8007798:	781b      	ldrb	r3, [r3, #0]
 800779a:	009b      	lsls	r3, r3, #2
 800779c:	441a      	add	r2, r3
 800779e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80077a0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80077a4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80077a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80077ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80077b0:	b29b      	uxth	r3, r3
 80077b2:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80077b4:	2300      	movs	r3, #0
}
 80077b6:	4618      	mov	r0, r3
 80077b8:	3734      	adds	r7, #52	@ 0x34
 80077ba:	46bd      	mov	sp, r7
 80077bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c0:	4770      	bx	lr

080077c2 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80077c2:	b580      	push	{r7, lr}
 80077c4:	b0ac      	sub	sp, #176	@ 0xb0
 80077c6:	af00      	add	r7, sp, #0
 80077c8:	6078      	str	r0, [r7, #4]
 80077ca:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 80077cc:	683b      	ldr	r3, [r7, #0]
 80077ce:	785b      	ldrb	r3, [r3, #1]
 80077d0:	2b01      	cmp	r3, #1
 80077d2:	f040 84ca 	bne.w	800816a <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 80077d6:	683b      	ldr	r3, [r7, #0]
 80077d8:	699a      	ldr	r2, [r3, #24]
 80077da:	683b      	ldr	r3, [r7, #0]
 80077dc:	691b      	ldr	r3, [r3, #16]
 80077de:	429a      	cmp	r2, r3
 80077e0:	d904      	bls.n	80077ec <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 80077e2:	683b      	ldr	r3, [r7, #0]
 80077e4:	691b      	ldr	r3, [r3, #16]
 80077e6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80077ea:	e003      	b.n	80077f4 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 80077ec:	683b      	ldr	r3, [r7, #0]
 80077ee:	699b      	ldr	r3, [r3, #24]
 80077f0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80077f4:	683b      	ldr	r3, [r7, #0]
 80077f6:	7b1b      	ldrb	r3, [r3, #12]
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d122      	bne.n	8007842 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80077fc:	683b      	ldr	r3, [r7, #0]
 80077fe:	6959      	ldr	r1, [r3, #20]
 8007800:	683b      	ldr	r3, [r7, #0]
 8007802:	88da      	ldrh	r2, [r3, #6]
 8007804:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007808:	b29b      	uxth	r3, r3
 800780a:	6878      	ldr	r0, [r7, #4]
 800780c:	f000 fed2 	bl	80085b4 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	613b      	str	r3, [r7, #16]
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800781a:	b29b      	uxth	r3, r3
 800781c:	461a      	mov	r2, r3
 800781e:	693b      	ldr	r3, [r7, #16]
 8007820:	4413      	add	r3, r2
 8007822:	613b      	str	r3, [r7, #16]
 8007824:	683b      	ldr	r3, [r7, #0]
 8007826:	781b      	ldrb	r3, [r3, #0]
 8007828:	00da      	lsls	r2, r3, #3
 800782a:	693b      	ldr	r3, [r7, #16]
 800782c:	4413      	add	r3, r2
 800782e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007832:	60fb      	str	r3, [r7, #12]
 8007834:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007838:	b29a      	uxth	r2, r3
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	801a      	strh	r2, [r3, #0]
 800783e:	f000 bc6f 	b.w	8008120 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8007842:	683b      	ldr	r3, [r7, #0]
 8007844:	78db      	ldrb	r3, [r3, #3]
 8007846:	2b02      	cmp	r3, #2
 8007848:	f040 831e 	bne.w	8007e88 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800784c:	683b      	ldr	r3, [r7, #0]
 800784e:	6a1a      	ldr	r2, [r3, #32]
 8007850:	683b      	ldr	r3, [r7, #0]
 8007852:	691b      	ldr	r3, [r3, #16]
 8007854:	429a      	cmp	r2, r3
 8007856:	f240 82cf 	bls.w	8007df8 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800785a:	687a      	ldr	r2, [r7, #4]
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	781b      	ldrb	r3, [r3, #0]
 8007860:	009b      	lsls	r3, r3, #2
 8007862:	4413      	add	r3, r2
 8007864:	881b      	ldrh	r3, [r3, #0]
 8007866:	b29b      	uxth	r3, r3
 8007868:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800786c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007870:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8007874:	687a      	ldr	r2, [r7, #4]
 8007876:	683b      	ldr	r3, [r7, #0]
 8007878:	781b      	ldrb	r3, [r3, #0]
 800787a:	009b      	lsls	r3, r3, #2
 800787c:	441a      	add	r2, r3
 800787e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8007882:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007886:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800788a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800788e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007892:	b29b      	uxth	r3, r3
 8007894:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8007896:	683b      	ldr	r3, [r7, #0]
 8007898:	6a1a      	ldr	r2, [r3, #32]
 800789a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800789e:	1ad2      	subs	r2, r2, r3
 80078a0:	683b      	ldr	r3, [r7, #0]
 80078a2:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80078a4:	687a      	ldr	r2, [r7, #4]
 80078a6:	683b      	ldr	r3, [r7, #0]
 80078a8:	781b      	ldrb	r3, [r3, #0]
 80078aa:	009b      	lsls	r3, r3, #2
 80078ac:	4413      	add	r3, r2
 80078ae:	881b      	ldrh	r3, [r3, #0]
 80078b0:	b29b      	uxth	r3, r3
 80078b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	f000 814f 	beq.w	8007b5a <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	633b      	str	r3, [r7, #48]	@ 0x30
 80078c0:	683b      	ldr	r3, [r7, #0]
 80078c2:	785b      	ldrb	r3, [r3, #1]
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d16b      	bne.n	80079a0 <USB_EPStartXfer+0x1de>
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	62bb      	str	r3, [r7, #40]	@ 0x28
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80078d2:	b29b      	uxth	r3, r3
 80078d4:	461a      	mov	r2, r3
 80078d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078d8:	4413      	add	r3, r2
 80078da:	62bb      	str	r3, [r7, #40]	@ 0x28
 80078dc:	683b      	ldr	r3, [r7, #0]
 80078de:	781b      	ldrb	r3, [r3, #0]
 80078e0:	00da      	lsls	r2, r3, #3
 80078e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078e4:	4413      	add	r3, r2
 80078e6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80078ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80078ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078ee:	881b      	ldrh	r3, [r3, #0]
 80078f0:	b29b      	uxth	r3, r3
 80078f2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80078f6:	b29a      	uxth	r2, r3
 80078f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078fa:	801a      	strh	r2, [r3, #0]
 80078fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007900:	2b00      	cmp	r3, #0
 8007902:	d10a      	bne.n	800791a <USB_EPStartXfer+0x158>
 8007904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007906:	881b      	ldrh	r3, [r3, #0]
 8007908:	b29b      	uxth	r3, r3
 800790a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800790e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007912:	b29a      	uxth	r2, r3
 8007914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007916:	801a      	strh	r2, [r3, #0]
 8007918:	e05b      	b.n	80079d2 <USB_EPStartXfer+0x210>
 800791a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800791e:	2b3e      	cmp	r3, #62	@ 0x3e
 8007920:	d81c      	bhi.n	800795c <USB_EPStartXfer+0x19a>
 8007922:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007926:	085b      	lsrs	r3, r3, #1
 8007928:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800792c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007930:	f003 0301 	and.w	r3, r3, #1
 8007934:	2b00      	cmp	r3, #0
 8007936:	d004      	beq.n	8007942 <USB_EPStartXfer+0x180>
 8007938:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800793c:	3301      	adds	r3, #1
 800793e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007944:	881b      	ldrh	r3, [r3, #0]
 8007946:	b29a      	uxth	r2, r3
 8007948:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800794c:	b29b      	uxth	r3, r3
 800794e:	029b      	lsls	r3, r3, #10
 8007950:	b29b      	uxth	r3, r3
 8007952:	4313      	orrs	r3, r2
 8007954:	b29a      	uxth	r2, r3
 8007956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007958:	801a      	strh	r2, [r3, #0]
 800795a:	e03a      	b.n	80079d2 <USB_EPStartXfer+0x210>
 800795c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007960:	095b      	lsrs	r3, r3, #5
 8007962:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007966:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800796a:	f003 031f 	and.w	r3, r3, #31
 800796e:	2b00      	cmp	r3, #0
 8007970:	d104      	bne.n	800797c <USB_EPStartXfer+0x1ba>
 8007972:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007976:	3b01      	subs	r3, #1
 8007978:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800797c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800797e:	881b      	ldrh	r3, [r3, #0]
 8007980:	b29a      	uxth	r2, r3
 8007982:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007986:	b29b      	uxth	r3, r3
 8007988:	029b      	lsls	r3, r3, #10
 800798a:	b29b      	uxth	r3, r3
 800798c:	4313      	orrs	r3, r2
 800798e:	b29b      	uxth	r3, r3
 8007990:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007994:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007998:	b29a      	uxth	r2, r3
 800799a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800799c:	801a      	strh	r2, [r3, #0]
 800799e:	e018      	b.n	80079d2 <USB_EPStartXfer+0x210>
 80079a0:	683b      	ldr	r3, [r7, #0]
 80079a2:	785b      	ldrb	r3, [r3, #1]
 80079a4:	2b01      	cmp	r3, #1
 80079a6:	d114      	bne.n	80079d2 <USB_EPStartXfer+0x210>
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80079ae:	b29b      	uxth	r3, r3
 80079b0:	461a      	mov	r2, r3
 80079b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079b4:	4413      	add	r3, r2
 80079b6:	633b      	str	r3, [r7, #48]	@ 0x30
 80079b8:	683b      	ldr	r3, [r7, #0]
 80079ba:	781b      	ldrb	r3, [r3, #0]
 80079bc:	00da      	lsls	r2, r3, #3
 80079be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079c0:	4413      	add	r3, r2
 80079c2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80079c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80079c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80079cc:	b29a      	uxth	r2, r3
 80079ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079d0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80079d2:	683b      	ldr	r3, [r7, #0]
 80079d4:	895b      	ldrh	r3, [r3, #10]
 80079d6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80079da:	683b      	ldr	r3, [r7, #0]
 80079dc:	6959      	ldr	r1, [r3, #20]
 80079de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80079e2:	b29b      	uxth	r3, r3
 80079e4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80079e8:	6878      	ldr	r0, [r7, #4]
 80079ea:	f000 fde3 	bl	80085b4 <USB_WritePMA>
            ep->xfer_buff += len;
 80079ee:	683b      	ldr	r3, [r7, #0]
 80079f0:	695a      	ldr	r2, [r3, #20]
 80079f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80079f6:	441a      	add	r2, r3
 80079f8:	683b      	ldr	r3, [r7, #0]
 80079fa:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80079fc:	683b      	ldr	r3, [r7, #0]
 80079fe:	6a1a      	ldr	r2, [r3, #32]
 8007a00:	683b      	ldr	r3, [r7, #0]
 8007a02:	691b      	ldr	r3, [r3, #16]
 8007a04:	429a      	cmp	r2, r3
 8007a06:	d907      	bls.n	8007a18 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 8007a08:	683b      	ldr	r3, [r7, #0]
 8007a0a:	6a1a      	ldr	r2, [r3, #32]
 8007a0c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a10:	1ad2      	subs	r2, r2, r3
 8007a12:	683b      	ldr	r3, [r7, #0]
 8007a14:	621a      	str	r2, [r3, #32]
 8007a16:	e006      	b.n	8007a26 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 8007a18:	683b      	ldr	r3, [r7, #0]
 8007a1a:	6a1b      	ldr	r3, [r3, #32]
 8007a1c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8007a20:	683b      	ldr	r3, [r7, #0]
 8007a22:	2200      	movs	r2, #0
 8007a24:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007a26:	683b      	ldr	r3, [r7, #0]
 8007a28:	785b      	ldrb	r3, [r3, #1]
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d16b      	bne.n	8007b06 <USB_EPStartXfer+0x344>
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	61bb      	str	r3, [r7, #24]
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007a38:	b29b      	uxth	r3, r3
 8007a3a:	461a      	mov	r2, r3
 8007a3c:	69bb      	ldr	r3, [r7, #24]
 8007a3e:	4413      	add	r3, r2
 8007a40:	61bb      	str	r3, [r7, #24]
 8007a42:	683b      	ldr	r3, [r7, #0]
 8007a44:	781b      	ldrb	r3, [r3, #0]
 8007a46:	00da      	lsls	r2, r3, #3
 8007a48:	69bb      	ldr	r3, [r7, #24]
 8007a4a:	4413      	add	r3, r2
 8007a4c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007a50:	617b      	str	r3, [r7, #20]
 8007a52:	697b      	ldr	r3, [r7, #20]
 8007a54:	881b      	ldrh	r3, [r3, #0]
 8007a56:	b29b      	uxth	r3, r3
 8007a58:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007a5c:	b29a      	uxth	r2, r3
 8007a5e:	697b      	ldr	r3, [r7, #20]
 8007a60:	801a      	strh	r2, [r3, #0]
 8007a62:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d10a      	bne.n	8007a80 <USB_EPStartXfer+0x2be>
 8007a6a:	697b      	ldr	r3, [r7, #20]
 8007a6c:	881b      	ldrh	r3, [r3, #0]
 8007a6e:	b29b      	uxth	r3, r3
 8007a70:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007a74:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007a78:	b29a      	uxth	r2, r3
 8007a7a:	697b      	ldr	r3, [r7, #20]
 8007a7c:	801a      	strh	r2, [r3, #0]
 8007a7e:	e05d      	b.n	8007b3c <USB_EPStartXfer+0x37a>
 8007a80:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a84:	2b3e      	cmp	r3, #62	@ 0x3e
 8007a86:	d81c      	bhi.n	8007ac2 <USB_EPStartXfer+0x300>
 8007a88:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a8c:	085b      	lsrs	r3, r3, #1
 8007a8e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007a92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a96:	f003 0301 	and.w	r3, r3, #1
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d004      	beq.n	8007aa8 <USB_EPStartXfer+0x2e6>
 8007a9e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007aa2:	3301      	adds	r3, #1
 8007aa4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007aa8:	697b      	ldr	r3, [r7, #20]
 8007aaa:	881b      	ldrh	r3, [r3, #0]
 8007aac:	b29a      	uxth	r2, r3
 8007aae:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007ab2:	b29b      	uxth	r3, r3
 8007ab4:	029b      	lsls	r3, r3, #10
 8007ab6:	b29b      	uxth	r3, r3
 8007ab8:	4313      	orrs	r3, r2
 8007aba:	b29a      	uxth	r2, r3
 8007abc:	697b      	ldr	r3, [r7, #20]
 8007abe:	801a      	strh	r2, [r3, #0]
 8007ac0:	e03c      	b.n	8007b3c <USB_EPStartXfer+0x37a>
 8007ac2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007ac6:	095b      	lsrs	r3, r3, #5
 8007ac8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007acc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007ad0:	f003 031f 	and.w	r3, r3, #31
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d104      	bne.n	8007ae2 <USB_EPStartXfer+0x320>
 8007ad8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007adc:	3b01      	subs	r3, #1
 8007ade:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007ae2:	697b      	ldr	r3, [r7, #20]
 8007ae4:	881b      	ldrh	r3, [r3, #0]
 8007ae6:	b29a      	uxth	r2, r3
 8007ae8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007aec:	b29b      	uxth	r3, r3
 8007aee:	029b      	lsls	r3, r3, #10
 8007af0:	b29b      	uxth	r3, r3
 8007af2:	4313      	orrs	r3, r2
 8007af4:	b29b      	uxth	r3, r3
 8007af6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007afa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007afe:	b29a      	uxth	r2, r3
 8007b00:	697b      	ldr	r3, [r7, #20]
 8007b02:	801a      	strh	r2, [r3, #0]
 8007b04:	e01a      	b.n	8007b3c <USB_EPStartXfer+0x37a>
 8007b06:	683b      	ldr	r3, [r7, #0]
 8007b08:	785b      	ldrb	r3, [r3, #1]
 8007b0a:	2b01      	cmp	r3, #1
 8007b0c:	d116      	bne.n	8007b3c <USB_EPStartXfer+0x37a>
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	623b      	str	r3, [r7, #32]
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007b18:	b29b      	uxth	r3, r3
 8007b1a:	461a      	mov	r2, r3
 8007b1c:	6a3b      	ldr	r3, [r7, #32]
 8007b1e:	4413      	add	r3, r2
 8007b20:	623b      	str	r3, [r7, #32]
 8007b22:	683b      	ldr	r3, [r7, #0]
 8007b24:	781b      	ldrb	r3, [r3, #0]
 8007b26:	00da      	lsls	r2, r3, #3
 8007b28:	6a3b      	ldr	r3, [r7, #32]
 8007b2a:	4413      	add	r3, r2
 8007b2c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007b30:	61fb      	str	r3, [r7, #28]
 8007b32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007b36:	b29a      	uxth	r2, r3
 8007b38:	69fb      	ldr	r3, [r7, #28]
 8007b3a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8007b3c:	683b      	ldr	r3, [r7, #0]
 8007b3e:	891b      	ldrh	r3, [r3, #8]
 8007b40:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007b44:	683b      	ldr	r3, [r7, #0]
 8007b46:	6959      	ldr	r1, [r3, #20]
 8007b48:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007b4c:	b29b      	uxth	r3, r3
 8007b4e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007b52:	6878      	ldr	r0, [r7, #4]
 8007b54:	f000 fd2e 	bl	80085b4 <USB_WritePMA>
 8007b58:	e2e2      	b.n	8008120 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007b5a:	683b      	ldr	r3, [r7, #0]
 8007b5c:	785b      	ldrb	r3, [r3, #1]
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d16b      	bne.n	8007c3a <USB_EPStartXfer+0x478>
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007b6c:	b29b      	uxth	r3, r3
 8007b6e:	461a      	mov	r2, r3
 8007b70:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007b72:	4413      	add	r3, r2
 8007b74:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007b76:	683b      	ldr	r3, [r7, #0]
 8007b78:	781b      	ldrb	r3, [r3, #0]
 8007b7a:	00da      	lsls	r2, r3, #3
 8007b7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007b7e:	4413      	add	r3, r2
 8007b80:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007b84:	647b      	str	r3, [r7, #68]	@ 0x44
 8007b86:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007b88:	881b      	ldrh	r3, [r3, #0]
 8007b8a:	b29b      	uxth	r3, r3
 8007b8c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007b90:	b29a      	uxth	r2, r3
 8007b92:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007b94:	801a      	strh	r2, [r3, #0]
 8007b96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d10a      	bne.n	8007bb4 <USB_EPStartXfer+0x3f2>
 8007b9e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007ba0:	881b      	ldrh	r3, [r3, #0]
 8007ba2:	b29b      	uxth	r3, r3
 8007ba4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007ba8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007bac:	b29a      	uxth	r2, r3
 8007bae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007bb0:	801a      	strh	r2, [r3, #0]
 8007bb2:	e05d      	b.n	8007c70 <USB_EPStartXfer+0x4ae>
 8007bb4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007bb8:	2b3e      	cmp	r3, #62	@ 0x3e
 8007bba:	d81c      	bhi.n	8007bf6 <USB_EPStartXfer+0x434>
 8007bbc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007bc0:	085b      	lsrs	r3, r3, #1
 8007bc2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007bc6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007bca:	f003 0301 	and.w	r3, r3, #1
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d004      	beq.n	8007bdc <USB_EPStartXfer+0x41a>
 8007bd2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007bd6:	3301      	adds	r3, #1
 8007bd8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007bdc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007bde:	881b      	ldrh	r3, [r3, #0]
 8007be0:	b29a      	uxth	r2, r3
 8007be2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007be6:	b29b      	uxth	r3, r3
 8007be8:	029b      	lsls	r3, r3, #10
 8007bea:	b29b      	uxth	r3, r3
 8007bec:	4313      	orrs	r3, r2
 8007bee:	b29a      	uxth	r2, r3
 8007bf0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007bf2:	801a      	strh	r2, [r3, #0]
 8007bf4:	e03c      	b.n	8007c70 <USB_EPStartXfer+0x4ae>
 8007bf6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007bfa:	095b      	lsrs	r3, r3, #5
 8007bfc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007c00:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c04:	f003 031f 	and.w	r3, r3, #31
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d104      	bne.n	8007c16 <USB_EPStartXfer+0x454>
 8007c0c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007c10:	3b01      	subs	r3, #1
 8007c12:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007c16:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007c18:	881b      	ldrh	r3, [r3, #0]
 8007c1a:	b29a      	uxth	r2, r3
 8007c1c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007c20:	b29b      	uxth	r3, r3
 8007c22:	029b      	lsls	r3, r3, #10
 8007c24:	b29b      	uxth	r3, r3
 8007c26:	4313      	orrs	r3, r2
 8007c28:	b29b      	uxth	r3, r3
 8007c2a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007c2e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007c32:	b29a      	uxth	r2, r3
 8007c34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007c36:	801a      	strh	r2, [r3, #0]
 8007c38:	e01a      	b.n	8007c70 <USB_EPStartXfer+0x4ae>
 8007c3a:	683b      	ldr	r3, [r7, #0]
 8007c3c:	785b      	ldrb	r3, [r3, #1]
 8007c3e:	2b01      	cmp	r3, #1
 8007c40:	d116      	bne.n	8007c70 <USB_EPStartXfer+0x4ae>
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	653b      	str	r3, [r7, #80]	@ 0x50
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007c4c:	b29b      	uxth	r3, r3
 8007c4e:	461a      	mov	r2, r3
 8007c50:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007c52:	4413      	add	r3, r2
 8007c54:	653b      	str	r3, [r7, #80]	@ 0x50
 8007c56:	683b      	ldr	r3, [r7, #0]
 8007c58:	781b      	ldrb	r3, [r3, #0]
 8007c5a:	00da      	lsls	r2, r3, #3
 8007c5c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007c5e:	4413      	add	r3, r2
 8007c60:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007c64:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007c66:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c6a:	b29a      	uxth	r2, r3
 8007c6c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007c6e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	891b      	ldrh	r3, [r3, #8]
 8007c74:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007c78:	683b      	ldr	r3, [r7, #0]
 8007c7a:	6959      	ldr	r1, [r3, #20]
 8007c7c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c80:	b29b      	uxth	r3, r3
 8007c82:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007c86:	6878      	ldr	r0, [r7, #4]
 8007c88:	f000 fc94 	bl	80085b4 <USB_WritePMA>
            ep->xfer_buff += len;
 8007c8c:	683b      	ldr	r3, [r7, #0]
 8007c8e:	695a      	ldr	r2, [r3, #20]
 8007c90:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c94:	441a      	add	r2, r3
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8007c9a:	683b      	ldr	r3, [r7, #0]
 8007c9c:	6a1a      	ldr	r2, [r3, #32]
 8007c9e:	683b      	ldr	r3, [r7, #0]
 8007ca0:	691b      	ldr	r3, [r3, #16]
 8007ca2:	429a      	cmp	r2, r3
 8007ca4:	d907      	bls.n	8007cb6 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 8007ca6:	683b      	ldr	r3, [r7, #0]
 8007ca8:	6a1a      	ldr	r2, [r3, #32]
 8007caa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007cae:	1ad2      	subs	r2, r2, r3
 8007cb0:	683b      	ldr	r3, [r7, #0]
 8007cb2:	621a      	str	r2, [r3, #32]
 8007cb4:	e006      	b.n	8007cc4 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 8007cb6:	683b      	ldr	r3, [r7, #0]
 8007cb8:	6a1b      	ldr	r3, [r3, #32]
 8007cba:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8007cbe:	683b      	ldr	r3, [r7, #0]
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	643b      	str	r3, [r7, #64]	@ 0x40
 8007cc8:	683b      	ldr	r3, [r7, #0]
 8007cca:	785b      	ldrb	r3, [r3, #1]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d16b      	bne.n	8007da8 <USB_EPStartXfer+0x5e6>
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007cda:	b29b      	uxth	r3, r3
 8007cdc:	461a      	mov	r2, r3
 8007cde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ce0:	4413      	add	r3, r2
 8007ce2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007ce4:	683b      	ldr	r3, [r7, #0]
 8007ce6:	781b      	ldrb	r3, [r3, #0]
 8007ce8:	00da      	lsls	r2, r3, #3
 8007cea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cec:	4413      	add	r3, r2
 8007cee:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007cf2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007cf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007cf6:	881b      	ldrh	r3, [r3, #0]
 8007cf8:	b29b      	uxth	r3, r3
 8007cfa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007cfe:	b29a      	uxth	r2, r3
 8007d00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d02:	801a      	strh	r2, [r3, #0]
 8007d04:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d10a      	bne.n	8007d22 <USB_EPStartXfer+0x560>
 8007d0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d0e:	881b      	ldrh	r3, [r3, #0]
 8007d10:	b29b      	uxth	r3, r3
 8007d12:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007d16:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007d1a:	b29a      	uxth	r2, r3
 8007d1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d1e:	801a      	strh	r2, [r3, #0]
 8007d20:	e05b      	b.n	8007dda <USB_EPStartXfer+0x618>
 8007d22:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007d26:	2b3e      	cmp	r3, #62	@ 0x3e
 8007d28:	d81c      	bhi.n	8007d64 <USB_EPStartXfer+0x5a2>
 8007d2a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007d2e:	085b      	lsrs	r3, r3, #1
 8007d30:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007d34:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007d38:	f003 0301 	and.w	r3, r3, #1
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d004      	beq.n	8007d4a <USB_EPStartXfer+0x588>
 8007d40:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007d44:	3301      	adds	r3, #1
 8007d46:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007d4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d4c:	881b      	ldrh	r3, [r3, #0]
 8007d4e:	b29a      	uxth	r2, r3
 8007d50:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007d54:	b29b      	uxth	r3, r3
 8007d56:	029b      	lsls	r3, r3, #10
 8007d58:	b29b      	uxth	r3, r3
 8007d5a:	4313      	orrs	r3, r2
 8007d5c:	b29a      	uxth	r2, r3
 8007d5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d60:	801a      	strh	r2, [r3, #0]
 8007d62:	e03a      	b.n	8007dda <USB_EPStartXfer+0x618>
 8007d64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007d68:	095b      	lsrs	r3, r3, #5
 8007d6a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007d6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007d72:	f003 031f 	and.w	r3, r3, #31
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d104      	bne.n	8007d84 <USB_EPStartXfer+0x5c2>
 8007d7a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007d7e:	3b01      	subs	r3, #1
 8007d80:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007d84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d86:	881b      	ldrh	r3, [r3, #0]
 8007d88:	b29a      	uxth	r2, r3
 8007d8a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007d8e:	b29b      	uxth	r3, r3
 8007d90:	029b      	lsls	r3, r3, #10
 8007d92:	b29b      	uxth	r3, r3
 8007d94:	4313      	orrs	r3, r2
 8007d96:	b29b      	uxth	r3, r3
 8007d98:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007d9c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007da0:	b29a      	uxth	r2, r3
 8007da2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007da4:	801a      	strh	r2, [r3, #0]
 8007da6:	e018      	b.n	8007dda <USB_EPStartXfer+0x618>
 8007da8:	683b      	ldr	r3, [r7, #0]
 8007daa:	785b      	ldrb	r3, [r3, #1]
 8007dac:	2b01      	cmp	r3, #1
 8007dae:	d114      	bne.n	8007dda <USB_EPStartXfer+0x618>
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007db6:	b29b      	uxth	r3, r3
 8007db8:	461a      	mov	r2, r3
 8007dba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007dbc:	4413      	add	r3, r2
 8007dbe:	643b      	str	r3, [r7, #64]	@ 0x40
 8007dc0:	683b      	ldr	r3, [r7, #0]
 8007dc2:	781b      	ldrb	r3, [r3, #0]
 8007dc4:	00da      	lsls	r2, r3, #3
 8007dc6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007dc8:	4413      	add	r3, r2
 8007dca:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007dce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007dd0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007dd4:	b29a      	uxth	r2, r3
 8007dd6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007dd8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8007dda:	683b      	ldr	r3, [r7, #0]
 8007ddc:	895b      	ldrh	r3, [r3, #10]
 8007dde:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007de2:	683b      	ldr	r3, [r7, #0]
 8007de4:	6959      	ldr	r1, [r3, #20]
 8007de6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007dea:	b29b      	uxth	r3, r3
 8007dec:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007df0:	6878      	ldr	r0, [r7, #4]
 8007df2:	f000 fbdf 	bl	80085b4 <USB_WritePMA>
 8007df6:	e193      	b.n	8008120 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8007df8:	683b      	ldr	r3, [r7, #0]
 8007dfa:	6a1b      	ldr	r3, [r3, #32]
 8007dfc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8007e00:	687a      	ldr	r2, [r7, #4]
 8007e02:	683b      	ldr	r3, [r7, #0]
 8007e04:	781b      	ldrb	r3, [r3, #0]
 8007e06:	009b      	lsls	r3, r3, #2
 8007e08:	4413      	add	r3, r2
 8007e0a:	881b      	ldrh	r3, [r3, #0]
 8007e0c:	b29b      	uxth	r3, r3
 8007e0e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8007e12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e16:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8007e1a:	687a      	ldr	r2, [r7, #4]
 8007e1c:	683b      	ldr	r3, [r7, #0]
 8007e1e:	781b      	ldrb	r3, [r3, #0]
 8007e20:	009b      	lsls	r3, r3, #2
 8007e22:	441a      	add	r2, r3
 8007e24:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8007e28:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007e2c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007e30:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007e34:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e38:	b29b      	uxth	r3, r3
 8007e3a:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007e46:	b29b      	uxth	r3, r3
 8007e48:	461a      	mov	r2, r3
 8007e4a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007e4c:	4413      	add	r3, r2
 8007e4e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007e50:	683b      	ldr	r3, [r7, #0]
 8007e52:	781b      	ldrb	r3, [r3, #0]
 8007e54:	00da      	lsls	r2, r3, #3
 8007e56:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007e58:	4413      	add	r3, r2
 8007e5a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007e5e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007e60:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007e64:	b29a      	uxth	r2, r3
 8007e66:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007e68:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8007e6a:	683b      	ldr	r3, [r7, #0]
 8007e6c:	891b      	ldrh	r3, [r3, #8]
 8007e6e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007e72:	683b      	ldr	r3, [r7, #0]
 8007e74:	6959      	ldr	r1, [r3, #20]
 8007e76:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007e7a:	b29b      	uxth	r3, r3
 8007e7c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007e80:	6878      	ldr	r0, [r7, #4]
 8007e82:	f000 fb97 	bl	80085b4 <USB_WritePMA>
 8007e86:	e14b      	b.n	8008120 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8007e88:	683b      	ldr	r3, [r7, #0]
 8007e8a:	6a1a      	ldr	r2, [r3, #32]
 8007e8c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007e90:	1ad2      	subs	r2, r2, r3
 8007e92:	683b      	ldr	r3, [r7, #0]
 8007e94:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007e96:	687a      	ldr	r2, [r7, #4]
 8007e98:	683b      	ldr	r3, [r7, #0]
 8007e9a:	781b      	ldrb	r3, [r3, #0]
 8007e9c:	009b      	lsls	r3, r3, #2
 8007e9e:	4413      	add	r3, r2
 8007ea0:	881b      	ldrh	r3, [r3, #0]
 8007ea2:	b29b      	uxth	r3, r3
 8007ea4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	f000 809a 	beq.w	8007fe2 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	673b      	str	r3, [r7, #112]	@ 0x70
 8007eb2:	683b      	ldr	r3, [r7, #0]
 8007eb4:	785b      	ldrb	r3, [r3, #1]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d16b      	bne.n	8007f92 <USB_EPStartXfer+0x7d0>
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007ec4:	b29b      	uxth	r3, r3
 8007ec6:	461a      	mov	r2, r3
 8007ec8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007eca:	4413      	add	r3, r2
 8007ecc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	781b      	ldrb	r3, [r3, #0]
 8007ed2:	00da      	lsls	r2, r3, #3
 8007ed4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007ed6:	4413      	add	r3, r2
 8007ed8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007edc:	667b      	str	r3, [r7, #100]	@ 0x64
 8007ede:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007ee0:	881b      	ldrh	r3, [r3, #0]
 8007ee2:	b29b      	uxth	r3, r3
 8007ee4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007ee8:	b29a      	uxth	r2, r3
 8007eea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007eec:	801a      	strh	r2, [r3, #0]
 8007eee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d10a      	bne.n	8007f0c <USB_EPStartXfer+0x74a>
 8007ef6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007ef8:	881b      	ldrh	r3, [r3, #0]
 8007efa:	b29b      	uxth	r3, r3
 8007efc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007f00:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007f04:	b29a      	uxth	r2, r3
 8007f06:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007f08:	801a      	strh	r2, [r3, #0]
 8007f0a:	e05b      	b.n	8007fc4 <USB_EPStartXfer+0x802>
 8007f0c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007f10:	2b3e      	cmp	r3, #62	@ 0x3e
 8007f12:	d81c      	bhi.n	8007f4e <USB_EPStartXfer+0x78c>
 8007f14:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007f18:	085b      	lsrs	r3, r3, #1
 8007f1a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007f1e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007f22:	f003 0301 	and.w	r3, r3, #1
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d004      	beq.n	8007f34 <USB_EPStartXfer+0x772>
 8007f2a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007f2e:	3301      	adds	r3, #1
 8007f30:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007f34:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007f36:	881b      	ldrh	r3, [r3, #0]
 8007f38:	b29a      	uxth	r2, r3
 8007f3a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007f3e:	b29b      	uxth	r3, r3
 8007f40:	029b      	lsls	r3, r3, #10
 8007f42:	b29b      	uxth	r3, r3
 8007f44:	4313      	orrs	r3, r2
 8007f46:	b29a      	uxth	r2, r3
 8007f48:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007f4a:	801a      	strh	r2, [r3, #0]
 8007f4c:	e03a      	b.n	8007fc4 <USB_EPStartXfer+0x802>
 8007f4e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007f52:	095b      	lsrs	r3, r3, #5
 8007f54:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007f58:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007f5c:	f003 031f 	and.w	r3, r3, #31
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d104      	bne.n	8007f6e <USB_EPStartXfer+0x7ac>
 8007f64:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007f68:	3b01      	subs	r3, #1
 8007f6a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007f6e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007f70:	881b      	ldrh	r3, [r3, #0]
 8007f72:	b29a      	uxth	r2, r3
 8007f74:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007f78:	b29b      	uxth	r3, r3
 8007f7a:	029b      	lsls	r3, r3, #10
 8007f7c:	b29b      	uxth	r3, r3
 8007f7e:	4313      	orrs	r3, r2
 8007f80:	b29b      	uxth	r3, r3
 8007f82:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007f86:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007f8a:	b29a      	uxth	r2, r3
 8007f8c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007f8e:	801a      	strh	r2, [r3, #0]
 8007f90:	e018      	b.n	8007fc4 <USB_EPStartXfer+0x802>
 8007f92:	683b      	ldr	r3, [r7, #0]
 8007f94:	785b      	ldrb	r3, [r3, #1]
 8007f96:	2b01      	cmp	r3, #1
 8007f98:	d114      	bne.n	8007fc4 <USB_EPStartXfer+0x802>
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007fa0:	b29b      	uxth	r3, r3
 8007fa2:	461a      	mov	r2, r3
 8007fa4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007fa6:	4413      	add	r3, r2
 8007fa8:	673b      	str	r3, [r7, #112]	@ 0x70
 8007faa:	683b      	ldr	r3, [r7, #0]
 8007fac:	781b      	ldrb	r3, [r3, #0]
 8007fae:	00da      	lsls	r2, r3, #3
 8007fb0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007fb2:	4413      	add	r3, r2
 8007fb4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007fb8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007fba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007fbe:	b29a      	uxth	r2, r3
 8007fc0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007fc2:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8007fc4:	683b      	ldr	r3, [r7, #0]
 8007fc6:	895b      	ldrh	r3, [r3, #10]
 8007fc8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007fcc:	683b      	ldr	r3, [r7, #0]
 8007fce:	6959      	ldr	r1, [r3, #20]
 8007fd0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007fd4:	b29b      	uxth	r3, r3
 8007fd6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007fda:	6878      	ldr	r0, [r7, #4]
 8007fdc:	f000 faea 	bl	80085b4 <USB_WritePMA>
 8007fe0:	e09e      	b.n	8008120 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007fe2:	683b      	ldr	r3, [r7, #0]
 8007fe4:	785b      	ldrb	r3, [r3, #1]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d16b      	bne.n	80080c2 <USB_EPStartXfer+0x900>
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007ff4:	b29b      	uxth	r3, r3
 8007ff6:	461a      	mov	r2, r3
 8007ff8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007ffa:	4413      	add	r3, r2
 8007ffc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007ffe:	683b      	ldr	r3, [r7, #0]
 8008000:	781b      	ldrb	r3, [r3, #0]
 8008002:	00da      	lsls	r2, r3, #3
 8008004:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008006:	4413      	add	r3, r2
 8008008:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800800c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800800e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008010:	881b      	ldrh	r3, [r3, #0]
 8008012:	b29b      	uxth	r3, r3
 8008014:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008018:	b29a      	uxth	r2, r3
 800801a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800801c:	801a      	strh	r2, [r3, #0]
 800801e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008022:	2b00      	cmp	r3, #0
 8008024:	d10a      	bne.n	800803c <USB_EPStartXfer+0x87a>
 8008026:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008028:	881b      	ldrh	r3, [r3, #0]
 800802a:	b29b      	uxth	r3, r3
 800802c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008030:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008034:	b29a      	uxth	r2, r3
 8008036:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008038:	801a      	strh	r2, [r3, #0]
 800803a:	e063      	b.n	8008104 <USB_EPStartXfer+0x942>
 800803c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008040:	2b3e      	cmp	r3, #62	@ 0x3e
 8008042:	d81c      	bhi.n	800807e <USB_EPStartXfer+0x8bc>
 8008044:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008048:	085b      	lsrs	r3, r3, #1
 800804a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800804e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008052:	f003 0301 	and.w	r3, r3, #1
 8008056:	2b00      	cmp	r3, #0
 8008058:	d004      	beq.n	8008064 <USB_EPStartXfer+0x8a2>
 800805a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800805e:	3301      	adds	r3, #1
 8008060:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008064:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008066:	881b      	ldrh	r3, [r3, #0]
 8008068:	b29a      	uxth	r2, r3
 800806a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800806e:	b29b      	uxth	r3, r3
 8008070:	029b      	lsls	r3, r3, #10
 8008072:	b29b      	uxth	r3, r3
 8008074:	4313      	orrs	r3, r2
 8008076:	b29a      	uxth	r2, r3
 8008078:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800807a:	801a      	strh	r2, [r3, #0]
 800807c:	e042      	b.n	8008104 <USB_EPStartXfer+0x942>
 800807e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008082:	095b      	lsrs	r3, r3, #5
 8008084:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008088:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800808c:	f003 031f 	and.w	r3, r3, #31
 8008090:	2b00      	cmp	r3, #0
 8008092:	d104      	bne.n	800809e <USB_EPStartXfer+0x8dc>
 8008094:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008098:	3b01      	subs	r3, #1
 800809a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800809e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80080a0:	881b      	ldrh	r3, [r3, #0]
 80080a2:	b29a      	uxth	r2, r3
 80080a4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80080a8:	b29b      	uxth	r3, r3
 80080aa:	029b      	lsls	r3, r3, #10
 80080ac:	b29b      	uxth	r3, r3
 80080ae:	4313      	orrs	r3, r2
 80080b0:	b29b      	uxth	r3, r3
 80080b2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80080b6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80080ba:	b29a      	uxth	r2, r3
 80080bc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80080be:	801a      	strh	r2, [r3, #0]
 80080c0:	e020      	b.n	8008104 <USB_EPStartXfer+0x942>
 80080c2:	683b      	ldr	r3, [r7, #0]
 80080c4:	785b      	ldrb	r3, [r3, #1]
 80080c6:	2b01      	cmp	r3, #1
 80080c8:	d11c      	bne.n	8008104 <USB_EPStartXfer+0x942>
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80080d6:	b29b      	uxth	r3, r3
 80080d8:	461a      	mov	r2, r3
 80080da:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80080de:	4413      	add	r3, r2
 80080e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80080e4:	683b      	ldr	r3, [r7, #0]
 80080e6:	781b      	ldrb	r3, [r3, #0]
 80080e8:	00da      	lsls	r2, r3, #3
 80080ea:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80080ee:	4413      	add	r3, r2
 80080f0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80080f4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80080f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80080fc:	b29a      	uxth	r2, r3
 80080fe:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008102:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8008104:	683b      	ldr	r3, [r7, #0]
 8008106:	891b      	ldrh	r3, [r3, #8]
 8008108:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800810c:	683b      	ldr	r3, [r7, #0]
 800810e:	6959      	ldr	r1, [r3, #20]
 8008110:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008114:	b29b      	uxth	r3, r3
 8008116:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800811a:	6878      	ldr	r0, [r7, #4]
 800811c:	f000 fa4a 	bl	80085b4 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8008120:	687a      	ldr	r2, [r7, #4]
 8008122:	683b      	ldr	r3, [r7, #0]
 8008124:	781b      	ldrb	r3, [r3, #0]
 8008126:	009b      	lsls	r3, r3, #2
 8008128:	4413      	add	r3, r2
 800812a:	881b      	ldrh	r3, [r3, #0]
 800812c:	b29b      	uxth	r3, r3
 800812e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008132:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008136:	817b      	strh	r3, [r7, #10]
 8008138:	897b      	ldrh	r3, [r7, #10]
 800813a:	f083 0310 	eor.w	r3, r3, #16
 800813e:	817b      	strh	r3, [r7, #10]
 8008140:	897b      	ldrh	r3, [r7, #10]
 8008142:	f083 0320 	eor.w	r3, r3, #32
 8008146:	817b      	strh	r3, [r7, #10]
 8008148:	687a      	ldr	r2, [r7, #4]
 800814a:	683b      	ldr	r3, [r7, #0]
 800814c:	781b      	ldrb	r3, [r3, #0]
 800814e:	009b      	lsls	r3, r3, #2
 8008150:	441a      	add	r2, r3
 8008152:	897b      	ldrh	r3, [r7, #10]
 8008154:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008158:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800815c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008160:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008164:	b29b      	uxth	r3, r3
 8008166:	8013      	strh	r3, [r2, #0]
 8008168:	e0d5      	b.n	8008316 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800816a:	683b      	ldr	r3, [r7, #0]
 800816c:	7b1b      	ldrb	r3, [r3, #12]
 800816e:	2b00      	cmp	r3, #0
 8008170:	d156      	bne.n	8008220 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 8008172:	683b      	ldr	r3, [r7, #0]
 8008174:	699b      	ldr	r3, [r3, #24]
 8008176:	2b00      	cmp	r3, #0
 8008178:	d122      	bne.n	80081c0 <USB_EPStartXfer+0x9fe>
 800817a:	683b      	ldr	r3, [r7, #0]
 800817c:	78db      	ldrb	r3, [r3, #3]
 800817e:	2b00      	cmp	r3, #0
 8008180:	d11e      	bne.n	80081c0 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 8008182:	687a      	ldr	r2, [r7, #4]
 8008184:	683b      	ldr	r3, [r7, #0]
 8008186:	781b      	ldrb	r3, [r3, #0]
 8008188:	009b      	lsls	r3, r3, #2
 800818a:	4413      	add	r3, r2
 800818c:	881b      	ldrh	r3, [r3, #0]
 800818e:	b29b      	uxth	r3, r3
 8008190:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008194:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008198:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800819c:	687a      	ldr	r2, [r7, #4]
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	781b      	ldrb	r3, [r3, #0]
 80081a2:	009b      	lsls	r3, r3, #2
 80081a4:	441a      	add	r2, r3
 80081a6:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80081aa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80081ae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80081b2:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80081b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80081ba:	b29b      	uxth	r3, r3
 80081bc:	8013      	strh	r3, [r2, #0]
 80081be:	e01d      	b.n	80081fc <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 80081c0:	687a      	ldr	r2, [r7, #4]
 80081c2:	683b      	ldr	r3, [r7, #0]
 80081c4:	781b      	ldrb	r3, [r3, #0]
 80081c6:	009b      	lsls	r3, r3, #2
 80081c8:	4413      	add	r3, r2
 80081ca:	881b      	ldrh	r3, [r3, #0]
 80081cc:	b29b      	uxth	r3, r3
 80081ce:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80081d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80081d6:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 80081da:	687a      	ldr	r2, [r7, #4]
 80081dc:	683b      	ldr	r3, [r7, #0]
 80081de:	781b      	ldrb	r3, [r3, #0]
 80081e0:	009b      	lsls	r3, r3, #2
 80081e2:	441a      	add	r2, r3
 80081e4:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 80081e8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80081ec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80081f0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80081f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80081f8:	b29b      	uxth	r3, r3
 80081fa:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 80081fc:	683b      	ldr	r3, [r7, #0]
 80081fe:	699a      	ldr	r2, [r3, #24]
 8008200:	683b      	ldr	r3, [r7, #0]
 8008202:	691b      	ldr	r3, [r3, #16]
 8008204:	429a      	cmp	r2, r3
 8008206:	d907      	bls.n	8008218 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 8008208:	683b      	ldr	r3, [r7, #0]
 800820a:	699a      	ldr	r2, [r3, #24]
 800820c:	683b      	ldr	r3, [r7, #0]
 800820e:	691b      	ldr	r3, [r3, #16]
 8008210:	1ad2      	subs	r2, r2, r3
 8008212:	683b      	ldr	r3, [r7, #0]
 8008214:	619a      	str	r2, [r3, #24]
 8008216:	e054      	b.n	80082c2 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	2200      	movs	r2, #0
 800821c:	619a      	str	r2, [r3, #24]
 800821e:	e050      	b.n	80082c2 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8008220:	683b      	ldr	r3, [r7, #0]
 8008222:	78db      	ldrb	r3, [r3, #3]
 8008224:	2b02      	cmp	r3, #2
 8008226:	d142      	bne.n	80082ae <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8008228:	683b      	ldr	r3, [r7, #0]
 800822a:	69db      	ldr	r3, [r3, #28]
 800822c:	2b00      	cmp	r3, #0
 800822e:	d048      	beq.n	80082c2 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8008230:	687a      	ldr	r2, [r7, #4]
 8008232:	683b      	ldr	r3, [r7, #0]
 8008234:	781b      	ldrb	r3, [r3, #0]
 8008236:	009b      	lsls	r3, r3, #2
 8008238:	4413      	add	r3, r2
 800823a:	881b      	ldrh	r3, [r3, #0]
 800823c:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8008240:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8008244:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008248:	2b00      	cmp	r3, #0
 800824a:	d005      	beq.n	8008258 <USB_EPStartXfer+0xa96>
 800824c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8008250:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008254:	2b00      	cmp	r3, #0
 8008256:	d10b      	bne.n	8008270 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8008258:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800825c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8008260:	2b00      	cmp	r3, #0
 8008262:	d12e      	bne.n	80082c2 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8008264:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8008268:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800826c:	2b00      	cmp	r3, #0
 800826e:	d128      	bne.n	80082c2 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8008270:	687a      	ldr	r2, [r7, #4]
 8008272:	683b      	ldr	r3, [r7, #0]
 8008274:	781b      	ldrb	r3, [r3, #0]
 8008276:	009b      	lsls	r3, r3, #2
 8008278:	4413      	add	r3, r2
 800827a:	881b      	ldrh	r3, [r3, #0]
 800827c:	b29b      	uxth	r3, r3
 800827e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008282:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008286:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800828a:	687a      	ldr	r2, [r7, #4]
 800828c:	683b      	ldr	r3, [r7, #0]
 800828e:	781b      	ldrb	r3, [r3, #0]
 8008290:	009b      	lsls	r3, r3, #2
 8008292:	441a      	add	r2, r3
 8008294:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8008298:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800829c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80082a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80082a4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80082a8:	b29b      	uxth	r3, r3
 80082aa:	8013      	strh	r3, [r2, #0]
 80082ac:	e009      	b.n	80082c2 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 80082ae:	683b      	ldr	r3, [r7, #0]
 80082b0:	78db      	ldrb	r3, [r3, #3]
 80082b2:	2b01      	cmp	r3, #1
 80082b4:	d103      	bne.n	80082be <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 80082b6:	683b      	ldr	r3, [r7, #0]
 80082b8:	2200      	movs	r2, #0
 80082ba:	619a      	str	r2, [r3, #24]
 80082bc:	e001      	b.n	80082c2 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 80082be:	2301      	movs	r3, #1
 80082c0:	e02a      	b.n	8008318 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80082c2:	687a      	ldr	r2, [r7, #4]
 80082c4:	683b      	ldr	r3, [r7, #0]
 80082c6:	781b      	ldrb	r3, [r3, #0]
 80082c8:	009b      	lsls	r3, r3, #2
 80082ca:	4413      	add	r3, r2
 80082cc:	881b      	ldrh	r3, [r3, #0]
 80082ce:	b29b      	uxth	r3, r3
 80082d0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80082d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80082d8:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80082dc:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80082e0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80082e4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80082e8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80082ec:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80082f0:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80082f4:	687a      	ldr	r2, [r7, #4]
 80082f6:	683b      	ldr	r3, [r7, #0]
 80082f8:	781b      	ldrb	r3, [r3, #0]
 80082fa:	009b      	lsls	r3, r3, #2
 80082fc:	441a      	add	r2, r3
 80082fe:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008302:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008306:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800830a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800830e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008312:	b29b      	uxth	r3, r3
 8008314:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8008316:	2300      	movs	r3, #0
}
 8008318:	4618      	mov	r0, r3
 800831a:	37b0      	adds	r7, #176	@ 0xb0
 800831c:	46bd      	mov	sp, r7
 800831e:	bd80      	pop	{r7, pc}

08008320 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008320:	b480      	push	{r7}
 8008322:	b085      	sub	sp, #20
 8008324:	af00      	add	r7, sp, #0
 8008326:	6078      	str	r0, [r7, #4]
 8008328:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800832a:	683b      	ldr	r3, [r7, #0]
 800832c:	785b      	ldrb	r3, [r3, #1]
 800832e:	2b00      	cmp	r3, #0
 8008330:	d020      	beq.n	8008374 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8008332:	687a      	ldr	r2, [r7, #4]
 8008334:	683b      	ldr	r3, [r7, #0]
 8008336:	781b      	ldrb	r3, [r3, #0]
 8008338:	009b      	lsls	r3, r3, #2
 800833a:	4413      	add	r3, r2
 800833c:	881b      	ldrh	r3, [r3, #0]
 800833e:	b29b      	uxth	r3, r3
 8008340:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008344:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008348:	81bb      	strh	r3, [r7, #12]
 800834a:	89bb      	ldrh	r3, [r7, #12]
 800834c:	f083 0310 	eor.w	r3, r3, #16
 8008350:	81bb      	strh	r3, [r7, #12]
 8008352:	687a      	ldr	r2, [r7, #4]
 8008354:	683b      	ldr	r3, [r7, #0]
 8008356:	781b      	ldrb	r3, [r3, #0]
 8008358:	009b      	lsls	r3, r3, #2
 800835a:	441a      	add	r2, r3
 800835c:	89bb      	ldrh	r3, [r7, #12]
 800835e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008362:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008366:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800836a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800836e:	b29b      	uxth	r3, r3
 8008370:	8013      	strh	r3, [r2, #0]
 8008372:	e01f      	b.n	80083b4 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8008374:	687a      	ldr	r2, [r7, #4]
 8008376:	683b      	ldr	r3, [r7, #0]
 8008378:	781b      	ldrb	r3, [r3, #0]
 800837a:	009b      	lsls	r3, r3, #2
 800837c:	4413      	add	r3, r2
 800837e:	881b      	ldrh	r3, [r3, #0]
 8008380:	b29b      	uxth	r3, r3
 8008382:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008386:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800838a:	81fb      	strh	r3, [r7, #14]
 800838c:	89fb      	ldrh	r3, [r7, #14]
 800838e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008392:	81fb      	strh	r3, [r7, #14]
 8008394:	687a      	ldr	r2, [r7, #4]
 8008396:	683b      	ldr	r3, [r7, #0]
 8008398:	781b      	ldrb	r3, [r3, #0]
 800839a:	009b      	lsls	r3, r3, #2
 800839c:	441a      	add	r2, r3
 800839e:	89fb      	ldrh	r3, [r7, #14]
 80083a0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80083a4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80083a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80083ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80083b0:	b29b      	uxth	r3, r3
 80083b2:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80083b4:	2300      	movs	r3, #0
}
 80083b6:	4618      	mov	r0, r3
 80083b8:	3714      	adds	r7, #20
 80083ba:	46bd      	mov	sp, r7
 80083bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c0:	4770      	bx	lr

080083c2 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80083c2:	b480      	push	{r7}
 80083c4:	b087      	sub	sp, #28
 80083c6:	af00      	add	r7, sp, #0
 80083c8:	6078      	str	r0, [r7, #4]
 80083ca:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80083cc:	683b      	ldr	r3, [r7, #0]
 80083ce:	785b      	ldrb	r3, [r3, #1]
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d04c      	beq.n	800846e <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80083d4:	687a      	ldr	r2, [r7, #4]
 80083d6:	683b      	ldr	r3, [r7, #0]
 80083d8:	781b      	ldrb	r3, [r3, #0]
 80083da:	009b      	lsls	r3, r3, #2
 80083dc:	4413      	add	r3, r2
 80083de:	881b      	ldrh	r3, [r3, #0]
 80083e0:	823b      	strh	r3, [r7, #16]
 80083e2:	8a3b      	ldrh	r3, [r7, #16]
 80083e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d01b      	beq.n	8008424 <USB_EPClearStall+0x62>
 80083ec:	687a      	ldr	r2, [r7, #4]
 80083ee:	683b      	ldr	r3, [r7, #0]
 80083f0:	781b      	ldrb	r3, [r3, #0]
 80083f2:	009b      	lsls	r3, r3, #2
 80083f4:	4413      	add	r3, r2
 80083f6:	881b      	ldrh	r3, [r3, #0]
 80083f8:	b29b      	uxth	r3, r3
 80083fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80083fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008402:	81fb      	strh	r3, [r7, #14]
 8008404:	687a      	ldr	r2, [r7, #4]
 8008406:	683b      	ldr	r3, [r7, #0]
 8008408:	781b      	ldrb	r3, [r3, #0]
 800840a:	009b      	lsls	r3, r3, #2
 800840c:	441a      	add	r2, r3
 800840e:	89fb      	ldrh	r3, [r7, #14]
 8008410:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008414:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008418:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800841c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008420:	b29b      	uxth	r3, r3
 8008422:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8008424:	683b      	ldr	r3, [r7, #0]
 8008426:	78db      	ldrb	r3, [r3, #3]
 8008428:	2b01      	cmp	r3, #1
 800842a:	d06c      	beq.n	8008506 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800842c:	687a      	ldr	r2, [r7, #4]
 800842e:	683b      	ldr	r3, [r7, #0]
 8008430:	781b      	ldrb	r3, [r3, #0]
 8008432:	009b      	lsls	r3, r3, #2
 8008434:	4413      	add	r3, r2
 8008436:	881b      	ldrh	r3, [r3, #0]
 8008438:	b29b      	uxth	r3, r3
 800843a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800843e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008442:	81bb      	strh	r3, [r7, #12]
 8008444:	89bb      	ldrh	r3, [r7, #12]
 8008446:	f083 0320 	eor.w	r3, r3, #32
 800844a:	81bb      	strh	r3, [r7, #12]
 800844c:	687a      	ldr	r2, [r7, #4]
 800844e:	683b      	ldr	r3, [r7, #0]
 8008450:	781b      	ldrb	r3, [r3, #0]
 8008452:	009b      	lsls	r3, r3, #2
 8008454:	441a      	add	r2, r3
 8008456:	89bb      	ldrh	r3, [r7, #12]
 8008458:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800845c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008460:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008464:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008468:	b29b      	uxth	r3, r3
 800846a:	8013      	strh	r3, [r2, #0]
 800846c:	e04b      	b.n	8008506 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800846e:	687a      	ldr	r2, [r7, #4]
 8008470:	683b      	ldr	r3, [r7, #0]
 8008472:	781b      	ldrb	r3, [r3, #0]
 8008474:	009b      	lsls	r3, r3, #2
 8008476:	4413      	add	r3, r2
 8008478:	881b      	ldrh	r3, [r3, #0]
 800847a:	82fb      	strh	r3, [r7, #22]
 800847c:	8afb      	ldrh	r3, [r7, #22]
 800847e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008482:	2b00      	cmp	r3, #0
 8008484:	d01b      	beq.n	80084be <USB_EPClearStall+0xfc>
 8008486:	687a      	ldr	r2, [r7, #4]
 8008488:	683b      	ldr	r3, [r7, #0]
 800848a:	781b      	ldrb	r3, [r3, #0]
 800848c:	009b      	lsls	r3, r3, #2
 800848e:	4413      	add	r3, r2
 8008490:	881b      	ldrh	r3, [r3, #0]
 8008492:	b29b      	uxth	r3, r3
 8008494:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008498:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800849c:	82bb      	strh	r3, [r7, #20]
 800849e:	687a      	ldr	r2, [r7, #4]
 80084a0:	683b      	ldr	r3, [r7, #0]
 80084a2:	781b      	ldrb	r3, [r3, #0]
 80084a4:	009b      	lsls	r3, r3, #2
 80084a6:	441a      	add	r2, r3
 80084a8:	8abb      	ldrh	r3, [r7, #20]
 80084aa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80084ae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80084b2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80084b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80084ba:	b29b      	uxth	r3, r3
 80084bc:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80084be:	687a      	ldr	r2, [r7, #4]
 80084c0:	683b      	ldr	r3, [r7, #0]
 80084c2:	781b      	ldrb	r3, [r3, #0]
 80084c4:	009b      	lsls	r3, r3, #2
 80084c6:	4413      	add	r3, r2
 80084c8:	881b      	ldrh	r3, [r3, #0]
 80084ca:	b29b      	uxth	r3, r3
 80084cc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80084d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80084d4:	827b      	strh	r3, [r7, #18]
 80084d6:	8a7b      	ldrh	r3, [r7, #18]
 80084d8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80084dc:	827b      	strh	r3, [r7, #18]
 80084de:	8a7b      	ldrh	r3, [r7, #18]
 80084e0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80084e4:	827b      	strh	r3, [r7, #18]
 80084e6:	687a      	ldr	r2, [r7, #4]
 80084e8:	683b      	ldr	r3, [r7, #0]
 80084ea:	781b      	ldrb	r3, [r3, #0]
 80084ec:	009b      	lsls	r3, r3, #2
 80084ee:	441a      	add	r2, r3
 80084f0:	8a7b      	ldrh	r3, [r7, #18]
 80084f2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80084f6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80084fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80084fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008502:	b29b      	uxth	r3, r3
 8008504:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8008506:	2300      	movs	r3, #0
}
 8008508:	4618      	mov	r0, r3
 800850a:	371c      	adds	r7, #28
 800850c:	46bd      	mov	sp, r7
 800850e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008512:	4770      	bx	lr

08008514 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8008514:	b480      	push	{r7}
 8008516:	b083      	sub	sp, #12
 8008518:	af00      	add	r7, sp, #0
 800851a:	6078      	str	r0, [r7, #4]
 800851c:	460b      	mov	r3, r1
 800851e:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8008520:	78fb      	ldrb	r3, [r7, #3]
 8008522:	2b00      	cmp	r3, #0
 8008524:	d103      	bne.n	800852e <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	2280      	movs	r2, #128	@ 0x80
 800852a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800852e:	2300      	movs	r3, #0
}
 8008530:	4618      	mov	r0, r3
 8008532:	370c      	adds	r7, #12
 8008534:	46bd      	mov	sp, r7
 8008536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853a:	4770      	bx	lr

0800853c <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800853c:	b480      	push	{r7}
 800853e:	b083      	sub	sp, #12
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800854a:	b29b      	uxth	r3, r3
 800854c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008550:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008554:	b29a      	uxth	r2, r3
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800855c:	2300      	movs	r3, #0
}
 800855e:	4618      	mov	r0, r3
 8008560:	370c      	adds	r7, #12
 8008562:	46bd      	mov	sp, r7
 8008564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008568:	4770      	bx	lr

0800856a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 800856a:	b480      	push	{r7}
 800856c:	b083      	sub	sp, #12
 800856e:	af00      	add	r7, sp, #0
 8008570:	6078      	str	r0, [r7, #4]
  /* Disable DP Pull-Up bit to disconnect the Internal PU resistor on USB DP line */
  USBx->BCDR &= (uint16_t)(~(USB_BCDR_DPPU));
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008578:	b29b      	uxth	r3, r3
 800857a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800857e:	b29a      	uxth	r2, r3
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8008586:	2300      	movs	r3, #0
}
 8008588:	4618      	mov	r0, r3
 800858a:	370c      	adds	r7, #12
 800858c:	46bd      	mov	sp, r7
 800858e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008592:	4770      	bx	lr

08008594 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8008594:	b480      	push	{r7}
 8008596:	b085      	sub	sp, #20
 8008598:	af00      	add	r7, sp, #0
 800859a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80085a2:	b29b      	uxth	r3, r3
 80085a4:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 80085a6:	68fb      	ldr	r3, [r7, #12]
}
 80085a8:	4618      	mov	r0, r3
 80085aa:	3714      	adds	r7, #20
 80085ac:	46bd      	mov	sp, r7
 80085ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b2:	4770      	bx	lr

080085b4 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80085b4:	b480      	push	{r7}
 80085b6:	b08b      	sub	sp, #44	@ 0x2c
 80085b8:	af00      	add	r7, sp, #0
 80085ba:	60f8      	str	r0, [r7, #12]
 80085bc:	60b9      	str	r1, [r7, #8]
 80085be:	4611      	mov	r1, r2
 80085c0:	461a      	mov	r2, r3
 80085c2:	460b      	mov	r3, r1
 80085c4:	80fb      	strh	r3, [r7, #6]
 80085c6:	4613      	mov	r3, r2
 80085c8:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 80085ca:	88bb      	ldrh	r3, [r7, #4]
 80085cc:	3301      	adds	r3, #1
 80085ce:	085b      	lsrs	r3, r3, #1
 80085d0:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80085d6:	68bb      	ldr	r3, [r7, #8]
 80085d8:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80085da:	88fa      	ldrh	r2, [r7, #6]
 80085dc:	697b      	ldr	r3, [r7, #20]
 80085de:	4413      	add	r3, r2
 80085e0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80085e4:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80085e6:	69bb      	ldr	r3, [r7, #24]
 80085e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80085ea:	e01c      	b.n	8008626 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 80085ec:	69fb      	ldr	r3, [r7, #28]
 80085ee:	781b      	ldrb	r3, [r3, #0]
 80085f0:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 80085f2:	69fb      	ldr	r3, [r7, #28]
 80085f4:	3301      	adds	r3, #1
 80085f6:	781b      	ldrb	r3, [r3, #0]
 80085f8:	b21b      	sxth	r3, r3
 80085fa:	021b      	lsls	r3, r3, #8
 80085fc:	b21a      	sxth	r2, r3
 80085fe:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008602:	4313      	orrs	r3, r2
 8008604:	b21b      	sxth	r3, r3
 8008606:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8008608:	6a3b      	ldr	r3, [r7, #32]
 800860a:	8a7a      	ldrh	r2, [r7, #18]
 800860c:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800860e:	6a3b      	ldr	r3, [r7, #32]
 8008610:	3302      	adds	r3, #2
 8008612:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8008614:	69fb      	ldr	r3, [r7, #28]
 8008616:	3301      	adds	r3, #1
 8008618:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800861a:	69fb      	ldr	r3, [r7, #28]
 800861c:	3301      	adds	r3, #1
 800861e:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8008620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008622:	3b01      	subs	r3, #1
 8008624:	627b      	str	r3, [r7, #36]	@ 0x24
 8008626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008628:	2b00      	cmp	r3, #0
 800862a:	d1df      	bne.n	80085ec <USB_WritePMA+0x38>
  }
}
 800862c:	bf00      	nop
 800862e:	bf00      	nop
 8008630:	372c      	adds	r7, #44	@ 0x2c
 8008632:	46bd      	mov	sp, r7
 8008634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008638:	4770      	bx	lr

0800863a <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800863a:	b480      	push	{r7}
 800863c:	b08b      	sub	sp, #44	@ 0x2c
 800863e:	af00      	add	r7, sp, #0
 8008640:	60f8      	str	r0, [r7, #12]
 8008642:	60b9      	str	r1, [r7, #8]
 8008644:	4611      	mov	r1, r2
 8008646:	461a      	mov	r2, r3
 8008648:	460b      	mov	r3, r1
 800864a:	80fb      	strh	r3, [r7, #6]
 800864c:	4613      	mov	r3, r2
 800864e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8008650:	88bb      	ldrh	r3, [r7, #4]
 8008652:	085b      	lsrs	r3, r3, #1
 8008654:	b29b      	uxth	r3, r3
 8008656:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800865c:	68bb      	ldr	r3, [r7, #8]
 800865e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008660:	88fa      	ldrh	r2, [r7, #6]
 8008662:	697b      	ldr	r3, [r7, #20]
 8008664:	4413      	add	r3, r2
 8008666:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800866a:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800866c:	69bb      	ldr	r3, [r7, #24]
 800866e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008670:	e018      	b.n	80086a4 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8008672:	6a3b      	ldr	r3, [r7, #32]
 8008674:	881b      	ldrh	r3, [r3, #0]
 8008676:	b29b      	uxth	r3, r3
 8008678:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800867a:	6a3b      	ldr	r3, [r7, #32]
 800867c:	3302      	adds	r3, #2
 800867e:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8008680:	693b      	ldr	r3, [r7, #16]
 8008682:	b2da      	uxtb	r2, r3
 8008684:	69fb      	ldr	r3, [r7, #28]
 8008686:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008688:	69fb      	ldr	r3, [r7, #28]
 800868a:	3301      	adds	r3, #1
 800868c:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800868e:	693b      	ldr	r3, [r7, #16]
 8008690:	0a1b      	lsrs	r3, r3, #8
 8008692:	b2da      	uxtb	r2, r3
 8008694:	69fb      	ldr	r3, [r7, #28]
 8008696:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008698:	69fb      	ldr	r3, [r7, #28]
 800869a:	3301      	adds	r3, #1
 800869c:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800869e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086a0:	3b01      	subs	r3, #1
 80086a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80086a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d1e3      	bne.n	8008672 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 80086aa:	88bb      	ldrh	r3, [r7, #4]
 80086ac:	f003 0301 	and.w	r3, r3, #1
 80086b0:	b29b      	uxth	r3, r3
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d007      	beq.n	80086c6 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 80086b6:	6a3b      	ldr	r3, [r7, #32]
 80086b8:	881b      	ldrh	r3, [r3, #0]
 80086ba:	b29b      	uxth	r3, r3
 80086bc:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80086be:	693b      	ldr	r3, [r7, #16]
 80086c0:	b2da      	uxtb	r2, r3
 80086c2:	69fb      	ldr	r3, [r7, #28]
 80086c4:	701a      	strb	r2, [r3, #0]
  }
}
 80086c6:	bf00      	nop
 80086c8:	372c      	adds	r7, #44	@ 0x2c
 80086ca:	46bd      	mov	sp, r7
 80086cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d0:	4770      	bx	lr
	...

080086d4 <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 80086d4:	b580      	push	{r7, lr}
 80086d6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/
  if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 80086d8:	4907      	ldr	r1, [pc, #28]	@ (80086f8 <MX_FATFS_Init+0x24>)
 80086da:	4808      	ldr	r0, [pc, #32]	@ (80086fc <MX_FATFS_Init+0x28>)
 80086dc:	f006 fb04 	bl	800ece8 <FATFS_LinkDriver>
 80086e0:	4603      	mov	r3, r0
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d002      	beq.n	80086ec <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 80086e6:	f04f 33ff 	mov.w	r3, #4294967295
 80086ea:	e003      	b.n	80086f4 <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 80086ec:	4b04      	ldr	r3, [pc, #16]	@ (8008700 <MX_FATFS_Init+0x2c>)
 80086ee:	2201      	movs	r2, #1
 80086f0:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 80086f2:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 80086f4:	4618      	mov	r0, r3
 80086f6:	bd80      	pop	{r7, pc}
 80086f8:	20000504 	.word	0x20000504
 80086fc:	20000014 	.word	0x20000014
 8008700:	20000508 	.word	0x20000508

08008704 <get_fattime>:
  * @brief  Gets Time from RTC (generated when FS_NORTC==0; see ff.c)
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8008704:	b480      	push	{r7}
 8008706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8008708:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800870a:	4618      	mov	r0, r3
 800870c:	46bd      	mov	sp, r7
 800870e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008712:	4770      	bx	lr

08008714 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8008714:	b480      	push	{r7}
 8008716:	b083      	sub	sp, #12
 8008718:	af00      	add	r7, sp, #0
 800871a:	4603      	mov	r3, r0
 800871c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	  Stat = 0; // Označ disk ako pripravený
 800871e:	4b06      	ldr	r3, [pc, #24]	@ (8008738 <USER_initialize+0x24>)
 8008720:	2200      	movs	r2, #0
 8008722:	701a      	strb	r2, [r3, #0]
	  return Stat;
 8008724:	4b04      	ldr	r3, [pc, #16]	@ (8008738 <USER_initialize+0x24>)
 8008726:	781b      	ldrb	r3, [r3, #0]
 8008728:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800872a:	4618      	mov	r0, r3
 800872c:	370c      	adds	r7, #12
 800872e:	46bd      	mov	sp, r7
 8008730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008734:	4770      	bx	lr
 8008736:	bf00      	nop
 8008738:	20000011 	.word	0x20000011

0800873c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800873c:	b480      	push	{r7}
 800873e:	b083      	sub	sp, #12
 8008740:	af00      	add	r7, sp, #0
 8008742:	4603      	mov	r3, r0
 8008744:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    return Stat;
 8008746:	4b04      	ldr	r3, [pc, #16]	@ (8008758 <USER_status+0x1c>)
 8008748:	781b      	ldrb	r3, [r3, #0]
 800874a:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800874c:	4618      	mov	r0, r3
 800874e:	370c      	adds	r7, #12
 8008750:	46bd      	mov	sp, r7
 8008752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008756:	4770      	bx	lr
 8008758:	20000011 	.word	0x20000011

0800875c <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800875c:	b580      	push	{r7, lr}
 800875e:	b084      	sub	sp, #16
 8008760:	af00      	add	r7, sp, #0
 8008762:	60b9      	str	r1, [r7, #8]
 8008764:	607a      	str	r2, [r7, #4]
 8008766:	603b      	str	r3, [r7, #0]
 8008768:	4603      	mov	r3, r0
 800876a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	////chat urava////
	if (sector + count > NUM_SECTORS) return RES_PARERR;
 800876c:	687a      	ldr	r2, [r7, #4]
 800876e:	683b      	ldr	r3, [r7, #0]
 8008770:	4413      	add	r3, r2
 8008772:	2b80      	cmp	r3, #128	@ 0x80
 8008774:	d901      	bls.n	800877a <USER_read+0x1e>
 8008776:	2304      	movs	r3, #4
 8008778:	e00a      	b.n	8008790 <USER_read+0x34>
	memcpy(buff, &ram_disk[sector * SECTOR_SIZE], count * SECTOR_SIZE);
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	025b      	lsls	r3, r3, #9
 800877e:	4a06      	ldr	r2, [pc, #24]	@ (8008798 <USER_read+0x3c>)
 8008780:	1899      	adds	r1, r3, r2
 8008782:	683b      	ldr	r3, [r7, #0]
 8008784:	025b      	lsls	r3, r3, #9
 8008786:	461a      	mov	r2, r3
 8008788:	68b8      	ldr	r0, [r7, #8]
 800878a:	f007 fc29 	bl	800ffe0 <memcpy>
	return RES_OK;
 800878e:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 8008790:	4618      	mov	r0, r3
 8008792:	3710      	adds	r7, #16
 8008794:	46bd      	mov	sp, r7
 8008796:	bd80      	pop	{r7, pc}
 8008798:	2000050c 	.word	0x2000050c

0800879c <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800879c:	b580      	push	{r7, lr}
 800879e:	b084      	sub	sp, #16
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	60b9      	str	r1, [r7, #8]
 80087a4:	607a      	str	r2, [r7, #4]
 80087a6:	603b      	str	r3, [r7, #0]
 80087a8:	4603      	mov	r3, r0
 80087aa:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	///chatgpt uprava
	if (sector + count > NUM_SECTORS) return RES_PARERR;
 80087ac:	687a      	ldr	r2, [r7, #4]
 80087ae:	683b      	ldr	r3, [r7, #0]
 80087b0:	4413      	add	r3, r2
 80087b2:	2b80      	cmp	r3, #128	@ 0x80
 80087b4:	d901      	bls.n	80087ba <USER_write+0x1e>
 80087b6:	2304      	movs	r3, #4
 80087b8:	e00a      	b.n	80087d0 <USER_write+0x34>
	memcpy(&ram_disk[sector * SECTOR_SIZE], buff, count * SECTOR_SIZE);
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	025b      	lsls	r3, r3, #9
 80087be:	4a06      	ldr	r2, [pc, #24]	@ (80087d8 <USER_write+0x3c>)
 80087c0:	1898      	adds	r0, r3, r2
 80087c2:	683b      	ldr	r3, [r7, #0]
 80087c4:	025b      	lsls	r3, r3, #9
 80087c6:	461a      	mov	r2, r3
 80087c8:	68b9      	ldr	r1, [r7, #8]
 80087ca:	f007 fc09 	bl	800ffe0 <memcpy>
	return RES_OK;
 80087ce:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 80087d0:	4618      	mov	r0, r3
 80087d2:	3710      	adds	r7, #16
 80087d4:	46bd      	mov	sp, r7
 80087d6:	bd80      	pop	{r7, pc}
 80087d8:	2000050c 	.word	0x2000050c

080087dc <USER_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT USER_ioctl (BYTE pdrv, BYTE cmd, void *buff)
{
 80087dc:	b480      	push	{r7}
 80087de:	b083      	sub	sp, #12
 80087e0:	af00      	add	r7, sp, #0
 80087e2:	4603      	mov	r3, r0
 80087e4:	603a      	str	r2, [r7, #0]
 80087e6:	71fb      	strb	r3, [r7, #7]
 80087e8:	460b      	mov	r3, r1
 80087ea:	71bb      	strb	r3, [r7, #6]
    switch (cmd) {
 80087ec:	79bb      	ldrb	r3, [r7, #6]
 80087ee:	2b03      	cmp	r3, #3
 80087f0:	d81c      	bhi.n	800882c <USER_ioctl+0x50>
 80087f2:	a201      	add	r2, pc, #4	@ (adr r2, 80087f8 <USER_ioctl+0x1c>)
 80087f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087f8:	08008809 	.word	0x08008809
 80087fc:	0800880d 	.word	0x0800880d
 8008800:	08008817 	.word	0x08008817
 8008804:	08008823 	.word	0x08008823
    case CTRL_SYNC:
        return RES_OK; // nič neflushujeme, RAM je „okamžitá“
 8008808:	2300      	movs	r3, #0
 800880a:	e010      	b.n	800882e <USER_ioctl+0x52>

    case GET_SECTOR_COUNT:    // total LBA count (DWORD*)
        *(DWORD*)buff = (DWORD)NUM_SECTORS;
 800880c:	683b      	ldr	r3, [r7, #0]
 800880e:	2280      	movs	r2, #128	@ 0x80
 8008810:	601a      	str	r2, [r3, #0]
        return RES_OK;
 8008812:	2300      	movs	r3, #0
 8008814:	e00b      	b.n	800882e <USER_ioctl+0x52>

    case GET_SECTOR_SIZE:     // sector size (WORD*)
        *(WORD*)buff = (WORD)SECTOR_SIZE;
 8008816:	683b      	ldr	r3, [r7, #0]
 8008818:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800881c:	801a      	strh	r2, [r3, #0]
        return RES_OK;
 800881e:	2300      	movs	r3, #0
 8008820:	e005      	b.n	800882e <USER_ioctl+0x52>

    case GET_BLOCK_SIZE:      // erase block in sectors (DWORD*)
        *(DWORD*)buff = 1;    // RAM nemá mazané bloky
 8008822:	683b      	ldr	r3, [r7, #0]
 8008824:	2201      	movs	r2, #1
 8008826:	601a      	str	r2, [r3, #0]
        return RES_OK;
 8008828:	2300      	movs	r3, #0
 800882a:	e000      	b.n	800882e <USER_ioctl+0x52>

    default:
        return RES_PARERR;
 800882c:	2304      	movs	r3, #4
    }
}
 800882e:	4618      	mov	r0, r3
 8008830:	370c      	adds	r7, #12
 8008832:	46bd      	mov	sp, r7
 8008834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008838:	4770      	bx	lr
 800883a:	bf00      	nop

0800883c <USBD_MSC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800883c:	b580      	push	{r7, lr}
 800883e:	b084      	sub	sp, #16
 8008840:	af00      	add	r7, sp, #0
 8008842:	6078      	str	r0, [r7, #4]
 8008844:	460b      	mov	r3, r1
 8008846:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_MSC_BOT_HandleTypeDef *hmsc;

  hmsc = (USBD_MSC_BOT_HandleTypeDef *)USBD_malloc(sizeof(USBD_MSC_BOT_HandleTypeDef));
 8008848:	f44f 701d 	mov.w	r0, #628	@ 0x274
 800884c:	f007 fb14 	bl	800fe78 <USBD_static_malloc>
 8008850:	60f8      	str	r0, [r7, #12]

  if (hmsc == NULL)
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	2b00      	cmp	r3, #0
 8008856:	d109      	bne.n	800886c <USBD_MSC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	32b0      	adds	r2, #176	@ 0xb0
 8008862:	2100      	movs	r1, #0
 8008864:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8008868:	2302      	movs	r3, #2
 800886a:	e06e      	b.n	800894a <USBD_MSC_Init+0x10e>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)hmsc;
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	32b0      	adds	r2, #176	@ 0xb0
 8008876:	68f9      	ldr	r1, [r7, #12]
 8008878:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	32b0      	adds	r2, #176	@ 0xb0
 8008886:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	7c1b      	ldrb	r3, [r3, #16]
 8008894:	2b00      	cmp	r3, #0
 8008896:	d12b      	bne.n	80088f0 <USBD_MSC_Init+0xb4>
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSCOutEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 8008898:	4b2e      	ldr	r3, [pc, #184]	@ (8008954 <USBD_MSC_Init+0x118>)
 800889a:	7819      	ldrb	r1, [r3, #0]
 800889c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80088a0:	2202      	movs	r2, #2
 80088a2:	6878      	ldr	r0, [r7, #4]
 80088a4:	f007 f970 	bl	800fb88 <USBD_LL_OpenEP>
    pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 1U;
 80088a8:	4b2a      	ldr	r3, [pc, #168]	@ (8008954 <USBD_MSC_Init+0x118>)
 80088aa:	781b      	ldrb	r3, [r3, #0]
 80088ac:	f003 020f 	and.w	r2, r3, #15
 80088b0:	6879      	ldr	r1, [r7, #4]
 80088b2:	4613      	mov	r3, r2
 80088b4:	009b      	lsls	r3, r3, #2
 80088b6:	4413      	add	r3, r2
 80088b8:	009b      	lsls	r3, r3, #2
 80088ba:	440b      	add	r3, r1
 80088bc:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80088c0:	2201      	movs	r2, #1
 80088c2:	801a      	strh	r2, [r3, #0]

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSCInEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 80088c4:	4b24      	ldr	r3, [pc, #144]	@ (8008958 <USBD_MSC_Init+0x11c>)
 80088c6:	7819      	ldrb	r1, [r3, #0]
 80088c8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80088cc:	2202      	movs	r2, #2
 80088ce:	6878      	ldr	r0, [r7, #4]
 80088d0:	f007 f95a 	bl	800fb88 <USBD_LL_OpenEP>
    pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 1U;
 80088d4:	4b20      	ldr	r3, [pc, #128]	@ (8008958 <USBD_MSC_Init+0x11c>)
 80088d6:	781b      	ldrb	r3, [r3, #0]
 80088d8:	f003 020f 	and.w	r2, r3, #15
 80088dc:	6879      	ldr	r1, [r7, #4]
 80088de:	4613      	mov	r3, r2
 80088e0:	009b      	lsls	r3, r3, #2
 80088e2:	4413      	add	r3, r2
 80088e4:	009b      	lsls	r3, r3, #2
 80088e6:	440b      	add	r3, r1
 80088e8:	3324      	adds	r3, #36	@ 0x24
 80088ea:	2201      	movs	r2, #1
 80088ec:	801a      	strh	r2, [r3, #0]
 80088ee:	e028      	b.n	8008942 <USBD_MSC_Init+0x106>
  }
  else
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSCOutEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 80088f0:	4b18      	ldr	r3, [pc, #96]	@ (8008954 <USBD_MSC_Init+0x118>)
 80088f2:	7819      	ldrb	r1, [r3, #0]
 80088f4:	2340      	movs	r3, #64	@ 0x40
 80088f6:	2202      	movs	r2, #2
 80088f8:	6878      	ldr	r0, [r7, #4]
 80088fa:	f007 f945 	bl	800fb88 <USBD_LL_OpenEP>
    pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 1U;
 80088fe:	4b15      	ldr	r3, [pc, #84]	@ (8008954 <USBD_MSC_Init+0x118>)
 8008900:	781b      	ldrb	r3, [r3, #0]
 8008902:	f003 020f 	and.w	r2, r3, #15
 8008906:	6879      	ldr	r1, [r7, #4]
 8008908:	4613      	mov	r3, r2
 800890a:	009b      	lsls	r3, r3, #2
 800890c:	4413      	add	r3, r2
 800890e:	009b      	lsls	r3, r3, #2
 8008910:	440b      	add	r3, r1
 8008912:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008916:	2201      	movs	r2, #1
 8008918:	801a      	strh	r2, [r3, #0]

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSCInEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 800891a:	4b0f      	ldr	r3, [pc, #60]	@ (8008958 <USBD_MSC_Init+0x11c>)
 800891c:	7819      	ldrb	r1, [r3, #0]
 800891e:	2340      	movs	r3, #64	@ 0x40
 8008920:	2202      	movs	r2, #2
 8008922:	6878      	ldr	r0, [r7, #4]
 8008924:	f007 f930 	bl	800fb88 <USBD_LL_OpenEP>
    pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 1U;
 8008928:	4b0b      	ldr	r3, [pc, #44]	@ (8008958 <USBD_MSC_Init+0x11c>)
 800892a:	781b      	ldrb	r3, [r3, #0]
 800892c:	f003 020f 	and.w	r2, r3, #15
 8008930:	6879      	ldr	r1, [r7, #4]
 8008932:	4613      	mov	r3, r2
 8008934:	009b      	lsls	r3, r3, #2
 8008936:	4413      	add	r3, r2
 8008938:	009b      	lsls	r3, r3, #2
 800893a:	440b      	add	r3, r1
 800893c:	3324      	adds	r3, #36	@ 0x24
 800893e:	2201      	movs	r2, #1
 8008940:	801a      	strh	r2, [r3, #0]
  }

  /* Init the BOT  layer */
  MSC_BOT_Init(pdev);
 8008942:	6878      	ldr	r0, [r7, #4]
 8008944:	f000 fa2c 	bl	8008da0 <MSC_BOT_Init>

  return (uint8_t)USBD_OK;
 8008948:	2300      	movs	r3, #0
}
 800894a:	4618      	mov	r0, r3
 800894c:	3710      	adds	r7, #16
 800894e:	46bd      	mov	sp, r7
 8008950:	bd80      	pop	{r7, pc}
 8008952:	bf00      	nop
 8008954:	2000008b 	.word	0x2000008b
 8008958:	2000008a 	.word	0x2000008a

0800895c <USBD_MSC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800895c:	b580      	push	{r7, lr}
 800895e:	b082      	sub	sp, #8
 8008960:	af00      	add	r7, sp, #0
 8008962:	6078      	str	r0, [r7, #4]
 8008964:	460b      	mov	r3, r1
 8008966:	70fb      	strb	r3, [r7, #3]
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close MSC EPs */
  (void)USBD_LL_CloseEP(pdev, MSCOutEpAdd);
 8008968:	4b26      	ldr	r3, [pc, #152]	@ (8008a04 <USBD_MSC_DeInit+0xa8>)
 800896a:	781b      	ldrb	r3, [r3, #0]
 800896c:	4619      	mov	r1, r3
 800896e:	6878      	ldr	r0, [r7, #4]
 8008970:	f007 f930 	bl	800fbd4 <USBD_LL_CloseEP>
  pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 0U;
 8008974:	4b23      	ldr	r3, [pc, #140]	@ (8008a04 <USBD_MSC_DeInit+0xa8>)
 8008976:	781b      	ldrb	r3, [r3, #0]
 8008978:	f003 020f 	and.w	r2, r3, #15
 800897c:	6879      	ldr	r1, [r7, #4]
 800897e:	4613      	mov	r3, r2
 8008980:	009b      	lsls	r3, r3, #2
 8008982:	4413      	add	r3, r2
 8008984:	009b      	lsls	r3, r3, #2
 8008986:	440b      	add	r3, r1
 8008988:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800898c:	2200      	movs	r2, #0
 800898e:	801a      	strh	r2, [r3, #0]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, MSCInEpAdd);
 8008990:	4b1d      	ldr	r3, [pc, #116]	@ (8008a08 <USBD_MSC_DeInit+0xac>)
 8008992:	781b      	ldrb	r3, [r3, #0]
 8008994:	4619      	mov	r1, r3
 8008996:	6878      	ldr	r0, [r7, #4]
 8008998:	f007 f91c 	bl	800fbd4 <USBD_LL_CloseEP>
  pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 0U;
 800899c:	4b1a      	ldr	r3, [pc, #104]	@ (8008a08 <USBD_MSC_DeInit+0xac>)
 800899e:	781b      	ldrb	r3, [r3, #0]
 80089a0:	f003 020f 	and.w	r2, r3, #15
 80089a4:	6879      	ldr	r1, [r7, #4]
 80089a6:	4613      	mov	r3, r2
 80089a8:	009b      	lsls	r3, r3, #2
 80089aa:	4413      	add	r3, r2
 80089ac:	009b      	lsls	r3, r3, #2
 80089ae:	440b      	add	r3, r1
 80089b0:	3324      	adds	r3, #36	@ 0x24
 80089b2:	2200      	movs	r2, #0
 80089b4:	801a      	strh	r2, [r3, #0]

  /* Free MSC Class Resources */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	32b0      	adds	r2, #176	@ 0xb0
 80089c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d018      	beq.n	80089fa <USBD_MSC_DeInit+0x9e>
  {
    /* De-Init the BOT layer */
    MSC_BOT_DeInit(pdev);
 80089c8:	6878      	ldr	r0, [r7, #4]
 80089ca:	f000 fa67 	bl	8008e9c <MSC_BOT_DeInit>

    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	32b0      	adds	r2, #176	@ 0xb0
 80089d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089dc:	4618      	mov	r0, r3
 80089de:	f007 fa59 	bl	800fe94 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId]  = NULL;
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	32b0      	adds	r2, #176	@ 0xb0
 80089ec:	2100      	movs	r1, #0
 80089ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	2200      	movs	r2, #0
 80089f6:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80089fa:	2300      	movs	r3, #0
}
 80089fc:	4618      	mov	r0, r3
 80089fe:	3708      	adds	r7, #8
 8008a00:	46bd      	mov	sp, r7
 8008a02:	bd80      	pop	{r7, pc}
 8008a04:	2000008b 	.word	0x2000008b
 8008a08:	2000008a 	.word	0x2000008a

08008a0c <USBD_MSC_Setup>:
  * @param  pdev: device instance
  * @param  req: USB request
  * @retval status
  */
uint8_t USBD_MSC_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008a0c:	b580      	push	{r7, lr}
 8008a0e:	b086      	sub	sp, #24
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	6078      	str	r0, [r7, #4]
 8008a14:	6039      	str	r1, [r7, #0]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	32b0      	adds	r2, #176	@ 0xb0
 8008a20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a24:	613b      	str	r3, [r7, #16]
  USBD_StatusTypeDef ret = USBD_OK;
 8008a26:	2300      	movs	r3, #0
 8008a28:	75fb      	strb	r3, [r7, #23]
  uint16_t status_info = 0U;
 8008a2a:	2300      	movs	r3, #0
 8008a2c:	81fb      	strh	r3, [r7, #14]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8008a2e:	693b      	ldr	r3, [r7, #16]
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d101      	bne.n	8008a38 <USBD_MSC_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 8008a34:	2303      	movs	r3, #3
 8008a36:	e0e1      	b.n	8008bfc <USBD_MSC_Setup+0x1f0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008a38:	683b      	ldr	r3, [r7, #0]
 8008a3a:	781b      	ldrb	r3, [r3, #0]
 8008a3c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d053      	beq.n	8008aec <USBD_MSC_Setup+0xe0>
 8008a44:	2b20      	cmp	r3, #32
 8008a46:	f040 80d1 	bne.w	8008bec <USBD_MSC_Setup+0x1e0>
  {
    /* Class request */
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 8008a4a:	683b      	ldr	r3, [r7, #0]
 8008a4c:	785b      	ldrb	r3, [r3, #1]
 8008a4e:	2bfe      	cmp	r3, #254	@ 0xfe
 8008a50:	d002      	beq.n	8008a58 <USBD_MSC_Setup+0x4c>
 8008a52:	2bff      	cmp	r3, #255	@ 0xff
 8008a54:	d02a      	beq.n	8008aac <USBD_MSC_Setup+0xa0>
 8008a56:	e041      	b.n	8008adc <USBD_MSC_Setup+0xd0>
      {
        case BOT_GET_MAX_LUN:
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 8008a58:	683b      	ldr	r3, [r7, #0]
 8008a5a:	885b      	ldrh	r3, [r3, #2]
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d11e      	bne.n	8008a9e <USBD_MSC_Setup+0x92>
 8008a60:	683b      	ldr	r3, [r7, #0]
 8008a62:	88db      	ldrh	r3, [r3, #6]
 8008a64:	2b01      	cmp	r3, #1
 8008a66:	d11a      	bne.n	8008a9e <USBD_MSC_Setup+0x92>
              ((req->bmRequest & 0x80U) == 0x80U))
 8008a68:	683b      	ldr	r3, [r7, #0]
 8008a6a:	781b      	ldrb	r3, [r3, #0]
 8008a6c:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	da15      	bge.n	8008a9e <USBD_MSC_Setup+0x92>
          {
            hmsc->max_lun = (uint32_t)((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetMaxLun();
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008a78:	687a      	ldr	r2, [r7, #4]
 8008a7a:	33b0      	adds	r3, #176	@ 0xb0
 8008a7c:	009b      	lsls	r3, r3, #2
 8008a7e:	4413      	add	r3, r2
 8008a80:	685b      	ldr	r3, [r3, #4]
 8008a82:	699b      	ldr	r3, [r3, #24]
 8008a84:	4798      	blx	r3
 8008a86:	4603      	mov	r3, r0
 8008a88:	461a      	mov	r2, r3
 8008a8a:	693b      	ldr	r3, [r7, #16]
 8008a8c:	601a      	str	r2, [r3, #0]
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->max_lun, 1U);
 8008a8e:	693b      	ldr	r3, [r7, #16]
 8008a90:	2201      	movs	r2, #1
 8008a92:	4619      	mov	r1, r3
 8008a94:	6878      	ldr	r0, [r7, #4]
 8008a96:	f003 f8e7 	bl	800bc68 <USBD_CtlSendData>
 8008a9a:	bf00      	nop
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008a9c:	e025      	b.n	8008aea <USBD_MSC_Setup+0xde>
            USBD_CtlError(pdev, req);
 8008a9e:	6839      	ldr	r1, [r7, #0]
 8008aa0:	6878      	ldr	r0, [r7, #4]
 8008aa2:	f003 f864 	bl	800bb6e <USBD_CtlError>
            ret = USBD_FAIL;
 8008aa6:	2303      	movs	r3, #3
 8008aa8:	75fb      	strb	r3, [r7, #23]
          break;
 8008aaa:	e01e      	b.n	8008aea <USBD_MSC_Setup+0xde>

        case BOT_RESET :
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 8008aac:	683b      	ldr	r3, [r7, #0]
 8008aae:	885b      	ldrh	r3, [r3, #2]
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d10c      	bne.n	8008ace <USBD_MSC_Setup+0xc2>
 8008ab4:	683b      	ldr	r3, [r7, #0]
 8008ab6:	88db      	ldrh	r3, [r3, #6]
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d108      	bne.n	8008ace <USBD_MSC_Setup+0xc2>
              ((req->bmRequest & 0x80U) != 0x80U))
 8008abc:	683b      	ldr	r3, [r7, #0]
 8008abe:	781b      	ldrb	r3, [r3, #0]
 8008ac0:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	db03      	blt.n	8008ace <USBD_MSC_Setup+0xc2>
          {
            MSC_BOT_Reset(pdev);
 8008ac6:	6878      	ldr	r0, [r7, #4]
 8008ac8:	f000 f9b4 	bl	8008e34 <MSC_BOT_Reset>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008acc:	e00d      	b.n	8008aea <USBD_MSC_Setup+0xde>
            USBD_CtlError(pdev, req);
 8008ace:	6839      	ldr	r1, [r7, #0]
 8008ad0:	6878      	ldr	r0, [r7, #4]
 8008ad2:	f003 f84c 	bl	800bb6e <USBD_CtlError>
            ret = USBD_FAIL;
 8008ad6:	2303      	movs	r3, #3
 8008ad8:	75fb      	strb	r3, [r7, #23]
          break;
 8008ada:	e006      	b.n	8008aea <USBD_MSC_Setup+0xde>

        default:
          USBD_CtlError(pdev, req);
 8008adc:	6839      	ldr	r1, [r7, #0]
 8008ade:	6878      	ldr	r0, [r7, #4]
 8008ae0:	f003 f845 	bl	800bb6e <USBD_CtlError>
          ret = USBD_FAIL;
 8008ae4:	2303      	movs	r3, #3
 8008ae6:	75fb      	strb	r3, [r7, #23]
          break;
 8008ae8:	bf00      	nop
      }
      break;
 8008aea:	e086      	b.n	8008bfa <USBD_MSC_Setup+0x1ee>
    /* Interface & Endpoint request */
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008aec:	683b      	ldr	r3, [r7, #0]
 8008aee:	785b      	ldrb	r3, [r3, #1]
 8008af0:	2b0b      	cmp	r3, #11
 8008af2:	d872      	bhi.n	8008bda <USBD_MSC_Setup+0x1ce>
 8008af4:	a201      	add	r2, pc, #4	@ (adr r2, 8008afc <USBD_MSC_Setup+0xf0>)
 8008af6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008afa:	bf00      	nop
 8008afc:	08008b2d 	.word	0x08008b2d
 8008b00:	08008ba9 	.word	0x08008ba9
 8008b04:	08008bdb 	.word	0x08008bdb
 8008b08:	08008bdb 	.word	0x08008bdb
 8008b0c:	08008bdb 	.word	0x08008bdb
 8008b10:	08008bdb 	.word	0x08008bdb
 8008b14:	08008bdb 	.word	0x08008bdb
 8008b18:	08008bdb 	.word	0x08008bdb
 8008b1c:	08008bdb 	.word	0x08008bdb
 8008b20:	08008bdb 	.word	0x08008bdb
 8008b24:	08008b57 	.word	0x08008b57
 8008b28:	08008b81 	.word	0x08008b81
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b32:	b2db      	uxtb	r3, r3
 8008b34:	2b03      	cmp	r3, #3
 8008b36:	d107      	bne.n	8008b48 <USBD_MSC_Setup+0x13c>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008b38:	f107 030e 	add.w	r3, r7, #14
 8008b3c:	2202      	movs	r2, #2
 8008b3e:	4619      	mov	r1, r3
 8008b40:	6878      	ldr	r0, [r7, #4]
 8008b42:	f003 f891 	bl	800bc68 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008b46:	e050      	b.n	8008bea <USBD_MSC_Setup+0x1de>
            USBD_CtlError(pdev, req);
 8008b48:	6839      	ldr	r1, [r7, #0]
 8008b4a:	6878      	ldr	r0, [r7, #4]
 8008b4c:	f003 f80f 	bl	800bb6e <USBD_CtlError>
            ret = USBD_FAIL;
 8008b50:	2303      	movs	r3, #3
 8008b52:	75fb      	strb	r3, [r7, #23]
          break;
 8008b54:	e049      	b.n	8008bea <USBD_MSC_Setup+0x1de>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b5c:	b2db      	uxtb	r3, r3
 8008b5e:	2b03      	cmp	r3, #3
 8008b60:	d107      	bne.n	8008b72 <USBD_MSC_Setup+0x166>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->interface, 1U);
 8008b62:	693b      	ldr	r3, [r7, #16]
 8008b64:	3304      	adds	r3, #4
 8008b66:	2201      	movs	r2, #1
 8008b68:	4619      	mov	r1, r3
 8008b6a:	6878      	ldr	r0, [r7, #4]
 8008b6c:	f003 f87c 	bl	800bc68 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008b70:	e03b      	b.n	8008bea <USBD_MSC_Setup+0x1de>
            USBD_CtlError(pdev, req);
 8008b72:	6839      	ldr	r1, [r7, #0]
 8008b74:	6878      	ldr	r0, [r7, #4]
 8008b76:	f002 fffa 	bl	800bb6e <USBD_CtlError>
            ret = USBD_FAIL;
 8008b7a:	2303      	movs	r3, #3
 8008b7c:	75fb      	strb	r3, [r7, #23]
          break;
 8008b7e:	e034      	b.n	8008bea <USBD_MSC_Setup+0x1de>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b86:	b2db      	uxtb	r3, r3
 8008b88:	2b03      	cmp	r3, #3
 8008b8a:	d106      	bne.n	8008b9a <USBD_MSC_Setup+0x18e>
          {
            hmsc->interface = (uint8_t)(req->wValue);
 8008b8c:	683b      	ldr	r3, [r7, #0]
 8008b8e:	885b      	ldrh	r3, [r3, #2]
 8008b90:	b2db      	uxtb	r3, r3
 8008b92:	461a      	mov	r2, r3
 8008b94:	693b      	ldr	r3, [r7, #16]
 8008b96:	605a      	str	r2, [r3, #4]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008b98:	e027      	b.n	8008bea <USBD_MSC_Setup+0x1de>
            USBD_CtlError(pdev, req);
 8008b9a:	6839      	ldr	r1, [r7, #0]
 8008b9c:	6878      	ldr	r0, [r7, #4]
 8008b9e:	f002 ffe6 	bl	800bb6e <USBD_CtlError>
            ret = USBD_FAIL;
 8008ba2:	2303      	movs	r3, #3
 8008ba4:	75fb      	strb	r3, [r7, #23]
          break;
 8008ba6:	e020      	b.n	8008bea <USBD_MSC_Setup+0x1de>

        case USB_REQ_CLEAR_FEATURE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008bae:	b2db      	uxtb	r3, r3
 8008bb0:	2b03      	cmp	r3, #3
 8008bb2:	d119      	bne.n	8008be8 <USBD_MSC_Setup+0x1dc>
          {
            if (req->wValue == USB_FEATURE_EP_HALT)
 8008bb4:	683b      	ldr	r3, [r7, #0]
 8008bb6:	885b      	ldrh	r3, [r3, #2]
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d115      	bne.n	8008be8 <USBD_MSC_Setup+0x1dc>
            {
              /* Flush the FIFO */
              (void)USBD_LL_FlushEP(pdev, (uint8_t)req->wIndex);
 8008bbc:	683b      	ldr	r3, [r7, #0]
 8008bbe:	889b      	ldrh	r3, [r3, #4]
 8008bc0:	b2db      	uxtb	r3, r3
 8008bc2:	4619      	mov	r1, r3
 8008bc4:	6878      	ldr	r0, [r7, #4]
 8008bc6:	f007 f824 	bl	800fc12 <USBD_LL_FlushEP>

              /* Handle BOT error */
              MSC_BOT_CplClrFeature(pdev, (uint8_t)req->wIndex);
 8008bca:	683b      	ldr	r3, [r7, #0]
 8008bcc:	889b      	ldrh	r3, [r3, #4]
 8008bce:	b2db      	uxtb	r3, r3
 8008bd0:	4619      	mov	r1, r3
 8008bd2:	6878      	ldr	r0, [r7, #4]
 8008bd4:	f000 fb2e 	bl	8009234 <MSC_BOT_CplClrFeature>
            }
          }
          break;
 8008bd8:	e006      	b.n	8008be8 <USBD_MSC_Setup+0x1dc>

        default:
          USBD_CtlError(pdev, req);
 8008bda:	6839      	ldr	r1, [r7, #0]
 8008bdc:	6878      	ldr	r0, [r7, #4]
 8008bde:	f002 ffc6 	bl	800bb6e <USBD_CtlError>
          ret = USBD_FAIL;
 8008be2:	2303      	movs	r3, #3
 8008be4:	75fb      	strb	r3, [r7, #23]
          break;
 8008be6:	e000      	b.n	8008bea <USBD_MSC_Setup+0x1de>
          break;
 8008be8:	bf00      	nop
      }
      break;
 8008bea:	e006      	b.n	8008bfa <USBD_MSC_Setup+0x1ee>

    default:
      USBD_CtlError(pdev, req);
 8008bec:	6839      	ldr	r1, [r7, #0]
 8008bee:	6878      	ldr	r0, [r7, #4]
 8008bf0:	f002 ffbd 	bl	800bb6e <USBD_CtlError>
      ret = USBD_FAIL;
 8008bf4:	2303      	movs	r3, #3
 8008bf6:	75fb      	strb	r3, [r7, #23]
      break;
 8008bf8:	bf00      	nop
  }

  return (uint8_t)ret;
 8008bfa:	7dfb      	ldrb	r3, [r7, #23]
}
 8008bfc:	4618      	mov	r0, r3
 8008bfe:	3718      	adds	r7, #24
 8008c00:	46bd      	mov	sp, r7
 8008c02:	bd80      	pop	{r7, pc}

08008c04 <USBD_MSC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
uint8_t USBD_MSC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008c04:	b580      	push	{r7, lr}
 8008c06:	b082      	sub	sp, #8
 8008c08:	af00      	add	r7, sp, #0
 8008c0a:	6078      	str	r0, [r7, #4]
 8008c0c:	460b      	mov	r3, r1
 8008c0e:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataIn(pdev, epnum);
 8008c10:	78fb      	ldrb	r3, [r7, #3]
 8008c12:	4619      	mov	r1, r3
 8008c14:	6878      	ldr	r0, [r7, #4]
 8008c16:	f000 f959 	bl	8008ecc <MSC_BOT_DataIn>

  return (uint8_t)USBD_OK;
 8008c1a:	2300      	movs	r3, #0
}
 8008c1c:	4618      	mov	r0, r3
 8008c1e:	3708      	adds	r7, #8
 8008c20:	46bd      	mov	sp, r7
 8008c22:	bd80      	pop	{r7, pc}

08008c24 <USBD_MSC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
uint8_t USBD_MSC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008c24:	b580      	push	{r7, lr}
 8008c26:	b082      	sub	sp, #8
 8008c28:	af00      	add	r7, sp, #0
 8008c2a:	6078      	str	r0, [r7, #4]
 8008c2c:	460b      	mov	r3, r1
 8008c2e:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataOut(pdev, epnum);
 8008c30:	78fb      	ldrb	r3, [r7, #3]
 8008c32:	4619      	mov	r1, r3
 8008c34:	6878      	ldr	r0, [r7, #4]
 8008c36:	f000 f983 	bl	8008f40 <MSC_BOT_DataOut>

  return (uint8_t)USBD_OK;
 8008c3a:	2300      	movs	r3, #0
}
 8008c3c:	4618      	mov	r0, r3
 8008c3e:	3708      	adds	r7, #8
 8008c40:	46bd      	mov	sp, r7
 8008c42:	bd80      	pop	{r7, pc}

08008c44 <USBD_MSC_GetHSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetHSCfgDesc(uint16_t *length)
{
 8008c44:	b580      	push	{r7, lr}
 8008c46:	b084      	sub	sp, #16
 8008c48:	af00      	add	r7, sp, #0
 8008c4a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 8008c4c:	2181      	movs	r1, #129	@ 0x81
 8008c4e:	4812      	ldr	r0, [pc, #72]	@ (8008c98 <USBD_MSC_GetHSCfgDesc+0x54>)
 8008c50:	f002 f92d 	bl	800aeae <USBD_GetEpDesc>
 8008c54:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 8008c56:	2101      	movs	r1, #1
 8008c58:	480f      	ldr	r0, [pc, #60]	@ (8008c98 <USBD_MSC_GetHSCfgDesc+0x54>)
 8008c5a:	f002 f928 	bl	800aeae <USBD_GetEpDesc>
 8008c5e:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d006      	beq.n	8008c74 <USBD_MSC_GetHSCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_HS_PACKET;
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	2200      	movs	r2, #0
 8008c6a:	711a      	strb	r2, [r3, #4]
 8008c6c:	2200      	movs	r2, #0
 8008c6e:	f042 0202 	orr.w	r2, r2, #2
 8008c72:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 8008c74:	68bb      	ldr	r3, [r7, #8]
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d006      	beq.n	8008c88 <USBD_MSC_GetHSCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_HS_PACKET;
 8008c7a:	68bb      	ldr	r3, [r7, #8]
 8008c7c:	2200      	movs	r2, #0
 8008c7e:	711a      	strb	r2, [r3, #4]
 8008c80:	2200      	movs	r2, #0
 8008c82:	f042 0202 	orr.w	r2, r2, #2
 8008c86:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	2220      	movs	r2, #32
 8008c8c:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 8008c8e:	4b02      	ldr	r3, [pc, #8]	@ (8008c98 <USBD_MSC_GetHSCfgDesc+0x54>)
}
 8008c90:	4618      	mov	r0, r3
 8008c92:	3710      	adds	r7, #16
 8008c94:	46bd      	mov	sp, r7
 8008c96:	bd80      	pop	{r7, pc}
 8008c98:	20000060 	.word	0x20000060

08008c9c <USBD_MSC_GetFSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetFSCfgDesc(uint16_t *length)
{
 8008c9c:	b580      	push	{r7, lr}
 8008c9e:	b084      	sub	sp, #16
 8008ca0:	af00      	add	r7, sp, #0
 8008ca2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 8008ca4:	2181      	movs	r1, #129	@ 0x81
 8008ca6:	4812      	ldr	r0, [pc, #72]	@ (8008cf0 <USBD_MSC_GetFSCfgDesc+0x54>)
 8008ca8:	f002 f901 	bl	800aeae <USBD_GetEpDesc>
 8008cac:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 8008cae:	2101      	movs	r1, #1
 8008cb0:	480f      	ldr	r0, [pc, #60]	@ (8008cf0 <USBD_MSC_GetFSCfgDesc+0x54>)
 8008cb2:	f002 f8fc 	bl	800aeae <USBD_GetEpDesc>
 8008cb6:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d006      	beq.n	8008ccc <USBD_MSC_GetFSCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	2200      	movs	r2, #0
 8008cc2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008cc6:	711a      	strb	r2, [r3, #4]
 8008cc8:	2200      	movs	r2, #0
 8008cca:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 8008ccc:	68bb      	ldr	r3, [r7, #8]
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d006      	beq.n	8008ce0 <USBD_MSC_GetFSCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 8008cd2:	68bb      	ldr	r3, [r7, #8]
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008cda:	711a      	strb	r2, [r3, #4]
 8008cdc:	2200      	movs	r2, #0
 8008cde:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	2220      	movs	r2, #32
 8008ce4:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 8008ce6:	4b02      	ldr	r3, [pc, #8]	@ (8008cf0 <USBD_MSC_GetFSCfgDesc+0x54>)
}
 8008ce8:	4618      	mov	r0, r3
 8008cea:	3710      	adds	r7, #16
 8008cec:	46bd      	mov	sp, r7
 8008cee:	bd80      	pop	{r7, pc}
 8008cf0:	20000060 	.word	0x20000060

08008cf4 <USBD_MSC_GetOtherSpeedCfgDesc>:
  *         return other speed configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008cf4:	b580      	push	{r7, lr}
 8008cf6:	b084      	sub	sp, #16
 8008cf8:	af00      	add	r7, sp, #0
 8008cfa:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 8008cfc:	2181      	movs	r1, #129	@ 0x81
 8008cfe:	4812      	ldr	r0, [pc, #72]	@ (8008d48 <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
 8008d00:	f002 f8d5 	bl	800aeae <USBD_GetEpDesc>
 8008d04:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 8008d06:	2101      	movs	r1, #1
 8008d08:	480f      	ldr	r0, [pc, #60]	@ (8008d48 <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
 8008d0a:	f002 f8d0 	bl	800aeae <USBD_GetEpDesc>
 8008d0e:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d006      	beq.n	8008d24 <USBD_MSC_GetOtherSpeedCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	2200      	movs	r2, #0
 8008d1a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008d1e:	711a      	strb	r2, [r3, #4]
 8008d20:	2200      	movs	r2, #0
 8008d22:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 8008d24:	68bb      	ldr	r3, [r7, #8]
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d006      	beq.n	8008d38 <USBD_MSC_GetOtherSpeedCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 8008d2a:	68bb      	ldr	r3, [r7, #8]
 8008d2c:	2200      	movs	r2, #0
 8008d2e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008d32:	711a      	strb	r2, [r3, #4]
 8008d34:	2200      	movs	r2, #0
 8008d36:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	2220      	movs	r2, #32
 8008d3c:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 8008d3e:	4b02      	ldr	r3, [pc, #8]	@ (8008d48 <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
}
 8008d40:	4618      	mov	r0, r3
 8008d42:	3710      	adds	r7, #16
 8008d44:	46bd      	mov	sp, r7
 8008d46:	bd80      	pop	{r7, pc}
 8008d48:	20000060 	.word	0x20000060

08008d4c <USBD_MSC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008d4c:	b480      	push	{r7}
 8008d4e:	b083      	sub	sp, #12
 8008d50:	af00      	add	r7, sp, #0
 8008d52:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_MSC_DeviceQualifierDesc);
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	220a      	movs	r2, #10
 8008d58:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_DeviceQualifierDesc;
 8008d5a:	4b03      	ldr	r3, [pc, #12]	@ (8008d68 <USBD_MSC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008d5c:	4618      	mov	r0, r3
 8008d5e:	370c      	adds	r7, #12
 8008d60:	46bd      	mov	sp, r7
 8008d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d66:	4770      	bx	lr
 8008d68:	20000080 	.word	0x20000080

08008d6c <USBD_MSC_RegisterStorage>:
  * @brief  USBD_MSC_RegisterStorage
  * @param  fops: storage callback
  * @retval status
  */
uint8_t USBD_MSC_RegisterStorage(USBD_HandleTypeDef *pdev, USBD_StorageTypeDef *fops)
{
 8008d6c:	b480      	push	{r7}
 8008d6e:	b083      	sub	sp, #12
 8008d70:	af00      	add	r7, sp, #0
 8008d72:	6078      	str	r0, [r7, #4]
 8008d74:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8008d76:	683b      	ldr	r3, [r7, #0]
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d101      	bne.n	8008d80 <USBD_MSC_RegisterStorage+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008d7c:	2303      	movs	r3, #3
 8008d7e:	e009      	b.n	8008d94 <USBD_MSC_RegisterStorage+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008d86:	687a      	ldr	r2, [r7, #4]
 8008d88:	33b0      	adds	r3, #176	@ 0xb0
 8008d8a:	009b      	lsls	r3, r3, #2
 8008d8c:	4413      	add	r3, r2
 8008d8e:	683a      	ldr	r2, [r7, #0]
 8008d90:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8008d92:	2300      	movs	r3, #0
}
 8008d94:	4618      	mov	r0, r3
 8008d96:	370c      	adds	r7, #12
 8008d98:	46bd      	mov	sp, r7
 8008d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d9e:	4770      	bx	lr

08008da0 <MSC_BOT_Init>:
  *         Initialize the BOT Process
  * @param  pdev: device instance
  * @retval None
  */
void MSC_BOT_Init(USBD_HandleTypeDef *pdev)
{
 8008da0:	b580      	push	{r7, lr}
 8008da2:	b084      	sub	sp, #16
 8008da4:	af00      	add	r7, sp, #0
 8008da6:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	32b0      	adds	r2, #176	@ 0xb0
 8008db2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008db6:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d032      	beq.n	8008e24 <MSC_BOT_Init+0x84>
  {
    return;
  }

  hmsc->bot_state = USBD_BOT_IDLE;
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	2200      	movs	r2, #0
 8008dc2:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_NORMAL;
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	2200      	movs	r2, #0
 8008dc8:	725a      	strb	r2, [r3, #9]

  hmsc->scsi_sense_tail = 0U;
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	2200      	movs	r2, #0
 8008dce:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
  hmsc->scsi_sense_head = 0U;
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	2200      	movs	r2, #0
 8008dd6:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260
  hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	2200      	movs	r2, #0
 8008dde:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262

  ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Init(0U);
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008de8:	687a      	ldr	r2, [r7, #4]
 8008dea:	33b0      	adds	r3, #176	@ 0xb0
 8008dec:	009b      	lsls	r3, r3, #2
 8008dee:	4413      	add	r3, r2
 8008df0:	685b      	ldr	r3, [r3, #4]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	2000      	movs	r0, #0
 8008df6:	4798      	blx	r3

  (void)USBD_LL_FlushEP(pdev, MSCOutEpAdd);
 8008df8:	4b0c      	ldr	r3, [pc, #48]	@ (8008e2c <MSC_BOT_Init+0x8c>)
 8008dfa:	781b      	ldrb	r3, [r3, #0]
 8008dfc:	4619      	mov	r1, r3
 8008dfe:	6878      	ldr	r0, [r7, #4]
 8008e00:	f006 ff07 	bl	800fc12 <USBD_LL_FlushEP>
  (void)USBD_LL_FlushEP(pdev, MSCInEpAdd);
 8008e04:	4b0a      	ldr	r3, [pc, #40]	@ (8008e30 <MSC_BOT_Init+0x90>)
 8008e06:	781b      	ldrb	r3, [r3, #0]
 8008e08:	4619      	mov	r1, r3
 8008e0a:	6878      	ldr	r0, [r7, #4]
 8008e0c:	f006 ff01 	bl	800fc12 <USBD_LL_FlushEP>

  /* Prepare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 8008e10:	4b06      	ldr	r3, [pc, #24]	@ (8008e2c <MSC_BOT_Init+0x8c>)
 8008e12:	7819      	ldrb	r1, [r3, #0]
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 8008e1a:	231f      	movs	r3, #31
 8008e1c:	6878      	ldr	r0, [r7, #4]
 8008e1e:	f006 ffc1 	bl	800fda4 <USBD_LL_PrepareReceive>
 8008e22:	e000      	b.n	8008e26 <MSC_BOT_Init+0x86>
    return;
 8008e24:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 8008e26:	3710      	adds	r7, #16
 8008e28:	46bd      	mov	sp, r7
 8008e2a:	bd80      	pop	{r7, pc}
 8008e2c:	2000008b 	.word	0x2000008b
 8008e30:	2000008a 	.word	0x2000008a

08008e34 <MSC_BOT_Reset>:
  *         Reset the BOT Machine
  * @param  pdev: device instance
  * @retval  None
  */
void MSC_BOT_Reset(USBD_HandleTypeDef *pdev)
{
 8008e34:	b580      	push	{r7, lr}
 8008e36:	b084      	sub	sp, #16
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	32b0      	adds	r2, #176	@ 0xb0
 8008e46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e4a:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d01b      	beq.n	8008e8a <MSC_BOT_Reset+0x56>
  {
    return;
  }

  hmsc->bot_state  = USBD_BOT_IDLE;
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	2200      	movs	r2, #0
 8008e56:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_RECOVERY;
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	2201      	movs	r2, #1
 8008e5c:	725a      	strb	r2, [r3, #9]

  (void)USBD_LL_ClearStallEP(pdev, MSCInEpAdd);
 8008e5e:	4b0d      	ldr	r3, [pc, #52]	@ (8008e94 <MSC_BOT_Reset+0x60>)
 8008e60:	781b      	ldrb	r3, [r3, #0]
 8008e62:	4619      	mov	r1, r3
 8008e64:	6878      	ldr	r0, [r7, #4]
 8008e66:	f006 ff12 	bl	800fc8e <USBD_LL_ClearStallEP>
  (void)USBD_LL_ClearStallEP(pdev, MSCOutEpAdd);
 8008e6a:	4b0b      	ldr	r3, [pc, #44]	@ (8008e98 <MSC_BOT_Reset+0x64>)
 8008e6c:	781b      	ldrb	r3, [r3, #0]
 8008e6e:	4619      	mov	r1, r3
 8008e70:	6878      	ldr	r0, [r7, #4]
 8008e72:	f006 ff0c 	bl	800fc8e <USBD_LL_ClearStallEP>

  /* Prepare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 8008e76:	4b08      	ldr	r3, [pc, #32]	@ (8008e98 <MSC_BOT_Reset+0x64>)
 8008e78:	7819      	ldrb	r1, [r3, #0]
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 8008e80:	231f      	movs	r3, #31
 8008e82:	6878      	ldr	r0, [r7, #4]
 8008e84:	f006 ff8e 	bl	800fda4 <USBD_LL_PrepareReceive>
 8008e88:	e000      	b.n	8008e8c <MSC_BOT_Reset+0x58>
    return;
 8008e8a:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 8008e8c:	3710      	adds	r7, #16
 8008e8e:	46bd      	mov	sp, r7
 8008e90:	bd80      	pop	{r7, pc}
 8008e92:	bf00      	nop
 8008e94:	2000008a 	.word	0x2000008a
 8008e98:	2000008b 	.word	0x2000008b

08008e9c <MSC_BOT_DeInit>:
  *         DeInitialize the BOT Machine
  * @param  pdev: device instance
  * @retval None
  */
void MSC_BOT_DeInit(USBD_HandleTypeDef  *pdev)
{
 8008e9c:	b480      	push	{r7}
 8008e9e:	b085      	sub	sp, #20
 8008ea0:	af00      	add	r7, sp, #0
 8008ea2:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	32b0      	adds	r2, #176	@ 0xb0
 8008eae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008eb2:	60fb      	str	r3, [r7, #12]

  if (hmsc != NULL)
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d002      	beq.n	8008ec0 <MSC_BOT_DeInit+0x24>
  {
    hmsc->bot_state = USBD_BOT_IDLE;
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	2200      	movs	r2, #0
 8008ebe:	721a      	strb	r2, [r3, #8]
  }
}
 8008ec0:	bf00      	nop
 8008ec2:	3714      	adds	r7, #20
 8008ec4:	46bd      	mov	sp, r7
 8008ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eca:	4770      	bx	lr

08008ecc <MSC_BOT_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval None
  */
void MSC_BOT_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008ecc:	b580      	push	{r7, lr}
 8008ece:	b084      	sub	sp, #16
 8008ed0:	af00      	add	r7, sp, #0
 8008ed2:	6078      	str	r0, [r7, #4]
 8008ed4:	460b      	mov	r3, r1
 8008ed6:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	32b0      	adds	r2, #176	@ 0xb0
 8008ee2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ee6:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d020      	beq.n	8008f30 <MSC_BOT_DataIn+0x64>
  {
    return;
  }

  switch (hmsc->bot_state)
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	7a1b      	ldrb	r3, [r3, #8]
 8008ef2:	2b02      	cmp	r3, #2
 8008ef4:	d005      	beq.n	8008f02 <MSC_BOT_DataIn+0x36>
 8008ef6:	2b02      	cmp	r3, #2
 8008ef8:	db1c      	blt.n	8008f34 <MSC_BOT_DataIn+0x68>
 8008efa:	3b03      	subs	r3, #3
 8008efc:	2b01      	cmp	r3, #1
 8008efe:	d819      	bhi.n	8008f34 <MSC_BOT_DataIn+0x68>
 8008f00:	e011      	b.n	8008f26 <MSC_BOT_DataIn+0x5a>
  {
    case USBD_BOT_DATA_IN:
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 8008f0e:	461a      	mov	r2, r3
 8008f10:	6878      	ldr	r0, [r7, #4]
 8008f12:	f000 f9c9 	bl	80092a8 <SCSI_ProcessCmd>
 8008f16:	4603      	mov	r3, r0
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	da0d      	bge.n	8008f38 <MSC_BOT_DataIn+0x6c>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8008f1c:	2101      	movs	r1, #1
 8008f1e:	6878      	ldr	r0, [r7, #4]
 8008f20:	f000 f90c 	bl	800913c <MSC_BOT_SendCSW>
      }
      break;
 8008f24:	e008      	b.n	8008f38 <MSC_BOT_DataIn+0x6c>

    case USBD_BOT_SEND_DATA:
    case USBD_BOT_LAST_DATA_IN:
      MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 8008f26:	2100      	movs	r1, #0
 8008f28:	6878      	ldr	r0, [r7, #4]
 8008f2a:	f000 f907 	bl	800913c <MSC_BOT_SendCSW>
      break;
 8008f2e:	e004      	b.n	8008f3a <MSC_BOT_DataIn+0x6e>
    return;
 8008f30:	bf00      	nop
 8008f32:	e002      	b.n	8008f3a <MSC_BOT_DataIn+0x6e>

    default:
      break;
 8008f34:	bf00      	nop
 8008f36:	e000      	b.n	8008f3a <MSC_BOT_DataIn+0x6e>
      break;
 8008f38:	bf00      	nop
  }
}
 8008f3a:	3710      	adds	r7, #16
 8008f3c:	46bd      	mov	sp, r7
 8008f3e:	bd80      	pop	{r7, pc}

08008f40 <MSC_BOT_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval None
  */
void MSC_BOT_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008f40:	b580      	push	{r7, lr}
 8008f42:	b084      	sub	sp, #16
 8008f44:	af00      	add	r7, sp, #0
 8008f46:	6078      	str	r0, [r7, #4]
 8008f48:	460b      	mov	r3, r1
 8008f4a:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	32b0      	adds	r2, #176	@ 0xb0
 8008f56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f5a:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d01c      	beq.n	8008f9c <MSC_BOT_DataOut+0x5c>
  {
    return;
  }

  switch (hmsc->bot_state)
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	7a1b      	ldrb	r3, [r3, #8]
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d002      	beq.n	8008f70 <MSC_BOT_DataOut+0x30>
 8008f6a:	2b01      	cmp	r3, #1
 8008f6c:	d004      	beq.n	8008f78 <MSC_BOT_DataOut+0x38>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
      }
      break;

    default:
      break;
 8008f6e:	e018      	b.n	8008fa2 <MSC_BOT_DataOut+0x62>
      MSC_BOT_CBW_Decode(pdev);
 8008f70:	6878      	ldr	r0, [r7, #4]
 8008f72:	f000 f819 	bl	8008fa8 <MSC_BOT_CBW_Decode>
      break;
 8008f76:	e014      	b.n	8008fa2 <MSC_BOT_DataOut+0x62>
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 8008f84:	461a      	mov	r2, r3
 8008f86:	6878      	ldr	r0, [r7, #4]
 8008f88:	f000 f98e 	bl	80092a8 <SCSI_ProcessCmd>
 8008f8c:	4603      	mov	r3, r0
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	da06      	bge.n	8008fa0 <MSC_BOT_DataOut+0x60>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8008f92:	2101      	movs	r1, #1
 8008f94:	6878      	ldr	r0, [r7, #4]
 8008f96:	f000 f8d1 	bl	800913c <MSC_BOT_SendCSW>
      break;
 8008f9a:	e001      	b.n	8008fa0 <MSC_BOT_DataOut+0x60>
    return;
 8008f9c:	bf00      	nop
 8008f9e:	e000      	b.n	8008fa2 <MSC_BOT_DataOut+0x62>
      break;
 8008fa0:	bf00      	nop
  }
}
 8008fa2:	3710      	adds	r7, #16
 8008fa4:	46bd      	mov	sp, r7
 8008fa6:	bd80      	pop	{r7, pc}

08008fa8 <MSC_BOT_CBW_Decode>:
  *         Decode the CBW command and set the BOT state machine accordingly
  * @param  pdev: device instance
  * @retval None
  */
static void  MSC_BOT_CBW_Decode(USBD_HandleTypeDef *pdev)
{
 8008fa8:	b580      	push	{r7, lr}
 8008faa:	b084      	sub	sp, #16
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	32b0      	adds	r2, #176	@ 0xb0
 8008fba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fbe:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d079      	beq.n	80090ba <MSC_BOT_CBW_Decode+0x112>
  {
    return;
  }

  hmsc->csw.dTag = hmsc->cbw.dTag;
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	f8c3 2234 	str.w	r2, [r3, #564]	@ 0x234
  hmsc->csw.dDataResidue = hmsc->cbw.dDataLength;
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if ((USBD_LL_GetRxDataSize(pdev, MSCOutEpAdd) != USBD_BOT_CBW_LENGTH) ||
 8008fde:	4b3a      	ldr	r3, [pc, #232]	@ (80090c8 <MSC_BOT_CBW_Decode+0x120>)
 8008fe0:	781b      	ldrb	r3, [r3, #0]
 8008fe2:	4619      	mov	r1, r3
 8008fe4:	6878      	ldr	r0, [r7, #4]
 8008fe6:	f006 fefe 	bl	800fde6 <USBD_LL_GetRxDataSize>
 8008fea:	4603      	mov	r3, r0
 8008fec:	2b1f      	cmp	r3, #31
 8008fee:	d114      	bne.n	800901a <MSC_BOT_CBW_Decode+0x72>
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
  if ((USBD_LL_GetRxDataSize(pdev, MSCOutEpAdd) != USBD_BOT_CBW_LENGTH) ||
 8008ff6:	4a35      	ldr	r2, [pc, #212]	@ (80090cc <MSC_BOT_CBW_Decode+0x124>)
 8008ff8:	4293      	cmp	r3, r2
 8008ffa:	d10e      	bne.n	800901a <MSC_BOT_CBW_Decode+0x72>
      (hmsc->cbw.bLUN > 1U) || (hmsc->cbw.bCBLength < 1U) ||
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	f893 321d 	ldrb.w	r3, [r3, #541]	@ 0x21d
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 8009002:	2b01      	cmp	r3, #1
 8009004:	d809      	bhi.n	800901a <MSC_BOT_CBW_Decode+0x72>
      (hmsc->cbw.bLUN > 1U) || (hmsc->cbw.bCBLength < 1U) ||
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	f893 321e 	ldrb.w	r3, [r3, #542]	@ 0x21e
 800900c:	2b00      	cmp	r3, #0
 800900e:	d004      	beq.n	800901a <MSC_BOT_CBW_Decode+0x72>
      (hmsc->cbw.bCBLength > 16U))
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	f893 321e 	ldrb.w	r3, [r3, #542]	@ 0x21e
      (hmsc->cbw.bLUN > 1U) || (hmsc->cbw.bCBLength < 1U) ||
 8009016:	2b10      	cmp	r3, #16
 8009018:	d90e      	bls.n	8009038 <MSC_BOT_CBW_Decode+0x90>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8009020:	2320      	movs	r3, #32
 8009022:	2205      	movs	r2, #5
 8009024:	6878      	ldr	r0, [r7, #4]
 8009026:	f000 fe54 	bl	8009cd2 <SCSI_SenseCode>

    hmsc->bot_status = USBD_BOT_STATUS_ERROR;
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	2202      	movs	r2, #2
 800902e:	725a      	strb	r2, [r3, #9]
    MSC_BOT_Abort(pdev);
 8009030:	6878      	ldr	r0, [r7, #4]
 8009032:	f000 f8bd 	bl	80091b0 <MSC_BOT_Abort>
 8009036:	e043      	b.n	80090c0 <MSC_BOT_CBW_Decode+0x118>
  }
  else
  {
    if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 8009044:	461a      	mov	r2, r3
 8009046:	6878      	ldr	r0, [r7, #4]
 8009048:	f000 f92e 	bl	80092a8 <SCSI_ProcessCmd>
 800904c:	4603      	mov	r3, r0
 800904e:	2b00      	cmp	r3, #0
 8009050:	da0c      	bge.n	800906c <MSC_BOT_CBW_Decode+0xc4>
    {
      if (hmsc->bot_state == USBD_BOT_NO_DATA)
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	7a1b      	ldrb	r3, [r3, #8]
 8009056:	2b05      	cmp	r3, #5
 8009058:	d104      	bne.n	8009064 <MSC_BOT_CBW_Decode+0xbc>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800905a:	2101      	movs	r1, #1
 800905c:	6878      	ldr	r0, [r7, #4]
 800905e:	f000 f86d 	bl	800913c <MSC_BOT_SendCSW>
 8009062:	e02d      	b.n	80090c0 <MSC_BOT_CBW_Decode+0x118>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 8009064:	6878      	ldr	r0, [r7, #4]
 8009066:	f000 f8a3 	bl	80091b0 <MSC_BOT_Abort>
 800906a:	e029      	b.n	80090c0 <MSC_BOT_CBW_Decode+0x118>
      }
    }
    /* Burst xfer handled internally */
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	7a1b      	ldrb	r3, [r3, #8]
 8009070:	2b02      	cmp	r3, #2
 8009072:	d024      	beq.n	80090be <MSC_BOT_CBW_Decode+0x116>
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	7a1b      	ldrb	r3, [r3, #8]
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 8009078:	2b01      	cmp	r3, #1
 800907a:	d020      	beq.n	80090be <MSC_BOT_CBW_Decode+0x116>
             (hmsc->bot_state != USBD_BOT_LAST_DATA_IN))
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	7a1b      	ldrb	r3, [r3, #8]
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 8009080:	2b03      	cmp	r3, #3
 8009082:	d01c      	beq.n	80090be <MSC_BOT_CBW_Decode+0x116>
    {
      if (hmsc->bot_data_length > 0U)
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	68db      	ldr	r3, [r3, #12]
 8009088:	2b00      	cmp	r3, #0
 800908a:	d009      	beq.n	80090a0 <MSC_BOT_CBW_Decode+0xf8>
      {
        MSC_BOT_SendData(pdev, hmsc->bot_data, hmsc->bot_data_length);
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	f103 0110 	add.w	r1, r3, #16
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	68db      	ldr	r3, [r3, #12]
 8009096:	461a      	mov	r2, r3
 8009098:	6878      	ldr	r0, [r7, #4]
 800909a:	f000 f819 	bl	80090d0 <MSC_BOT_SendData>
      if (hmsc->bot_data_length > 0U)
 800909e:	e00f      	b.n	80090c0 <MSC_BOT_CBW_Decode+0x118>
      }
      else if (hmsc->bot_data_length == 0U)
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	68db      	ldr	r3, [r3, #12]
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d104      	bne.n	80090b2 <MSC_BOT_CBW_Decode+0x10a>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 80090a8:	2100      	movs	r1, #0
 80090aa:	6878      	ldr	r0, [r7, #4]
 80090ac:	f000 f846 	bl	800913c <MSC_BOT_SendCSW>
      if (hmsc->bot_data_length > 0U)
 80090b0:	e006      	b.n	80090c0 <MSC_BOT_CBW_Decode+0x118>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 80090b2:	6878      	ldr	r0, [r7, #4]
 80090b4:	f000 f87c 	bl	80091b0 <MSC_BOT_Abort>
      if (hmsc->bot_data_length > 0U)
 80090b8:	e002      	b.n	80090c0 <MSC_BOT_CBW_Decode+0x118>
    return;
 80090ba:	bf00      	nop
 80090bc:	e000      	b.n	80090c0 <MSC_BOT_CBW_Decode+0x118>
      }
    }
    else
    {
      return;
 80090be:	bf00      	nop
    }
  }
}
 80090c0:	3710      	adds	r7, #16
 80090c2:	46bd      	mov	sp, r7
 80090c4:	bd80      	pop	{r7, pc}
 80090c6:	bf00      	nop
 80090c8:	2000008b 	.word	0x2000008b
 80090cc:	43425355 	.word	0x43425355

080090d0 <MSC_BOT_SendData>:
  * @param  buf: pointer to data buffer
  * @param  len: Data Length
  * @retval None
  */
static void  MSC_BOT_SendData(USBD_HandleTypeDef *pdev, uint8_t *pbuf, uint32_t len)
{
 80090d0:	b580      	push	{r7, lr}
 80090d2:	b086      	sub	sp, #24
 80090d4:	af00      	add	r7, sp, #0
 80090d6:	60f8      	str	r0, [r7, #12]
 80090d8:	60b9      	str	r1, [r7, #8]
 80090da:	607a      	str	r2, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	32b0      	adds	r2, #176	@ 0xb0
 80090e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090ea:	617b      	str	r3, [r7, #20]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 80090ec:	697b      	ldr	r3, [r7, #20]
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d01e      	beq.n	8009130 <MSC_BOT_SendData+0x60>
  {
    return;
  }

  length = MIN(hmsc->cbw.dDataLength, len);
 80090f2:	697b      	ldr	r3, [r7, #20]
 80090f4:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 80090f8:	687a      	ldr	r2, [r7, #4]
 80090fa:	4293      	cmp	r3, r2
 80090fc:	bf28      	it	cs
 80090fe:	4613      	movcs	r3, r2
 8009100:	613b      	str	r3, [r7, #16]

  hmsc->csw.dDataResidue -= len;
 8009102:	697b      	ldr	r3, [r7, #20]
 8009104:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	1ad2      	subs	r2, r2, r3
 800910c:	697b      	ldr	r3, [r7, #20]
 800910e:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238
  hmsc->csw.bStatus = USBD_CSW_CMD_PASSED;
 8009112:	697b      	ldr	r3, [r7, #20]
 8009114:	2200      	movs	r2, #0
 8009116:	f883 223c 	strb.w	r2, [r3, #572]	@ 0x23c
  hmsc->bot_state = USBD_BOT_SEND_DATA;
 800911a:	697b      	ldr	r3, [r7, #20]
 800911c:	2204      	movs	r2, #4
 800911e:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, pbuf, length);
 8009120:	4b05      	ldr	r3, [pc, #20]	@ (8009138 <MSC_BOT_SendData+0x68>)
 8009122:	7819      	ldrb	r1, [r3, #0]
 8009124:	693b      	ldr	r3, [r7, #16]
 8009126:	68ba      	ldr	r2, [r7, #8]
 8009128:	68f8      	ldr	r0, [r7, #12]
 800912a:	f006 fe1a 	bl	800fd62 <USBD_LL_Transmit>
 800912e:	e000      	b.n	8009132 <MSC_BOT_SendData+0x62>
    return;
 8009130:	bf00      	nop
}
 8009132:	3718      	adds	r7, #24
 8009134:	46bd      	mov	sp, r7
 8009136:	bd80      	pop	{r7, pc}
 8009138:	2000008a 	.word	0x2000008a

0800913c <MSC_BOT_SendCSW>:
  * @param  pdev: device instance
  * @param  status : CSW status
  * @retval None
  */
void  MSC_BOT_SendCSW(USBD_HandleTypeDef *pdev, uint8_t CSW_Status)
{
 800913c:	b580      	push	{r7, lr}
 800913e:	b084      	sub	sp, #16
 8009140:	af00      	add	r7, sp, #0
 8009142:	6078      	str	r0, [r7, #4]
 8009144:	460b      	mov	r3, r1
 8009146:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	32b0      	adds	r2, #176	@ 0xb0
 8009152:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009156:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	2b00      	cmp	r3, #0
 800915c:	d01d      	beq.n	800919a <MSC_BOT_SendCSW+0x5e>
  {
    return;
  }

  hmsc->csw.dSignature = USBD_BOT_CSW_SIGNATURE;
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	4a10      	ldr	r2, [pc, #64]	@ (80091a4 <MSC_BOT_SendCSW+0x68>)
 8009162:	f8c3 2230 	str.w	r2, [r3, #560]	@ 0x230
  hmsc->csw.bStatus = CSW_Status;
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	78fa      	ldrb	r2, [r7, #3]
 800916a:	f883 223c 	strb.w	r2, [r3, #572]	@ 0x23c
  hmsc->bot_state = USBD_BOT_IDLE;
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	2200      	movs	r2, #0
 8009172:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, (uint8_t *)&hmsc->csw,
 8009174:	4b0c      	ldr	r3, [pc, #48]	@ (80091a8 <MSC_BOT_SendCSW+0x6c>)
 8009176:	7819      	ldrb	r1, [r3, #0]
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	f503 720c 	add.w	r2, r3, #560	@ 0x230
 800917e:	230d      	movs	r3, #13
 8009180:	6878      	ldr	r0, [r7, #4]
 8009182:	f006 fdee 	bl	800fd62 <USBD_LL_Transmit>
                         USBD_BOT_CSW_LENGTH);

  /* Prepare EP to Receive next Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 8009186:	4b09      	ldr	r3, [pc, #36]	@ (80091ac <MSC_BOT_SendCSW+0x70>)
 8009188:	7819      	ldrb	r1, [r3, #0]
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 8009190:	231f      	movs	r3, #31
 8009192:	6878      	ldr	r0, [r7, #4]
 8009194:	f006 fe06 	bl	800fda4 <USBD_LL_PrepareReceive>
 8009198:	e000      	b.n	800919c <MSC_BOT_SendCSW+0x60>
    return;
 800919a:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 800919c:	3710      	adds	r7, #16
 800919e:	46bd      	mov	sp, r7
 80091a0:	bd80      	pop	{r7, pc}
 80091a2:	bf00      	nop
 80091a4:	53425355 	.word	0x53425355
 80091a8:	2000008a 	.word	0x2000008a
 80091ac:	2000008b 	.word	0x2000008b

080091b0 <MSC_BOT_Abort>:
  * @param  pdev: device instance
  * @retval status
  */

static void  MSC_BOT_Abort(USBD_HandleTypeDef *pdev)
{
 80091b0:	b580      	push	{r7, lr}
 80091b2:	b084      	sub	sp, #16
 80091b4:	af00      	add	r7, sp, #0
 80091b6:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	32b0      	adds	r2, #176	@ 0xb0
 80091c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091c6:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d02a      	beq.n	8009224 <MSC_BOT_Abort+0x74>
  {
    return;
  }

  if ((hmsc->cbw.bmFlags == 0U) &&
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d10e      	bne.n	80091f6 <MSC_BOT_Abort+0x46>
      (hmsc->cbw.dDataLength != 0U) &&
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
  if ((hmsc->cbw.bmFlags == 0U) &&
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d009      	beq.n	80091f6 <MSC_BOT_Abort+0x46>
      (hmsc->bot_status == USBD_BOT_STATUS_NORMAL))
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	7a5b      	ldrb	r3, [r3, #9]
      (hmsc->cbw.dDataLength != 0U) &&
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d105      	bne.n	80091f6 <MSC_BOT_Abort+0x46>
  {
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 80091ea:	4b10      	ldr	r3, [pc, #64]	@ (800922c <MSC_BOT_Abort+0x7c>)
 80091ec:	781b      	ldrb	r3, [r3, #0]
 80091ee:	4619      	mov	r1, r3
 80091f0:	6878      	ldr	r0, [r7, #4]
 80091f2:	f006 fd2d 	bl	800fc50 <USBD_LL_StallEP>
  }

  (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 80091f6:	4b0e      	ldr	r3, [pc, #56]	@ (8009230 <MSC_BOT_Abort+0x80>)
 80091f8:	781b      	ldrb	r3, [r3, #0]
 80091fa:	4619      	mov	r1, r3
 80091fc:	6878      	ldr	r0, [r7, #4]
 80091fe:	f006 fd27 	bl	800fc50 <USBD_LL_StallEP>

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR)
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	7a5b      	ldrb	r3, [r3, #9]
 8009206:	2b02      	cmp	r3, #2
 8009208:	d10d      	bne.n	8009226 <MSC_BOT_Abort+0x76>
  {
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 800920a:	4b09      	ldr	r3, [pc, #36]	@ (8009230 <MSC_BOT_Abort+0x80>)
 800920c:	781b      	ldrb	r3, [r3, #0]
 800920e:	4619      	mov	r1, r3
 8009210:	6878      	ldr	r0, [r7, #4]
 8009212:	f006 fd1d 	bl	800fc50 <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 8009216:	4b05      	ldr	r3, [pc, #20]	@ (800922c <MSC_BOT_Abort+0x7c>)
 8009218:	781b      	ldrb	r3, [r3, #0]
 800921a:	4619      	mov	r1, r3
 800921c:	6878      	ldr	r0, [r7, #4]
 800921e:	f006 fd17 	bl	800fc50 <USBD_LL_StallEP>
 8009222:	e000      	b.n	8009226 <MSC_BOT_Abort+0x76>
    return;
 8009224:	bf00      	nop
  }
}
 8009226:	3710      	adds	r7, #16
 8009228:	46bd      	mov	sp, r7
 800922a:	bd80      	pop	{r7, pc}
 800922c:	2000008b 	.word	0x2000008b
 8009230:	2000008a 	.word	0x2000008a

08009234 <MSC_BOT_CplClrFeature>:
  * @param  epnum: endpoint index
  * @retval None
  */

void  MSC_BOT_CplClrFeature(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009234:	b580      	push	{r7, lr}
 8009236:	b084      	sub	sp, #16
 8009238:	af00      	add	r7, sp, #0
 800923a:	6078      	str	r0, [r7, #4]
 800923c:	460b      	mov	r3, r1
 800923e:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	32b0      	adds	r2, #176	@ 0xb0
 800924a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800924e:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	2b00      	cmp	r3, #0
 8009254:	d01d      	beq.n	8009292 <MSC_BOT_CplClrFeature+0x5e>
  {
    return;
  }

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR) /* Bad CBW Signature */
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	7a5b      	ldrb	r3, [r3, #9]
 800925a:	2b02      	cmp	r3, #2
 800925c:	d10c      	bne.n	8009278 <MSC_BOT_CplClrFeature+0x44>
  {
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 800925e:	4b10      	ldr	r3, [pc, #64]	@ (80092a0 <MSC_BOT_CplClrFeature+0x6c>)
 8009260:	781b      	ldrb	r3, [r3, #0]
 8009262:	4619      	mov	r1, r3
 8009264:	6878      	ldr	r0, [r7, #4]
 8009266:	f006 fcf3 	bl	800fc50 <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 800926a:	4b0e      	ldr	r3, [pc, #56]	@ (80092a4 <MSC_BOT_CplClrFeature+0x70>)
 800926c:	781b      	ldrb	r3, [r3, #0]
 800926e:	4619      	mov	r1, r3
 8009270:	6878      	ldr	r0, [r7, #4]
 8009272:	f006 fced 	bl	800fc50 <USBD_LL_StallEP>
 8009276:	e00f      	b.n	8009298 <MSC_BOT_CplClrFeature+0x64>
  }
  else if (((epnum & 0x80U) == 0x80U) && (hmsc->bot_status != USBD_BOT_STATUS_RECOVERY))
 8009278:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800927c:	2b00      	cmp	r3, #0
 800927e:	da0a      	bge.n	8009296 <MSC_BOT_CplClrFeature+0x62>
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	7a5b      	ldrb	r3, [r3, #9]
 8009284:	2b01      	cmp	r3, #1
 8009286:	d006      	beq.n	8009296 <MSC_BOT_CplClrFeature+0x62>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8009288:	2101      	movs	r1, #1
 800928a:	6878      	ldr	r0, [r7, #4]
 800928c:	f7ff ff56 	bl	800913c <MSC_BOT_SendCSW>
 8009290:	e002      	b.n	8009298 <MSC_BOT_CplClrFeature+0x64>
    return;
 8009292:	bf00      	nop
 8009294:	e000      	b.n	8009298 <MSC_BOT_CplClrFeature+0x64>
  }
  else
  {
    return;
 8009296:	bf00      	nop
  }
}
 8009298:	3710      	adds	r7, #16
 800929a:	46bd      	mov	sp, r7
 800929c:	bd80      	pop	{r7, pc}
 800929e:	bf00      	nop
 80092a0:	2000008a 	.word	0x2000008a
 80092a4:	2000008b 	.word	0x2000008b

080092a8 <SCSI_ProcessCmd>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
int8_t SCSI_ProcessCmd(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *cmd)
{
 80092a8:	b580      	push	{r7, lr}
 80092aa:	b086      	sub	sp, #24
 80092ac:	af00      	add	r7, sp, #0
 80092ae:	60f8      	str	r0, [r7, #12]
 80092b0:	460b      	mov	r3, r1
 80092b2:	607a      	str	r2, [r7, #4]
 80092b4:	72fb      	strb	r3, [r7, #11]
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	32b0      	adds	r2, #176	@ 0xb0
 80092c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092c4:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 80092c6:	693b      	ldr	r3, [r7, #16]
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d102      	bne.n	80092d2 <SCSI_ProcessCmd+0x2a>
  {
    return -1;
 80092cc:	f04f 33ff 	mov.w	r3, #4294967295
 80092d0:	e168      	b.n	80095a4 <SCSI_ProcessCmd+0x2fc>
  }

  switch (cmd[0])
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	781b      	ldrb	r3, [r3, #0]
 80092d6:	2baa      	cmp	r3, #170	@ 0xaa
 80092d8:	f000 8144 	beq.w	8009564 <SCSI_ProcessCmd+0x2bc>
 80092dc:	2baa      	cmp	r3, #170	@ 0xaa
 80092de:	f300 8153 	bgt.w	8009588 <SCSI_ProcessCmd+0x2e0>
 80092e2:	2ba8      	cmp	r3, #168	@ 0xa8
 80092e4:	f000 812c 	beq.w	8009540 <SCSI_ProcessCmd+0x298>
 80092e8:	2ba8      	cmp	r3, #168	@ 0xa8
 80092ea:	f300 814d 	bgt.w	8009588 <SCSI_ProcessCmd+0x2e0>
 80092ee:	2b5a      	cmp	r3, #90	@ 0x5a
 80092f0:	f300 80c0 	bgt.w	8009474 <SCSI_ProcessCmd+0x1cc>
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	f2c0 8147 	blt.w	8009588 <SCSI_ProcessCmd+0x2e0>
 80092fa:	2b5a      	cmp	r3, #90	@ 0x5a
 80092fc:	f200 8144 	bhi.w	8009588 <SCSI_ProcessCmd+0x2e0>
 8009300:	a201      	add	r2, pc, #4	@ (adr r2, 8009308 <SCSI_ProcessCmd+0x60>)
 8009302:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009306:	bf00      	nop
 8009308:	0800947b 	.word	0x0800947b
 800930c:	08009589 	.word	0x08009589
 8009310:	08009589 	.word	0x08009589
 8009314:	0800948d 	.word	0x0800948d
 8009318:	08009589 	.word	0x08009589
 800931c:	08009589 	.word	0x08009589
 8009320:	08009589 	.word	0x08009589
 8009324:	08009589 	.word	0x08009589
 8009328:	08009589 	.word	0x08009589
 800932c:	08009589 	.word	0x08009589
 8009330:	08009589 	.word	0x08009589
 8009334:	08009589 	.word	0x08009589
 8009338:	08009589 	.word	0x08009589
 800933c:	08009589 	.word	0x08009589
 8009340:	08009589 	.word	0x08009589
 8009344:	08009589 	.word	0x08009589
 8009348:	08009589 	.word	0x08009589
 800934c:	08009589 	.word	0x08009589
 8009350:	0800949f 	.word	0x0800949f
 8009354:	08009589 	.word	0x08009589
 8009358:	08009589 	.word	0x08009589
 800935c:	08009589 	.word	0x08009589
 8009360:	08009589 	.word	0x08009589
 8009364:	08009589 	.word	0x08009589
 8009368:	08009589 	.word	0x08009589
 800936c:	08009589 	.word	0x08009589
 8009370:	080094d5 	.word	0x080094d5
 8009374:	080094b1 	.word	0x080094b1
 8009378:	08009589 	.word	0x08009589
 800937c:	08009589 	.word	0x08009589
 8009380:	080094c3 	.word	0x080094c3
 8009384:	08009589 	.word	0x08009589
 8009388:	08009589 	.word	0x08009589
 800938c:	08009589 	.word	0x08009589
 8009390:	08009589 	.word	0x08009589
 8009394:	080094f9 	.word	0x080094f9
 8009398:	08009589 	.word	0x08009589
 800939c:	0800950b 	.word	0x0800950b
 80093a0:	08009589 	.word	0x08009589
 80093a4:	08009589 	.word	0x08009589
 80093a8:	0800952f 	.word	0x0800952f
 80093ac:	08009589 	.word	0x08009589
 80093b0:	08009553 	.word	0x08009553
 80093b4:	08009589 	.word	0x08009589
 80093b8:	08009589 	.word	0x08009589
 80093bc:	08009589 	.word	0x08009589
 80093c0:	08009589 	.word	0x08009589
 80093c4:	08009577 	.word	0x08009577
 80093c8:	08009589 	.word	0x08009589
 80093cc:	08009589 	.word	0x08009589
 80093d0:	08009589 	.word	0x08009589
 80093d4:	08009589 	.word	0x08009589
 80093d8:	08009589 	.word	0x08009589
 80093dc:	08009589 	.word	0x08009589
 80093e0:	08009589 	.word	0x08009589
 80093e4:	08009589 	.word	0x08009589
 80093e8:	08009589 	.word	0x08009589
 80093ec:	08009589 	.word	0x08009589
 80093f0:	08009589 	.word	0x08009589
 80093f4:	08009589 	.word	0x08009589
 80093f8:	08009589 	.word	0x08009589
 80093fc:	08009589 	.word	0x08009589
 8009400:	08009589 	.word	0x08009589
 8009404:	08009589 	.word	0x08009589
 8009408:	08009589 	.word	0x08009589
 800940c:	08009589 	.word	0x08009589
 8009410:	08009589 	.word	0x08009589
 8009414:	08009589 	.word	0x08009589
 8009418:	08009589 	.word	0x08009589
 800941c:	08009589 	.word	0x08009589
 8009420:	08009589 	.word	0x08009589
 8009424:	08009589 	.word	0x08009589
 8009428:	08009589 	.word	0x08009589
 800942c:	08009589 	.word	0x08009589
 8009430:	08009589 	.word	0x08009589
 8009434:	08009589 	.word	0x08009589
 8009438:	08009589 	.word	0x08009589
 800943c:	08009589 	.word	0x08009589
 8009440:	08009589 	.word	0x08009589
 8009444:	08009589 	.word	0x08009589
 8009448:	08009589 	.word	0x08009589
 800944c:	08009589 	.word	0x08009589
 8009450:	08009589 	.word	0x08009589
 8009454:	08009589 	.word	0x08009589
 8009458:	08009589 	.word	0x08009589
 800945c:	08009589 	.word	0x08009589
 8009460:	08009589 	.word	0x08009589
 8009464:	08009589 	.word	0x08009589
 8009468:	08009589 	.word	0x08009589
 800946c:	08009589 	.word	0x08009589
 8009470:	080094e7 	.word	0x080094e7
 8009474:	2b9e      	cmp	r3, #158	@ 0x9e
 8009476:	d051      	beq.n	800951c <SCSI_ProcessCmd+0x274>
 8009478:	e086      	b.n	8009588 <SCSI_ProcessCmd+0x2e0>
  {
    case SCSI_TEST_UNIT_READY:
      ret = SCSI_TestUnitReady(pdev, lun, cmd);
 800947a:	7afb      	ldrb	r3, [r7, #11]
 800947c:	687a      	ldr	r2, [r7, #4]
 800947e:	4619      	mov	r1, r3
 8009480:	68f8      	ldr	r0, [r7, #12]
 8009482:	f000 f893 	bl	80095ac <SCSI_TestUnitReady>
 8009486:	4603      	mov	r3, r0
 8009488:	75fb      	strb	r3, [r7, #23]
      break;
 800948a:	e089      	b.n	80095a0 <SCSI_ProcessCmd+0x2f8>

    case SCSI_REQUEST_SENSE:
      ret = SCSI_RequestSense(pdev, lun, cmd);
 800948c:	7afb      	ldrb	r3, [r7, #11]
 800948e:	687a      	ldr	r2, [r7, #4]
 8009490:	4619      	mov	r1, r3
 8009492:	68f8      	ldr	r0, [r7, #12]
 8009494:	f000 fb9a 	bl	8009bcc <SCSI_RequestSense>
 8009498:	4603      	mov	r3, r0
 800949a:	75fb      	strb	r3, [r7, #23]
      break;
 800949c:	e080      	b.n	80095a0 <SCSI_ProcessCmd+0x2f8>

    case SCSI_INQUIRY:
      ret = SCSI_Inquiry(pdev, lun, cmd);
 800949e:	7afb      	ldrb	r3, [r7, #11]
 80094a0:	687a      	ldr	r2, [r7, #4]
 80094a2:	4619      	mov	r1, r3
 80094a4:	68f8      	ldr	r0, [r7, #12]
 80094a6:	f000 f8db 	bl	8009660 <SCSI_Inquiry>
 80094aa:	4603      	mov	r3, r0
 80094ac:	75fb      	strb	r3, [r7, #23]
      break;
 80094ae:	e077      	b.n	80095a0 <SCSI_ProcessCmd+0x2f8>

    case SCSI_START_STOP_UNIT:
      ret = SCSI_StartStopUnit(pdev, lun, cmd);
 80094b0:	7afb      	ldrb	r3, [r7, #11]
 80094b2:	687a      	ldr	r2, [r7, #4]
 80094b4:	4619      	mov	r1, r3
 80094b6:	68f8      	ldr	r0, [r7, #12]
 80094b8:	f000 fc56 	bl	8009d68 <SCSI_StartStopUnit>
 80094bc:	4603      	mov	r3, r0
 80094be:	75fb      	strb	r3, [r7, #23]
      break;
 80094c0:	e06e      	b.n	80095a0 <SCSI_ProcessCmd+0x2f8>

    case SCSI_ALLOW_MEDIUM_REMOVAL:
      ret = SCSI_AllowPreventRemovable(pdev, lun, cmd);
 80094c2:	7afb      	ldrb	r3, [r7, #11]
 80094c4:	687a      	ldr	r2, [r7, #4]
 80094c6:	4619      	mov	r1, r3
 80094c8:	68f8      	ldr	r0, [r7, #12]
 80094ca:	f000 fca2 	bl	8009e12 <SCSI_AllowPreventRemovable>
 80094ce:	4603      	mov	r3, r0
 80094d0:	75fb      	strb	r3, [r7, #23]
      break;
 80094d2:	e065      	b.n	80095a0 <SCSI_ProcessCmd+0x2f8>

    case SCSI_MODE_SENSE6:
      ret = SCSI_ModeSense6(pdev, lun, cmd);
 80094d4:	7afb      	ldrb	r3, [r7, #11]
 80094d6:	687a      	ldr	r2, [r7, #4]
 80094d8:	4619      	mov	r1, r3
 80094da:	68f8      	ldr	r0, [r7, #12]
 80094dc:	f000 faea 	bl	8009ab4 <SCSI_ModeSense6>
 80094e0:	4603      	mov	r3, r0
 80094e2:	75fb      	strb	r3, [r7, #23]
      break;
 80094e4:	e05c      	b.n	80095a0 <SCSI_ProcessCmd+0x2f8>

    case SCSI_MODE_SENSE10:
      ret = SCSI_ModeSense10(pdev, lun, cmd);
 80094e6:	7afb      	ldrb	r3, [r7, #11]
 80094e8:	687a      	ldr	r2, [r7, #4]
 80094ea:	4619      	mov	r1, r3
 80094ec:	68f8      	ldr	r0, [r7, #12]
 80094ee:	f000 fb27 	bl	8009b40 <SCSI_ModeSense10>
 80094f2:	4603      	mov	r3, r0
 80094f4:	75fb      	strb	r3, [r7, #23]
      break;
 80094f6:	e053      	b.n	80095a0 <SCSI_ProcessCmd+0x2f8>

    case SCSI_READ_FORMAT_CAPACITIES:
      ret = SCSI_ReadFormatCapacity(pdev, lun, cmd);
 80094f8:	7afb      	ldrb	r3, [r7, #11]
 80094fa:	687a      	ldr	r2, [r7, #4]
 80094fc:	4619      	mov	r1, r3
 80094fe:	68f8      	ldr	r0, [r7, #12]
 8009500:	f000 fa5c 	bl	80099bc <SCSI_ReadFormatCapacity>
 8009504:	4603      	mov	r3, r0
 8009506:	75fb      	strb	r3, [r7, #23]
      break;
 8009508:	e04a      	b.n	80095a0 <SCSI_ProcessCmd+0x2f8>

    case SCSI_READ_CAPACITY10:
      ret = SCSI_ReadCapacity10(pdev, lun, cmd);
 800950a:	7afb      	ldrb	r3, [r7, #11]
 800950c:	687a      	ldr	r2, [r7, #4]
 800950e:	4619      	mov	r1, r3
 8009510:	68f8      	ldr	r0, [r7, #12]
 8009512:	f000 f921 	bl	8009758 <SCSI_ReadCapacity10>
 8009516:	4603      	mov	r3, r0
 8009518:	75fb      	strb	r3, [r7, #23]
      break;
 800951a:	e041      	b.n	80095a0 <SCSI_ProcessCmd+0x2f8>

    case SCSI_READ_CAPACITY16:
      ret = SCSI_ReadCapacity16(pdev, lun, cmd);
 800951c:	7afb      	ldrb	r3, [r7, #11]
 800951e:	687a      	ldr	r2, [r7, #4]
 8009520:	4619      	mov	r1, r3
 8009522:	68f8      	ldr	r0, [r7, #12]
 8009524:	f000 f996 	bl	8009854 <SCSI_ReadCapacity16>
 8009528:	4603      	mov	r3, r0
 800952a:	75fb      	strb	r3, [r7, #23]
      break;
 800952c:	e038      	b.n	80095a0 <SCSI_ProcessCmd+0x2f8>

    case SCSI_READ10:
      ret = SCSI_Read10(pdev, lun, cmd);
 800952e:	7afb      	ldrb	r3, [r7, #11]
 8009530:	687a      	ldr	r2, [r7, #4]
 8009532:	4619      	mov	r1, r3
 8009534:	68f8      	ldr	r0, [r7, #12]
 8009536:	f000 fc99 	bl	8009e6c <SCSI_Read10>
 800953a:	4603      	mov	r3, r0
 800953c:	75fb      	strb	r3, [r7, #23]
      break;
 800953e:	e02f      	b.n	80095a0 <SCSI_ProcessCmd+0x2f8>

    case SCSI_READ12:
      ret = SCSI_Read12(pdev, lun, cmd);
 8009540:	7afb      	ldrb	r3, [r7, #11]
 8009542:	687a      	ldr	r2, [r7, #4]
 8009544:	4619      	mov	r1, r3
 8009546:	68f8      	ldr	r0, [r7, #12]
 8009548:	f000 fd3a 	bl	8009fc0 <SCSI_Read12>
 800954c:	4603      	mov	r3, r0
 800954e:	75fb      	strb	r3, [r7, #23]
      break;
 8009550:	e026      	b.n	80095a0 <SCSI_ProcessCmd+0x2f8>

    case SCSI_WRITE10:
      ret = SCSI_Write10(pdev, lun, cmd);
 8009552:	7afb      	ldrb	r3, [r7, #11]
 8009554:	687a      	ldr	r2, [r7, #4]
 8009556:	4619      	mov	r1, r3
 8009558:	68f8      	ldr	r0, [r7, #12]
 800955a:	f000 fde5 	bl	800a128 <SCSI_Write10>
 800955e:	4603      	mov	r3, r0
 8009560:	75fb      	strb	r3, [r7, #23]
      break;
 8009562:	e01d      	b.n	80095a0 <SCSI_ProcessCmd+0x2f8>

    case SCSI_WRITE12:
      ret = SCSI_Write12(pdev, lun, cmd);
 8009564:	7afb      	ldrb	r3, [r7, #11]
 8009566:	687a      	ldr	r2, [r7, #4]
 8009568:	4619      	mov	r1, r3
 800956a:	68f8      	ldr	r0, [r7, #12]
 800956c:	f000 feb2 	bl	800a2d4 <SCSI_Write12>
 8009570:	4603      	mov	r3, r0
 8009572:	75fb      	strb	r3, [r7, #23]
      break;
 8009574:	e014      	b.n	80095a0 <SCSI_ProcessCmd+0x2f8>

    case SCSI_VERIFY10:
      ret = SCSI_Verify10(pdev, lun, cmd);
 8009576:	7afb      	ldrb	r3, [r7, #11]
 8009578:	687a      	ldr	r2, [r7, #4]
 800957a:	4619      	mov	r1, r3
 800957c:	68f8      	ldr	r0, [r7, #12]
 800957e:	f000 ff8f 	bl	800a4a0 <SCSI_Verify10>
 8009582:	4603      	mov	r3, r0
 8009584:	75fb      	strb	r3, [r7, #23]
      break;
 8009586:	e00b      	b.n	80095a0 <SCSI_ProcessCmd+0x2f8>

    default:
      SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_CDB);
 8009588:	7af9      	ldrb	r1, [r7, #11]
 800958a:	2320      	movs	r3, #32
 800958c:	2205      	movs	r2, #5
 800958e:	68f8      	ldr	r0, [r7, #12]
 8009590:	f000 fb9f 	bl	8009cd2 <SCSI_SenseCode>
      hmsc->bot_status = USBD_BOT_STATUS_ERROR;
 8009594:	693b      	ldr	r3, [r7, #16]
 8009596:	2202      	movs	r2, #2
 8009598:	725a      	strb	r2, [r3, #9]
      ret = -1;
 800959a:	23ff      	movs	r3, #255	@ 0xff
 800959c:	75fb      	strb	r3, [r7, #23]
      break;
 800959e:	bf00      	nop
  }

  return ret;
 80095a0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80095a4:	4618      	mov	r0, r3
 80095a6:	3718      	adds	r7, #24
 80095a8:	46bd      	mov	sp, r7
 80095aa:	bd80      	pop	{r7, pc}

080095ac <SCSI_TestUnitReady>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_TestUnitReady(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 80095ac:	b580      	push	{r7, lr}
 80095ae:	b086      	sub	sp, #24
 80095b0:	af00      	add	r7, sp, #0
 80095b2:	60f8      	str	r0, [r7, #12]
 80095b4:	460b      	mov	r3, r1
 80095b6:	607a      	str	r2, [r7, #4]
 80095b8:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	32b0      	adds	r2, #176	@ 0xb0
 80095c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095c8:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 80095ca:	697b      	ldr	r3, [r7, #20]
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d102      	bne.n	80095d6 <SCSI_TestUnitReady+0x2a>
  {
    return -1;
 80095d0:	f04f 33ff 	mov.w	r3, #4294967295
 80095d4:	e03f      	b.n	8009656 <SCSI_TestUnitReady+0xaa>
  }

  /* case 9 : Hi > D0 */
  if (hmsc->cbw.dDataLength != 0U)
 80095d6:	697b      	ldr	r3, [r7, #20]
 80095d8:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d00a      	beq.n	80095f6 <SCSI_TestUnitReady+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80095e0:	697b      	ldr	r3, [r7, #20]
 80095e2:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 80095e6:	2320      	movs	r3, #32
 80095e8:	2205      	movs	r2, #5
 80095ea:	68f8      	ldr	r0, [r7, #12]
 80095ec:	f000 fb71 	bl	8009cd2 <SCSI_SenseCode>

    return -1;
 80095f0:	f04f 33ff 	mov.w	r3, #4294967295
 80095f4:	e02f      	b.n	8009656 <SCSI_TestUnitReady+0xaa>
  }

  if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 80095f6:	697b      	ldr	r3, [r7, #20]
 80095f8:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 80095fc:	2b02      	cmp	r3, #2
 80095fe:	d10b      	bne.n	8009618 <SCSI_TestUnitReady+0x6c>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8009600:	7af9      	ldrb	r1, [r7, #11]
 8009602:	233a      	movs	r3, #58	@ 0x3a
 8009604:	2202      	movs	r2, #2
 8009606:	68f8      	ldr	r0, [r7, #12]
 8009608:	f000 fb63 	bl	8009cd2 <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 800960c:	697b      	ldr	r3, [r7, #20]
 800960e:	2205      	movs	r2, #5
 8009610:	721a      	strb	r2, [r3, #8]
    return -1;
 8009612:	f04f 33ff 	mov.w	r3, #4294967295
 8009616:	e01e      	b.n	8009656 <SCSI_TestUnitReady+0xaa>
  }

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800961e:	68fa      	ldr	r2, [r7, #12]
 8009620:	33b0      	adds	r3, #176	@ 0xb0
 8009622:	009b      	lsls	r3, r3, #2
 8009624:	4413      	add	r3, r2
 8009626:	685b      	ldr	r3, [r3, #4]
 8009628:	689b      	ldr	r3, [r3, #8]
 800962a:	7afa      	ldrb	r2, [r7, #11]
 800962c:	4610      	mov	r0, r2
 800962e:	4798      	blx	r3
 8009630:	4603      	mov	r3, r0
 8009632:	2b00      	cmp	r3, #0
 8009634:	d00b      	beq.n	800964e <SCSI_TestUnitReady+0xa2>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8009636:	7af9      	ldrb	r1, [r7, #11]
 8009638:	233a      	movs	r3, #58	@ 0x3a
 800963a:	2202      	movs	r2, #2
 800963c:	68f8      	ldr	r0, [r7, #12]
 800963e:	f000 fb48 	bl	8009cd2 <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 8009642:	697b      	ldr	r3, [r7, #20]
 8009644:	2205      	movs	r2, #5
 8009646:	721a      	strb	r2, [r3, #8]

    return -1;
 8009648:	f04f 33ff 	mov.w	r3, #4294967295
 800964c:	e003      	b.n	8009656 <SCSI_TestUnitReady+0xaa>
  }
  hmsc->bot_data_length = 0U;
 800964e:	697b      	ldr	r3, [r7, #20]
 8009650:	2200      	movs	r2, #0
 8009652:	60da      	str	r2, [r3, #12]

  return 0;
 8009654:	2300      	movs	r3, #0
}
 8009656:	4618      	mov	r0, r3
 8009658:	3718      	adds	r7, #24
 800965a:	46bd      	mov	sp, r7
 800965c:	bd80      	pop	{r7, pc}
	...

08009660 <SCSI_Inquiry>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Inquiry(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009660:	b580      	push	{r7, lr}
 8009662:	b088      	sub	sp, #32
 8009664:	af00      	add	r7, sp, #0
 8009666:	60f8      	str	r0, [r7, #12]
 8009668:	460b      	mov	r3, r1
 800966a:	607a      	str	r2, [r7, #4]
 800966c:	72fb      	strb	r3, [r7, #11]
  uint8_t *pPage;
  uint16_t len;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	32b0      	adds	r2, #176	@ 0xb0
 8009678:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800967c:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 800967e:	69bb      	ldr	r3, [r7, #24]
 8009680:	2b00      	cmp	r3, #0
 8009682:	d102      	bne.n	800968a <SCSI_Inquiry+0x2a>
  {
    return -1;
 8009684:	f04f 33ff 	mov.w	r3, #4294967295
 8009688:	e05e      	b.n	8009748 <SCSI_Inquiry+0xe8>
  }

  if (hmsc->cbw.dDataLength == 0U)
 800968a:	69bb      	ldr	r3, [r7, #24]
 800968c:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8009690:	2b00      	cmp	r3, #0
 8009692:	d10a      	bne.n	80096aa <SCSI_Inquiry+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8009694:	69bb      	ldr	r3, [r7, #24]
 8009696:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800969a:	2320      	movs	r3, #32
 800969c:	2205      	movs	r2, #5
 800969e:	68f8      	ldr	r0, [r7, #12]
 80096a0:	f000 fb17 	bl	8009cd2 <SCSI_SenseCode>
    return -1;
 80096a4:	f04f 33ff 	mov.w	r3, #4294967295
 80096a8:	e04e      	b.n	8009748 <SCSI_Inquiry+0xe8>
  }

  if ((params[1] & 0x01U) != 0U) /* Evpd is set */
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	3301      	adds	r3, #1
 80096ae:	781b      	ldrb	r3, [r3, #0]
 80096b0:	f003 0301 	and.w	r3, r3, #1
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d020      	beq.n	80096fa <SCSI_Inquiry+0x9a>
  {
    if (params[2] == 0U) /* Request for Supported Vital Product Data Pages*/
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	3302      	adds	r3, #2
 80096bc:	781b      	ldrb	r3, [r3, #0]
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d105      	bne.n	80096ce <SCSI_Inquiry+0x6e>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page00_Inquiry_Data, LENGTH_INQUIRY_PAGE00);
 80096c2:	2206      	movs	r2, #6
 80096c4:	4922      	ldr	r1, [pc, #136]	@ (8009750 <SCSI_Inquiry+0xf0>)
 80096c6:	69b8      	ldr	r0, [r7, #24]
 80096c8:	f001 f870 	bl	800a7ac <SCSI_UpdateBotData>
 80096cc:	e03b      	b.n	8009746 <SCSI_Inquiry+0xe6>
    }
    else if (params[2] == 0x80U) /* Request for VPD page 0x80 Unit Serial Number */
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	3302      	adds	r3, #2
 80096d2:	781b      	ldrb	r3, [r3, #0]
 80096d4:	2b80      	cmp	r3, #128	@ 0x80
 80096d6:	d105      	bne.n	80096e4 <SCSI_Inquiry+0x84>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page80_Inquiry_Data, LENGTH_INQUIRY_PAGE80);
 80096d8:	2208      	movs	r2, #8
 80096da:	491e      	ldr	r1, [pc, #120]	@ (8009754 <SCSI_Inquiry+0xf4>)
 80096dc:	69b8      	ldr	r0, [r7, #24]
 80096de:	f001 f865 	bl	800a7ac <SCSI_UpdateBotData>
 80096e2:	e030      	b.n	8009746 <SCSI_Inquiry+0xe6>
    }
    else /* Request Not supported */
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST,
 80096e4:	69bb      	ldr	r3, [r7, #24]
 80096e6:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 80096ea:	2324      	movs	r3, #36	@ 0x24
 80096ec:	2205      	movs	r2, #5
 80096ee:	68f8      	ldr	r0, [r7, #12]
 80096f0:	f000 faef 	bl	8009cd2 <SCSI_SenseCode>
                     INVALID_FIELED_IN_COMMAND);

      return -1;
 80096f4:	f04f 33ff 	mov.w	r3, #4294967295
 80096f8:	e026      	b.n	8009748 <SCSI_Inquiry+0xe8>
    }
  }
  else
  {

    pPage = (uint8_t *) & ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId]) \
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009700:	68fa      	ldr	r2, [r7, #12]
 8009702:	33b0      	adds	r3, #176	@ 0xb0
 8009704:	009b      	lsls	r3, r3, #2
 8009706:	4413      	add	r3, r2
 8009708:	685b      	ldr	r3, [r3, #4]
            ->pInquiry[lun * STANDARD_INQUIRY_DATA_LEN];
 800970a:	69d9      	ldr	r1, [r3, #28]
 800970c:	7afa      	ldrb	r2, [r7, #11]
 800970e:	4613      	mov	r3, r2
 8009710:	00db      	lsls	r3, r3, #3
 8009712:	4413      	add	r3, r2
 8009714:	009b      	lsls	r3, r3, #2
    pPage = (uint8_t *) & ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId]) \
 8009716:	440b      	add	r3, r1
 8009718:	617b      	str	r3, [r7, #20]
    len = (uint16_t)pPage[4] + 5U;
 800971a:	697b      	ldr	r3, [r7, #20]
 800971c:	3304      	adds	r3, #4
 800971e:	781b      	ldrb	r3, [r3, #0]
 8009720:	3305      	adds	r3, #5
 8009722:	83fb      	strh	r3, [r7, #30]

    if (params[4] <= len)
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	3304      	adds	r3, #4
 8009728:	781b      	ldrb	r3, [r3, #0]
 800972a:	461a      	mov	r2, r3
 800972c:	8bfb      	ldrh	r3, [r7, #30]
 800972e:	4293      	cmp	r3, r2
 8009730:	d303      	bcc.n	800973a <SCSI_Inquiry+0xda>
    {
      len = params[4];
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	3304      	adds	r3, #4
 8009736:	781b      	ldrb	r3, [r3, #0]
 8009738:	83fb      	strh	r3, [r7, #30]
    }

    (void)SCSI_UpdateBotData(hmsc, pPage, len);
 800973a:	8bfb      	ldrh	r3, [r7, #30]
 800973c:	461a      	mov	r2, r3
 800973e:	6979      	ldr	r1, [r7, #20]
 8009740:	69b8      	ldr	r0, [r7, #24]
 8009742:	f001 f833 	bl	800a7ac <SCSI_UpdateBotData>
  }

  return 0;
 8009746:	2300      	movs	r3, #0
}
 8009748:	4618      	mov	r0, r3
 800974a:	3720      	adds	r7, #32
 800974c:	46bd      	mov	sp, r7
 800974e:	bd80      	pop	{r7, pc}
 8009750:	2000008c 	.word	0x2000008c
 8009754:	20000094 	.word	0x20000094

08009758 <SCSI_ReadCapacity10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadCapacity10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009758:	b580      	push	{r7, lr}
 800975a:	b086      	sub	sp, #24
 800975c:	af00      	add	r7, sp, #0
 800975e:	60f8      	str	r0, [r7, #12]
 8009760:	460b      	mov	r3, r1
 8009762:	607a      	str	r2, [r7, #4]
 8009764:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	32b0      	adds	r2, #176	@ 0xb0
 8009770:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009774:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 8009776:	697b      	ldr	r3, [r7, #20]
 8009778:	2b00      	cmp	r3, #0
 800977a:	d102      	bne.n	8009782 <SCSI_ReadCapacity10+0x2a>
  {
    return -1;
 800977c:	f04f 33ff 	mov.w	r3, #4294967295
 8009780:	e064      	b.n	800984c <SCSI_ReadCapacity10+0xf4>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &hmsc->scsi_blk_nbr,
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009788:	68fa      	ldr	r2, [r7, #12]
 800978a:	33b0      	adds	r3, #176	@ 0xb0
 800978c:	009b      	lsls	r3, r3, #2
 800978e:	4413      	add	r3, r2
 8009790:	685b      	ldr	r3, [r3, #4]
 8009792:	685b      	ldr	r3, [r3, #4]
 8009794:	697a      	ldr	r2, [r7, #20]
 8009796:	f502 711a 	add.w	r1, r2, #616	@ 0x268
 800979a:	697a      	ldr	r2, [r7, #20]
 800979c:	f502 7219 	add.w	r2, r2, #612	@ 0x264
 80097a0:	7af8      	ldrb	r0, [r7, #11]
 80097a2:	4798      	blx	r3
 80097a4:	4603      	mov	r3, r0
 80097a6:	74fb      	strb	r3, [r7, #19]
                                                                             &hmsc->scsi_blk_size);

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 80097a8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d104      	bne.n	80097ba <SCSI_ReadCapacity10+0x62>
 80097b0:	697b      	ldr	r3, [r7, #20]
 80097b2:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 80097b6:	2b02      	cmp	r3, #2
 80097b8:	d108      	bne.n	80097cc <SCSI_ReadCapacity10+0x74>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80097ba:	7af9      	ldrb	r1, [r7, #11]
 80097bc:	233a      	movs	r3, #58	@ 0x3a
 80097be:	2202      	movs	r2, #2
 80097c0:	68f8      	ldr	r0, [r7, #12]
 80097c2:	f000 fa86 	bl	8009cd2 <SCSI_SenseCode>
    return -1;
 80097c6:	f04f 33ff 	mov.w	r3, #4294967295
 80097ca:	e03f      	b.n	800984c <SCSI_ReadCapacity10+0xf4>
  }

  hmsc->bot_data[0] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 24);
 80097cc:	697b      	ldr	r3, [r7, #20]
 80097ce:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 80097d2:	3b01      	subs	r3, #1
 80097d4:	0e1b      	lsrs	r3, r3, #24
 80097d6:	b2da      	uxtb	r2, r3
 80097d8:	697b      	ldr	r3, [r7, #20]
 80097da:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[1] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 16);
 80097dc:	697b      	ldr	r3, [r7, #20]
 80097de:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 80097e2:	3b01      	subs	r3, #1
 80097e4:	0c1b      	lsrs	r3, r3, #16
 80097e6:	b2da      	uxtb	r2, r3
 80097e8:	697b      	ldr	r3, [r7, #20]
 80097ea:	745a      	strb	r2, [r3, #17]
  hmsc->bot_data[2] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >>  8);
 80097ec:	697b      	ldr	r3, [r7, #20]
 80097ee:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 80097f2:	3b01      	subs	r3, #1
 80097f4:	0a1b      	lsrs	r3, r3, #8
 80097f6:	b2da      	uxtb	r2, r3
 80097f8:	697b      	ldr	r3, [r7, #20]
 80097fa:	749a      	strb	r2, [r3, #18]
  hmsc->bot_data[3] = (uint8_t)(hmsc->scsi_blk_nbr - 1U);
 80097fc:	697b      	ldr	r3, [r7, #20]
 80097fe:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 8009802:	b2db      	uxtb	r3, r3
 8009804:	3b01      	subs	r3, #1
 8009806:	b2da      	uxtb	r2, r3
 8009808:	697b      	ldr	r3, [r7, #20]
 800980a:	74da      	strb	r2, [r3, #19]

  hmsc->bot_data[4] = (uint8_t)(hmsc->scsi_blk_size >>  24);
 800980c:	697b      	ldr	r3, [r7, #20]
 800980e:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 8009812:	161b      	asrs	r3, r3, #24
 8009814:	b2da      	uxtb	r2, r3
 8009816:	697b      	ldr	r3, [r7, #20]
 8009818:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)(hmsc->scsi_blk_size >>  16);
 800981a:	697b      	ldr	r3, [r7, #20]
 800981c:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 8009820:	141b      	asrs	r3, r3, #16
 8009822:	b2da      	uxtb	r2, r3
 8009824:	697b      	ldr	r3, [r7, #20]
 8009826:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)(hmsc->scsi_blk_size >>  8);
 8009828:	697b      	ldr	r3, [r7, #20]
 800982a:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 800982e:	0a1b      	lsrs	r3, r3, #8
 8009830:	b29b      	uxth	r3, r3
 8009832:	b2da      	uxtb	r2, r3
 8009834:	697b      	ldr	r3, [r7, #20]
 8009836:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(hmsc->scsi_blk_size);
 8009838:	697b      	ldr	r3, [r7, #20]
 800983a:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 800983e:	b2da      	uxtb	r2, r3
 8009840:	697b      	ldr	r3, [r7, #20]
 8009842:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data_length = 8U;
 8009844:	697b      	ldr	r3, [r7, #20]
 8009846:	2208      	movs	r2, #8
 8009848:	60da      	str	r2, [r3, #12]

  return 0;
 800984a:	2300      	movs	r3, #0

}
 800984c:	4618      	mov	r0, r3
 800984e:	3718      	adds	r7, #24
 8009850:	46bd      	mov	sp, r7
 8009852:	bd80      	pop	{r7, pc}

08009854 <SCSI_ReadCapacity16>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadCapacity16(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009854:	b580      	push	{r7, lr}
 8009856:	b088      	sub	sp, #32
 8009858:	af00      	add	r7, sp, #0
 800985a:	60f8      	str	r0, [r7, #12]
 800985c:	460b      	mov	r3, r1
 800985e:	607a      	str	r2, [r7, #4]
 8009860:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint32_t idx;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	32b0      	adds	r2, #176	@ 0xb0
 800986c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009870:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 8009872:	69bb      	ldr	r3, [r7, #24]
 8009874:	2b00      	cmp	r3, #0
 8009876:	d102      	bne.n	800987e <SCSI_ReadCapacity16+0x2a>
  {
    return -1;
 8009878:	f04f 33ff 	mov.w	r3, #4294967295
 800987c:	e09a      	b.n	80099b4 <SCSI_ReadCapacity16+0x160>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &hmsc->scsi_blk_nbr,
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009884:	68fa      	ldr	r2, [r7, #12]
 8009886:	33b0      	adds	r3, #176	@ 0xb0
 8009888:	009b      	lsls	r3, r3, #2
 800988a:	4413      	add	r3, r2
 800988c:	685b      	ldr	r3, [r3, #4]
 800988e:	685b      	ldr	r3, [r3, #4]
 8009890:	69ba      	ldr	r2, [r7, #24]
 8009892:	f502 711a 	add.w	r1, r2, #616	@ 0x268
 8009896:	69ba      	ldr	r2, [r7, #24]
 8009898:	f502 7219 	add.w	r2, r2, #612	@ 0x264
 800989c:	7af8      	ldrb	r0, [r7, #11]
 800989e:	4798      	blx	r3
 80098a0:	4603      	mov	r3, r0
 80098a2:	75fb      	strb	r3, [r7, #23]
                                                                             &hmsc->scsi_blk_size);

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 80098a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d104      	bne.n	80098b6 <SCSI_ReadCapacity16+0x62>
 80098ac:	69bb      	ldr	r3, [r7, #24]
 80098ae:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 80098b2:	2b02      	cmp	r3, #2
 80098b4:	d108      	bne.n	80098c8 <SCSI_ReadCapacity16+0x74>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80098b6:	7af9      	ldrb	r1, [r7, #11]
 80098b8:	233a      	movs	r3, #58	@ 0x3a
 80098ba:	2202      	movs	r2, #2
 80098bc:	68f8      	ldr	r0, [r7, #12]
 80098be:	f000 fa08 	bl	8009cd2 <SCSI_SenseCode>
    return -1;
 80098c2:	f04f 33ff 	mov.w	r3, #4294967295
 80098c6:	e075      	b.n	80099b4 <SCSI_ReadCapacity16+0x160>
  }

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	330a      	adds	r3, #10
 80098cc:	781b      	ldrb	r3, [r3, #0]
 80098ce:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	330b      	adds	r3, #11
 80098d4:	781b      	ldrb	r3, [r3, #0]
 80098d6:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 80098d8:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	330c      	adds	r3, #12
 80098de:	781b      	ldrb	r3, [r3, #0]
 80098e0:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 80098e2:	4313      	orrs	r3, r2
                          (uint32_t)params[13];
 80098e4:	687a      	ldr	r2, [r7, #4]
 80098e6:	320d      	adds	r2, #13
 80098e8:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 80098ea:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 80098ec:	69bb      	ldr	r3, [r7, #24]
 80098ee:	60da      	str	r2, [r3, #12]

  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 80098f0:	2300      	movs	r3, #0
 80098f2:	61fb      	str	r3, [r7, #28]
 80098f4:	e008      	b.n	8009908 <SCSI_ReadCapacity16+0xb4>
  {
    hmsc->bot_data[idx] = 0U;
 80098f6:	69ba      	ldr	r2, [r7, #24]
 80098f8:	69fb      	ldr	r3, [r7, #28]
 80098fa:	4413      	add	r3, r2
 80098fc:	3310      	adds	r3, #16
 80098fe:	2200      	movs	r2, #0
 8009900:	701a      	strb	r2, [r3, #0]
  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 8009902:	69fb      	ldr	r3, [r7, #28]
 8009904:	3301      	adds	r3, #1
 8009906:	61fb      	str	r3, [r7, #28]
 8009908:	69bb      	ldr	r3, [r7, #24]
 800990a:	68db      	ldr	r3, [r3, #12]
 800990c:	69fa      	ldr	r2, [r7, #28]
 800990e:	429a      	cmp	r2, r3
 8009910:	d3f1      	bcc.n	80098f6 <SCSI_ReadCapacity16+0xa2>
  }

  hmsc->bot_data[4] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 24);
 8009912:	69bb      	ldr	r3, [r7, #24]
 8009914:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 8009918:	3b01      	subs	r3, #1
 800991a:	0e1b      	lsrs	r3, r3, #24
 800991c:	b2da      	uxtb	r2, r3
 800991e:	69bb      	ldr	r3, [r7, #24]
 8009920:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 16);
 8009922:	69bb      	ldr	r3, [r7, #24]
 8009924:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 8009928:	3b01      	subs	r3, #1
 800992a:	0c1b      	lsrs	r3, r3, #16
 800992c:	b2da      	uxtb	r2, r3
 800992e:	69bb      	ldr	r3, [r7, #24]
 8009930:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >>  8);
 8009932:	69bb      	ldr	r3, [r7, #24]
 8009934:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 8009938:	3b01      	subs	r3, #1
 800993a:	0a1b      	lsrs	r3, r3, #8
 800993c:	b2da      	uxtb	r2, r3
 800993e:	69bb      	ldr	r3, [r7, #24]
 8009940:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(hmsc->scsi_blk_nbr - 1U);
 8009942:	69bb      	ldr	r3, [r7, #24]
 8009944:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 8009948:	b2db      	uxtb	r3, r3
 800994a:	3b01      	subs	r3, #1
 800994c:	b2da      	uxtb	r2, r3
 800994e:	69bb      	ldr	r3, [r7, #24]
 8009950:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = (uint8_t)(hmsc->scsi_blk_size >>  24);
 8009952:	69bb      	ldr	r3, [r7, #24]
 8009954:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 8009958:	161b      	asrs	r3, r3, #24
 800995a:	b2da      	uxtb	r2, r3
 800995c:	69bb      	ldr	r3, [r7, #24]
 800995e:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(hmsc->scsi_blk_size >>  16);
 8009960:	69bb      	ldr	r3, [r7, #24]
 8009962:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 8009966:	141b      	asrs	r3, r3, #16
 8009968:	b2da      	uxtb	r2, r3
 800996a:	69bb      	ldr	r3, [r7, #24]
 800996c:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(hmsc->scsi_blk_size >>  8);
 800996e:	69bb      	ldr	r3, [r7, #24]
 8009970:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 8009974:	0a1b      	lsrs	r3, r3, #8
 8009976:	b29b      	uxth	r3, r3
 8009978:	b2da      	uxtb	r2, r3
 800997a:	69bb      	ldr	r3, [r7, #24]
 800997c:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(hmsc->scsi_blk_size);
 800997e:	69bb      	ldr	r3, [r7, #24]
 8009980:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 8009984:	b2da      	uxtb	r2, r3
 8009986:	69bb      	ldr	r3, [r7, #24]
 8009988:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	330a      	adds	r3, #10
 800998e:	781b      	ldrb	r3, [r3, #0]
 8009990:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	330b      	adds	r3, #11
 8009996:	781b      	ldrb	r3, [r3, #0]
 8009998:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800999a:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	330c      	adds	r3, #12
 80099a0:	781b      	ldrb	r3, [r3, #0]
 80099a2:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 80099a4:	4313      	orrs	r3, r2
                          (uint32_t)params[13];
 80099a6:	687a      	ldr	r2, [r7, #4]
 80099a8:	320d      	adds	r2, #13
 80099aa:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 80099ac:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 80099ae:	69bb      	ldr	r3, [r7, #24]
 80099b0:	60da      	str	r2, [r3, #12]

  return 0;
 80099b2:	2300      	movs	r3, #0
}
 80099b4:	4618      	mov	r0, r3
 80099b6:	3720      	adds	r7, #32
 80099b8:	46bd      	mov	sp, r7
 80099ba:	bd80      	pop	{r7, pc}

080099bc <SCSI_ReadFormatCapacity>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadFormatCapacity(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 80099bc:	b580      	push	{r7, lr}
 80099be:	b088      	sub	sp, #32
 80099c0:	af00      	add	r7, sp, #0
 80099c2:	60f8      	str	r0, [r7, #12]
 80099c4:	460b      	mov	r3, r1
 80099c6:	607a      	str	r2, [r7, #4]
 80099c8:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint16_t blk_size;
  uint32_t blk_nbr;
  uint16_t i;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	32b0      	adds	r2, #176	@ 0xb0
 80099d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80099d8:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 80099da:	69bb      	ldr	r3, [r7, #24]
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d102      	bne.n	80099e6 <SCSI_ReadFormatCapacity+0x2a>
  {
    return -1;
 80099e0:	f04f 33ff 	mov.w	r3, #4294967295
 80099e4:	e061      	b.n	8009aaa <SCSI_ReadFormatCapacity+0xee>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &blk_nbr, &blk_size);
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80099ec:	68fa      	ldr	r2, [r7, #12]
 80099ee:	33b0      	adds	r3, #176	@ 0xb0
 80099f0:	009b      	lsls	r3, r3, #2
 80099f2:	4413      	add	r3, r2
 80099f4:	685b      	ldr	r3, [r3, #4]
 80099f6:	685b      	ldr	r3, [r3, #4]
 80099f8:	f107 0214 	add.w	r2, r7, #20
 80099fc:	f107 0110 	add.w	r1, r7, #16
 8009a00:	7af8      	ldrb	r0, [r7, #11]
 8009a02:	4798      	blx	r3
 8009a04:	4603      	mov	r3, r0
 8009a06:	75fb      	strb	r3, [r7, #23]

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 8009a08:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d104      	bne.n	8009a1a <SCSI_ReadFormatCapacity+0x5e>
 8009a10:	69bb      	ldr	r3, [r7, #24]
 8009a12:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 8009a16:	2b02      	cmp	r3, #2
 8009a18:	d108      	bne.n	8009a2c <SCSI_ReadFormatCapacity+0x70>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8009a1a:	7af9      	ldrb	r1, [r7, #11]
 8009a1c:	233a      	movs	r3, #58	@ 0x3a
 8009a1e:	2202      	movs	r2, #2
 8009a20:	68f8      	ldr	r0, [r7, #12]
 8009a22:	f000 f956 	bl	8009cd2 <SCSI_SenseCode>
    return -1;
 8009a26:	f04f 33ff 	mov.w	r3, #4294967295
 8009a2a:	e03e      	b.n	8009aaa <SCSI_ReadFormatCapacity+0xee>
  }

  for (i = 0U; i < 12U ; i++)
 8009a2c:	2300      	movs	r3, #0
 8009a2e:	83fb      	strh	r3, [r7, #30]
 8009a30:	e007      	b.n	8009a42 <SCSI_ReadFormatCapacity+0x86>
  {
    hmsc->bot_data[i] = 0U;
 8009a32:	8bfb      	ldrh	r3, [r7, #30]
 8009a34:	69ba      	ldr	r2, [r7, #24]
 8009a36:	4413      	add	r3, r2
 8009a38:	2200      	movs	r2, #0
 8009a3a:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < 12U ; i++)
 8009a3c:	8bfb      	ldrh	r3, [r7, #30]
 8009a3e:	3301      	adds	r3, #1
 8009a40:	83fb      	strh	r3, [r7, #30]
 8009a42:	8bfb      	ldrh	r3, [r7, #30]
 8009a44:	2b0b      	cmp	r3, #11
 8009a46:	d9f4      	bls.n	8009a32 <SCSI_ReadFormatCapacity+0x76>
  }

  hmsc->bot_data[3] = 0x08U;
 8009a48:	69bb      	ldr	r3, [r7, #24]
 8009a4a:	2208      	movs	r2, #8
 8009a4c:	74da      	strb	r2, [r3, #19]
  hmsc->bot_data[4] = (uint8_t)((blk_nbr - 1U) >> 24);
 8009a4e:	693b      	ldr	r3, [r7, #16]
 8009a50:	3b01      	subs	r3, #1
 8009a52:	0e1b      	lsrs	r3, r3, #24
 8009a54:	b2da      	uxtb	r2, r3
 8009a56:	69bb      	ldr	r3, [r7, #24]
 8009a58:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((blk_nbr - 1U) >> 16);
 8009a5a:	693b      	ldr	r3, [r7, #16]
 8009a5c:	3b01      	subs	r3, #1
 8009a5e:	0c1b      	lsrs	r3, r3, #16
 8009a60:	b2da      	uxtb	r2, r3
 8009a62:	69bb      	ldr	r3, [r7, #24]
 8009a64:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((blk_nbr - 1U) >>  8);
 8009a66:	693b      	ldr	r3, [r7, #16]
 8009a68:	3b01      	subs	r3, #1
 8009a6a:	0a1b      	lsrs	r3, r3, #8
 8009a6c:	b2da      	uxtb	r2, r3
 8009a6e:	69bb      	ldr	r3, [r7, #24]
 8009a70:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(blk_nbr - 1U);
 8009a72:	693b      	ldr	r3, [r7, #16]
 8009a74:	b2db      	uxtb	r3, r3
 8009a76:	3b01      	subs	r3, #1
 8009a78:	b2da      	uxtb	r2, r3
 8009a7a:	69bb      	ldr	r3, [r7, #24]
 8009a7c:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = 0x02U;
 8009a7e:	69bb      	ldr	r3, [r7, #24]
 8009a80:	2202      	movs	r2, #2
 8009a82:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(blk_size >>  16);
 8009a84:	8abb      	ldrh	r3, [r7, #20]
 8009a86:	141b      	asrs	r3, r3, #16
 8009a88:	b2da      	uxtb	r2, r3
 8009a8a:	69bb      	ldr	r3, [r7, #24]
 8009a8c:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(blk_size >>  8);
 8009a8e:	8abb      	ldrh	r3, [r7, #20]
 8009a90:	0a1b      	lsrs	r3, r3, #8
 8009a92:	b29b      	uxth	r3, r3
 8009a94:	b2da      	uxtb	r2, r3
 8009a96:	69bb      	ldr	r3, [r7, #24]
 8009a98:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(blk_size);
 8009a9a:	8abb      	ldrh	r3, [r7, #20]
 8009a9c:	b2da      	uxtb	r2, r3
 8009a9e:	69bb      	ldr	r3, [r7, #24]
 8009aa0:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = 12U;
 8009aa2:	69bb      	ldr	r3, [r7, #24]
 8009aa4:	220c      	movs	r2, #12
 8009aa6:	60da      	str	r2, [r3, #12]

  return 0;
 8009aa8:	2300      	movs	r3, #0
}
 8009aaa:	4618      	mov	r0, r3
 8009aac:	3720      	adds	r7, #32
 8009aae:	46bd      	mov	sp, r7
 8009ab0:	bd80      	pop	{r7, pc}
	...

08009ab4 <SCSI_ModeSense6>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ModeSense6(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009ab4:	b580      	push	{r7, lr}
 8009ab6:	b086      	sub	sp, #24
 8009ab8:	af00      	add	r7, sp, #0
 8009aba:	60f8      	str	r0, [r7, #12]
 8009abc:	460b      	mov	r3, r1
 8009abe:	607a      	str	r2, [r7, #4]
 8009ac0:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	32b0      	adds	r2, #176	@ 0xb0
 8009acc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ad0:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE6_LEN;
 8009ad2:	2304      	movs	r3, #4
 8009ad4:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 8009ad6:	693b      	ldr	r3, [r7, #16]
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d102      	bne.n	8009ae2 <SCSI_ModeSense6+0x2e>
  {
    return -1;
 8009adc:	f04f 33ff 	mov.w	r3, #4294967295
 8009ae0:	e027      	b.n	8009b32 <SCSI_ModeSense6+0x7e>
  }

  /* Check If media is write-protected */
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009ae8:	68fa      	ldr	r2, [r7, #12]
 8009aea:	33b0      	adds	r3, #176	@ 0xb0
 8009aec:	009b      	lsls	r3, r3, #2
 8009aee:	4413      	add	r3, r2
 8009af0:	685b      	ldr	r3, [r3, #4]
 8009af2:	68db      	ldr	r3, [r3, #12]
 8009af4:	7afa      	ldrb	r2, [r7, #11]
 8009af6:	4610      	mov	r0, r2
 8009af8:	4798      	blx	r3
 8009afa:	4603      	mov	r3, r0
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d006      	beq.n	8009b0e <SCSI_ModeSense6+0x5a>
  {
    MSC_Mode_Sense6_data[2] |= 0x80U;
 8009b00:	4b0e      	ldr	r3, [pc, #56]	@ (8009b3c <SCSI_ModeSense6+0x88>)
 8009b02:	789b      	ldrb	r3, [r3, #2]
 8009b04:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009b08:	b2da      	uxtb	r2, r3
 8009b0a:	4b0c      	ldr	r3, [pc, #48]	@ (8009b3c <SCSI_ModeSense6+0x88>)
 8009b0c:	709a      	strb	r2, [r3, #2]
  }

  if (params[4] <= len)
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	3304      	adds	r3, #4
 8009b12:	781b      	ldrb	r3, [r3, #0]
 8009b14:	461a      	mov	r2, r3
 8009b16:	8afb      	ldrh	r3, [r7, #22]
 8009b18:	4293      	cmp	r3, r2
 8009b1a:	d303      	bcc.n	8009b24 <SCSI_ModeSense6+0x70>
  {
    len = params[4];
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	3304      	adds	r3, #4
 8009b20:	781b      	ldrb	r3, [r3, #0]
 8009b22:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense6_data, len);
 8009b24:	8afb      	ldrh	r3, [r7, #22]
 8009b26:	461a      	mov	r2, r3
 8009b28:	4904      	ldr	r1, [pc, #16]	@ (8009b3c <SCSI_ModeSense6+0x88>)
 8009b2a:	6938      	ldr	r0, [r7, #16]
 8009b2c:	f000 fe3e 	bl	800a7ac <SCSI_UpdateBotData>

  return 0;
 8009b30:	2300      	movs	r3, #0
}
 8009b32:	4618      	mov	r0, r3
 8009b34:	3718      	adds	r7, #24
 8009b36:	46bd      	mov	sp, r7
 8009b38:	bd80      	pop	{r7, pc}
 8009b3a:	bf00      	nop
 8009b3c:	2000009c 	.word	0x2000009c

08009b40 <SCSI_ModeSense10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ModeSense10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009b40:	b580      	push	{r7, lr}
 8009b42:	b086      	sub	sp, #24
 8009b44:	af00      	add	r7, sp, #0
 8009b46:	60f8      	str	r0, [r7, #12]
 8009b48:	460b      	mov	r3, r1
 8009b4a:	607a      	str	r2, [r7, #4]
 8009b4c:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	32b0      	adds	r2, #176	@ 0xb0
 8009b58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b5c:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE10_LEN;
 8009b5e:	2308      	movs	r3, #8
 8009b60:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 8009b62:	693b      	ldr	r3, [r7, #16]
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d102      	bne.n	8009b6e <SCSI_ModeSense10+0x2e>
  {
    return -1;
 8009b68:	f04f 33ff 	mov.w	r3, #4294967295
 8009b6c:	e027      	b.n	8009bbe <SCSI_ModeSense10+0x7e>
  }

  /* Check If media is write-protected */
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009b74:	68fa      	ldr	r2, [r7, #12]
 8009b76:	33b0      	adds	r3, #176	@ 0xb0
 8009b78:	009b      	lsls	r3, r3, #2
 8009b7a:	4413      	add	r3, r2
 8009b7c:	685b      	ldr	r3, [r3, #4]
 8009b7e:	68db      	ldr	r3, [r3, #12]
 8009b80:	7afa      	ldrb	r2, [r7, #11]
 8009b82:	4610      	mov	r0, r2
 8009b84:	4798      	blx	r3
 8009b86:	4603      	mov	r3, r0
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d006      	beq.n	8009b9a <SCSI_ModeSense10+0x5a>
  {
    MSC_Mode_Sense10_data[3] |= 0x80U;
 8009b8c:	4b0e      	ldr	r3, [pc, #56]	@ (8009bc8 <SCSI_ModeSense10+0x88>)
 8009b8e:	78db      	ldrb	r3, [r3, #3]
 8009b90:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009b94:	b2da      	uxtb	r2, r3
 8009b96:	4b0c      	ldr	r3, [pc, #48]	@ (8009bc8 <SCSI_ModeSense10+0x88>)
 8009b98:	70da      	strb	r2, [r3, #3]
  }

  if (params[8] <= len)
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	3308      	adds	r3, #8
 8009b9e:	781b      	ldrb	r3, [r3, #0]
 8009ba0:	461a      	mov	r2, r3
 8009ba2:	8afb      	ldrh	r3, [r7, #22]
 8009ba4:	4293      	cmp	r3, r2
 8009ba6:	d303      	bcc.n	8009bb0 <SCSI_ModeSense10+0x70>
  {
    len = params[8];
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	3308      	adds	r3, #8
 8009bac:	781b      	ldrb	r3, [r3, #0]
 8009bae:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense10_data, len);
 8009bb0:	8afb      	ldrh	r3, [r7, #22]
 8009bb2:	461a      	mov	r2, r3
 8009bb4:	4904      	ldr	r1, [pc, #16]	@ (8009bc8 <SCSI_ModeSense10+0x88>)
 8009bb6:	6938      	ldr	r0, [r7, #16]
 8009bb8:	f000 fdf8 	bl	800a7ac <SCSI_UpdateBotData>

  return 0;
 8009bbc:	2300      	movs	r3, #0
}
 8009bbe:	4618      	mov	r0, r3
 8009bc0:	3718      	adds	r7, #24
 8009bc2:	46bd      	mov	sp, r7
 8009bc4:	bd80      	pop	{r7, pc}
 8009bc6:	bf00      	nop
 8009bc8:	200000a0 	.word	0x200000a0

08009bcc <SCSI_RequestSense>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_RequestSense(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009bcc:	b580      	push	{r7, lr}
 8009bce:	b086      	sub	sp, #24
 8009bd0:	af00      	add	r7, sp, #0
 8009bd2:	60f8      	str	r0, [r7, #12]
 8009bd4:	460b      	mov	r3, r1
 8009bd6:	607a      	str	r2, [r7, #4]
 8009bd8:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  uint8_t i;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	32b0      	adds	r2, #176	@ 0xb0
 8009be4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009be8:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 8009bea:	693b      	ldr	r3, [r7, #16]
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d102      	bne.n	8009bf6 <SCSI_RequestSense+0x2a>
  {
    return -1;
 8009bf0:	f04f 33ff 	mov.w	r3, #4294967295
 8009bf4:	e069      	b.n	8009cca <SCSI_RequestSense+0xfe>
  }

  if (hmsc->cbw.dDataLength == 0U)
 8009bf6:	693b      	ldr	r3, [r7, #16]
 8009bf8:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d10a      	bne.n	8009c16 <SCSI_RequestSense+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8009c00:	693b      	ldr	r3, [r7, #16]
 8009c02:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8009c06:	2320      	movs	r3, #32
 8009c08:	2205      	movs	r2, #5
 8009c0a:	68f8      	ldr	r0, [r7, #12]
 8009c0c:	f000 f861 	bl	8009cd2 <SCSI_SenseCode>
    return -1;
 8009c10:	f04f 33ff 	mov.w	r3, #4294967295
 8009c14:	e059      	b.n	8009cca <SCSI_RequestSense+0xfe>
  }

  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 8009c16:	2300      	movs	r3, #0
 8009c18:	75fb      	strb	r3, [r7, #23]
 8009c1a:	e007      	b.n	8009c2c <SCSI_RequestSense+0x60>
  {
    hmsc->bot_data[i] = 0U;
 8009c1c:	7dfb      	ldrb	r3, [r7, #23]
 8009c1e:	693a      	ldr	r2, [r7, #16]
 8009c20:	4413      	add	r3, r2
 8009c22:	2200      	movs	r2, #0
 8009c24:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 8009c26:	7dfb      	ldrb	r3, [r7, #23]
 8009c28:	3301      	adds	r3, #1
 8009c2a:	75fb      	strb	r3, [r7, #23]
 8009c2c:	7dfb      	ldrb	r3, [r7, #23]
 8009c2e:	2b11      	cmp	r3, #17
 8009c30:	d9f4      	bls.n	8009c1c <SCSI_RequestSense+0x50>
  }

  hmsc->bot_data[0] = 0x70U;
 8009c32:	693b      	ldr	r3, [r7, #16]
 8009c34:	2270      	movs	r2, #112	@ 0x70
 8009c36:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[7] = REQUEST_SENSE_DATA_LEN - 6U;
 8009c38:	693b      	ldr	r3, [r7, #16]
 8009c3a:	220c      	movs	r2, #12
 8009c3c:	75da      	strb	r2, [r3, #23]

  if ((hmsc->scsi_sense_head != hmsc->scsi_sense_tail))
 8009c3e:	693b      	ldr	r3, [r7, #16]
 8009c40:	f893 2260 	ldrb.w	r2, [r3, #608]	@ 0x260
 8009c44:	693b      	ldr	r3, [r7, #16]
 8009c46:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 8009c4a:	429a      	cmp	r2, r3
 8009c4c:	d02e      	beq.n	8009cac <SCSI_RequestSense+0xe0>
  {
    hmsc->bot_data[2] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].Skey;
 8009c4e:	693b      	ldr	r3, [r7, #16]
 8009c50:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 8009c54:	461a      	mov	r2, r3
 8009c56:	693b      	ldr	r3, [r7, #16]
 8009c58:	3248      	adds	r2, #72	@ 0x48
 8009c5a:	f813 2032 	ldrb.w	r2, [r3, r2, lsl #3]
 8009c5e:	693b      	ldr	r3, [r7, #16]
 8009c60:	749a      	strb	r2, [r3, #18]
    hmsc->bot_data[12] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASC;
 8009c62:	693b      	ldr	r3, [r7, #16]
 8009c64:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 8009c68:	693a      	ldr	r2, [r7, #16]
 8009c6a:	3348      	adds	r3, #72	@ 0x48
 8009c6c:	00db      	lsls	r3, r3, #3
 8009c6e:	4413      	add	r3, r2
 8009c70:	791a      	ldrb	r2, [r3, #4]
 8009c72:	693b      	ldr	r3, [r7, #16]
 8009c74:	771a      	strb	r2, [r3, #28]
    hmsc->bot_data[13] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASCQ;
 8009c76:	693b      	ldr	r3, [r7, #16]
 8009c78:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 8009c7c:	693a      	ldr	r2, [r7, #16]
 8009c7e:	3348      	adds	r3, #72	@ 0x48
 8009c80:	00db      	lsls	r3, r3, #3
 8009c82:	4413      	add	r3, r2
 8009c84:	795a      	ldrb	r2, [r3, #5]
 8009c86:	693b      	ldr	r3, [r7, #16]
 8009c88:	775a      	strb	r2, [r3, #29]
    hmsc->scsi_sense_head++;
 8009c8a:	693b      	ldr	r3, [r7, #16]
 8009c8c:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 8009c90:	3301      	adds	r3, #1
 8009c92:	b2da      	uxtb	r2, r3
 8009c94:	693b      	ldr	r3, [r7, #16]
 8009c96:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260

    if (hmsc->scsi_sense_head == SENSE_LIST_DEEPTH)
 8009c9a:	693b      	ldr	r3, [r7, #16]
 8009c9c:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 8009ca0:	2b04      	cmp	r3, #4
 8009ca2:	d103      	bne.n	8009cac <SCSI_RequestSense+0xe0>
    {
      hmsc->scsi_sense_head = 0U;
 8009ca4:	693b      	ldr	r3, [r7, #16]
 8009ca6:	2200      	movs	r2, #0
 8009ca8:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260
    }
  }

  hmsc->bot_data_length = REQUEST_SENSE_DATA_LEN;
 8009cac:	693b      	ldr	r3, [r7, #16]
 8009cae:	2212      	movs	r2, #18
 8009cb0:	60da      	str	r2, [r3, #12]

  if (params[4] <= REQUEST_SENSE_DATA_LEN)
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	3304      	adds	r3, #4
 8009cb6:	781b      	ldrb	r3, [r3, #0]
 8009cb8:	2b12      	cmp	r3, #18
 8009cba:	d805      	bhi.n	8009cc8 <SCSI_RequestSense+0xfc>
  {
    hmsc->bot_data_length = params[4];
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	3304      	adds	r3, #4
 8009cc0:	781b      	ldrb	r3, [r3, #0]
 8009cc2:	461a      	mov	r2, r3
 8009cc4:	693b      	ldr	r3, [r7, #16]
 8009cc6:	60da      	str	r2, [r3, #12]
  }

  return 0;
 8009cc8:	2300      	movs	r3, #0
}
 8009cca:	4618      	mov	r0, r3
 8009ccc:	3718      	adds	r7, #24
 8009cce:	46bd      	mov	sp, r7
 8009cd0:	bd80      	pop	{r7, pc}

08009cd2 <SCSI_SenseCode>:
  * @param  ASC: Additional Sense Code
  * @retval none

  */
void SCSI_SenseCode(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t sKey, uint8_t ASC)
{
 8009cd2:	b480      	push	{r7}
 8009cd4:	b085      	sub	sp, #20
 8009cd6:	af00      	add	r7, sp, #0
 8009cd8:	6078      	str	r0, [r7, #4]
 8009cda:	4608      	mov	r0, r1
 8009cdc:	4611      	mov	r1, r2
 8009cde:	461a      	mov	r2, r3
 8009ce0:	4603      	mov	r3, r0
 8009ce2:	70fb      	strb	r3, [r7, #3]
 8009ce4:	460b      	mov	r3, r1
 8009ce6:	70bb      	strb	r3, [r7, #2]
 8009ce8:	4613      	mov	r3, r2
 8009cea:	707b      	strb	r3, [r7, #1]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	32b0      	adds	r2, #176	@ 0xb0
 8009cf6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009cfa:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d02c      	beq.n	8009d5c <SCSI_SenseCode+0x8a>
  {
    return;
  }

  hmsc->scsi_sense[hmsc->scsi_sense_tail].Skey = sKey;
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 8009d08:	461a      	mov	r2, r3
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	3248      	adds	r2, #72	@ 0x48
 8009d0e:	78b9      	ldrb	r1, [r7, #2]
 8009d10:	f803 1032 	strb.w	r1, [r3, r2, lsl #3]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASC = ASC;
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 8009d1a:	68fa      	ldr	r2, [r7, #12]
 8009d1c:	3348      	adds	r3, #72	@ 0x48
 8009d1e:	00db      	lsls	r3, r3, #3
 8009d20:	4413      	add	r3, r2
 8009d22:	787a      	ldrb	r2, [r7, #1]
 8009d24:	711a      	strb	r2, [r3, #4]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASCQ = 0U;
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 8009d2c:	68fa      	ldr	r2, [r7, #12]
 8009d2e:	3348      	adds	r3, #72	@ 0x48
 8009d30:	00db      	lsls	r3, r3, #3
 8009d32:	4413      	add	r3, r2
 8009d34:	2200      	movs	r2, #0
 8009d36:	715a      	strb	r2, [r3, #5]
  hmsc->scsi_sense_tail++;
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 8009d3e:	3301      	adds	r3, #1
 8009d40:	b2da      	uxtb	r2, r3
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261

  if (hmsc->scsi_sense_tail == SENSE_LIST_DEEPTH)
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 8009d4e:	2b04      	cmp	r3, #4
 8009d50:	d105      	bne.n	8009d5e <SCSI_SenseCode+0x8c>
  {
    hmsc->scsi_sense_tail = 0U;
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	2200      	movs	r2, #0
 8009d56:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
 8009d5a:	e000      	b.n	8009d5e <SCSI_SenseCode+0x8c>
    return;
 8009d5c:	bf00      	nop
  }
}
 8009d5e:	3714      	adds	r7, #20
 8009d60:	46bd      	mov	sp, r7
 8009d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d66:	4770      	bx	lr

08009d68 <SCSI_StartStopUnit>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_StartStopUnit(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009d68:	b580      	push	{r7, lr}
 8009d6a:	b086      	sub	sp, #24
 8009d6c:	af00      	add	r7, sp, #0
 8009d6e:	60f8      	str	r0, [r7, #12]
 8009d70:	460b      	mov	r3, r1
 8009d72:	607a      	str	r2, [r7, #4]
 8009d74:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	32b0      	adds	r2, #176	@ 0xb0
 8009d80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d84:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 8009d86:	697b      	ldr	r3, [r7, #20]
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d102      	bne.n	8009d92 <SCSI_StartStopUnit+0x2a>
  {
    return -1;
 8009d8c:	f04f 33ff 	mov.w	r3, #4294967295
 8009d90:	e03b      	b.n	8009e0a <SCSI_StartStopUnit+0xa2>
  }

  if ((hmsc->scsi_medium_state == SCSI_MEDIUM_LOCKED) && ((params[4] & 0x3U) == 2U))
 8009d92:	697b      	ldr	r3, [r7, #20]
 8009d94:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 8009d98:	2b01      	cmp	r3, #1
 8009d9a:	d10f      	bne.n	8009dbc <SCSI_StartStopUnit+0x54>
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	3304      	adds	r3, #4
 8009da0:	781b      	ldrb	r3, [r3, #0]
 8009da2:	f003 0303 	and.w	r3, r3, #3
 8009da6:	2b02      	cmp	r3, #2
 8009da8:	d108      	bne.n	8009dbc <SCSI_StartStopUnit+0x54>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
 8009daa:	7af9      	ldrb	r1, [r7, #11]
 8009dac:	2324      	movs	r3, #36	@ 0x24
 8009dae:	2205      	movs	r2, #5
 8009db0:	68f8      	ldr	r0, [r7, #12]
 8009db2:	f7ff ff8e 	bl	8009cd2 <SCSI_SenseCode>

    return -1;
 8009db6:	f04f 33ff 	mov.w	r3, #4294967295
 8009dba:	e026      	b.n	8009e0a <SCSI_StartStopUnit+0xa2>
  }

  if ((params[4] & 0x3U) == 0x1U) /* START=1 */
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	3304      	adds	r3, #4
 8009dc0:	781b      	ldrb	r3, [r3, #0]
 8009dc2:	f003 0303 	and.w	r3, r3, #3
 8009dc6:	2b01      	cmp	r3, #1
 8009dc8:	d104      	bne.n	8009dd4 <SCSI_StartStopUnit+0x6c>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8009dca:	697b      	ldr	r3, [r7, #20]
 8009dcc:	2200      	movs	r2, #0
 8009dce:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 8009dd2:	e016      	b.n	8009e02 <SCSI_StartStopUnit+0x9a>
  }
  else if ((params[4] & 0x3U) == 0x2U) /* START=0 and LOEJ Load Eject=1 */
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	3304      	adds	r3, #4
 8009dd8:	781b      	ldrb	r3, [r3, #0]
 8009dda:	f003 0303 	and.w	r3, r3, #3
 8009dde:	2b02      	cmp	r3, #2
 8009de0:	d104      	bne.n	8009dec <SCSI_StartStopUnit+0x84>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_EJECTED;
 8009de2:	697b      	ldr	r3, [r7, #20]
 8009de4:	2202      	movs	r2, #2
 8009de6:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 8009dea:	e00a      	b.n	8009e02 <SCSI_StartStopUnit+0x9a>
  }
  else if ((params[4] & 0x3U) == 0x3U) /* START=1 and LOEJ Load Eject=1 */
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	3304      	adds	r3, #4
 8009df0:	781b      	ldrb	r3, [r3, #0]
 8009df2:	f003 0303 	and.w	r3, r3, #3
 8009df6:	2b03      	cmp	r3, #3
 8009df8:	d103      	bne.n	8009e02 <SCSI_StartStopUnit+0x9a>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8009dfa:	697b      	ldr	r3, [r7, #20]
 8009dfc:	2200      	movs	r2, #0
 8009dfe:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
  }
  else
  {
    /* .. */
  }
  hmsc->bot_data_length = 0U;
 8009e02:	697b      	ldr	r3, [r7, #20]
 8009e04:	2200      	movs	r2, #0
 8009e06:	60da      	str	r2, [r3, #12]

  return 0;
 8009e08:	2300      	movs	r3, #0
}
 8009e0a:	4618      	mov	r0, r3
 8009e0c:	3718      	adds	r7, #24
 8009e0e:	46bd      	mov	sp, r7
 8009e10:	bd80      	pop	{r7, pc}

08009e12 <SCSI_AllowPreventRemovable>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_AllowPreventRemovable(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009e12:	b480      	push	{r7}
 8009e14:	b087      	sub	sp, #28
 8009e16:	af00      	add	r7, sp, #0
 8009e18:	60f8      	str	r0, [r7, #12]
 8009e1a:	460b      	mov	r3, r1
 8009e1c:	607a      	str	r2, [r7, #4]
 8009e1e:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	32b0      	adds	r2, #176	@ 0xb0
 8009e2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e2e:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 8009e30:	697b      	ldr	r3, [r7, #20]
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d102      	bne.n	8009e3c <SCSI_AllowPreventRemovable+0x2a>
  {
    return -1;
 8009e36:	f04f 33ff 	mov.w	r3, #4294967295
 8009e3a:	e011      	b.n	8009e60 <SCSI_AllowPreventRemovable+0x4e>
  }

  if (params[4] == 0U)
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	3304      	adds	r3, #4
 8009e40:	781b      	ldrb	r3, [r3, #0]
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d104      	bne.n	8009e50 <SCSI_AllowPreventRemovable+0x3e>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8009e46:	697b      	ldr	r3, [r7, #20]
 8009e48:	2200      	movs	r2, #0
 8009e4a:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 8009e4e:	e003      	b.n	8009e58 <SCSI_AllowPreventRemovable+0x46>
  }
  else
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_LOCKED;
 8009e50:	697b      	ldr	r3, [r7, #20]
 8009e52:	2201      	movs	r2, #1
 8009e54:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
  }

  hmsc->bot_data_length = 0U;
 8009e58:	697b      	ldr	r3, [r7, #20]
 8009e5a:	2200      	movs	r2, #0
 8009e5c:	60da      	str	r2, [r3, #12]

  return 0;
 8009e5e:	2300      	movs	r3, #0
}
 8009e60:	4618      	mov	r0, r3
 8009e62:	371c      	adds	r7, #28
 8009e64:	46bd      	mov	sp, r7
 8009e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e6a:	4770      	bx	lr

08009e6c <SCSI_Read10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Read10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009e6c:	b580      	push	{r7, lr}
 8009e6e:	b086      	sub	sp, #24
 8009e70:	af00      	add	r7, sp, #0
 8009e72:	60f8      	str	r0, [r7, #12]
 8009e74:	460b      	mov	r3, r1
 8009e76:	607a      	str	r2, [r7, #4]
 8009e78:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	32b0      	adds	r2, #176	@ 0xb0
 8009e84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e88:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 8009e8a:	697b      	ldr	r3, [r7, #20]
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d102      	bne.n	8009e96 <SCSI_Read10+0x2a>
  {
    return -1;
 8009e90:	f04f 33ff 	mov.w	r3, #4294967295
 8009e94:	e090      	b.n	8009fb8 <SCSI_Read10+0x14c>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 8009e96:	697b      	ldr	r3, [r7, #20]
 8009e98:	7a1b      	ldrb	r3, [r3, #8]
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	f040 8082 	bne.w	8009fa4 <SCSI_Read10+0x138>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 8009ea0:	697b      	ldr	r3, [r7, #20]
 8009ea2:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 8009ea6:	b25b      	sxtb	r3, r3
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	db0a      	blt.n	8009ec2 <SCSI_Read10+0x56>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8009eac:	697b      	ldr	r3, [r7, #20]
 8009eae:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8009eb2:	2320      	movs	r3, #32
 8009eb4:	2205      	movs	r2, #5
 8009eb6:	68f8      	ldr	r0, [r7, #12]
 8009eb8:	f7ff ff0b 	bl	8009cd2 <SCSI_SenseCode>
      return -1;
 8009ebc:	f04f 33ff 	mov.w	r3, #4294967295
 8009ec0:	e07a      	b.n	8009fb8 <SCSI_Read10+0x14c>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 8009ec2:	697b      	ldr	r3, [r7, #20]
 8009ec4:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 8009ec8:	2b02      	cmp	r3, #2
 8009eca:	d108      	bne.n	8009ede <SCSI_Read10+0x72>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8009ecc:	7af9      	ldrb	r1, [r7, #11]
 8009ece:	233a      	movs	r3, #58	@ 0x3a
 8009ed0:	2202      	movs	r2, #2
 8009ed2:	68f8      	ldr	r0, [r7, #12]
 8009ed4:	f7ff fefd 	bl	8009cd2 <SCSI_SenseCode>

      return -1;
 8009ed8:	f04f 33ff 	mov.w	r3, #4294967295
 8009edc:	e06c      	b.n	8009fb8 <SCSI_Read10+0x14c>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009ee4:	68fa      	ldr	r2, [r7, #12]
 8009ee6:	33b0      	adds	r3, #176	@ 0xb0
 8009ee8:	009b      	lsls	r3, r3, #2
 8009eea:	4413      	add	r3, r2
 8009eec:	685b      	ldr	r3, [r3, #4]
 8009eee:	689b      	ldr	r3, [r3, #8]
 8009ef0:	7afa      	ldrb	r2, [r7, #11]
 8009ef2:	4610      	mov	r0, r2
 8009ef4:	4798      	blx	r3
 8009ef6:	4603      	mov	r3, r0
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d008      	beq.n	8009f0e <SCSI_Read10+0xa2>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8009efc:	7af9      	ldrb	r1, [r7, #11]
 8009efe:	233a      	movs	r3, #58	@ 0x3a
 8009f00:	2202      	movs	r2, #2
 8009f02:	68f8      	ldr	r0, [r7, #12]
 8009f04:	f7ff fee5 	bl	8009cd2 <SCSI_SenseCode>
      return -1;
 8009f08:	f04f 33ff 	mov.w	r3, #4294967295
 8009f0c:	e054      	b.n	8009fb8 <SCSI_Read10+0x14c>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	3302      	adds	r3, #2
 8009f12:	781b      	ldrb	r3, [r3, #0]
 8009f14:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	3303      	adds	r3, #3
 8009f1a:	781b      	ldrb	r3, [r3, #0]
 8009f1c:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8009f1e:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] <<  8) |
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	3304      	adds	r3, #4
 8009f24:	781b      	ldrb	r3, [r3, #0]
 8009f26:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 8009f28:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 8009f2a:	687a      	ldr	r2, [r7, #4]
 8009f2c:	3205      	adds	r2, #5
 8009f2e:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] <<  8) |
 8009f30:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8009f32:	697b      	ldr	r3, [r7, #20]
 8009f34:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c

    hmsc->scsi_blk_len = ((uint32_t)params[7] <<  8) | (uint32_t)params[8];
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	3307      	adds	r3, #7
 8009f3c:	781b      	ldrb	r3, [r3, #0]
 8009f3e:	021b      	lsls	r3, r3, #8
 8009f40:	687a      	ldr	r2, [r7, #4]
 8009f42:	3208      	adds	r2, #8
 8009f44:	7812      	ldrb	r2, [r2, #0]
 8009f46:	431a      	orrs	r2, r3
 8009f48:	697b      	ldr	r3, [r7, #20]
 8009f4a:	f8c3 2270 	str.w	r2, [r3, #624]	@ 0x270

    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 8009f4e:	697b      	ldr	r3, [r7, #20]
 8009f50:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
 8009f54:	697b      	ldr	r3, [r7, #20]
 8009f56:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8009f5a:	7af9      	ldrb	r1, [r7, #11]
 8009f5c:	68f8      	ldr	r0, [r7, #12]
 8009f5e:	f000 fadc 	bl	800a51a <SCSI_CheckAddressRange>
 8009f62:	4603      	mov	r3, r0
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	da02      	bge.n	8009f6e <SCSI_Read10+0x102>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 8009f68:	f04f 33ff 	mov.w	r3, #4294967295
 8009f6c:	e024      	b.n	8009fb8 <SCSI_Read10+0x14c>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (hmsc->scsi_blk_len * hmsc->scsi_blk_size))
 8009f6e:	697b      	ldr	r3, [r7, #20]
 8009f70:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 8009f74:	697b      	ldr	r3, [r7, #20]
 8009f76:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8009f7a:	6979      	ldr	r1, [r7, #20]
 8009f7c:	f8b1 1264 	ldrh.w	r1, [r1, #612]	@ 0x264
 8009f80:	fb01 f303 	mul.w	r3, r1, r3
 8009f84:	429a      	cmp	r2, r3
 8009f86:	d00a      	beq.n	8009f9e <SCSI_Read10+0x132>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8009f88:	697b      	ldr	r3, [r7, #20]
 8009f8a:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8009f8e:	2320      	movs	r3, #32
 8009f90:	2205      	movs	r2, #5
 8009f92:	68f8      	ldr	r0, [r7, #12]
 8009f94:	f7ff fe9d 	bl	8009cd2 <SCSI_SenseCode>
      return -1;
 8009f98:	f04f 33ff 	mov.w	r3, #4294967295
 8009f9c:	e00c      	b.n	8009fb8 <SCSI_Read10+0x14c>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 8009f9e:	697b      	ldr	r3, [r7, #20]
 8009fa0:	2202      	movs	r2, #2
 8009fa2:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 8009fa4:	697b      	ldr	r3, [r7, #20]
 8009fa6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009faa:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 8009fac:	7afb      	ldrb	r3, [r7, #11]
 8009fae:	4619      	mov	r1, r3
 8009fb0:	68f8      	ldr	r0, [r7, #12]
 8009fb2:	f000 fadf 	bl	800a574 <SCSI_ProcessRead>
 8009fb6:	4603      	mov	r3, r0
}
 8009fb8:	4618      	mov	r0, r3
 8009fba:	3718      	adds	r7, #24
 8009fbc:	46bd      	mov	sp, r7
 8009fbe:	bd80      	pop	{r7, pc}

08009fc0 <SCSI_Read12>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Read12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009fc0:	b580      	push	{r7, lr}
 8009fc2:	b086      	sub	sp, #24
 8009fc4:	af00      	add	r7, sp, #0
 8009fc6:	60f8      	str	r0, [r7, #12]
 8009fc8:	460b      	mov	r3, r1
 8009fca:	607a      	str	r2, [r7, #4]
 8009fcc:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	32b0      	adds	r2, #176	@ 0xb0
 8009fd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009fdc:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 8009fde:	697b      	ldr	r3, [r7, #20]
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d102      	bne.n	8009fea <SCSI_Read12+0x2a>
  {
    return -1;
 8009fe4:	f04f 33ff 	mov.w	r3, #4294967295
 8009fe8:	e09a      	b.n	800a120 <SCSI_Read12+0x160>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 8009fea:	697b      	ldr	r3, [r7, #20]
 8009fec:	7a1b      	ldrb	r3, [r3, #8]
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	f040 808c 	bne.w	800a10c <SCSI_Read12+0x14c>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 8009ff4:	697b      	ldr	r3, [r7, #20]
 8009ff6:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 8009ffa:	b25b      	sxtb	r3, r3
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	db0a      	blt.n	800a016 <SCSI_Read12+0x56>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800a000:	697b      	ldr	r3, [r7, #20]
 800a002:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800a006:	2320      	movs	r3, #32
 800a008:	2205      	movs	r2, #5
 800a00a:	68f8      	ldr	r0, [r7, #12]
 800a00c:	f7ff fe61 	bl	8009cd2 <SCSI_SenseCode>
      return -1;
 800a010:	f04f 33ff 	mov.w	r3, #4294967295
 800a014:	e084      	b.n	800a120 <SCSI_Read12+0x160>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 800a016:	697b      	ldr	r3, [r7, #20]
 800a018:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800a01c:	2b02      	cmp	r3, #2
 800a01e:	d108      	bne.n	800a032 <SCSI_Read12+0x72>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800a020:	7af9      	ldrb	r1, [r7, #11]
 800a022:	233a      	movs	r3, #58	@ 0x3a
 800a024:	2202      	movs	r2, #2
 800a026:	68f8      	ldr	r0, [r7, #12]
 800a028:	f7ff fe53 	bl	8009cd2 <SCSI_SenseCode>
      return -1;
 800a02c:	f04f 33ff 	mov.w	r3, #4294967295
 800a030:	e076      	b.n	800a120 <SCSI_Read12+0x160>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a038:	68fa      	ldr	r2, [r7, #12]
 800a03a:	33b0      	adds	r3, #176	@ 0xb0
 800a03c:	009b      	lsls	r3, r3, #2
 800a03e:	4413      	add	r3, r2
 800a040:	685b      	ldr	r3, [r3, #4]
 800a042:	689b      	ldr	r3, [r3, #8]
 800a044:	7afa      	ldrb	r2, [r7, #11]
 800a046:	4610      	mov	r0, r2
 800a048:	4798      	blx	r3
 800a04a:	4603      	mov	r3, r0
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d008      	beq.n	800a062 <SCSI_Read12+0xa2>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800a050:	7af9      	ldrb	r1, [r7, #11]
 800a052:	233a      	movs	r3, #58	@ 0x3a
 800a054:	2202      	movs	r2, #2
 800a056:	68f8      	ldr	r0, [r7, #12]
 800a058:	f7ff fe3b 	bl	8009cd2 <SCSI_SenseCode>
      return -1;
 800a05c:	f04f 33ff 	mov.w	r3, #4294967295
 800a060:	e05e      	b.n	800a120 <SCSI_Read12+0x160>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	3302      	adds	r3, #2
 800a066:	781b      	ldrb	r3, [r3, #0]
 800a068:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	3303      	adds	r3, #3
 800a06e:	781b      	ldrb	r3, [r3, #0]
 800a070:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800a072:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] <<  8) |
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	3304      	adds	r3, #4
 800a078:	781b      	ldrb	r3, [r3, #0]
 800a07a:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 800a07c:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 800a07e:	687a      	ldr	r2, [r7, #4]
 800a080:	3205      	adds	r2, #5
 800a082:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] <<  8) |
 800a084:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800a086:	697b      	ldr	r3, [r7, #20]
 800a088:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c

    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	3306      	adds	r3, #6
 800a090:	781b      	ldrb	r3, [r3, #0]
 800a092:	061a      	lsls	r2, r3, #24
                         ((uint32_t)params[7] << 16) |
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	3307      	adds	r3, #7
 800a098:	781b      	ldrb	r3, [r3, #0]
 800a09a:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800a09c:	431a      	orrs	r2, r3
                         ((uint32_t)params[8] << 8) |
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	3308      	adds	r3, #8
 800a0a2:	781b      	ldrb	r3, [r3, #0]
 800a0a4:	021b      	lsls	r3, r3, #8
                         ((uint32_t)params[7] << 16) |
 800a0a6:	4313      	orrs	r3, r2
                         (uint32_t)params[9];
 800a0a8:	687a      	ldr	r2, [r7, #4]
 800a0aa:	3209      	adds	r2, #9
 800a0ac:	7812      	ldrb	r2, [r2, #0]
                         ((uint32_t)params[8] << 8) |
 800a0ae:	431a      	orrs	r2, r3
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800a0b0:	697b      	ldr	r3, [r7, #20]
 800a0b2:	f8c3 2270 	str.w	r2, [r3, #624]	@ 0x270

    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 800a0b6:	697b      	ldr	r3, [r7, #20]
 800a0b8:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
 800a0bc:	697b      	ldr	r3, [r7, #20]
 800a0be:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800a0c2:	7af9      	ldrb	r1, [r7, #11]
 800a0c4:	68f8      	ldr	r0, [r7, #12]
 800a0c6:	f000 fa28 	bl	800a51a <SCSI_CheckAddressRange>
 800a0ca:	4603      	mov	r3, r0
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	da02      	bge.n	800a0d6 <SCSI_Read12+0x116>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 800a0d0:	f04f 33ff 	mov.w	r3, #4294967295
 800a0d4:	e024      	b.n	800a120 <SCSI_Read12+0x160>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (hmsc->scsi_blk_len * hmsc->scsi_blk_size))
 800a0d6:	697b      	ldr	r3, [r7, #20]
 800a0d8:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 800a0dc:	697b      	ldr	r3, [r7, #20]
 800a0de:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800a0e2:	6979      	ldr	r1, [r7, #20]
 800a0e4:	f8b1 1264 	ldrh.w	r1, [r1, #612]	@ 0x264
 800a0e8:	fb01 f303 	mul.w	r3, r1, r3
 800a0ec:	429a      	cmp	r2, r3
 800a0ee:	d00a      	beq.n	800a106 <SCSI_Read12+0x146>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800a0f0:	697b      	ldr	r3, [r7, #20]
 800a0f2:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800a0f6:	2320      	movs	r3, #32
 800a0f8:	2205      	movs	r2, #5
 800a0fa:	68f8      	ldr	r0, [r7, #12]
 800a0fc:	f7ff fde9 	bl	8009cd2 <SCSI_SenseCode>
      return -1;
 800a100:	f04f 33ff 	mov.w	r3, #4294967295
 800a104:	e00c      	b.n	800a120 <SCSI_Read12+0x160>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 800a106:	697b      	ldr	r3, [r7, #20]
 800a108:	2202      	movs	r2, #2
 800a10a:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 800a10c:	697b      	ldr	r3, [r7, #20]
 800a10e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a112:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 800a114:	7afb      	ldrb	r3, [r7, #11]
 800a116:	4619      	mov	r1, r3
 800a118:	68f8      	ldr	r0, [r7, #12]
 800a11a:	f000 fa2b 	bl	800a574 <SCSI_ProcessRead>
 800a11e:	4603      	mov	r3, r0
}
 800a120:	4618      	mov	r0, r3
 800a122:	3718      	adds	r7, #24
 800a124:	46bd      	mov	sp, r7
 800a126:	bd80      	pop	{r7, pc}

0800a128 <SCSI_Write10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Write10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800a128:	b580      	push	{r7, lr}
 800a12a:	b086      	sub	sp, #24
 800a12c:	af00      	add	r7, sp, #0
 800a12e:	60f8      	str	r0, [r7, #12]
 800a130:	460b      	mov	r3, r1
 800a132:	607a      	str	r2, [r7, #4]
 800a134:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	32b0      	adds	r2, #176	@ 0xb0
 800a140:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a144:	617b      	str	r3, [r7, #20]
  uint32_t len;

  if (hmsc == NULL)
 800a146:	697b      	ldr	r3, [r7, #20]
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d102      	bne.n	800a152 <SCSI_Write10+0x2a>
  {
    return -1;
 800a14c:	f04f 33ff 	mov.w	r3, #4294967295
 800a150:	e0ba      	b.n	800a2c8 <SCSI_Write10+0x1a0>
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800a152:	697b      	ldr	r3, [r7, #20]
 800a154:	7a1b      	ldrb	r3, [r3, #8]
 800a156:	2b00      	cmp	r3, #0
 800a158:	f040 80b0 	bne.w	800a2bc <SCSI_Write10+0x194>
  {
    if (hmsc->cbw.dDataLength == 0U)
 800a15c:	697b      	ldr	r3, [r7, #20]
 800a15e:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800a162:	2b00      	cmp	r3, #0
 800a164:	d10a      	bne.n	800a17c <SCSI_Write10+0x54>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800a166:	697b      	ldr	r3, [r7, #20]
 800a168:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800a16c:	2320      	movs	r3, #32
 800a16e:	2205      	movs	r2, #5
 800a170:	68f8      	ldr	r0, [r7, #12]
 800a172:	f7ff fdae 	bl	8009cd2 <SCSI_SenseCode>
      return -1;
 800a176:	f04f 33ff 	mov.w	r3, #4294967295
 800a17a:	e0a5      	b.n	800a2c8 <SCSI_Write10+0x1a0>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 800a17c:	697b      	ldr	r3, [r7, #20]
 800a17e:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 800a182:	b25b      	sxtb	r3, r3
 800a184:	2b00      	cmp	r3, #0
 800a186:	da0a      	bge.n	800a19e <SCSI_Write10+0x76>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800a188:	697b      	ldr	r3, [r7, #20]
 800a18a:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800a18e:	2320      	movs	r3, #32
 800a190:	2205      	movs	r2, #5
 800a192:	68f8      	ldr	r0, [r7, #12]
 800a194:	f7ff fd9d 	bl	8009cd2 <SCSI_SenseCode>
      return -1;
 800a198:	f04f 33ff 	mov.w	r3, #4294967295
 800a19c:	e094      	b.n	800a2c8 <SCSI_Write10+0x1a0>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a1a4:	68fa      	ldr	r2, [r7, #12]
 800a1a6:	33b0      	adds	r3, #176	@ 0xb0
 800a1a8:	009b      	lsls	r3, r3, #2
 800a1aa:	4413      	add	r3, r2
 800a1ac:	685b      	ldr	r3, [r3, #4]
 800a1ae:	689b      	ldr	r3, [r3, #8]
 800a1b0:	7afa      	ldrb	r2, [r7, #11]
 800a1b2:	4610      	mov	r0, r2
 800a1b4:	4798      	blx	r3
 800a1b6:	4603      	mov	r3, r0
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d008      	beq.n	800a1ce <SCSI_Write10+0xa6>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800a1bc:	7af9      	ldrb	r1, [r7, #11]
 800a1be:	233a      	movs	r3, #58	@ 0x3a
 800a1c0:	2202      	movs	r2, #2
 800a1c2:	68f8      	ldr	r0, [r7, #12]
 800a1c4:	f7ff fd85 	bl	8009cd2 <SCSI_SenseCode>
      return -1;
 800a1c8:	f04f 33ff 	mov.w	r3, #4294967295
 800a1cc:	e07c      	b.n	800a2c8 <SCSI_Write10+0x1a0>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a1d4:	68fa      	ldr	r2, [r7, #12]
 800a1d6:	33b0      	adds	r3, #176	@ 0xb0
 800a1d8:	009b      	lsls	r3, r3, #2
 800a1da:	4413      	add	r3, r2
 800a1dc:	685b      	ldr	r3, [r3, #4]
 800a1de:	68db      	ldr	r3, [r3, #12]
 800a1e0:	7afa      	ldrb	r2, [r7, #11]
 800a1e2:	4610      	mov	r0, r2
 800a1e4:	4798      	blx	r3
 800a1e6:	4603      	mov	r3, r0
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d008      	beq.n	800a1fe <SCSI_Write10+0xd6>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 800a1ec:	7af9      	ldrb	r1, [r7, #11]
 800a1ee:	2327      	movs	r3, #39	@ 0x27
 800a1f0:	2202      	movs	r2, #2
 800a1f2:	68f8      	ldr	r0, [r7, #12]
 800a1f4:	f7ff fd6d 	bl	8009cd2 <SCSI_SenseCode>
      return -1;
 800a1f8:	f04f 33ff 	mov.w	r3, #4294967295
 800a1fc:	e064      	b.n	800a2c8 <SCSI_Write10+0x1a0>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	3302      	adds	r3, #2
 800a202:	781b      	ldrb	r3, [r3, #0]
 800a204:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	3303      	adds	r3, #3
 800a20a:	781b      	ldrb	r3, [r3, #0]
 800a20c:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800a20e:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] << 8) |
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	3304      	adds	r3, #4
 800a214:	781b      	ldrb	r3, [r3, #0]
 800a216:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 800a218:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 800a21a:	687a      	ldr	r2, [r7, #4]
 800a21c:	3205      	adds	r2, #5
 800a21e:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] << 8) |
 800a220:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800a222:	697b      	ldr	r3, [r7, #20]
 800a224:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c

    hmsc->scsi_blk_len = ((uint32_t)params[7] << 8) |
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	3307      	adds	r3, #7
 800a22c:	781b      	ldrb	r3, [r3, #0]
 800a22e:	021b      	lsls	r3, r3, #8
                         (uint32_t)params[8];
 800a230:	687a      	ldr	r2, [r7, #4]
 800a232:	3208      	adds	r2, #8
 800a234:	7812      	ldrb	r2, [r2, #0]
    hmsc->scsi_blk_len = ((uint32_t)params[7] << 8) |
 800a236:	431a      	orrs	r2, r3
 800a238:	697b      	ldr	r3, [r7, #20]
 800a23a:	f8c3 2270 	str.w	r2, [r3, #624]	@ 0x270

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 800a23e:	697b      	ldr	r3, [r7, #20]
 800a240:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
 800a244:	697b      	ldr	r3, [r7, #20]
 800a246:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800a24a:	7af9      	ldrb	r1, [r7, #11]
 800a24c:	68f8      	ldr	r0, [r7, #12]
 800a24e:	f000 f964 	bl	800a51a <SCSI_CheckAddressRange>
 800a252:	4603      	mov	r3, r0
 800a254:	2b00      	cmp	r3, #0
 800a256:	da02      	bge.n	800a25e <SCSI_Write10+0x136>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 800a258:	f04f 33ff 	mov.w	r3, #4294967295
 800a25c:	e034      	b.n	800a2c8 <SCSI_Write10+0x1a0>
    }

    len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800a25e:	697b      	ldr	r3, [r7, #20]
 800a260:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800a264:	697a      	ldr	r2, [r7, #20]
 800a266:	f8b2 2264 	ldrh.w	r2, [r2, #612]	@ 0x264
 800a26a:	fb02 f303 	mul.w	r3, r2, r3
 800a26e:	613b      	str	r3, [r7, #16]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 800a270:	697b      	ldr	r3, [r7, #20]
 800a272:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800a276:	693a      	ldr	r2, [r7, #16]
 800a278:	429a      	cmp	r2, r3
 800a27a:	d00a      	beq.n	800a292 <SCSI_Write10+0x16a>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800a27c:	697b      	ldr	r3, [r7, #20]
 800a27e:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800a282:	2320      	movs	r3, #32
 800a284:	2205      	movs	r2, #5
 800a286:	68f8      	ldr	r0, [r7, #12]
 800a288:	f7ff fd23 	bl	8009cd2 <SCSI_SenseCode>
      return -1;
 800a28c:	f04f 33ff 	mov.w	r3, #4294967295
 800a290:	e01a      	b.n	800a2c8 <SCSI_Write10+0x1a0>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 800a292:	693b      	ldr	r3, [r7, #16]
 800a294:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a298:	bf28      	it	cs
 800a29a:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 800a29e:	613b      	str	r3, [r7, #16]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 800a2a0:	697b      	ldr	r3, [r7, #20]
 800a2a2:	2201      	movs	r2, #1
 800a2a4:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 800a2a6:	4b0a      	ldr	r3, [pc, #40]	@ (800a2d0 <SCSI_Write10+0x1a8>)
 800a2a8:	7819      	ldrb	r1, [r3, #0]
 800a2aa:	697b      	ldr	r3, [r7, #20]
 800a2ac:	f103 0210 	add.w	r2, r3, #16
 800a2b0:	693b      	ldr	r3, [r7, #16]
 800a2b2:	68f8      	ldr	r0, [r7, #12]
 800a2b4:	f005 fd76 	bl	800fda4 <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 800a2b8:	2300      	movs	r3, #0
 800a2ba:	e005      	b.n	800a2c8 <SCSI_Write10+0x1a0>
    return SCSI_ProcessWrite(pdev, lun);
 800a2bc:	7afb      	ldrb	r3, [r7, #11]
 800a2be:	4619      	mov	r1, r3
 800a2c0:	68f8      	ldr	r0, [r7, #12]
 800a2c2:	f000 f9dd 	bl	800a680 <SCSI_ProcessWrite>
 800a2c6:	4603      	mov	r3, r0
}
 800a2c8:	4618      	mov	r0, r3
 800a2ca:	3718      	adds	r7, #24
 800a2cc:	46bd      	mov	sp, r7
 800a2ce:	bd80      	pop	{r7, pc}
 800a2d0:	2000008b 	.word	0x2000008b

0800a2d4 <SCSI_Write12>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Write12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800a2d4:	b580      	push	{r7, lr}
 800a2d6:	b086      	sub	sp, #24
 800a2d8:	af00      	add	r7, sp, #0
 800a2da:	60f8      	str	r0, [r7, #12]
 800a2dc:	460b      	mov	r3, r1
 800a2de:	607a      	str	r2, [r7, #4]
 800a2e0:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	32b0      	adds	r2, #176	@ 0xb0
 800a2ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a2f0:	617b      	str	r3, [r7, #20]
  uint32_t len;

  if (hmsc == NULL)
 800a2f2:	697b      	ldr	r3, [r7, #20]
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d102      	bne.n	800a2fe <SCSI_Write12+0x2a>
  {
    return -1;
 800a2f8:	f04f 33ff 	mov.w	r3, #4294967295
 800a2fc:	e0ca      	b.n	800a494 <SCSI_Write12+0x1c0>
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800a2fe:	697b      	ldr	r3, [r7, #20]
 800a300:	7a1b      	ldrb	r3, [r3, #8]
 800a302:	2b00      	cmp	r3, #0
 800a304:	f040 80c0 	bne.w	800a488 <SCSI_Write12+0x1b4>
  {
    if (hmsc->cbw.dDataLength == 0U)
 800a308:	697b      	ldr	r3, [r7, #20]
 800a30a:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d10a      	bne.n	800a328 <SCSI_Write12+0x54>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800a312:	697b      	ldr	r3, [r7, #20]
 800a314:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800a318:	2320      	movs	r3, #32
 800a31a:	2205      	movs	r2, #5
 800a31c:	68f8      	ldr	r0, [r7, #12]
 800a31e:	f7ff fcd8 	bl	8009cd2 <SCSI_SenseCode>
      return -1;
 800a322:	f04f 33ff 	mov.w	r3, #4294967295
 800a326:	e0b5      	b.n	800a494 <SCSI_Write12+0x1c0>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 800a328:	697b      	ldr	r3, [r7, #20]
 800a32a:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 800a32e:	b25b      	sxtb	r3, r3
 800a330:	2b00      	cmp	r3, #0
 800a332:	da0a      	bge.n	800a34a <SCSI_Write12+0x76>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800a334:	697b      	ldr	r3, [r7, #20]
 800a336:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800a33a:	2320      	movs	r3, #32
 800a33c:	2205      	movs	r2, #5
 800a33e:	68f8      	ldr	r0, [r7, #12]
 800a340:	f7ff fcc7 	bl	8009cd2 <SCSI_SenseCode>
      return -1;
 800a344:	f04f 33ff 	mov.w	r3, #4294967295
 800a348:	e0a4      	b.n	800a494 <SCSI_Write12+0x1c0>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a350:	68fa      	ldr	r2, [r7, #12]
 800a352:	33b0      	adds	r3, #176	@ 0xb0
 800a354:	009b      	lsls	r3, r3, #2
 800a356:	4413      	add	r3, r2
 800a358:	685b      	ldr	r3, [r3, #4]
 800a35a:	689b      	ldr	r3, [r3, #8]
 800a35c:	7afa      	ldrb	r2, [r7, #11]
 800a35e:	4610      	mov	r0, r2
 800a360:	4798      	blx	r3
 800a362:	4603      	mov	r3, r0
 800a364:	2b00      	cmp	r3, #0
 800a366:	d00b      	beq.n	800a380 <SCSI_Write12+0xac>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800a368:	7af9      	ldrb	r1, [r7, #11]
 800a36a:	233a      	movs	r3, #58	@ 0x3a
 800a36c:	2202      	movs	r2, #2
 800a36e:	68f8      	ldr	r0, [r7, #12]
 800a370:	f7ff fcaf 	bl	8009cd2 <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 800a374:	697b      	ldr	r3, [r7, #20]
 800a376:	2205      	movs	r2, #5
 800a378:	721a      	strb	r2, [r3, #8]
      return -1;
 800a37a:	f04f 33ff 	mov.w	r3, #4294967295
 800a37e:	e089      	b.n	800a494 <SCSI_Write12+0x1c0>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 800a380:	68fb      	ldr	r3, [r7, #12]
 800a382:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a386:	68fa      	ldr	r2, [r7, #12]
 800a388:	33b0      	adds	r3, #176	@ 0xb0
 800a38a:	009b      	lsls	r3, r3, #2
 800a38c:	4413      	add	r3, r2
 800a38e:	685b      	ldr	r3, [r3, #4]
 800a390:	68db      	ldr	r3, [r3, #12]
 800a392:	7afa      	ldrb	r2, [r7, #11]
 800a394:	4610      	mov	r0, r2
 800a396:	4798      	blx	r3
 800a398:	4603      	mov	r3, r0
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d00b      	beq.n	800a3b6 <SCSI_Write12+0xe2>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 800a39e:	7af9      	ldrb	r1, [r7, #11]
 800a3a0:	2327      	movs	r3, #39	@ 0x27
 800a3a2:	2202      	movs	r2, #2
 800a3a4:	68f8      	ldr	r0, [r7, #12]
 800a3a6:	f7ff fc94 	bl	8009cd2 <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 800a3aa:	697b      	ldr	r3, [r7, #20]
 800a3ac:	2205      	movs	r2, #5
 800a3ae:	721a      	strb	r2, [r3, #8]
      return -1;
 800a3b0:	f04f 33ff 	mov.w	r3, #4294967295
 800a3b4:	e06e      	b.n	800a494 <SCSI_Write12+0x1c0>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	3302      	adds	r3, #2
 800a3ba:	781b      	ldrb	r3, [r3, #0]
 800a3bc:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	3303      	adds	r3, #3
 800a3c2:	781b      	ldrb	r3, [r3, #0]
 800a3c4:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800a3c6:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] << 8) |
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	3304      	adds	r3, #4
 800a3cc:	781b      	ldrb	r3, [r3, #0]
 800a3ce:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 800a3d0:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 800a3d2:	687a      	ldr	r2, [r7, #4]
 800a3d4:	3205      	adds	r2, #5
 800a3d6:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] << 8) |
 800a3d8:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800a3da:	697b      	ldr	r3, [r7, #20]
 800a3dc:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c

    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	3306      	adds	r3, #6
 800a3e4:	781b      	ldrb	r3, [r3, #0]
 800a3e6:	061a      	lsls	r2, r3, #24
                         ((uint32_t)params[7] << 16) |
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	3307      	adds	r3, #7
 800a3ec:	781b      	ldrb	r3, [r3, #0]
 800a3ee:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800a3f0:	431a      	orrs	r2, r3
                         ((uint32_t)params[8] << 8) |
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	3308      	adds	r3, #8
 800a3f6:	781b      	ldrb	r3, [r3, #0]
 800a3f8:	021b      	lsls	r3, r3, #8
                         ((uint32_t)params[7] << 16) |
 800a3fa:	4313      	orrs	r3, r2
                         (uint32_t)params[9];
 800a3fc:	687a      	ldr	r2, [r7, #4]
 800a3fe:	3209      	adds	r2, #9
 800a400:	7812      	ldrb	r2, [r2, #0]
                         ((uint32_t)params[8] << 8) |
 800a402:	431a      	orrs	r2, r3
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800a404:	697b      	ldr	r3, [r7, #20]
 800a406:	f8c3 2270 	str.w	r2, [r3, #624]	@ 0x270

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 800a40a:	697b      	ldr	r3, [r7, #20]
 800a40c:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
 800a410:	697b      	ldr	r3, [r7, #20]
 800a412:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800a416:	7af9      	ldrb	r1, [r7, #11]
 800a418:	68f8      	ldr	r0, [r7, #12]
 800a41a:	f000 f87e 	bl	800a51a <SCSI_CheckAddressRange>
 800a41e:	4603      	mov	r3, r0
 800a420:	2b00      	cmp	r3, #0
 800a422:	da02      	bge.n	800a42a <SCSI_Write12+0x156>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 800a424:	f04f 33ff 	mov.w	r3, #4294967295
 800a428:	e034      	b.n	800a494 <SCSI_Write12+0x1c0>
    }

    len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800a42a:	697b      	ldr	r3, [r7, #20]
 800a42c:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800a430:	697a      	ldr	r2, [r7, #20]
 800a432:	f8b2 2264 	ldrh.w	r2, [r2, #612]	@ 0x264
 800a436:	fb02 f303 	mul.w	r3, r2, r3
 800a43a:	613b      	str	r3, [r7, #16]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 800a43c:	697b      	ldr	r3, [r7, #20]
 800a43e:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800a442:	693a      	ldr	r2, [r7, #16]
 800a444:	429a      	cmp	r2, r3
 800a446:	d00a      	beq.n	800a45e <SCSI_Write12+0x18a>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800a448:	697b      	ldr	r3, [r7, #20]
 800a44a:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800a44e:	2320      	movs	r3, #32
 800a450:	2205      	movs	r2, #5
 800a452:	68f8      	ldr	r0, [r7, #12]
 800a454:	f7ff fc3d 	bl	8009cd2 <SCSI_SenseCode>
      return -1;
 800a458:	f04f 33ff 	mov.w	r3, #4294967295
 800a45c:	e01a      	b.n	800a494 <SCSI_Write12+0x1c0>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 800a45e:	693b      	ldr	r3, [r7, #16]
 800a460:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a464:	bf28      	it	cs
 800a466:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 800a46a:	613b      	str	r3, [r7, #16]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 800a46c:	697b      	ldr	r3, [r7, #20]
 800a46e:	2201      	movs	r2, #1
 800a470:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 800a472:	4b0a      	ldr	r3, [pc, #40]	@ (800a49c <SCSI_Write12+0x1c8>)
 800a474:	7819      	ldrb	r1, [r3, #0]
 800a476:	697b      	ldr	r3, [r7, #20]
 800a478:	f103 0210 	add.w	r2, r3, #16
 800a47c:	693b      	ldr	r3, [r7, #16]
 800a47e:	68f8      	ldr	r0, [r7, #12]
 800a480:	f005 fc90 	bl	800fda4 <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 800a484:	2300      	movs	r3, #0
 800a486:	e005      	b.n	800a494 <SCSI_Write12+0x1c0>
    return SCSI_ProcessWrite(pdev, lun);
 800a488:	7afb      	ldrb	r3, [r7, #11]
 800a48a:	4619      	mov	r1, r3
 800a48c:	68f8      	ldr	r0, [r7, #12]
 800a48e:	f000 f8f7 	bl	800a680 <SCSI_ProcessWrite>
 800a492:	4603      	mov	r3, r0
}
 800a494:	4618      	mov	r0, r3
 800a496:	3718      	adds	r7, #24
 800a498:	46bd      	mov	sp, r7
 800a49a:	bd80      	pop	{r7, pc}
 800a49c:	2000008b 	.word	0x2000008b

0800a4a0 <SCSI_Verify10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Verify10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800a4a0:	b580      	push	{r7, lr}
 800a4a2:	b086      	sub	sp, #24
 800a4a4:	af00      	add	r7, sp, #0
 800a4a6:	60f8      	str	r0, [r7, #12]
 800a4a8:	460b      	mov	r3, r1
 800a4aa:	607a      	str	r2, [r7, #4]
 800a4ac:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	32b0      	adds	r2, #176	@ 0xb0
 800a4b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4bc:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800a4be:	697b      	ldr	r3, [r7, #20]
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d102      	bne.n	800a4ca <SCSI_Verify10+0x2a>
  {
    return -1;
 800a4c4:	f04f 33ff 	mov.w	r3, #4294967295
 800a4c8:	e023      	b.n	800a512 <SCSI_Verify10+0x72>
  }

  if ((params[1] & 0x02U) == 0x02U)
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	3301      	adds	r3, #1
 800a4ce:	781b      	ldrb	r3, [r3, #0]
 800a4d0:	f003 0302 	and.w	r3, r3, #2
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d008      	beq.n	800a4ea <SCSI_Verify10+0x4a>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
 800a4d8:	7af9      	ldrb	r1, [r7, #11]
 800a4da:	2324      	movs	r3, #36	@ 0x24
 800a4dc:	2205      	movs	r2, #5
 800a4de:	68f8      	ldr	r0, [r7, #12]
 800a4e0:	f7ff fbf7 	bl	8009cd2 <SCSI_SenseCode>
    return -1; /* Error, Verify Mode Not supported*/
 800a4e4:	f04f 33ff 	mov.w	r3, #4294967295
 800a4e8:	e013      	b.n	800a512 <SCSI_Verify10+0x72>
  }

  if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr, hmsc->scsi_blk_len) < 0)
 800a4ea:	697b      	ldr	r3, [r7, #20]
 800a4ec:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
 800a4f0:	697b      	ldr	r3, [r7, #20]
 800a4f2:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800a4f6:	7af9      	ldrb	r1, [r7, #11]
 800a4f8:	68f8      	ldr	r0, [r7, #12]
 800a4fa:	f000 f80e 	bl	800a51a <SCSI_CheckAddressRange>
 800a4fe:	4603      	mov	r3, r0
 800a500:	2b00      	cmp	r3, #0
 800a502:	da02      	bge.n	800a50a <SCSI_Verify10+0x6a>
  {
    return -1; /* error */
 800a504:	f04f 33ff 	mov.w	r3, #4294967295
 800a508:	e003      	b.n	800a512 <SCSI_Verify10+0x72>
  }

  hmsc->bot_data_length = 0U;
 800a50a:	697b      	ldr	r3, [r7, #20]
 800a50c:	2200      	movs	r2, #0
 800a50e:	60da      	str	r2, [r3, #12]

  return 0;
 800a510:	2300      	movs	r3, #0
}
 800a512:	4618      	mov	r0, r3
 800a514:	3718      	adds	r7, #24
 800a516:	46bd      	mov	sp, r7
 800a518:	bd80      	pop	{r7, pc}

0800a51a <SCSI_CheckAddressRange>:
  * @param  blk_nbr: number of block to be processed
  * @retval status
  */
static int8_t SCSI_CheckAddressRange(USBD_HandleTypeDef *pdev, uint8_t lun,
                                     uint32_t blk_offset, uint32_t blk_nbr)
{
 800a51a:	b580      	push	{r7, lr}
 800a51c:	b086      	sub	sp, #24
 800a51e:	af00      	add	r7, sp, #0
 800a520:	60f8      	str	r0, [r7, #12]
 800a522:	607a      	str	r2, [r7, #4]
 800a524:	603b      	str	r3, [r7, #0]
 800a526:	460b      	mov	r3, r1
 800a528:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	32b0      	adds	r2, #176	@ 0xb0
 800a534:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a538:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800a53a:	697b      	ldr	r3, [r7, #20]
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d102      	bne.n	800a546 <SCSI_CheckAddressRange+0x2c>
  {
    return -1;
 800a540:	f04f 33ff 	mov.w	r3, #4294967295
 800a544:	e011      	b.n	800a56a <SCSI_CheckAddressRange+0x50>
  }

  if ((blk_offset + blk_nbr) > hmsc->scsi_blk_nbr)
 800a546:	687a      	ldr	r2, [r7, #4]
 800a548:	683b      	ldr	r3, [r7, #0]
 800a54a:	441a      	add	r2, r3
 800a54c:	697b      	ldr	r3, [r7, #20]
 800a54e:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 800a552:	429a      	cmp	r2, r3
 800a554:	d908      	bls.n	800a568 <SCSI_CheckAddressRange+0x4e>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, ADDRESS_OUT_OF_RANGE);
 800a556:	7af9      	ldrb	r1, [r7, #11]
 800a558:	2321      	movs	r3, #33	@ 0x21
 800a55a:	2205      	movs	r2, #5
 800a55c:	68f8      	ldr	r0, [r7, #12]
 800a55e:	f7ff fbb8 	bl	8009cd2 <SCSI_SenseCode>
    return -1;
 800a562:	f04f 33ff 	mov.w	r3, #4294967295
 800a566:	e000      	b.n	800a56a <SCSI_CheckAddressRange+0x50>
  }

  return 0;
 800a568:	2300      	movs	r3, #0
}
 800a56a:	4618      	mov	r0, r3
 800a56c:	3718      	adds	r7, #24
 800a56e:	46bd      	mov	sp, r7
 800a570:	bd80      	pop	{r7, pc}
	...

0800a574 <SCSI_ProcessRead>:
  *         Handle Read Process
  * @param  lun: Logical unit number
  * @retval status
  */
static int8_t SCSI_ProcessRead(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 800a574:	b590      	push	{r4, r7, lr}
 800a576:	b085      	sub	sp, #20
 800a578:	af00      	add	r7, sp, #0
 800a57a:	6078      	str	r0, [r7, #4]
 800a57c:	460b      	mov	r3, r1
 800a57e:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	32b0      	adds	r2, #176	@ 0xb0
 800a58a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a58e:	60fb      	str	r3, [r7, #12]
  uint32_t len;

  if (hmsc == NULL)
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	2b00      	cmp	r3, #0
 800a594:	d102      	bne.n	800a59c <SCSI_ProcessRead+0x28>
  {
    return -1;
 800a596:	f04f 33ff 	mov.w	r3, #4294967295
 800a59a:	e06a      	b.n	800a672 <SCSI_ProcessRead+0xfe>
  }

  len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800a59c:	68fb      	ldr	r3, [r7, #12]
 800a59e:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800a5a2:	68fa      	ldr	r2, [r7, #12]
 800a5a4:	f8b2 2264 	ldrh.w	r2, [r2, #612]	@ 0x264
 800a5a8:	fb02 f303 	mul.w	r3, r2, r3
 800a5ac:	60bb      	str	r3, [r7, #8]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  len = MIN(len, MSC_MEDIA_PACKET);
 800a5ae:	68bb      	ldr	r3, [r7, #8]
 800a5b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a5b4:	bf28      	it	cs
 800a5b6:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 800a5ba:	60bb      	str	r3, [r7, #8]

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Read(lun, hmsc->bot_data,
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a5c2:	687a      	ldr	r2, [r7, #4]
 800a5c4:	33b0      	adds	r3, #176	@ 0xb0
 800a5c6:	009b      	lsls	r3, r3, #2
 800a5c8:	4413      	add	r3, r2
 800a5ca:	685b      	ldr	r3, [r3, #4]
 800a5cc:	691c      	ldr	r4, [r3, #16]
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	f103 0110 	add.w	r1, r3, #16
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
                                                                    hmsc->scsi_blk_addr,
                                                                    (len / hmsc->scsi_blk_size)) < 0)
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 800a5e0:	4618      	mov	r0, r3
 800a5e2:	68bb      	ldr	r3, [r7, #8]
 800a5e4:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Read(lun, hmsc->bot_data,
 800a5e8:	b29b      	uxth	r3, r3
 800a5ea:	78f8      	ldrb	r0, [r7, #3]
 800a5ec:	47a0      	blx	r4
 800a5ee:	4603      	mov	r3, r0
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	da08      	bge.n	800a606 <SCSI_ProcessRead+0x92>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, UNRECOVERED_READ_ERROR);
 800a5f4:	78f9      	ldrb	r1, [r7, #3]
 800a5f6:	2311      	movs	r3, #17
 800a5f8:	2204      	movs	r2, #4
 800a5fa:	6878      	ldr	r0, [r7, #4]
 800a5fc:	f7ff fb69 	bl	8009cd2 <SCSI_SenseCode>
    return -1;
 800a600:	f04f 33ff 	mov.w	r3, #4294967295
 800a604:	e035      	b.n	800a672 <SCSI_ProcessRead+0xfe>
  }

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, hmsc->bot_data, len);
 800a606:	4b1d      	ldr	r3, [pc, #116]	@ (800a67c <SCSI_ProcessRead+0x108>)
 800a608:	7819      	ldrb	r1, [r3, #0]
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	f103 0210 	add.w	r2, r3, #16
 800a610:	68bb      	ldr	r3, [r7, #8]
 800a612:	6878      	ldr	r0, [r7, #4]
 800a614:	f005 fba5 	bl	800fd62 <USBD_LL_Transmit>

  hmsc->scsi_blk_addr += (len / hmsc->scsi_blk_size);
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 800a624:	4619      	mov	r1, r3
 800a626:	68bb      	ldr	r3, [r7, #8]
 800a628:	fbb3 f3f1 	udiv	r3, r3, r1
 800a62c:	441a      	add	r2, r3
 800a62e:	68fb      	ldr	r3, [r7, #12]
 800a630:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c
  hmsc->scsi_blk_len -= (len / hmsc->scsi_blk_size);
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	f8d3 2270 	ldr.w	r2, [r3, #624]	@ 0x270
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 800a640:	4619      	mov	r1, r3
 800a642:	68bb      	ldr	r3, [r7, #8]
 800a644:	fbb3 f3f1 	udiv	r3, r3, r1
 800a648:	1ad2      	subs	r2, r2, r3
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	f8c3 2270 	str.w	r2, [r3, #624]	@ 0x270

  /* case 6 : Hi = Di */
  hmsc->csw.dDataResidue -= len;
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 800a656:	68bb      	ldr	r3, [r7, #8]
 800a658:	1ad2      	subs	r2, r2, r3
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if (hmsc->scsi_blk_len == 0U)
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800a666:	2b00      	cmp	r3, #0
 800a668:	d102      	bne.n	800a670 <SCSI_ProcessRead+0xfc>
  {
    hmsc->bot_state = USBD_BOT_LAST_DATA_IN;
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	2203      	movs	r2, #3
 800a66e:	721a      	strb	r2, [r3, #8]
  }

  return 0;
 800a670:	2300      	movs	r3, #0
}
 800a672:	4618      	mov	r0, r3
 800a674:	3714      	adds	r7, #20
 800a676:	46bd      	mov	sp, r7
 800a678:	bd90      	pop	{r4, r7, pc}
 800a67a:	bf00      	nop
 800a67c:	2000008a 	.word	0x2000008a

0800a680 <SCSI_ProcessWrite>:
  *         Handle Write Process
  * @param  lun: Logical unit number
  * @retval status
  */
static int8_t SCSI_ProcessWrite(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 800a680:	b590      	push	{r4, r7, lr}
 800a682:	b085      	sub	sp, #20
 800a684:	af00      	add	r7, sp, #0
 800a686:	6078      	str	r0, [r7, #4]
 800a688:	460b      	mov	r3, r1
 800a68a:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	32b0      	adds	r2, #176	@ 0xb0
 800a696:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a69a:	60fb      	str	r3, [r7, #12]
  uint32_t len;

  if (hmsc == NULL)
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d102      	bne.n	800a6a8 <SCSI_ProcessWrite+0x28>
  {
    return -1;
 800a6a2:	f04f 33ff 	mov.w	r3, #4294967295
 800a6a6:	e07a      	b.n	800a79e <SCSI_ProcessWrite+0x11e>
  }

  len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800a6ae:	68fa      	ldr	r2, [r7, #12]
 800a6b0:	f8b2 2264 	ldrh.w	r2, [r2, #612]	@ 0x264
 800a6b4:	fb02 f303 	mul.w	r3, r2, r3
 800a6b8:	60bb      	str	r3, [r7, #8]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  len = MIN(len, MSC_MEDIA_PACKET);
 800a6ba:	68bb      	ldr	r3, [r7, #8]
 800a6bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a6c0:	bf28      	it	cs
 800a6c2:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 800a6c6:	60bb      	str	r3, [r7, #8]

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Write(lun, hmsc->bot_data,
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a6ce:	687a      	ldr	r2, [r7, #4]
 800a6d0:	33b0      	adds	r3, #176	@ 0xb0
 800a6d2:	009b      	lsls	r3, r3, #2
 800a6d4:	4413      	add	r3, r2
 800a6d6:	685b      	ldr	r3, [r3, #4]
 800a6d8:	695c      	ldr	r4, [r3, #20]
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	f103 0110 	add.w	r1, r3, #16
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
                                                                     hmsc->scsi_blk_addr,
                                                                     (len / hmsc->scsi_blk_size)) < 0)
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 800a6ec:	4618      	mov	r0, r3
 800a6ee:	68bb      	ldr	r3, [r7, #8]
 800a6f0:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Write(lun, hmsc->bot_data,
 800a6f4:	b29b      	uxth	r3, r3
 800a6f6:	78f8      	ldrb	r0, [r7, #3]
 800a6f8:	47a0      	blx	r4
 800a6fa:	4603      	mov	r3, r0
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	da08      	bge.n	800a712 <SCSI_ProcessWrite+0x92>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, WRITE_FAULT);
 800a700:	78f9      	ldrb	r1, [r7, #3]
 800a702:	2303      	movs	r3, #3
 800a704:	2204      	movs	r2, #4
 800a706:	6878      	ldr	r0, [r7, #4]
 800a708:	f7ff fae3 	bl	8009cd2 <SCSI_SenseCode>
    return -1;
 800a70c:	f04f 33ff 	mov.w	r3, #4294967295
 800a710:	e045      	b.n	800a79e <SCSI_ProcessWrite+0x11e>
  }

  hmsc->scsi_blk_addr += (len / hmsc->scsi_blk_size);
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
 800a718:	68fb      	ldr	r3, [r7, #12]
 800a71a:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 800a71e:	4619      	mov	r1, r3
 800a720:	68bb      	ldr	r3, [r7, #8]
 800a722:	fbb3 f3f1 	udiv	r3, r3, r1
 800a726:	441a      	add	r2, r3
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c
  hmsc->scsi_blk_len -= (len / hmsc->scsi_blk_size);
 800a72e:	68fb      	ldr	r3, [r7, #12]
 800a730:	f8d3 2270 	ldr.w	r2, [r3, #624]	@ 0x270
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 800a73a:	4619      	mov	r1, r3
 800a73c:	68bb      	ldr	r3, [r7, #8]
 800a73e:	fbb3 f3f1 	udiv	r3, r3, r1
 800a742:	1ad2      	subs	r2, r2, r3
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	f8c3 2270 	str.w	r2, [r3, #624]	@ 0x270

  /* case 12 : Ho = Do */
  hmsc->csw.dDataResidue -= len;
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 800a750:	68bb      	ldr	r3, [r7, #8]
 800a752:	1ad2      	subs	r2, r2, r3
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if (hmsc->scsi_blk_len == 0U)
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800a760:	2b00      	cmp	r3, #0
 800a762:	d104      	bne.n	800a76e <SCSI_ProcessWrite+0xee>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 800a764:	2100      	movs	r1, #0
 800a766:	6878      	ldr	r0, [r7, #4]
 800a768:	f7fe fce8 	bl	800913c <MSC_BOT_SendCSW>
 800a76c:	e016      	b.n	800a79c <SCSI_ProcessWrite+0x11c>
  }
  else
  {
    len = MIN((hmsc->scsi_blk_len * hmsc->scsi_blk_size), MSC_MEDIA_PACKET);
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800a774:	68fa      	ldr	r2, [r7, #12]
 800a776:	f8b2 2264 	ldrh.w	r2, [r2, #612]	@ 0x264
 800a77a:	fb02 f303 	mul.w	r3, r2, r3
 800a77e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a782:	bf28      	it	cs
 800a784:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 800a788:	60bb      	str	r3, [r7, #8]

    /* Prepare EP to Receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 800a78a:	4b07      	ldr	r3, [pc, #28]	@ (800a7a8 <SCSI_ProcessWrite+0x128>)
 800a78c:	7819      	ldrb	r1, [r3, #0]
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	f103 0210 	add.w	r2, r3, #16
 800a794:	68bb      	ldr	r3, [r7, #8]
 800a796:	6878      	ldr	r0, [r7, #4]
 800a798:	f005 fb04 	bl	800fda4 <USBD_LL_PrepareReceive>
  }

  return 0;
 800a79c:	2300      	movs	r3, #0
}
 800a79e:	4618      	mov	r0, r3
 800a7a0:	3714      	adds	r7, #20
 800a7a2:	46bd      	mov	sp, r7
 800a7a4:	bd90      	pop	{r4, r7, pc}
 800a7a6:	bf00      	nop
 800a7a8:	2000008b 	.word	0x2000008b

0800a7ac <SCSI_UpdateBotData>:
  * @param  length: Data length
  * @retval status
  */
static int8_t SCSI_UpdateBotData(USBD_MSC_BOT_HandleTypeDef *hmsc,
                                 uint8_t *pBuff, uint16_t length)
{
 800a7ac:	b480      	push	{r7}
 800a7ae:	b087      	sub	sp, #28
 800a7b0:	af00      	add	r7, sp, #0
 800a7b2:	60f8      	str	r0, [r7, #12]
 800a7b4:	60b9      	str	r1, [r7, #8]
 800a7b6:	4613      	mov	r3, r2
 800a7b8:	80fb      	strh	r3, [r7, #6]
  uint16_t len = length;
 800a7ba:	88fb      	ldrh	r3, [r7, #6]
 800a7bc:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 800a7be:	68fb      	ldr	r3, [r7, #12]
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d102      	bne.n	800a7ca <SCSI_UpdateBotData+0x1e>
  {
    return -1;
 800a7c4:	f04f 33ff 	mov.w	r3, #4294967295
 800a7c8:	e013      	b.n	800a7f2 <SCSI_UpdateBotData+0x46>
  }

  hmsc->bot_data_length = len;
 800a7ca:	8afa      	ldrh	r2, [r7, #22]
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	60da      	str	r2, [r3, #12]

  while (len != 0U)
 800a7d0:	e00b      	b.n	800a7ea <SCSI_UpdateBotData+0x3e>
  {
    len--;
 800a7d2:	8afb      	ldrh	r3, [r7, #22]
 800a7d4:	3b01      	subs	r3, #1
 800a7d6:	82fb      	strh	r3, [r7, #22]
    hmsc->bot_data[len] = pBuff[len];
 800a7d8:	8afb      	ldrh	r3, [r7, #22]
 800a7da:	68ba      	ldr	r2, [r7, #8]
 800a7dc:	441a      	add	r2, r3
 800a7de:	8afb      	ldrh	r3, [r7, #22]
 800a7e0:	7811      	ldrb	r1, [r2, #0]
 800a7e2:	68fa      	ldr	r2, [r7, #12]
 800a7e4:	4413      	add	r3, r2
 800a7e6:	460a      	mov	r2, r1
 800a7e8:	741a      	strb	r2, [r3, #16]
  while (len != 0U)
 800a7ea:	8afb      	ldrh	r3, [r7, #22]
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d1f0      	bne.n	800a7d2 <SCSI_UpdateBotData+0x26>
  }

  return 0;
 800a7f0:	2300      	movs	r3, #0
}
 800a7f2:	4618      	mov	r0, r3
 800a7f4:	371c      	adds	r7, #28
 800a7f6:	46bd      	mov	sp, r7
 800a7f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7fc:	4770      	bx	lr

0800a7fe <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a7fe:	b580      	push	{r7, lr}
 800a800:	b086      	sub	sp, #24
 800a802:	af00      	add	r7, sp, #0
 800a804:	60f8      	str	r0, [r7, #12]
 800a806:	60b9      	str	r1, [r7, #8]
 800a808:	4613      	mov	r3, r2
 800a80a:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d101      	bne.n	800a816 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a812:	2303      	movs	r3, #3
 800a814:	e01f      	b.n	800a856 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	2200      	movs	r2, #0
 800a81a:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	2200      	movs	r2, #0
 800a822:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	2200      	movs	r2, #0
 800a82a:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a82e:	68bb      	ldr	r3, [r7, #8]
 800a830:	2b00      	cmp	r3, #0
 800a832:	d003      	beq.n	800a83c <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	68ba      	ldr	r2, [r7, #8]
 800a838:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	2201      	movs	r2, #1
 800a840:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	79fa      	ldrb	r2, [r7, #7]
 800a848:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800a84a:	68f8      	ldr	r0, [r7, #12]
 800a84c:	f005 f90e 	bl	800fa6c <USBD_LL_Init>
 800a850:	4603      	mov	r3, r0
 800a852:	75fb      	strb	r3, [r7, #23]

  return ret;
 800a854:	7dfb      	ldrb	r3, [r7, #23]
}
 800a856:	4618      	mov	r0, r3
 800a858:	3718      	adds	r7, #24
 800a85a:	46bd      	mov	sp, r7
 800a85c:	bd80      	pop	{r7, pc}

0800a85e <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a85e:	b580      	push	{r7, lr}
 800a860:	b084      	sub	sp, #16
 800a862:	af00      	add	r7, sp, #0
 800a864:	6078      	str	r0, [r7, #4]
 800a866:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a868:	2300      	movs	r3, #0
 800a86a:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800a86c:	683b      	ldr	r3, [r7, #0]
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d101      	bne.n	800a876 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a872:	2303      	movs	r3, #3
 800a874:	e025      	b.n	800a8c2 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	683a      	ldr	r2, [r7, #0]
 800a87a:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	32ae      	adds	r2, #174	@ 0xae
 800a888:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a88c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d00f      	beq.n	800a8b2 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	32ae      	adds	r2, #174	@ 0xae
 800a89c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8a2:	f107 020e 	add.w	r2, r7, #14
 800a8a6:	4610      	mov	r0, r2
 800a8a8:	4798      	blx	r3
 800a8aa:	4602      	mov	r2, r0
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800a8b8:	1c5a      	adds	r2, r3, #1
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800a8c0:	2300      	movs	r3, #0
}
 800a8c2:	4618      	mov	r0, r3
 800a8c4:	3710      	adds	r7, #16
 800a8c6:	46bd      	mov	sp, r7
 800a8c8:	bd80      	pop	{r7, pc}

0800a8ca <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a8ca:	b580      	push	{r7, lr}
 800a8cc:	b082      	sub	sp, #8
 800a8ce:	af00      	add	r7, sp, #0
 800a8d0:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800a8d2:	6878      	ldr	r0, [r7, #4]
 800a8d4:	f005 f922 	bl	800fb1c <USBD_LL_Start>
 800a8d8:	4603      	mov	r3, r0
}
 800a8da:	4618      	mov	r0, r3
 800a8dc:	3708      	adds	r7, #8
 800a8de:	46bd      	mov	sp, r7
 800a8e0:	bd80      	pop	{r7, pc}

0800a8e2 <USBD_Stop>:
  *         Stop the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Stop(USBD_HandleTypeDef *pdev)
{
 800a8e2:	b580      	push	{r7, lr}
 800a8e4:	b082      	sub	sp, #8
 800a8e6:	af00      	add	r7, sp, #0
 800a8e8:	6078      	str	r0, [r7, #4]
  /* Disconnect USB Device */
  (void)USBD_LL_Stop(pdev);
 800a8ea:	6878      	ldr	r0, [r7, #4]
 800a8ec:	f005 f931 	bl	800fb52 <USBD_LL_Stop>
  }

  /* Reset the class ID */
  pdev->classId = 0U;
#else
  if (pdev->pClass[0] != NULL)
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d009      	beq.n	800a90e <USBD_Stop+0x2c>
  {
    (void)pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config);
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a900:	685b      	ldr	r3, [r3, #4]
 800a902:	687a      	ldr	r2, [r7, #4]
 800a904:	6852      	ldr	r2, [r2, #4]
 800a906:	b2d2      	uxtb	r2, r2
 800a908:	4611      	mov	r1, r2
 800a90a:	6878      	ldr	r0, [r7, #4]
 800a90c:	4798      	blx	r3
  }
#endif /* USE_USBD_COMPOSITE */

  return USBD_OK;
 800a90e:	2300      	movs	r3, #0
}
 800a910:	4618      	mov	r0, r3
 800a912:	3708      	adds	r7, #8
 800a914:	46bd      	mov	sp, r7
 800a916:	bd80      	pop	{r7, pc}

0800a918 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800a918:	b480      	push	{r7}
 800a91a:	b083      	sub	sp, #12
 800a91c:	af00      	add	r7, sp, #0
 800a91e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a920:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800a922:	4618      	mov	r0, r3
 800a924:	370c      	adds	r7, #12
 800a926:	46bd      	mov	sp, r7
 800a928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a92c:	4770      	bx	lr

0800a92e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a92e:	b580      	push	{r7, lr}
 800a930:	b084      	sub	sp, #16
 800a932:	af00      	add	r7, sp, #0
 800a934:	6078      	str	r0, [r7, #4]
 800a936:	460b      	mov	r3, r1
 800a938:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800a93a:	2300      	movs	r3, #0
 800a93c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a944:	2b00      	cmp	r3, #0
 800a946:	d009      	beq.n	800a95c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	78fa      	ldrb	r2, [r7, #3]
 800a952:	4611      	mov	r1, r2
 800a954:	6878      	ldr	r0, [r7, #4]
 800a956:	4798      	blx	r3
 800a958:	4603      	mov	r3, r0
 800a95a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a95c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a95e:	4618      	mov	r0, r3
 800a960:	3710      	adds	r7, #16
 800a962:	46bd      	mov	sp, r7
 800a964:	bd80      	pop	{r7, pc}

0800a966 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a966:	b580      	push	{r7, lr}
 800a968:	b084      	sub	sp, #16
 800a96a:	af00      	add	r7, sp, #0
 800a96c:	6078      	str	r0, [r7, #4]
 800a96e:	460b      	mov	r3, r1
 800a970:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800a972:	2300      	movs	r3, #0
 800a974:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a97c:	685b      	ldr	r3, [r3, #4]
 800a97e:	78fa      	ldrb	r2, [r7, #3]
 800a980:	4611      	mov	r1, r2
 800a982:	6878      	ldr	r0, [r7, #4]
 800a984:	4798      	blx	r3
 800a986:	4603      	mov	r3, r0
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d001      	beq.n	800a990 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800a98c:	2303      	movs	r3, #3
 800a98e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a990:	7bfb      	ldrb	r3, [r7, #15]
}
 800a992:	4618      	mov	r0, r3
 800a994:	3710      	adds	r7, #16
 800a996:	46bd      	mov	sp, r7
 800a998:	bd80      	pop	{r7, pc}

0800a99a <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a99a:	b580      	push	{r7, lr}
 800a99c:	b084      	sub	sp, #16
 800a99e:	af00      	add	r7, sp, #0
 800a9a0:	6078      	str	r0, [r7, #4]
 800a9a2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a9aa:	6839      	ldr	r1, [r7, #0]
 800a9ac:	4618      	mov	r0, r3
 800a9ae:	f001 f8a4 	bl	800bafa <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	2201      	movs	r2, #1
 800a9b6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800a9c0:	461a      	mov	r2, r3
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a9ce:	f003 031f 	and.w	r3, r3, #31
 800a9d2:	2b02      	cmp	r3, #2
 800a9d4:	d01a      	beq.n	800aa0c <USBD_LL_SetupStage+0x72>
 800a9d6:	2b02      	cmp	r3, #2
 800a9d8:	d822      	bhi.n	800aa20 <USBD_LL_SetupStage+0x86>
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d002      	beq.n	800a9e4 <USBD_LL_SetupStage+0x4a>
 800a9de:	2b01      	cmp	r3, #1
 800a9e0:	d00a      	beq.n	800a9f8 <USBD_LL_SetupStage+0x5e>
 800a9e2:	e01d      	b.n	800aa20 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a9ea:	4619      	mov	r1, r3
 800a9ec:	6878      	ldr	r0, [r7, #4]
 800a9ee:	f000 fad1 	bl	800af94 <USBD_StdDevReq>
 800a9f2:	4603      	mov	r3, r0
 800a9f4:	73fb      	strb	r3, [r7, #15]
      break;
 800a9f6:	e020      	b.n	800aa3a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a9fe:	4619      	mov	r1, r3
 800aa00:	6878      	ldr	r0, [r7, #4]
 800aa02:	f000 fb39 	bl	800b078 <USBD_StdItfReq>
 800aa06:	4603      	mov	r3, r0
 800aa08:	73fb      	strb	r3, [r7, #15]
      break;
 800aa0a:	e016      	b.n	800aa3a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800aa12:	4619      	mov	r1, r3
 800aa14:	6878      	ldr	r0, [r7, #4]
 800aa16:	f000 fb9b 	bl	800b150 <USBD_StdEPReq>
 800aa1a:	4603      	mov	r3, r0
 800aa1c:	73fb      	strb	r3, [r7, #15]
      break;
 800aa1e:	e00c      	b.n	800aa3a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800aa26:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800aa2a:	b2db      	uxtb	r3, r3
 800aa2c:	4619      	mov	r1, r3
 800aa2e:	6878      	ldr	r0, [r7, #4]
 800aa30:	f005 f90e 	bl	800fc50 <USBD_LL_StallEP>
 800aa34:	4603      	mov	r3, r0
 800aa36:	73fb      	strb	r3, [r7, #15]
      break;
 800aa38:	bf00      	nop
  }

  return ret;
 800aa3a:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa3c:	4618      	mov	r0, r3
 800aa3e:	3710      	adds	r7, #16
 800aa40:	46bd      	mov	sp, r7
 800aa42:	bd80      	pop	{r7, pc}

0800aa44 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800aa44:	b580      	push	{r7, lr}
 800aa46:	b086      	sub	sp, #24
 800aa48:	af00      	add	r7, sp, #0
 800aa4a:	60f8      	str	r0, [r7, #12]
 800aa4c:	460b      	mov	r3, r1
 800aa4e:	607a      	str	r2, [r7, #4]
 800aa50:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800aa52:	2300      	movs	r3, #0
 800aa54:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800aa56:	7afb      	ldrb	r3, [r7, #11]
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d16e      	bne.n	800ab3a <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800aa62:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800aa64:	68fb      	ldr	r3, [r7, #12]
 800aa66:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800aa6a:	2b03      	cmp	r3, #3
 800aa6c:	f040 8098 	bne.w	800aba0 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800aa70:	693b      	ldr	r3, [r7, #16]
 800aa72:	689a      	ldr	r2, [r3, #8]
 800aa74:	693b      	ldr	r3, [r7, #16]
 800aa76:	68db      	ldr	r3, [r3, #12]
 800aa78:	429a      	cmp	r2, r3
 800aa7a:	d913      	bls.n	800aaa4 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800aa7c:	693b      	ldr	r3, [r7, #16]
 800aa7e:	689a      	ldr	r2, [r3, #8]
 800aa80:	693b      	ldr	r3, [r7, #16]
 800aa82:	68db      	ldr	r3, [r3, #12]
 800aa84:	1ad2      	subs	r2, r2, r3
 800aa86:	693b      	ldr	r3, [r7, #16]
 800aa88:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800aa8a:	693b      	ldr	r3, [r7, #16]
 800aa8c:	68da      	ldr	r2, [r3, #12]
 800aa8e:	693b      	ldr	r3, [r7, #16]
 800aa90:	689b      	ldr	r3, [r3, #8]
 800aa92:	4293      	cmp	r3, r2
 800aa94:	bf28      	it	cs
 800aa96:	4613      	movcs	r3, r2
 800aa98:	461a      	mov	r2, r3
 800aa9a:	6879      	ldr	r1, [r7, #4]
 800aa9c:	68f8      	ldr	r0, [r7, #12]
 800aa9e:	f001 f90f 	bl	800bcc0 <USBD_CtlContinueRx>
 800aaa2:	e07d      	b.n	800aba0 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800aaaa:	f003 031f 	and.w	r3, r3, #31
 800aaae:	2b02      	cmp	r3, #2
 800aab0:	d014      	beq.n	800aadc <USBD_LL_DataOutStage+0x98>
 800aab2:	2b02      	cmp	r3, #2
 800aab4:	d81d      	bhi.n	800aaf2 <USBD_LL_DataOutStage+0xae>
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d002      	beq.n	800aac0 <USBD_LL_DataOutStage+0x7c>
 800aaba:	2b01      	cmp	r3, #1
 800aabc:	d003      	beq.n	800aac6 <USBD_LL_DataOutStage+0x82>
 800aabe:	e018      	b.n	800aaf2 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800aac0:	2300      	movs	r3, #0
 800aac2:	75bb      	strb	r3, [r7, #22]
            break;
 800aac4:	e018      	b.n	800aaf8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800aacc:	b2db      	uxtb	r3, r3
 800aace:	4619      	mov	r1, r3
 800aad0:	68f8      	ldr	r0, [r7, #12]
 800aad2:	f000 f9d2 	bl	800ae7a <USBD_CoreFindIF>
 800aad6:	4603      	mov	r3, r0
 800aad8:	75bb      	strb	r3, [r7, #22]
            break;
 800aada:	e00d      	b.n	800aaf8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800aae2:	b2db      	uxtb	r3, r3
 800aae4:	4619      	mov	r1, r3
 800aae6:	68f8      	ldr	r0, [r7, #12]
 800aae8:	f000 f9d4 	bl	800ae94 <USBD_CoreFindEP>
 800aaec:	4603      	mov	r3, r0
 800aaee:	75bb      	strb	r3, [r7, #22]
            break;
 800aaf0:	e002      	b.n	800aaf8 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800aaf2:	2300      	movs	r3, #0
 800aaf4:	75bb      	strb	r3, [r7, #22]
            break;
 800aaf6:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800aaf8:	7dbb      	ldrb	r3, [r7, #22]
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d119      	bne.n	800ab32 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ab04:	b2db      	uxtb	r3, r3
 800ab06:	2b03      	cmp	r3, #3
 800ab08:	d113      	bne.n	800ab32 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800ab0a:	7dba      	ldrb	r2, [r7, #22]
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	32ae      	adds	r2, #174	@ 0xae
 800ab10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab14:	691b      	ldr	r3, [r3, #16]
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d00b      	beq.n	800ab32 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800ab1a:	7dba      	ldrb	r2, [r7, #22]
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800ab22:	7dba      	ldrb	r2, [r7, #22]
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	32ae      	adds	r2, #174	@ 0xae
 800ab28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab2c:	691b      	ldr	r3, [r3, #16]
 800ab2e:	68f8      	ldr	r0, [r7, #12]
 800ab30:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800ab32:	68f8      	ldr	r0, [r7, #12]
 800ab34:	f001 f8d5 	bl	800bce2 <USBD_CtlSendStatus>
 800ab38:	e032      	b.n	800aba0 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800ab3a:	7afb      	ldrb	r3, [r7, #11]
 800ab3c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ab40:	b2db      	uxtb	r3, r3
 800ab42:	4619      	mov	r1, r3
 800ab44:	68f8      	ldr	r0, [r7, #12]
 800ab46:	f000 f9a5 	bl	800ae94 <USBD_CoreFindEP>
 800ab4a:	4603      	mov	r3, r0
 800ab4c:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ab4e:	7dbb      	ldrb	r3, [r7, #22]
 800ab50:	2bff      	cmp	r3, #255	@ 0xff
 800ab52:	d025      	beq.n	800aba0 <USBD_LL_DataOutStage+0x15c>
 800ab54:	7dbb      	ldrb	r3, [r7, #22]
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d122      	bne.n	800aba0 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ab60:	b2db      	uxtb	r3, r3
 800ab62:	2b03      	cmp	r3, #3
 800ab64:	d117      	bne.n	800ab96 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800ab66:	7dba      	ldrb	r2, [r7, #22]
 800ab68:	68fb      	ldr	r3, [r7, #12]
 800ab6a:	32ae      	adds	r2, #174	@ 0xae
 800ab6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab70:	699b      	ldr	r3, [r3, #24]
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d00f      	beq.n	800ab96 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800ab76:	7dba      	ldrb	r2, [r7, #22]
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800ab7e:	7dba      	ldrb	r2, [r7, #22]
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	32ae      	adds	r2, #174	@ 0xae
 800ab84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab88:	699b      	ldr	r3, [r3, #24]
 800ab8a:	7afa      	ldrb	r2, [r7, #11]
 800ab8c:	4611      	mov	r1, r2
 800ab8e:	68f8      	ldr	r0, [r7, #12]
 800ab90:	4798      	blx	r3
 800ab92:	4603      	mov	r3, r0
 800ab94:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800ab96:	7dfb      	ldrb	r3, [r7, #23]
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d001      	beq.n	800aba0 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800ab9c:	7dfb      	ldrb	r3, [r7, #23]
 800ab9e:	e000      	b.n	800aba2 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800aba0:	2300      	movs	r3, #0
}
 800aba2:	4618      	mov	r0, r3
 800aba4:	3718      	adds	r7, #24
 800aba6:	46bd      	mov	sp, r7
 800aba8:	bd80      	pop	{r7, pc}

0800abaa <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800abaa:	b580      	push	{r7, lr}
 800abac:	b086      	sub	sp, #24
 800abae:	af00      	add	r7, sp, #0
 800abb0:	60f8      	str	r0, [r7, #12]
 800abb2:	460b      	mov	r3, r1
 800abb4:	607a      	str	r2, [r7, #4]
 800abb6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800abb8:	7afb      	ldrb	r3, [r7, #11]
 800abba:	2b00      	cmp	r3, #0
 800abbc:	d16f      	bne.n	800ac9e <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	3314      	adds	r3, #20
 800abc2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800abca:	2b02      	cmp	r3, #2
 800abcc:	d15a      	bne.n	800ac84 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800abce:	693b      	ldr	r3, [r7, #16]
 800abd0:	689a      	ldr	r2, [r3, #8]
 800abd2:	693b      	ldr	r3, [r7, #16]
 800abd4:	68db      	ldr	r3, [r3, #12]
 800abd6:	429a      	cmp	r2, r3
 800abd8:	d914      	bls.n	800ac04 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800abda:	693b      	ldr	r3, [r7, #16]
 800abdc:	689a      	ldr	r2, [r3, #8]
 800abde:	693b      	ldr	r3, [r7, #16]
 800abe0:	68db      	ldr	r3, [r3, #12]
 800abe2:	1ad2      	subs	r2, r2, r3
 800abe4:	693b      	ldr	r3, [r7, #16]
 800abe6:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800abe8:	693b      	ldr	r3, [r7, #16]
 800abea:	689b      	ldr	r3, [r3, #8]
 800abec:	461a      	mov	r2, r3
 800abee:	6879      	ldr	r1, [r7, #4]
 800abf0:	68f8      	ldr	r0, [r7, #12]
 800abf2:	f001 f854 	bl	800bc9e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800abf6:	2300      	movs	r3, #0
 800abf8:	2200      	movs	r2, #0
 800abfa:	2100      	movs	r1, #0
 800abfc:	68f8      	ldr	r0, [r7, #12]
 800abfe:	f005 f8d1 	bl	800fda4 <USBD_LL_PrepareReceive>
 800ac02:	e03f      	b.n	800ac84 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800ac04:	693b      	ldr	r3, [r7, #16]
 800ac06:	68da      	ldr	r2, [r3, #12]
 800ac08:	693b      	ldr	r3, [r7, #16]
 800ac0a:	689b      	ldr	r3, [r3, #8]
 800ac0c:	429a      	cmp	r2, r3
 800ac0e:	d11c      	bne.n	800ac4a <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800ac10:	693b      	ldr	r3, [r7, #16]
 800ac12:	685a      	ldr	r2, [r3, #4]
 800ac14:	693b      	ldr	r3, [r7, #16]
 800ac16:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800ac18:	429a      	cmp	r2, r3
 800ac1a:	d316      	bcc.n	800ac4a <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800ac1c:	693b      	ldr	r3, [r7, #16]
 800ac1e:	685a      	ldr	r2, [r3, #4]
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800ac26:	429a      	cmp	r2, r3
 800ac28:	d20f      	bcs.n	800ac4a <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800ac2a:	2200      	movs	r2, #0
 800ac2c:	2100      	movs	r1, #0
 800ac2e:	68f8      	ldr	r0, [r7, #12]
 800ac30:	f001 f835 	bl	800bc9e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	2200      	movs	r2, #0
 800ac38:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ac3c:	2300      	movs	r3, #0
 800ac3e:	2200      	movs	r2, #0
 800ac40:	2100      	movs	r1, #0
 800ac42:	68f8      	ldr	r0, [r7, #12]
 800ac44:	f005 f8ae 	bl	800fda4 <USBD_LL_PrepareReceive>
 800ac48:	e01c      	b.n	800ac84 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ac50:	b2db      	uxtb	r3, r3
 800ac52:	2b03      	cmp	r3, #3
 800ac54:	d10f      	bne.n	800ac76 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ac5c:	68db      	ldr	r3, [r3, #12]
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d009      	beq.n	800ac76 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	2200      	movs	r2, #0
 800ac66:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800ac6a:	68fb      	ldr	r3, [r7, #12]
 800ac6c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ac70:	68db      	ldr	r3, [r3, #12]
 800ac72:	68f8      	ldr	r0, [r7, #12]
 800ac74:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800ac76:	2180      	movs	r1, #128	@ 0x80
 800ac78:	68f8      	ldr	r0, [r7, #12]
 800ac7a:	f004 ffe9 	bl	800fc50 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800ac7e:	68f8      	ldr	r0, [r7, #12]
 800ac80:	f001 f842 	bl	800bd08 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d03a      	beq.n	800ad04 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800ac8e:	68f8      	ldr	r0, [r7, #12]
 800ac90:	f7ff fe42 	bl	800a918 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	2200      	movs	r2, #0
 800ac98:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800ac9c:	e032      	b.n	800ad04 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800ac9e:	7afb      	ldrb	r3, [r7, #11]
 800aca0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800aca4:	b2db      	uxtb	r3, r3
 800aca6:	4619      	mov	r1, r3
 800aca8:	68f8      	ldr	r0, [r7, #12]
 800acaa:	f000 f8f3 	bl	800ae94 <USBD_CoreFindEP>
 800acae:	4603      	mov	r3, r0
 800acb0:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800acb2:	7dfb      	ldrb	r3, [r7, #23]
 800acb4:	2bff      	cmp	r3, #255	@ 0xff
 800acb6:	d025      	beq.n	800ad04 <USBD_LL_DataInStage+0x15a>
 800acb8:	7dfb      	ldrb	r3, [r7, #23]
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d122      	bne.n	800ad04 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800acc4:	b2db      	uxtb	r3, r3
 800acc6:	2b03      	cmp	r3, #3
 800acc8:	d11c      	bne.n	800ad04 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800acca:	7dfa      	ldrb	r2, [r7, #23]
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	32ae      	adds	r2, #174	@ 0xae
 800acd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800acd4:	695b      	ldr	r3, [r3, #20]
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d014      	beq.n	800ad04 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800acda:	7dfa      	ldrb	r2, [r7, #23]
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800ace2:	7dfa      	ldrb	r2, [r7, #23]
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	32ae      	adds	r2, #174	@ 0xae
 800ace8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800acec:	695b      	ldr	r3, [r3, #20]
 800acee:	7afa      	ldrb	r2, [r7, #11]
 800acf0:	4611      	mov	r1, r2
 800acf2:	68f8      	ldr	r0, [r7, #12]
 800acf4:	4798      	blx	r3
 800acf6:	4603      	mov	r3, r0
 800acf8:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800acfa:	7dbb      	ldrb	r3, [r7, #22]
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d001      	beq.n	800ad04 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800ad00:	7dbb      	ldrb	r3, [r7, #22]
 800ad02:	e000      	b.n	800ad06 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800ad04:	2300      	movs	r3, #0
}
 800ad06:	4618      	mov	r0, r3
 800ad08:	3718      	adds	r7, #24
 800ad0a:	46bd      	mov	sp, r7
 800ad0c:	bd80      	pop	{r7, pc}

0800ad0e <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800ad0e:	b580      	push	{r7, lr}
 800ad10:	b084      	sub	sp, #16
 800ad12:	af00      	add	r7, sp, #0
 800ad14:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800ad16:	2300      	movs	r3, #0
 800ad18:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	2201      	movs	r2, #1
 800ad1e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	2200      	movs	r2, #0
 800ad26:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	2200      	movs	r2, #0
 800ad2e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	2200      	movs	r2, #0
 800ad34:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	2200      	movs	r2, #0
 800ad3c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d014      	beq.n	800ad74 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ad50:	685b      	ldr	r3, [r3, #4]
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d00e      	beq.n	800ad74 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ad5c:	685b      	ldr	r3, [r3, #4]
 800ad5e:	687a      	ldr	r2, [r7, #4]
 800ad60:	6852      	ldr	r2, [r2, #4]
 800ad62:	b2d2      	uxtb	r2, r2
 800ad64:	4611      	mov	r1, r2
 800ad66:	6878      	ldr	r0, [r7, #4]
 800ad68:	4798      	blx	r3
 800ad6a:	4603      	mov	r3, r0
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d001      	beq.n	800ad74 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800ad70:	2303      	movs	r3, #3
 800ad72:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ad74:	2340      	movs	r3, #64	@ 0x40
 800ad76:	2200      	movs	r2, #0
 800ad78:	2100      	movs	r1, #0
 800ad7a:	6878      	ldr	r0, [r7, #4]
 800ad7c:	f004 ff04 	bl	800fb88 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	2201      	movs	r2, #1
 800ad84:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	2240      	movs	r2, #64	@ 0x40
 800ad8c:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ad90:	2340      	movs	r3, #64	@ 0x40
 800ad92:	2200      	movs	r2, #0
 800ad94:	2180      	movs	r1, #128	@ 0x80
 800ad96:	6878      	ldr	r0, [r7, #4]
 800ad98:	f004 fef6 	bl	800fb88 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	2201      	movs	r2, #1
 800ada0:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	2240      	movs	r2, #64	@ 0x40
 800ada6:	621a      	str	r2, [r3, #32]

  return ret;
 800ada8:	7bfb      	ldrb	r3, [r7, #15]
}
 800adaa:	4618      	mov	r0, r3
 800adac:	3710      	adds	r7, #16
 800adae:	46bd      	mov	sp, r7
 800adb0:	bd80      	pop	{r7, pc}

0800adb2 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800adb2:	b480      	push	{r7}
 800adb4:	b083      	sub	sp, #12
 800adb6:	af00      	add	r7, sp, #0
 800adb8:	6078      	str	r0, [r7, #4]
 800adba:	460b      	mov	r3, r1
 800adbc:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	78fa      	ldrb	r2, [r7, #3]
 800adc2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800adc4:	2300      	movs	r3, #0
}
 800adc6:	4618      	mov	r0, r3
 800adc8:	370c      	adds	r7, #12
 800adca:	46bd      	mov	sp, r7
 800adcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800add0:	4770      	bx	lr

0800add2 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800add2:	b480      	push	{r7}
 800add4:	b083      	sub	sp, #12
 800add6:	af00      	add	r7, sp, #0
 800add8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ade0:	b2db      	uxtb	r3, r3
 800ade2:	2b04      	cmp	r3, #4
 800ade4:	d006      	beq.n	800adf4 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800adec:	b2da      	uxtb	r2, r3
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	2204      	movs	r2, #4
 800adf8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800adfc:	2300      	movs	r3, #0
}
 800adfe:	4618      	mov	r0, r3
 800ae00:	370c      	adds	r7, #12
 800ae02:	46bd      	mov	sp, r7
 800ae04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae08:	4770      	bx	lr

0800ae0a <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800ae0a:	b480      	push	{r7}
 800ae0c:	b083      	sub	sp, #12
 800ae0e:	af00      	add	r7, sp, #0
 800ae10:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ae18:	b2db      	uxtb	r3, r3
 800ae1a:	2b04      	cmp	r3, #4
 800ae1c:	d106      	bne.n	800ae2c <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800ae24:	b2da      	uxtb	r2, r3
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800ae2c:	2300      	movs	r3, #0
}
 800ae2e:	4618      	mov	r0, r3
 800ae30:	370c      	adds	r7, #12
 800ae32:	46bd      	mov	sp, r7
 800ae34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae38:	4770      	bx	lr

0800ae3a <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800ae3a:	b580      	push	{r7, lr}
 800ae3c:	b082      	sub	sp, #8
 800ae3e:	af00      	add	r7, sp, #0
 800ae40:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ae48:	b2db      	uxtb	r3, r3
 800ae4a:	2b03      	cmp	r3, #3
 800ae4c:	d110      	bne.n	800ae70 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	d00b      	beq.n	800ae70 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ae5e:	69db      	ldr	r3, [r3, #28]
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	d005      	beq.n	800ae70 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ae6a:	69db      	ldr	r3, [r3, #28]
 800ae6c:	6878      	ldr	r0, [r7, #4]
 800ae6e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800ae70:	2300      	movs	r3, #0
}
 800ae72:	4618      	mov	r0, r3
 800ae74:	3708      	adds	r7, #8
 800ae76:	46bd      	mov	sp, r7
 800ae78:	bd80      	pop	{r7, pc}

0800ae7a <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800ae7a:	b480      	push	{r7}
 800ae7c:	b083      	sub	sp, #12
 800ae7e:	af00      	add	r7, sp, #0
 800ae80:	6078      	str	r0, [r7, #4]
 800ae82:	460b      	mov	r3, r1
 800ae84:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800ae86:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800ae88:	4618      	mov	r0, r3
 800ae8a:	370c      	adds	r7, #12
 800ae8c:	46bd      	mov	sp, r7
 800ae8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae92:	4770      	bx	lr

0800ae94 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800ae94:	b480      	push	{r7}
 800ae96:	b083      	sub	sp, #12
 800ae98:	af00      	add	r7, sp, #0
 800ae9a:	6078      	str	r0, [r7, #4]
 800ae9c:	460b      	mov	r3, r1
 800ae9e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800aea0:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800aea2:	4618      	mov	r0, r3
 800aea4:	370c      	adds	r7, #12
 800aea6:	46bd      	mov	sp, r7
 800aea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeac:	4770      	bx	lr

0800aeae <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800aeae:	b580      	push	{r7, lr}
 800aeb0:	b086      	sub	sp, #24
 800aeb2:	af00      	add	r7, sp, #0
 800aeb4:	6078      	str	r0, [r7, #4]
 800aeb6:	460b      	mov	r3, r1
 800aeb8:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800aec2:	2300      	movs	r3, #0
 800aec4:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	885b      	ldrh	r3, [r3, #2]
 800aeca:	b29b      	uxth	r3, r3
 800aecc:	68fa      	ldr	r2, [r7, #12]
 800aece:	7812      	ldrb	r2, [r2, #0]
 800aed0:	4293      	cmp	r3, r2
 800aed2:	d91f      	bls.n	800af14 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800aed4:	68fb      	ldr	r3, [r7, #12]
 800aed6:	781b      	ldrb	r3, [r3, #0]
 800aed8:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800aeda:	e013      	b.n	800af04 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800aedc:	f107 030a 	add.w	r3, r7, #10
 800aee0:	4619      	mov	r1, r3
 800aee2:	6978      	ldr	r0, [r7, #20]
 800aee4:	f000 f81b 	bl	800af1e <USBD_GetNextDesc>
 800aee8:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800aeea:	697b      	ldr	r3, [r7, #20]
 800aeec:	785b      	ldrb	r3, [r3, #1]
 800aeee:	2b05      	cmp	r3, #5
 800aef0:	d108      	bne.n	800af04 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800aef2:	697b      	ldr	r3, [r7, #20]
 800aef4:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800aef6:	693b      	ldr	r3, [r7, #16]
 800aef8:	789b      	ldrb	r3, [r3, #2]
 800aefa:	78fa      	ldrb	r2, [r7, #3]
 800aefc:	429a      	cmp	r2, r3
 800aefe:	d008      	beq.n	800af12 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800af00:	2300      	movs	r3, #0
 800af02:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800af04:	68fb      	ldr	r3, [r7, #12]
 800af06:	885b      	ldrh	r3, [r3, #2]
 800af08:	b29a      	uxth	r2, r3
 800af0a:	897b      	ldrh	r3, [r7, #10]
 800af0c:	429a      	cmp	r2, r3
 800af0e:	d8e5      	bhi.n	800aedc <USBD_GetEpDesc+0x2e>
 800af10:	e000      	b.n	800af14 <USBD_GetEpDesc+0x66>
          break;
 800af12:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800af14:	693b      	ldr	r3, [r7, #16]
}
 800af16:	4618      	mov	r0, r3
 800af18:	3718      	adds	r7, #24
 800af1a:	46bd      	mov	sp, r7
 800af1c:	bd80      	pop	{r7, pc}

0800af1e <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800af1e:	b480      	push	{r7}
 800af20:	b085      	sub	sp, #20
 800af22:	af00      	add	r7, sp, #0
 800af24:	6078      	str	r0, [r7, #4]
 800af26:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800af2c:	683b      	ldr	r3, [r7, #0]
 800af2e:	881b      	ldrh	r3, [r3, #0]
 800af30:	68fa      	ldr	r2, [r7, #12]
 800af32:	7812      	ldrb	r2, [r2, #0]
 800af34:	4413      	add	r3, r2
 800af36:	b29a      	uxth	r2, r3
 800af38:	683b      	ldr	r3, [r7, #0]
 800af3a:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800af3c:	68fb      	ldr	r3, [r7, #12]
 800af3e:	781b      	ldrb	r3, [r3, #0]
 800af40:	461a      	mov	r2, r3
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	4413      	add	r3, r2
 800af46:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800af48:	68fb      	ldr	r3, [r7, #12]
}
 800af4a:	4618      	mov	r0, r3
 800af4c:	3714      	adds	r7, #20
 800af4e:	46bd      	mov	sp, r7
 800af50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af54:	4770      	bx	lr

0800af56 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800af56:	b480      	push	{r7}
 800af58:	b087      	sub	sp, #28
 800af5a:	af00      	add	r7, sp, #0
 800af5c:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800af62:	697b      	ldr	r3, [r7, #20]
 800af64:	781b      	ldrb	r3, [r3, #0]
 800af66:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800af68:	697b      	ldr	r3, [r7, #20]
 800af6a:	3301      	adds	r3, #1
 800af6c:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800af6e:	697b      	ldr	r3, [r7, #20]
 800af70:	781b      	ldrb	r3, [r3, #0]
 800af72:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800af74:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800af78:	021b      	lsls	r3, r3, #8
 800af7a:	b21a      	sxth	r2, r3
 800af7c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800af80:	4313      	orrs	r3, r2
 800af82:	b21b      	sxth	r3, r3
 800af84:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800af86:	89fb      	ldrh	r3, [r7, #14]
}
 800af88:	4618      	mov	r0, r3
 800af8a:	371c      	adds	r7, #28
 800af8c:	46bd      	mov	sp, r7
 800af8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af92:	4770      	bx	lr

0800af94 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800af94:	b580      	push	{r7, lr}
 800af96:	b084      	sub	sp, #16
 800af98:	af00      	add	r7, sp, #0
 800af9a:	6078      	str	r0, [r7, #4]
 800af9c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800af9e:	2300      	movs	r3, #0
 800afa0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800afa2:	683b      	ldr	r3, [r7, #0]
 800afa4:	781b      	ldrb	r3, [r3, #0]
 800afa6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800afaa:	2b40      	cmp	r3, #64	@ 0x40
 800afac:	d005      	beq.n	800afba <USBD_StdDevReq+0x26>
 800afae:	2b40      	cmp	r3, #64	@ 0x40
 800afb0:	d857      	bhi.n	800b062 <USBD_StdDevReq+0xce>
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d00f      	beq.n	800afd6 <USBD_StdDevReq+0x42>
 800afb6:	2b20      	cmp	r3, #32
 800afb8:	d153      	bne.n	800b062 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	32ae      	adds	r2, #174	@ 0xae
 800afc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800afc8:	689b      	ldr	r3, [r3, #8]
 800afca:	6839      	ldr	r1, [r7, #0]
 800afcc:	6878      	ldr	r0, [r7, #4]
 800afce:	4798      	blx	r3
 800afd0:	4603      	mov	r3, r0
 800afd2:	73fb      	strb	r3, [r7, #15]
      break;
 800afd4:	e04a      	b.n	800b06c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800afd6:	683b      	ldr	r3, [r7, #0]
 800afd8:	785b      	ldrb	r3, [r3, #1]
 800afda:	2b09      	cmp	r3, #9
 800afdc:	d83b      	bhi.n	800b056 <USBD_StdDevReq+0xc2>
 800afde:	a201      	add	r2, pc, #4	@ (adr r2, 800afe4 <USBD_StdDevReq+0x50>)
 800afe0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800afe4:	0800b039 	.word	0x0800b039
 800afe8:	0800b04d 	.word	0x0800b04d
 800afec:	0800b057 	.word	0x0800b057
 800aff0:	0800b043 	.word	0x0800b043
 800aff4:	0800b057 	.word	0x0800b057
 800aff8:	0800b017 	.word	0x0800b017
 800affc:	0800b00d 	.word	0x0800b00d
 800b000:	0800b057 	.word	0x0800b057
 800b004:	0800b02f 	.word	0x0800b02f
 800b008:	0800b021 	.word	0x0800b021
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800b00c:	6839      	ldr	r1, [r7, #0]
 800b00e:	6878      	ldr	r0, [r7, #4]
 800b010:	f000 fa3c 	bl	800b48c <USBD_GetDescriptor>
          break;
 800b014:	e024      	b.n	800b060 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800b016:	6839      	ldr	r1, [r7, #0]
 800b018:	6878      	ldr	r0, [r7, #4]
 800b01a:	f000 fbcb 	bl	800b7b4 <USBD_SetAddress>
          break;
 800b01e:	e01f      	b.n	800b060 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800b020:	6839      	ldr	r1, [r7, #0]
 800b022:	6878      	ldr	r0, [r7, #4]
 800b024:	f000 fc0a 	bl	800b83c <USBD_SetConfig>
 800b028:	4603      	mov	r3, r0
 800b02a:	73fb      	strb	r3, [r7, #15]
          break;
 800b02c:	e018      	b.n	800b060 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800b02e:	6839      	ldr	r1, [r7, #0]
 800b030:	6878      	ldr	r0, [r7, #4]
 800b032:	f000 fcad 	bl	800b990 <USBD_GetConfig>
          break;
 800b036:	e013      	b.n	800b060 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800b038:	6839      	ldr	r1, [r7, #0]
 800b03a:	6878      	ldr	r0, [r7, #4]
 800b03c:	f000 fcde 	bl	800b9fc <USBD_GetStatus>
          break;
 800b040:	e00e      	b.n	800b060 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800b042:	6839      	ldr	r1, [r7, #0]
 800b044:	6878      	ldr	r0, [r7, #4]
 800b046:	f000 fd0d 	bl	800ba64 <USBD_SetFeature>
          break;
 800b04a:	e009      	b.n	800b060 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800b04c:	6839      	ldr	r1, [r7, #0]
 800b04e:	6878      	ldr	r0, [r7, #4]
 800b050:	f000 fd31 	bl	800bab6 <USBD_ClrFeature>
          break;
 800b054:	e004      	b.n	800b060 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800b056:	6839      	ldr	r1, [r7, #0]
 800b058:	6878      	ldr	r0, [r7, #4]
 800b05a:	f000 fd88 	bl	800bb6e <USBD_CtlError>
          break;
 800b05e:	bf00      	nop
      }
      break;
 800b060:	e004      	b.n	800b06c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800b062:	6839      	ldr	r1, [r7, #0]
 800b064:	6878      	ldr	r0, [r7, #4]
 800b066:	f000 fd82 	bl	800bb6e <USBD_CtlError>
      break;
 800b06a:	bf00      	nop
  }

  return ret;
 800b06c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b06e:	4618      	mov	r0, r3
 800b070:	3710      	adds	r7, #16
 800b072:	46bd      	mov	sp, r7
 800b074:	bd80      	pop	{r7, pc}
 800b076:	bf00      	nop

0800b078 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b078:	b580      	push	{r7, lr}
 800b07a:	b084      	sub	sp, #16
 800b07c:	af00      	add	r7, sp, #0
 800b07e:	6078      	str	r0, [r7, #4]
 800b080:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b082:	2300      	movs	r3, #0
 800b084:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b086:	683b      	ldr	r3, [r7, #0]
 800b088:	781b      	ldrb	r3, [r3, #0]
 800b08a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b08e:	2b40      	cmp	r3, #64	@ 0x40
 800b090:	d005      	beq.n	800b09e <USBD_StdItfReq+0x26>
 800b092:	2b40      	cmp	r3, #64	@ 0x40
 800b094:	d852      	bhi.n	800b13c <USBD_StdItfReq+0xc4>
 800b096:	2b00      	cmp	r3, #0
 800b098:	d001      	beq.n	800b09e <USBD_StdItfReq+0x26>
 800b09a:	2b20      	cmp	r3, #32
 800b09c:	d14e      	bne.n	800b13c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b0a4:	b2db      	uxtb	r3, r3
 800b0a6:	3b01      	subs	r3, #1
 800b0a8:	2b02      	cmp	r3, #2
 800b0aa:	d840      	bhi.n	800b12e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800b0ac:	683b      	ldr	r3, [r7, #0]
 800b0ae:	889b      	ldrh	r3, [r3, #4]
 800b0b0:	b2db      	uxtb	r3, r3
 800b0b2:	2b01      	cmp	r3, #1
 800b0b4:	d836      	bhi.n	800b124 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800b0b6:	683b      	ldr	r3, [r7, #0]
 800b0b8:	889b      	ldrh	r3, [r3, #4]
 800b0ba:	b2db      	uxtb	r3, r3
 800b0bc:	4619      	mov	r1, r3
 800b0be:	6878      	ldr	r0, [r7, #4]
 800b0c0:	f7ff fedb 	bl	800ae7a <USBD_CoreFindIF>
 800b0c4:	4603      	mov	r3, r0
 800b0c6:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b0c8:	7bbb      	ldrb	r3, [r7, #14]
 800b0ca:	2bff      	cmp	r3, #255	@ 0xff
 800b0cc:	d01d      	beq.n	800b10a <USBD_StdItfReq+0x92>
 800b0ce:	7bbb      	ldrb	r3, [r7, #14]
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	d11a      	bne.n	800b10a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800b0d4:	7bba      	ldrb	r2, [r7, #14]
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	32ae      	adds	r2, #174	@ 0xae
 800b0da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b0de:	689b      	ldr	r3, [r3, #8]
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	d00f      	beq.n	800b104 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800b0e4:	7bba      	ldrb	r2, [r7, #14]
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b0ec:	7bba      	ldrb	r2, [r7, #14]
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	32ae      	adds	r2, #174	@ 0xae
 800b0f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b0f6:	689b      	ldr	r3, [r3, #8]
 800b0f8:	6839      	ldr	r1, [r7, #0]
 800b0fa:	6878      	ldr	r0, [r7, #4]
 800b0fc:	4798      	blx	r3
 800b0fe:	4603      	mov	r3, r0
 800b100:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800b102:	e004      	b.n	800b10e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800b104:	2303      	movs	r3, #3
 800b106:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800b108:	e001      	b.n	800b10e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800b10a:	2303      	movs	r3, #3
 800b10c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800b10e:	683b      	ldr	r3, [r7, #0]
 800b110:	88db      	ldrh	r3, [r3, #6]
 800b112:	2b00      	cmp	r3, #0
 800b114:	d110      	bne.n	800b138 <USBD_StdItfReq+0xc0>
 800b116:	7bfb      	ldrb	r3, [r7, #15]
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d10d      	bne.n	800b138 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800b11c:	6878      	ldr	r0, [r7, #4]
 800b11e:	f000 fde0 	bl	800bce2 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800b122:	e009      	b.n	800b138 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800b124:	6839      	ldr	r1, [r7, #0]
 800b126:	6878      	ldr	r0, [r7, #4]
 800b128:	f000 fd21 	bl	800bb6e <USBD_CtlError>
          break;
 800b12c:	e004      	b.n	800b138 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800b12e:	6839      	ldr	r1, [r7, #0]
 800b130:	6878      	ldr	r0, [r7, #4]
 800b132:	f000 fd1c 	bl	800bb6e <USBD_CtlError>
          break;
 800b136:	e000      	b.n	800b13a <USBD_StdItfReq+0xc2>
          break;
 800b138:	bf00      	nop
      }
      break;
 800b13a:	e004      	b.n	800b146 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800b13c:	6839      	ldr	r1, [r7, #0]
 800b13e:	6878      	ldr	r0, [r7, #4]
 800b140:	f000 fd15 	bl	800bb6e <USBD_CtlError>
      break;
 800b144:	bf00      	nop
  }

  return ret;
 800b146:	7bfb      	ldrb	r3, [r7, #15]
}
 800b148:	4618      	mov	r0, r3
 800b14a:	3710      	adds	r7, #16
 800b14c:	46bd      	mov	sp, r7
 800b14e:	bd80      	pop	{r7, pc}

0800b150 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b150:	b580      	push	{r7, lr}
 800b152:	b084      	sub	sp, #16
 800b154:	af00      	add	r7, sp, #0
 800b156:	6078      	str	r0, [r7, #4]
 800b158:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800b15a:	2300      	movs	r3, #0
 800b15c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800b15e:	683b      	ldr	r3, [r7, #0]
 800b160:	889b      	ldrh	r3, [r3, #4]
 800b162:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b164:	683b      	ldr	r3, [r7, #0]
 800b166:	781b      	ldrb	r3, [r3, #0]
 800b168:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b16c:	2b40      	cmp	r3, #64	@ 0x40
 800b16e:	d007      	beq.n	800b180 <USBD_StdEPReq+0x30>
 800b170:	2b40      	cmp	r3, #64	@ 0x40
 800b172:	f200 817f 	bhi.w	800b474 <USBD_StdEPReq+0x324>
 800b176:	2b00      	cmp	r3, #0
 800b178:	d02a      	beq.n	800b1d0 <USBD_StdEPReq+0x80>
 800b17a:	2b20      	cmp	r3, #32
 800b17c:	f040 817a 	bne.w	800b474 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800b180:	7bbb      	ldrb	r3, [r7, #14]
 800b182:	4619      	mov	r1, r3
 800b184:	6878      	ldr	r0, [r7, #4]
 800b186:	f7ff fe85 	bl	800ae94 <USBD_CoreFindEP>
 800b18a:	4603      	mov	r3, r0
 800b18c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b18e:	7b7b      	ldrb	r3, [r7, #13]
 800b190:	2bff      	cmp	r3, #255	@ 0xff
 800b192:	f000 8174 	beq.w	800b47e <USBD_StdEPReq+0x32e>
 800b196:	7b7b      	ldrb	r3, [r7, #13]
 800b198:	2b00      	cmp	r3, #0
 800b19a:	f040 8170 	bne.w	800b47e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800b19e:	7b7a      	ldrb	r2, [r7, #13]
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800b1a6:	7b7a      	ldrb	r2, [r7, #13]
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	32ae      	adds	r2, #174	@ 0xae
 800b1ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b1b0:	689b      	ldr	r3, [r3, #8]
 800b1b2:	2b00      	cmp	r3, #0
 800b1b4:	f000 8163 	beq.w	800b47e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800b1b8:	7b7a      	ldrb	r2, [r7, #13]
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	32ae      	adds	r2, #174	@ 0xae
 800b1be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b1c2:	689b      	ldr	r3, [r3, #8]
 800b1c4:	6839      	ldr	r1, [r7, #0]
 800b1c6:	6878      	ldr	r0, [r7, #4]
 800b1c8:	4798      	blx	r3
 800b1ca:	4603      	mov	r3, r0
 800b1cc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b1ce:	e156      	b.n	800b47e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b1d0:	683b      	ldr	r3, [r7, #0]
 800b1d2:	785b      	ldrb	r3, [r3, #1]
 800b1d4:	2b03      	cmp	r3, #3
 800b1d6:	d008      	beq.n	800b1ea <USBD_StdEPReq+0x9a>
 800b1d8:	2b03      	cmp	r3, #3
 800b1da:	f300 8145 	bgt.w	800b468 <USBD_StdEPReq+0x318>
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	f000 809b 	beq.w	800b31a <USBD_StdEPReq+0x1ca>
 800b1e4:	2b01      	cmp	r3, #1
 800b1e6:	d03c      	beq.n	800b262 <USBD_StdEPReq+0x112>
 800b1e8:	e13e      	b.n	800b468 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b1f0:	b2db      	uxtb	r3, r3
 800b1f2:	2b02      	cmp	r3, #2
 800b1f4:	d002      	beq.n	800b1fc <USBD_StdEPReq+0xac>
 800b1f6:	2b03      	cmp	r3, #3
 800b1f8:	d016      	beq.n	800b228 <USBD_StdEPReq+0xd8>
 800b1fa:	e02c      	b.n	800b256 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b1fc:	7bbb      	ldrb	r3, [r7, #14]
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	d00d      	beq.n	800b21e <USBD_StdEPReq+0xce>
 800b202:	7bbb      	ldrb	r3, [r7, #14]
 800b204:	2b80      	cmp	r3, #128	@ 0x80
 800b206:	d00a      	beq.n	800b21e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b208:	7bbb      	ldrb	r3, [r7, #14]
 800b20a:	4619      	mov	r1, r3
 800b20c:	6878      	ldr	r0, [r7, #4]
 800b20e:	f004 fd1f 	bl	800fc50 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b212:	2180      	movs	r1, #128	@ 0x80
 800b214:	6878      	ldr	r0, [r7, #4]
 800b216:	f004 fd1b 	bl	800fc50 <USBD_LL_StallEP>
 800b21a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b21c:	e020      	b.n	800b260 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800b21e:	6839      	ldr	r1, [r7, #0]
 800b220:	6878      	ldr	r0, [r7, #4]
 800b222:	f000 fca4 	bl	800bb6e <USBD_CtlError>
              break;
 800b226:	e01b      	b.n	800b260 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b228:	683b      	ldr	r3, [r7, #0]
 800b22a:	885b      	ldrh	r3, [r3, #2]
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	d10e      	bne.n	800b24e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800b230:	7bbb      	ldrb	r3, [r7, #14]
 800b232:	2b00      	cmp	r3, #0
 800b234:	d00b      	beq.n	800b24e <USBD_StdEPReq+0xfe>
 800b236:	7bbb      	ldrb	r3, [r7, #14]
 800b238:	2b80      	cmp	r3, #128	@ 0x80
 800b23a:	d008      	beq.n	800b24e <USBD_StdEPReq+0xfe>
 800b23c:	683b      	ldr	r3, [r7, #0]
 800b23e:	88db      	ldrh	r3, [r3, #6]
 800b240:	2b00      	cmp	r3, #0
 800b242:	d104      	bne.n	800b24e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800b244:	7bbb      	ldrb	r3, [r7, #14]
 800b246:	4619      	mov	r1, r3
 800b248:	6878      	ldr	r0, [r7, #4]
 800b24a:	f004 fd01 	bl	800fc50 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800b24e:	6878      	ldr	r0, [r7, #4]
 800b250:	f000 fd47 	bl	800bce2 <USBD_CtlSendStatus>

              break;
 800b254:	e004      	b.n	800b260 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800b256:	6839      	ldr	r1, [r7, #0]
 800b258:	6878      	ldr	r0, [r7, #4]
 800b25a:	f000 fc88 	bl	800bb6e <USBD_CtlError>
              break;
 800b25e:	bf00      	nop
          }
          break;
 800b260:	e107      	b.n	800b472 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b268:	b2db      	uxtb	r3, r3
 800b26a:	2b02      	cmp	r3, #2
 800b26c:	d002      	beq.n	800b274 <USBD_StdEPReq+0x124>
 800b26e:	2b03      	cmp	r3, #3
 800b270:	d016      	beq.n	800b2a0 <USBD_StdEPReq+0x150>
 800b272:	e04b      	b.n	800b30c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b274:	7bbb      	ldrb	r3, [r7, #14]
 800b276:	2b00      	cmp	r3, #0
 800b278:	d00d      	beq.n	800b296 <USBD_StdEPReq+0x146>
 800b27a:	7bbb      	ldrb	r3, [r7, #14]
 800b27c:	2b80      	cmp	r3, #128	@ 0x80
 800b27e:	d00a      	beq.n	800b296 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b280:	7bbb      	ldrb	r3, [r7, #14]
 800b282:	4619      	mov	r1, r3
 800b284:	6878      	ldr	r0, [r7, #4]
 800b286:	f004 fce3 	bl	800fc50 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b28a:	2180      	movs	r1, #128	@ 0x80
 800b28c:	6878      	ldr	r0, [r7, #4]
 800b28e:	f004 fcdf 	bl	800fc50 <USBD_LL_StallEP>
 800b292:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b294:	e040      	b.n	800b318 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800b296:	6839      	ldr	r1, [r7, #0]
 800b298:	6878      	ldr	r0, [r7, #4]
 800b29a:	f000 fc68 	bl	800bb6e <USBD_CtlError>
              break;
 800b29e:	e03b      	b.n	800b318 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b2a0:	683b      	ldr	r3, [r7, #0]
 800b2a2:	885b      	ldrh	r3, [r3, #2]
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	d136      	bne.n	800b316 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800b2a8:	7bbb      	ldrb	r3, [r7, #14]
 800b2aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d004      	beq.n	800b2bc <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800b2b2:	7bbb      	ldrb	r3, [r7, #14]
 800b2b4:	4619      	mov	r1, r3
 800b2b6:	6878      	ldr	r0, [r7, #4]
 800b2b8:	f004 fce9 	bl	800fc8e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800b2bc:	6878      	ldr	r0, [r7, #4]
 800b2be:	f000 fd10 	bl	800bce2 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800b2c2:	7bbb      	ldrb	r3, [r7, #14]
 800b2c4:	4619      	mov	r1, r3
 800b2c6:	6878      	ldr	r0, [r7, #4]
 800b2c8:	f7ff fde4 	bl	800ae94 <USBD_CoreFindEP>
 800b2cc:	4603      	mov	r3, r0
 800b2ce:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b2d0:	7b7b      	ldrb	r3, [r7, #13]
 800b2d2:	2bff      	cmp	r3, #255	@ 0xff
 800b2d4:	d01f      	beq.n	800b316 <USBD_StdEPReq+0x1c6>
 800b2d6:	7b7b      	ldrb	r3, [r7, #13]
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d11c      	bne.n	800b316 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800b2dc:	7b7a      	ldrb	r2, [r7, #13]
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800b2e4:	7b7a      	ldrb	r2, [r7, #13]
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	32ae      	adds	r2, #174	@ 0xae
 800b2ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b2ee:	689b      	ldr	r3, [r3, #8]
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	d010      	beq.n	800b316 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b2f4:	7b7a      	ldrb	r2, [r7, #13]
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	32ae      	adds	r2, #174	@ 0xae
 800b2fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b2fe:	689b      	ldr	r3, [r3, #8]
 800b300:	6839      	ldr	r1, [r7, #0]
 800b302:	6878      	ldr	r0, [r7, #4]
 800b304:	4798      	blx	r3
 800b306:	4603      	mov	r3, r0
 800b308:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800b30a:	e004      	b.n	800b316 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800b30c:	6839      	ldr	r1, [r7, #0]
 800b30e:	6878      	ldr	r0, [r7, #4]
 800b310:	f000 fc2d 	bl	800bb6e <USBD_CtlError>
              break;
 800b314:	e000      	b.n	800b318 <USBD_StdEPReq+0x1c8>
              break;
 800b316:	bf00      	nop
          }
          break;
 800b318:	e0ab      	b.n	800b472 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b320:	b2db      	uxtb	r3, r3
 800b322:	2b02      	cmp	r3, #2
 800b324:	d002      	beq.n	800b32c <USBD_StdEPReq+0x1dc>
 800b326:	2b03      	cmp	r3, #3
 800b328:	d032      	beq.n	800b390 <USBD_StdEPReq+0x240>
 800b32a:	e097      	b.n	800b45c <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b32c:	7bbb      	ldrb	r3, [r7, #14]
 800b32e:	2b00      	cmp	r3, #0
 800b330:	d007      	beq.n	800b342 <USBD_StdEPReq+0x1f2>
 800b332:	7bbb      	ldrb	r3, [r7, #14]
 800b334:	2b80      	cmp	r3, #128	@ 0x80
 800b336:	d004      	beq.n	800b342 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800b338:	6839      	ldr	r1, [r7, #0]
 800b33a:	6878      	ldr	r0, [r7, #4]
 800b33c:	f000 fc17 	bl	800bb6e <USBD_CtlError>
                break;
 800b340:	e091      	b.n	800b466 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b342:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b346:	2b00      	cmp	r3, #0
 800b348:	da0b      	bge.n	800b362 <USBD_StdEPReq+0x212>
 800b34a:	7bbb      	ldrb	r3, [r7, #14]
 800b34c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b350:	4613      	mov	r3, r2
 800b352:	009b      	lsls	r3, r3, #2
 800b354:	4413      	add	r3, r2
 800b356:	009b      	lsls	r3, r3, #2
 800b358:	3310      	adds	r3, #16
 800b35a:	687a      	ldr	r2, [r7, #4]
 800b35c:	4413      	add	r3, r2
 800b35e:	3304      	adds	r3, #4
 800b360:	e00b      	b.n	800b37a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b362:	7bbb      	ldrb	r3, [r7, #14]
 800b364:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b368:	4613      	mov	r3, r2
 800b36a:	009b      	lsls	r3, r3, #2
 800b36c:	4413      	add	r3, r2
 800b36e:	009b      	lsls	r3, r3, #2
 800b370:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b374:	687a      	ldr	r2, [r7, #4]
 800b376:	4413      	add	r3, r2
 800b378:	3304      	adds	r3, #4
 800b37a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800b37c:	68bb      	ldr	r3, [r7, #8]
 800b37e:	2200      	movs	r2, #0
 800b380:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b382:	68bb      	ldr	r3, [r7, #8]
 800b384:	2202      	movs	r2, #2
 800b386:	4619      	mov	r1, r3
 800b388:	6878      	ldr	r0, [r7, #4]
 800b38a:	f000 fc6d 	bl	800bc68 <USBD_CtlSendData>
              break;
 800b38e:	e06a      	b.n	800b466 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800b390:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b394:	2b00      	cmp	r3, #0
 800b396:	da11      	bge.n	800b3bc <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b398:	7bbb      	ldrb	r3, [r7, #14]
 800b39a:	f003 020f 	and.w	r2, r3, #15
 800b39e:	6879      	ldr	r1, [r7, #4]
 800b3a0:	4613      	mov	r3, r2
 800b3a2:	009b      	lsls	r3, r3, #2
 800b3a4:	4413      	add	r3, r2
 800b3a6:	009b      	lsls	r3, r3, #2
 800b3a8:	440b      	add	r3, r1
 800b3aa:	3324      	adds	r3, #36	@ 0x24
 800b3ac:	881b      	ldrh	r3, [r3, #0]
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	d117      	bne.n	800b3e2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800b3b2:	6839      	ldr	r1, [r7, #0]
 800b3b4:	6878      	ldr	r0, [r7, #4]
 800b3b6:	f000 fbda 	bl	800bb6e <USBD_CtlError>
                  break;
 800b3ba:	e054      	b.n	800b466 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b3bc:	7bbb      	ldrb	r3, [r7, #14]
 800b3be:	f003 020f 	and.w	r2, r3, #15
 800b3c2:	6879      	ldr	r1, [r7, #4]
 800b3c4:	4613      	mov	r3, r2
 800b3c6:	009b      	lsls	r3, r3, #2
 800b3c8:	4413      	add	r3, r2
 800b3ca:	009b      	lsls	r3, r3, #2
 800b3cc:	440b      	add	r3, r1
 800b3ce:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800b3d2:	881b      	ldrh	r3, [r3, #0]
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d104      	bne.n	800b3e2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800b3d8:	6839      	ldr	r1, [r7, #0]
 800b3da:	6878      	ldr	r0, [r7, #4]
 800b3dc:	f000 fbc7 	bl	800bb6e <USBD_CtlError>
                  break;
 800b3e0:	e041      	b.n	800b466 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b3e2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	da0b      	bge.n	800b402 <USBD_StdEPReq+0x2b2>
 800b3ea:	7bbb      	ldrb	r3, [r7, #14]
 800b3ec:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b3f0:	4613      	mov	r3, r2
 800b3f2:	009b      	lsls	r3, r3, #2
 800b3f4:	4413      	add	r3, r2
 800b3f6:	009b      	lsls	r3, r3, #2
 800b3f8:	3310      	adds	r3, #16
 800b3fa:	687a      	ldr	r2, [r7, #4]
 800b3fc:	4413      	add	r3, r2
 800b3fe:	3304      	adds	r3, #4
 800b400:	e00b      	b.n	800b41a <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b402:	7bbb      	ldrb	r3, [r7, #14]
 800b404:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b408:	4613      	mov	r3, r2
 800b40a:	009b      	lsls	r3, r3, #2
 800b40c:	4413      	add	r3, r2
 800b40e:	009b      	lsls	r3, r3, #2
 800b410:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b414:	687a      	ldr	r2, [r7, #4]
 800b416:	4413      	add	r3, r2
 800b418:	3304      	adds	r3, #4
 800b41a:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b41c:	7bbb      	ldrb	r3, [r7, #14]
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d002      	beq.n	800b428 <USBD_StdEPReq+0x2d8>
 800b422:	7bbb      	ldrb	r3, [r7, #14]
 800b424:	2b80      	cmp	r3, #128	@ 0x80
 800b426:	d103      	bne.n	800b430 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800b428:	68bb      	ldr	r3, [r7, #8]
 800b42a:	2200      	movs	r2, #0
 800b42c:	601a      	str	r2, [r3, #0]
 800b42e:	e00e      	b.n	800b44e <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800b430:	7bbb      	ldrb	r3, [r7, #14]
 800b432:	4619      	mov	r1, r3
 800b434:	6878      	ldr	r0, [r7, #4]
 800b436:	f004 fc49 	bl	800fccc <USBD_LL_IsStallEP>
 800b43a:	4603      	mov	r3, r0
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d003      	beq.n	800b448 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800b440:	68bb      	ldr	r3, [r7, #8]
 800b442:	2201      	movs	r2, #1
 800b444:	601a      	str	r2, [r3, #0]
 800b446:	e002      	b.n	800b44e <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800b448:	68bb      	ldr	r3, [r7, #8]
 800b44a:	2200      	movs	r2, #0
 800b44c:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b44e:	68bb      	ldr	r3, [r7, #8]
 800b450:	2202      	movs	r2, #2
 800b452:	4619      	mov	r1, r3
 800b454:	6878      	ldr	r0, [r7, #4]
 800b456:	f000 fc07 	bl	800bc68 <USBD_CtlSendData>
              break;
 800b45a:	e004      	b.n	800b466 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800b45c:	6839      	ldr	r1, [r7, #0]
 800b45e:	6878      	ldr	r0, [r7, #4]
 800b460:	f000 fb85 	bl	800bb6e <USBD_CtlError>
              break;
 800b464:	bf00      	nop
          }
          break;
 800b466:	e004      	b.n	800b472 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800b468:	6839      	ldr	r1, [r7, #0]
 800b46a:	6878      	ldr	r0, [r7, #4]
 800b46c:	f000 fb7f 	bl	800bb6e <USBD_CtlError>
          break;
 800b470:	bf00      	nop
      }
      break;
 800b472:	e005      	b.n	800b480 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800b474:	6839      	ldr	r1, [r7, #0]
 800b476:	6878      	ldr	r0, [r7, #4]
 800b478:	f000 fb79 	bl	800bb6e <USBD_CtlError>
      break;
 800b47c:	e000      	b.n	800b480 <USBD_StdEPReq+0x330>
      break;
 800b47e:	bf00      	nop
  }

  return ret;
 800b480:	7bfb      	ldrb	r3, [r7, #15]
}
 800b482:	4618      	mov	r0, r3
 800b484:	3710      	adds	r7, #16
 800b486:	46bd      	mov	sp, r7
 800b488:	bd80      	pop	{r7, pc}
	...

0800b48c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b48c:	b580      	push	{r7, lr}
 800b48e:	b084      	sub	sp, #16
 800b490:	af00      	add	r7, sp, #0
 800b492:	6078      	str	r0, [r7, #4]
 800b494:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b496:	2300      	movs	r3, #0
 800b498:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800b49a:	2300      	movs	r3, #0
 800b49c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b49e:	2300      	movs	r3, #0
 800b4a0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800b4a2:	683b      	ldr	r3, [r7, #0]
 800b4a4:	885b      	ldrh	r3, [r3, #2]
 800b4a6:	0a1b      	lsrs	r3, r3, #8
 800b4a8:	b29b      	uxth	r3, r3
 800b4aa:	3b01      	subs	r3, #1
 800b4ac:	2b0e      	cmp	r3, #14
 800b4ae:	f200 8152 	bhi.w	800b756 <USBD_GetDescriptor+0x2ca>
 800b4b2:	a201      	add	r2, pc, #4	@ (adr r2, 800b4b8 <USBD_GetDescriptor+0x2c>)
 800b4b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b4b8:	0800b529 	.word	0x0800b529
 800b4bc:	0800b541 	.word	0x0800b541
 800b4c0:	0800b581 	.word	0x0800b581
 800b4c4:	0800b757 	.word	0x0800b757
 800b4c8:	0800b757 	.word	0x0800b757
 800b4cc:	0800b6f7 	.word	0x0800b6f7
 800b4d0:	0800b723 	.word	0x0800b723
 800b4d4:	0800b757 	.word	0x0800b757
 800b4d8:	0800b757 	.word	0x0800b757
 800b4dc:	0800b757 	.word	0x0800b757
 800b4e0:	0800b757 	.word	0x0800b757
 800b4e4:	0800b757 	.word	0x0800b757
 800b4e8:	0800b757 	.word	0x0800b757
 800b4ec:	0800b757 	.word	0x0800b757
 800b4f0:	0800b4f5 	.word	0x0800b4f5
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b4fa:	69db      	ldr	r3, [r3, #28]
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d00b      	beq.n	800b518 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b506:	69db      	ldr	r3, [r3, #28]
 800b508:	687a      	ldr	r2, [r7, #4]
 800b50a:	7c12      	ldrb	r2, [r2, #16]
 800b50c:	f107 0108 	add.w	r1, r7, #8
 800b510:	4610      	mov	r0, r2
 800b512:	4798      	blx	r3
 800b514:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b516:	e126      	b.n	800b766 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800b518:	6839      	ldr	r1, [r7, #0]
 800b51a:	6878      	ldr	r0, [r7, #4]
 800b51c:	f000 fb27 	bl	800bb6e <USBD_CtlError>
        err++;
 800b520:	7afb      	ldrb	r3, [r7, #11]
 800b522:	3301      	adds	r3, #1
 800b524:	72fb      	strb	r3, [r7, #11]
      break;
 800b526:	e11e      	b.n	800b766 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	687a      	ldr	r2, [r7, #4]
 800b532:	7c12      	ldrb	r2, [r2, #16]
 800b534:	f107 0108 	add.w	r1, r7, #8
 800b538:	4610      	mov	r0, r2
 800b53a:	4798      	blx	r3
 800b53c:	60f8      	str	r0, [r7, #12]
      break;
 800b53e:	e112      	b.n	800b766 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	7c1b      	ldrb	r3, [r3, #16]
 800b544:	2b00      	cmp	r3, #0
 800b546:	d10d      	bne.n	800b564 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b54e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b550:	f107 0208 	add.w	r2, r7, #8
 800b554:	4610      	mov	r0, r2
 800b556:	4798      	blx	r3
 800b558:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	3301      	adds	r3, #1
 800b55e:	2202      	movs	r2, #2
 800b560:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800b562:	e100      	b.n	800b766 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b56a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b56c:	f107 0208 	add.w	r2, r7, #8
 800b570:	4610      	mov	r0, r2
 800b572:	4798      	blx	r3
 800b574:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	3301      	adds	r3, #1
 800b57a:	2202      	movs	r2, #2
 800b57c:	701a      	strb	r2, [r3, #0]
      break;
 800b57e:	e0f2      	b.n	800b766 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800b580:	683b      	ldr	r3, [r7, #0]
 800b582:	885b      	ldrh	r3, [r3, #2]
 800b584:	b2db      	uxtb	r3, r3
 800b586:	2b05      	cmp	r3, #5
 800b588:	f200 80ac 	bhi.w	800b6e4 <USBD_GetDescriptor+0x258>
 800b58c:	a201      	add	r2, pc, #4	@ (adr r2, 800b594 <USBD_GetDescriptor+0x108>)
 800b58e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b592:	bf00      	nop
 800b594:	0800b5ad 	.word	0x0800b5ad
 800b598:	0800b5e1 	.word	0x0800b5e1
 800b59c:	0800b615 	.word	0x0800b615
 800b5a0:	0800b649 	.word	0x0800b649
 800b5a4:	0800b67d 	.word	0x0800b67d
 800b5a8:	0800b6b1 	.word	0x0800b6b1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b5b2:	685b      	ldr	r3, [r3, #4]
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d00b      	beq.n	800b5d0 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b5be:	685b      	ldr	r3, [r3, #4]
 800b5c0:	687a      	ldr	r2, [r7, #4]
 800b5c2:	7c12      	ldrb	r2, [r2, #16]
 800b5c4:	f107 0108 	add.w	r1, r7, #8
 800b5c8:	4610      	mov	r0, r2
 800b5ca:	4798      	blx	r3
 800b5cc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b5ce:	e091      	b.n	800b6f4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800b5d0:	6839      	ldr	r1, [r7, #0]
 800b5d2:	6878      	ldr	r0, [r7, #4]
 800b5d4:	f000 facb 	bl	800bb6e <USBD_CtlError>
            err++;
 800b5d8:	7afb      	ldrb	r3, [r7, #11]
 800b5da:	3301      	adds	r3, #1
 800b5dc:	72fb      	strb	r3, [r7, #11]
          break;
 800b5de:	e089      	b.n	800b6f4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b5e6:	689b      	ldr	r3, [r3, #8]
 800b5e8:	2b00      	cmp	r3, #0
 800b5ea:	d00b      	beq.n	800b604 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b5f2:	689b      	ldr	r3, [r3, #8]
 800b5f4:	687a      	ldr	r2, [r7, #4]
 800b5f6:	7c12      	ldrb	r2, [r2, #16]
 800b5f8:	f107 0108 	add.w	r1, r7, #8
 800b5fc:	4610      	mov	r0, r2
 800b5fe:	4798      	blx	r3
 800b600:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b602:	e077      	b.n	800b6f4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800b604:	6839      	ldr	r1, [r7, #0]
 800b606:	6878      	ldr	r0, [r7, #4]
 800b608:	f000 fab1 	bl	800bb6e <USBD_CtlError>
            err++;
 800b60c:	7afb      	ldrb	r3, [r7, #11]
 800b60e:	3301      	adds	r3, #1
 800b610:	72fb      	strb	r3, [r7, #11]
          break;
 800b612:	e06f      	b.n	800b6f4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b61a:	68db      	ldr	r3, [r3, #12]
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d00b      	beq.n	800b638 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b626:	68db      	ldr	r3, [r3, #12]
 800b628:	687a      	ldr	r2, [r7, #4]
 800b62a:	7c12      	ldrb	r2, [r2, #16]
 800b62c:	f107 0108 	add.w	r1, r7, #8
 800b630:	4610      	mov	r0, r2
 800b632:	4798      	blx	r3
 800b634:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b636:	e05d      	b.n	800b6f4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800b638:	6839      	ldr	r1, [r7, #0]
 800b63a:	6878      	ldr	r0, [r7, #4]
 800b63c:	f000 fa97 	bl	800bb6e <USBD_CtlError>
            err++;
 800b640:	7afb      	ldrb	r3, [r7, #11]
 800b642:	3301      	adds	r3, #1
 800b644:	72fb      	strb	r3, [r7, #11]
          break;
 800b646:	e055      	b.n	800b6f4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b64e:	691b      	ldr	r3, [r3, #16]
 800b650:	2b00      	cmp	r3, #0
 800b652:	d00b      	beq.n	800b66c <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b65a:	691b      	ldr	r3, [r3, #16]
 800b65c:	687a      	ldr	r2, [r7, #4]
 800b65e:	7c12      	ldrb	r2, [r2, #16]
 800b660:	f107 0108 	add.w	r1, r7, #8
 800b664:	4610      	mov	r0, r2
 800b666:	4798      	blx	r3
 800b668:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b66a:	e043      	b.n	800b6f4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800b66c:	6839      	ldr	r1, [r7, #0]
 800b66e:	6878      	ldr	r0, [r7, #4]
 800b670:	f000 fa7d 	bl	800bb6e <USBD_CtlError>
            err++;
 800b674:	7afb      	ldrb	r3, [r7, #11]
 800b676:	3301      	adds	r3, #1
 800b678:	72fb      	strb	r3, [r7, #11]
          break;
 800b67a:	e03b      	b.n	800b6f4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b682:	695b      	ldr	r3, [r3, #20]
 800b684:	2b00      	cmp	r3, #0
 800b686:	d00b      	beq.n	800b6a0 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b68e:	695b      	ldr	r3, [r3, #20]
 800b690:	687a      	ldr	r2, [r7, #4]
 800b692:	7c12      	ldrb	r2, [r2, #16]
 800b694:	f107 0108 	add.w	r1, r7, #8
 800b698:	4610      	mov	r0, r2
 800b69a:	4798      	blx	r3
 800b69c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b69e:	e029      	b.n	800b6f4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800b6a0:	6839      	ldr	r1, [r7, #0]
 800b6a2:	6878      	ldr	r0, [r7, #4]
 800b6a4:	f000 fa63 	bl	800bb6e <USBD_CtlError>
            err++;
 800b6a8:	7afb      	ldrb	r3, [r7, #11]
 800b6aa:	3301      	adds	r3, #1
 800b6ac:	72fb      	strb	r3, [r7, #11]
          break;
 800b6ae:	e021      	b.n	800b6f4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b6b6:	699b      	ldr	r3, [r3, #24]
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d00b      	beq.n	800b6d4 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b6c2:	699b      	ldr	r3, [r3, #24]
 800b6c4:	687a      	ldr	r2, [r7, #4]
 800b6c6:	7c12      	ldrb	r2, [r2, #16]
 800b6c8:	f107 0108 	add.w	r1, r7, #8
 800b6cc:	4610      	mov	r0, r2
 800b6ce:	4798      	blx	r3
 800b6d0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b6d2:	e00f      	b.n	800b6f4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800b6d4:	6839      	ldr	r1, [r7, #0]
 800b6d6:	6878      	ldr	r0, [r7, #4]
 800b6d8:	f000 fa49 	bl	800bb6e <USBD_CtlError>
            err++;
 800b6dc:	7afb      	ldrb	r3, [r7, #11]
 800b6de:	3301      	adds	r3, #1
 800b6e0:	72fb      	strb	r3, [r7, #11]
          break;
 800b6e2:	e007      	b.n	800b6f4 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800b6e4:	6839      	ldr	r1, [r7, #0]
 800b6e6:	6878      	ldr	r0, [r7, #4]
 800b6e8:	f000 fa41 	bl	800bb6e <USBD_CtlError>
          err++;
 800b6ec:	7afb      	ldrb	r3, [r7, #11]
 800b6ee:	3301      	adds	r3, #1
 800b6f0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800b6f2:	bf00      	nop
      }
      break;
 800b6f4:	e037      	b.n	800b766 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	7c1b      	ldrb	r3, [r3, #16]
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	d109      	bne.n	800b712 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b704:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b706:	f107 0208 	add.w	r2, r7, #8
 800b70a:	4610      	mov	r0, r2
 800b70c:	4798      	blx	r3
 800b70e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b710:	e029      	b.n	800b766 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800b712:	6839      	ldr	r1, [r7, #0]
 800b714:	6878      	ldr	r0, [r7, #4]
 800b716:	f000 fa2a 	bl	800bb6e <USBD_CtlError>
        err++;
 800b71a:	7afb      	ldrb	r3, [r7, #11]
 800b71c:	3301      	adds	r3, #1
 800b71e:	72fb      	strb	r3, [r7, #11]
      break;
 800b720:	e021      	b.n	800b766 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	7c1b      	ldrb	r3, [r3, #16]
 800b726:	2b00      	cmp	r3, #0
 800b728:	d10d      	bne.n	800b746 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b732:	f107 0208 	add.w	r2, r7, #8
 800b736:	4610      	mov	r0, r2
 800b738:	4798      	blx	r3
 800b73a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b73c:	68fb      	ldr	r3, [r7, #12]
 800b73e:	3301      	adds	r3, #1
 800b740:	2207      	movs	r2, #7
 800b742:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b744:	e00f      	b.n	800b766 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800b746:	6839      	ldr	r1, [r7, #0]
 800b748:	6878      	ldr	r0, [r7, #4]
 800b74a:	f000 fa10 	bl	800bb6e <USBD_CtlError>
        err++;
 800b74e:	7afb      	ldrb	r3, [r7, #11]
 800b750:	3301      	adds	r3, #1
 800b752:	72fb      	strb	r3, [r7, #11]
      break;
 800b754:	e007      	b.n	800b766 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800b756:	6839      	ldr	r1, [r7, #0]
 800b758:	6878      	ldr	r0, [r7, #4]
 800b75a:	f000 fa08 	bl	800bb6e <USBD_CtlError>
      err++;
 800b75e:	7afb      	ldrb	r3, [r7, #11]
 800b760:	3301      	adds	r3, #1
 800b762:	72fb      	strb	r3, [r7, #11]
      break;
 800b764:	bf00      	nop
  }

  if (err != 0U)
 800b766:	7afb      	ldrb	r3, [r7, #11]
 800b768:	2b00      	cmp	r3, #0
 800b76a:	d11e      	bne.n	800b7aa <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800b76c:	683b      	ldr	r3, [r7, #0]
 800b76e:	88db      	ldrh	r3, [r3, #6]
 800b770:	2b00      	cmp	r3, #0
 800b772:	d016      	beq.n	800b7a2 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800b774:	893b      	ldrh	r3, [r7, #8]
 800b776:	2b00      	cmp	r3, #0
 800b778:	d00e      	beq.n	800b798 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800b77a:	683b      	ldr	r3, [r7, #0]
 800b77c:	88da      	ldrh	r2, [r3, #6]
 800b77e:	893b      	ldrh	r3, [r7, #8]
 800b780:	4293      	cmp	r3, r2
 800b782:	bf28      	it	cs
 800b784:	4613      	movcs	r3, r2
 800b786:	b29b      	uxth	r3, r3
 800b788:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b78a:	893b      	ldrh	r3, [r7, #8]
 800b78c:	461a      	mov	r2, r3
 800b78e:	68f9      	ldr	r1, [r7, #12]
 800b790:	6878      	ldr	r0, [r7, #4]
 800b792:	f000 fa69 	bl	800bc68 <USBD_CtlSendData>
 800b796:	e009      	b.n	800b7ac <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800b798:	6839      	ldr	r1, [r7, #0]
 800b79a:	6878      	ldr	r0, [r7, #4]
 800b79c:	f000 f9e7 	bl	800bb6e <USBD_CtlError>
 800b7a0:	e004      	b.n	800b7ac <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800b7a2:	6878      	ldr	r0, [r7, #4]
 800b7a4:	f000 fa9d 	bl	800bce2 <USBD_CtlSendStatus>
 800b7a8:	e000      	b.n	800b7ac <USBD_GetDescriptor+0x320>
    return;
 800b7aa:	bf00      	nop
  }
}
 800b7ac:	3710      	adds	r7, #16
 800b7ae:	46bd      	mov	sp, r7
 800b7b0:	bd80      	pop	{r7, pc}
 800b7b2:	bf00      	nop

0800b7b4 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b7b4:	b580      	push	{r7, lr}
 800b7b6:	b084      	sub	sp, #16
 800b7b8:	af00      	add	r7, sp, #0
 800b7ba:	6078      	str	r0, [r7, #4]
 800b7bc:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b7be:	683b      	ldr	r3, [r7, #0]
 800b7c0:	889b      	ldrh	r3, [r3, #4]
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	d131      	bne.n	800b82a <USBD_SetAddress+0x76>
 800b7c6:	683b      	ldr	r3, [r7, #0]
 800b7c8:	88db      	ldrh	r3, [r3, #6]
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d12d      	bne.n	800b82a <USBD_SetAddress+0x76>
 800b7ce:	683b      	ldr	r3, [r7, #0]
 800b7d0:	885b      	ldrh	r3, [r3, #2]
 800b7d2:	2b7f      	cmp	r3, #127	@ 0x7f
 800b7d4:	d829      	bhi.n	800b82a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b7d6:	683b      	ldr	r3, [r7, #0]
 800b7d8:	885b      	ldrh	r3, [r3, #2]
 800b7da:	b2db      	uxtb	r3, r3
 800b7dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b7e0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b7e8:	b2db      	uxtb	r3, r3
 800b7ea:	2b03      	cmp	r3, #3
 800b7ec:	d104      	bne.n	800b7f8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800b7ee:	6839      	ldr	r1, [r7, #0]
 800b7f0:	6878      	ldr	r0, [r7, #4]
 800b7f2:	f000 f9bc 	bl	800bb6e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b7f6:	e01d      	b.n	800b834 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	7bfa      	ldrb	r2, [r7, #15]
 800b7fc:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b800:	7bfb      	ldrb	r3, [r7, #15]
 800b802:	4619      	mov	r1, r3
 800b804:	6878      	ldr	r0, [r7, #4]
 800b806:	f004 fa8d 	bl	800fd24 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800b80a:	6878      	ldr	r0, [r7, #4]
 800b80c:	f000 fa69 	bl	800bce2 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b810:	7bfb      	ldrb	r3, [r7, #15]
 800b812:	2b00      	cmp	r3, #0
 800b814:	d004      	beq.n	800b820 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	2202      	movs	r2, #2
 800b81a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b81e:	e009      	b.n	800b834 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	2201      	movs	r2, #1
 800b824:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b828:	e004      	b.n	800b834 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b82a:	6839      	ldr	r1, [r7, #0]
 800b82c:	6878      	ldr	r0, [r7, #4]
 800b82e:	f000 f99e 	bl	800bb6e <USBD_CtlError>
  }
}
 800b832:	bf00      	nop
 800b834:	bf00      	nop
 800b836:	3710      	adds	r7, #16
 800b838:	46bd      	mov	sp, r7
 800b83a:	bd80      	pop	{r7, pc}

0800b83c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b83c:	b580      	push	{r7, lr}
 800b83e:	b084      	sub	sp, #16
 800b840:	af00      	add	r7, sp, #0
 800b842:	6078      	str	r0, [r7, #4]
 800b844:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b846:	2300      	movs	r3, #0
 800b848:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b84a:	683b      	ldr	r3, [r7, #0]
 800b84c:	885b      	ldrh	r3, [r3, #2]
 800b84e:	b2da      	uxtb	r2, r3
 800b850:	4b4e      	ldr	r3, [pc, #312]	@ (800b98c <USBD_SetConfig+0x150>)
 800b852:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b854:	4b4d      	ldr	r3, [pc, #308]	@ (800b98c <USBD_SetConfig+0x150>)
 800b856:	781b      	ldrb	r3, [r3, #0]
 800b858:	2b01      	cmp	r3, #1
 800b85a:	d905      	bls.n	800b868 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800b85c:	6839      	ldr	r1, [r7, #0]
 800b85e:	6878      	ldr	r0, [r7, #4]
 800b860:	f000 f985 	bl	800bb6e <USBD_CtlError>
    return USBD_FAIL;
 800b864:	2303      	movs	r3, #3
 800b866:	e08c      	b.n	800b982 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b86e:	b2db      	uxtb	r3, r3
 800b870:	2b02      	cmp	r3, #2
 800b872:	d002      	beq.n	800b87a <USBD_SetConfig+0x3e>
 800b874:	2b03      	cmp	r3, #3
 800b876:	d029      	beq.n	800b8cc <USBD_SetConfig+0x90>
 800b878:	e075      	b.n	800b966 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800b87a:	4b44      	ldr	r3, [pc, #272]	@ (800b98c <USBD_SetConfig+0x150>)
 800b87c:	781b      	ldrb	r3, [r3, #0]
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d020      	beq.n	800b8c4 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800b882:	4b42      	ldr	r3, [pc, #264]	@ (800b98c <USBD_SetConfig+0x150>)
 800b884:	781b      	ldrb	r3, [r3, #0]
 800b886:	461a      	mov	r2, r3
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b88c:	4b3f      	ldr	r3, [pc, #252]	@ (800b98c <USBD_SetConfig+0x150>)
 800b88e:	781b      	ldrb	r3, [r3, #0]
 800b890:	4619      	mov	r1, r3
 800b892:	6878      	ldr	r0, [r7, #4]
 800b894:	f7ff f84b 	bl	800a92e <USBD_SetClassConfig>
 800b898:	4603      	mov	r3, r0
 800b89a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800b89c:	7bfb      	ldrb	r3, [r7, #15]
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	d008      	beq.n	800b8b4 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800b8a2:	6839      	ldr	r1, [r7, #0]
 800b8a4:	6878      	ldr	r0, [r7, #4]
 800b8a6:	f000 f962 	bl	800bb6e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	2202      	movs	r2, #2
 800b8ae:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b8b2:	e065      	b.n	800b980 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800b8b4:	6878      	ldr	r0, [r7, #4]
 800b8b6:	f000 fa14 	bl	800bce2 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	2203      	movs	r2, #3
 800b8be:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b8c2:	e05d      	b.n	800b980 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800b8c4:	6878      	ldr	r0, [r7, #4]
 800b8c6:	f000 fa0c 	bl	800bce2 <USBD_CtlSendStatus>
      break;
 800b8ca:	e059      	b.n	800b980 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800b8cc:	4b2f      	ldr	r3, [pc, #188]	@ (800b98c <USBD_SetConfig+0x150>)
 800b8ce:	781b      	ldrb	r3, [r3, #0]
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	d112      	bne.n	800b8fa <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	2202      	movs	r2, #2
 800b8d8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800b8dc:	4b2b      	ldr	r3, [pc, #172]	@ (800b98c <USBD_SetConfig+0x150>)
 800b8de:	781b      	ldrb	r3, [r3, #0]
 800b8e0:	461a      	mov	r2, r3
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b8e6:	4b29      	ldr	r3, [pc, #164]	@ (800b98c <USBD_SetConfig+0x150>)
 800b8e8:	781b      	ldrb	r3, [r3, #0]
 800b8ea:	4619      	mov	r1, r3
 800b8ec:	6878      	ldr	r0, [r7, #4]
 800b8ee:	f7ff f83a 	bl	800a966 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800b8f2:	6878      	ldr	r0, [r7, #4]
 800b8f4:	f000 f9f5 	bl	800bce2 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b8f8:	e042      	b.n	800b980 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800b8fa:	4b24      	ldr	r3, [pc, #144]	@ (800b98c <USBD_SetConfig+0x150>)
 800b8fc:	781b      	ldrb	r3, [r3, #0]
 800b8fe:	461a      	mov	r2, r3
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	685b      	ldr	r3, [r3, #4]
 800b904:	429a      	cmp	r2, r3
 800b906:	d02a      	beq.n	800b95e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	685b      	ldr	r3, [r3, #4]
 800b90c:	b2db      	uxtb	r3, r3
 800b90e:	4619      	mov	r1, r3
 800b910:	6878      	ldr	r0, [r7, #4]
 800b912:	f7ff f828 	bl	800a966 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800b916:	4b1d      	ldr	r3, [pc, #116]	@ (800b98c <USBD_SetConfig+0x150>)
 800b918:	781b      	ldrb	r3, [r3, #0]
 800b91a:	461a      	mov	r2, r3
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b920:	4b1a      	ldr	r3, [pc, #104]	@ (800b98c <USBD_SetConfig+0x150>)
 800b922:	781b      	ldrb	r3, [r3, #0]
 800b924:	4619      	mov	r1, r3
 800b926:	6878      	ldr	r0, [r7, #4]
 800b928:	f7ff f801 	bl	800a92e <USBD_SetClassConfig>
 800b92c:	4603      	mov	r3, r0
 800b92e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800b930:	7bfb      	ldrb	r3, [r7, #15]
 800b932:	2b00      	cmp	r3, #0
 800b934:	d00f      	beq.n	800b956 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800b936:	6839      	ldr	r1, [r7, #0]
 800b938:	6878      	ldr	r0, [r7, #4]
 800b93a:	f000 f918 	bl	800bb6e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	685b      	ldr	r3, [r3, #4]
 800b942:	b2db      	uxtb	r3, r3
 800b944:	4619      	mov	r1, r3
 800b946:	6878      	ldr	r0, [r7, #4]
 800b948:	f7ff f80d 	bl	800a966 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	2202      	movs	r2, #2
 800b950:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b954:	e014      	b.n	800b980 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800b956:	6878      	ldr	r0, [r7, #4]
 800b958:	f000 f9c3 	bl	800bce2 <USBD_CtlSendStatus>
      break;
 800b95c:	e010      	b.n	800b980 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800b95e:	6878      	ldr	r0, [r7, #4]
 800b960:	f000 f9bf 	bl	800bce2 <USBD_CtlSendStatus>
      break;
 800b964:	e00c      	b.n	800b980 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800b966:	6839      	ldr	r1, [r7, #0]
 800b968:	6878      	ldr	r0, [r7, #4]
 800b96a:	f000 f900 	bl	800bb6e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b96e:	4b07      	ldr	r3, [pc, #28]	@ (800b98c <USBD_SetConfig+0x150>)
 800b970:	781b      	ldrb	r3, [r3, #0]
 800b972:	4619      	mov	r1, r3
 800b974:	6878      	ldr	r0, [r7, #4]
 800b976:	f7fe fff6 	bl	800a966 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800b97a:	2303      	movs	r3, #3
 800b97c:	73fb      	strb	r3, [r7, #15]
      break;
 800b97e:	bf00      	nop
  }

  return ret;
 800b980:	7bfb      	ldrb	r3, [r7, #15]
}
 800b982:	4618      	mov	r0, r3
 800b984:	3710      	adds	r7, #16
 800b986:	46bd      	mov	sp, r7
 800b988:	bd80      	pop	{r7, pc}
 800b98a:	bf00      	nop
 800b98c:	2001050c 	.word	0x2001050c

0800b990 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b990:	b580      	push	{r7, lr}
 800b992:	b082      	sub	sp, #8
 800b994:	af00      	add	r7, sp, #0
 800b996:	6078      	str	r0, [r7, #4]
 800b998:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b99a:	683b      	ldr	r3, [r7, #0]
 800b99c:	88db      	ldrh	r3, [r3, #6]
 800b99e:	2b01      	cmp	r3, #1
 800b9a0:	d004      	beq.n	800b9ac <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b9a2:	6839      	ldr	r1, [r7, #0]
 800b9a4:	6878      	ldr	r0, [r7, #4]
 800b9a6:	f000 f8e2 	bl	800bb6e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b9aa:	e023      	b.n	800b9f4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b9b2:	b2db      	uxtb	r3, r3
 800b9b4:	2b02      	cmp	r3, #2
 800b9b6:	dc02      	bgt.n	800b9be <USBD_GetConfig+0x2e>
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	dc03      	bgt.n	800b9c4 <USBD_GetConfig+0x34>
 800b9bc:	e015      	b.n	800b9ea <USBD_GetConfig+0x5a>
 800b9be:	2b03      	cmp	r3, #3
 800b9c0:	d00b      	beq.n	800b9da <USBD_GetConfig+0x4a>
 800b9c2:	e012      	b.n	800b9ea <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	2200      	movs	r2, #0
 800b9c8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	3308      	adds	r3, #8
 800b9ce:	2201      	movs	r2, #1
 800b9d0:	4619      	mov	r1, r3
 800b9d2:	6878      	ldr	r0, [r7, #4]
 800b9d4:	f000 f948 	bl	800bc68 <USBD_CtlSendData>
        break;
 800b9d8:	e00c      	b.n	800b9f4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	3304      	adds	r3, #4
 800b9de:	2201      	movs	r2, #1
 800b9e0:	4619      	mov	r1, r3
 800b9e2:	6878      	ldr	r0, [r7, #4]
 800b9e4:	f000 f940 	bl	800bc68 <USBD_CtlSendData>
        break;
 800b9e8:	e004      	b.n	800b9f4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800b9ea:	6839      	ldr	r1, [r7, #0]
 800b9ec:	6878      	ldr	r0, [r7, #4]
 800b9ee:	f000 f8be 	bl	800bb6e <USBD_CtlError>
        break;
 800b9f2:	bf00      	nop
}
 800b9f4:	bf00      	nop
 800b9f6:	3708      	adds	r7, #8
 800b9f8:	46bd      	mov	sp, r7
 800b9fa:	bd80      	pop	{r7, pc}

0800b9fc <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b9fc:	b580      	push	{r7, lr}
 800b9fe:	b082      	sub	sp, #8
 800ba00:	af00      	add	r7, sp, #0
 800ba02:	6078      	str	r0, [r7, #4]
 800ba04:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ba0c:	b2db      	uxtb	r3, r3
 800ba0e:	3b01      	subs	r3, #1
 800ba10:	2b02      	cmp	r3, #2
 800ba12:	d81e      	bhi.n	800ba52 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800ba14:	683b      	ldr	r3, [r7, #0]
 800ba16:	88db      	ldrh	r3, [r3, #6]
 800ba18:	2b02      	cmp	r3, #2
 800ba1a:	d004      	beq.n	800ba26 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800ba1c:	6839      	ldr	r1, [r7, #0]
 800ba1e:	6878      	ldr	r0, [r7, #4]
 800ba20:	f000 f8a5 	bl	800bb6e <USBD_CtlError>
        break;
 800ba24:	e01a      	b.n	800ba5c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	2201      	movs	r2, #1
 800ba2a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	d005      	beq.n	800ba42 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	68db      	ldr	r3, [r3, #12]
 800ba3a:	f043 0202 	orr.w	r2, r3, #2
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	330c      	adds	r3, #12
 800ba46:	2202      	movs	r2, #2
 800ba48:	4619      	mov	r1, r3
 800ba4a:	6878      	ldr	r0, [r7, #4]
 800ba4c:	f000 f90c 	bl	800bc68 <USBD_CtlSendData>
      break;
 800ba50:	e004      	b.n	800ba5c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800ba52:	6839      	ldr	r1, [r7, #0]
 800ba54:	6878      	ldr	r0, [r7, #4]
 800ba56:	f000 f88a 	bl	800bb6e <USBD_CtlError>
      break;
 800ba5a:	bf00      	nop
  }
}
 800ba5c:	bf00      	nop
 800ba5e:	3708      	adds	r7, #8
 800ba60:	46bd      	mov	sp, r7
 800ba62:	bd80      	pop	{r7, pc}

0800ba64 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ba64:	b580      	push	{r7, lr}
 800ba66:	b082      	sub	sp, #8
 800ba68:	af00      	add	r7, sp, #0
 800ba6a:	6078      	str	r0, [r7, #4]
 800ba6c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ba6e:	683b      	ldr	r3, [r7, #0]
 800ba70:	885b      	ldrh	r3, [r3, #2]
 800ba72:	2b01      	cmp	r3, #1
 800ba74:	d107      	bne.n	800ba86 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	2201      	movs	r2, #1
 800ba7a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800ba7e:	6878      	ldr	r0, [r7, #4]
 800ba80:	f000 f92f 	bl	800bce2 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800ba84:	e013      	b.n	800baae <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800ba86:	683b      	ldr	r3, [r7, #0]
 800ba88:	885b      	ldrh	r3, [r3, #2]
 800ba8a:	2b02      	cmp	r3, #2
 800ba8c:	d10b      	bne.n	800baa6 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800ba8e:	683b      	ldr	r3, [r7, #0]
 800ba90:	889b      	ldrh	r3, [r3, #4]
 800ba92:	0a1b      	lsrs	r3, r3, #8
 800ba94:	b29b      	uxth	r3, r3
 800ba96:	b2da      	uxtb	r2, r3
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800ba9e:	6878      	ldr	r0, [r7, #4]
 800baa0:	f000 f91f 	bl	800bce2 <USBD_CtlSendStatus>
}
 800baa4:	e003      	b.n	800baae <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800baa6:	6839      	ldr	r1, [r7, #0]
 800baa8:	6878      	ldr	r0, [r7, #4]
 800baaa:	f000 f860 	bl	800bb6e <USBD_CtlError>
}
 800baae:	bf00      	nop
 800bab0:	3708      	adds	r7, #8
 800bab2:	46bd      	mov	sp, r7
 800bab4:	bd80      	pop	{r7, pc}

0800bab6 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bab6:	b580      	push	{r7, lr}
 800bab8:	b082      	sub	sp, #8
 800baba:	af00      	add	r7, sp, #0
 800babc:	6078      	str	r0, [r7, #4]
 800babe:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bac6:	b2db      	uxtb	r3, r3
 800bac8:	3b01      	subs	r3, #1
 800baca:	2b02      	cmp	r3, #2
 800bacc:	d80b      	bhi.n	800bae6 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800bace:	683b      	ldr	r3, [r7, #0]
 800bad0:	885b      	ldrh	r3, [r3, #2]
 800bad2:	2b01      	cmp	r3, #1
 800bad4:	d10c      	bne.n	800baf0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	2200      	movs	r2, #0
 800bada:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800bade:	6878      	ldr	r0, [r7, #4]
 800bae0:	f000 f8ff 	bl	800bce2 <USBD_CtlSendStatus>
      }
      break;
 800bae4:	e004      	b.n	800baf0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800bae6:	6839      	ldr	r1, [r7, #0]
 800bae8:	6878      	ldr	r0, [r7, #4]
 800baea:	f000 f840 	bl	800bb6e <USBD_CtlError>
      break;
 800baee:	e000      	b.n	800baf2 <USBD_ClrFeature+0x3c>
      break;
 800baf0:	bf00      	nop
  }
}
 800baf2:	bf00      	nop
 800baf4:	3708      	adds	r7, #8
 800baf6:	46bd      	mov	sp, r7
 800baf8:	bd80      	pop	{r7, pc}

0800bafa <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800bafa:	b580      	push	{r7, lr}
 800bafc:	b084      	sub	sp, #16
 800bafe:	af00      	add	r7, sp, #0
 800bb00:	6078      	str	r0, [r7, #4]
 800bb02:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800bb04:	683b      	ldr	r3, [r7, #0]
 800bb06:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800bb08:	68fb      	ldr	r3, [r7, #12]
 800bb0a:	781a      	ldrb	r2, [r3, #0]
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800bb10:	68fb      	ldr	r3, [r7, #12]
 800bb12:	3301      	adds	r3, #1
 800bb14:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800bb16:	68fb      	ldr	r3, [r7, #12]
 800bb18:	781a      	ldrb	r2, [r3, #0]
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800bb1e:	68fb      	ldr	r3, [r7, #12]
 800bb20:	3301      	adds	r3, #1
 800bb22:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800bb24:	68f8      	ldr	r0, [r7, #12]
 800bb26:	f7ff fa16 	bl	800af56 <SWAPBYTE>
 800bb2a:	4603      	mov	r3, r0
 800bb2c:	461a      	mov	r2, r3
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800bb32:	68fb      	ldr	r3, [r7, #12]
 800bb34:	3301      	adds	r3, #1
 800bb36:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800bb38:	68fb      	ldr	r3, [r7, #12]
 800bb3a:	3301      	adds	r3, #1
 800bb3c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800bb3e:	68f8      	ldr	r0, [r7, #12]
 800bb40:	f7ff fa09 	bl	800af56 <SWAPBYTE>
 800bb44:	4603      	mov	r3, r0
 800bb46:	461a      	mov	r2, r3
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800bb4c:	68fb      	ldr	r3, [r7, #12]
 800bb4e:	3301      	adds	r3, #1
 800bb50:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800bb52:	68fb      	ldr	r3, [r7, #12]
 800bb54:	3301      	adds	r3, #1
 800bb56:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800bb58:	68f8      	ldr	r0, [r7, #12]
 800bb5a:	f7ff f9fc 	bl	800af56 <SWAPBYTE>
 800bb5e:	4603      	mov	r3, r0
 800bb60:	461a      	mov	r2, r3
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	80da      	strh	r2, [r3, #6]
}
 800bb66:	bf00      	nop
 800bb68:	3710      	adds	r7, #16
 800bb6a:	46bd      	mov	sp, r7
 800bb6c:	bd80      	pop	{r7, pc}

0800bb6e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bb6e:	b580      	push	{r7, lr}
 800bb70:	b082      	sub	sp, #8
 800bb72:	af00      	add	r7, sp, #0
 800bb74:	6078      	str	r0, [r7, #4]
 800bb76:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800bb78:	2180      	movs	r1, #128	@ 0x80
 800bb7a:	6878      	ldr	r0, [r7, #4]
 800bb7c:	f004 f868 	bl	800fc50 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800bb80:	2100      	movs	r1, #0
 800bb82:	6878      	ldr	r0, [r7, #4]
 800bb84:	f004 f864 	bl	800fc50 <USBD_LL_StallEP>
}
 800bb88:	bf00      	nop
 800bb8a:	3708      	adds	r7, #8
 800bb8c:	46bd      	mov	sp, r7
 800bb8e:	bd80      	pop	{r7, pc}

0800bb90 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800bb90:	b580      	push	{r7, lr}
 800bb92:	b086      	sub	sp, #24
 800bb94:	af00      	add	r7, sp, #0
 800bb96:	60f8      	str	r0, [r7, #12]
 800bb98:	60b9      	str	r1, [r7, #8]
 800bb9a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800bb9c:	2300      	movs	r3, #0
 800bb9e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800bba0:	68fb      	ldr	r3, [r7, #12]
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	d042      	beq.n	800bc2c <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800bba6:	68fb      	ldr	r3, [r7, #12]
 800bba8:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800bbaa:	6938      	ldr	r0, [r7, #16]
 800bbac:	f000 f842 	bl	800bc34 <USBD_GetLen>
 800bbb0:	4603      	mov	r3, r0
 800bbb2:	3301      	adds	r3, #1
 800bbb4:	005b      	lsls	r3, r3, #1
 800bbb6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bbba:	d808      	bhi.n	800bbce <USBD_GetString+0x3e>
 800bbbc:	6938      	ldr	r0, [r7, #16]
 800bbbe:	f000 f839 	bl	800bc34 <USBD_GetLen>
 800bbc2:	4603      	mov	r3, r0
 800bbc4:	3301      	adds	r3, #1
 800bbc6:	b29b      	uxth	r3, r3
 800bbc8:	005b      	lsls	r3, r3, #1
 800bbca:	b29a      	uxth	r2, r3
 800bbcc:	e001      	b.n	800bbd2 <USBD_GetString+0x42>
 800bbce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800bbd6:	7dfb      	ldrb	r3, [r7, #23]
 800bbd8:	68ba      	ldr	r2, [r7, #8]
 800bbda:	4413      	add	r3, r2
 800bbdc:	687a      	ldr	r2, [r7, #4]
 800bbde:	7812      	ldrb	r2, [r2, #0]
 800bbe0:	701a      	strb	r2, [r3, #0]
  idx++;
 800bbe2:	7dfb      	ldrb	r3, [r7, #23]
 800bbe4:	3301      	adds	r3, #1
 800bbe6:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800bbe8:	7dfb      	ldrb	r3, [r7, #23]
 800bbea:	68ba      	ldr	r2, [r7, #8]
 800bbec:	4413      	add	r3, r2
 800bbee:	2203      	movs	r2, #3
 800bbf0:	701a      	strb	r2, [r3, #0]
  idx++;
 800bbf2:	7dfb      	ldrb	r3, [r7, #23]
 800bbf4:	3301      	adds	r3, #1
 800bbf6:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800bbf8:	e013      	b.n	800bc22 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800bbfa:	7dfb      	ldrb	r3, [r7, #23]
 800bbfc:	68ba      	ldr	r2, [r7, #8]
 800bbfe:	4413      	add	r3, r2
 800bc00:	693a      	ldr	r2, [r7, #16]
 800bc02:	7812      	ldrb	r2, [r2, #0]
 800bc04:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800bc06:	693b      	ldr	r3, [r7, #16]
 800bc08:	3301      	adds	r3, #1
 800bc0a:	613b      	str	r3, [r7, #16]
    idx++;
 800bc0c:	7dfb      	ldrb	r3, [r7, #23]
 800bc0e:	3301      	adds	r3, #1
 800bc10:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800bc12:	7dfb      	ldrb	r3, [r7, #23]
 800bc14:	68ba      	ldr	r2, [r7, #8]
 800bc16:	4413      	add	r3, r2
 800bc18:	2200      	movs	r2, #0
 800bc1a:	701a      	strb	r2, [r3, #0]
    idx++;
 800bc1c:	7dfb      	ldrb	r3, [r7, #23]
 800bc1e:	3301      	adds	r3, #1
 800bc20:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800bc22:	693b      	ldr	r3, [r7, #16]
 800bc24:	781b      	ldrb	r3, [r3, #0]
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	d1e7      	bne.n	800bbfa <USBD_GetString+0x6a>
 800bc2a:	e000      	b.n	800bc2e <USBD_GetString+0x9e>
    return;
 800bc2c:	bf00      	nop
  }
}
 800bc2e:	3718      	adds	r7, #24
 800bc30:	46bd      	mov	sp, r7
 800bc32:	bd80      	pop	{r7, pc}

0800bc34 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800bc34:	b480      	push	{r7}
 800bc36:	b085      	sub	sp, #20
 800bc38:	af00      	add	r7, sp, #0
 800bc3a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800bc3c:	2300      	movs	r3, #0
 800bc3e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800bc44:	e005      	b.n	800bc52 <USBD_GetLen+0x1e>
  {
    len++;
 800bc46:	7bfb      	ldrb	r3, [r7, #15]
 800bc48:	3301      	adds	r3, #1
 800bc4a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800bc4c:	68bb      	ldr	r3, [r7, #8]
 800bc4e:	3301      	adds	r3, #1
 800bc50:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800bc52:	68bb      	ldr	r3, [r7, #8]
 800bc54:	781b      	ldrb	r3, [r3, #0]
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d1f5      	bne.n	800bc46 <USBD_GetLen+0x12>
  }

  return len;
 800bc5a:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc5c:	4618      	mov	r0, r3
 800bc5e:	3714      	adds	r7, #20
 800bc60:	46bd      	mov	sp, r7
 800bc62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc66:	4770      	bx	lr

0800bc68 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800bc68:	b580      	push	{r7, lr}
 800bc6a:	b084      	sub	sp, #16
 800bc6c:	af00      	add	r7, sp, #0
 800bc6e:	60f8      	str	r0, [r7, #12]
 800bc70:	60b9      	str	r1, [r7, #8]
 800bc72:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	2202      	movs	r2, #2
 800bc78:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800bc7c:	68fb      	ldr	r3, [r7, #12]
 800bc7e:	687a      	ldr	r2, [r7, #4]
 800bc80:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800bc82:	68fb      	ldr	r3, [r7, #12]
 800bc84:	687a      	ldr	r2, [r7, #4]
 800bc86:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	68ba      	ldr	r2, [r7, #8]
 800bc8c:	2100      	movs	r1, #0
 800bc8e:	68f8      	ldr	r0, [r7, #12]
 800bc90:	f004 f867 	bl	800fd62 <USBD_LL_Transmit>

  return USBD_OK;
 800bc94:	2300      	movs	r3, #0
}
 800bc96:	4618      	mov	r0, r3
 800bc98:	3710      	adds	r7, #16
 800bc9a:	46bd      	mov	sp, r7
 800bc9c:	bd80      	pop	{r7, pc}

0800bc9e <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800bc9e:	b580      	push	{r7, lr}
 800bca0:	b084      	sub	sp, #16
 800bca2:	af00      	add	r7, sp, #0
 800bca4:	60f8      	str	r0, [r7, #12]
 800bca6:	60b9      	str	r1, [r7, #8]
 800bca8:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	68ba      	ldr	r2, [r7, #8]
 800bcae:	2100      	movs	r1, #0
 800bcb0:	68f8      	ldr	r0, [r7, #12]
 800bcb2:	f004 f856 	bl	800fd62 <USBD_LL_Transmit>

  return USBD_OK;
 800bcb6:	2300      	movs	r3, #0
}
 800bcb8:	4618      	mov	r0, r3
 800bcba:	3710      	adds	r7, #16
 800bcbc:	46bd      	mov	sp, r7
 800bcbe:	bd80      	pop	{r7, pc}

0800bcc0 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800bcc0:	b580      	push	{r7, lr}
 800bcc2:	b084      	sub	sp, #16
 800bcc4:	af00      	add	r7, sp, #0
 800bcc6:	60f8      	str	r0, [r7, #12]
 800bcc8:	60b9      	str	r1, [r7, #8]
 800bcca:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	68ba      	ldr	r2, [r7, #8]
 800bcd0:	2100      	movs	r1, #0
 800bcd2:	68f8      	ldr	r0, [r7, #12]
 800bcd4:	f004 f866 	bl	800fda4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bcd8:	2300      	movs	r3, #0
}
 800bcda:	4618      	mov	r0, r3
 800bcdc:	3710      	adds	r7, #16
 800bcde:	46bd      	mov	sp, r7
 800bce0:	bd80      	pop	{r7, pc}

0800bce2 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800bce2:	b580      	push	{r7, lr}
 800bce4:	b082      	sub	sp, #8
 800bce6:	af00      	add	r7, sp, #0
 800bce8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	2204      	movs	r2, #4
 800bcee:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800bcf2:	2300      	movs	r3, #0
 800bcf4:	2200      	movs	r2, #0
 800bcf6:	2100      	movs	r1, #0
 800bcf8:	6878      	ldr	r0, [r7, #4]
 800bcfa:	f004 f832 	bl	800fd62 <USBD_LL_Transmit>

  return USBD_OK;
 800bcfe:	2300      	movs	r3, #0
}
 800bd00:	4618      	mov	r0, r3
 800bd02:	3708      	adds	r7, #8
 800bd04:	46bd      	mov	sp, r7
 800bd06:	bd80      	pop	{r7, pc}

0800bd08 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800bd08:	b580      	push	{r7, lr}
 800bd0a:	b082      	sub	sp, #8
 800bd0c:	af00      	add	r7, sp, #0
 800bd0e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	2205      	movs	r2, #5
 800bd14:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bd18:	2300      	movs	r3, #0
 800bd1a:	2200      	movs	r2, #0
 800bd1c:	2100      	movs	r1, #0
 800bd1e:	6878      	ldr	r0, [r7, #4]
 800bd20:	f004 f840 	bl	800fda4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bd24:	2300      	movs	r3, #0
}
 800bd26:	4618      	mov	r0, r3
 800bd28:	3708      	adds	r7, #8
 800bd2a:	46bd      	mov	sp, r7
 800bd2c:	bd80      	pop	{r7, pc}
	...

0800bd30 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800bd30:	b580      	push	{r7, lr}
 800bd32:	b084      	sub	sp, #16
 800bd34:	af00      	add	r7, sp, #0
 800bd36:	4603      	mov	r3, r0
 800bd38:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800bd3a:	79fb      	ldrb	r3, [r7, #7]
 800bd3c:	4a08      	ldr	r2, [pc, #32]	@ (800bd60 <disk_status+0x30>)
 800bd3e:	009b      	lsls	r3, r3, #2
 800bd40:	4413      	add	r3, r2
 800bd42:	685b      	ldr	r3, [r3, #4]
 800bd44:	685b      	ldr	r3, [r3, #4]
 800bd46:	79fa      	ldrb	r2, [r7, #7]
 800bd48:	4905      	ldr	r1, [pc, #20]	@ (800bd60 <disk_status+0x30>)
 800bd4a:	440a      	add	r2, r1
 800bd4c:	7a12      	ldrb	r2, [r2, #8]
 800bd4e:	4610      	mov	r0, r2
 800bd50:	4798      	blx	r3
 800bd52:	4603      	mov	r3, r0
 800bd54:	73fb      	strb	r3, [r7, #15]
  return stat;
 800bd56:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd58:	4618      	mov	r0, r3
 800bd5a:	3710      	adds	r7, #16
 800bd5c:	46bd      	mov	sp, r7
 800bd5e:	bd80      	pop	{r7, pc}
 800bd60:	20010528 	.word	0x20010528

0800bd64 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800bd64:	b580      	push	{r7, lr}
 800bd66:	b084      	sub	sp, #16
 800bd68:	af00      	add	r7, sp, #0
 800bd6a:	4603      	mov	r3, r0
 800bd6c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800bd6e:	2300      	movs	r3, #0
 800bd70:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800bd72:	79fb      	ldrb	r3, [r7, #7]
 800bd74:	4a0e      	ldr	r2, [pc, #56]	@ (800bdb0 <disk_initialize+0x4c>)
 800bd76:	5cd3      	ldrb	r3, [r2, r3]
 800bd78:	2b00      	cmp	r3, #0
 800bd7a:	d114      	bne.n	800bda6 <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800bd7c:	79fb      	ldrb	r3, [r7, #7]
 800bd7e:	4a0c      	ldr	r2, [pc, #48]	@ (800bdb0 <disk_initialize+0x4c>)
 800bd80:	009b      	lsls	r3, r3, #2
 800bd82:	4413      	add	r3, r2
 800bd84:	685b      	ldr	r3, [r3, #4]
 800bd86:	681b      	ldr	r3, [r3, #0]
 800bd88:	79fa      	ldrb	r2, [r7, #7]
 800bd8a:	4909      	ldr	r1, [pc, #36]	@ (800bdb0 <disk_initialize+0x4c>)
 800bd8c:	440a      	add	r2, r1
 800bd8e:	7a12      	ldrb	r2, [r2, #8]
 800bd90:	4610      	mov	r0, r2
 800bd92:	4798      	blx	r3
 800bd94:	4603      	mov	r3, r0
 800bd96:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 800bd98:	7bfb      	ldrb	r3, [r7, #15]
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	d103      	bne.n	800bda6 <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 800bd9e:	79fb      	ldrb	r3, [r7, #7]
 800bda0:	4a03      	ldr	r2, [pc, #12]	@ (800bdb0 <disk_initialize+0x4c>)
 800bda2:	2101      	movs	r1, #1
 800bda4:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 800bda6:	7bfb      	ldrb	r3, [r7, #15]
}
 800bda8:	4618      	mov	r0, r3
 800bdaa:	3710      	adds	r7, #16
 800bdac:	46bd      	mov	sp, r7
 800bdae:	bd80      	pop	{r7, pc}
 800bdb0:	20010528 	.word	0x20010528

0800bdb4 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800bdb4:	b590      	push	{r4, r7, lr}
 800bdb6:	b087      	sub	sp, #28
 800bdb8:	af00      	add	r7, sp, #0
 800bdba:	60b9      	str	r1, [r7, #8]
 800bdbc:	607a      	str	r2, [r7, #4]
 800bdbe:	603b      	str	r3, [r7, #0]
 800bdc0:	4603      	mov	r3, r0
 800bdc2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800bdc4:	7bfb      	ldrb	r3, [r7, #15]
 800bdc6:	4a0a      	ldr	r2, [pc, #40]	@ (800bdf0 <disk_read+0x3c>)
 800bdc8:	009b      	lsls	r3, r3, #2
 800bdca:	4413      	add	r3, r2
 800bdcc:	685b      	ldr	r3, [r3, #4]
 800bdce:	689c      	ldr	r4, [r3, #8]
 800bdd0:	7bfb      	ldrb	r3, [r7, #15]
 800bdd2:	4a07      	ldr	r2, [pc, #28]	@ (800bdf0 <disk_read+0x3c>)
 800bdd4:	4413      	add	r3, r2
 800bdd6:	7a18      	ldrb	r0, [r3, #8]
 800bdd8:	683b      	ldr	r3, [r7, #0]
 800bdda:	687a      	ldr	r2, [r7, #4]
 800bddc:	68b9      	ldr	r1, [r7, #8]
 800bdde:	47a0      	blx	r4
 800bde0:	4603      	mov	r3, r0
 800bde2:	75fb      	strb	r3, [r7, #23]
  return res;
 800bde4:	7dfb      	ldrb	r3, [r7, #23]
}
 800bde6:	4618      	mov	r0, r3
 800bde8:	371c      	adds	r7, #28
 800bdea:	46bd      	mov	sp, r7
 800bdec:	bd90      	pop	{r4, r7, pc}
 800bdee:	bf00      	nop
 800bdf0:	20010528 	.word	0x20010528

0800bdf4 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800bdf4:	b590      	push	{r4, r7, lr}
 800bdf6:	b087      	sub	sp, #28
 800bdf8:	af00      	add	r7, sp, #0
 800bdfa:	60b9      	str	r1, [r7, #8]
 800bdfc:	607a      	str	r2, [r7, #4]
 800bdfe:	603b      	str	r3, [r7, #0]
 800be00:	4603      	mov	r3, r0
 800be02:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800be04:	7bfb      	ldrb	r3, [r7, #15]
 800be06:	4a0a      	ldr	r2, [pc, #40]	@ (800be30 <disk_write+0x3c>)
 800be08:	009b      	lsls	r3, r3, #2
 800be0a:	4413      	add	r3, r2
 800be0c:	685b      	ldr	r3, [r3, #4]
 800be0e:	68dc      	ldr	r4, [r3, #12]
 800be10:	7bfb      	ldrb	r3, [r7, #15]
 800be12:	4a07      	ldr	r2, [pc, #28]	@ (800be30 <disk_write+0x3c>)
 800be14:	4413      	add	r3, r2
 800be16:	7a18      	ldrb	r0, [r3, #8]
 800be18:	683b      	ldr	r3, [r7, #0]
 800be1a:	687a      	ldr	r2, [r7, #4]
 800be1c:	68b9      	ldr	r1, [r7, #8]
 800be1e:	47a0      	blx	r4
 800be20:	4603      	mov	r3, r0
 800be22:	75fb      	strb	r3, [r7, #23]
  return res;
 800be24:	7dfb      	ldrb	r3, [r7, #23]
}
 800be26:	4618      	mov	r0, r3
 800be28:	371c      	adds	r7, #28
 800be2a:	46bd      	mov	sp, r7
 800be2c:	bd90      	pop	{r4, r7, pc}
 800be2e:	bf00      	nop
 800be30:	20010528 	.word	0x20010528

0800be34 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800be34:	b580      	push	{r7, lr}
 800be36:	b084      	sub	sp, #16
 800be38:	af00      	add	r7, sp, #0
 800be3a:	4603      	mov	r3, r0
 800be3c:	603a      	str	r2, [r7, #0]
 800be3e:	71fb      	strb	r3, [r7, #7]
 800be40:	460b      	mov	r3, r1
 800be42:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800be44:	79fb      	ldrb	r3, [r7, #7]
 800be46:	4a09      	ldr	r2, [pc, #36]	@ (800be6c <disk_ioctl+0x38>)
 800be48:	009b      	lsls	r3, r3, #2
 800be4a:	4413      	add	r3, r2
 800be4c:	685b      	ldr	r3, [r3, #4]
 800be4e:	691b      	ldr	r3, [r3, #16]
 800be50:	79fa      	ldrb	r2, [r7, #7]
 800be52:	4906      	ldr	r1, [pc, #24]	@ (800be6c <disk_ioctl+0x38>)
 800be54:	440a      	add	r2, r1
 800be56:	7a10      	ldrb	r0, [r2, #8]
 800be58:	79b9      	ldrb	r1, [r7, #6]
 800be5a:	683a      	ldr	r2, [r7, #0]
 800be5c:	4798      	blx	r3
 800be5e:	4603      	mov	r3, r0
 800be60:	73fb      	strb	r3, [r7, #15]
  return res;
 800be62:	7bfb      	ldrb	r3, [r7, #15]
}
 800be64:	4618      	mov	r0, r3
 800be66:	3710      	adds	r7, #16
 800be68:	46bd      	mov	sp, r7
 800be6a:	bd80      	pop	{r7, pc}
 800be6c:	20010528 	.word	0x20010528

0800be70 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800be70:	b480      	push	{r7}
 800be72:	b085      	sub	sp, #20
 800be74:	af00      	add	r7, sp, #0
 800be76:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	3301      	adds	r3, #1
 800be7c:	781b      	ldrb	r3, [r3, #0]
 800be7e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800be80:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800be84:	021b      	lsls	r3, r3, #8
 800be86:	b21a      	sxth	r2, r3
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	781b      	ldrb	r3, [r3, #0]
 800be8c:	b21b      	sxth	r3, r3
 800be8e:	4313      	orrs	r3, r2
 800be90:	b21b      	sxth	r3, r3
 800be92:	81fb      	strh	r3, [r7, #14]
	return rv;
 800be94:	89fb      	ldrh	r3, [r7, #14]
}
 800be96:	4618      	mov	r0, r3
 800be98:	3714      	adds	r7, #20
 800be9a:	46bd      	mov	sp, r7
 800be9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bea0:	4770      	bx	lr

0800bea2 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800bea2:	b480      	push	{r7}
 800bea4:	b085      	sub	sp, #20
 800bea6:	af00      	add	r7, sp, #0
 800bea8:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	3303      	adds	r3, #3
 800beae:	781b      	ldrb	r3, [r3, #0]
 800beb0:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800beb2:	68fb      	ldr	r3, [r7, #12]
 800beb4:	021b      	lsls	r3, r3, #8
 800beb6:	687a      	ldr	r2, [r7, #4]
 800beb8:	3202      	adds	r2, #2
 800beba:	7812      	ldrb	r2, [r2, #0]
 800bebc:	4313      	orrs	r3, r2
 800bebe:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800bec0:	68fb      	ldr	r3, [r7, #12]
 800bec2:	021b      	lsls	r3, r3, #8
 800bec4:	687a      	ldr	r2, [r7, #4]
 800bec6:	3201      	adds	r2, #1
 800bec8:	7812      	ldrb	r2, [r2, #0]
 800beca:	4313      	orrs	r3, r2
 800becc:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800bece:	68fb      	ldr	r3, [r7, #12]
 800bed0:	021b      	lsls	r3, r3, #8
 800bed2:	687a      	ldr	r2, [r7, #4]
 800bed4:	7812      	ldrb	r2, [r2, #0]
 800bed6:	4313      	orrs	r3, r2
 800bed8:	60fb      	str	r3, [r7, #12]
	return rv;
 800beda:	68fb      	ldr	r3, [r7, #12]
}
 800bedc:	4618      	mov	r0, r3
 800bede:	3714      	adds	r7, #20
 800bee0:	46bd      	mov	sp, r7
 800bee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bee6:	4770      	bx	lr

0800bee8 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800bee8:	b480      	push	{r7}
 800beea:	b083      	sub	sp, #12
 800beec:	af00      	add	r7, sp, #0
 800beee:	6078      	str	r0, [r7, #4]
 800bef0:	460b      	mov	r3, r1
 800bef2:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	1c5a      	adds	r2, r3, #1
 800bef8:	607a      	str	r2, [r7, #4]
 800befa:	887a      	ldrh	r2, [r7, #2]
 800befc:	b2d2      	uxtb	r2, r2
 800befe:	701a      	strb	r2, [r3, #0]
 800bf00:	887b      	ldrh	r3, [r7, #2]
 800bf02:	0a1b      	lsrs	r3, r3, #8
 800bf04:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	1c5a      	adds	r2, r3, #1
 800bf0a:	607a      	str	r2, [r7, #4]
 800bf0c:	887a      	ldrh	r2, [r7, #2]
 800bf0e:	b2d2      	uxtb	r2, r2
 800bf10:	701a      	strb	r2, [r3, #0]
}
 800bf12:	bf00      	nop
 800bf14:	370c      	adds	r7, #12
 800bf16:	46bd      	mov	sp, r7
 800bf18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf1c:	4770      	bx	lr

0800bf1e <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800bf1e:	b480      	push	{r7}
 800bf20:	b083      	sub	sp, #12
 800bf22:	af00      	add	r7, sp, #0
 800bf24:	6078      	str	r0, [r7, #4]
 800bf26:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	1c5a      	adds	r2, r3, #1
 800bf2c:	607a      	str	r2, [r7, #4]
 800bf2e:	683a      	ldr	r2, [r7, #0]
 800bf30:	b2d2      	uxtb	r2, r2
 800bf32:	701a      	strb	r2, [r3, #0]
 800bf34:	683b      	ldr	r3, [r7, #0]
 800bf36:	0a1b      	lsrs	r3, r3, #8
 800bf38:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	1c5a      	adds	r2, r3, #1
 800bf3e:	607a      	str	r2, [r7, #4]
 800bf40:	683a      	ldr	r2, [r7, #0]
 800bf42:	b2d2      	uxtb	r2, r2
 800bf44:	701a      	strb	r2, [r3, #0]
 800bf46:	683b      	ldr	r3, [r7, #0]
 800bf48:	0a1b      	lsrs	r3, r3, #8
 800bf4a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	1c5a      	adds	r2, r3, #1
 800bf50:	607a      	str	r2, [r7, #4]
 800bf52:	683a      	ldr	r2, [r7, #0]
 800bf54:	b2d2      	uxtb	r2, r2
 800bf56:	701a      	strb	r2, [r3, #0]
 800bf58:	683b      	ldr	r3, [r7, #0]
 800bf5a:	0a1b      	lsrs	r3, r3, #8
 800bf5c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	1c5a      	adds	r2, r3, #1
 800bf62:	607a      	str	r2, [r7, #4]
 800bf64:	683a      	ldr	r2, [r7, #0]
 800bf66:	b2d2      	uxtb	r2, r2
 800bf68:	701a      	strb	r2, [r3, #0]
}
 800bf6a:	bf00      	nop
 800bf6c:	370c      	adds	r7, #12
 800bf6e:	46bd      	mov	sp, r7
 800bf70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf74:	4770      	bx	lr

0800bf76 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800bf76:	b480      	push	{r7}
 800bf78:	b087      	sub	sp, #28
 800bf7a:	af00      	add	r7, sp, #0
 800bf7c:	60f8      	str	r0, [r7, #12]
 800bf7e:	60b9      	str	r1, [r7, #8]
 800bf80:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800bf86:	68bb      	ldr	r3, [r7, #8]
 800bf88:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	d00d      	beq.n	800bfac <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800bf90:	693a      	ldr	r2, [r7, #16]
 800bf92:	1c53      	adds	r3, r2, #1
 800bf94:	613b      	str	r3, [r7, #16]
 800bf96:	697b      	ldr	r3, [r7, #20]
 800bf98:	1c59      	adds	r1, r3, #1
 800bf9a:	6179      	str	r1, [r7, #20]
 800bf9c:	7812      	ldrb	r2, [r2, #0]
 800bf9e:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	3b01      	subs	r3, #1
 800bfa4:	607b      	str	r3, [r7, #4]
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d1f1      	bne.n	800bf90 <mem_cpy+0x1a>
	}
}
 800bfac:	bf00      	nop
 800bfae:	371c      	adds	r7, #28
 800bfb0:	46bd      	mov	sp, r7
 800bfb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfb6:	4770      	bx	lr

0800bfb8 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800bfb8:	b480      	push	{r7}
 800bfba:	b087      	sub	sp, #28
 800bfbc:	af00      	add	r7, sp, #0
 800bfbe:	60f8      	str	r0, [r7, #12]
 800bfc0:	60b9      	str	r1, [r7, #8]
 800bfc2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800bfc4:	68fb      	ldr	r3, [r7, #12]
 800bfc6:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800bfc8:	697b      	ldr	r3, [r7, #20]
 800bfca:	1c5a      	adds	r2, r3, #1
 800bfcc:	617a      	str	r2, [r7, #20]
 800bfce:	68ba      	ldr	r2, [r7, #8]
 800bfd0:	b2d2      	uxtb	r2, r2
 800bfd2:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	3b01      	subs	r3, #1
 800bfd8:	607b      	str	r3, [r7, #4]
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	d1f3      	bne.n	800bfc8 <mem_set+0x10>
}
 800bfe0:	bf00      	nop
 800bfe2:	bf00      	nop
 800bfe4:	371c      	adds	r7, #28
 800bfe6:	46bd      	mov	sp, r7
 800bfe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfec:	4770      	bx	lr

0800bfee <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800bfee:	b480      	push	{r7}
 800bff0:	b089      	sub	sp, #36	@ 0x24
 800bff2:	af00      	add	r7, sp, #0
 800bff4:	60f8      	str	r0, [r7, #12]
 800bff6:	60b9      	str	r1, [r7, #8]
 800bff8:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800bffa:	68fb      	ldr	r3, [r7, #12]
 800bffc:	61fb      	str	r3, [r7, #28]
 800bffe:	68bb      	ldr	r3, [r7, #8]
 800c000:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800c002:	2300      	movs	r3, #0
 800c004:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800c006:	69fb      	ldr	r3, [r7, #28]
 800c008:	1c5a      	adds	r2, r3, #1
 800c00a:	61fa      	str	r2, [r7, #28]
 800c00c:	781b      	ldrb	r3, [r3, #0]
 800c00e:	4619      	mov	r1, r3
 800c010:	69bb      	ldr	r3, [r7, #24]
 800c012:	1c5a      	adds	r2, r3, #1
 800c014:	61ba      	str	r2, [r7, #24]
 800c016:	781b      	ldrb	r3, [r3, #0]
 800c018:	1acb      	subs	r3, r1, r3
 800c01a:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	3b01      	subs	r3, #1
 800c020:	607b      	str	r3, [r7, #4]
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	2b00      	cmp	r3, #0
 800c026:	d002      	beq.n	800c02e <mem_cmp+0x40>
 800c028:	697b      	ldr	r3, [r7, #20]
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	d0eb      	beq.n	800c006 <mem_cmp+0x18>

	return r;
 800c02e:	697b      	ldr	r3, [r7, #20]
}
 800c030:	4618      	mov	r0, r3
 800c032:	3724      	adds	r7, #36	@ 0x24
 800c034:	46bd      	mov	sp, r7
 800c036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c03a:	4770      	bx	lr

0800c03c <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800c03c:	b480      	push	{r7}
 800c03e:	b083      	sub	sp, #12
 800c040:	af00      	add	r7, sp, #0
 800c042:	6078      	str	r0, [r7, #4]
 800c044:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800c046:	e002      	b.n	800c04e <chk_chr+0x12>
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	3301      	adds	r3, #1
 800c04c:	607b      	str	r3, [r7, #4]
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	781b      	ldrb	r3, [r3, #0]
 800c052:	2b00      	cmp	r3, #0
 800c054:	d005      	beq.n	800c062 <chk_chr+0x26>
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	781b      	ldrb	r3, [r3, #0]
 800c05a:	461a      	mov	r2, r3
 800c05c:	683b      	ldr	r3, [r7, #0]
 800c05e:	4293      	cmp	r3, r2
 800c060:	d1f2      	bne.n	800c048 <chk_chr+0xc>
	return *str;
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	781b      	ldrb	r3, [r3, #0]
}
 800c066:	4618      	mov	r0, r3
 800c068:	370c      	adds	r7, #12
 800c06a:	46bd      	mov	sp, r7
 800c06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c070:	4770      	bx	lr
	...

0800c074 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800c074:	b480      	push	{r7}
 800c076:	b085      	sub	sp, #20
 800c078:	af00      	add	r7, sp, #0
 800c07a:	6078      	str	r0, [r7, #4]
 800c07c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800c07e:	2300      	movs	r3, #0
 800c080:	60bb      	str	r3, [r7, #8]
 800c082:	68bb      	ldr	r3, [r7, #8]
 800c084:	60fb      	str	r3, [r7, #12]
 800c086:	e029      	b.n	800c0dc <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800c088:	4a27      	ldr	r2, [pc, #156]	@ (800c128 <chk_lock+0xb4>)
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	011b      	lsls	r3, r3, #4
 800c08e:	4413      	add	r3, r2
 800c090:	681b      	ldr	r3, [r3, #0]
 800c092:	2b00      	cmp	r3, #0
 800c094:	d01d      	beq.n	800c0d2 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800c096:	4a24      	ldr	r2, [pc, #144]	@ (800c128 <chk_lock+0xb4>)
 800c098:	68fb      	ldr	r3, [r7, #12]
 800c09a:	011b      	lsls	r3, r3, #4
 800c09c:	4413      	add	r3, r2
 800c09e:	681a      	ldr	r2, [r3, #0]
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	681b      	ldr	r3, [r3, #0]
 800c0a4:	429a      	cmp	r2, r3
 800c0a6:	d116      	bne.n	800c0d6 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800c0a8:	4a1f      	ldr	r2, [pc, #124]	@ (800c128 <chk_lock+0xb4>)
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	011b      	lsls	r3, r3, #4
 800c0ae:	4413      	add	r3, r2
 800c0b0:	3304      	adds	r3, #4
 800c0b2:	681a      	ldr	r2, [r3, #0]
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800c0b8:	429a      	cmp	r2, r3
 800c0ba:	d10c      	bne.n	800c0d6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800c0bc:	4a1a      	ldr	r2, [pc, #104]	@ (800c128 <chk_lock+0xb4>)
 800c0be:	68fb      	ldr	r3, [r7, #12]
 800c0c0:	011b      	lsls	r3, r3, #4
 800c0c2:	4413      	add	r3, r2
 800c0c4:	3308      	adds	r3, #8
 800c0c6:	681a      	ldr	r2, [r3, #0]
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800c0cc:	429a      	cmp	r2, r3
 800c0ce:	d102      	bne.n	800c0d6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800c0d0:	e007      	b.n	800c0e2 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800c0d2:	2301      	movs	r3, #1
 800c0d4:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	3301      	adds	r3, #1
 800c0da:	60fb      	str	r3, [r7, #12]
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	2b00      	cmp	r3, #0
 800c0e0:	d0d2      	beq.n	800c088 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800c0e2:	68fb      	ldr	r3, [r7, #12]
 800c0e4:	2b01      	cmp	r3, #1
 800c0e6:	d109      	bne.n	800c0fc <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800c0e8:	68bb      	ldr	r3, [r7, #8]
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	d102      	bne.n	800c0f4 <chk_lock+0x80>
 800c0ee:	683b      	ldr	r3, [r7, #0]
 800c0f0:	2b02      	cmp	r3, #2
 800c0f2:	d101      	bne.n	800c0f8 <chk_lock+0x84>
 800c0f4:	2300      	movs	r3, #0
 800c0f6:	e010      	b.n	800c11a <chk_lock+0xa6>
 800c0f8:	2312      	movs	r3, #18
 800c0fa:	e00e      	b.n	800c11a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800c0fc:	683b      	ldr	r3, [r7, #0]
 800c0fe:	2b00      	cmp	r3, #0
 800c100:	d108      	bne.n	800c114 <chk_lock+0xa0>
 800c102:	4a09      	ldr	r2, [pc, #36]	@ (800c128 <chk_lock+0xb4>)
 800c104:	68fb      	ldr	r3, [r7, #12]
 800c106:	011b      	lsls	r3, r3, #4
 800c108:	4413      	add	r3, r2
 800c10a:	330c      	adds	r3, #12
 800c10c:	881b      	ldrh	r3, [r3, #0]
 800c10e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c112:	d101      	bne.n	800c118 <chk_lock+0xa4>
 800c114:	2310      	movs	r3, #16
 800c116:	e000      	b.n	800c11a <chk_lock+0xa6>
 800c118:	2300      	movs	r3, #0
}
 800c11a:	4618      	mov	r0, r3
 800c11c:	3714      	adds	r7, #20
 800c11e:	46bd      	mov	sp, r7
 800c120:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c124:	4770      	bx	lr
 800c126:	bf00      	nop
 800c128:	20010518 	.word	0x20010518

0800c12c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800c12c:	b480      	push	{r7}
 800c12e:	b083      	sub	sp, #12
 800c130:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800c132:	2300      	movs	r3, #0
 800c134:	607b      	str	r3, [r7, #4]
 800c136:	e002      	b.n	800c13e <enq_lock+0x12>
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	3301      	adds	r3, #1
 800c13c:	607b      	str	r3, [r7, #4]
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	2b00      	cmp	r3, #0
 800c142:	d106      	bne.n	800c152 <enq_lock+0x26>
 800c144:	4a09      	ldr	r2, [pc, #36]	@ (800c16c <enq_lock+0x40>)
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	011b      	lsls	r3, r3, #4
 800c14a:	4413      	add	r3, r2
 800c14c:	681b      	ldr	r3, [r3, #0]
 800c14e:	2b00      	cmp	r3, #0
 800c150:	d1f2      	bne.n	800c138 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	2b01      	cmp	r3, #1
 800c156:	bf14      	ite	ne
 800c158:	2301      	movne	r3, #1
 800c15a:	2300      	moveq	r3, #0
 800c15c:	b2db      	uxtb	r3, r3
}
 800c15e:	4618      	mov	r0, r3
 800c160:	370c      	adds	r7, #12
 800c162:	46bd      	mov	sp, r7
 800c164:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c168:	4770      	bx	lr
 800c16a:	bf00      	nop
 800c16c:	20010518 	.word	0x20010518

0800c170 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800c170:	b480      	push	{r7}
 800c172:	b085      	sub	sp, #20
 800c174:	af00      	add	r7, sp, #0
 800c176:	6078      	str	r0, [r7, #4]
 800c178:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800c17a:	2300      	movs	r3, #0
 800c17c:	60fb      	str	r3, [r7, #12]
 800c17e:	e01f      	b.n	800c1c0 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800c180:	4a41      	ldr	r2, [pc, #260]	@ (800c288 <inc_lock+0x118>)
 800c182:	68fb      	ldr	r3, [r7, #12]
 800c184:	011b      	lsls	r3, r3, #4
 800c186:	4413      	add	r3, r2
 800c188:	681a      	ldr	r2, [r3, #0]
 800c18a:	687b      	ldr	r3, [r7, #4]
 800c18c:	681b      	ldr	r3, [r3, #0]
 800c18e:	429a      	cmp	r2, r3
 800c190:	d113      	bne.n	800c1ba <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800c192:	4a3d      	ldr	r2, [pc, #244]	@ (800c288 <inc_lock+0x118>)
 800c194:	68fb      	ldr	r3, [r7, #12]
 800c196:	011b      	lsls	r3, r3, #4
 800c198:	4413      	add	r3, r2
 800c19a:	3304      	adds	r3, #4
 800c19c:	681a      	ldr	r2, [r3, #0]
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800c1a2:	429a      	cmp	r2, r3
 800c1a4:	d109      	bne.n	800c1ba <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800c1a6:	4a38      	ldr	r2, [pc, #224]	@ (800c288 <inc_lock+0x118>)
 800c1a8:	68fb      	ldr	r3, [r7, #12]
 800c1aa:	011b      	lsls	r3, r3, #4
 800c1ac:	4413      	add	r3, r2
 800c1ae:	3308      	adds	r3, #8
 800c1b0:	681a      	ldr	r2, [r3, #0]
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800c1b6:	429a      	cmp	r2, r3
 800c1b8:	d006      	beq.n	800c1c8 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800c1ba:	68fb      	ldr	r3, [r7, #12]
 800c1bc:	3301      	adds	r3, #1
 800c1be:	60fb      	str	r3, [r7, #12]
 800c1c0:	68fb      	ldr	r3, [r7, #12]
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	d0dc      	beq.n	800c180 <inc_lock+0x10>
 800c1c6:	e000      	b.n	800c1ca <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800c1c8:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800c1ca:	68fb      	ldr	r3, [r7, #12]
 800c1cc:	2b01      	cmp	r3, #1
 800c1ce:	d132      	bne.n	800c236 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800c1d0:	2300      	movs	r3, #0
 800c1d2:	60fb      	str	r3, [r7, #12]
 800c1d4:	e002      	b.n	800c1dc <inc_lock+0x6c>
 800c1d6:	68fb      	ldr	r3, [r7, #12]
 800c1d8:	3301      	adds	r3, #1
 800c1da:	60fb      	str	r3, [r7, #12]
 800c1dc:	68fb      	ldr	r3, [r7, #12]
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d106      	bne.n	800c1f0 <inc_lock+0x80>
 800c1e2:	4a29      	ldr	r2, [pc, #164]	@ (800c288 <inc_lock+0x118>)
 800c1e4:	68fb      	ldr	r3, [r7, #12]
 800c1e6:	011b      	lsls	r3, r3, #4
 800c1e8:	4413      	add	r3, r2
 800c1ea:	681b      	ldr	r3, [r3, #0]
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	d1f2      	bne.n	800c1d6 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800c1f0:	68fb      	ldr	r3, [r7, #12]
 800c1f2:	2b01      	cmp	r3, #1
 800c1f4:	d101      	bne.n	800c1fa <inc_lock+0x8a>
 800c1f6:	2300      	movs	r3, #0
 800c1f8:	e040      	b.n	800c27c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	681a      	ldr	r2, [r3, #0]
 800c1fe:	4922      	ldr	r1, [pc, #136]	@ (800c288 <inc_lock+0x118>)
 800c200:	68fb      	ldr	r3, [r7, #12]
 800c202:	011b      	lsls	r3, r3, #4
 800c204:	440b      	add	r3, r1
 800c206:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	689a      	ldr	r2, [r3, #8]
 800c20c:	491e      	ldr	r1, [pc, #120]	@ (800c288 <inc_lock+0x118>)
 800c20e:	68fb      	ldr	r3, [r7, #12]
 800c210:	011b      	lsls	r3, r3, #4
 800c212:	440b      	add	r3, r1
 800c214:	3304      	adds	r3, #4
 800c216:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	695a      	ldr	r2, [r3, #20]
 800c21c:	491a      	ldr	r1, [pc, #104]	@ (800c288 <inc_lock+0x118>)
 800c21e:	68fb      	ldr	r3, [r7, #12]
 800c220:	011b      	lsls	r3, r3, #4
 800c222:	440b      	add	r3, r1
 800c224:	3308      	adds	r3, #8
 800c226:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800c228:	4a17      	ldr	r2, [pc, #92]	@ (800c288 <inc_lock+0x118>)
 800c22a:	68fb      	ldr	r3, [r7, #12]
 800c22c:	011b      	lsls	r3, r3, #4
 800c22e:	4413      	add	r3, r2
 800c230:	330c      	adds	r3, #12
 800c232:	2200      	movs	r2, #0
 800c234:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800c236:	683b      	ldr	r3, [r7, #0]
 800c238:	2b00      	cmp	r3, #0
 800c23a:	d009      	beq.n	800c250 <inc_lock+0xe0>
 800c23c:	4a12      	ldr	r2, [pc, #72]	@ (800c288 <inc_lock+0x118>)
 800c23e:	68fb      	ldr	r3, [r7, #12]
 800c240:	011b      	lsls	r3, r3, #4
 800c242:	4413      	add	r3, r2
 800c244:	330c      	adds	r3, #12
 800c246:	881b      	ldrh	r3, [r3, #0]
 800c248:	2b00      	cmp	r3, #0
 800c24a:	d001      	beq.n	800c250 <inc_lock+0xe0>
 800c24c:	2300      	movs	r3, #0
 800c24e:	e015      	b.n	800c27c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800c250:	683b      	ldr	r3, [r7, #0]
 800c252:	2b00      	cmp	r3, #0
 800c254:	d108      	bne.n	800c268 <inc_lock+0xf8>
 800c256:	4a0c      	ldr	r2, [pc, #48]	@ (800c288 <inc_lock+0x118>)
 800c258:	68fb      	ldr	r3, [r7, #12]
 800c25a:	011b      	lsls	r3, r3, #4
 800c25c:	4413      	add	r3, r2
 800c25e:	330c      	adds	r3, #12
 800c260:	881b      	ldrh	r3, [r3, #0]
 800c262:	3301      	adds	r3, #1
 800c264:	b29a      	uxth	r2, r3
 800c266:	e001      	b.n	800c26c <inc_lock+0xfc>
 800c268:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c26c:	4906      	ldr	r1, [pc, #24]	@ (800c288 <inc_lock+0x118>)
 800c26e:	68fb      	ldr	r3, [r7, #12]
 800c270:	011b      	lsls	r3, r3, #4
 800c272:	440b      	add	r3, r1
 800c274:	330c      	adds	r3, #12
 800c276:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800c278:	68fb      	ldr	r3, [r7, #12]
 800c27a:	3301      	adds	r3, #1
}
 800c27c:	4618      	mov	r0, r3
 800c27e:	3714      	adds	r7, #20
 800c280:	46bd      	mov	sp, r7
 800c282:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c286:	4770      	bx	lr
 800c288:	20010518 	.word	0x20010518

0800c28c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800c28c:	b480      	push	{r7}
 800c28e:	b085      	sub	sp, #20
 800c290:	af00      	add	r7, sp, #0
 800c292:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	3b01      	subs	r3, #1
 800c298:	607b      	str	r3, [r7, #4]
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	2b00      	cmp	r3, #0
 800c29e:	d125      	bne.n	800c2ec <dec_lock+0x60>
		n = Files[i].ctr;
 800c2a0:	4a17      	ldr	r2, [pc, #92]	@ (800c300 <dec_lock+0x74>)
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	011b      	lsls	r3, r3, #4
 800c2a6:	4413      	add	r3, r2
 800c2a8:	330c      	adds	r3, #12
 800c2aa:	881b      	ldrh	r3, [r3, #0]
 800c2ac:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800c2ae:	89fb      	ldrh	r3, [r7, #14]
 800c2b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c2b4:	d101      	bne.n	800c2ba <dec_lock+0x2e>
 800c2b6:	2300      	movs	r3, #0
 800c2b8:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800c2ba:	89fb      	ldrh	r3, [r7, #14]
 800c2bc:	2b00      	cmp	r3, #0
 800c2be:	d002      	beq.n	800c2c6 <dec_lock+0x3a>
 800c2c0:	89fb      	ldrh	r3, [r7, #14]
 800c2c2:	3b01      	subs	r3, #1
 800c2c4:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800c2c6:	4a0e      	ldr	r2, [pc, #56]	@ (800c300 <dec_lock+0x74>)
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	011b      	lsls	r3, r3, #4
 800c2cc:	4413      	add	r3, r2
 800c2ce:	330c      	adds	r3, #12
 800c2d0:	89fa      	ldrh	r2, [r7, #14]
 800c2d2:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800c2d4:	89fb      	ldrh	r3, [r7, #14]
 800c2d6:	2b00      	cmp	r3, #0
 800c2d8:	d105      	bne.n	800c2e6 <dec_lock+0x5a>
 800c2da:	4a09      	ldr	r2, [pc, #36]	@ (800c300 <dec_lock+0x74>)
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	011b      	lsls	r3, r3, #4
 800c2e0:	4413      	add	r3, r2
 800c2e2:	2200      	movs	r2, #0
 800c2e4:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800c2e6:	2300      	movs	r3, #0
 800c2e8:	737b      	strb	r3, [r7, #13]
 800c2ea:	e001      	b.n	800c2f0 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800c2ec:	2302      	movs	r3, #2
 800c2ee:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800c2f0:	7b7b      	ldrb	r3, [r7, #13]
}
 800c2f2:	4618      	mov	r0, r3
 800c2f4:	3714      	adds	r7, #20
 800c2f6:	46bd      	mov	sp, r7
 800c2f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2fc:	4770      	bx	lr
 800c2fe:	bf00      	nop
 800c300:	20010518 	.word	0x20010518

0800c304 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800c304:	b480      	push	{r7}
 800c306:	b085      	sub	sp, #20
 800c308:	af00      	add	r7, sp, #0
 800c30a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800c30c:	2300      	movs	r3, #0
 800c30e:	60fb      	str	r3, [r7, #12]
 800c310:	e010      	b.n	800c334 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800c312:	4a0d      	ldr	r2, [pc, #52]	@ (800c348 <clear_lock+0x44>)
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	011b      	lsls	r3, r3, #4
 800c318:	4413      	add	r3, r2
 800c31a:	681b      	ldr	r3, [r3, #0]
 800c31c:	687a      	ldr	r2, [r7, #4]
 800c31e:	429a      	cmp	r2, r3
 800c320:	d105      	bne.n	800c32e <clear_lock+0x2a>
 800c322:	4a09      	ldr	r2, [pc, #36]	@ (800c348 <clear_lock+0x44>)
 800c324:	68fb      	ldr	r3, [r7, #12]
 800c326:	011b      	lsls	r3, r3, #4
 800c328:	4413      	add	r3, r2
 800c32a:	2200      	movs	r2, #0
 800c32c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800c32e:	68fb      	ldr	r3, [r7, #12]
 800c330:	3301      	adds	r3, #1
 800c332:	60fb      	str	r3, [r7, #12]
 800c334:	68fb      	ldr	r3, [r7, #12]
 800c336:	2b00      	cmp	r3, #0
 800c338:	d0eb      	beq.n	800c312 <clear_lock+0xe>
	}
}
 800c33a:	bf00      	nop
 800c33c:	bf00      	nop
 800c33e:	3714      	adds	r7, #20
 800c340:	46bd      	mov	sp, r7
 800c342:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c346:	4770      	bx	lr
 800c348:	20010518 	.word	0x20010518

0800c34c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800c34c:	b580      	push	{r7, lr}
 800c34e:	b086      	sub	sp, #24
 800c350:	af00      	add	r7, sp, #0
 800c352:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800c354:	2300      	movs	r3, #0
 800c356:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	78db      	ldrb	r3, [r3, #3]
 800c35c:	2b00      	cmp	r3, #0
 800c35e:	d034      	beq.n	800c3ca <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c364:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	7858      	ldrb	r0, [r3, #1]
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800c370:	2301      	movs	r3, #1
 800c372:	697a      	ldr	r2, [r7, #20]
 800c374:	f7ff fd3e 	bl	800bdf4 <disk_write>
 800c378:	4603      	mov	r3, r0
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	d002      	beq.n	800c384 <sync_window+0x38>
			res = FR_DISK_ERR;
 800c37e:	2301      	movs	r3, #1
 800c380:	73fb      	strb	r3, [r7, #15]
 800c382:	e022      	b.n	800c3ca <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	2200      	movs	r2, #0
 800c388:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	6a1b      	ldr	r3, [r3, #32]
 800c38e:	697a      	ldr	r2, [r7, #20]
 800c390:	1ad2      	subs	r2, r2, r3
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	699b      	ldr	r3, [r3, #24]
 800c396:	429a      	cmp	r2, r3
 800c398:	d217      	bcs.n	800c3ca <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	789b      	ldrb	r3, [r3, #2]
 800c39e:	613b      	str	r3, [r7, #16]
 800c3a0:	e010      	b.n	800c3c4 <sync_window+0x78>
					wsect += fs->fsize;
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	699b      	ldr	r3, [r3, #24]
 800c3a6:	697a      	ldr	r2, [r7, #20]
 800c3a8:	4413      	add	r3, r2
 800c3aa:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	7858      	ldrb	r0, [r3, #1]
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800c3b6:	2301      	movs	r3, #1
 800c3b8:	697a      	ldr	r2, [r7, #20]
 800c3ba:	f7ff fd1b 	bl	800bdf4 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c3be:	693b      	ldr	r3, [r7, #16]
 800c3c0:	3b01      	subs	r3, #1
 800c3c2:	613b      	str	r3, [r7, #16]
 800c3c4:	693b      	ldr	r3, [r7, #16]
 800c3c6:	2b01      	cmp	r3, #1
 800c3c8:	d8eb      	bhi.n	800c3a2 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800c3ca:	7bfb      	ldrb	r3, [r7, #15]
}
 800c3cc:	4618      	mov	r0, r3
 800c3ce:	3718      	adds	r7, #24
 800c3d0:	46bd      	mov	sp, r7
 800c3d2:	bd80      	pop	{r7, pc}

0800c3d4 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800c3d4:	b580      	push	{r7, lr}
 800c3d6:	b084      	sub	sp, #16
 800c3d8:	af00      	add	r7, sp, #0
 800c3da:	6078      	str	r0, [r7, #4]
 800c3dc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800c3de:	2300      	movs	r3, #0
 800c3e0:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c3e6:	683a      	ldr	r2, [r7, #0]
 800c3e8:	429a      	cmp	r2, r3
 800c3ea:	d01b      	beq.n	800c424 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800c3ec:	6878      	ldr	r0, [r7, #4]
 800c3ee:	f7ff ffad 	bl	800c34c <sync_window>
 800c3f2:	4603      	mov	r3, r0
 800c3f4:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800c3f6:	7bfb      	ldrb	r3, [r7, #15]
 800c3f8:	2b00      	cmp	r3, #0
 800c3fa:	d113      	bne.n	800c424 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	7858      	ldrb	r0, [r3, #1]
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800c406:	2301      	movs	r3, #1
 800c408:	683a      	ldr	r2, [r7, #0]
 800c40a:	f7ff fcd3 	bl	800bdb4 <disk_read>
 800c40e:	4603      	mov	r3, r0
 800c410:	2b00      	cmp	r3, #0
 800c412:	d004      	beq.n	800c41e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800c414:	f04f 33ff 	mov.w	r3, #4294967295
 800c418:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800c41a:	2301      	movs	r3, #1
 800c41c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	683a      	ldr	r2, [r7, #0]
 800c422:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 800c424:	7bfb      	ldrb	r3, [r7, #15]
}
 800c426:	4618      	mov	r0, r3
 800c428:	3710      	adds	r7, #16
 800c42a:	46bd      	mov	sp, r7
 800c42c:	bd80      	pop	{r7, pc}
	...

0800c430 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800c430:	b580      	push	{r7, lr}
 800c432:	b084      	sub	sp, #16
 800c434:	af00      	add	r7, sp, #0
 800c436:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800c438:	6878      	ldr	r0, [r7, #4]
 800c43a:	f7ff ff87 	bl	800c34c <sync_window>
 800c43e:	4603      	mov	r3, r0
 800c440:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800c442:	7bfb      	ldrb	r3, [r7, #15]
 800c444:	2b00      	cmp	r3, #0
 800c446:	d158      	bne.n	800c4fa <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	781b      	ldrb	r3, [r3, #0]
 800c44c:	2b03      	cmp	r3, #3
 800c44e:	d148      	bne.n	800c4e2 <sync_fs+0xb2>
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	791b      	ldrb	r3, [r3, #4]
 800c454:	2b01      	cmp	r3, #1
 800c456:	d144      	bne.n	800c4e2 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	3330      	adds	r3, #48	@ 0x30
 800c45c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c460:	2100      	movs	r1, #0
 800c462:	4618      	mov	r0, r3
 800c464:	f7ff fda8 	bl	800bfb8 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	3330      	adds	r3, #48	@ 0x30
 800c46c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800c470:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800c474:	4618      	mov	r0, r3
 800c476:	f7ff fd37 	bl	800bee8 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	3330      	adds	r3, #48	@ 0x30
 800c47e:	4921      	ldr	r1, [pc, #132]	@ (800c504 <sync_fs+0xd4>)
 800c480:	4618      	mov	r0, r3
 800c482:	f7ff fd4c 	bl	800bf1e <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	3330      	adds	r3, #48	@ 0x30
 800c48a:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800c48e:	491e      	ldr	r1, [pc, #120]	@ (800c508 <sync_fs+0xd8>)
 800c490:	4618      	mov	r0, r3
 800c492:	f7ff fd44 	bl	800bf1e <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	3330      	adds	r3, #48	@ 0x30
 800c49a:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	691b      	ldr	r3, [r3, #16]
 800c4a2:	4619      	mov	r1, r3
 800c4a4:	4610      	mov	r0, r2
 800c4a6:	f7ff fd3a 	bl	800bf1e <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	3330      	adds	r3, #48	@ 0x30
 800c4ae:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	68db      	ldr	r3, [r3, #12]
 800c4b6:	4619      	mov	r1, r3
 800c4b8:	4610      	mov	r0, r2
 800c4ba:	f7ff fd30 	bl	800bf1e <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	69db      	ldr	r3, [r3, #28]
 800c4c2:	1c5a      	adds	r2, r3, #1
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	7858      	ldrb	r0, [r3, #1]
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c4d6:	2301      	movs	r3, #1
 800c4d8:	f7ff fc8c 	bl	800bdf4 <disk_write>
			fs->fsi_flag = 0;
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	2200      	movs	r2, #0
 800c4e0:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	785b      	ldrb	r3, [r3, #1]
 800c4e6:	2200      	movs	r2, #0
 800c4e8:	2100      	movs	r1, #0
 800c4ea:	4618      	mov	r0, r3
 800c4ec:	f7ff fca2 	bl	800be34 <disk_ioctl>
 800c4f0:	4603      	mov	r3, r0
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	d001      	beq.n	800c4fa <sync_fs+0xca>
 800c4f6:	2301      	movs	r3, #1
 800c4f8:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800c4fa:	7bfb      	ldrb	r3, [r7, #15]
}
 800c4fc:	4618      	mov	r0, r3
 800c4fe:	3710      	adds	r7, #16
 800c500:	46bd      	mov	sp, r7
 800c502:	bd80      	pop	{r7, pc}
 800c504:	41615252 	.word	0x41615252
 800c508:	61417272 	.word	0x61417272

0800c50c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800c50c:	b480      	push	{r7}
 800c50e:	b083      	sub	sp, #12
 800c510:	af00      	add	r7, sp, #0
 800c512:	6078      	str	r0, [r7, #4]
 800c514:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800c516:	683b      	ldr	r3, [r7, #0]
 800c518:	3b02      	subs	r3, #2
 800c51a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	695b      	ldr	r3, [r3, #20]
 800c520:	3b02      	subs	r3, #2
 800c522:	683a      	ldr	r2, [r7, #0]
 800c524:	429a      	cmp	r2, r3
 800c526:	d301      	bcc.n	800c52c <clust2sect+0x20>
 800c528:	2300      	movs	r3, #0
 800c52a:	e008      	b.n	800c53e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	895b      	ldrh	r3, [r3, #10]
 800c530:	461a      	mov	r2, r3
 800c532:	683b      	ldr	r3, [r7, #0]
 800c534:	fb03 f202 	mul.w	r2, r3, r2
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c53c:	4413      	add	r3, r2
}
 800c53e:	4618      	mov	r0, r3
 800c540:	370c      	adds	r7, #12
 800c542:	46bd      	mov	sp, r7
 800c544:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c548:	4770      	bx	lr

0800c54a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800c54a:	b580      	push	{r7, lr}
 800c54c:	b086      	sub	sp, #24
 800c54e:	af00      	add	r7, sp, #0
 800c550:	6078      	str	r0, [r7, #4]
 800c552:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	681b      	ldr	r3, [r3, #0]
 800c558:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800c55a:	683b      	ldr	r3, [r7, #0]
 800c55c:	2b01      	cmp	r3, #1
 800c55e:	d904      	bls.n	800c56a <get_fat+0x20>
 800c560:	693b      	ldr	r3, [r7, #16]
 800c562:	695b      	ldr	r3, [r3, #20]
 800c564:	683a      	ldr	r2, [r7, #0]
 800c566:	429a      	cmp	r2, r3
 800c568:	d302      	bcc.n	800c570 <get_fat+0x26>
		val = 1;	/* Internal error */
 800c56a:	2301      	movs	r3, #1
 800c56c:	617b      	str	r3, [r7, #20]
 800c56e:	e08e      	b.n	800c68e <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800c570:	f04f 33ff 	mov.w	r3, #4294967295
 800c574:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800c576:	693b      	ldr	r3, [r7, #16]
 800c578:	781b      	ldrb	r3, [r3, #0]
 800c57a:	2b03      	cmp	r3, #3
 800c57c:	d061      	beq.n	800c642 <get_fat+0xf8>
 800c57e:	2b03      	cmp	r3, #3
 800c580:	dc7b      	bgt.n	800c67a <get_fat+0x130>
 800c582:	2b01      	cmp	r3, #1
 800c584:	d002      	beq.n	800c58c <get_fat+0x42>
 800c586:	2b02      	cmp	r3, #2
 800c588:	d041      	beq.n	800c60e <get_fat+0xc4>
 800c58a:	e076      	b.n	800c67a <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800c58c:	683b      	ldr	r3, [r7, #0]
 800c58e:	60fb      	str	r3, [r7, #12]
 800c590:	68fb      	ldr	r3, [r7, #12]
 800c592:	085b      	lsrs	r3, r3, #1
 800c594:	68fa      	ldr	r2, [r7, #12]
 800c596:	4413      	add	r3, r2
 800c598:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c59a:	693b      	ldr	r3, [r7, #16]
 800c59c:	6a1a      	ldr	r2, [r3, #32]
 800c59e:	68fb      	ldr	r3, [r7, #12]
 800c5a0:	0a5b      	lsrs	r3, r3, #9
 800c5a2:	4413      	add	r3, r2
 800c5a4:	4619      	mov	r1, r3
 800c5a6:	6938      	ldr	r0, [r7, #16]
 800c5a8:	f7ff ff14 	bl	800c3d4 <move_window>
 800c5ac:	4603      	mov	r3, r0
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	d166      	bne.n	800c680 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800c5b2:	68fb      	ldr	r3, [r7, #12]
 800c5b4:	1c5a      	adds	r2, r3, #1
 800c5b6:	60fa      	str	r2, [r7, #12]
 800c5b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c5bc:	693a      	ldr	r2, [r7, #16]
 800c5be:	4413      	add	r3, r2
 800c5c0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c5c4:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c5c6:	693b      	ldr	r3, [r7, #16]
 800c5c8:	6a1a      	ldr	r2, [r3, #32]
 800c5ca:	68fb      	ldr	r3, [r7, #12]
 800c5cc:	0a5b      	lsrs	r3, r3, #9
 800c5ce:	4413      	add	r3, r2
 800c5d0:	4619      	mov	r1, r3
 800c5d2:	6938      	ldr	r0, [r7, #16]
 800c5d4:	f7ff fefe 	bl	800c3d4 <move_window>
 800c5d8:	4603      	mov	r3, r0
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	d152      	bne.n	800c684 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800c5de:	68fb      	ldr	r3, [r7, #12]
 800c5e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c5e4:	693a      	ldr	r2, [r7, #16]
 800c5e6:	4413      	add	r3, r2
 800c5e8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c5ec:	021b      	lsls	r3, r3, #8
 800c5ee:	68ba      	ldr	r2, [r7, #8]
 800c5f0:	4313      	orrs	r3, r2
 800c5f2:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800c5f4:	683b      	ldr	r3, [r7, #0]
 800c5f6:	f003 0301 	and.w	r3, r3, #1
 800c5fa:	2b00      	cmp	r3, #0
 800c5fc:	d002      	beq.n	800c604 <get_fat+0xba>
 800c5fe:	68bb      	ldr	r3, [r7, #8]
 800c600:	091b      	lsrs	r3, r3, #4
 800c602:	e002      	b.n	800c60a <get_fat+0xc0>
 800c604:	68bb      	ldr	r3, [r7, #8]
 800c606:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c60a:	617b      	str	r3, [r7, #20]
			break;
 800c60c:	e03f      	b.n	800c68e <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c60e:	693b      	ldr	r3, [r7, #16]
 800c610:	6a1a      	ldr	r2, [r3, #32]
 800c612:	683b      	ldr	r3, [r7, #0]
 800c614:	0a1b      	lsrs	r3, r3, #8
 800c616:	4413      	add	r3, r2
 800c618:	4619      	mov	r1, r3
 800c61a:	6938      	ldr	r0, [r7, #16]
 800c61c:	f7ff feda 	bl	800c3d4 <move_window>
 800c620:	4603      	mov	r3, r0
 800c622:	2b00      	cmp	r3, #0
 800c624:	d130      	bne.n	800c688 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800c626:	693b      	ldr	r3, [r7, #16]
 800c628:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c62c:	683b      	ldr	r3, [r7, #0]
 800c62e:	005b      	lsls	r3, r3, #1
 800c630:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800c634:	4413      	add	r3, r2
 800c636:	4618      	mov	r0, r3
 800c638:	f7ff fc1a 	bl	800be70 <ld_word>
 800c63c:	4603      	mov	r3, r0
 800c63e:	617b      	str	r3, [r7, #20]
			break;
 800c640:	e025      	b.n	800c68e <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c642:	693b      	ldr	r3, [r7, #16]
 800c644:	6a1a      	ldr	r2, [r3, #32]
 800c646:	683b      	ldr	r3, [r7, #0]
 800c648:	09db      	lsrs	r3, r3, #7
 800c64a:	4413      	add	r3, r2
 800c64c:	4619      	mov	r1, r3
 800c64e:	6938      	ldr	r0, [r7, #16]
 800c650:	f7ff fec0 	bl	800c3d4 <move_window>
 800c654:	4603      	mov	r3, r0
 800c656:	2b00      	cmp	r3, #0
 800c658:	d118      	bne.n	800c68c <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800c65a:	693b      	ldr	r3, [r7, #16]
 800c65c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c660:	683b      	ldr	r3, [r7, #0]
 800c662:	009b      	lsls	r3, r3, #2
 800c664:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800c668:	4413      	add	r3, r2
 800c66a:	4618      	mov	r0, r3
 800c66c:	f7ff fc19 	bl	800bea2 <ld_dword>
 800c670:	4603      	mov	r3, r0
 800c672:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800c676:	617b      	str	r3, [r7, #20]
			break;
 800c678:	e009      	b.n	800c68e <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800c67a:	2301      	movs	r3, #1
 800c67c:	617b      	str	r3, [r7, #20]
 800c67e:	e006      	b.n	800c68e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c680:	bf00      	nop
 800c682:	e004      	b.n	800c68e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c684:	bf00      	nop
 800c686:	e002      	b.n	800c68e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c688:	bf00      	nop
 800c68a:	e000      	b.n	800c68e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c68c:	bf00      	nop
		}
	}

	return val;
 800c68e:	697b      	ldr	r3, [r7, #20]
}
 800c690:	4618      	mov	r0, r3
 800c692:	3718      	adds	r7, #24
 800c694:	46bd      	mov	sp, r7
 800c696:	bd80      	pop	{r7, pc}

0800c698 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800c698:	b590      	push	{r4, r7, lr}
 800c69a:	b089      	sub	sp, #36	@ 0x24
 800c69c:	af00      	add	r7, sp, #0
 800c69e:	60f8      	str	r0, [r7, #12]
 800c6a0:	60b9      	str	r1, [r7, #8]
 800c6a2:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800c6a4:	2302      	movs	r3, #2
 800c6a6:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800c6a8:	68bb      	ldr	r3, [r7, #8]
 800c6aa:	2b01      	cmp	r3, #1
 800c6ac:	f240 80d9 	bls.w	800c862 <put_fat+0x1ca>
 800c6b0:	68fb      	ldr	r3, [r7, #12]
 800c6b2:	695b      	ldr	r3, [r3, #20]
 800c6b4:	68ba      	ldr	r2, [r7, #8]
 800c6b6:	429a      	cmp	r2, r3
 800c6b8:	f080 80d3 	bcs.w	800c862 <put_fat+0x1ca>
		switch (fs->fs_type) {
 800c6bc:	68fb      	ldr	r3, [r7, #12]
 800c6be:	781b      	ldrb	r3, [r3, #0]
 800c6c0:	2b03      	cmp	r3, #3
 800c6c2:	f000 8096 	beq.w	800c7f2 <put_fat+0x15a>
 800c6c6:	2b03      	cmp	r3, #3
 800c6c8:	f300 80cb 	bgt.w	800c862 <put_fat+0x1ca>
 800c6cc:	2b01      	cmp	r3, #1
 800c6ce:	d002      	beq.n	800c6d6 <put_fat+0x3e>
 800c6d0:	2b02      	cmp	r3, #2
 800c6d2:	d06e      	beq.n	800c7b2 <put_fat+0x11a>
 800c6d4:	e0c5      	b.n	800c862 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800c6d6:	68bb      	ldr	r3, [r7, #8]
 800c6d8:	61bb      	str	r3, [r7, #24]
 800c6da:	69bb      	ldr	r3, [r7, #24]
 800c6dc:	085b      	lsrs	r3, r3, #1
 800c6de:	69ba      	ldr	r2, [r7, #24]
 800c6e0:	4413      	add	r3, r2
 800c6e2:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c6e4:	68fb      	ldr	r3, [r7, #12]
 800c6e6:	6a1a      	ldr	r2, [r3, #32]
 800c6e8:	69bb      	ldr	r3, [r7, #24]
 800c6ea:	0a5b      	lsrs	r3, r3, #9
 800c6ec:	4413      	add	r3, r2
 800c6ee:	4619      	mov	r1, r3
 800c6f0:	68f8      	ldr	r0, [r7, #12]
 800c6f2:	f7ff fe6f 	bl	800c3d4 <move_window>
 800c6f6:	4603      	mov	r3, r0
 800c6f8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c6fa:	7ffb      	ldrb	r3, [r7, #31]
 800c6fc:	2b00      	cmp	r3, #0
 800c6fe:	f040 80a9 	bne.w	800c854 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800c702:	68fb      	ldr	r3, [r7, #12]
 800c704:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c708:	69bb      	ldr	r3, [r7, #24]
 800c70a:	1c59      	adds	r1, r3, #1
 800c70c:	61b9      	str	r1, [r7, #24]
 800c70e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c712:	4413      	add	r3, r2
 800c714:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800c716:	68bb      	ldr	r3, [r7, #8]
 800c718:	f003 0301 	and.w	r3, r3, #1
 800c71c:	2b00      	cmp	r3, #0
 800c71e:	d00d      	beq.n	800c73c <put_fat+0xa4>
 800c720:	697b      	ldr	r3, [r7, #20]
 800c722:	781b      	ldrb	r3, [r3, #0]
 800c724:	b25b      	sxtb	r3, r3
 800c726:	f003 030f 	and.w	r3, r3, #15
 800c72a:	b25a      	sxtb	r2, r3
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	b25b      	sxtb	r3, r3
 800c730:	011b      	lsls	r3, r3, #4
 800c732:	b25b      	sxtb	r3, r3
 800c734:	4313      	orrs	r3, r2
 800c736:	b25b      	sxtb	r3, r3
 800c738:	b2db      	uxtb	r3, r3
 800c73a:	e001      	b.n	800c740 <put_fat+0xa8>
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	b2db      	uxtb	r3, r3
 800c740:	697a      	ldr	r2, [r7, #20]
 800c742:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c744:	68fb      	ldr	r3, [r7, #12]
 800c746:	2201      	movs	r2, #1
 800c748:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c74a:	68fb      	ldr	r3, [r7, #12]
 800c74c:	6a1a      	ldr	r2, [r3, #32]
 800c74e:	69bb      	ldr	r3, [r7, #24]
 800c750:	0a5b      	lsrs	r3, r3, #9
 800c752:	4413      	add	r3, r2
 800c754:	4619      	mov	r1, r3
 800c756:	68f8      	ldr	r0, [r7, #12]
 800c758:	f7ff fe3c 	bl	800c3d4 <move_window>
 800c75c:	4603      	mov	r3, r0
 800c75e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c760:	7ffb      	ldrb	r3, [r7, #31]
 800c762:	2b00      	cmp	r3, #0
 800c764:	d178      	bne.n	800c858 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800c766:	68fb      	ldr	r3, [r7, #12]
 800c768:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c76c:	69bb      	ldr	r3, [r7, #24]
 800c76e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c772:	4413      	add	r3, r2
 800c774:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800c776:	68bb      	ldr	r3, [r7, #8]
 800c778:	f003 0301 	and.w	r3, r3, #1
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d003      	beq.n	800c788 <put_fat+0xf0>
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	091b      	lsrs	r3, r3, #4
 800c784:	b2db      	uxtb	r3, r3
 800c786:	e00e      	b.n	800c7a6 <put_fat+0x10e>
 800c788:	697b      	ldr	r3, [r7, #20]
 800c78a:	781b      	ldrb	r3, [r3, #0]
 800c78c:	b25b      	sxtb	r3, r3
 800c78e:	f023 030f 	bic.w	r3, r3, #15
 800c792:	b25a      	sxtb	r2, r3
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	0a1b      	lsrs	r3, r3, #8
 800c798:	b25b      	sxtb	r3, r3
 800c79a:	f003 030f 	and.w	r3, r3, #15
 800c79e:	b25b      	sxtb	r3, r3
 800c7a0:	4313      	orrs	r3, r2
 800c7a2:	b25b      	sxtb	r3, r3
 800c7a4:	b2db      	uxtb	r3, r3
 800c7a6:	697a      	ldr	r2, [r7, #20]
 800c7a8:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c7aa:	68fb      	ldr	r3, [r7, #12]
 800c7ac:	2201      	movs	r2, #1
 800c7ae:	70da      	strb	r2, [r3, #3]
			break;
 800c7b0:	e057      	b.n	800c862 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800c7b2:	68fb      	ldr	r3, [r7, #12]
 800c7b4:	6a1a      	ldr	r2, [r3, #32]
 800c7b6:	68bb      	ldr	r3, [r7, #8]
 800c7b8:	0a1b      	lsrs	r3, r3, #8
 800c7ba:	4413      	add	r3, r2
 800c7bc:	4619      	mov	r1, r3
 800c7be:	68f8      	ldr	r0, [r7, #12]
 800c7c0:	f7ff fe08 	bl	800c3d4 <move_window>
 800c7c4:	4603      	mov	r3, r0
 800c7c6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c7c8:	7ffb      	ldrb	r3, [r7, #31]
 800c7ca:	2b00      	cmp	r3, #0
 800c7cc:	d146      	bne.n	800c85c <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800c7ce:	68fb      	ldr	r3, [r7, #12]
 800c7d0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c7d4:	68bb      	ldr	r3, [r7, #8]
 800c7d6:	005b      	lsls	r3, r3, #1
 800c7d8:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800c7dc:	4413      	add	r3, r2
 800c7de:	687a      	ldr	r2, [r7, #4]
 800c7e0:	b292      	uxth	r2, r2
 800c7e2:	4611      	mov	r1, r2
 800c7e4:	4618      	mov	r0, r3
 800c7e6:	f7ff fb7f 	bl	800bee8 <st_word>
			fs->wflag = 1;
 800c7ea:	68fb      	ldr	r3, [r7, #12]
 800c7ec:	2201      	movs	r2, #1
 800c7ee:	70da      	strb	r2, [r3, #3]
			break;
 800c7f0:	e037      	b.n	800c862 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800c7f2:	68fb      	ldr	r3, [r7, #12]
 800c7f4:	6a1a      	ldr	r2, [r3, #32]
 800c7f6:	68bb      	ldr	r3, [r7, #8]
 800c7f8:	09db      	lsrs	r3, r3, #7
 800c7fa:	4413      	add	r3, r2
 800c7fc:	4619      	mov	r1, r3
 800c7fe:	68f8      	ldr	r0, [r7, #12]
 800c800:	f7ff fde8 	bl	800c3d4 <move_window>
 800c804:	4603      	mov	r3, r0
 800c806:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c808:	7ffb      	ldrb	r3, [r7, #31]
 800c80a:	2b00      	cmp	r3, #0
 800c80c:	d128      	bne.n	800c860 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800c814:	68fb      	ldr	r3, [r7, #12]
 800c816:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c81a:	68bb      	ldr	r3, [r7, #8]
 800c81c:	009b      	lsls	r3, r3, #2
 800c81e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800c822:	4413      	add	r3, r2
 800c824:	4618      	mov	r0, r3
 800c826:	f7ff fb3c 	bl	800bea2 <ld_dword>
 800c82a:	4603      	mov	r3, r0
 800c82c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800c830:	4323      	orrs	r3, r4
 800c832:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800c834:	68fb      	ldr	r3, [r7, #12]
 800c836:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c83a:	68bb      	ldr	r3, [r7, #8]
 800c83c:	009b      	lsls	r3, r3, #2
 800c83e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800c842:	4413      	add	r3, r2
 800c844:	6879      	ldr	r1, [r7, #4]
 800c846:	4618      	mov	r0, r3
 800c848:	f7ff fb69 	bl	800bf1e <st_dword>
			fs->wflag = 1;
 800c84c:	68fb      	ldr	r3, [r7, #12]
 800c84e:	2201      	movs	r2, #1
 800c850:	70da      	strb	r2, [r3, #3]
			break;
 800c852:	e006      	b.n	800c862 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c854:	bf00      	nop
 800c856:	e004      	b.n	800c862 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c858:	bf00      	nop
 800c85a:	e002      	b.n	800c862 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c85c:	bf00      	nop
 800c85e:	e000      	b.n	800c862 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c860:	bf00      	nop
		}
	}
	return res;
 800c862:	7ffb      	ldrb	r3, [r7, #31]
}
 800c864:	4618      	mov	r0, r3
 800c866:	3724      	adds	r7, #36	@ 0x24
 800c868:	46bd      	mov	sp, r7
 800c86a:	bd90      	pop	{r4, r7, pc}

0800c86c <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800c86c:	b580      	push	{r7, lr}
 800c86e:	b088      	sub	sp, #32
 800c870:	af00      	add	r7, sp, #0
 800c872:	60f8      	str	r0, [r7, #12]
 800c874:	60b9      	str	r1, [r7, #8]
 800c876:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800c878:	2300      	movs	r3, #0
 800c87a:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800c87c:	68fb      	ldr	r3, [r7, #12]
 800c87e:	681b      	ldr	r3, [r3, #0]
 800c880:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800c882:	68bb      	ldr	r3, [r7, #8]
 800c884:	2b01      	cmp	r3, #1
 800c886:	d904      	bls.n	800c892 <remove_chain+0x26>
 800c888:	69bb      	ldr	r3, [r7, #24]
 800c88a:	695b      	ldr	r3, [r3, #20]
 800c88c:	68ba      	ldr	r2, [r7, #8]
 800c88e:	429a      	cmp	r2, r3
 800c890:	d301      	bcc.n	800c896 <remove_chain+0x2a>
 800c892:	2302      	movs	r3, #2
 800c894:	e04b      	b.n	800c92e <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	2b00      	cmp	r3, #0
 800c89a:	d00c      	beq.n	800c8b6 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800c89c:	f04f 32ff 	mov.w	r2, #4294967295
 800c8a0:	6879      	ldr	r1, [r7, #4]
 800c8a2:	69b8      	ldr	r0, [r7, #24]
 800c8a4:	f7ff fef8 	bl	800c698 <put_fat>
 800c8a8:	4603      	mov	r3, r0
 800c8aa:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800c8ac:	7ffb      	ldrb	r3, [r7, #31]
 800c8ae:	2b00      	cmp	r3, #0
 800c8b0:	d001      	beq.n	800c8b6 <remove_chain+0x4a>
 800c8b2:	7ffb      	ldrb	r3, [r7, #31]
 800c8b4:	e03b      	b.n	800c92e <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800c8b6:	68b9      	ldr	r1, [r7, #8]
 800c8b8:	68f8      	ldr	r0, [r7, #12]
 800c8ba:	f7ff fe46 	bl	800c54a <get_fat>
 800c8be:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800c8c0:	697b      	ldr	r3, [r7, #20]
 800c8c2:	2b00      	cmp	r3, #0
 800c8c4:	d031      	beq.n	800c92a <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800c8c6:	697b      	ldr	r3, [r7, #20]
 800c8c8:	2b01      	cmp	r3, #1
 800c8ca:	d101      	bne.n	800c8d0 <remove_chain+0x64>
 800c8cc:	2302      	movs	r3, #2
 800c8ce:	e02e      	b.n	800c92e <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800c8d0:	697b      	ldr	r3, [r7, #20]
 800c8d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c8d6:	d101      	bne.n	800c8dc <remove_chain+0x70>
 800c8d8:	2301      	movs	r3, #1
 800c8da:	e028      	b.n	800c92e <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800c8dc:	2200      	movs	r2, #0
 800c8de:	68b9      	ldr	r1, [r7, #8]
 800c8e0:	69b8      	ldr	r0, [r7, #24]
 800c8e2:	f7ff fed9 	bl	800c698 <put_fat>
 800c8e6:	4603      	mov	r3, r0
 800c8e8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800c8ea:	7ffb      	ldrb	r3, [r7, #31]
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	d001      	beq.n	800c8f4 <remove_chain+0x88>
 800c8f0:	7ffb      	ldrb	r3, [r7, #31]
 800c8f2:	e01c      	b.n	800c92e <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800c8f4:	69bb      	ldr	r3, [r7, #24]
 800c8f6:	691a      	ldr	r2, [r3, #16]
 800c8f8:	69bb      	ldr	r3, [r7, #24]
 800c8fa:	695b      	ldr	r3, [r3, #20]
 800c8fc:	3b02      	subs	r3, #2
 800c8fe:	429a      	cmp	r2, r3
 800c900:	d20b      	bcs.n	800c91a <remove_chain+0xae>
			fs->free_clst++;
 800c902:	69bb      	ldr	r3, [r7, #24]
 800c904:	691b      	ldr	r3, [r3, #16]
 800c906:	1c5a      	adds	r2, r3, #1
 800c908:	69bb      	ldr	r3, [r7, #24]
 800c90a:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800c90c:	69bb      	ldr	r3, [r7, #24]
 800c90e:	791b      	ldrb	r3, [r3, #4]
 800c910:	f043 0301 	orr.w	r3, r3, #1
 800c914:	b2da      	uxtb	r2, r3
 800c916:	69bb      	ldr	r3, [r7, #24]
 800c918:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800c91a:	697b      	ldr	r3, [r7, #20]
 800c91c:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800c91e:	69bb      	ldr	r3, [r7, #24]
 800c920:	695b      	ldr	r3, [r3, #20]
 800c922:	68ba      	ldr	r2, [r7, #8]
 800c924:	429a      	cmp	r2, r3
 800c926:	d3c6      	bcc.n	800c8b6 <remove_chain+0x4a>
 800c928:	e000      	b.n	800c92c <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800c92a:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800c92c:	2300      	movs	r3, #0
}
 800c92e:	4618      	mov	r0, r3
 800c930:	3720      	adds	r7, #32
 800c932:	46bd      	mov	sp, r7
 800c934:	bd80      	pop	{r7, pc}

0800c936 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800c936:	b580      	push	{r7, lr}
 800c938:	b088      	sub	sp, #32
 800c93a:	af00      	add	r7, sp, #0
 800c93c:	6078      	str	r0, [r7, #4]
 800c93e:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800c946:	683b      	ldr	r3, [r7, #0]
 800c948:	2b00      	cmp	r3, #0
 800c94a:	d10d      	bne.n	800c968 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800c94c:	693b      	ldr	r3, [r7, #16]
 800c94e:	68db      	ldr	r3, [r3, #12]
 800c950:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800c952:	69bb      	ldr	r3, [r7, #24]
 800c954:	2b00      	cmp	r3, #0
 800c956:	d004      	beq.n	800c962 <create_chain+0x2c>
 800c958:	693b      	ldr	r3, [r7, #16]
 800c95a:	695b      	ldr	r3, [r3, #20]
 800c95c:	69ba      	ldr	r2, [r7, #24]
 800c95e:	429a      	cmp	r2, r3
 800c960:	d31b      	bcc.n	800c99a <create_chain+0x64>
 800c962:	2301      	movs	r3, #1
 800c964:	61bb      	str	r3, [r7, #24]
 800c966:	e018      	b.n	800c99a <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800c968:	6839      	ldr	r1, [r7, #0]
 800c96a:	6878      	ldr	r0, [r7, #4]
 800c96c:	f7ff fded 	bl	800c54a <get_fat>
 800c970:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800c972:	68fb      	ldr	r3, [r7, #12]
 800c974:	2b01      	cmp	r3, #1
 800c976:	d801      	bhi.n	800c97c <create_chain+0x46>
 800c978:	2301      	movs	r3, #1
 800c97a:	e070      	b.n	800ca5e <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c982:	d101      	bne.n	800c988 <create_chain+0x52>
 800c984:	68fb      	ldr	r3, [r7, #12]
 800c986:	e06a      	b.n	800ca5e <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800c988:	693b      	ldr	r3, [r7, #16]
 800c98a:	695b      	ldr	r3, [r3, #20]
 800c98c:	68fa      	ldr	r2, [r7, #12]
 800c98e:	429a      	cmp	r2, r3
 800c990:	d201      	bcs.n	800c996 <create_chain+0x60>
 800c992:	68fb      	ldr	r3, [r7, #12]
 800c994:	e063      	b.n	800ca5e <create_chain+0x128>
		scl = clst;
 800c996:	683b      	ldr	r3, [r7, #0]
 800c998:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800c99a:	69bb      	ldr	r3, [r7, #24]
 800c99c:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800c99e:	69fb      	ldr	r3, [r7, #28]
 800c9a0:	3301      	adds	r3, #1
 800c9a2:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800c9a4:	693b      	ldr	r3, [r7, #16]
 800c9a6:	695b      	ldr	r3, [r3, #20]
 800c9a8:	69fa      	ldr	r2, [r7, #28]
 800c9aa:	429a      	cmp	r2, r3
 800c9ac:	d307      	bcc.n	800c9be <create_chain+0x88>
				ncl = 2;
 800c9ae:	2302      	movs	r3, #2
 800c9b0:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800c9b2:	69fa      	ldr	r2, [r7, #28]
 800c9b4:	69bb      	ldr	r3, [r7, #24]
 800c9b6:	429a      	cmp	r2, r3
 800c9b8:	d901      	bls.n	800c9be <create_chain+0x88>
 800c9ba:	2300      	movs	r3, #0
 800c9bc:	e04f      	b.n	800ca5e <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800c9be:	69f9      	ldr	r1, [r7, #28]
 800c9c0:	6878      	ldr	r0, [r7, #4]
 800c9c2:	f7ff fdc2 	bl	800c54a <get_fat>
 800c9c6:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800c9c8:	68fb      	ldr	r3, [r7, #12]
 800c9ca:	2b00      	cmp	r3, #0
 800c9cc:	d00e      	beq.n	800c9ec <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800c9ce:	68fb      	ldr	r3, [r7, #12]
 800c9d0:	2b01      	cmp	r3, #1
 800c9d2:	d003      	beq.n	800c9dc <create_chain+0xa6>
 800c9d4:	68fb      	ldr	r3, [r7, #12]
 800c9d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c9da:	d101      	bne.n	800c9e0 <create_chain+0xaa>
 800c9dc:	68fb      	ldr	r3, [r7, #12]
 800c9de:	e03e      	b.n	800ca5e <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800c9e0:	69fa      	ldr	r2, [r7, #28]
 800c9e2:	69bb      	ldr	r3, [r7, #24]
 800c9e4:	429a      	cmp	r2, r3
 800c9e6:	d1da      	bne.n	800c99e <create_chain+0x68>
 800c9e8:	2300      	movs	r3, #0
 800c9ea:	e038      	b.n	800ca5e <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800c9ec:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800c9ee:	f04f 32ff 	mov.w	r2, #4294967295
 800c9f2:	69f9      	ldr	r1, [r7, #28]
 800c9f4:	6938      	ldr	r0, [r7, #16]
 800c9f6:	f7ff fe4f 	bl	800c698 <put_fat>
 800c9fa:	4603      	mov	r3, r0
 800c9fc:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800c9fe:	7dfb      	ldrb	r3, [r7, #23]
 800ca00:	2b00      	cmp	r3, #0
 800ca02:	d109      	bne.n	800ca18 <create_chain+0xe2>
 800ca04:	683b      	ldr	r3, [r7, #0]
 800ca06:	2b00      	cmp	r3, #0
 800ca08:	d006      	beq.n	800ca18 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800ca0a:	69fa      	ldr	r2, [r7, #28]
 800ca0c:	6839      	ldr	r1, [r7, #0]
 800ca0e:	6938      	ldr	r0, [r7, #16]
 800ca10:	f7ff fe42 	bl	800c698 <put_fat>
 800ca14:	4603      	mov	r3, r0
 800ca16:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800ca18:	7dfb      	ldrb	r3, [r7, #23]
 800ca1a:	2b00      	cmp	r3, #0
 800ca1c:	d116      	bne.n	800ca4c <create_chain+0x116>
		fs->last_clst = ncl;
 800ca1e:	693b      	ldr	r3, [r7, #16]
 800ca20:	69fa      	ldr	r2, [r7, #28]
 800ca22:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800ca24:	693b      	ldr	r3, [r7, #16]
 800ca26:	691a      	ldr	r2, [r3, #16]
 800ca28:	693b      	ldr	r3, [r7, #16]
 800ca2a:	695b      	ldr	r3, [r3, #20]
 800ca2c:	3b02      	subs	r3, #2
 800ca2e:	429a      	cmp	r2, r3
 800ca30:	d804      	bhi.n	800ca3c <create_chain+0x106>
 800ca32:	693b      	ldr	r3, [r7, #16]
 800ca34:	691b      	ldr	r3, [r3, #16]
 800ca36:	1e5a      	subs	r2, r3, #1
 800ca38:	693b      	ldr	r3, [r7, #16]
 800ca3a:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800ca3c:	693b      	ldr	r3, [r7, #16]
 800ca3e:	791b      	ldrb	r3, [r3, #4]
 800ca40:	f043 0301 	orr.w	r3, r3, #1
 800ca44:	b2da      	uxtb	r2, r3
 800ca46:	693b      	ldr	r3, [r7, #16]
 800ca48:	711a      	strb	r2, [r3, #4]
 800ca4a:	e007      	b.n	800ca5c <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800ca4c:	7dfb      	ldrb	r3, [r7, #23]
 800ca4e:	2b01      	cmp	r3, #1
 800ca50:	d102      	bne.n	800ca58 <create_chain+0x122>
 800ca52:	f04f 33ff 	mov.w	r3, #4294967295
 800ca56:	e000      	b.n	800ca5a <create_chain+0x124>
 800ca58:	2301      	movs	r3, #1
 800ca5a:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800ca5c:	69fb      	ldr	r3, [r7, #28]
}
 800ca5e:	4618      	mov	r0, r3
 800ca60:	3720      	adds	r7, #32
 800ca62:	46bd      	mov	sp, r7
 800ca64:	bd80      	pop	{r7, pc}

0800ca66 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800ca66:	b480      	push	{r7}
 800ca68:	b087      	sub	sp, #28
 800ca6a:	af00      	add	r7, sp, #0
 800ca6c:	6078      	str	r0, [r7, #4]
 800ca6e:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	681b      	ldr	r3, [r3, #0]
 800ca74:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca7a:	3304      	adds	r3, #4
 800ca7c:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800ca7e:	683b      	ldr	r3, [r7, #0]
 800ca80:	0a5b      	lsrs	r3, r3, #9
 800ca82:	68fa      	ldr	r2, [r7, #12]
 800ca84:	8952      	ldrh	r2, [r2, #10]
 800ca86:	fbb3 f3f2 	udiv	r3, r3, r2
 800ca8a:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800ca8c:	693b      	ldr	r3, [r7, #16]
 800ca8e:	1d1a      	adds	r2, r3, #4
 800ca90:	613a      	str	r2, [r7, #16]
 800ca92:	681b      	ldr	r3, [r3, #0]
 800ca94:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800ca96:	68bb      	ldr	r3, [r7, #8]
 800ca98:	2b00      	cmp	r3, #0
 800ca9a:	d101      	bne.n	800caa0 <clmt_clust+0x3a>
 800ca9c:	2300      	movs	r3, #0
 800ca9e:	e010      	b.n	800cac2 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800caa0:	697a      	ldr	r2, [r7, #20]
 800caa2:	68bb      	ldr	r3, [r7, #8]
 800caa4:	429a      	cmp	r2, r3
 800caa6:	d307      	bcc.n	800cab8 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800caa8:	697a      	ldr	r2, [r7, #20]
 800caaa:	68bb      	ldr	r3, [r7, #8]
 800caac:	1ad3      	subs	r3, r2, r3
 800caae:	617b      	str	r3, [r7, #20]
 800cab0:	693b      	ldr	r3, [r7, #16]
 800cab2:	3304      	adds	r3, #4
 800cab4:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800cab6:	e7e9      	b.n	800ca8c <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800cab8:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800caba:	693b      	ldr	r3, [r7, #16]
 800cabc:	681a      	ldr	r2, [r3, #0]
 800cabe:	697b      	ldr	r3, [r7, #20]
 800cac0:	4413      	add	r3, r2
}
 800cac2:	4618      	mov	r0, r3
 800cac4:	371c      	adds	r7, #28
 800cac6:	46bd      	mov	sp, r7
 800cac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cacc:	4770      	bx	lr

0800cace <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800cace:	b580      	push	{r7, lr}
 800cad0:	b086      	sub	sp, #24
 800cad2:	af00      	add	r7, sp, #0
 800cad4:	6078      	str	r0, [r7, #4]
 800cad6:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	681b      	ldr	r3, [r3, #0]
 800cadc:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800cade:	683b      	ldr	r3, [r7, #0]
 800cae0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800cae4:	d204      	bcs.n	800caf0 <dir_sdi+0x22>
 800cae6:	683b      	ldr	r3, [r7, #0]
 800cae8:	f003 031f 	and.w	r3, r3, #31
 800caec:	2b00      	cmp	r3, #0
 800caee:	d001      	beq.n	800caf4 <dir_sdi+0x26>
		return FR_INT_ERR;
 800caf0:	2302      	movs	r3, #2
 800caf2:	e063      	b.n	800cbbc <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	683a      	ldr	r2, [r7, #0]
 800caf8:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	689b      	ldr	r3, [r3, #8]
 800cafe:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800cb00:	697b      	ldr	r3, [r7, #20]
 800cb02:	2b00      	cmp	r3, #0
 800cb04:	d106      	bne.n	800cb14 <dir_sdi+0x46>
 800cb06:	693b      	ldr	r3, [r7, #16]
 800cb08:	781b      	ldrb	r3, [r3, #0]
 800cb0a:	2b02      	cmp	r3, #2
 800cb0c:	d902      	bls.n	800cb14 <dir_sdi+0x46>
		clst = fs->dirbase;
 800cb0e:	693b      	ldr	r3, [r7, #16]
 800cb10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb12:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800cb14:	697b      	ldr	r3, [r7, #20]
 800cb16:	2b00      	cmp	r3, #0
 800cb18:	d10c      	bne.n	800cb34 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800cb1a:	683b      	ldr	r3, [r7, #0]
 800cb1c:	095b      	lsrs	r3, r3, #5
 800cb1e:	693a      	ldr	r2, [r7, #16]
 800cb20:	8912      	ldrh	r2, [r2, #8]
 800cb22:	4293      	cmp	r3, r2
 800cb24:	d301      	bcc.n	800cb2a <dir_sdi+0x5c>
 800cb26:	2302      	movs	r3, #2
 800cb28:	e048      	b.n	800cbbc <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800cb2a:	693b      	ldr	r3, [r7, #16]
 800cb2c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	61da      	str	r2, [r3, #28]
 800cb32:	e029      	b.n	800cb88 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800cb34:	693b      	ldr	r3, [r7, #16]
 800cb36:	895b      	ldrh	r3, [r3, #10]
 800cb38:	025b      	lsls	r3, r3, #9
 800cb3a:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800cb3c:	e019      	b.n	800cb72 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	6979      	ldr	r1, [r7, #20]
 800cb42:	4618      	mov	r0, r3
 800cb44:	f7ff fd01 	bl	800c54a <get_fat>
 800cb48:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800cb4a:	697b      	ldr	r3, [r7, #20]
 800cb4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb50:	d101      	bne.n	800cb56 <dir_sdi+0x88>
 800cb52:	2301      	movs	r3, #1
 800cb54:	e032      	b.n	800cbbc <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800cb56:	697b      	ldr	r3, [r7, #20]
 800cb58:	2b01      	cmp	r3, #1
 800cb5a:	d904      	bls.n	800cb66 <dir_sdi+0x98>
 800cb5c:	693b      	ldr	r3, [r7, #16]
 800cb5e:	695b      	ldr	r3, [r3, #20]
 800cb60:	697a      	ldr	r2, [r7, #20]
 800cb62:	429a      	cmp	r2, r3
 800cb64:	d301      	bcc.n	800cb6a <dir_sdi+0x9c>
 800cb66:	2302      	movs	r3, #2
 800cb68:	e028      	b.n	800cbbc <dir_sdi+0xee>
			ofs -= csz;
 800cb6a:	683a      	ldr	r2, [r7, #0]
 800cb6c:	68fb      	ldr	r3, [r7, #12]
 800cb6e:	1ad3      	subs	r3, r2, r3
 800cb70:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800cb72:	683a      	ldr	r2, [r7, #0]
 800cb74:	68fb      	ldr	r3, [r7, #12]
 800cb76:	429a      	cmp	r2, r3
 800cb78:	d2e1      	bcs.n	800cb3e <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800cb7a:	6979      	ldr	r1, [r7, #20]
 800cb7c:	6938      	ldr	r0, [r7, #16]
 800cb7e:	f7ff fcc5 	bl	800c50c <clust2sect>
 800cb82:	4602      	mov	r2, r0
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	697a      	ldr	r2, [r7, #20]
 800cb8c:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	69db      	ldr	r3, [r3, #28]
 800cb92:	2b00      	cmp	r3, #0
 800cb94:	d101      	bne.n	800cb9a <dir_sdi+0xcc>
 800cb96:	2302      	movs	r3, #2
 800cb98:	e010      	b.n	800cbbc <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	69da      	ldr	r2, [r3, #28]
 800cb9e:	683b      	ldr	r3, [r7, #0]
 800cba0:	0a5b      	lsrs	r3, r3, #9
 800cba2:	441a      	add	r2, r3
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800cba8:	693b      	ldr	r3, [r7, #16]
 800cbaa:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800cbae:	683b      	ldr	r3, [r7, #0]
 800cbb0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cbb4:	441a      	add	r2, r3
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800cbba:	2300      	movs	r3, #0
}
 800cbbc:	4618      	mov	r0, r3
 800cbbe:	3718      	adds	r7, #24
 800cbc0:	46bd      	mov	sp, r7
 800cbc2:	bd80      	pop	{r7, pc}

0800cbc4 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800cbc4:	b580      	push	{r7, lr}
 800cbc6:	b086      	sub	sp, #24
 800cbc8:	af00      	add	r7, sp, #0
 800cbca:	6078      	str	r0, [r7, #4]
 800cbcc:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	695b      	ldr	r3, [r3, #20]
 800cbd8:	3320      	adds	r3, #32
 800cbda:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	69db      	ldr	r3, [r3, #28]
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	d003      	beq.n	800cbec <dir_next+0x28>
 800cbe4:	68bb      	ldr	r3, [r7, #8]
 800cbe6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800cbea:	d301      	bcc.n	800cbf0 <dir_next+0x2c>
 800cbec:	2304      	movs	r3, #4
 800cbee:	e0aa      	b.n	800cd46 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800cbf0:	68bb      	ldr	r3, [r7, #8]
 800cbf2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cbf6:	2b00      	cmp	r3, #0
 800cbf8:	f040 8098 	bne.w	800cd2c <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	69db      	ldr	r3, [r3, #28]
 800cc00:	1c5a      	adds	r2, r3, #1
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	699b      	ldr	r3, [r3, #24]
 800cc0a:	2b00      	cmp	r3, #0
 800cc0c:	d10b      	bne.n	800cc26 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800cc0e:	68bb      	ldr	r3, [r7, #8]
 800cc10:	095b      	lsrs	r3, r3, #5
 800cc12:	68fa      	ldr	r2, [r7, #12]
 800cc14:	8912      	ldrh	r2, [r2, #8]
 800cc16:	4293      	cmp	r3, r2
 800cc18:	f0c0 8088 	bcc.w	800cd2c <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	2200      	movs	r2, #0
 800cc20:	61da      	str	r2, [r3, #28]
 800cc22:	2304      	movs	r3, #4
 800cc24:	e08f      	b.n	800cd46 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800cc26:	68bb      	ldr	r3, [r7, #8]
 800cc28:	0a5b      	lsrs	r3, r3, #9
 800cc2a:	68fa      	ldr	r2, [r7, #12]
 800cc2c:	8952      	ldrh	r2, [r2, #10]
 800cc2e:	3a01      	subs	r2, #1
 800cc30:	4013      	ands	r3, r2
 800cc32:	2b00      	cmp	r3, #0
 800cc34:	d17a      	bne.n	800cd2c <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800cc36:	687a      	ldr	r2, [r7, #4]
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	699b      	ldr	r3, [r3, #24]
 800cc3c:	4619      	mov	r1, r3
 800cc3e:	4610      	mov	r0, r2
 800cc40:	f7ff fc83 	bl	800c54a <get_fat>
 800cc44:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800cc46:	697b      	ldr	r3, [r7, #20]
 800cc48:	2b01      	cmp	r3, #1
 800cc4a:	d801      	bhi.n	800cc50 <dir_next+0x8c>
 800cc4c:	2302      	movs	r3, #2
 800cc4e:	e07a      	b.n	800cd46 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800cc50:	697b      	ldr	r3, [r7, #20]
 800cc52:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc56:	d101      	bne.n	800cc5c <dir_next+0x98>
 800cc58:	2301      	movs	r3, #1
 800cc5a:	e074      	b.n	800cd46 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800cc5c:	68fb      	ldr	r3, [r7, #12]
 800cc5e:	695b      	ldr	r3, [r3, #20]
 800cc60:	697a      	ldr	r2, [r7, #20]
 800cc62:	429a      	cmp	r2, r3
 800cc64:	d358      	bcc.n	800cd18 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800cc66:	683b      	ldr	r3, [r7, #0]
 800cc68:	2b00      	cmp	r3, #0
 800cc6a:	d104      	bne.n	800cc76 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	2200      	movs	r2, #0
 800cc70:	61da      	str	r2, [r3, #28]
 800cc72:	2304      	movs	r3, #4
 800cc74:	e067      	b.n	800cd46 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800cc76:	687a      	ldr	r2, [r7, #4]
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	699b      	ldr	r3, [r3, #24]
 800cc7c:	4619      	mov	r1, r3
 800cc7e:	4610      	mov	r0, r2
 800cc80:	f7ff fe59 	bl	800c936 <create_chain>
 800cc84:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800cc86:	697b      	ldr	r3, [r7, #20]
 800cc88:	2b00      	cmp	r3, #0
 800cc8a:	d101      	bne.n	800cc90 <dir_next+0xcc>
 800cc8c:	2307      	movs	r3, #7
 800cc8e:	e05a      	b.n	800cd46 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800cc90:	697b      	ldr	r3, [r7, #20]
 800cc92:	2b01      	cmp	r3, #1
 800cc94:	d101      	bne.n	800cc9a <dir_next+0xd6>
 800cc96:	2302      	movs	r3, #2
 800cc98:	e055      	b.n	800cd46 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800cc9a:	697b      	ldr	r3, [r7, #20]
 800cc9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cca0:	d101      	bne.n	800cca6 <dir_next+0xe2>
 800cca2:	2301      	movs	r3, #1
 800cca4:	e04f      	b.n	800cd46 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800cca6:	68f8      	ldr	r0, [r7, #12]
 800cca8:	f7ff fb50 	bl	800c34c <sync_window>
 800ccac:	4603      	mov	r3, r0
 800ccae:	2b00      	cmp	r3, #0
 800ccb0:	d001      	beq.n	800ccb6 <dir_next+0xf2>
 800ccb2:	2301      	movs	r3, #1
 800ccb4:	e047      	b.n	800cd46 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800ccb6:	68fb      	ldr	r3, [r7, #12]
 800ccb8:	3330      	adds	r3, #48	@ 0x30
 800ccba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ccbe:	2100      	movs	r1, #0
 800ccc0:	4618      	mov	r0, r3
 800ccc2:	f7ff f979 	bl	800bfb8 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800ccc6:	2300      	movs	r3, #0
 800ccc8:	613b      	str	r3, [r7, #16]
 800ccca:	6979      	ldr	r1, [r7, #20]
 800cccc:	68f8      	ldr	r0, [r7, #12]
 800ccce:	f7ff fc1d 	bl	800c50c <clust2sect>
 800ccd2:	4602      	mov	r2, r0
 800ccd4:	68fb      	ldr	r3, [r7, #12]
 800ccd6:	62da      	str	r2, [r3, #44]	@ 0x2c
 800ccd8:	e012      	b.n	800cd00 <dir_next+0x13c>
						fs->wflag = 1;
 800ccda:	68fb      	ldr	r3, [r7, #12]
 800ccdc:	2201      	movs	r2, #1
 800ccde:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800cce0:	68f8      	ldr	r0, [r7, #12]
 800cce2:	f7ff fb33 	bl	800c34c <sync_window>
 800cce6:	4603      	mov	r3, r0
 800cce8:	2b00      	cmp	r3, #0
 800ccea:	d001      	beq.n	800ccf0 <dir_next+0x12c>
 800ccec:	2301      	movs	r3, #1
 800ccee:	e02a      	b.n	800cd46 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800ccf0:	693b      	ldr	r3, [r7, #16]
 800ccf2:	3301      	adds	r3, #1
 800ccf4:	613b      	str	r3, [r7, #16]
 800ccf6:	68fb      	ldr	r3, [r7, #12]
 800ccf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ccfa:	1c5a      	adds	r2, r3, #1
 800ccfc:	68fb      	ldr	r3, [r7, #12]
 800ccfe:	62da      	str	r2, [r3, #44]	@ 0x2c
 800cd00:	68fb      	ldr	r3, [r7, #12]
 800cd02:	895b      	ldrh	r3, [r3, #10]
 800cd04:	461a      	mov	r2, r3
 800cd06:	693b      	ldr	r3, [r7, #16]
 800cd08:	4293      	cmp	r3, r2
 800cd0a:	d3e6      	bcc.n	800ccda <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800cd0c:	68fb      	ldr	r3, [r7, #12]
 800cd0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cd10:	693b      	ldr	r3, [r7, #16]
 800cd12:	1ad2      	subs	r2, r2, r3
 800cd14:	68fb      	ldr	r3, [r7, #12]
 800cd16:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	697a      	ldr	r2, [r7, #20]
 800cd1c:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800cd1e:	6979      	ldr	r1, [r7, #20]
 800cd20:	68f8      	ldr	r0, [r7, #12]
 800cd22:	f7ff fbf3 	bl	800c50c <clust2sect>
 800cd26:	4602      	mov	r2, r0
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	68ba      	ldr	r2, [r7, #8]
 800cd30:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800cd32:	68fb      	ldr	r3, [r7, #12]
 800cd34:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800cd38:	68bb      	ldr	r3, [r7, #8]
 800cd3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cd3e:	441a      	add	r2, r3
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800cd44:	2300      	movs	r3, #0
}
 800cd46:	4618      	mov	r0, r3
 800cd48:	3718      	adds	r7, #24
 800cd4a:	46bd      	mov	sp, r7
 800cd4c:	bd80      	pop	{r7, pc}

0800cd4e <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800cd4e:	b580      	push	{r7, lr}
 800cd50:	b086      	sub	sp, #24
 800cd52:	af00      	add	r7, sp, #0
 800cd54:	6078      	str	r0, [r7, #4]
 800cd56:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800cd5e:	2100      	movs	r1, #0
 800cd60:	6878      	ldr	r0, [r7, #4]
 800cd62:	f7ff feb4 	bl	800cace <dir_sdi>
 800cd66:	4603      	mov	r3, r0
 800cd68:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800cd6a:	7dfb      	ldrb	r3, [r7, #23]
 800cd6c:	2b00      	cmp	r3, #0
 800cd6e:	d12b      	bne.n	800cdc8 <dir_alloc+0x7a>
		n = 0;
 800cd70:	2300      	movs	r3, #0
 800cd72:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	69db      	ldr	r3, [r3, #28]
 800cd78:	4619      	mov	r1, r3
 800cd7a:	68f8      	ldr	r0, [r7, #12]
 800cd7c:	f7ff fb2a 	bl	800c3d4 <move_window>
 800cd80:	4603      	mov	r3, r0
 800cd82:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800cd84:	7dfb      	ldrb	r3, [r7, #23]
 800cd86:	2b00      	cmp	r3, #0
 800cd88:	d11d      	bne.n	800cdc6 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	6a1b      	ldr	r3, [r3, #32]
 800cd8e:	781b      	ldrb	r3, [r3, #0]
 800cd90:	2be5      	cmp	r3, #229	@ 0xe5
 800cd92:	d004      	beq.n	800cd9e <dir_alloc+0x50>
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	6a1b      	ldr	r3, [r3, #32]
 800cd98:	781b      	ldrb	r3, [r3, #0]
 800cd9a:	2b00      	cmp	r3, #0
 800cd9c:	d107      	bne.n	800cdae <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800cd9e:	693b      	ldr	r3, [r7, #16]
 800cda0:	3301      	adds	r3, #1
 800cda2:	613b      	str	r3, [r7, #16]
 800cda4:	693a      	ldr	r2, [r7, #16]
 800cda6:	683b      	ldr	r3, [r7, #0]
 800cda8:	429a      	cmp	r2, r3
 800cdaa:	d102      	bne.n	800cdb2 <dir_alloc+0x64>
 800cdac:	e00c      	b.n	800cdc8 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800cdae:	2300      	movs	r3, #0
 800cdb0:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800cdb2:	2101      	movs	r1, #1
 800cdb4:	6878      	ldr	r0, [r7, #4]
 800cdb6:	f7ff ff05 	bl	800cbc4 <dir_next>
 800cdba:	4603      	mov	r3, r0
 800cdbc:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800cdbe:	7dfb      	ldrb	r3, [r7, #23]
 800cdc0:	2b00      	cmp	r3, #0
 800cdc2:	d0d7      	beq.n	800cd74 <dir_alloc+0x26>
 800cdc4:	e000      	b.n	800cdc8 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800cdc6:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800cdc8:	7dfb      	ldrb	r3, [r7, #23]
 800cdca:	2b04      	cmp	r3, #4
 800cdcc:	d101      	bne.n	800cdd2 <dir_alloc+0x84>
 800cdce:	2307      	movs	r3, #7
 800cdd0:	75fb      	strb	r3, [r7, #23]
	return res;
 800cdd2:	7dfb      	ldrb	r3, [r7, #23]
}
 800cdd4:	4618      	mov	r0, r3
 800cdd6:	3718      	adds	r7, #24
 800cdd8:	46bd      	mov	sp, r7
 800cdda:	bd80      	pop	{r7, pc}

0800cddc <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800cddc:	b580      	push	{r7, lr}
 800cdde:	b084      	sub	sp, #16
 800cde0:	af00      	add	r7, sp, #0
 800cde2:	6078      	str	r0, [r7, #4]
 800cde4:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800cde6:	683b      	ldr	r3, [r7, #0]
 800cde8:	331a      	adds	r3, #26
 800cdea:	4618      	mov	r0, r3
 800cdec:	f7ff f840 	bl	800be70 <ld_word>
 800cdf0:	4603      	mov	r3, r0
 800cdf2:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	781b      	ldrb	r3, [r3, #0]
 800cdf8:	2b03      	cmp	r3, #3
 800cdfa:	d109      	bne.n	800ce10 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800cdfc:	683b      	ldr	r3, [r7, #0]
 800cdfe:	3314      	adds	r3, #20
 800ce00:	4618      	mov	r0, r3
 800ce02:	f7ff f835 	bl	800be70 <ld_word>
 800ce06:	4603      	mov	r3, r0
 800ce08:	041b      	lsls	r3, r3, #16
 800ce0a:	68fa      	ldr	r2, [r7, #12]
 800ce0c:	4313      	orrs	r3, r2
 800ce0e:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800ce10:	68fb      	ldr	r3, [r7, #12]
}
 800ce12:	4618      	mov	r0, r3
 800ce14:	3710      	adds	r7, #16
 800ce16:	46bd      	mov	sp, r7
 800ce18:	bd80      	pop	{r7, pc}

0800ce1a <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800ce1a:	b580      	push	{r7, lr}
 800ce1c:	b084      	sub	sp, #16
 800ce1e:	af00      	add	r7, sp, #0
 800ce20:	60f8      	str	r0, [r7, #12]
 800ce22:	60b9      	str	r1, [r7, #8]
 800ce24:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800ce26:	68bb      	ldr	r3, [r7, #8]
 800ce28:	331a      	adds	r3, #26
 800ce2a:	687a      	ldr	r2, [r7, #4]
 800ce2c:	b292      	uxth	r2, r2
 800ce2e:	4611      	mov	r1, r2
 800ce30:	4618      	mov	r0, r3
 800ce32:	f7ff f859 	bl	800bee8 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800ce36:	68fb      	ldr	r3, [r7, #12]
 800ce38:	781b      	ldrb	r3, [r3, #0]
 800ce3a:	2b03      	cmp	r3, #3
 800ce3c:	d109      	bne.n	800ce52 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800ce3e:	68bb      	ldr	r3, [r7, #8]
 800ce40:	f103 0214 	add.w	r2, r3, #20
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	0c1b      	lsrs	r3, r3, #16
 800ce48:	b29b      	uxth	r3, r3
 800ce4a:	4619      	mov	r1, r3
 800ce4c:	4610      	mov	r0, r2
 800ce4e:	f7ff f84b 	bl	800bee8 <st_word>
	}
}
 800ce52:	bf00      	nop
 800ce54:	3710      	adds	r7, #16
 800ce56:	46bd      	mov	sp, r7
 800ce58:	bd80      	pop	{r7, pc}

0800ce5a <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800ce5a:	b580      	push	{r7, lr}
 800ce5c:	b086      	sub	sp, #24
 800ce5e:	af00      	add	r7, sp, #0
 800ce60:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	681b      	ldr	r3, [r3, #0]
 800ce66:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800ce68:	2100      	movs	r1, #0
 800ce6a:	6878      	ldr	r0, [r7, #4]
 800ce6c:	f7ff fe2f 	bl	800cace <dir_sdi>
 800ce70:	4603      	mov	r3, r0
 800ce72:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800ce74:	7dfb      	ldrb	r3, [r7, #23]
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	d001      	beq.n	800ce7e <dir_find+0x24>
 800ce7a:	7dfb      	ldrb	r3, [r7, #23]
 800ce7c:	e03e      	b.n	800cefc <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	69db      	ldr	r3, [r3, #28]
 800ce82:	4619      	mov	r1, r3
 800ce84:	6938      	ldr	r0, [r7, #16]
 800ce86:	f7ff faa5 	bl	800c3d4 <move_window>
 800ce8a:	4603      	mov	r3, r0
 800ce8c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800ce8e:	7dfb      	ldrb	r3, [r7, #23]
 800ce90:	2b00      	cmp	r3, #0
 800ce92:	d12f      	bne.n	800cef4 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	6a1b      	ldr	r3, [r3, #32]
 800ce98:	781b      	ldrb	r3, [r3, #0]
 800ce9a:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800ce9c:	7bfb      	ldrb	r3, [r7, #15]
 800ce9e:	2b00      	cmp	r3, #0
 800cea0:	d102      	bne.n	800cea8 <dir_find+0x4e>
 800cea2:	2304      	movs	r3, #4
 800cea4:	75fb      	strb	r3, [r7, #23]
 800cea6:	e028      	b.n	800cefa <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	6a1b      	ldr	r3, [r3, #32]
 800ceac:	330b      	adds	r3, #11
 800ceae:	781b      	ldrb	r3, [r3, #0]
 800ceb0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ceb4:	b2da      	uxtb	r2, r3
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	6a1b      	ldr	r3, [r3, #32]
 800cebe:	330b      	adds	r3, #11
 800cec0:	781b      	ldrb	r3, [r3, #0]
 800cec2:	f003 0308 	and.w	r3, r3, #8
 800cec6:	2b00      	cmp	r3, #0
 800cec8:	d10a      	bne.n	800cee0 <dir_find+0x86>
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	6a18      	ldr	r0, [r3, #32]
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	3324      	adds	r3, #36	@ 0x24
 800ced2:	220b      	movs	r2, #11
 800ced4:	4619      	mov	r1, r3
 800ced6:	f7ff f88a 	bl	800bfee <mem_cmp>
 800ceda:	4603      	mov	r3, r0
 800cedc:	2b00      	cmp	r3, #0
 800cede:	d00b      	beq.n	800cef8 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800cee0:	2100      	movs	r1, #0
 800cee2:	6878      	ldr	r0, [r7, #4]
 800cee4:	f7ff fe6e 	bl	800cbc4 <dir_next>
 800cee8:	4603      	mov	r3, r0
 800ceea:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800ceec:	7dfb      	ldrb	r3, [r7, #23]
 800ceee:	2b00      	cmp	r3, #0
 800cef0:	d0c5      	beq.n	800ce7e <dir_find+0x24>
 800cef2:	e002      	b.n	800cefa <dir_find+0xa0>
		if (res != FR_OK) break;
 800cef4:	bf00      	nop
 800cef6:	e000      	b.n	800cefa <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800cef8:	bf00      	nop

	return res;
 800cefa:	7dfb      	ldrb	r3, [r7, #23]
}
 800cefc:	4618      	mov	r0, r3
 800cefe:	3718      	adds	r7, #24
 800cf00:	46bd      	mov	sp, r7
 800cf02:	bd80      	pop	{r7, pc}

0800cf04 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800cf04:	b580      	push	{r7, lr}
 800cf06:	b084      	sub	sp, #16
 800cf08:	af00      	add	r7, sp, #0
 800cf0a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	681b      	ldr	r3, [r3, #0]
 800cf10:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800cf12:	2101      	movs	r1, #1
 800cf14:	6878      	ldr	r0, [r7, #4]
 800cf16:	f7ff ff1a 	bl	800cd4e <dir_alloc>
 800cf1a:	4603      	mov	r3, r0
 800cf1c:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800cf1e:	7bfb      	ldrb	r3, [r7, #15]
 800cf20:	2b00      	cmp	r3, #0
 800cf22:	d11c      	bne.n	800cf5e <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	69db      	ldr	r3, [r3, #28]
 800cf28:	4619      	mov	r1, r3
 800cf2a:	68b8      	ldr	r0, [r7, #8]
 800cf2c:	f7ff fa52 	bl	800c3d4 <move_window>
 800cf30:	4603      	mov	r3, r0
 800cf32:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800cf34:	7bfb      	ldrb	r3, [r7, #15]
 800cf36:	2b00      	cmp	r3, #0
 800cf38:	d111      	bne.n	800cf5e <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	6a1b      	ldr	r3, [r3, #32]
 800cf3e:	2220      	movs	r2, #32
 800cf40:	2100      	movs	r1, #0
 800cf42:	4618      	mov	r0, r3
 800cf44:	f7ff f838 	bl	800bfb8 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	6a18      	ldr	r0, [r3, #32]
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	3324      	adds	r3, #36	@ 0x24
 800cf50:	220b      	movs	r2, #11
 800cf52:	4619      	mov	r1, r3
 800cf54:	f7ff f80f 	bl	800bf76 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800cf58:	68bb      	ldr	r3, [r7, #8]
 800cf5a:	2201      	movs	r2, #1
 800cf5c:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800cf5e:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf60:	4618      	mov	r0, r3
 800cf62:	3710      	adds	r7, #16
 800cf64:	46bd      	mov	sp, r7
 800cf66:	bd80      	pop	{r7, pc}

0800cf68 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800cf68:	b580      	push	{r7, lr}
 800cf6a:	b088      	sub	sp, #32
 800cf6c:	af00      	add	r7, sp, #0
 800cf6e:	6078      	str	r0, [r7, #4]
 800cf70:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800cf72:	683b      	ldr	r3, [r7, #0]
 800cf74:	681b      	ldr	r3, [r3, #0]
 800cf76:	60fb      	str	r3, [r7, #12]
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	3324      	adds	r3, #36	@ 0x24
 800cf7c:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800cf7e:	220b      	movs	r2, #11
 800cf80:	2120      	movs	r1, #32
 800cf82:	68b8      	ldr	r0, [r7, #8]
 800cf84:	f7ff f818 	bl	800bfb8 <mem_set>
	si = i = 0; ni = 8;
 800cf88:	2300      	movs	r3, #0
 800cf8a:	613b      	str	r3, [r7, #16]
 800cf8c:	693b      	ldr	r3, [r7, #16]
 800cf8e:	61fb      	str	r3, [r7, #28]
 800cf90:	2308      	movs	r3, #8
 800cf92:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800cf94:	69fb      	ldr	r3, [r7, #28]
 800cf96:	1c5a      	adds	r2, r3, #1
 800cf98:	61fa      	str	r2, [r7, #28]
 800cf9a:	68fa      	ldr	r2, [r7, #12]
 800cf9c:	4413      	add	r3, r2
 800cf9e:	781b      	ldrb	r3, [r3, #0]
 800cfa0:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800cfa2:	7efb      	ldrb	r3, [r7, #27]
 800cfa4:	2b20      	cmp	r3, #32
 800cfa6:	d94e      	bls.n	800d046 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800cfa8:	7efb      	ldrb	r3, [r7, #27]
 800cfaa:	2b2f      	cmp	r3, #47	@ 0x2f
 800cfac:	d006      	beq.n	800cfbc <create_name+0x54>
 800cfae:	7efb      	ldrb	r3, [r7, #27]
 800cfb0:	2b5c      	cmp	r3, #92	@ 0x5c
 800cfb2:	d110      	bne.n	800cfd6 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800cfb4:	e002      	b.n	800cfbc <create_name+0x54>
 800cfb6:	69fb      	ldr	r3, [r7, #28]
 800cfb8:	3301      	adds	r3, #1
 800cfba:	61fb      	str	r3, [r7, #28]
 800cfbc:	68fa      	ldr	r2, [r7, #12]
 800cfbe:	69fb      	ldr	r3, [r7, #28]
 800cfc0:	4413      	add	r3, r2
 800cfc2:	781b      	ldrb	r3, [r3, #0]
 800cfc4:	2b2f      	cmp	r3, #47	@ 0x2f
 800cfc6:	d0f6      	beq.n	800cfb6 <create_name+0x4e>
 800cfc8:	68fa      	ldr	r2, [r7, #12]
 800cfca:	69fb      	ldr	r3, [r7, #28]
 800cfcc:	4413      	add	r3, r2
 800cfce:	781b      	ldrb	r3, [r3, #0]
 800cfd0:	2b5c      	cmp	r3, #92	@ 0x5c
 800cfd2:	d0f0      	beq.n	800cfb6 <create_name+0x4e>
			break;
 800cfd4:	e038      	b.n	800d048 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800cfd6:	7efb      	ldrb	r3, [r7, #27]
 800cfd8:	2b2e      	cmp	r3, #46	@ 0x2e
 800cfda:	d003      	beq.n	800cfe4 <create_name+0x7c>
 800cfdc:	693a      	ldr	r2, [r7, #16]
 800cfde:	697b      	ldr	r3, [r7, #20]
 800cfe0:	429a      	cmp	r2, r3
 800cfe2:	d30c      	bcc.n	800cffe <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800cfe4:	697b      	ldr	r3, [r7, #20]
 800cfe6:	2b0b      	cmp	r3, #11
 800cfe8:	d002      	beq.n	800cff0 <create_name+0x88>
 800cfea:	7efb      	ldrb	r3, [r7, #27]
 800cfec:	2b2e      	cmp	r3, #46	@ 0x2e
 800cfee:	d001      	beq.n	800cff4 <create_name+0x8c>
 800cff0:	2306      	movs	r3, #6
 800cff2:	e044      	b.n	800d07e <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800cff4:	2308      	movs	r3, #8
 800cff6:	613b      	str	r3, [r7, #16]
 800cff8:	230b      	movs	r3, #11
 800cffa:	617b      	str	r3, [r7, #20]
			continue;
 800cffc:	e022      	b.n	800d044 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800cffe:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800d002:	2b00      	cmp	r3, #0
 800d004:	da04      	bge.n	800d010 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800d006:	7efb      	ldrb	r3, [r7, #27]
 800d008:	3b80      	subs	r3, #128	@ 0x80
 800d00a:	4a1f      	ldr	r2, [pc, #124]	@ (800d088 <create_name+0x120>)
 800d00c:	5cd3      	ldrb	r3, [r2, r3]
 800d00e:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800d010:	7efb      	ldrb	r3, [r7, #27]
 800d012:	4619      	mov	r1, r3
 800d014:	481d      	ldr	r0, [pc, #116]	@ (800d08c <create_name+0x124>)
 800d016:	f7ff f811 	bl	800c03c <chk_chr>
 800d01a:	4603      	mov	r3, r0
 800d01c:	2b00      	cmp	r3, #0
 800d01e:	d001      	beq.n	800d024 <create_name+0xbc>
 800d020:	2306      	movs	r3, #6
 800d022:	e02c      	b.n	800d07e <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800d024:	7efb      	ldrb	r3, [r7, #27]
 800d026:	2b60      	cmp	r3, #96	@ 0x60
 800d028:	d905      	bls.n	800d036 <create_name+0xce>
 800d02a:	7efb      	ldrb	r3, [r7, #27]
 800d02c:	2b7a      	cmp	r3, #122	@ 0x7a
 800d02e:	d802      	bhi.n	800d036 <create_name+0xce>
 800d030:	7efb      	ldrb	r3, [r7, #27]
 800d032:	3b20      	subs	r3, #32
 800d034:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800d036:	693b      	ldr	r3, [r7, #16]
 800d038:	1c5a      	adds	r2, r3, #1
 800d03a:	613a      	str	r2, [r7, #16]
 800d03c:	68ba      	ldr	r2, [r7, #8]
 800d03e:	4413      	add	r3, r2
 800d040:	7efa      	ldrb	r2, [r7, #27]
 800d042:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800d044:	e7a6      	b.n	800cf94 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800d046:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800d048:	68fa      	ldr	r2, [r7, #12]
 800d04a:	69fb      	ldr	r3, [r7, #28]
 800d04c:	441a      	add	r2, r3
 800d04e:	683b      	ldr	r3, [r7, #0]
 800d050:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800d052:	693b      	ldr	r3, [r7, #16]
 800d054:	2b00      	cmp	r3, #0
 800d056:	d101      	bne.n	800d05c <create_name+0xf4>
 800d058:	2306      	movs	r3, #6
 800d05a:	e010      	b.n	800d07e <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800d05c:	68bb      	ldr	r3, [r7, #8]
 800d05e:	781b      	ldrb	r3, [r3, #0]
 800d060:	2be5      	cmp	r3, #229	@ 0xe5
 800d062:	d102      	bne.n	800d06a <create_name+0x102>
 800d064:	68bb      	ldr	r3, [r7, #8]
 800d066:	2205      	movs	r2, #5
 800d068:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800d06a:	7efb      	ldrb	r3, [r7, #27]
 800d06c:	2b20      	cmp	r3, #32
 800d06e:	d801      	bhi.n	800d074 <create_name+0x10c>
 800d070:	2204      	movs	r2, #4
 800d072:	e000      	b.n	800d076 <create_name+0x10e>
 800d074:	2200      	movs	r2, #0
 800d076:	68bb      	ldr	r3, [r7, #8]
 800d078:	330b      	adds	r3, #11
 800d07a:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800d07c:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800d07e:	4618      	mov	r0, r3
 800d080:	3720      	adds	r7, #32
 800d082:	46bd      	mov	sp, r7
 800d084:	bd80      	pop	{r7, pc}
 800d086:	bf00      	nop
 800d088:	08010a08 	.word	0x08010a08
 800d08c:	080108c8 	.word	0x080108c8

0800d090 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800d090:	b580      	push	{r7, lr}
 800d092:	b086      	sub	sp, #24
 800d094:	af00      	add	r7, sp, #0
 800d096:	6078      	str	r0, [r7, #4]
 800d098:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800d09e:	693b      	ldr	r3, [r7, #16]
 800d0a0:	681b      	ldr	r3, [r3, #0]
 800d0a2:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800d0a4:	e002      	b.n	800d0ac <follow_path+0x1c>
 800d0a6:	683b      	ldr	r3, [r7, #0]
 800d0a8:	3301      	adds	r3, #1
 800d0aa:	603b      	str	r3, [r7, #0]
 800d0ac:	683b      	ldr	r3, [r7, #0]
 800d0ae:	781b      	ldrb	r3, [r3, #0]
 800d0b0:	2b2f      	cmp	r3, #47	@ 0x2f
 800d0b2:	d0f8      	beq.n	800d0a6 <follow_path+0x16>
 800d0b4:	683b      	ldr	r3, [r7, #0]
 800d0b6:	781b      	ldrb	r3, [r3, #0]
 800d0b8:	2b5c      	cmp	r3, #92	@ 0x5c
 800d0ba:	d0f4      	beq.n	800d0a6 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800d0bc:	693b      	ldr	r3, [r7, #16]
 800d0be:	2200      	movs	r2, #0
 800d0c0:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800d0c2:	683b      	ldr	r3, [r7, #0]
 800d0c4:	781b      	ldrb	r3, [r3, #0]
 800d0c6:	2b1f      	cmp	r3, #31
 800d0c8:	d80a      	bhi.n	800d0e0 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	2280      	movs	r2, #128	@ 0x80
 800d0ce:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800d0d2:	2100      	movs	r1, #0
 800d0d4:	6878      	ldr	r0, [r7, #4]
 800d0d6:	f7ff fcfa 	bl	800cace <dir_sdi>
 800d0da:	4603      	mov	r3, r0
 800d0dc:	75fb      	strb	r3, [r7, #23]
 800d0de:	e043      	b.n	800d168 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800d0e0:	463b      	mov	r3, r7
 800d0e2:	4619      	mov	r1, r3
 800d0e4:	6878      	ldr	r0, [r7, #4]
 800d0e6:	f7ff ff3f 	bl	800cf68 <create_name>
 800d0ea:	4603      	mov	r3, r0
 800d0ec:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800d0ee:	7dfb      	ldrb	r3, [r7, #23]
 800d0f0:	2b00      	cmp	r3, #0
 800d0f2:	d134      	bne.n	800d15e <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800d0f4:	6878      	ldr	r0, [r7, #4]
 800d0f6:	f7ff feb0 	bl	800ce5a <dir_find>
 800d0fa:	4603      	mov	r3, r0
 800d0fc:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800d104:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800d106:	7dfb      	ldrb	r3, [r7, #23]
 800d108:	2b00      	cmp	r3, #0
 800d10a:	d00a      	beq.n	800d122 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800d10c:	7dfb      	ldrb	r3, [r7, #23]
 800d10e:	2b04      	cmp	r3, #4
 800d110:	d127      	bne.n	800d162 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800d112:	7afb      	ldrb	r3, [r7, #11]
 800d114:	f003 0304 	and.w	r3, r3, #4
 800d118:	2b00      	cmp	r3, #0
 800d11a:	d122      	bne.n	800d162 <follow_path+0xd2>
 800d11c:	2305      	movs	r3, #5
 800d11e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800d120:	e01f      	b.n	800d162 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800d122:	7afb      	ldrb	r3, [r7, #11]
 800d124:	f003 0304 	and.w	r3, r3, #4
 800d128:	2b00      	cmp	r3, #0
 800d12a:	d11c      	bne.n	800d166 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800d12c:	693b      	ldr	r3, [r7, #16]
 800d12e:	799b      	ldrb	r3, [r3, #6]
 800d130:	f003 0310 	and.w	r3, r3, #16
 800d134:	2b00      	cmp	r3, #0
 800d136:	d102      	bne.n	800d13e <follow_path+0xae>
				res = FR_NO_PATH; break;
 800d138:	2305      	movs	r3, #5
 800d13a:	75fb      	strb	r3, [r7, #23]
 800d13c:	e014      	b.n	800d168 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800d13e:	68fb      	ldr	r3, [r7, #12]
 800d140:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	695b      	ldr	r3, [r3, #20]
 800d148:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d14c:	4413      	add	r3, r2
 800d14e:	4619      	mov	r1, r3
 800d150:	68f8      	ldr	r0, [r7, #12]
 800d152:	f7ff fe43 	bl	800cddc <ld_clust>
 800d156:	4602      	mov	r2, r0
 800d158:	693b      	ldr	r3, [r7, #16]
 800d15a:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800d15c:	e7c0      	b.n	800d0e0 <follow_path+0x50>
			if (res != FR_OK) break;
 800d15e:	bf00      	nop
 800d160:	e002      	b.n	800d168 <follow_path+0xd8>
				break;
 800d162:	bf00      	nop
 800d164:	e000      	b.n	800d168 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800d166:	bf00      	nop
			}
		}
	}

	return res;
 800d168:	7dfb      	ldrb	r3, [r7, #23]
}
 800d16a:	4618      	mov	r0, r3
 800d16c:	3718      	adds	r7, #24
 800d16e:	46bd      	mov	sp, r7
 800d170:	bd80      	pop	{r7, pc}

0800d172 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800d172:	b480      	push	{r7}
 800d174:	b087      	sub	sp, #28
 800d176:	af00      	add	r7, sp, #0
 800d178:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800d17a:	f04f 33ff 	mov.w	r3, #4294967295
 800d17e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	681b      	ldr	r3, [r3, #0]
 800d184:	2b00      	cmp	r3, #0
 800d186:	d031      	beq.n	800d1ec <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	681b      	ldr	r3, [r3, #0]
 800d18c:	617b      	str	r3, [r7, #20]
 800d18e:	e002      	b.n	800d196 <get_ldnumber+0x24>
 800d190:	697b      	ldr	r3, [r7, #20]
 800d192:	3301      	adds	r3, #1
 800d194:	617b      	str	r3, [r7, #20]
 800d196:	697b      	ldr	r3, [r7, #20]
 800d198:	781b      	ldrb	r3, [r3, #0]
 800d19a:	2b20      	cmp	r3, #32
 800d19c:	d903      	bls.n	800d1a6 <get_ldnumber+0x34>
 800d19e:	697b      	ldr	r3, [r7, #20]
 800d1a0:	781b      	ldrb	r3, [r3, #0]
 800d1a2:	2b3a      	cmp	r3, #58	@ 0x3a
 800d1a4:	d1f4      	bne.n	800d190 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800d1a6:	697b      	ldr	r3, [r7, #20]
 800d1a8:	781b      	ldrb	r3, [r3, #0]
 800d1aa:	2b3a      	cmp	r3, #58	@ 0x3a
 800d1ac:	d11c      	bne.n	800d1e8 <get_ldnumber+0x76>
			tp = *path;
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	681b      	ldr	r3, [r3, #0]
 800d1b2:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800d1b4:	68fb      	ldr	r3, [r7, #12]
 800d1b6:	1c5a      	adds	r2, r3, #1
 800d1b8:	60fa      	str	r2, [r7, #12]
 800d1ba:	781b      	ldrb	r3, [r3, #0]
 800d1bc:	3b30      	subs	r3, #48	@ 0x30
 800d1be:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800d1c0:	68bb      	ldr	r3, [r7, #8]
 800d1c2:	2b09      	cmp	r3, #9
 800d1c4:	d80e      	bhi.n	800d1e4 <get_ldnumber+0x72>
 800d1c6:	68fa      	ldr	r2, [r7, #12]
 800d1c8:	697b      	ldr	r3, [r7, #20]
 800d1ca:	429a      	cmp	r2, r3
 800d1cc:	d10a      	bne.n	800d1e4 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800d1ce:	68bb      	ldr	r3, [r7, #8]
 800d1d0:	2b00      	cmp	r3, #0
 800d1d2:	d107      	bne.n	800d1e4 <get_ldnumber+0x72>
					vol = (int)i;
 800d1d4:	68bb      	ldr	r3, [r7, #8]
 800d1d6:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800d1d8:	697b      	ldr	r3, [r7, #20]
 800d1da:	3301      	adds	r3, #1
 800d1dc:	617b      	str	r3, [r7, #20]
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	697a      	ldr	r2, [r7, #20]
 800d1e2:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800d1e4:	693b      	ldr	r3, [r7, #16]
 800d1e6:	e002      	b.n	800d1ee <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800d1e8:	2300      	movs	r3, #0
 800d1ea:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800d1ec:	693b      	ldr	r3, [r7, #16]
}
 800d1ee:	4618      	mov	r0, r3
 800d1f0:	371c      	adds	r7, #28
 800d1f2:	46bd      	mov	sp, r7
 800d1f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1f8:	4770      	bx	lr
	...

0800d1fc <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800d1fc:	b580      	push	{r7, lr}
 800d1fe:	b082      	sub	sp, #8
 800d200:	af00      	add	r7, sp, #0
 800d202:	6078      	str	r0, [r7, #4]
 800d204:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800d206:	687b      	ldr	r3, [r7, #4]
 800d208:	2200      	movs	r2, #0
 800d20a:	70da      	strb	r2, [r3, #3]
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	f04f 32ff 	mov.w	r2, #4294967295
 800d212:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800d214:	6839      	ldr	r1, [r7, #0]
 800d216:	6878      	ldr	r0, [r7, #4]
 800d218:	f7ff f8dc 	bl	800c3d4 <move_window>
 800d21c:	4603      	mov	r3, r0
 800d21e:	2b00      	cmp	r3, #0
 800d220:	d001      	beq.n	800d226 <check_fs+0x2a>
 800d222:	2304      	movs	r3, #4
 800d224:	e038      	b.n	800d298 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	3330      	adds	r3, #48	@ 0x30
 800d22a:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800d22e:	4618      	mov	r0, r3
 800d230:	f7fe fe1e 	bl	800be70 <ld_word>
 800d234:	4603      	mov	r3, r0
 800d236:	461a      	mov	r2, r3
 800d238:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800d23c:	429a      	cmp	r2, r3
 800d23e:	d001      	beq.n	800d244 <check_fs+0x48>
 800d240:	2303      	movs	r3, #3
 800d242:	e029      	b.n	800d298 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800d24a:	2be9      	cmp	r3, #233	@ 0xe9
 800d24c:	d009      	beq.n	800d262 <check_fs+0x66>
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800d254:	2beb      	cmp	r3, #235	@ 0xeb
 800d256:	d11e      	bne.n	800d296 <check_fs+0x9a>
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800d25e:	2b90      	cmp	r3, #144	@ 0x90
 800d260:	d119      	bne.n	800d296 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	3330      	adds	r3, #48	@ 0x30
 800d266:	3336      	adds	r3, #54	@ 0x36
 800d268:	4618      	mov	r0, r3
 800d26a:	f7fe fe1a 	bl	800bea2 <ld_dword>
 800d26e:	4603      	mov	r3, r0
 800d270:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800d274:	4a0a      	ldr	r2, [pc, #40]	@ (800d2a0 <check_fs+0xa4>)
 800d276:	4293      	cmp	r3, r2
 800d278:	d101      	bne.n	800d27e <check_fs+0x82>
 800d27a:	2300      	movs	r3, #0
 800d27c:	e00c      	b.n	800d298 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	3330      	adds	r3, #48	@ 0x30
 800d282:	3352      	adds	r3, #82	@ 0x52
 800d284:	4618      	mov	r0, r3
 800d286:	f7fe fe0c 	bl	800bea2 <ld_dword>
 800d28a:	4603      	mov	r3, r0
 800d28c:	4a05      	ldr	r2, [pc, #20]	@ (800d2a4 <check_fs+0xa8>)
 800d28e:	4293      	cmp	r3, r2
 800d290:	d101      	bne.n	800d296 <check_fs+0x9a>
 800d292:	2300      	movs	r3, #0
 800d294:	e000      	b.n	800d298 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800d296:	2302      	movs	r3, #2
}
 800d298:	4618      	mov	r0, r3
 800d29a:	3708      	adds	r7, #8
 800d29c:	46bd      	mov	sp, r7
 800d29e:	bd80      	pop	{r7, pc}
 800d2a0:	00544146 	.word	0x00544146
 800d2a4:	33544146 	.word	0x33544146

0800d2a8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800d2a8:	b580      	push	{r7, lr}
 800d2aa:	b096      	sub	sp, #88	@ 0x58
 800d2ac:	af00      	add	r7, sp, #0
 800d2ae:	60f8      	str	r0, [r7, #12]
 800d2b0:	60b9      	str	r1, [r7, #8]
 800d2b2:	4613      	mov	r3, r2
 800d2b4:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800d2b6:	68bb      	ldr	r3, [r7, #8]
 800d2b8:	2200      	movs	r2, #0
 800d2ba:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800d2bc:	68f8      	ldr	r0, [r7, #12]
 800d2be:	f7ff ff58 	bl	800d172 <get_ldnumber>
 800d2c2:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800d2c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d2c6:	2b00      	cmp	r3, #0
 800d2c8:	da01      	bge.n	800d2ce <find_volume+0x26>
 800d2ca:	230b      	movs	r3, #11
 800d2cc:	e22d      	b.n	800d72a <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800d2ce:	4aa1      	ldr	r2, [pc, #644]	@ (800d554 <find_volume+0x2ac>)
 800d2d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d2d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d2d6:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800d2d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d2da:	2b00      	cmp	r3, #0
 800d2dc:	d101      	bne.n	800d2e2 <find_volume+0x3a>
 800d2de:	230c      	movs	r3, #12
 800d2e0:	e223      	b.n	800d72a <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800d2e2:	68bb      	ldr	r3, [r7, #8]
 800d2e4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d2e6:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800d2e8:	79fb      	ldrb	r3, [r7, #7]
 800d2ea:	f023 0301 	bic.w	r3, r3, #1
 800d2ee:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800d2f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d2f2:	781b      	ldrb	r3, [r3, #0]
 800d2f4:	2b00      	cmp	r3, #0
 800d2f6:	d01a      	beq.n	800d32e <find_volume+0x86>
		stat = disk_status(fs->drv);
 800d2f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d2fa:	785b      	ldrb	r3, [r3, #1]
 800d2fc:	4618      	mov	r0, r3
 800d2fe:	f7fe fd17 	bl	800bd30 <disk_status>
 800d302:	4603      	mov	r3, r0
 800d304:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800d308:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d30c:	f003 0301 	and.w	r3, r3, #1
 800d310:	2b00      	cmp	r3, #0
 800d312:	d10c      	bne.n	800d32e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800d314:	79fb      	ldrb	r3, [r7, #7]
 800d316:	2b00      	cmp	r3, #0
 800d318:	d007      	beq.n	800d32a <find_volume+0x82>
 800d31a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d31e:	f003 0304 	and.w	r3, r3, #4
 800d322:	2b00      	cmp	r3, #0
 800d324:	d001      	beq.n	800d32a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800d326:	230a      	movs	r3, #10
 800d328:	e1ff      	b.n	800d72a <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800d32a:	2300      	movs	r3, #0
 800d32c:	e1fd      	b.n	800d72a <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800d32e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d330:	2200      	movs	r2, #0
 800d332:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800d334:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d336:	b2da      	uxtb	r2, r3
 800d338:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d33a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800d33c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d33e:	785b      	ldrb	r3, [r3, #1]
 800d340:	4618      	mov	r0, r3
 800d342:	f7fe fd0f 	bl	800bd64 <disk_initialize>
 800d346:	4603      	mov	r3, r0
 800d348:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800d34c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d350:	f003 0301 	and.w	r3, r3, #1
 800d354:	2b00      	cmp	r3, #0
 800d356:	d001      	beq.n	800d35c <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800d358:	2303      	movs	r3, #3
 800d35a:	e1e6      	b.n	800d72a <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800d35c:	79fb      	ldrb	r3, [r7, #7]
 800d35e:	2b00      	cmp	r3, #0
 800d360:	d007      	beq.n	800d372 <find_volume+0xca>
 800d362:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d366:	f003 0304 	and.w	r3, r3, #4
 800d36a:	2b00      	cmp	r3, #0
 800d36c:	d001      	beq.n	800d372 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800d36e:	230a      	movs	r3, #10
 800d370:	e1db      	b.n	800d72a <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800d372:	2300      	movs	r3, #0
 800d374:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800d376:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d378:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d37a:	f7ff ff3f 	bl	800d1fc <check_fs>
 800d37e:	4603      	mov	r3, r0
 800d380:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800d384:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d388:	2b02      	cmp	r3, #2
 800d38a:	d149      	bne.n	800d420 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800d38c:	2300      	movs	r3, #0
 800d38e:	643b      	str	r3, [r7, #64]	@ 0x40
 800d390:	e01e      	b.n	800d3d0 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800d392:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d394:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d398:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d39a:	011b      	lsls	r3, r3, #4
 800d39c:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800d3a0:	4413      	add	r3, r2
 800d3a2:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800d3a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3a6:	3304      	adds	r3, #4
 800d3a8:	781b      	ldrb	r3, [r3, #0]
 800d3aa:	2b00      	cmp	r3, #0
 800d3ac:	d006      	beq.n	800d3bc <find_volume+0x114>
 800d3ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3b0:	3308      	adds	r3, #8
 800d3b2:	4618      	mov	r0, r3
 800d3b4:	f7fe fd75 	bl	800bea2 <ld_dword>
 800d3b8:	4602      	mov	r2, r0
 800d3ba:	e000      	b.n	800d3be <find_volume+0x116>
 800d3bc:	2200      	movs	r2, #0
 800d3be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d3c0:	009b      	lsls	r3, r3, #2
 800d3c2:	3358      	adds	r3, #88	@ 0x58
 800d3c4:	443b      	add	r3, r7
 800d3c6:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800d3ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d3cc:	3301      	adds	r3, #1
 800d3ce:	643b      	str	r3, [r7, #64]	@ 0x40
 800d3d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d3d2:	2b03      	cmp	r3, #3
 800d3d4:	d9dd      	bls.n	800d392 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800d3d6:	2300      	movs	r3, #0
 800d3d8:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800d3da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d3dc:	2b00      	cmp	r3, #0
 800d3de:	d002      	beq.n	800d3e6 <find_volume+0x13e>
 800d3e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d3e2:	3b01      	subs	r3, #1
 800d3e4:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800d3e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d3e8:	009b      	lsls	r3, r3, #2
 800d3ea:	3358      	adds	r3, #88	@ 0x58
 800d3ec:	443b      	add	r3, r7
 800d3ee:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800d3f2:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800d3f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d3f6:	2b00      	cmp	r3, #0
 800d3f8:	d005      	beq.n	800d406 <find_volume+0x15e>
 800d3fa:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d3fc:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d3fe:	f7ff fefd 	bl	800d1fc <check_fs>
 800d402:	4603      	mov	r3, r0
 800d404:	e000      	b.n	800d408 <find_volume+0x160>
 800d406:	2303      	movs	r3, #3
 800d408:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800d40c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d410:	2b01      	cmp	r3, #1
 800d412:	d905      	bls.n	800d420 <find_volume+0x178>
 800d414:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d416:	3301      	adds	r3, #1
 800d418:	643b      	str	r3, [r7, #64]	@ 0x40
 800d41a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d41c:	2b03      	cmp	r3, #3
 800d41e:	d9e2      	bls.n	800d3e6 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800d420:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d424:	2b04      	cmp	r3, #4
 800d426:	d101      	bne.n	800d42c <find_volume+0x184>
 800d428:	2301      	movs	r3, #1
 800d42a:	e17e      	b.n	800d72a <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800d42c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d430:	2b01      	cmp	r3, #1
 800d432:	d901      	bls.n	800d438 <find_volume+0x190>
 800d434:	230d      	movs	r3, #13
 800d436:	e178      	b.n	800d72a <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800d438:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d43a:	3330      	adds	r3, #48	@ 0x30
 800d43c:	330b      	adds	r3, #11
 800d43e:	4618      	mov	r0, r3
 800d440:	f7fe fd16 	bl	800be70 <ld_word>
 800d444:	4603      	mov	r3, r0
 800d446:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d44a:	d001      	beq.n	800d450 <find_volume+0x1a8>
 800d44c:	230d      	movs	r3, #13
 800d44e:	e16c      	b.n	800d72a <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800d450:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d452:	3330      	adds	r3, #48	@ 0x30
 800d454:	3316      	adds	r3, #22
 800d456:	4618      	mov	r0, r3
 800d458:	f7fe fd0a 	bl	800be70 <ld_word>
 800d45c:	4603      	mov	r3, r0
 800d45e:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800d460:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d462:	2b00      	cmp	r3, #0
 800d464:	d106      	bne.n	800d474 <find_volume+0x1cc>
 800d466:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d468:	3330      	adds	r3, #48	@ 0x30
 800d46a:	3324      	adds	r3, #36	@ 0x24
 800d46c:	4618      	mov	r0, r3
 800d46e:	f7fe fd18 	bl	800bea2 <ld_dword>
 800d472:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800d474:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d476:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d478:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800d47a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d47c:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 800d480:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d482:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800d484:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d486:	789b      	ldrb	r3, [r3, #2]
 800d488:	2b01      	cmp	r3, #1
 800d48a:	d005      	beq.n	800d498 <find_volume+0x1f0>
 800d48c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d48e:	789b      	ldrb	r3, [r3, #2]
 800d490:	2b02      	cmp	r3, #2
 800d492:	d001      	beq.n	800d498 <find_volume+0x1f0>
 800d494:	230d      	movs	r3, #13
 800d496:	e148      	b.n	800d72a <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800d498:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d49a:	789b      	ldrb	r3, [r3, #2]
 800d49c:	461a      	mov	r2, r3
 800d49e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d4a0:	fb02 f303 	mul.w	r3, r2, r3
 800d4a4:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800d4a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d4a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d4ac:	461a      	mov	r2, r3
 800d4ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d4b0:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800d4b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d4b4:	895b      	ldrh	r3, [r3, #10]
 800d4b6:	2b00      	cmp	r3, #0
 800d4b8:	d008      	beq.n	800d4cc <find_volume+0x224>
 800d4ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d4bc:	895b      	ldrh	r3, [r3, #10]
 800d4be:	461a      	mov	r2, r3
 800d4c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d4c2:	895b      	ldrh	r3, [r3, #10]
 800d4c4:	3b01      	subs	r3, #1
 800d4c6:	4013      	ands	r3, r2
 800d4c8:	2b00      	cmp	r3, #0
 800d4ca:	d001      	beq.n	800d4d0 <find_volume+0x228>
 800d4cc:	230d      	movs	r3, #13
 800d4ce:	e12c      	b.n	800d72a <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800d4d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d4d2:	3330      	adds	r3, #48	@ 0x30
 800d4d4:	3311      	adds	r3, #17
 800d4d6:	4618      	mov	r0, r3
 800d4d8:	f7fe fcca 	bl	800be70 <ld_word>
 800d4dc:	4603      	mov	r3, r0
 800d4de:	461a      	mov	r2, r3
 800d4e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d4e2:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800d4e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d4e6:	891b      	ldrh	r3, [r3, #8]
 800d4e8:	f003 030f 	and.w	r3, r3, #15
 800d4ec:	b29b      	uxth	r3, r3
 800d4ee:	2b00      	cmp	r3, #0
 800d4f0:	d001      	beq.n	800d4f6 <find_volume+0x24e>
 800d4f2:	230d      	movs	r3, #13
 800d4f4:	e119      	b.n	800d72a <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800d4f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d4f8:	3330      	adds	r3, #48	@ 0x30
 800d4fa:	3313      	adds	r3, #19
 800d4fc:	4618      	mov	r0, r3
 800d4fe:	f7fe fcb7 	bl	800be70 <ld_word>
 800d502:	4603      	mov	r3, r0
 800d504:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800d506:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d508:	2b00      	cmp	r3, #0
 800d50a:	d106      	bne.n	800d51a <find_volume+0x272>
 800d50c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d50e:	3330      	adds	r3, #48	@ 0x30
 800d510:	3320      	adds	r3, #32
 800d512:	4618      	mov	r0, r3
 800d514:	f7fe fcc5 	bl	800bea2 <ld_dword>
 800d518:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800d51a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d51c:	3330      	adds	r3, #48	@ 0x30
 800d51e:	330e      	adds	r3, #14
 800d520:	4618      	mov	r0, r3
 800d522:	f7fe fca5 	bl	800be70 <ld_word>
 800d526:	4603      	mov	r3, r0
 800d528:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800d52a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	d101      	bne.n	800d534 <find_volume+0x28c>
 800d530:	230d      	movs	r3, #13
 800d532:	e0fa      	b.n	800d72a <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800d534:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800d536:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d538:	4413      	add	r3, r2
 800d53a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d53c:	8912      	ldrh	r2, [r2, #8]
 800d53e:	0912      	lsrs	r2, r2, #4
 800d540:	b292      	uxth	r2, r2
 800d542:	4413      	add	r3, r2
 800d544:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800d546:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d548:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d54a:	429a      	cmp	r2, r3
 800d54c:	d204      	bcs.n	800d558 <find_volume+0x2b0>
 800d54e:	230d      	movs	r3, #13
 800d550:	e0eb      	b.n	800d72a <find_volume+0x482>
 800d552:	bf00      	nop
 800d554:	20010510 	.word	0x20010510
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800d558:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d55a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d55c:	1ad3      	subs	r3, r2, r3
 800d55e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d560:	8952      	ldrh	r2, [r2, #10]
 800d562:	fbb3 f3f2 	udiv	r3, r3, r2
 800d566:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800d568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d56a:	2b00      	cmp	r3, #0
 800d56c:	d101      	bne.n	800d572 <find_volume+0x2ca>
 800d56e:	230d      	movs	r3, #13
 800d570:	e0db      	b.n	800d72a <find_volume+0x482>
		fmt = FS_FAT32;
 800d572:	2303      	movs	r3, #3
 800d574:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800d578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d57a:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800d57e:	4293      	cmp	r3, r2
 800d580:	d802      	bhi.n	800d588 <find_volume+0x2e0>
 800d582:	2302      	movs	r3, #2
 800d584:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800d588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d58a:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800d58e:	4293      	cmp	r3, r2
 800d590:	d802      	bhi.n	800d598 <find_volume+0x2f0>
 800d592:	2301      	movs	r3, #1
 800d594:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800d598:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d59a:	1c9a      	adds	r2, r3, #2
 800d59c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d59e:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800d5a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5a2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d5a4:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800d5a6:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800d5a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d5aa:	441a      	add	r2, r3
 800d5ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5ae:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 800d5b0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d5b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d5b4:	441a      	add	r2, r3
 800d5b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5b8:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 800d5ba:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d5be:	2b03      	cmp	r3, #3
 800d5c0:	d11e      	bne.n	800d600 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800d5c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5c4:	3330      	adds	r3, #48	@ 0x30
 800d5c6:	332a      	adds	r3, #42	@ 0x2a
 800d5c8:	4618      	mov	r0, r3
 800d5ca:	f7fe fc51 	bl	800be70 <ld_word>
 800d5ce:	4603      	mov	r3, r0
 800d5d0:	2b00      	cmp	r3, #0
 800d5d2:	d001      	beq.n	800d5d8 <find_volume+0x330>
 800d5d4:	230d      	movs	r3, #13
 800d5d6:	e0a8      	b.n	800d72a <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800d5d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5da:	891b      	ldrh	r3, [r3, #8]
 800d5dc:	2b00      	cmp	r3, #0
 800d5de:	d001      	beq.n	800d5e4 <find_volume+0x33c>
 800d5e0:	230d      	movs	r3, #13
 800d5e2:	e0a2      	b.n	800d72a <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800d5e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5e6:	3330      	adds	r3, #48	@ 0x30
 800d5e8:	332c      	adds	r3, #44	@ 0x2c
 800d5ea:	4618      	mov	r0, r3
 800d5ec:	f7fe fc59 	bl	800bea2 <ld_dword>
 800d5f0:	4602      	mov	r2, r0
 800d5f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5f4:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800d5f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5f8:	695b      	ldr	r3, [r3, #20]
 800d5fa:	009b      	lsls	r3, r3, #2
 800d5fc:	647b      	str	r3, [r7, #68]	@ 0x44
 800d5fe:	e01f      	b.n	800d640 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800d600:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d602:	891b      	ldrh	r3, [r3, #8]
 800d604:	2b00      	cmp	r3, #0
 800d606:	d101      	bne.n	800d60c <find_volume+0x364>
 800d608:	230d      	movs	r3, #13
 800d60a:	e08e      	b.n	800d72a <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800d60c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d60e:	6a1a      	ldr	r2, [r3, #32]
 800d610:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d612:	441a      	add	r2, r3
 800d614:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d616:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800d618:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d61c:	2b02      	cmp	r3, #2
 800d61e:	d103      	bne.n	800d628 <find_volume+0x380>
 800d620:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d622:	695b      	ldr	r3, [r3, #20]
 800d624:	005b      	lsls	r3, r3, #1
 800d626:	e00a      	b.n	800d63e <find_volume+0x396>
 800d628:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d62a:	695a      	ldr	r2, [r3, #20]
 800d62c:	4613      	mov	r3, r2
 800d62e:	005b      	lsls	r3, r3, #1
 800d630:	4413      	add	r3, r2
 800d632:	085a      	lsrs	r2, r3, #1
 800d634:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d636:	695b      	ldr	r3, [r3, #20]
 800d638:	f003 0301 	and.w	r3, r3, #1
 800d63c:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800d63e:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800d640:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d642:	699a      	ldr	r2, [r3, #24]
 800d644:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d646:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800d64a:	0a5b      	lsrs	r3, r3, #9
 800d64c:	429a      	cmp	r2, r3
 800d64e:	d201      	bcs.n	800d654 <find_volume+0x3ac>
 800d650:	230d      	movs	r3, #13
 800d652:	e06a      	b.n	800d72a <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800d654:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d656:	f04f 32ff 	mov.w	r2, #4294967295
 800d65a:	611a      	str	r2, [r3, #16]
 800d65c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d65e:	691a      	ldr	r2, [r3, #16]
 800d660:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d662:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800d664:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d666:	2280      	movs	r2, #128	@ 0x80
 800d668:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800d66a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d66e:	2b03      	cmp	r3, #3
 800d670:	d149      	bne.n	800d706 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800d672:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d674:	3330      	adds	r3, #48	@ 0x30
 800d676:	3330      	adds	r3, #48	@ 0x30
 800d678:	4618      	mov	r0, r3
 800d67a:	f7fe fbf9 	bl	800be70 <ld_word>
 800d67e:	4603      	mov	r3, r0
 800d680:	2b01      	cmp	r3, #1
 800d682:	d140      	bne.n	800d706 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800d684:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d686:	3301      	adds	r3, #1
 800d688:	4619      	mov	r1, r3
 800d68a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d68c:	f7fe fea2 	bl	800c3d4 <move_window>
 800d690:	4603      	mov	r3, r0
 800d692:	2b00      	cmp	r3, #0
 800d694:	d137      	bne.n	800d706 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800d696:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d698:	2200      	movs	r2, #0
 800d69a:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800d69c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d69e:	3330      	adds	r3, #48	@ 0x30
 800d6a0:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800d6a4:	4618      	mov	r0, r3
 800d6a6:	f7fe fbe3 	bl	800be70 <ld_word>
 800d6aa:	4603      	mov	r3, r0
 800d6ac:	461a      	mov	r2, r3
 800d6ae:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800d6b2:	429a      	cmp	r2, r3
 800d6b4:	d127      	bne.n	800d706 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800d6b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6b8:	3330      	adds	r3, #48	@ 0x30
 800d6ba:	4618      	mov	r0, r3
 800d6bc:	f7fe fbf1 	bl	800bea2 <ld_dword>
 800d6c0:	4603      	mov	r3, r0
 800d6c2:	4a1c      	ldr	r2, [pc, #112]	@ (800d734 <find_volume+0x48c>)
 800d6c4:	4293      	cmp	r3, r2
 800d6c6:	d11e      	bne.n	800d706 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800d6c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6ca:	3330      	adds	r3, #48	@ 0x30
 800d6cc:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800d6d0:	4618      	mov	r0, r3
 800d6d2:	f7fe fbe6 	bl	800bea2 <ld_dword>
 800d6d6:	4603      	mov	r3, r0
 800d6d8:	4a17      	ldr	r2, [pc, #92]	@ (800d738 <find_volume+0x490>)
 800d6da:	4293      	cmp	r3, r2
 800d6dc:	d113      	bne.n	800d706 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800d6de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6e0:	3330      	adds	r3, #48	@ 0x30
 800d6e2:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800d6e6:	4618      	mov	r0, r3
 800d6e8:	f7fe fbdb 	bl	800bea2 <ld_dword>
 800d6ec:	4602      	mov	r2, r0
 800d6ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6f0:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800d6f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6f4:	3330      	adds	r3, #48	@ 0x30
 800d6f6:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800d6fa:	4618      	mov	r0, r3
 800d6fc:	f7fe fbd1 	bl	800bea2 <ld_dword>
 800d700:	4602      	mov	r2, r0
 800d702:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d704:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800d706:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d708:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800d70c:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800d70e:	4b0b      	ldr	r3, [pc, #44]	@ (800d73c <find_volume+0x494>)
 800d710:	881b      	ldrh	r3, [r3, #0]
 800d712:	3301      	adds	r3, #1
 800d714:	b29a      	uxth	r2, r3
 800d716:	4b09      	ldr	r3, [pc, #36]	@ (800d73c <find_volume+0x494>)
 800d718:	801a      	strh	r2, [r3, #0]
 800d71a:	4b08      	ldr	r3, [pc, #32]	@ (800d73c <find_volume+0x494>)
 800d71c:	881a      	ldrh	r2, [r3, #0]
 800d71e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d720:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800d722:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d724:	f7fe fdee 	bl	800c304 <clear_lock>
#endif
	return FR_OK;
 800d728:	2300      	movs	r3, #0
}
 800d72a:	4618      	mov	r0, r3
 800d72c:	3758      	adds	r7, #88	@ 0x58
 800d72e:	46bd      	mov	sp, r7
 800d730:	bd80      	pop	{r7, pc}
 800d732:	bf00      	nop
 800d734:	41615252 	.word	0x41615252
 800d738:	61417272 	.word	0x61417272
 800d73c:	20010514 	.word	0x20010514

0800d740 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800d740:	b580      	push	{r7, lr}
 800d742:	b084      	sub	sp, #16
 800d744:	af00      	add	r7, sp, #0
 800d746:	6078      	str	r0, [r7, #4]
 800d748:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800d74a:	2309      	movs	r3, #9
 800d74c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	2b00      	cmp	r3, #0
 800d752:	d01c      	beq.n	800d78e <validate+0x4e>
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	681b      	ldr	r3, [r3, #0]
 800d758:	2b00      	cmp	r3, #0
 800d75a:	d018      	beq.n	800d78e <validate+0x4e>
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	681b      	ldr	r3, [r3, #0]
 800d760:	781b      	ldrb	r3, [r3, #0]
 800d762:	2b00      	cmp	r3, #0
 800d764:	d013      	beq.n	800d78e <validate+0x4e>
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	889a      	ldrh	r2, [r3, #4]
 800d76a:	687b      	ldr	r3, [r7, #4]
 800d76c:	681b      	ldr	r3, [r3, #0]
 800d76e:	88db      	ldrh	r3, [r3, #6]
 800d770:	429a      	cmp	r2, r3
 800d772:	d10c      	bne.n	800d78e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800d774:	687b      	ldr	r3, [r7, #4]
 800d776:	681b      	ldr	r3, [r3, #0]
 800d778:	785b      	ldrb	r3, [r3, #1]
 800d77a:	4618      	mov	r0, r3
 800d77c:	f7fe fad8 	bl	800bd30 <disk_status>
 800d780:	4603      	mov	r3, r0
 800d782:	f003 0301 	and.w	r3, r3, #1
 800d786:	2b00      	cmp	r3, #0
 800d788:	d101      	bne.n	800d78e <validate+0x4e>
			res = FR_OK;
 800d78a:	2300      	movs	r3, #0
 800d78c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800d78e:	7bfb      	ldrb	r3, [r7, #15]
 800d790:	2b00      	cmp	r3, #0
 800d792:	d102      	bne.n	800d79a <validate+0x5a>
 800d794:	687b      	ldr	r3, [r7, #4]
 800d796:	681b      	ldr	r3, [r3, #0]
 800d798:	e000      	b.n	800d79c <validate+0x5c>
 800d79a:	2300      	movs	r3, #0
 800d79c:	683a      	ldr	r2, [r7, #0]
 800d79e:	6013      	str	r3, [r2, #0]
	return res;
 800d7a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800d7a2:	4618      	mov	r0, r3
 800d7a4:	3710      	adds	r7, #16
 800d7a6:	46bd      	mov	sp, r7
 800d7a8:	bd80      	pop	{r7, pc}
	...

0800d7ac <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800d7ac:	b580      	push	{r7, lr}
 800d7ae:	b088      	sub	sp, #32
 800d7b0:	af00      	add	r7, sp, #0
 800d7b2:	60f8      	str	r0, [r7, #12]
 800d7b4:	60b9      	str	r1, [r7, #8]
 800d7b6:	4613      	mov	r3, r2
 800d7b8:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800d7ba:	68bb      	ldr	r3, [r7, #8]
 800d7bc:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800d7be:	f107 0310 	add.w	r3, r7, #16
 800d7c2:	4618      	mov	r0, r3
 800d7c4:	f7ff fcd5 	bl	800d172 <get_ldnumber>
 800d7c8:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800d7ca:	69fb      	ldr	r3, [r7, #28]
 800d7cc:	2b00      	cmp	r3, #0
 800d7ce:	da01      	bge.n	800d7d4 <f_mount+0x28>
 800d7d0:	230b      	movs	r3, #11
 800d7d2:	e02b      	b.n	800d82c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800d7d4:	4a17      	ldr	r2, [pc, #92]	@ (800d834 <f_mount+0x88>)
 800d7d6:	69fb      	ldr	r3, [r7, #28]
 800d7d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d7dc:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800d7de:	69bb      	ldr	r3, [r7, #24]
 800d7e0:	2b00      	cmp	r3, #0
 800d7e2:	d005      	beq.n	800d7f0 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800d7e4:	69b8      	ldr	r0, [r7, #24]
 800d7e6:	f7fe fd8d 	bl	800c304 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800d7ea:	69bb      	ldr	r3, [r7, #24]
 800d7ec:	2200      	movs	r2, #0
 800d7ee:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800d7f0:	68fb      	ldr	r3, [r7, #12]
 800d7f2:	2b00      	cmp	r3, #0
 800d7f4:	d002      	beq.n	800d7fc <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800d7f6:	68fb      	ldr	r3, [r7, #12]
 800d7f8:	2200      	movs	r2, #0
 800d7fa:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800d7fc:	68fa      	ldr	r2, [r7, #12]
 800d7fe:	490d      	ldr	r1, [pc, #52]	@ (800d834 <f_mount+0x88>)
 800d800:	69fb      	ldr	r3, [r7, #28]
 800d802:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800d806:	68fb      	ldr	r3, [r7, #12]
 800d808:	2b00      	cmp	r3, #0
 800d80a:	d002      	beq.n	800d812 <f_mount+0x66>
 800d80c:	79fb      	ldrb	r3, [r7, #7]
 800d80e:	2b01      	cmp	r3, #1
 800d810:	d001      	beq.n	800d816 <f_mount+0x6a>
 800d812:	2300      	movs	r3, #0
 800d814:	e00a      	b.n	800d82c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800d816:	f107 010c 	add.w	r1, r7, #12
 800d81a:	f107 0308 	add.w	r3, r7, #8
 800d81e:	2200      	movs	r2, #0
 800d820:	4618      	mov	r0, r3
 800d822:	f7ff fd41 	bl	800d2a8 <find_volume>
 800d826:	4603      	mov	r3, r0
 800d828:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800d82a:	7dfb      	ldrb	r3, [r7, #23]
}
 800d82c:	4618      	mov	r0, r3
 800d82e:	3720      	adds	r7, #32
 800d830:	46bd      	mov	sp, r7
 800d832:	bd80      	pop	{r7, pc}
 800d834:	20010510 	.word	0x20010510

0800d838 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800d838:	b580      	push	{r7, lr}
 800d83a:	b098      	sub	sp, #96	@ 0x60
 800d83c:	af00      	add	r7, sp, #0
 800d83e:	60f8      	str	r0, [r7, #12]
 800d840:	60b9      	str	r1, [r7, #8]
 800d842:	4613      	mov	r3, r2
 800d844:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800d846:	68fb      	ldr	r3, [r7, #12]
 800d848:	2b00      	cmp	r3, #0
 800d84a:	d101      	bne.n	800d850 <f_open+0x18>
 800d84c:	2309      	movs	r3, #9
 800d84e:	e1a9      	b.n	800dba4 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800d850:	79fb      	ldrb	r3, [r7, #7]
 800d852:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d856:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800d858:	79fa      	ldrb	r2, [r7, #7]
 800d85a:	f107 0110 	add.w	r1, r7, #16
 800d85e:	f107 0308 	add.w	r3, r7, #8
 800d862:	4618      	mov	r0, r3
 800d864:	f7ff fd20 	bl	800d2a8 <find_volume>
 800d868:	4603      	mov	r3, r0
 800d86a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800d86e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d872:	2b00      	cmp	r3, #0
 800d874:	f040 818d 	bne.w	800db92 <f_open+0x35a>
		dj.obj.fs = fs;
 800d878:	693b      	ldr	r3, [r7, #16]
 800d87a:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800d87c:	68ba      	ldr	r2, [r7, #8]
 800d87e:	f107 0314 	add.w	r3, r7, #20
 800d882:	4611      	mov	r1, r2
 800d884:	4618      	mov	r0, r3
 800d886:	f7ff fc03 	bl	800d090 <follow_path>
 800d88a:	4603      	mov	r3, r0
 800d88c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800d890:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d894:	2b00      	cmp	r3, #0
 800d896:	d118      	bne.n	800d8ca <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800d898:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800d89c:	b25b      	sxtb	r3, r3
 800d89e:	2b00      	cmp	r3, #0
 800d8a0:	da03      	bge.n	800d8aa <f_open+0x72>
				res = FR_INVALID_NAME;
 800d8a2:	2306      	movs	r3, #6
 800d8a4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800d8a8:	e00f      	b.n	800d8ca <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800d8aa:	79fb      	ldrb	r3, [r7, #7]
 800d8ac:	2b01      	cmp	r3, #1
 800d8ae:	bf8c      	ite	hi
 800d8b0:	2301      	movhi	r3, #1
 800d8b2:	2300      	movls	r3, #0
 800d8b4:	b2db      	uxtb	r3, r3
 800d8b6:	461a      	mov	r2, r3
 800d8b8:	f107 0314 	add.w	r3, r7, #20
 800d8bc:	4611      	mov	r1, r2
 800d8be:	4618      	mov	r0, r3
 800d8c0:	f7fe fbd8 	bl	800c074 <chk_lock>
 800d8c4:	4603      	mov	r3, r0
 800d8c6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800d8ca:	79fb      	ldrb	r3, [r7, #7]
 800d8cc:	f003 031c 	and.w	r3, r3, #28
 800d8d0:	2b00      	cmp	r3, #0
 800d8d2:	d07f      	beq.n	800d9d4 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800d8d4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d8d8:	2b00      	cmp	r3, #0
 800d8da:	d017      	beq.n	800d90c <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800d8dc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d8e0:	2b04      	cmp	r3, #4
 800d8e2:	d10e      	bne.n	800d902 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800d8e4:	f7fe fc22 	bl	800c12c <enq_lock>
 800d8e8:	4603      	mov	r3, r0
 800d8ea:	2b00      	cmp	r3, #0
 800d8ec:	d006      	beq.n	800d8fc <f_open+0xc4>
 800d8ee:	f107 0314 	add.w	r3, r7, #20
 800d8f2:	4618      	mov	r0, r3
 800d8f4:	f7ff fb06 	bl	800cf04 <dir_register>
 800d8f8:	4603      	mov	r3, r0
 800d8fa:	e000      	b.n	800d8fe <f_open+0xc6>
 800d8fc:	2312      	movs	r3, #18
 800d8fe:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800d902:	79fb      	ldrb	r3, [r7, #7]
 800d904:	f043 0308 	orr.w	r3, r3, #8
 800d908:	71fb      	strb	r3, [r7, #7]
 800d90a:	e010      	b.n	800d92e <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800d90c:	7ebb      	ldrb	r3, [r7, #26]
 800d90e:	f003 0311 	and.w	r3, r3, #17
 800d912:	2b00      	cmp	r3, #0
 800d914:	d003      	beq.n	800d91e <f_open+0xe6>
					res = FR_DENIED;
 800d916:	2307      	movs	r3, #7
 800d918:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800d91c:	e007      	b.n	800d92e <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800d91e:	79fb      	ldrb	r3, [r7, #7]
 800d920:	f003 0304 	and.w	r3, r3, #4
 800d924:	2b00      	cmp	r3, #0
 800d926:	d002      	beq.n	800d92e <f_open+0xf6>
 800d928:	2308      	movs	r3, #8
 800d92a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800d92e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d932:	2b00      	cmp	r3, #0
 800d934:	d168      	bne.n	800da08 <f_open+0x1d0>
 800d936:	79fb      	ldrb	r3, [r7, #7]
 800d938:	f003 0308 	and.w	r3, r3, #8
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	d063      	beq.n	800da08 <f_open+0x1d0>
				dw = GET_FATTIME();
 800d940:	f7fa fee0 	bl	8008704 <get_fattime>
 800d944:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800d946:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d948:	330e      	adds	r3, #14
 800d94a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d94c:	4618      	mov	r0, r3
 800d94e:	f7fe fae6 	bl	800bf1e <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800d952:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d954:	3316      	adds	r3, #22
 800d956:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d958:	4618      	mov	r0, r3
 800d95a:	f7fe fae0 	bl	800bf1e <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800d95e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d960:	330b      	adds	r3, #11
 800d962:	2220      	movs	r2, #32
 800d964:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800d966:	693b      	ldr	r3, [r7, #16]
 800d968:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d96a:	4611      	mov	r1, r2
 800d96c:	4618      	mov	r0, r3
 800d96e:	f7ff fa35 	bl	800cddc <ld_clust>
 800d972:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800d974:	693b      	ldr	r3, [r7, #16]
 800d976:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800d978:	2200      	movs	r2, #0
 800d97a:	4618      	mov	r0, r3
 800d97c:	f7ff fa4d 	bl	800ce1a <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800d980:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d982:	331c      	adds	r3, #28
 800d984:	2100      	movs	r1, #0
 800d986:	4618      	mov	r0, r3
 800d988:	f7fe fac9 	bl	800bf1e <st_dword>
					fs->wflag = 1;
 800d98c:	693b      	ldr	r3, [r7, #16]
 800d98e:	2201      	movs	r2, #1
 800d990:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800d992:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d994:	2b00      	cmp	r3, #0
 800d996:	d037      	beq.n	800da08 <f_open+0x1d0>
						dw = fs->winsect;
 800d998:	693b      	ldr	r3, [r7, #16]
 800d99a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d99c:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800d99e:	f107 0314 	add.w	r3, r7, #20
 800d9a2:	2200      	movs	r2, #0
 800d9a4:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800d9a6:	4618      	mov	r0, r3
 800d9a8:	f7fe ff60 	bl	800c86c <remove_chain>
 800d9ac:	4603      	mov	r3, r0
 800d9ae:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 800d9b2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d9b6:	2b00      	cmp	r3, #0
 800d9b8:	d126      	bne.n	800da08 <f_open+0x1d0>
							res = move_window(fs, dw);
 800d9ba:	693b      	ldr	r3, [r7, #16]
 800d9bc:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d9be:	4618      	mov	r0, r3
 800d9c0:	f7fe fd08 	bl	800c3d4 <move_window>
 800d9c4:	4603      	mov	r3, r0
 800d9c6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800d9ca:	693b      	ldr	r3, [r7, #16]
 800d9cc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d9ce:	3a01      	subs	r2, #1
 800d9d0:	60da      	str	r2, [r3, #12]
 800d9d2:	e019      	b.n	800da08 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800d9d4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d9d8:	2b00      	cmp	r3, #0
 800d9da:	d115      	bne.n	800da08 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800d9dc:	7ebb      	ldrb	r3, [r7, #26]
 800d9de:	f003 0310 	and.w	r3, r3, #16
 800d9e2:	2b00      	cmp	r3, #0
 800d9e4:	d003      	beq.n	800d9ee <f_open+0x1b6>
					res = FR_NO_FILE;
 800d9e6:	2304      	movs	r3, #4
 800d9e8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800d9ec:	e00c      	b.n	800da08 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800d9ee:	79fb      	ldrb	r3, [r7, #7]
 800d9f0:	f003 0302 	and.w	r3, r3, #2
 800d9f4:	2b00      	cmp	r3, #0
 800d9f6:	d007      	beq.n	800da08 <f_open+0x1d0>
 800d9f8:	7ebb      	ldrb	r3, [r7, #26]
 800d9fa:	f003 0301 	and.w	r3, r3, #1
 800d9fe:	2b00      	cmp	r3, #0
 800da00:	d002      	beq.n	800da08 <f_open+0x1d0>
						res = FR_DENIED;
 800da02:	2307      	movs	r3, #7
 800da04:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800da08:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800da0c:	2b00      	cmp	r3, #0
 800da0e:	d126      	bne.n	800da5e <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800da10:	79fb      	ldrb	r3, [r7, #7]
 800da12:	f003 0308 	and.w	r3, r3, #8
 800da16:	2b00      	cmp	r3, #0
 800da18:	d003      	beq.n	800da22 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800da1a:	79fb      	ldrb	r3, [r7, #7]
 800da1c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800da20:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800da22:	693b      	ldr	r3, [r7, #16]
 800da24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800da26:	68fb      	ldr	r3, [r7, #12]
 800da28:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800da2a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800da2c:	68fb      	ldr	r3, [r7, #12]
 800da2e:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800da30:	79fb      	ldrb	r3, [r7, #7]
 800da32:	2b01      	cmp	r3, #1
 800da34:	bf8c      	ite	hi
 800da36:	2301      	movhi	r3, #1
 800da38:	2300      	movls	r3, #0
 800da3a:	b2db      	uxtb	r3, r3
 800da3c:	461a      	mov	r2, r3
 800da3e:	f107 0314 	add.w	r3, r7, #20
 800da42:	4611      	mov	r1, r2
 800da44:	4618      	mov	r0, r3
 800da46:	f7fe fb93 	bl	800c170 <inc_lock>
 800da4a:	4602      	mov	r2, r0
 800da4c:	68fb      	ldr	r3, [r7, #12]
 800da4e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800da50:	68fb      	ldr	r3, [r7, #12]
 800da52:	691b      	ldr	r3, [r3, #16]
 800da54:	2b00      	cmp	r3, #0
 800da56:	d102      	bne.n	800da5e <f_open+0x226>
 800da58:	2302      	movs	r3, #2
 800da5a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800da5e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800da62:	2b00      	cmp	r3, #0
 800da64:	f040 8095 	bne.w	800db92 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800da68:	693b      	ldr	r3, [r7, #16]
 800da6a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800da6c:	4611      	mov	r1, r2
 800da6e:	4618      	mov	r0, r3
 800da70:	f7ff f9b4 	bl	800cddc <ld_clust>
 800da74:	4602      	mov	r2, r0
 800da76:	68fb      	ldr	r3, [r7, #12]
 800da78:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800da7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da7c:	331c      	adds	r3, #28
 800da7e:	4618      	mov	r0, r3
 800da80:	f7fe fa0f 	bl	800bea2 <ld_dword>
 800da84:	4602      	mov	r2, r0
 800da86:	68fb      	ldr	r3, [r7, #12]
 800da88:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800da8a:	68fb      	ldr	r3, [r7, #12]
 800da8c:	2200      	movs	r2, #0
 800da8e:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800da90:	693a      	ldr	r2, [r7, #16]
 800da92:	68fb      	ldr	r3, [r7, #12]
 800da94:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800da96:	693b      	ldr	r3, [r7, #16]
 800da98:	88da      	ldrh	r2, [r3, #6]
 800da9a:	68fb      	ldr	r3, [r7, #12]
 800da9c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800da9e:	68fb      	ldr	r3, [r7, #12]
 800daa0:	79fa      	ldrb	r2, [r7, #7]
 800daa2:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800daa4:	68fb      	ldr	r3, [r7, #12]
 800daa6:	2200      	movs	r2, #0
 800daa8:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800daaa:	68fb      	ldr	r3, [r7, #12]
 800daac:	2200      	movs	r2, #0
 800daae:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800dab0:	68fb      	ldr	r3, [r7, #12]
 800dab2:	2200      	movs	r2, #0
 800dab4:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800dab6:	68fb      	ldr	r3, [r7, #12]
 800dab8:	3330      	adds	r3, #48	@ 0x30
 800daba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800dabe:	2100      	movs	r1, #0
 800dac0:	4618      	mov	r0, r3
 800dac2:	f7fe fa79 	bl	800bfb8 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800dac6:	79fb      	ldrb	r3, [r7, #7]
 800dac8:	f003 0320 	and.w	r3, r3, #32
 800dacc:	2b00      	cmp	r3, #0
 800dace:	d060      	beq.n	800db92 <f_open+0x35a>
 800dad0:	68fb      	ldr	r3, [r7, #12]
 800dad2:	68db      	ldr	r3, [r3, #12]
 800dad4:	2b00      	cmp	r3, #0
 800dad6:	d05c      	beq.n	800db92 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800dad8:	68fb      	ldr	r3, [r7, #12]
 800dada:	68da      	ldr	r2, [r3, #12]
 800dadc:	68fb      	ldr	r3, [r7, #12]
 800dade:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800dae0:	693b      	ldr	r3, [r7, #16]
 800dae2:	895b      	ldrh	r3, [r3, #10]
 800dae4:	025b      	lsls	r3, r3, #9
 800dae6:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800dae8:	68fb      	ldr	r3, [r7, #12]
 800daea:	689b      	ldr	r3, [r3, #8]
 800daec:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800daee:	68fb      	ldr	r3, [r7, #12]
 800daf0:	68db      	ldr	r3, [r3, #12]
 800daf2:	657b      	str	r3, [r7, #84]	@ 0x54
 800daf4:	e016      	b.n	800db24 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 800daf6:	68fb      	ldr	r3, [r7, #12]
 800daf8:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800dafa:	4618      	mov	r0, r3
 800dafc:	f7fe fd25 	bl	800c54a <get_fat>
 800db00:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800db02:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800db04:	2b01      	cmp	r3, #1
 800db06:	d802      	bhi.n	800db0e <f_open+0x2d6>
 800db08:	2302      	movs	r3, #2
 800db0a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800db0e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800db10:	f1b3 3fff 	cmp.w	r3, #4294967295
 800db14:	d102      	bne.n	800db1c <f_open+0x2e4>
 800db16:	2301      	movs	r3, #1
 800db18:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800db1c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800db1e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800db20:	1ad3      	subs	r3, r2, r3
 800db22:	657b      	str	r3, [r7, #84]	@ 0x54
 800db24:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800db28:	2b00      	cmp	r3, #0
 800db2a:	d103      	bne.n	800db34 <f_open+0x2fc>
 800db2c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800db2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800db30:	429a      	cmp	r2, r3
 800db32:	d8e0      	bhi.n	800daf6 <f_open+0x2be>
				}
				fp->clust = clst;
 800db34:	68fb      	ldr	r3, [r7, #12]
 800db36:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800db38:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800db3a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800db3e:	2b00      	cmp	r3, #0
 800db40:	d127      	bne.n	800db92 <f_open+0x35a>
 800db42:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800db44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800db48:	2b00      	cmp	r3, #0
 800db4a:	d022      	beq.n	800db92 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800db4c:	693b      	ldr	r3, [r7, #16]
 800db4e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800db50:	4618      	mov	r0, r3
 800db52:	f7fe fcdb 	bl	800c50c <clust2sect>
 800db56:	6478      	str	r0, [r7, #68]	@ 0x44
 800db58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800db5a:	2b00      	cmp	r3, #0
 800db5c:	d103      	bne.n	800db66 <f_open+0x32e>
						res = FR_INT_ERR;
 800db5e:	2302      	movs	r3, #2
 800db60:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800db64:	e015      	b.n	800db92 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800db66:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800db68:	0a5a      	lsrs	r2, r3, #9
 800db6a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800db6c:	441a      	add	r2, r3
 800db6e:	68fb      	ldr	r3, [r7, #12]
 800db70:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800db72:	693b      	ldr	r3, [r7, #16]
 800db74:	7858      	ldrb	r0, [r3, #1]
 800db76:	68fb      	ldr	r3, [r7, #12]
 800db78:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800db7c:	68fb      	ldr	r3, [r7, #12]
 800db7e:	6a1a      	ldr	r2, [r3, #32]
 800db80:	2301      	movs	r3, #1
 800db82:	f7fe f917 	bl	800bdb4 <disk_read>
 800db86:	4603      	mov	r3, r0
 800db88:	2b00      	cmp	r3, #0
 800db8a:	d002      	beq.n	800db92 <f_open+0x35a>
 800db8c:	2301      	movs	r3, #1
 800db8e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800db92:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800db96:	2b00      	cmp	r3, #0
 800db98:	d002      	beq.n	800dba0 <f_open+0x368>
 800db9a:	68fb      	ldr	r3, [r7, #12]
 800db9c:	2200      	movs	r2, #0
 800db9e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800dba0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800dba4:	4618      	mov	r0, r3
 800dba6:	3760      	adds	r7, #96	@ 0x60
 800dba8:	46bd      	mov	sp, r7
 800dbaa:	bd80      	pop	{r7, pc}

0800dbac <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800dbac:	b580      	push	{r7, lr}
 800dbae:	b08c      	sub	sp, #48	@ 0x30
 800dbb0:	af00      	add	r7, sp, #0
 800dbb2:	60f8      	str	r0, [r7, #12]
 800dbb4:	60b9      	str	r1, [r7, #8]
 800dbb6:	607a      	str	r2, [r7, #4]
 800dbb8:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800dbba:	68bb      	ldr	r3, [r7, #8]
 800dbbc:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800dbbe:	683b      	ldr	r3, [r7, #0]
 800dbc0:	2200      	movs	r2, #0
 800dbc2:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800dbc4:	68fb      	ldr	r3, [r7, #12]
 800dbc6:	f107 0210 	add.w	r2, r7, #16
 800dbca:	4611      	mov	r1, r2
 800dbcc:	4618      	mov	r0, r3
 800dbce:	f7ff fdb7 	bl	800d740 <validate>
 800dbd2:	4603      	mov	r3, r0
 800dbd4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800dbd8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800dbdc:	2b00      	cmp	r3, #0
 800dbde:	d107      	bne.n	800dbf0 <f_write+0x44>
 800dbe0:	68fb      	ldr	r3, [r7, #12]
 800dbe2:	7d5b      	ldrb	r3, [r3, #21]
 800dbe4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800dbe8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800dbec:	2b00      	cmp	r3, #0
 800dbee:	d002      	beq.n	800dbf6 <f_write+0x4a>
 800dbf0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800dbf4:	e14b      	b.n	800de8e <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800dbf6:	68fb      	ldr	r3, [r7, #12]
 800dbf8:	7d1b      	ldrb	r3, [r3, #20]
 800dbfa:	f003 0302 	and.w	r3, r3, #2
 800dbfe:	2b00      	cmp	r3, #0
 800dc00:	d101      	bne.n	800dc06 <f_write+0x5a>
 800dc02:	2307      	movs	r3, #7
 800dc04:	e143      	b.n	800de8e <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800dc06:	68fb      	ldr	r3, [r7, #12]
 800dc08:	699a      	ldr	r2, [r3, #24]
 800dc0a:	687b      	ldr	r3, [r7, #4]
 800dc0c:	441a      	add	r2, r3
 800dc0e:	68fb      	ldr	r3, [r7, #12]
 800dc10:	699b      	ldr	r3, [r3, #24]
 800dc12:	429a      	cmp	r2, r3
 800dc14:	f080 812d 	bcs.w	800de72 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800dc18:	68fb      	ldr	r3, [r7, #12]
 800dc1a:	699b      	ldr	r3, [r3, #24]
 800dc1c:	43db      	mvns	r3, r3
 800dc1e:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800dc20:	e127      	b.n	800de72 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800dc22:	68fb      	ldr	r3, [r7, #12]
 800dc24:	699b      	ldr	r3, [r3, #24]
 800dc26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dc2a:	2b00      	cmp	r3, #0
 800dc2c:	f040 80e3 	bne.w	800ddf6 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800dc30:	68fb      	ldr	r3, [r7, #12]
 800dc32:	699b      	ldr	r3, [r3, #24]
 800dc34:	0a5b      	lsrs	r3, r3, #9
 800dc36:	693a      	ldr	r2, [r7, #16]
 800dc38:	8952      	ldrh	r2, [r2, #10]
 800dc3a:	3a01      	subs	r2, #1
 800dc3c:	4013      	ands	r3, r2
 800dc3e:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800dc40:	69bb      	ldr	r3, [r7, #24]
 800dc42:	2b00      	cmp	r3, #0
 800dc44:	d143      	bne.n	800dcce <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800dc46:	68fb      	ldr	r3, [r7, #12]
 800dc48:	699b      	ldr	r3, [r3, #24]
 800dc4a:	2b00      	cmp	r3, #0
 800dc4c:	d10c      	bne.n	800dc68 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800dc4e:	68fb      	ldr	r3, [r7, #12]
 800dc50:	689b      	ldr	r3, [r3, #8]
 800dc52:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800dc54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc56:	2b00      	cmp	r3, #0
 800dc58:	d11a      	bne.n	800dc90 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800dc5a:	68fb      	ldr	r3, [r7, #12]
 800dc5c:	2100      	movs	r1, #0
 800dc5e:	4618      	mov	r0, r3
 800dc60:	f7fe fe69 	bl	800c936 <create_chain>
 800dc64:	62b8      	str	r0, [r7, #40]	@ 0x28
 800dc66:	e013      	b.n	800dc90 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800dc68:	68fb      	ldr	r3, [r7, #12]
 800dc6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dc6c:	2b00      	cmp	r3, #0
 800dc6e:	d007      	beq.n	800dc80 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800dc70:	68fb      	ldr	r3, [r7, #12]
 800dc72:	699b      	ldr	r3, [r3, #24]
 800dc74:	4619      	mov	r1, r3
 800dc76:	68f8      	ldr	r0, [r7, #12]
 800dc78:	f7fe fef5 	bl	800ca66 <clmt_clust>
 800dc7c:	62b8      	str	r0, [r7, #40]	@ 0x28
 800dc7e:	e007      	b.n	800dc90 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800dc80:	68fa      	ldr	r2, [r7, #12]
 800dc82:	68fb      	ldr	r3, [r7, #12]
 800dc84:	69db      	ldr	r3, [r3, #28]
 800dc86:	4619      	mov	r1, r3
 800dc88:	4610      	mov	r0, r2
 800dc8a:	f7fe fe54 	bl	800c936 <create_chain>
 800dc8e:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800dc90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc92:	2b00      	cmp	r3, #0
 800dc94:	f000 80f2 	beq.w	800de7c <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800dc98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc9a:	2b01      	cmp	r3, #1
 800dc9c:	d104      	bne.n	800dca8 <f_write+0xfc>
 800dc9e:	68fb      	ldr	r3, [r7, #12]
 800dca0:	2202      	movs	r2, #2
 800dca2:	755a      	strb	r2, [r3, #21]
 800dca4:	2302      	movs	r3, #2
 800dca6:	e0f2      	b.n	800de8e <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800dca8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dcaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dcae:	d104      	bne.n	800dcba <f_write+0x10e>
 800dcb0:	68fb      	ldr	r3, [r7, #12]
 800dcb2:	2201      	movs	r2, #1
 800dcb4:	755a      	strb	r2, [r3, #21]
 800dcb6:	2301      	movs	r3, #1
 800dcb8:	e0e9      	b.n	800de8e <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 800dcba:	68fb      	ldr	r3, [r7, #12]
 800dcbc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800dcbe:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800dcc0:	68fb      	ldr	r3, [r7, #12]
 800dcc2:	689b      	ldr	r3, [r3, #8]
 800dcc4:	2b00      	cmp	r3, #0
 800dcc6:	d102      	bne.n	800dcce <f_write+0x122>
 800dcc8:	68fb      	ldr	r3, [r7, #12]
 800dcca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800dccc:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800dcce:	68fb      	ldr	r3, [r7, #12]
 800dcd0:	7d1b      	ldrb	r3, [r3, #20]
 800dcd2:	b25b      	sxtb	r3, r3
 800dcd4:	2b00      	cmp	r3, #0
 800dcd6:	da18      	bge.n	800dd0a <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800dcd8:	693b      	ldr	r3, [r7, #16]
 800dcda:	7858      	ldrb	r0, [r3, #1]
 800dcdc:	68fb      	ldr	r3, [r7, #12]
 800dcde:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800dce2:	68fb      	ldr	r3, [r7, #12]
 800dce4:	6a1a      	ldr	r2, [r3, #32]
 800dce6:	2301      	movs	r3, #1
 800dce8:	f7fe f884 	bl	800bdf4 <disk_write>
 800dcec:	4603      	mov	r3, r0
 800dcee:	2b00      	cmp	r3, #0
 800dcf0:	d004      	beq.n	800dcfc <f_write+0x150>
 800dcf2:	68fb      	ldr	r3, [r7, #12]
 800dcf4:	2201      	movs	r2, #1
 800dcf6:	755a      	strb	r2, [r3, #21]
 800dcf8:	2301      	movs	r3, #1
 800dcfa:	e0c8      	b.n	800de8e <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800dcfc:	68fb      	ldr	r3, [r7, #12]
 800dcfe:	7d1b      	ldrb	r3, [r3, #20]
 800dd00:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dd04:	b2da      	uxtb	r2, r3
 800dd06:	68fb      	ldr	r3, [r7, #12]
 800dd08:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800dd0a:	693a      	ldr	r2, [r7, #16]
 800dd0c:	68fb      	ldr	r3, [r7, #12]
 800dd0e:	69db      	ldr	r3, [r3, #28]
 800dd10:	4619      	mov	r1, r3
 800dd12:	4610      	mov	r0, r2
 800dd14:	f7fe fbfa 	bl	800c50c <clust2sect>
 800dd18:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800dd1a:	697b      	ldr	r3, [r7, #20]
 800dd1c:	2b00      	cmp	r3, #0
 800dd1e:	d104      	bne.n	800dd2a <f_write+0x17e>
 800dd20:	68fb      	ldr	r3, [r7, #12]
 800dd22:	2202      	movs	r2, #2
 800dd24:	755a      	strb	r2, [r3, #21]
 800dd26:	2302      	movs	r3, #2
 800dd28:	e0b1      	b.n	800de8e <f_write+0x2e2>
			sect += csect;
 800dd2a:	697a      	ldr	r2, [r7, #20]
 800dd2c:	69bb      	ldr	r3, [r7, #24]
 800dd2e:	4413      	add	r3, r2
 800dd30:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800dd32:	687b      	ldr	r3, [r7, #4]
 800dd34:	0a5b      	lsrs	r3, r3, #9
 800dd36:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800dd38:	6a3b      	ldr	r3, [r7, #32]
 800dd3a:	2b00      	cmp	r3, #0
 800dd3c:	d03c      	beq.n	800ddb8 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800dd3e:	69ba      	ldr	r2, [r7, #24]
 800dd40:	6a3b      	ldr	r3, [r7, #32]
 800dd42:	4413      	add	r3, r2
 800dd44:	693a      	ldr	r2, [r7, #16]
 800dd46:	8952      	ldrh	r2, [r2, #10]
 800dd48:	4293      	cmp	r3, r2
 800dd4a:	d905      	bls.n	800dd58 <f_write+0x1ac>
					cc = fs->csize - csect;
 800dd4c:	693b      	ldr	r3, [r7, #16]
 800dd4e:	895b      	ldrh	r3, [r3, #10]
 800dd50:	461a      	mov	r2, r3
 800dd52:	69bb      	ldr	r3, [r7, #24]
 800dd54:	1ad3      	subs	r3, r2, r3
 800dd56:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800dd58:	693b      	ldr	r3, [r7, #16]
 800dd5a:	7858      	ldrb	r0, [r3, #1]
 800dd5c:	6a3b      	ldr	r3, [r7, #32]
 800dd5e:	697a      	ldr	r2, [r7, #20]
 800dd60:	69f9      	ldr	r1, [r7, #28]
 800dd62:	f7fe f847 	bl	800bdf4 <disk_write>
 800dd66:	4603      	mov	r3, r0
 800dd68:	2b00      	cmp	r3, #0
 800dd6a:	d004      	beq.n	800dd76 <f_write+0x1ca>
 800dd6c:	68fb      	ldr	r3, [r7, #12]
 800dd6e:	2201      	movs	r2, #1
 800dd70:	755a      	strb	r2, [r3, #21]
 800dd72:	2301      	movs	r3, #1
 800dd74:	e08b      	b.n	800de8e <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800dd76:	68fb      	ldr	r3, [r7, #12]
 800dd78:	6a1a      	ldr	r2, [r3, #32]
 800dd7a:	697b      	ldr	r3, [r7, #20]
 800dd7c:	1ad3      	subs	r3, r2, r3
 800dd7e:	6a3a      	ldr	r2, [r7, #32]
 800dd80:	429a      	cmp	r2, r3
 800dd82:	d915      	bls.n	800ddb0 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800dd84:	68fb      	ldr	r3, [r7, #12]
 800dd86:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800dd8a:	68fb      	ldr	r3, [r7, #12]
 800dd8c:	6a1a      	ldr	r2, [r3, #32]
 800dd8e:	697b      	ldr	r3, [r7, #20]
 800dd90:	1ad3      	subs	r3, r2, r3
 800dd92:	025b      	lsls	r3, r3, #9
 800dd94:	69fa      	ldr	r2, [r7, #28]
 800dd96:	4413      	add	r3, r2
 800dd98:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800dd9c:	4619      	mov	r1, r3
 800dd9e:	f7fe f8ea 	bl	800bf76 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800dda2:	68fb      	ldr	r3, [r7, #12]
 800dda4:	7d1b      	ldrb	r3, [r3, #20]
 800dda6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ddaa:	b2da      	uxtb	r2, r3
 800ddac:	68fb      	ldr	r3, [r7, #12]
 800ddae:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800ddb0:	6a3b      	ldr	r3, [r7, #32]
 800ddb2:	025b      	lsls	r3, r3, #9
 800ddb4:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800ddb6:	e03f      	b.n	800de38 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800ddb8:	68fb      	ldr	r3, [r7, #12]
 800ddba:	6a1b      	ldr	r3, [r3, #32]
 800ddbc:	697a      	ldr	r2, [r7, #20]
 800ddbe:	429a      	cmp	r2, r3
 800ddc0:	d016      	beq.n	800ddf0 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800ddc2:	68fb      	ldr	r3, [r7, #12]
 800ddc4:	699a      	ldr	r2, [r3, #24]
 800ddc6:	68fb      	ldr	r3, [r7, #12]
 800ddc8:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800ddca:	429a      	cmp	r2, r3
 800ddcc:	d210      	bcs.n	800ddf0 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800ddce:	693b      	ldr	r3, [r7, #16]
 800ddd0:	7858      	ldrb	r0, [r3, #1]
 800ddd2:	68fb      	ldr	r3, [r7, #12]
 800ddd4:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ddd8:	2301      	movs	r3, #1
 800ddda:	697a      	ldr	r2, [r7, #20]
 800dddc:	f7fd ffea 	bl	800bdb4 <disk_read>
 800dde0:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800dde2:	2b00      	cmp	r3, #0
 800dde4:	d004      	beq.n	800ddf0 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800dde6:	68fb      	ldr	r3, [r7, #12]
 800dde8:	2201      	movs	r2, #1
 800ddea:	755a      	strb	r2, [r3, #21]
 800ddec:	2301      	movs	r3, #1
 800ddee:	e04e      	b.n	800de8e <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800ddf0:	68fb      	ldr	r3, [r7, #12]
 800ddf2:	697a      	ldr	r2, [r7, #20]
 800ddf4:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800ddf6:	68fb      	ldr	r3, [r7, #12]
 800ddf8:	699b      	ldr	r3, [r3, #24]
 800ddfa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ddfe:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800de02:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800de04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	429a      	cmp	r2, r3
 800de0a:	d901      	bls.n	800de10 <f_write+0x264>
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800de10:	68fb      	ldr	r3, [r7, #12]
 800de12:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800de16:	68fb      	ldr	r3, [r7, #12]
 800de18:	699b      	ldr	r3, [r3, #24]
 800de1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800de1e:	4413      	add	r3, r2
 800de20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800de22:	69f9      	ldr	r1, [r7, #28]
 800de24:	4618      	mov	r0, r3
 800de26:	f7fe f8a6 	bl	800bf76 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800de2a:	68fb      	ldr	r3, [r7, #12]
 800de2c:	7d1b      	ldrb	r3, [r3, #20]
 800de2e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800de32:	b2da      	uxtb	r2, r3
 800de34:	68fb      	ldr	r3, [r7, #12]
 800de36:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800de38:	69fa      	ldr	r2, [r7, #28]
 800de3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de3c:	4413      	add	r3, r2
 800de3e:	61fb      	str	r3, [r7, #28]
 800de40:	68fb      	ldr	r3, [r7, #12]
 800de42:	699a      	ldr	r2, [r3, #24]
 800de44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de46:	441a      	add	r2, r3
 800de48:	68fb      	ldr	r3, [r7, #12]
 800de4a:	619a      	str	r2, [r3, #24]
 800de4c:	68fb      	ldr	r3, [r7, #12]
 800de4e:	68da      	ldr	r2, [r3, #12]
 800de50:	68fb      	ldr	r3, [r7, #12]
 800de52:	699b      	ldr	r3, [r3, #24]
 800de54:	429a      	cmp	r2, r3
 800de56:	bf38      	it	cc
 800de58:	461a      	movcc	r2, r3
 800de5a:	68fb      	ldr	r3, [r7, #12]
 800de5c:	60da      	str	r2, [r3, #12]
 800de5e:	683b      	ldr	r3, [r7, #0]
 800de60:	681a      	ldr	r2, [r3, #0]
 800de62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de64:	441a      	add	r2, r3
 800de66:	683b      	ldr	r3, [r7, #0]
 800de68:	601a      	str	r2, [r3, #0]
 800de6a:	687a      	ldr	r2, [r7, #4]
 800de6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de6e:	1ad3      	subs	r3, r2, r3
 800de70:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800de72:	687b      	ldr	r3, [r7, #4]
 800de74:	2b00      	cmp	r3, #0
 800de76:	f47f aed4 	bne.w	800dc22 <f_write+0x76>
 800de7a:	e000      	b.n	800de7e <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800de7c:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800de7e:	68fb      	ldr	r3, [r7, #12]
 800de80:	7d1b      	ldrb	r3, [r3, #20]
 800de82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800de86:	b2da      	uxtb	r2, r3
 800de88:	68fb      	ldr	r3, [r7, #12]
 800de8a:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800de8c:	2300      	movs	r3, #0
}
 800de8e:	4618      	mov	r0, r3
 800de90:	3730      	adds	r7, #48	@ 0x30
 800de92:	46bd      	mov	sp, r7
 800de94:	bd80      	pop	{r7, pc}

0800de96 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800de96:	b580      	push	{r7, lr}
 800de98:	b086      	sub	sp, #24
 800de9a:	af00      	add	r7, sp, #0
 800de9c:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800de9e:	687b      	ldr	r3, [r7, #4]
 800dea0:	f107 0208 	add.w	r2, r7, #8
 800dea4:	4611      	mov	r1, r2
 800dea6:	4618      	mov	r0, r3
 800dea8:	f7ff fc4a 	bl	800d740 <validate>
 800deac:	4603      	mov	r3, r0
 800deae:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800deb0:	7dfb      	ldrb	r3, [r7, #23]
 800deb2:	2b00      	cmp	r3, #0
 800deb4:	d168      	bne.n	800df88 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800deb6:	687b      	ldr	r3, [r7, #4]
 800deb8:	7d1b      	ldrb	r3, [r3, #20]
 800deba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800debe:	2b00      	cmp	r3, #0
 800dec0:	d062      	beq.n	800df88 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	7d1b      	ldrb	r3, [r3, #20]
 800dec6:	b25b      	sxtb	r3, r3
 800dec8:	2b00      	cmp	r3, #0
 800deca:	da15      	bge.n	800def8 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800decc:	68bb      	ldr	r3, [r7, #8]
 800dece:	7858      	ldrb	r0, [r3, #1]
 800ded0:	687b      	ldr	r3, [r7, #4]
 800ded2:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ded6:	687b      	ldr	r3, [r7, #4]
 800ded8:	6a1a      	ldr	r2, [r3, #32]
 800deda:	2301      	movs	r3, #1
 800dedc:	f7fd ff8a 	bl	800bdf4 <disk_write>
 800dee0:	4603      	mov	r3, r0
 800dee2:	2b00      	cmp	r3, #0
 800dee4:	d001      	beq.n	800deea <f_sync+0x54>
 800dee6:	2301      	movs	r3, #1
 800dee8:	e04f      	b.n	800df8a <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	7d1b      	ldrb	r3, [r3, #20]
 800deee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800def2:	b2da      	uxtb	r2, r3
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800def8:	f7fa fc04 	bl	8008704 <get_fattime>
 800defc:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800defe:	68ba      	ldr	r2, [r7, #8]
 800df00:	687b      	ldr	r3, [r7, #4]
 800df02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800df04:	4619      	mov	r1, r3
 800df06:	4610      	mov	r0, r2
 800df08:	f7fe fa64 	bl	800c3d4 <move_window>
 800df0c:	4603      	mov	r3, r0
 800df0e:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800df10:	7dfb      	ldrb	r3, [r7, #23]
 800df12:	2b00      	cmp	r3, #0
 800df14:	d138      	bne.n	800df88 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800df16:	687b      	ldr	r3, [r7, #4]
 800df18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df1a:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800df1c:	68fb      	ldr	r3, [r7, #12]
 800df1e:	330b      	adds	r3, #11
 800df20:	781a      	ldrb	r2, [r3, #0]
 800df22:	68fb      	ldr	r3, [r7, #12]
 800df24:	330b      	adds	r3, #11
 800df26:	f042 0220 	orr.w	r2, r2, #32
 800df2a:	b2d2      	uxtb	r2, r2
 800df2c:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800df2e:	687b      	ldr	r3, [r7, #4]
 800df30:	6818      	ldr	r0, [r3, #0]
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	689b      	ldr	r3, [r3, #8]
 800df36:	461a      	mov	r2, r3
 800df38:	68f9      	ldr	r1, [r7, #12]
 800df3a:	f7fe ff6e 	bl	800ce1a <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800df3e:	68fb      	ldr	r3, [r7, #12]
 800df40:	f103 021c 	add.w	r2, r3, #28
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	68db      	ldr	r3, [r3, #12]
 800df48:	4619      	mov	r1, r3
 800df4a:	4610      	mov	r0, r2
 800df4c:	f7fd ffe7 	bl	800bf1e <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800df50:	68fb      	ldr	r3, [r7, #12]
 800df52:	3316      	adds	r3, #22
 800df54:	6939      	ldr	r1, [r7, #16]
 800df56:	4618      	mov	r0, r3
 800df58:	f7fd ffe1 	bl	800bf1e <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800df5c:	68fb      	ldr	r3, [r7, #12]
 800df5e:	3312      	adds	r3, #18
 800df60:	2100      	movs	r1, #0
 800df62:	4618      	mov	r0, r3
 800df64:	f7fd ffc0 	bl	800bee8 <st_word>
					fs->wflag = 1;
 800df68:	68bb      	ldr	r3, [r7, #8]
 800df6a:	2201      	movs	r2, #1
 800df6c:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800df6e:	68bb      	ldr	r3, [r7, #8]
 800df70:	4618      	mov	r0, r3
 800df72:	f7fe fa5d 	bl	800c430 <sync_fs>
 800df76:	4603      	mov	r3, r0
 800df78:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800df7a:	687b      	ldr	r3, [r7, #4]
 800df7c:	7d1b      	ldrb	r3, [r3, #20]
 800df7e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800df82:	b2da      	uxtb	r2, r3
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800df88:	7dfb      	ldrb	r3, [r7, #23]
}
 800df8a:	4618      	mov	r0, r3
 800df8c:	3718      	adds	r7, #24
 800df8e:	46bd      	mov	sp, r7
 800df90:	bd80      	pop	{r7, pc}

0800df92 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800df92:	b580      	push	{r7, lr}
 800df94:	b084      	sub	sp, #16
 800df96:	af00      	add	r7, sp, #0
 800df98:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800df9a:	6878      	ldr	r0, [r7, #4]
 800df9c:	f7ff ff7b 	bl	800de96 <f_sync>
 800dfa0:	4603      	mov	r3, r0
 800dfa2:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800dfa4:	7bfb      	ldrb	r3, [r7, #15]
 800dfa6:	2b00      	cmp	r3, #0
 800dfa8:	d118      	bne.n	800dfdc <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	f107 0208 	add.w	r2, r7, #8
 800dfb0:	4611      	mov	r1, r2
 800dfb2:	4618      	mov	r0, r3
 800dfb4:	f7ff fbc4 	bl	800d740 <validate>
 800dfb8:	4603      	mov	r3, r0
 800dfba:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800dfbc:	7bfb      	ldrb	r3, [r7, #15]
 800dfbe:	2b00      	cmp	r3, #0
 800dfc0:	d10c      	bne.n	800dfdc <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	691b      	ldr	r3, [r3, #16]
 800dfc6:	4618      	mov	r0, r3
 800dfc8:	f7fe f960 	bl	800c28c <dec_lock>
 800dfcc:	4603      	mov	r3, r0
 800dfce:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800dfd0:	7bfb      	ldrb	r3, [r7, #15]
 800dfd2:	2b00      	cmp	r3, #0
 800dfd4:	d102      	bne.n	800dfdc <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800dfd6:	687b      	ldr	r3, [r7, #4]
 800dfd8:	2200      	movs	r2, #0
 800dfda:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800dfdc:	7bfb      	ldrb	r3, [r7, #15]
}
 800dfde:	4618      	mov	r0, r3
 800dfe0:	3710      	adds	r7, #16
 800dfe2:	46bd      	mov	sp, r7
 800dfe4:	bd80      	pop	{r7, pc}

0800dfe6 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800dfe6:	b580      	push	{r7, lr}
 800dfe8:	b090      	sub	sp, #64	@ 0x40
 800dfea:	af00      	add	r7, sp, #0
 800dfec:	6078      	str	r0, [r7, #4]
 800dfee:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	f107 0208 	add.w	r2, r7, #8
 800dff6:	4611      	mov	r1, r2
 800dff8:	4618      	mov	r0, r3
 800dffa:	f7ff fba1 	bl	800d740 <validate>
 800dffe:	4603      	mov	r3, r0
 800e000:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800e004:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800e008:	2b00      	cmp	r3, #0
 800e00a:	d103      	bne.n	800e014 <f_lseek+0x2e>
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	7d5b      	ldrb	r3, [r3, #21]
 800e010:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800e014:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800e018:	2b00      	cmp	r3, #0
 800e01a:	d002      	beq.n	800e022 <f_lseek+0x3c>
 800e01c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800e020:	e1e6      	b.n	800e3f0 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800e022:	687b      	ldr	r3, [r7, #4]
 800e024:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e026:	2b00      	cmp	r3, #0
 800e028:	f000 80d1 	beq.w	800e1ce <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800e02c:	683b      	ldr	r3, [r7, #0]
 800e02e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e032:	d15a      	bne.n	800e0ea <f_lseek+0x104>
			tbl = fp->cltbl;
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e038:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800e03a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e03c:	1d1a      	adds	r2, r3, #4
 800e03e:	627a      	str	r2, [r7, #36]	@ 0x24
 800e040:	681b      	ldr	r3, [r3, #0]
 800e042:	617b      	str	r3, [r7, #20]
 800e044:	2302      	movs	r3, #2
 800e046:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	689b      	ldr	r3, [r3, #8]
 800e04c:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 800e04e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e050:	2b00      	cmp	r3, #0
 800e052:	d03a      	beq.n	800e0ca <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800e054:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e056:	613b      	str	r3, [r7, #16]
 800e058:	2300      	movs	r3, #0
 800e05a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e05c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e05e:	3302      	adds	r3, #2
 800e060:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 800e062:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e064:	60fb      	str	r3, [r7, #12]
 800e066:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e068:	3301      	adds	r3, #1
 800e06a:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800e070:	4618      	mov	r0, r3
 800e072:	f7fe fa6a 	bl	800c54a <get_fat>
 800e076:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800e078:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e07a:	2b01      	cmp	r3, #1
 800e07c:	d804      	bhi.n	800e088 <f_lseek+0xa2>
 800e07e:	687b      	ldr	r3, [r7, #4]
 800e080:	2202      	movs	r2, #2
 800e082:	755a      	strb	r2, [r3, #21]
 800e084:	2302      	movs	r3, #2
 800e086:	e1b3      	b.n	800e3f0 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e088:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e08a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e08e:	d104      	bne.n	800e09a <f_lseek+0xb4>
 800e090:	687b      	ldr	r3, [r7, #4]
 800e092:	2201      	movs	r2, #1
 800e094:	755a      	strb	r2, [r3, #21]
 800e096:	2301      	movs	r3, #1
 800e098:	e1aa      	b.n	800e3f0 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 800e09a:	68fb      	ldr	r3, [r7, #12]
 800e09c:	3301      	adds	r3, #1
 800e09e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e0a0:	429a      	cmp	r2, r3
 800e0a2:	d0de      	beq.n	800e062 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800e0a4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e0a6:	697b      	ldr	r3, [r7, #20]
 800e0a8:	429a      	cmp	r2, r3
 800e0aa:	d809      	bhi.n	800e0c0 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800e0ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0ae:	1d1a      	adds	r2, r3, #4
 800e0b0:	627a      	str	r2, [r7, #36]	@ 0x24
 800e0b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e0b4:	601a      	str	r2, [r3, #0]
 800e0b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0b8:	1d1a      	adds	r2, r3, #4
 800e0ba:	627a      	str	r2, [r7, #36]	@ 0x24
 800e0bc:	693a      	ldr	r2, [r7, #16]
 800e0be:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800e0c0:	68bb      	ldr	r3, [r7, #8]
 800e0c2:	695b      	ldr	r3, [r3, #20]
 800e0c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e0c6:	429a      	cmp	r2, r3
 800e0c8:	d3c4      	bcc.n	800e054 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e0ce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e0d0:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800e0d2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e0d4:	697b      	ldr	r3, [r7, #20]
 800e0d6:	429a      	cmp	r2, r3
 800e0d8:	d803      	bhi.n	800e0e2 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800e0da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0dc:	2200      	movs	r2, #0
 800e0de:	601a      	str	r2, [r3, #0]
 800e0e0:	e184      	b.n	800e3ec <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800e0e2:	2311      	movs	r3, #17
 800e0e4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800e0e8:	e180      	b.n	800e3ec <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	68db      	ldr	r3, [r3, #12]
 800e0ee:	683a      	ldr	r2, [r7, #0]
 800e0f0:	429a      	cmp	r2, r3
 800e0f2:	d902      	bls.n	800e0fa <f_lseek+0x114>
 800e0f4:	687b      	ldr	r3, [r7, #4]
 800e0f6:	68db      	ldr	r3, [r3, #12]
 800e0f8:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	683a      	ldr	r2, [r7, #0]
 800e0fe:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800e100:	683b      	ldr	r3, [r7, #0]
 800e102:	2b00      	cmp	r3, #0
 800e104:	f000 8172 	beq.w	800e3ec <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 800e108:	683b      	ldr	r3, [r7, #0]
 800e10a:	3b01      	subs	r3, #1
 800e10c:	4619      	mov	r1, r3
 800e10e:	6878      	ldr	r0, [r7, #4]
 800e110:	f7fe fca9 	bl	800ca66 <clmt_clust>
 800e114:	4602      	mov	r2, r0
 800e116:	687b      	ldr	r3, [r7, #4]
 800e118:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800e11a:	68ba      	ldr	r2, [r7, #8]
 800e11c:	687b      	ldr	r3, [r7, #4]
 800e11e:	69db      	ldr	r3, [r3, #28]
 800e120:	4619      	mov	r1, r3
 800e122:	4610      	mov	r0, r2
 800e124:	f7fe f9f2 	bl	800c50c <clust2sect>
 800e128:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800e12a:	69bb      	ldr	r3, [r7, #24]
 800e12c:	2b00      	cmp	r3, #0
 800e12e:	d104      	bne.n	800e13a <f_lseek+0x154>
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	2202      	movs	r2, #2
 800e134:	755a      	strb	r2, [r3, #21]
 800e136:	2302      	movs	r3, #2
 800e138:	e15a      	b.n	800e3f0 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800e13a:	683b      	ldr	r3, [r7, #0]
 800e13c:	3b01      	subs	r3, #1
 800e13e:	0a5b      	lsrs	r3, r3, #9
 800e140:	68ba      	ldr	r2, [r7, #8]
 800e142:	8952      	ldrh	r2, [r2, #10]
 800e144:	3a01      	subs	r2, #1
 800e146:	4013      	ands	r3, r2
 800e148:	69ba      	ldr	r2, [r7, #24]
 800e14a:	4413      	add	r3, r2
 800e14c:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800e14e:	687b      	ldr	r3, [r7, #4]
 800e150:	699b      	ldr	r3, [r3, #24]
 800e152:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e156:	2b00      	cmp	r3, #0
 800e158:	f000 8148 	beq.w	800e3ec <f_lseek+0x406>
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	6a1b      	ldr	r3, [r3, #32]
 800e160:	69ba      	ldr	r2, [r7, #24]
 800e162:	429a      	cmp	r2, r3
 800e164:	f000 8142 	beq.w	800e3ec <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	7d1b      	ldrb	r3, [r3, #20]
 800e16c:	b25b      	sxtb	r3, r3
 800e16e:	2b00      	cmp	r3, #0
 800e170:	da18      	bge.n	800e1a4 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e172:	68bb      	ldr	r3, [r7, #8]
 800e174:	7858      	ldrb	r0, [r3, #1]
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e17c:	687b      	ldr	r3, [r7, #4]
 800e17e:	6a1a      	ldr	r2, [r3, #32]
 800e180:	2301      	movs	r3, #1
 800e182:	f7fd fe37 	bl	800bdf4 <disk_write>
 800e186:	4603      	mov	r3, r0
 800e188:	2b00      	cmp	r3, #0
 800e18a:	d004      	beq.n	800e196 <f_lseek+0x1b0>
 800e18c:	687b      	ldr	r3, [r7, #4]
 800e18e:	2201      	movs	r2, #1
 800e190:	755a      	strb	r2, [r3, #21]
 800e192:	2301      	movs	r3, #1
 800e194:	e12c      	b.n	800e3f0 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	7d1b      	ldrb	r3, [r3, #20]
 800e19a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e19e:	b2da      	uxtb	r2, r3
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800e1a4:	68bb      	ldr	r3, [r7, #8]
 800e1a6:	7858      	ldrb	r0, [r3, #1]
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e1ae:	2301      	movs	r3, #1
 800e1b0:	69ba      	ldr	r2, [r7, #24]
 800e1b2:	f7fd fdff 	bl	800bdb4 <disk_read>
 800e1b6:	4603      	mov	r3, r0
 800e1b8:	2b00      	cmp	r3, #0
 800e1ba:	d004      	beq.n	800e1c6 <f_lseek+0x1e0>
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	2201      	movs	r2, #1
 800e1c0:	755a      	strb	r2, [r3, #21]
 800e1c2:	2301      	movs	r3, #1
 800e1c4:	e114      	b.n	800e3f0 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 800e1c6:	687b      	ldr	r3, [r7, #4]
 800e1c8:	69ba      	ldr	r2, [r7, #24]
 800e1ca:	621a      	str	r2, [r3, #32]
 800e1cc:	e10e      	b.n	800e3ec <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800e1ce:	687b      	ldr	r3, [r7, #4]
 800e1d0:	68db      	ldr	r3, [r3, #12]
 800e1d2:	683a      	ldr	r2, [r7, #0]
 800e1d4:	429a      	cmp	r2, r3
 800e1d6:	d908      	bls.n	800e1ea <f_lseek+0x204>
 800e1d8:	687b      	ldr	r3, [r7, #4]
 800e1da:	7d1b      	ldrb	r3, [r3, #20]
 800e1dc:	f003 0302 	and.w	r3, r3, #2
 800e1e0:	2b00      	cmp	r3, #0
 800e1e2:	d102      	bne.n	800e1ea <f_lseek+0x204>
			ofs = fp->obj.objsize;
 800e1e4:	687b      	ldr	r3, [r7, #4]
 800e1e6:	68db      	ldr	r3, [r3, #12]
 800e1e8:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	699b      	ldr	r3, [r3, #24]
 800e1ee:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800e1f0:	2300      	movs	r3, #0
 800e1f2:	637b      	str	r3, [r7, #52]	@ 0x34
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e1f8:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800e1fa:	683b      	ldr	r3, [r7, #0]
 800e1fc:	2b00      	cmp	r3, #0
 800e1fe:	f000 80a7 	beq.w	800e350 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800e202:	68bb      	ldr	r3, [r7, #8]
 800e204:	895b      	ldrh	r3, [r3, #10]
 800e206:	025b      	lsls	r3, r3, #9
 800e208:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800e20a:	6a3b      	ldr	r3, [r7, #32]
 800e20c:	2b00      	cmp	r3, #0
 800e20e:	d01b      	beq.n	800e248 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800e210:	683b      	ldr	r3, [r7, #0]
 800e212:	1e5a      	subs	r2, r3, #1
 800e214:	69fb      	ldr	r3, [r7, #28]
 800e216:	fbb2 f2f3 	udiv	r2, r2, r3
 800e21a:	6a3b      	ldr	r3, [r7, #32]
 800e21c:	1e59      	subs	r1, r3, #1
 800e21e:	69fb      	ldr	r3, [r7, #28]
 800e220:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800e224:	429a      	cmp	r2, r3
 800e226:	d30f      	bcc.n	800e248 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800e228:	6a3b      	ldr	r3, [r7, #32]
 800e22a:	1e5a      	subs	r2, r3, #1
 800e22c:	69fb      	ldr	r3, [r7, #28]
 800e22e:	425b      	negs	r3, r3
 800e230:	401a      	ands	r2, r3
 800e232:	687b      	ldr	r3, [r7, #4]
 800e234:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800e236:	687b      	ldr	r3, [r7, #4]
 800e238:	699b      	ldr	r3, [r3, #24]
 800e23a:	683a      	ldr	r2, [r7, #0]
 800e23c:	1ad3      	subs	r3, r2, r3
 800e23e:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	69db      	ldr	r3, [r3, #28]
 800e244:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e246:	e022      	b.n	800e28e <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	689b      	ldr	r3, [r3, #8]
 800e24c:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800e24e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e250:	2b00      	cmp	r3, #0
 800e252:	d119      	bne.n	800e288 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 800e254:	687b      	ldr	r3, [r7, #4]
 800e256:	2100      	movs	r1, #0
 800e258:	4618      	mov	r0, r3
 800e25a:	f7fe fb6c 	bl	800c936 <create_chain>
 800e25e:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800e260:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e262:	2b01      	cmp	r3, #1
 800e264:	d104      	bne.n	800e270 <f_lseek+0x28a>
 800e266:	687b      	ldr	r3, [r7, #4]
 800e268:	2202      	movs	r2, #2
 800e26a:	755a      	strb	r2, [r3, #21]
 800e26c:	2302      	movs	r3, #2
 800e26e:	e0bf      	b.n	800e3f0 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e270:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e272:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e276:	d104      	bne.n	800e282 <f_lseek+0x29c>
 800e278:	687b      	ldr	r3, [r7, #4]
 800e27a:	2201      	movs	r2, #1
 800e27c:	755a      	strb	r2, [r3, #21]
 800e27e:	2301      	movs	r3, #1
 800e280:	e0b6      	b.n	800e3f0 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 800e282:	687b      	ldr	r3, [r7, #4]
 800e284:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e286:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e28c:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800e28e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e290:	2b00      	cmp	r3, #0
 800e292:	d05d      	beq.n	800e350 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 800e294:	e03a      	b.n	800e30c <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 800e296:	683a      	ldr	r2, [r7, #0]
 800e298:	69fb      	ldr	r3, [r7, #28]
 800e29a:	1ad3      	subs	r3, r2, r3
 800e29c:	603b      	str	r3, [r7, #0]
 800e29e:	687b      	ldr	r3, [r7, #4]
 800e2a0:	699a      	ldr	r2, [r3, #24]
 800e2a2:	69fb      	ldr	r3, [r7, #28]
 800e2a4:	441a      	add	r2, r3
 800e2a6:	687b      	ldr	r3, [r7, #4]
 800e2a8:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800e2aa:	687b      	ldr	r3, [r7, #4]
 800e2ac:	7d1b      	ldrb	r3, [r3, #20]
 800e2ae:	f003 0302 	and.w	r3, r3, #2
 800e2b2:	2b00      	cmp	r3, #0
 800e2b4:	d00b      	beq.n	800e2ce <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800e2b6:	687b      	ldr	r3, [r7, #4]
 800e2b8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800e2ba:	4618      	mov	r0, r3
 800e2bc:	f7fe fb3b 	bl	800c936 <create_chain>
 800e2c0:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800e2c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e2c4:	2b00      	cmp	r3, #0
 800e2c6:	d108      	bne.n	800e2da <f_lseek+0x2f4>
							ofs = 0; break;
 800e2c8:	2300      	movs	r3, #0
 800e2ca:	603b      	str	r3, [r7, #0]
 800e2cc:	e022      	b.n	800e314 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800e2ce:	687b      	ldr	r3, [r7, #4]
 800e2d0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800e2d2:	4618      	mov	r0, r3
 800e2d4:	f7fe f939 	bl	800c54a <get_fat>
 800e2d8:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e2da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e2dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e2e0:	d104      	bne.n	800e2ec <f_lseek+0x306>
 800e2e2:	687b      	ldr	r3, [r7, #4]
 800e2e4:	2201      	movs	r2, #1
 800e2e6:	755a      	strb	r2, [r3, #21]
 800e2e8:	2301      	movs	r3, #1
 800e2ea:	e081      	b.n	800e3f0 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800e2ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e2ee:	2b01      	cmp	r3, #1
 800e2f0:	d904      	bls.n	800e2fc <f_lseek+0x316>
 800e2f2:	68bb      	ldr	r3, [r7, #8]
 800e2f4:	695b      	ldr	r3, [r3, #20]
 800e2f6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e2f8:	429a      	cmp	r2, r3
 800e2fa:	d304      	bcc.n	800e306 <f_lseek+0x320>
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	2202      	movs	r2, #2
 800e300:	755a      	strb	r2, [r3, #21]
 800e302:	2302      	movs	r3, #2
 800e304:	e074      	b.n	800e3f0 <f_lseek+0x40a>
					fp->clust = clst;
 800e306:	687b      	ldr	r3, [r7, #4]
 800e308:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e30a:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800e30c:	683a      	ldr	r2, [r7, #0]
 800e30e:	69fb      	ldr	r3, [r7, #28]
 800e310:	429a      	cmp	r2, r3
 800e312:	d8c0      	bhi.n	800e296 <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	699a      	ldr	r2, [r3, #24]
 800e318:	683b      	ldr	r3, [r7, #0]
 800e31a:	441a      	add	r2, r3
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800e320:	683b      	ldr	r3, [r7, #0]
 800e322:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e326:	2b00      	cmp	r3, #0
 800e328:	d012      	beq.n	800e350 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800e32a:	68bb      	ldr	r3, [r7, #8]
 800e32c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800e32e:	4618      	mov	r0, r3
 800e330:	f7fe f8ec 	bl	800c50c <clust2sect>
 800e334:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800e336:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e338:	2b00      	cmp	r3, #0
 800e33a:	d104      	bne.n	800e346 <f_lseek+0x360>
 800e33c:	687b      	ldr	r3, [r7, #4]
 800e33e:	2202      	movs	r2, #2
 800e340:	755a      	strb	r2, [r3, #21]
 800e342:	2302      	movs	r3, #2
 800e344:	e054      	b.n	800e3f0 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 800e346:	683b      	ldr	r3, [r7, #0]
 800e348:	0a5b      	lsrs	r3, r3, #9
 800e34a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e34c:	4413      	add	r3, r2
 800e34e:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	699a      	ldr	r2, [r3, #24]
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	68db      	ldr	r3, [r3, #12]
 800e358:	429a      	cmp	r2, r3
 800e35a:	d90a      	bls.n	800e372 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	699a      	ldr	r2, [r3, #24]
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	7d1b      	ldrb	r3, [r3, #20]
 800e368:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e36c:	b2da      	uxtb	r2, r3
 800e36e:	687b      	ldr	r3, [r7, #4]
 800e370:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800e372:	687b      	ldr	r3, [r7, #4]
 800e374:	699b      	ldr	r3, [r3, #24]
 800e376:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e37a:	2b00      	cmp	r3, #0
 800e37c:	d036      	beq.n	800e3ec <f_lseek+0x406>
 800e37e:	687b      	ldr	r3, [r7, #4]
 800e380:	6a1b      	ldr	r3, [r3, #32]
 800e382:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e384:	429a      	cmp	r2, r3
 800e386:	d031      	beq.n	800e3ec <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800e388:	687b      	ldr	r3, [r7, #4]
 800e38a:	7d1b      	ldrb	r3, [r3, #20]
 800e38c:	b25b      	sxtb	r3, r3
 800e38e:	2b00      	cmp	r3, #0
 800e390:	da18      	bge.n	800e3c4 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e392:	68bb      	ldr	r3, [r7, #8]
 800e394:	7858      	ldrb	r0, [r3, #1]
 800e396:	687b      	ldr	r3, [r7, #4]
 800e398:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e39c:	687b      	ldr	r3, [r7, #4]
 800e39e:	6a1a      	ldr	r2, [r3, #32]
 800e3a0:	2301      	movs	r3, #1
 800e3a2:	f7fd fd27 	bl	800bdf4 <disk_write>
 800e3a6:	4603      	mov	r3, r0
 800e3a8:	2b00      	cmp	r3, #0
 800e3aa:	d004      	beq.n	800e3b6 <f_lseek+0x3d0>
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	2201      	movs	r2, #1
 800e3b0:	755a      	strb	r2, [r3, #21]
 800e3b2:	2301      	movs	r3, #1
 800e3b4:	e01c      	b.n	800e3f0 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800e3b6:	687b      	ldr	r3, [r7, #4]
 800e3b8:	7d1b      	ldrb	r3, [r3, #20]
 800e3ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e3be:	b2da      	uxtb	r2, r3
 800e3c0:	687b      	ldr	r3, [r7, #4]
 800e3c2:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800e3c4:	68bb      	ldr	r3, [r7, #8]
 800e3c6:	7858      	ldrb	r0, [r3, #1]
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e3ce:	2301      	movs	r3, #1
 800e3d0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e3d2:	f7fd fcef 	bl	800bdb4 <disk_read>
 800e3d6:	4603      	mov	r3, r0
 800e3d8:	2b00      	cmp	r3, #0
 800e3da:	d004      	beq.n	800e3e6 <f_lseek+0x400>
 800e3dc:	687b      	ldr	r3, [r7, #4]
 800e3de:	2201      	movs	r2, #1
 800e3e0:	755a      	strb	r2, [r3, #21]
 800e3e2:	2301      	movs	r3, #1
 800e3e4:	e004      	b.n	800e3f0 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 800e3e6:	687b      	ldr	r3, [r7, #4]
 800e3e8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e3ea:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800e3ec:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 800e3f0:	4618      	mov	r0, r3
 800e3f2:	3740      	adds	r7, #64	@ 0x40
 800e3f4:	46bd      	mov	sp, r7
 800e3f6:	bd80      	pop	{r7, pc}

0800e3f8 <f_mkfs>:
	BYTE opt,			/* Format option */
	DWORD au,			/* Size of allocation unit (cluster) [byte] */
	void* work,			/* Pointer to working buffer */
	UINT len			/* Size of working buffer */
)
{
 800e3f8:	b590      	push	{r4, r7, lr}
 800e3fa:	b09d      	sub	sp, #116	@ 0x74
 800e3fc:	af00      	add	r7, sp, #0
 800e3fe:	60f8      	str	r0, [r7, #12]
 800e400:	607a      	str	r2, [r7, #4]
 800e402:	603b      	str	r3, [r7, #0]
 800e404:	460b      	mov	r3, r1
 800e406:	72fb      	strb	r3, [r7, #11]
	const UINT n_fats = 1;		/* Number of FATs for FAT12/16/32 volume (1 or 2) */
 800e408:	2301      	movs	r3, #1
 800e40a:	647b      	str	r3, [r7, #68]	@ 0x44
	const UINT n_rootdir = 512;	/* Number of root directory entries for FAT12/16 volume */
 800e40c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e410:	643b      	str	r3, [r7, #64]	@ 0x40
	DWORD tbl[3];
#endif


	/* Check mounted drive and clear work area */
	vol = get_ldnumber(&path);					/* Get target logical drive */
 800e412:	f107 030c 	add.w	r3, r7, #12
 800e416:	4618      	mov	r0, r3
 800e418:	f7fe feab 	bl	800d172 <get_ldnumber>
 800e41c:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800e41e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e420:	2b00      	cmp	r3, #0
 800e422:	da02      	bge.n	800e42a <f_mkfs+0x32>
 800e424:	230b      	movs	r3, #11
 800e426:	f000 bc0d 	b.w	800ec44 <f_mkfs+0x84c>
	if (FatFs[vol]) FatFs[vol]->fs_type = 0;	/* Clear the volume */
 800e42a:	4a94      	ldr	r2, [pc, #592]	@ (800e67c <f_mkfs+0x284>)
 800e42c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e42e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e432:	2b00      	cmp	r3, #0
 800e434:	d005      	beq.n	800e442 <f_mkfs+0x4a>
 800e436:	4a91      	ldr	r2, [pc, #580]	@ (800e67c <f_mkfs+0x284>)
 800e438:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e43a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e43e:	2200      	movs	r2, #0
 800e440:	701a      	strb	r2, [r3, #0]
	pdrv = LD2PD(vol);	/* Physical drive */
 800e442:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e444:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	part = LD2PT(vol);	/* Partition (0:create as new, 1-4:get from partition table) */
 800e448:	2300      	movs	r3, #0
 800e44a:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a

	/* Check physical drive status */
	stat = disk_initialize(pdrv);
 800e44e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800e452:	4618      	mov	r0, r3
 800e454:	f7fd fc86 	bl	800bd64 <disk_initialize>
 800e458:	4603      	mov	r3, r0
 800e45a:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
	if (stat & STA_NOINIT) return FR_NOT_READY;
 800e45e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800e462:	f003 0301 	and.w	r3, r3, #1
 800e466:	2b00      	cmp	r3, #0
 800e468:	d001      	beq.n	800e46e <f_mkfs+0x76>
 800e46a:	2303      	movs	r3, #3
 800e46c:	e3ea      	b.n	800ec44 <f_mkfs+0x84c>
	if (stat & STA_PROTECT) return FR_WRITE_PROTECTED;
 800e46e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800e472:	f003 0304 	and.w	r3, r3, #4
 800e476:	2b00      	cmp	r3, #0
 800e478:	d001      	beq.n	800e47e <f_mkfs+0x86>
 800e47a:	230a      	movs	r3, #10
 800e47c:	e3e2      	b.n	800ec44 <f_mkfs+0x84c>
	if (disk_ioctl(pdrv, GET_BLOCK_SIZE, &sz_blk) != RES_OK || !sz_blk || sz_blk > 32768 || (sz_blk & (sz_blk - 1))) sz_blk = 1;	/* Erase block to align data area */
 800e47e:	f107 0214 	add.w	r2, r7, #20
 800e482:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800e486:	2103      	movs	r1, #3
 800e488:	4618      	mov	r0, r3
 800e48a:	f7fd fcd3 	bl	800be34 <disk_ioctl>
 800e48e:	4603      	mov	r3, r0
 800e490:	2b00      	cmp	r3, #0
 800e492:	d10c      	bne.n	800e4ae <f_mkfs+0xb6>
 800e494:	697b      	ldr	r3, [r7, #20]
 800e496:	2b00      	cmp	r3, #0
 800e498:	d009      	beq.n	800e4ae <f_mkfs+0xb6>
 800e49a:	697b      	ldr	r3, [r7, #20]
 800e49c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e4a0:	d805      	bhi.n	800e4ae <f_mkfs+0xb6>
 800e4a2:	697b      	ldr	r3, [r7, #20]
 800e4a4:	1e5a      	subs	r2, r3, #1
 800e4a6:	697b      	ldr	r3, [r7, #20]
 800e4a8:	4013      	ands	r3, r2
 800e4aa:	2b00      	cmp	r3, #0
 800e4ac:	d001      	beq.n	800e4b2 <f_mkfs+0xba>
 800e4ae:	2301      	movs	r3, #1
 800e4b0:	617b      	str	r3, [r7, #20]
#if _MAX_SS != _MIN_SS		/* Get sector size of the medium if variable sector size cfg. */
	if (disk_ioctl(pdrv, GET_SECTOR_SIZE, &ss) != RES_OK) return FR_DISK_ERR;
	if (ss > _MAX_SS || ss < _MIN_SS || (ss & (ss - 1))) return FR_DISK_ERR;
#else
	ss = _MAX_SS;
 800e4b2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e4b6:	86fb      	strh	r3, [r7, #54]	@ 0x36
#endif
	if ((au != 0 && au < ss) || au > 0x1000000 || (au & (au - 1))) return FR_INVALID_PARAMETER;	/* Check if au is valid */
 800e4b8:	687b      	ldr	r3, [r7, #4]
 800e4ba:	2b00      	cmp	r3, #0
 800e4bc:	d003      	beq.n	800e4c6 <f_mkfs+0xce>
 800e4be:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e4c0:	687a      	ldr	r2, [r7, #4]
 800e4c2:	429a      	cmp	r2, r3
 800e4c4:	d309      	bcc.n	800e4da <f_mkfs+0xe2>
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e4cc:	d805      	bhi.n	800e4da <f_mkfs+0xe2>
 800e4ce:	687b      	ldr	r3, [r7, #4]
 800e4d0:	1e5a      	subs	r2, r3, #1
 800e4d2:	687b      	ldr	r3, [r7, #4]
 800e4d4:	4013      	ands	r3, r2
 800e4d6:	2b00      	cmp	r3, #0
 800e4d8:	d001      	beq.n	800e4de <f_mkfs+0xe6>
 800e4da:	2313      	movs	r3, #19
 800e4dc:	e3b2      	b.n	800ec44 <f_mkfs+0x84c>
	au /= ss;	/* Cluster size in unit of sector */
 800e4de:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e4e0:	687a      	ldr	r2, [r7, #4]
 800e4e2:	fbb2 f3f3 	udiv	r3, r2, r3
 800e4e6:	607b      	str	r3, [r7, #4]

	/* Get working buffer */
	buf = (BYTE*)work;		/* Working buffer */
 800e4e8:	683b      	ldr	r3, [r7, #0]
 800e4ea:	633b      	str	r3, [r7, #48]	@ 0x30
	sz_buf = len / ss;		/* Size of working buffer (sector) */
 800e4ec:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e4ee:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800e4f2:	fbb2 f3f3 	udiv	r3, r2, r3
 800e4f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	szb_buf = sz_buf * ss;	/* Size of working buffer (byte) */
 800e4f8:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800e4fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e4fc:	fb02 f303 	mul.w	r3, r2, r3
 800e500:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (!szb_buf) return FR_MKFS_ABORTED;
 800e502:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e504:	2b00      	cmp	r3, #0
 800e506:	d101      	bne.n	800e50c <f_mkfs+0x114>
 800e508:	230e      	movs	r3, #14
 800e50a:	e39b      	b.n	800ec44 <f_mkfs+0x84c>
		if (!pte[PTE_System]) return FR_MKFS_ABORTED;	/* No partition? */
		b_vol = ld_dword(pte + PTE_StLba);		/* Get volume start sector */
		sz_vol = ld_dword(pte + PTE_SizLba);	/* Get volume size */
	} else {
		/* Create a single-partition in this function */
		if (disk_ioctl(pdrv, GET_SECTOR_COUNT, &sz_vol) != RES_OK) return FR_DISK_ERR;
 800e50c:	f107 0210 	add.w	r2, r7, #16
 800e510:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800e514:	2101      	movs	r1, #1
 800e516:	4618      	mov	r0, r3
 800e518:	f7fd fc8c 	bl	800be34 <disk_ioctl>
 800e51c:	4603      	mov	r3, r0
 800e51e:	2b00      	cmp	r3, #0
 800e520:	d001      	beq.n	800e526 <f_mkfs+0x12e>
 800e522:	2301      	movs	r3, #1
 800e524:	e38e      	b.n	800ec44 <f_mkfs+0x84c>
		b_vol = (opt & FM_SFD) ? 0 : 63;		/* Volume start sector */
 800e526:	7afb      	ldrb	r3, [r7, #11]
 800e528:	f003 0308 	and.w	r3, r3, #8
 800e52c:	2b00      	cmp	r3, #0
 800e52e:	d001      	beq.n	800e534 <f_mkfs+0x13c>
 800e530:	2300      	movs	r3, #0
 800e532:	e000      	b.n	800e536 <f_mkfs+0x13e>
 800e534:	233f      	movs	r3, #63	@ 0x3f
 800e536:	627b      	str	r3, [r7, #36]	@ 0x24
		if (sz_vol < b_vol) return FR_MKFS_ABORTED;
 800e538:	693b      	ldr	r3, [r7, #16]
 800e53a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e53c:	429a      	cmp	r2, r3
 800e53e:	d901      	bls.n	800e544 <f_mkfs+0x14c>
 800e540:	230e      	movs	r3, #14
 800e542:	e37f      	b.n	800ec44 <f_mkfs+0x84c>
		sz_vol -= b_vol;						/* Volume size */
 800e544:	693a      	ldr	r2, [r7, #16]
 800e546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e548:	1ad3      	subs	r3, r2, r3
 800e54a:	613b      	str	r3, [r7, #16]
	}
	if (sz_vol < 128) return FR_MKFS_ABORTED;	/* Check if volume size is >=128s */
 800e54c:	693b      	ldr	r3, [r7, #16]
 800e54e:	2b7f      	cmp	r3, #127	@ 0x7f
 800e550:	d801      	bhi.n	800e556 <f_mkfs+0x15e>
 800e552:	230e      	movs	r3, #14
 800e554:	e376      	b.n	800ec44 <f_mkfs+0x84c>
		if (_FS_EXFAT && (opt & FM_EXFAT)) {	/* exFAT possible? */
			if ((opt & FM_ANY) == FM_EXFAT || sz_vol >= 0x4000000 || au > 128) {	/* exFAT only, vol >= 64Ms or au > 128s ? */
				fmt = FS_EXFAT; break;
			}
		}
		if (au > 128) return FR_INVALID_PARAMETER;	/* Too large au for FAT/FAT32 */
 800e556:	687b      	ldr	r3, [r7, #4]
 800e558:	2b80      	cmp	r3, #128	@ 0x80
 800e55a:	d901      	bls.n	800e560 <f_mkfs+0x168>
 800e55c:	2313      	movs	r3, #19
 800e55e:	e371      	b.n	800ec44 <f_mkfs+0x84c>
		if (opt & FM_FAT32) {	/* FAT32 possible? */
 800e560:	7afb      	ldrb	r3, [r7, #11]
 800e562:	f003 0302 	and.w	r3, r3, #2
 800e566:	2b00      	cmp	r3, #0
 800e568:	d00d      	beq.n	800e586 <f_mkfs+0x18e>
			if ((opt & FM_ANY) == FM_FAT32 || !(opt & FM_FAT)) {	/* FAT32 only or no-FAT? */
 800e56a:	7afb      	ldrb	r3, [r7, #11]
 800e56c:	f003 0307 	and.w	r3, r3, #7
 800e570:	2b02      	cmp	r3, #2
 800e572:	d004      	beq.n	800e57e <f_mkfs+0x186>
 800e574:	7afb      	ldrb	r3, [r7, #11]
 800e576:	f003 0301 	and.w	r3, r3, #1
 800e57a:	2b00      	cmp	r3, #0
 800e57c:	d103      	bne.n	800e586 <f_mkfs+0x18e>
				fmt = FS_FAT32; break;
 800e57e:	2303      	movs	r3, #3
 800e580:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800e584:	e009      	b.n	800e59a <f_mkfs+0x1a2>
			}
		}
		if (!(opt & FM_FAT)) return FR_INVALID_PARAMETER;	/* no-FAT? */
 800e586:	7afb      	ldrb	r3, [r7, #11]
 800e588:	f003 0301 	and.w	r3, r3, #1
 800e58c:	2b00      	cmp	r3, #0
 800e58e:	d101      	bne.n	800e594 <f_mkfs+0x19c>
 800e590:	2313      	movs	r3, #19
 800e592:	e357      	b.n	800ec44 <f_mkfs+0x84c>
		fmt = FS_FAT16;
 800e594:	2302      	movs	r3, #2
 800e596:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

	} else
#endif	/* _FS_EXFAT */
	{	/* Create an FAT12/16/32 volume */
		do {
			pau = au;
 800e59a:	687b      	ldr	r3, [r7, #4]
 800e59c:	653b      	str	r3, [r7, #80]	@ 0x50
			/* Pre-determine number of clusters and FAT sub-type */
			if (fmt == FS_FAT32) {	/* FAT32 volume */
 800e59e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800e5a2:	2b03      	cmp	r3, #3
 800e5a4:	d13c      	bne.n	800e620 <f_mkfs+0x228>
				if (!pau) {	/* au auto-selection */
 800e5a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e5a8:	2b00      	cmp	r3, #0
 800e5aa:	d11b      	bne.n	800e5e4 <f_mkfs+0x1ec>
					n = sz_vol / 0x20000;	/* Volume size in unit of 128KS */
 800e5ac:	693b      	ldr	r3, [r7, #16]
 800e5ae:	0c5b      	lsrs	r3, r3, #17
 800e5b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
					for (i = 0, pau = 1; cst32[i] && cst32[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 800e5b2:	2300      	movs	r3, #0
 800e5b4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e5b6:	2301      	movs	r3, #1
 800e5b8:	653b      	str	r3, [r7, #80]	@ 0x50
 800e5ba:	e005      	b.n	800e5c8 <f_mkfs+0x1d0>
 800e5bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e5be:	3301      	adds	r3, #1
 800e5c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e5c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e5c4:	005b      	lsls	r3, r3, #1
 800e5c6:	653b      	str	r3, [r7, #80]	@ 0x50
 800e5c8:	4a2d      	ldr	r2, [pc, #180]	@ (800e680 <f_mkfs+0x288>)
 800e5ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e5cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e5d0:	2b00      	cmp	r3, #0
 800e5d2:	d007      	beq.n	800e5e4 <f_mkfs+0x1ec>
 800e5d4:	4a2a      	ldr	r2, [pc, #168]	@ (800e680 <f_mkfs+0x288>)
 800e5d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e5d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e5dc:	461a      	mov	r2, r3
 800e5de:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e5e0:	4293      	cmp	r3, r2
 800e5e2:	d2eb      	bcs.n	800e5bc <f_mkfs+0x1c4>
				}
				n_clst = sz_vol / pau;	/* Number of clusters */
 800e5e4:	693a      	ldr	r2, [r7, #16]
 800e5e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e5e8:	fbb2 f3f3 	udiv	r3, r2, r3
 800e5ec:	623b      	str	r3, [r7, #32]
				sz_fat = (n_clst * 4 + 8 + ss - 1) / ss;	/* FAT size [sector] */
 800e5ee:	6a3b      	ldr	r3, [r7, #32]
 800e5f0:	3302      	adds	r3, #2
 800e5f2:	009a      	lsls	r2, r3, #2
 800e5f4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e5f6:	4413      	add	r3, r2
 800e5f8:	1e5a      	subs	r2, r3, #1
 800e5fa:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e5fc:	fbb2 f3f3 	udiv	r3, r2, r3
 800e600:	66bb      	str	r3, [r7, #104]	@ 0x68
				sz_rsv = 32;	/* Number of reserved sectors */
 800e602:	2320      	movs	r3, #32
 800e604:	657b      	str	r3, [r7, #84]	@ 0x54
				sz_dir = 0;		/* No static directory */
 800e606:	2300      	movs	r3, #0
 800e608:	66fb      	str	r3, [r7, #108]	@ 0x6c
				if (n_clst <= MAX_FAT16 || n_clst > MAX_FAT32) return FR_MKFS_ABORTED;
 800e60a:	6a3b      	ldr	r3, [r7, #32]
 800e60c:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800e610:	4293      	cmp	r3, r2
 800e612:	d903      	bls.n	800e61c <f_mkfs+0x224>
 800e614:	6a3b      	ldr	r3, [r7, #32]
 800e616:	4a1b      	ldr	r2, [pc, #108]	@ (800e684 <f_mkfs+0x28c>)
 800e618:	4293      	cmp	r3, r2
 800e61a:	d952      	bls.n	800e6c2 <f_mkfs+0x2ca>
 800e61c:	230e      	movs	r3, #14
 800e61e:	e311      	b.n	800ec44 <f_mkfs+0x84c>
			} else {				/* FAT12/16 volume */
				if (!pau) {	/* au auto-selection */
 800e620:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e622:	2b00      	cmp	r3, #0
 800e624:	d11b      	bne.n	800e65e <f_mkfs+0x266>
					n = sz_vol / 0x1000;	/* Volume size in unit of 4KS */
 800e626:	693b      	ldr	r3, [r7, #16]
 800e628:	0b1b      	lsrs	r3, r3, #12
 800e62a:	65fb      	str	r3, [r7, #92]	@ 0x5c
					for (i = 0, pau = 1; cst[i] && cst[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 800e62c:	2300      	movs	r3, #0
 800e62e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e630:	2301      	movs	r3, #1
 800e632:	653b      	str	r3, [r7, #80]	@ 0x50
 800e634:	e005      	b.n	800e642 <f_mkfs+0x24a>
 800e636:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e638:	3301      	adds	r3, #1
 800e63a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e63c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e63e:	005b      	lsls	r3, r3, #1
 800e640:	653b      	str	r3, [r7, #80]	@ 0x50
 800e642:	4a11      	ldr	r2, [pc, #68]	@ (800e688 <f_mkfs+0x290>)
 800e644:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e646:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e64a:	2b00      	cmp	r3, #0
 800e64c:	d007      	beq.n	800e65e <f_mkfs+0x266>
 800e64e:	4a0e      	ldr	r2, [pc, #56]	@ (800e688 <f_mkfs+0x290>)
 800e650:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e652:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e656:	461a      	mov	r2, r3
 800e658:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e65a:	4293      	cmp	r3, r2
 800e65c:	d2eb      	bcs.n	800e636 <f_mkfs+0x23e>
				}
				n_clst = sz_vol / pau;
 800e65e:	693a      	ldr	r2, [r7, #16]
 800e660:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e662:	fbb2 f3f3 	udiv	r3, r2, r3
 800e666:	623b      	str	r3, [r7, #32]
				if (n_clst > MAX_FAT12) {
 800e668:	6a3b      	ldr	r3, [r7, #32]
 800e66a:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800e66e:	4293      	cmp	r3, r2
 800e670:	d90c      	bls.n	800e68c <f_mkfs+0x294>
					n = n_clst * 2 + 4;		/* FAT size [byte] */
 800e672:	6a3b      	ldr	r3, [r7, #32]
 800e674:	3302      	adds	r3, #2
 800e676:	005b      	lsls	r3, r3, #1
 800e678:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e67a:	e012      	b.n	800e6a2 <f_mkfs+0x2aa>
 800e67c:	20010510 	.word	0x20010510
 800e680:	08010a88 	.word	0x08010a88
 800e684:	0ffffff5 	.word	0x0ffffff5
 800e688:	08010a98 	.word	0x08010a98
				} else {
					fmt = FS_FAT12;
 800e68c:	2301      	movs	r3, #1
 800e68e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
					n = (n_clst * 3 + 1) / 2 + 3;	/* FAT size [byte] */
 800e692:	6a3a      	ldr	r2, [r7, #32]
 800e694:	4613      	mov	r3, r2
 800e696:	005b      	lsls	r3, r3, #1
 800e698:	4413      	add	r3, r2
 800e69a:	3301      	adds	r3, #1
 800e69c:	085b      	lsrs	r3, r3, #1
 800e69e:	3303      	adds	r3, #3
 800e6a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
				}
				sz_fat = (n + ss - 1) / ss;		/* FAT size [sector] */
 800e6a2:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800e6a4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e6a6:	4413      	add	r3, r2
 800e6a8:	1e5a      	subs	r2, r3, #1
 800e6aa:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e6ac:	fbb2 f3f3 	udiv	r3, r2, r3
 800e6b0:	66bb      	str	r3, [r7, #104]	@ 0x68
				sz_rsv = 1;						/* Number of reserved sectors */
 800e6b2:	2301      	movs	r3, #1
 800e6b4:	657b      	str	r3, [r7, #84]	@ 0x54
				sz_dir = (DWORD)n_rootdir * SZDIRE / ss;	/* Rootdir size [sector] */
 800e6b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e6b8:	015a      	lsls	r2, r3, #5
 800e6ba:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e6bc:	fbb2 f3f3 	udiv	r3, r2, r3
 800e6c0:	66fb      	str	r3, [r7, #108]	@ 0x6c
			}
			b_fat = b_vol + sz_rsv;						/* FAT base */
 800e6c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e6c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e6c6:	4413      	add	r3, r2
 800e6c8:	65bb      	str	r3, [r7, #88]	@ 0x58
			b_data = b_fat + sz_fat * n_fats + sz_dir;	/* Data base */
 800e6ca:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e6cc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e6ce:	fb03 f202 	mul.w	r2, r3, r2
 800e6d2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e6d4:	4413      	add	r3, r2
 800e6d6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800e6d8:	4413      	add	r3, r2
 800e6da:	61fb      	str	r3, [r7, #28]

			/* Align data base to erase block boundary (for flash memory media) */
			n = ((b_data + sz_blk - 1) & ~(sz_blk - 1)) - b_data;	/* Next nearest erase block from current data base */
 800e6dc:	697a      	ldr	r2, [r7, #20]
 800e6de:	69fb      	ldr	r3, [r7, #28]
 800e6e0:	4413      	add	r3, r2
 800e6e2:	1e5a      	subs	r2, r3, #1
 800e6e4:	697b      	ldr	r3, [r7, #20]
 800e6e6:	425b      	negs	r3, r3
 800e6e8:	401a      	ands	r2, r3
 800e6ea:	69fb      	ldr	r3, [r7, #28]
 800e6ec:	1ad3      	subs	r3, r2, r3
 800e6ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
			if (fmt == FS_FAT32) {		/* FAT32: Move FAT base */
 800e6f0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800e6f4:	2b03      	cmp	r3, #3
 800e6f6:	d108      	bne.n	800e70a <f_mkfs+0x312>
				sz_rsv += n; b_fat += n;
 800e6f8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e6fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e6fc:	4413      	add	r3, r2
 800e6fe:	657b      	str	r3, [r7, #84]	@ 0x54
 800e700:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e702:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e704:	4413      	add	r3, r2
 800e706:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e708:	e006      	b.n	800e718 <f_mkfs+0x320>
			} else {					/* FAT12/16: Expand FAT size */
				sz_fat += n / n_fats;
 800e70a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800e70c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e70e:	fbb2 f3f3 	udiv	r3, r2, r3
 800e712:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800e714:	4413      	add	r3, r2
 800e716:	66bb      	str	r3, [r7, #104]	@ 0x68
			}

			/* Determine number of clusters and final check of validity of the FAT sub-type */
			if (sz_vol < b_data + pau * 16 - b_vol) return FR_MKFS_ABORTED;	/* Too small volume */
 800e718:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e71a:	011a      	lsls	r2, r3, #4
 800e71c:	69fb      	ldr	r3, [r7, #28]
 800e71e:	441a      	add	r2, r3
 800e720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e722:	1ad2      	subs	r2, r2, r3
 800e724:	693b      	ldr	r3, [r7, #16]
 800e726:	429a      	cmp	r2, r3
 800e728:	d901      	bls.n	800e72e <f_mkfs+0x336>
 800e72a:	230e      	movs	r3, #14
 800e72c:	e28a      	b.n	800ec44 <f_mkfs+0x84c>
			n_clst = (sz_vol - sz_rsv - sz_fat * n_fats - sz_dir) / pau;
 800e72e:	693a      	ldr	r2, [r7, #16]
 800e730:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e732:	1ad2      	subs	r2, r2, r3
 800e734:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e736:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e738:	fb01 f303 	mul.w	r3, r1, r3
 800e73c:	1ad2      	subs	r2, r2, r3
 800e73e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e740:	1ad2      	subs	r2, r2, r3
 800e742:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e744:	fbb2 f3f3 	udiv	r3, r2, r3
 800e748:	623b      	str	r3, [r7, #32]
			if (fmt == FS_FAT32) {
 800e74a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800e74e:	2b03      	cmp	r3, #3
 800e750:	d10f      	bne.n	800e772 <f_mkfs+0x37a>
				if (n_clst <= MAX_FAT16) {	/* Too few clusters for FAT32 */
 800e752:	6a3b      	ldr	r3, [r7, #32]
 800e754:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800e758:	4293      	cmp	r3, r2
 800e75a:	d80a      	bhi.n	800e772 <f_mkfs+0x37a>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	2b00      	cmp	r3, #0
 800e760:	d105      	bne.n	800e76e <f_mkfs+0x376>
 800e762:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e764:	085b      	lsrs	r3, r3, #1
 800e766:	607b      	str	r3, [r7, #4]
 800e768:	687b      	ldr	r3, [r7, #4]
 800e76a:	2b00      	cmp	r3, #0
 800e76c:	d144      	bne.n	800e7f8 <f_mkfs+0x400>
					return FR_MKFS_ABORTED;
 800e76e:	230e      	movs	r3, #14
 800e770:	e268      	b.n	800ec44 <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT16) {
 800e772:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800e776:	2b02      	cmp	r3, #2
 800e778:	d133      	bne.n	800e7e2 <f_mkfs+0x3ea>
				if (n_clst > MAX_FAT16) {	/* Too many clusters for FAT16 */
 800e77a:	6a3b      	ldr	r3, [r7, #32]
 800e77c:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800e780:	4293      	cmp	r3, r2
 800e782:	d91e      	bls.n	800e7c2 <f_mkfs+0x3ca>
					if (!au && (pau * 2) <= 64) {
 800e784:	687b      	ldr	r3, [r7, #4]
 800e786:	2b00      	cmp	r3, #0
 800e788:	d107      	bne.n	800e79a <f_mkfs+0x3a2>
 800e78a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e78c:	005b      	lsls	r3, r3, #1
 800e78e:	2b40      	cmp	r3, #64	@ 0x40
 800e790:	d803      	bhi.n	800e79a <f_mkfs+0x3a2>
						au = pau * 2; continue;		/* Adjust cluster size and retry */
 800e792:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e794:	005b      	lsls	r3, r3, #1
 800e796:	607b      	str	r3, [r7, #4]
 800e798:	e033      	b.n	800e802 <f_mkfs+0x40a>
					}
					if ((opt & FM_FAT32)) {
 800e79a:	7afb      	ldrb	r3, [r7, #11]
 800e79c:	f003 0302 	and.w	r3, r3, #2
 800e7a0:	2b00      	cmp	r3, #0
 800e7a2:	d003      	beq.n	800e7ac <f_mkfs+0x3b4>
						fmt = FS_FAT32; continue;	/* Switch type to FAT32 and retry */
 800e7a4:	2303      	movs	r3, #3
 800e7a6:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800e7aa:	e02a      	b.n	800e802 <f_mkfs+0x40a>
					}
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	2b00      	cmp	r3, #0
 800e7b0:	d105      	bne.n	800e7be <f_mkfs+0x3c6>
 800e7b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e7b4:	005b      	lsls	r3, r3, #1
 800e7b6:	607b      	str	r3, [r7, #4]
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	2b80      	cmp	r3, #128	@ 0x80
 800e7bc:	d91e      	bls.n	800e7fc <f_mkfs+0x404>
					return FR_MKFS_ABORTED;
 800e7be:	230e      	movs	r3, #14
 800e7c0:	e240      	b.n	800ec44 <f_mkfs+0x84c>
				}
				if  (n_clst <= MAX_FAT12) {	/* Too few clusters for FAT16 */
 800e7c2:	6a3b      	ldr	r3, [r7, #32]
 800e7c4:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800e7c8:	4293      	cmp	r3, r2
 800e7ca:	d80a      	bhi.n	800e7e2 <f_mkfs+0x3ea>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800e7cc:	687b      	ldr	r3, [r7, #4]
 800e7ce:	2b00      	cmp	r3, #0
 800e7d0:	d105      	bne.n	800e7de <f_mkfs+0x3e6>
 800e7d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e7d4:	005b      	lsls	r3, r3, #1
 800e7d6:	607b      	str	r3, [r7, #4]
 800e7d8:	687b      	ldr	r3, [r7, #4]
 800e7da:	2b80      	cmp	r3, #128	@ 0x80
 800e7dc:	d910      	bls.n	800e800 <f_mkfs+0x408>
					return FR_MKFS_ABORTED;
 800e7de:	230e      	movs	r3, #14
 800e7e0:	e230      	b.n	800ec44 <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT12 && n_clst > MAX_FAT12) return FR_MKFS_ABORTED;	/* Too many clusters for FAT12 */
 800e7e2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800e7e6:	2b01      	cmp	r3, #1
 800e7e8:	d10c      	bne.n	800e804 <f_mkfs+0x40c>
 800e7ea:	6a3b      	ldr	r3, [r7, #32]
 800e7ec:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800e7f0:	4293      	cmp	r3, r2
 800e7f2:	d907      	bls.n	800e804 <f_mkfs+0x40c>
 800e7f4:	230e      	movs	r3, #14
 800e7f6:	e225      	b.n	800ec44 <f_mkfs+0x84c>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 800e7f8:	bf00      	nop
 800e7fa:	e6ce      	b.n	800e59a <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800e7fc:	bf00      	nop
 800e7fe:	e6cc      	b.n	800e59a <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800e800:	bf00      	nop
			pau = au;
 800e802:	e6ca      	b.n	800e59a <f_mkfs+0x1a2>

			/* Ok, it is the valid cluster configuration */
			break;
 800e804:	bf00      	nop
#if _USE_TRIM
		tbl[0] = b_vol; tbl[1] = b_vol + sz_vol - 1;	/* Inform the device the volume area can be erased */
		disk_ioctl(pdrv, CTRL_TRIM, tbl);
#endif
		/* Create FAT VBR */
		mem_set(buf, 0, ss);
 800e806:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e808:	461a      	mov	r2, r3
 800e80a:	2100      	movs	r1, #0
 800e80c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800e80e:	f7fd fbd3 	bl	800bfb8 <mem_set>
		mem_cpy(buf + BS_JmpBoot, "\xEB\xFE\x90" "MSDOS5.0", 11);/* Boot jump code (x86), OEM name */
 800e812:	220b      	movs	r2, #11
 800e814:	49b2      	ldr	r1, [pc, #712]	@ (800eae0 <f_mkfs+0x6e8>)
 800e816:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800e818:	f7fd fbad 	bl	800bf76 <mem_cpy>
		st_word(buf + BPB_BytsPerSec, ss);				/* Sector size [byte] */
 800e81c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e81e:	330b      	adds	r3, #11
 800e820:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800e822:	4611      	mov	r1, r2
 800e824:	4618      	mov	r0, r3
 800e826:	f7fd fb5f 	bl	800bee8 <st_word>
		buf[BPB_SecPerClus] = (BYTE)pau;				/* Cluster size [sector] */
 800e82a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e82c:	330d      	adds	r3, #13
 800e82e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800e830:	b2d2      	uxtb	r2, r2
 800e832:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RsvdSecCnt, (WORD)sz_rsv);	/* Size of reserved area */
 800e834:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e836:	330e      	adds	r3, #14
 800e838:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e83a:	b292      	uxth	r2, r2
 800e83c:	4611      	mov	r1, r2
 800e83e:	4618      	mov	r0, r3
 800e840:	f7fd fb52 	bl	800bee8 <st_word>
		buf[BPB_NumFATs] = (BYTE)n_fats;				/* Number of FATs */
 800e844:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e846:	3310      	adds	r3, #16
 800e848:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e84a:	b2d2      	uxtb	r2, r2
 800e84c:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RootEntCnt, (WORD)((fmt == FS_FAT32) ? 0 : n_rootdir));	/* Number of root directory entries */
 800e84e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e850:	f103 0211 	add.w	r2, r3, #17
 800e854:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800e858:	2b03      	cmp	r3, #3
 800e85a:	d002      	beq.n	800e862 <f_mkfs+0x46a>
 800e85c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e85e:	b29b      	uxth	r3, r3
 800e860:	e000      	b.n	800e864 <f_mkfs+0x46c>
 800e862:	2300      	movs	r3, #0
 800e864:	4619      	mov	r1, r3
 800e866:	4610      	mov	r0, r2
 800e868:	f7fd fb3e 	bl	800bee8 <st_word>
		if (sz_vol < 0x10000) {
 800e86c:	693b      	ldr	r3, [r7, #16]
 800e86e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e872:	d208      	bcs.n	800e886 <f_mkfs+0x48e>
			st_word(buf + BPB_TotSec16, (WORD)sz_vol);	/* Volume size in 16-bit LBA */
 800e874:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e876:	3313      	adds	r3, #19
 800e878:	693a      	ldr	r2, [r7, #16]
 800e87a:	b292      	uxth	r2, r2
 800e87c:	4611      	mov	r1, r2
 800e87e:	4618      	mov	r0, r3
 800e880:	f7fd fb32 	bl	800bee8 <st_word>
 800e884:	e006      	b.n	800e894 <f_mkfs+0x49c>
		} else {
			st_dword(buf + BPB_TotSec32, sz_vol);		/* Volume size in 32-bit LBA */
 800e886:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e888:	3320      	adds	r3, #32
 800e88a:	693a      	ldr	r2, [r7, #16]
 800e88c:	4611      	mov	r1, r2
 800e88e:	4618      	mov	r0, r3
 800e890:	f7fd fb45 	bl	800bf1e <st_dword>
		}
		buf[BPB_Media] = 0xF8;							/* Media descriptor byte */
 800e894:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e896:	3315      	adds	r3, #21
 800e898:	22f8      	movs	r2, #248	@ 0xf8
 800e89a:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_SecPerTrk, 63);				/* Number of sectors per track (for int13) */
 800e89c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e89e:	3318      	adds	r3, #24
 800e8a0:	213f      	movs	r1, #63	@ 0x3f
 800e8a2:	4618      	mov	r0, r3
 800e8a4:	f7fd fb20 	bl	800bee8 <st_word>
		st_word(buf + BPB_NumHeads, 255);				/* Number of heads (for int13) */
 800e8a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e8aa:	331a      	adds	r3, #26
 800e8ac:	21ff      	movs	r1, #255	@ 0xff
 800e8ae:	4618      	mov	r0, r3
 800e8b0:	f7fd fb1a 	bl	800bee8 <st_word>
		st_dword(buf + BPB_HiddSec, b_vol);				/* Volume offset in the physical drive [sector] */
 800e8b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e8b6:	331c      	adds	r3, #28
 800e8b8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800e8ba:	4618      	mov	r0, r3
 800e8bc:	f7fd fb2f 	bl	800bf1e <st_dword>
		if (fmt == FS_FAT32) {
 800e8c0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800e8c4:	2b03      	cmp	r3, #3
 800e8c6:	d131      	bne.n	800e92c <f_mkfs+0x534>
			st_dword(buf + BS_VolID32, GET_FATTIME());	/* VSN */
 800e8c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e8ca:	f103 0443 	add.w	r4, r3, #67	@ 0x43
 800e8ce:	f7f9 ff19 	bl	8008704 <get_fattime>
 800e8d2:	4603      	mov	r3, r0
 800e8d4:	4619      	mov	r1, r3
 800e8d6:	4620      	mov	r0, r4
 800e8d8:	f7fd fb21 	bl	800bf1e <st_dword>
			st_dword(buf + BPB_FATSz32, sz_fat);		/* FAT size [sector] */
 800e8dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e8de:	3324      	adds	r3, #36	@ 0x24
 800e8e0:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800e8e2:	4618      	mov	r0, r3
 800e8e4:	f7fd fb1b 	bl	800bf1e <st_dword>
			st_dword(buf + BPB_RootClus32, 2);			/* Root directory cluster # (2) */
 800e8e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e8ea:	332c      	adds	r3, #44	@ 0x2c
 800e8ec:	2102      	movs	r1, #2
 800e8ee:	4618      	mov	r0, r3
 800e8f0:	f7fd fb15 	bl	800bf1e <st_dword>
			st_word(buf + BPB_FSInfo32, 1);				/* Offset of FSINFO sector (VBR + 1) */
 800e8f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e8f6:	3330      	adds	r3, #48	@ 0x30
 800e8f8:	2101      	movs	r1, #1
 800e8fa:	4618      	mov	r0, r3
 800e8fc:	f7fd faf4 	bl	800bee8 <st_word>
			st_word(buf + BPB_BkBootSec32, 6);			/* Offset of backup VBR (VBR + 6) */
 800e900:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e902:	3332      	adds	r3, #50	@ 0x32
 800e904:	2106      	movs	r1, #6
 800e906:	4618      	mov	r0, r3
 800e908:	f7fd faee 	bl	800bee8 <st_word>
			buf[BS_DrvNum32] = 0x80;					/* Drive number (for int13) */
 800e90c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e90e:	3340      	adds	r3, #64	@ 0x40
 800e910:	2280      	movs	r2, #128	@ 0x80
 800e912:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig32] = 0x29;					/* Extended boot signature */
 800e914:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e916:	3342      	adds	r3, #66	@ 0x42
 800e918:	2229      	movs	r2, #41	@ 0x29
 800e91a:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab32, "NO NAME    " "FAT32   ", 19);	/* Volume label, FAT signature */
 800e91c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e91e:	3347      	adds	r3, #71	@ 0x47
 800e920:	2213      	movs	r2, #19
 800e922:	4970      	ldr	r1, [pc, #448]	@ (800eae4 <f_mkfs+0x6ec>)
 800e924:	4618      	mov	r0, r3
 800e926:	f7fd fb26 	bl	800bf76 <mem_cpy>
 800e92a:	e020      	b.n	800e96e <f_mkfs+0x576>
		} else {
			st_dword(buf + BS_VolID, GET_FATTIME());	/* VSN */
 800e92c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e92e:	f103 0427 	add.w	r4, r3, #39	@ 0x27
 800e932:	f7f9 fee7 	bl	8008704 <get_fattime>
 800e936:	4603      	mov	r3, r0
 800e938:	4619      	mov	r1, r3
 800e93a:	4620      	mov	r0, r4
 800e93c:	f7fd faef 	bl	800bf1e <st_dword>
			st_word(buf + BPB_FATSz16, (WORD)sz_fat);	/* FAT size [sector] */
 800e940:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e942:	3316      	adds	r3, #22
 800e944:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800e946:	b292      	uxth	r2, r2
 800e948:	4611      	mov	r1, r2
 800e94a:	4618      	mov	r0, r3
 800e94c:	f7fd facc 	bl	800bee8 <st_word>
			buf[BS_DrvNum] = 0x80;						/* Drive number (for int13) */
 800e950:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e952:	3324      	adds	r3, #36	@ 0x24
 800e954:	2280      	movs	r2, #128	@ 0x80
 800e956:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig] = 0x29;						/* Extended boot signature */
 800e958:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e95a:	3326      	adds	r3, #38	@ 0x26
 800e95c:	2229      	movs	r2, #41	@ 0x29
 800e95e:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab, "NO NAME    " "FAT     ", 19);	/* Volume label, FAT signature */
 800e960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e962:	332b      	adds	r3, #43	@ 0x2b
 800e964:	2213      	movs	r2, #19
 800e966:	4960      	ldr	r1, [pc, #384]	@ (800eae8 <f_mkfs+0x6f0>)
 800e968:	4618      	mov	r0, r3
 800e96a:	f7fd fb04 	bl	800bf76 <mem_cpy>
		}
		st_word(buf + BS_55AA, 0xAA55);					/* Signature (offset is fixed here regardless of sector size) */
 800e96e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e970:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800e974:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800e978:	4618      	mov	r0, r3
 800e97a:	f7fd fab5 	bl	800bee8 <st_word>
		if (disk_write(pdrv, buf, b_vol, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the VBR sector */
 800e97e:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 800e982:	2301      	movs	r3, #1
 800e984:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e986:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800e988:	f7fd fa34 	bl	800bdf4 <disk_write>
 800e98c:	4603      	mov	r3, r0
 800e98e:	2b00      	cmp	r3, #0
 800e990:	d001      	beq.n	800e996 <f_mkfs+0x59e>
 800e992:	2301      	movs	r3, #1
 800e994:	e156      	b.n	800ec44 <f_mkfs+0x84c>

		/* Create FSINFO record if needed */
		if (fmt == FS_FAT32) {
 800e996:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800e99a:	2b03      	cmp	r3, #3
 800e99c:	d140      	bne.n	800ea20 <f_mkfs+0x628>
			disk_write(pdrv, buf, b_vol + 6, 1);		/* Write backup VBR (VBR + 6) */
 800e99e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9a0:	1d9a      	adds	r2, r3, #6
 800e9a2:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 800e9a6:	2301      	movs	r3, #1
 800e9a8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800e9aa:	f7fd fa23 	bl	800bdf4 <disk_write>
			mem_set(buf, 0, ss);
 800e9ae:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e9b0:	461a      	mov	r2, r3
 800e9b2:	2100      	movs	r1, #0
 800e9b4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800e9b6:	f7fd faff 	bl	800bfb8 <mem_set>
			st_dword(buf + FSI_LeadSig, 0x41615252);
 800e9ba:	494c      	ldr	r1, [pc, #304]	@ (800eaec <f_mkfs+0x6f4>)
 800e9bc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800e9be:	f7fd faae 	bl	800bf1e <st_dword>
			st_dword(buf + FSI_StrucSig, 0x61417272);
 800e9c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e9c4:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800e9c8:	4949      	ldr	r1, [pc, #292]	@ (800eaf0 <f_mkfs+0x6f8>)
 800e9ca:	4618      	mov	r0, r3
 800e9cc:	f7fd faa7 	bl	800bf1e <st_dword>
			st_dword(buf + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
 800e9d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e9d2:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800e9d6:	6a3b      	ldr	r3, [r7, #32]
 800e9d8:	3b01      	subs	r3, #1
 800e9da:	4619      	mov	r1, r3
 800e9dc:	4610      	mov	r0, r2
 800e9de:	f7fd fa9e 	bl	800bf1e <st_dword>
			st_dword(buf + FSI_Nxt_Free, 2);			/* Last allocated cluster# */
 800e9e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e9e4:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800e9e8:	2102      	movs	r1, #2
 800e9ea:	4618      	mov	r0, r3
 800e9ec:	f7fd fa97 	bl	800bf1e <st_dword>
			st_word(buf + BS_55AA, 0xAA55);
 800e9f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e9f2:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800e9f6:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800e9fa:	4618      	mov	r0, r3
 800e9fc:	f7fd fa74 	bl	800bee8 <st_word>
			disk_write(pdrv, buf, b_vol + 7, 1);		/* Write backup FSINFO (VBR + 7) */
 800ea00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea02:	1dda      	adds	r2, r3, #7
 800ea04:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 800ea08:	2301      	movs	r3, #1
 800ea0a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800ea0c:	f7fd f9f2 	bl	800bdf4 <disk_write>
			disk_write(pdrv, buf, b_vol + 1, 1);		/* Write original FSINFO (VBR + 1) */
 800ea10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea12:	1c5a      	adds	r2, r3, #1
 800ea14:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 800ea18:	2301      	movs	r3, #1
 800ea1a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800ea1c:	f7fd f9ea 	bl	800bdf4 <disk_write>
		}

		/* Initialize FAT area */
		mem_set(buf, 0, (UINT)szb_buf);
 800ea20:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ea22:	2100      	movs	r1, #0
 800ea24:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ea26:	f7fd fac7 	bl	800bfb8 <mem_set>
		sect = b_fat;		/* FAT start sector */
 800ea2a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ea2c:	667b      	str	r3, [r7, #100]	@ 0x64
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 800ea2e:	2300      	movs	r3, #0
 800ea30:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ea32:	e04b      	b.n	800eacc <f_mkfs+0x6d4>
			if (fmt == FS_FAT32) {
 800ea34:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800ea38:	2b03      	cmp	r3, #3
 800ea3a:	d113      	bne.n	800ea64 <f_mkfs+0x66c>
				st_dword(buf + 0, 0xFFFFFFF8);	/* Entry 0 */
 800ea3c:	f06f 0107 	mvn.w	r1, #7
 800ea40:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ea42:	f7fd fa6c 	bl	800bf1e <st_dword>
				st_dword(buf + 4, 0xFFFFFFFF);	/* Entry 1 */
 800ea46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea48:	3304      	adds	r3, #4
 800ea4a:	f04f 31ff 	mov.w	r1, #4294967295
 800ea4e:	4618      	mov	r0, r3
 800ea50:	f7fd fa65 	bl	800bf1e <st_dword>
				st_dword(buf + 8, 0x0FFFFFFF);	/* Entry 2 (root directory) */
 800ea54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea56:	3308      	adds	r3, #8
 800ea58:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 800ea5c:	4618      	mov	r0, r3
 800ea5e:	f7fd fa5e 	bl	800bf1e <st_dword>
 800ea62:	e00b      	b.n	800ea7c <f_mkfs+0x684>
			} else {
				st_dword(buf + 0, (fmt == FS_FAT12) ? 0xFFFFF8 : 0xFFFFFFF8);	/* Entry 0 and 1 */
 800ea64:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800ea68:	2b01      	cmp	r3, #1
 800ea6a:	d101      	bne.n	800ea70 <f_mkfs+0x678>
 800ea6c:	4b21      	ldr	r3, [pc, #132]	@ (800eaf4 <f_mkfs+0x6fc>)
 800ea6e:	e001      	b.n	800ea74 <f_mkfs+0x67c>
 800ea70:	f06f 0307 	mvn.w	r3, #7
 800ea74:	4619      	mov	r1, r3
 800ea76:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ea78:	f7fd fa51 	bl	800bf1e <st_dword>
			}
			nsect = sz_fat;		/* Number of FAT sectors */
 800ea7c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ea7e:	663b      	str	r3, [r7, #96]	@ 0x60
			do {	/* Fill FAT sectors */
				n = (nsect > sz_buf) ? sz_buf : nsect;
 800ea80:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800ea82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea84:	4293      	cmp	r3, r2
 800ea86:	bf28      	it	cs
 800ea88:	4613      	movcs	r3, r2
 800ea8a:	65fb      	str	r3, [r7, #92]	@ 0x5c
				if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 800ea8c:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 800ea90:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ea92:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800ea94:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800ea96:	f7fd f9ad 	bl	800bdf4 <disk_write>
 800ea9a:	4603      	mov	r3, r0
 800ea9c:	2b00      	cmp	r3, #0
 800ea9e:	d001      	beq.n	800eaa4 <f_mkfs+0x6ac>
 800eaa0:	2301      	movs	r3, #1
 800eaa2:	e0cf      	b.n	800ec44 <f_mkfs+0x84c>
				mem_set(buf, 0, ss);
 800eaa4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800eaa6:	461a      	mov	r2, r3
 800eaa8:	2100      	movs	r1, #0
 800eaaa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800eaac:	f7fd fa84 	bl	800bfb8 <mem_set>
				sect += n; nsect -= n;
 800eab0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800eab2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800eab4:	4413      	add	r3, r2
 800eab6:	667b      	str	r3, [r7, #100]	@ 0x64
 800eab8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800eaba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800eabc:	1ad3      	subs	r3, r2, r3
 800eabe:	663b      	str	r3, [r7, #96]	@ 0x60
			} while (nsect);
 800eac0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800eac2:	2b00      	cmp	r3, #0
 800eac4:	d1dc      	bne.n	800ea80 <f_mkfs+0x688>
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 800eac6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800eac8:	3301      	adds	r3, #1
 800eaca:	64bb      	str	r3, [r7, #72]	@ 0x48
 800eacc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800eace:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ead0:	429a      	cmp	r2, r3
 800ead2:	d3af      	bcc.n	800ea34 <f_mkfs+0x63c>
		}

		/* Initialize root directory (fill with zero) */
		nsect = (fmt == FS_FAT32) ? pau : sz_dir;	/* Number of root directory sectors */
 800ead4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800ead8:	2b03      	cmp	r3, #3
 800eada:	d10d      	bne.n	800eaf8 <f_mkfs+0x700>
 800eadc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800eade:	e00c      	b.n	800eafa <f_mkfs+0x702>
 800eae0:	080108d8 	.word	0x080108d8
 800eae4:	080108e4 	.word	0x080108e4
 800eae8:	080108f8 	.word	0x080108f8
 800eaec:	41615252 	.word	0x41615252
 800eaf0:	61417272 	.word	0x61417272
 800eaf4:	00fffff8 	.word	0x00fffff8
 800eaf8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800eafa:	663b      	str	r3, [r7, #96]	@ 0x60
		do {
			n = (nsect > sz_buf) ? sz_buf : nsect;
 800eafc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800eafe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eb00:	4293      	cmp	r3, r2
 800eb02:	bf28      	it	cs
 800eb04:	4613      	movcs	r3, r2
 800eb06:	65fb      	str	r3, [r7, #92]	@ 0x5c
			if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 800eb08:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 800eb0c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800eb0e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800eb10:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800eb12:	f7fd f96f 	bl	800bdf4 <disk_write>
 800eb16:	4603      	mov	r3, r0
 800eb18:	2b00      	cmp	r3, #0
 800eb1a:	d001      	beq.n	800eb20 <f_mkfs+0x728>
 800eb1c:	2301      	movs	r3, #1
 800eb1e:	e091      	b.n	800ec44 <f_mkfs+0x84c>
			sect += n; nsect -= n;
 800eb20:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800eb22:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800eb24:	4413      	add	r3, r2
 800eb26:	667b      	str	r3, [r7, #100]	@ 0x64
 800eb28:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800eb2a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800eb2c:	1ad3      	subs	r3, r2, r3
 800eb2e:	663b      	str	r3, [r7, #96]	@ 0x60
		} while (nsect);
 800eb30:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800eb32:	2b00      	cmp	r3, #0
 800eb34:	d1e2      	bne.n	800eafc <f_mkfs+0x704>

	/* Determine system ID in the partition table */
	if (_FS_EXFAT && fmt == FS_EXFAT) {
		sys = 0x07;			/* HPFS/NTFS/exFAT */
	} else {
		if (fmt == FS_FAT32) {
 800eb36:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800eb3a:	2b03      	cmp	r3, #3
 800eb3c:	d103      	bne.n	800eb46 <f_mkfs+0x74e>
			sys = 0x0C;		/* FAT32X */
 800eb3e:	230c      	movs	r3, #12
 800eb40:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 800eb44:	e010      	b.n	800eb68 <f_mkfs+0x770>
		} else {
			if (sz_vol >= 0x10000) {
 800eb46:	693b      	ldr	r3, [r7, #16]
 800eb48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800eb4c:	d303      	bcc.n	800eb56 <f_mkfs+0x75e>
				sys = 0x06;	/* FAT12/16 (>=64KS) */
 800eb4e:	2306      	movs	r3, #6
 800eb50:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 800eb54:	e008      	b.n	800eb68 <f_mkfs+0x770>
			} else {
				sys = (fmt == FS_FAT16) ? 0x04 : 0x01;	/* FAT16 (<64KS) : FAT12 (<64KS) */
 800eb56:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800eb5a:	2b02      	cmp	r3, #2
 800eb5c:	d101      	bne.n	800eb62 <f_mkfs+0x76a>
 800eb5e:	2304      	movs	r3, #4
 800eb60:	e000      	b.n	800eb64 <f_mkfs+0x76c>
 800eb62:	2301      	movs	r3, #1
 800eb64:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
		/* Update system ID in the partition table */
		if (disk_read(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Read the MBR */
		buf[MBR_Table + (part - 1) * SZ_PTE + PTE_System] = sys;		/* Set system ID */
		if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it back to the MBR */
	} else {								/* Created as a new single partition */
		if (!(opt & FM_SFD)) {	/* Create partition table if in FDISK format */
 800eb68:	7afb      	ldrb	r3, [r7, #11]
 800eb6a:	f003 0308 	and.w	r3, r3, #8
 800eb6e:	2b00      	cmp	r3, #0
 800eb70:	d15b      	bne.n	800ec2a <f_mkfs+0x832>
			mem_set(buf, 0, ss);
 800eb72:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800eb74:	461a      	mov	r2, r3
 800eb76:	2100      	movs	r1, #0
 800eb78:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800eb7a:	f7fd fa1d 	bl	800bfb8 <mem_set>
			st_word(buf + BS_55AA, 0xAA55);		/* MBR signature */
 800eb7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb80:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800eb84:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800eb88:	4618      	mov	r0, r3
 800eb8a:	f7fd f9ad 	bl	800bee8 <st_word>
			pte = buf + MBR_Table;				/* Create partition table for single partition in the drive */
 800eb8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb90:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800eb94:	61bb      	str	r3, [r7, #24]
			pte[PTE_Boot] = 0;					/* Boot indicator */
 800eb96:	69bb      	ldr	r3, [r7, #24]
 800eb98:	2200      	movs	r2, #0
 800eb9a:	701a      	strb	r2, [r3, #0]
			pte[PTE_StHead] = 1;				/* Start head */
 800eb9c:	69bb      	ldr	r3, [r7, #24]
 800eb9e:	3301      	adds	r3, #1
 800eba0:	2201      	movs	r2, #1
 800eba2:	701a      	strb	r2, [r3, #0]
			pte[PTE_StSec] = 1;					/* Start sector */
 800eba4:	69bb      	ldr	r3, [r7, #24]
 800eba6:	3302      	adds	r3, #2
 800eba8:	2201      	movs	r2, #1
 800ebaa:	701a      	strb	r2, [r3, #0]
			pte[PTE_StCyl] = 0;					/* Start cylinder */
 800ebac:	69bb      	ldr	r3, [r7, #24]
 800ebae:	3303      	adds	r3, #3
 800ebb0:	2200      	movs	r2, #0
 800ebb2:	701a      	strb	r2, [r3, #0]
			pte[PTE_System] = sys;				/* System type */
 800ebb4:	69bb      	ldr	r3, [r7, #24]
 800ebb6:	3304      	adds	r3, #4
 800ebb8:	f897 204e 	ldrb.w	r2, [r7, #78]	@ 0x4e
 800ebbc:	701a      	strb	r2, [r3, #0]
			n = (b_vol + sz_vol) / (63 * 255);	/* (End CHS may be invalid) */
 800ebbe:	693a      	ldr	r2, [r7, #16]
 800ebc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ebc2:	441a      	add	r2, r3
 800ebc4:	4b21      	ldr	r3, [pc, #132]	@ (800ec4c <f_mkfs+0x854>)
 800ebc6:	fba3 1302 	umull	r1, r3, r3, r2
 800ebca:	1ad2      	subs	r2, r2, r3
 800ebcc:	0852      	lsrs	r2, r2, #1
 800ebce:	4413      	add	r3, r2
 800ebd0:	0b5b      	lsrs	r3, r3, #13
 800ebd2:	65fb      	str	r3, [r7, #92]	@ 0x5c
			pte[PTE_EdHead] = 254;				/* End head */
 800ebd4:	69bb      	ldr	r3, [r7, #24]
 800ebd6:	3305      	adds	r3, #5
 800ebd8:	22fe      	movs	r2, #254	@ 0xfe
 800ebda:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdSec] = (BYTE)(n >> 2 | 63);	/* End sector */
 800ebdc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ebde:	089b      	lsrs	r3, r3, #2
 800ebe0:	b2da      	uxtb	r2, r3
 800ebe2:	69bb      	ldr	r3, [r7, #24]
 800ebe4:	3306      	adds	r3, #6
 800ebe6:	f042 023f 	orr.w	r2, r2, #63	@ 0x3f
 800ebea:	b2d2      	uxtb	r2, r2
 800ebec:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdCyl] = (BYTE)n;			/* End cylinder */
 800ebee:	69bb      	ldr	r3, [r7, #24]
 800ebf0:	3307      	adds	r3, #7
 800ebf2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800ebf4:	b2d2      	uxtb	r2, r2
 800ebf6:	701a      	strb	r2, [r3, #0]
			st_dword(pte + PTE_StLba, b_vol);	/* Start offset in LBA */
 800ebf8:	69bb      	ldr	r3, [r7, #24]
 800ebfa:	3308      	adds	r3, #8
 800ebfc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ebfe:	4618      	mov	r0, r3
 800ec00:	f7fd f98d 	bl	800bf1e <st_dword>
			st_dword(pte + PTE_SizLba, sz_vol);	/* Size in sectors */
 800ec04:	69bb      	ldr	r3, [r7, #24]
 800ec06:	330c      	adds	r3, #12
 800ec08:	693a      	ldr	r2, [r7, #16]
 800ec0a:	4611      	mov	r1, r2
 800ec0c:	4618      	mov	r0, r3
 800ec0e:	f7fd f986 	bl	800bf1e <st_dword>
			if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the MBR */
 800ec12:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 800ec16:	2301      	movs	r3, #1
 800ec18:	2200      	movs	r2, #0
 800ec1a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800ec1c:	f7fd f8ea 	bl	800bdf4 <disk_write>
 800ec20:	4603      	mov	r3, r0
 800ec22:	2b00      	cmp	r3, #0
 800ec24:	d001      	beq.n	800ec2a <f_mkfs+0x832>
 800ec26:	2301      	movs	r3, #1
 800ec28:	e00c      	b.n	800ec44 <f_mkfs+0x84c>
		}
	}

	if (disk_ioctl(pdrv, CTRL_SYNC, 0) != RES_OK) return FR_DISK_ERR;
 800ec2a:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800ec2e:	2200      	movs	r2, #0
 800ec30:	2100      	movs	r1, #0
 800ec32:	4618      	mov	r0, r3
 800ec34:	f7fd f8fe 	bl	800be34 <disk_ioctl>
 800ec38:	4603      	mov	r3, r0
 800ec3a:	2b00      	cmp	r3, #0
 800ec3c:	d001      	beq.n	800ec42 <f_mkfs+0x84a>
 800ec3e:	2301      	movs	r3, #1
 800ec40:	e000      	b.n	800ec44 <f_mkfs+0x84c>

	return FR_OK;
 800ec42:	2300      	movs	r3, #0
}
 800ec44:	4618      	mov	r0, r3
 800ec46:	3774      	adds	r7, #116	@ 0x74
 800ec48:	46bd      	mov	sp, r7
 800ec4a:	bd90      	pop	{r4, r7, pc}
 800ec4c:	0515565b 	.word	0x0515565b

0800ec50 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800ec50:	b480      	push	{r7}
 800ec52:	b087      	sub	sp, #28
 800ec54:	af00      	add	r7, sp, #0
 800ec56:	60f8      	str	r0, [r7, #12]
 800ec58:	60b9      	str	r1, [r7, #8]
 800ec5a:	4613      	mov	r3, r2
 800ec5c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800ec5e:	2301      	movs	r3, #1
 800ec60:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800ec62:	2300      	movs	r3, #0
 800ec64:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800ec66:	4b1f      	ldr	r3, [pc, #124]	@ (800ece4 <FATFS_LinkDriverEx+0x94>)
 800ec68:	7a5b      	ldrb	r3, [r3, #9]
 800ec6a:	b2db      	uxtb	r3, r3
 800ec6c:	2b00      	cmp	r3, #0
 800ec6e:	d131      	bne.n	800ecd4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800ec70:	4b1c      	ldr	r3, [pc, #112]	@ (800ece4 <FATFS_LinkDriverEx+0x94>)
 800ec72:	7a5b      	ldrb	r3, [r3, #9]
 800ec74:	b2db      	uxtb	r3, r3
 800ec76:	461a      	mov	r2, r3
 800ec78:	4b1a      	ldr	r3, [pc, #104]	@ (800ece4 <FATFS_LinkDriverEx+0x94>)
 800ec7a:	2100      	movs	r1, #0
 800ec7c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800ec7e:	4b19      	ldr	r3, [pc, #100]	@ (800ece4 <FATFS_LinkDriverEx+0x94>)
 800ec80:	7a5b      	ldrb	r3, [r3, #9]
 800ec82:	b2db      	uxtb	r3, r3
 800ec84:	4a17      	ldr	r2, [pc, #92]	@ (800ece4 <FATFS_LinkDriverEx+0x94>)
 800ec86:	009b      	lsls	r3, r3, #2
 800ec88:	4413      	add	r3, r2
 800ec8a:	68fa      	ldr	r2, [r7, #12]
 800ec8c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800ec8e:	4b15      	ldr	r3, [pc, #84]	@ (800ece4 <FATFS_LinkDriverEx+0x94>)
 800ec90:	7a5b      	ldrb	r3, [r3, #9]
 800ec92:	b2db      	uxtb	r3, r3
 800ec94:	461a      	mov	r2, r3
 800ec96:	4b13      	ldr	r3, [pc, #76]	@ (800ece4 <FATFS_LinkDriverEx+0x94>)
 800ec98:	4413      	add	r3, r2
 800ec9a:	79fa      	ldrb	r2, [r7, #7]
 800ec9c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800ec9e:	4b11      	ldr	r3, [pc, #68]	@ (800ece4 <FATFS_LinkDriverEx+0x94>)
 800eca0:	7a5b      	ldrb	r3, [r3, #9]
 800eca2:	b2db      	uxtb	r3, r3
 800eca4:	1c5a      	adds	r2, r3, #1
 800eca6:	b2d1      	uxtb	r1, r2
 800eca8:	4a0e      	ldr	r2, [pc, #56]	@ (800ece4 <FATFS_LinkDriverEx+0x94>)
 800ecaa:	7251      	strb	r1, [r2, #9]
 800ecac:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800ecae:	7dbb      	ldrb	r3, [r7, #22]
 800ecb0:	3330      	adds	r3, #48	@ 0x30
 800ecb2:	b2da      	uxtb	r2, r3
 800ecb4:	68bb      	ldr	r3, [r7, #8]
 800ecb6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800ecb8:	68bb      	ldr	r3, [r7, #8]
 800ecba:	3301      	adds	r3, #1
 800ecbc:	223a      	movs	r2, #58	@ 0x3a
 800ecbe:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800ecc0:	68bb      	ldr	r3, [r7, #8]
 800ecc2:	3302      	adds	r3, #2
 800ecc4:	222f      	movs	r2, #47	@ 0x2f
 800ecc6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800ecc8:	68bb      	ldr	r3, [r7, #8]
 800ecca:	3303      	adds	r3, #3
 800eccc:	2200      	movs	r2, #0
 800ecce:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800ecd0:	2300      	movs	r3, #0
 800ecd2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800ecd4:	7dfb      	ldrb	r3, [r7, #23]
}
 800ecd6:	4618      	mov	r0, r3
 800ecd8:	371c      	adds	r7, #28
 800ecda:	46bd      	mov	sp, r7
 800ecdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ece0:	4770      	bx	lr
 800ece2:	bf00      	nop
 800ece4:	20010528 	.word	0x20010528

0800ece8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800ece8:	b580      	push	{r7, lr}
 800ecea:	b082      	sub	sp, #8
 800ecec:	af00      	add	r7, sp, #0
 800ecee:	6078      	str	r0, [r7, #4]
 800ecf0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800ecf2:	2200      	movs	r2, #0
 800ecf4:	6839      	ldr	r1, [r7, #0]
 800ecf6:	6878      	ldr	r0, [r7, #4]
 800ecf8:	f7ff ffaa 	bl	800ec50 <FATFS_LinkDriverEx>
 800ecfc:	4603      	mov	r3, r0
}
 800ecfe:	4618      	mov	r0, r3
 800ed00:	3708      	adds	r7, #8
 800ed02:	46bd      	mov	sp, r7
 800ed04:	bd80      	pop	{r7, pc}
	...

0800ed08 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800ed08:	b580      	push	{r7, lr}
 800ed0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &MSC_Desc, DEVICE_FS) != USBD_OK) {
 800ed0c:	2200      	movs	r2, #0
 800ed0e:	4912      	ldr	r1, [pc, #72]	@ (800ed58 <MX_USB_Device_Init+0x50>)
 800ed10:	4812      	ldr	r0, [pc, #72]	@ (800ed5c <MX_USB_Device_Init+0x54>)
 800ed12:	f7fb fd74 	bl	800a7fe <USBD_Init>
 800ed16:	4603      	mov	r3, r0
 800ed18:	2b00      	cmp	r3, #0
 800ed1a:	d001      	beq.n	800ed20 <MX_USB_Device_Init+0x18>
    Error_Handler();
 800ed1c:	f7f1 fe16 	bl	800094c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_MSC) != USBD_OK) {
 800ed20:	490f      	ldr	r1, [pc, #60]	@ (800ed60 <MX_USB_Device_Init+0x58>)
 800ed22:	480e      	ldr	r0, [pc, #56]	@ (800ed5c <MX_USB_Device_Init+0x54>)
 800ed24:	f7fb fd9b 	bl	800a85e <USBD_RegisterClass>
 800ed28:	4603      	mov	r3, r0
 800ed2a:	2b00      	cmp	r3, #0
 800ed2c:	d001      	beq.n	800ed32 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 800ed2e:	f7f1 fe0d 	bl	800094c <Error_Handler>
  }
  if (USBD_MSC_RegisterStorage(&hUsbDeviceFS, &USBD_Storage_Interface_fops_FS) != USBD_OK) {
 800ed32:	490c      	ldr	r1, [pc, #48]	@ (800ed64 <MX_USB_Device_Init+0x5c>)
 800ed34:	4809      	ldr	r0, [pc, #36]	@ (800ed5c <MX_USB_Device_Init+0x54>)
 800ed36:	f7fa f819 	bl	8008d6c <USBD_MSC_RegisterStorage>
 800ed3a:	4603      	mov	r3, r0
 800ed3c:	2b00      	cmp	r3, #0
 800ed3e:	d001      	beq.n	800ed44 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 800ed40:	f7f1 fe04 	bl	800094c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800ed44:	4805      	ldr	r0, [pc, #20]	@ (800ed5c <MX_USB_Device_Init+0x54>)
 800ed46:	f7fb fdc0 	bl	800a8ca <USBD_Start>
 800ed4a:	4603      	mov	r3, r0
 800ed4c:	2b00      	cmp	r3, #0
 800ed4e:	d001      	beq.n	800ed54 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 800ed50:	f7f1 fdfc 	bl	800094c <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800ed54:	bf00      	nop
 800ed56:	bd80      	pop	{r7, pc}
 800ed58:	200000a8 	.word	0x200000a8
 800ed5c:	20010534 	.word	0x20010534
 800ed60:	20000028 	.word	0x20000028
 800ed64:	200000fc 	.word	0x200000fc

0800ed68 <USBD_MSC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ed68:	b480      	push	{r7}
 800ed6a:	b083      	sub	sp, #12
 800ed6c:	af00      	add	r7, sp, #0
 800ed6e:	4603      	mov	r3, r0
 800ed70:	6039      	str	r1, [r7, #0]
 800ed72:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_MSC_DeviceDesc);
 800ed74:	683b      	ldr	r3, [r7, #0]
 800ed76:	2212      	movs	r2, #18
 800ed78:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_DeviceDesc;
 800ed7a:	4b03      	ldr	r3, [pc, #12]	@ (800ed88 <USBD_MSC_DeviceDescriptor+0x20>)
}
 800ed7c:	4618      	mov	r0, r3
 800ed7e:	370c      	adds	r7, #12
 800ed80:	46bd      	mov	sp, r7
 800ed82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed86:	4770      	bx	lr
 800ed88:	200000c8 	.word	0x200000c8

0800ed8c <USBD_MSC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ed8c:	b480      	push	{r7}
 800ed8e:	b083      	sub	sp, #12
 800ed90:	af00      	add	r7, sp, #0
 800ed92:	4603      	mov	r3, r0
 800ed94:	6039      	str	r1, [r7, #0]
 800ed96:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800ed98:	683b      	ldr	r3, [r7, #0]
 800ed9a:	2204      	movs	r2, #4
 800ed9c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800ed9e:	4b03      	ldr	r3, [pc, #12]	@ (800edac <USBD_MSC_LangIDStrDescriptor+0x20>)
}
 800eda0:	4618      	mov	r0, r3
 800eda2:	370c      	adds	r7, #12
 800eda4:	46bd      	mov	sp, r7
 800eda6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edaa:	4770      	bx	lr
 800edac:	200000dc 	.word	0x200000dc

0800edb0 <USBD_MSC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800edb0:	b580      	push	{r7, lr}
 800edb2:	b082      	sub	sp, #8
 800edb4:	af00      	add	r7, sp, #0
 800edb6:	4603      	mov	r3, r0
 800edb8:	6039      	str	r1, [r7, #0]
 800edba:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800edbc:	79fb      	ldrb	r3, [r7, #7]
 800edbe:	2b00      	cmp	r3, #0
 800edc0:	d105      	bne.n	800edce <USBD_MSC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800edc2:	683a      	ldr	r2, [r7, #0]
 800edc4:	4907      	ldr	r1, [pc, #28]	@ (800ede4 <USBD_MSC_ProductStrDescriptor+0x34>)
 800edc6:	4808      	ldr	r0, [pc, #32]	@ (800ede8 <USBD_MSC_ProductStrDescriptor+0x38>)
 800edc8:	f7fc fee2 	bl	800bb90 <USBD_GetString>
 800edcc:	e004      	b.n	800edd8 <USBD_MSC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800edce:	683a      	ldr	r2, [r7, #0]
 800edd0:	4904      	ldr	r1, [pc, #16]	@ (800ede4 <USBD_MSC_ProductStrDescriptor+0x34>)
 800edd2:	4805      	ldr	r0, [pc, #20]	@ (800ede8 <USBD_MSC_ProductStrDescriptor+0x38>)
 800edd4:	f7fc fedc 	bl	800bb90 <USBD_GetString>
  }
  return USBD_StrDesc;
 800edd8:	4b02      	ldr	r3, [pc, #8]	@ (800ede4 <USBD_MSC_ProductStrDescriptor+0x34>)
}
 800edda:	4618      	mov	r0, r3
 800eddc:	3708      	adds	r7, #8
 800edde:	46bd      	mov	sp, r7
 800ede0:	bd80      	pop	{r7, pc}
 800ede2:	bf00      	nop
 800ede4:	20010810 	.word	0x20010810
 800ede8:	0801090c 	.word	0x0801090c

0800edec <USBD_MSC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800edec:	b580      	push	{r7, lr}
 800edee:	b082      	sub	sp, #8
 800edf0:	af00      	add	r7, sp, #0
 800edf2:	4603      	mov	r3, r0
 800edf4:	6039      	str	r1, [r7, #0]
 800edf6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800edf8:	683a      	ldr	r2, [r7, #0]
 800edfa:	4904      	ldr	r1, [pc, #16]	@ (800ee0c <USBD_MSC_ManufacturerStrDescriptor+0x20>)
 800edfc:	4804      	ldr	r0, [pc, #16]	@ (800ee10 <USBD_MSC_ManufacturerStrDescriptor+0x24>)
 800edfe:	f7fc fec7 	bl	800bb90 <USBD_GetString>
  return USBD_StrDesc;
 800ee02:	4b02      	ldr	r3, [pc, #8]	@ (800ee0c <USBD_MSC_ManufacturerStrDescriptor+0x20>)
}
 800ee04:	4618      	mov	r0, r3
 800ee06:	3708      	adds	r7, #8
 800ee08:	46bd      	mov	sp, r7
 800ee0a:	bd80      	pop	{r7, pc}
 800ee0c:	20010810 	.word	0x20010810
 800ee10:	08010920 	.word	0x08010920

0800ee14 <USBD_MSC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ee14:	b580      	push	{r7, lr}
 800ee16:	b082      	sub	sp, #8
 800ee18:	af00      	add	r7, sp, #0
 800ee1a:	4603      	mov	r3, r0
 800ee1c:	6039      	str	r1, [r7, #0]
 800ee1e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800ee20:	683b      	ldr	r3, [r7, #0]
 800ee22:	221a      	movs	r2, #26
 800ee24:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800ee26:	f000 f843 	bl	800eeb0 <Get_SerialNum>

  /* USER CODE BEGIN USBD_MSC_SerialStrDescriptor */

  /* USER CODE END USBD_MSC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800ee2a:	4b02      	ldr	r3, [pc, #8]	@ (800ee34 <USBD_MSC_SerialStrDescriptor+0x20>)
}
 800ee2c:	4618      	mov	r0, r3
 800ee2e:	3708      	adds	r7, #8
 800ee30:	46bd      	mov	sp, r7
 800ee32:	bd80      	pop	{r7, pc}
 800ee34:	200000e0 	.word	0x200000e0

0800ee38 <USBD_MSC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ee38:	b580      	push	{r7, lr}
 800ee3a:	b082      	sub	sp, #8
 800ee3c:	af00      	add	r7, sp, #0
 800ee3e:	4603      	mov	r3, r0
 800ee40:	6039      	str	r1, [r7, #0]
 800ee42:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800ee44:	79fb      	ldrb	r3, [r7, #7]
 800ee46:	2b00      	cmp	r3, #0
 800ee48:	d105      	bne.n	800ee56 <USBD_MSC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800ee4a:	683a      	ldr	r2, [r7, #0]
 800ee4c:	4907      	ldr	r1, [pc, #28]	@ (800ee6c <USBD_MSC_ConfigStrDescriptor+0x34>)
 800ee4e:	4808      	ldr	r0, [pc, #32]	@ (800ee70 <USBD_MSC_ConfigStrDescriptor+0x38>)
 800ee50:	f7fc fe9e 	bl	800bb90 <USBD_GetString>
 800ee54:	e004      	b.n	800ee60 <USBD_MSC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800ee56:	683a      	ldr	r2, [r7, #0]
 800ee58:	4904      	ldr	r1, [pc, #16]	@ (800ee6c <USBD_MSC_ConfigStrDescriptor+0x34>)
 800ee5a:	4805      	ldr	r0, [pc, #20]	@ (800ee70 <USBD_MSC_ConfigStrDescriptor+0x38>)
 800ee5c:	f7fc fe98 	bl	800bb90 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ee60:	4b02      	ldr	r3, [pc, #8]	@ (800ee6c <USBD_MSC_ConfigStrDescriptor+0x34>)
}
 800ee62:	4618      	mov	r0, r3
 800ee64:	3708      	adds	r7, #8
 800ee66:	46bd      	mov	sp, r7
 800ee68:	bd80      	pop	{r7, pc}
 800ee6a:	bf00      	nop
 800ee6c:	20010810 	.word	0x20010810
 800ee70:	08010934 	.word	0x08010934

0800ee74 <USBD_MSC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ee74:	b580      	push	{r7, lr}
 800ee76:	b082      	sub	sp, #8
 800ee78:	af00      	add	r7, sp, #0
 800ee7a:	4603      	mov	r3, r0
 800ee7c:	6039      	str	r1, [r7, #0]
 800ee7e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ee80:	79fb      	ldrb	r3, [r7, #7]
 800ee82:	2b00      	cmp	r3, #0
 800ee84:	d105      	bne.n	800ee92 <USBD_MSC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800ee86:	683a      	ldr	r2, [r7, #0]
 800ee88:	4907      	ldr	r1, [pc, #28]	@ (800eea8 <USBD_MSC_InterfaceStrDescriptor+0x34>)
 800ee8a:	4808      	ldr	r0, [pc, #32]	@ (800eeac <USBD_MSC_InterfaceStrDescriptor+0x38>)
 800ee8c:	f7fc fe80 	bl	800bb90 <USBD_GetString>
 800ee90:	e004      	b.n	800ee9c <USBD_MSC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800ee92:	683a      	ldr	r2, [r7, #0]
 800ee94:	4904      	ldr	r1, [pc, #16]	@ (800eea8 <USBD_MSC_InterfaceStrDescriptor+0x34>)
 800ee96:	4805      	ldr	r0, [pc, #20]	@ (800eeac <USBD_MSC_InterfaceStrDescriptor+0x38>)
 800ee98:	f7fc fe7a 	bl	800bb90 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ee9c:	4b02      	ldr	r3, [pc, #8]	@ (800eea8 <USBD_MSC_InterfaceStrDescriptor+0x34>)
}
 800ee9e:	4618      	mov	r0, r3
 800eea0:	3708      	adds	r7, #8
 800eea2:	46bd      	mov	sp, r7
 800eea4:	bd80      	pop	{r7, pc}
 800eea6:	bf00      	nop
 800eea8:	20010810 	.word	0x20010810
 800eeac:	08010940 	.word	0x08010940

0800eeb0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800eeb0:	b580      	push	{r7, lr}
 800eeb2:	b084      	sub	sp, #16
 800eeb4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800eeb6:	4b0f      	ldr	r3, [pc, #60]	@ (800eef4 <Get_SerialNum+0x44>)
 800eeb8:	681b      	ldr	r3, [r3, #0]
 800eeba:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800eebc:	4b0e      	ldr	r3, [pc, #56]	@ (800eef8 <Get_SerialNum+0x48>)
 800eebe:	681b      	ldr	r3, [r3, #0]
 800eec0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800eec2:	4b0e      	ldr	r3, [pc, #56]	@ (800eefc <Get_SerialNum+0x4c>)
 800eec4:	681b      	ldr	r3, [r3, #0]
 800eec6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800eec8:	68fa      	ldr	r2, [r7, #12]
 800eeca:	687b      	ldr	r3, [r7, #4]
 800eecc:	4413      	add	r3, r2
 800eece:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800eed0:	68fb      	ldr	r3, [r7, #12]
 800eed2:	2b00      	cmp	r3, #0
 800eed4:	d009      	beq.n	800eeea <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800eed6:	2208      	movs	r2, #8
 800eed8:	4909      	ldr	r1, [pc, #36]	@ (800ef00 <Get_SerialNum+0x50>)
 800eeda:	68f8      	ldr	r0, [r7, #12]
 800eedc:	f000 f814 	bl	800ef08 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800eee0:	2204      	movs	r2, #4
 800eee2:	4908      	ldr	r1, [pc, #32]	@ (800ef04 <Get_SerialNum+0x54>)
 800eee4:	68b8      	ldr	r0, [r7, #8]
 800eee6:	f000 f80f 	bl	800ef08 <IntToUnicode>
  }
}
 800eeea:	bf00      	nop
 800eeec:	3710      	adds	r7, #16
 800eeee:	46bd      	mov	sp, r7
 800eef0:	bd80      	pop	{r7, pc}
 800eef2:	bf00      	nop
 800eef4:	1fff7590 	.word	0x1fff7590
 800eef8:	1fff7594 	.word	0x1fff7594
 800eefc:	1fff7598 	.word	0x1fff7598
 800ef00:	200000e2 	.word	0x200000e2
 800ef04:	200000f2 	.word	0x200000f2

0800ef08 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800ef08:	b480      	push	{r7}
 800ef0a:	b087      	sub	sp, #28
 800ef0c:	af00      	add	r7, sp, #0
 800ef0e:	60f8      	str	r0, [r7, #12]
 800ef10:	60b9      	str	r1, [r7, #8]
 800ef12:	4613      	mov	r3, r2
 800ef14:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800ef16:	2300      	movs	r3, #0
 800ef18:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800ef1a:	2300      	movs	r3, #0
 800ef1c:	75fb      	strb	r3, [r7, #23]
 800ef1e:	e027      	b.n	800ef70 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800ef20:	68fb      	ldr	r3, [r7, #12]
 800ef22:	0f1b      	lsrs	r3, r3, #28
 800ef24:	2b09      	cmp	r3, #9
 800ef26:	d80b      	bhi.n	800ef40 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800ef28:	68fb      	ldr	r3, [r7, #12]
 800ef2a:	0f1b      	lsrs	r3, r3, #28
 800ef2c:	b2da      	uxtb	r2, r3
 800ef2e:	7dfb      	ldrb	r3, [r7, #23]
 800ef30:	005b      	lsls	r3, r3, #1
 800ef32:	4619      	mov	r1, r3
 800ef34:	68bb      	ldr	r3, [r7, #8]
 800ef36:	440b      	add	r3, r1
 800ef38:	3230      	adds	r2, #48	@ 0x30
 800ef3a:	b2d2      	uxtb	r2, r2
 800ef3c:	701a      	strb	r2, [r3, #0]
 800ef3e:	e00a      	b.n	800ef56 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ef40:	68fb      	ldr	r3, [r7, #12]
 800ef42:	0f1b      	lsrs	r3, r3, #28
 800ef44:	b2da      	uxtb	r2, r3
 800ef46:	7dfb      	ldrb	r3, [r7, #23]
 800ef48:	005b      	lsls	r3, r3, #1
 800ef4a:	4619      	mov	r1, r3
 800ef4c:	68bb      	ldr	r3, [r7, #8]
 800ef4e:	440b      	add	r3, r1
 800ef50:	3237      	adds	r2, #55	@ 0x37
 800ef52:	b2d2      	uxtb	r2, r2
 800ef54:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800ef56:	68fb      	ldr	r3, [r7, #12]
 800ef58:	011b      	lsls	r3, r3, #4
 800ef5a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800ef5c:	7dfb      	ldrb	r3, [r7, #23]
 800ef5e:	005b      	lsls	r3, r3, #1
 800ef60:	3301      	adds	r3, #1
 800ef62:	68ba      	ldr	r2, [r7, #8]
 800ef64:	4413      	add	r3, r2
 800ef66:	2200      	movs	r2, #0
 800ef68:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800ef6a:	7dfb      	ldrb	r3, [r7, #23]
 800ef6c:	3301      	adds	r3, #1
 800ef6e:	75fb      	strb	r3, [r7, #23]
 800ef70:	7dfa      	ldrb	r2, [r7, #23]
 800ef72:	79fb      	ldrb	r3, [r7, #7]
 800ef74:	429a      	cmp	r2, r3
 800ef76:	d3d3      	bcc.n	800ef20 <IntToUnicode+0x18>
  }
}
 800ef78:	bf00      	nop
 800ef7a:	bf00      	nop
 800ef7c:	371c      	adds	r7, #28
 800ef7e:	46bd      	mov	sp, r7
 800ef80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef84:	4770      	bx	lr

0800ef86 <STORAGE_Init_FS>:
  * @brief  Initializes over USB FS IP
  * @param  lun:
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Init_FS(uint8_t lun)
{
 800ef86:	b480      	push	{r7}
 800ef88:	b083      	sub	sp, #12
 800ef8a:	af00      	add	r7, sp, #0
 800ef8c:	4603      	mov	r3, r0
 800ef8e:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 2 */
  return (USBD_OK);
 800ef90:	2300      	movs	r3, #0
  /* USER CODE END 2 */
}
 800ef92:	4618      	mov	r0, r3
 800ef94:	370c      	adds	r7, #12
 800ef96:	46bd      	mov	sp, r7
 800ef98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef9c:	4770      	bx	lr

0800ef9e <STORAGE_GetCapacity_FS>:
  * @param  block_num: .
  * @param  block_size: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_GetCapacity_FS(uint8_t lun, uint32_t *block_num, uint16_t *block_size)
{
 800ef9e:	b480      	push	{r7}
 800efa0:	b085      	sub	sp, #20
 800efa2:	af00      	add	r7, sp, #0
 800efa4:	4603      	mov	r3, r0
 800efa6:	60b9      	str	r1, [r7, #8]
 800efa8:	607a      	str	r2, [r7, #4]
 800efaa:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 3 */
  *block_num  = STORAGE_BLK_NBR;
 800efac:	68bb      	ldr	r3, [r7, #8]
 800efae:	2280      	movs	r2, #128	@ 0x80
 800efb0:	601a      	str	r2, [r3, #0]
  *block_size = STORAGE_BLK_SIZ;
 800efb2:	687b      	ldr	r3, [r7, #4]
 800efb4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800efb8:	801a      	strh	r2, [r3, #0]
  return (USBD_OK);
 800efba:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800efbc:	4618      	mov	r0, r3
 800efbe:	3714      	adds	r7, #20
 800efc0:	46bd      	mov	sp, r7
 800efc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efc6:	4770      	bx	lr

0800efc8 <STORAGE_IsReady_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsReady_FS(uint8_t lun)
{
 800efc8:	b480      	push	{r7}
 800efca:	b083      	sub	sp, #12
 800efcc:	af00      	add	r7, sp, #0
 800efce:	4603      	mov	r3, r0
 800efd0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800efd2:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800efd4:	4618      	mov	r0, r3
 800efd6:	370c      	adds	r7, #12
 800efd8:	46bd      	mov	sp, r7
 800efda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efde:	4770      	bx	lr

0800efe0 <STORAGE_IsWriteProtected_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsWriteProtected_FS(uint8_t lun)
{
 800efe0:	b480      	push	{r7}
 800efe2:	b083      	sub	sp, #12
 800efe4:	af00      	add	r7, sp, #0
 800efe6:	4603      	mov	r3, r0
 800efe8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 800efea:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800efec:	4618      	mov	r0, r3
 800efee:	370c      	adds	r7, #12
 800eff0:	46bd      	mov	sp, r7
 800eff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eff6:	4770      	bx	lr

0800eff8 <STORAGE_Read_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Read_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 800eff8:	b580      	push	{r7, lr}
 800effa:	b084      	sub	sp, #16
 800effc:	af00      	add	r7, sp, #0
 800effe:	60b9      	str	r1, [r7, #8]
 800f000:	607a      	str	r2, [r7, #4]
 800f002:	461a      	mov	r2, r3
 800f004:	4603      	mov	r3, r0
 800f006:	73fb      	strb	r3, [r7, #15]
 800f008:	4613      	mov	r3, r2
 800f00a:	81bb      	strh	r3, [r7, #12]
  /* USER CODE BEGIN 6 */
	memcpy(buf, &ram_disk[blk_addr * SECTOR_SIZE], blk_len * SECTOR_SIZE);
 800f00c:	687b      	ldr	r3, [r7, #4]
 800f00e:	025b      	lsls	r3, r3, #9
 800f010:	4a06      	ldr	r2, [pc, #24]	@ (800f02c <STORAGE_Read_FS+0x34>)
 800f012:	1899      	adds	r1, r3, r2
 800f014:	89bb      	ldrh	r3, [r7, #12]
 800f016:	025b      	lsls	r3, r3, #9
 800f018:	461a      	mov	r2, r3
 800f01a:	68b8      	ldr	r0, [r7, #8]
 800f01c:	f000 ffe0 	bl	800ffe0 <memcpy>
	return (USBD_OK);
 800f020:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800f022:	4618      	mov	r0, r3
 800f024:	3710      	adds	r7, #16
 800f026:	46bd      	mov	sp, r7
 800f028:	bd80      	pop	{r7, pc}
 800f02a:	bf00      	nop
 800f02c:	2000050c 	.word	0x2000050c

0800f030 <STORAGE_Write_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Write_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 800f030:	b580      	push	{r7, lr}
 800f032:	b084      	sub	sp, #16
 800f034:	af00      	add	r7, sp, #0
 800f036:	60b9      	str	r1, [r7, #8]
 800f038:	607a      	str	r2, [r7, #4]
 800f03a:	461a      	mov	r2, r3
 800f03c:	4603      	mov	r3, r0
 800f03e:	73fb      	strb	r3, [r7, #15]
 800f040:	4613      	mov	r3, r2
 800f042:	81bb      	strh	r3, [r7, #12]
  /* USER CODE BEGIN 7 */
	memcpy(&ram_disk[blk_addr * SECTOR_SIZE], buf, blk_len * SECTOR_SIZE);
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	025b      	lsls	r3, r3, #9
 800f048:	4a06      	ldr	r2, [pc, #24]	@ (800f064 <STORAGE_Write_FS+0x34>)
 800f04a:	1898      	adds	r0, r3, r2
 800f04c:	89bb      	ldrh	r3, [r7, #12]
 800f04e:	025b      	lsls	r3, r3, #9
 800f050:	461a      	mov	r2, r3
 800f052:	68b9      	ldr	r1, [r7, #8]
 800f054:	f000 ffc4 	bl	800ffe0 <memcpy>
	return (USBD_OK);
 800f058:	2300      	movs	r3, #0
  /* USER CODE END 7 */
}
 800f05a:	4618      	mov	r0, r3
 800f05c:	3710      	adds	r7, #16
 800f05e:	46bd      	mov	sp, r7
 800f060:	bd80      	pop	{r7, pc}
 800f062:	bf00      	nop
 800f064:	2000050c 	.word	0x2000050c

0800f068 <STORAGE_GetMaxLun_FS>:
  * @brief  .
  * @param  None
  * @retval .
  */
int8_t STORAGE_GetMaxLun_FS(void)
{
 800f068:	b480      	push	{r7}
 800f06a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  return (STORAGE_LUN_NBR - 1);
 800f06c:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 800f06e:	4618      	mov	r0, r3
 800f070:	46bd      	mov	sp, r7
 800f072:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f076:	4770      	bx	lr

0800f078 <logger_set_usb_active>:
#include "logger.h"
#include "stm32wbxx_hal_flash.h"
#include "stm32wbxx_hal_flash_ex.h"

static volatile bool s_usb_active = false;
void logger_set_usb_active(bool active) { s_usb_active = active; }
 800f078:	b480      	push	{r7}
 800f07a:	b083      	sub	sp, #12
 800f07c:	af00      	add	r7, sp, #0
 800f07e:	4603      	mov	r3, r0
 800f080:	71fb      	strb	r3, [r7, #7]
 800f082:	4a04      	ldr	r2, [pc, #16]	@ (800f094 <logger_set_usb_active+0x1c>)
 800f084:	79fb      	ldrb	r3, [r7, #7]
 800f086:	7013      	strb	r3, [r2, #0]
 800f088:	bf00      	nop
 800f08a:	370c      	adds	r7, #12
 800f08c:	46bd      	mov	sp, r7
 800f08e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f092:	4770      	bx	lr
 800f094:	20010a10 	.word	0x20010a10

0800f098 <init_ramdisk>:
extern void PlayBeep(uint32_t duration_ms);
//uint8_t ram_disk[SECTOR_SIZE * NUM_SECTORS];


//////////////init ramdisk/////////////////
bool init_ramdisk(void) {
 800f098:	b580      	push	{r7, lr}
 800f09a:	b084      	sub	sp, #16
 800f09c:	af02      	add	r7, sp, #8

    FRESULT res = f_mount(&USERFatFs, "0:", 1);
 800f09e:	2201      	movs	r2, #1
 800f0a0:	4915      	ldr	r1, [pc, #84]	@ (800f0f8 <init_ramdisk+0x60>)
 800f0a2:	4816      	ldr	r0, [pc, #88]	@ (800f0fc <init_ramdisk+0x64>)
 800f0a4:	f7fe fb82 	bl	800d7ac <f_mount>
 800f0a8:	4603      	mov	r3, r0
 800f0aa:	71fb      	strb	r3, [r7, #7]
    if (res == FR_NO_FILESYSTEM) {
 800f0ac:	79fb      	ldrb	r3, [r7, #7]
 800f0ae:	2b0d      	cmp	r3, #13
 800f0b0:	d117      	bne.n	800f0e2 <init_ramdisk+0x4a>
        static BYTE work[512];

        res = f_mkfs("0:", FM_FAT | FM_SFD, 512, work, sizeof(work)); //funkcna fat12
 800f0b2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f0b6:	9300      	str	r3, [sp, #0]
 800f0b8:	4b11      	ldr	r3, [pc, #68]	@ (800f100 <init_ramdisk+0x68>)
 800f0ba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800f0be:	2109      	movs	r1, #9
 800f0c0:	480d      	ldr	r0, [pc, #52]	@ (800f0f8 <init_ramdisk+0x60>)
 800f0c2:	f7ff f999 	bl	800e3f8 <f_mkfs>
 800f0c6:	4603      	mov	r3, r0
 800f0c8:	71fb      	strb	r3, [r7, #7]


        if (res != FR_OK) {
 800f0ca:	79fb      	ldrb	r3, [r7, #7]
 800f0cc:	2b00      	cmp	r3, #0
 800f0ce:	d001      	beq.n	800f0d4 <init_ramdisk+0x3c>

        	return false;
 800f0d0:	2300      	movs	r3, #0
 800f0d2:	e00c      	b.n	800f0ee <init_ramdisk+0x56>
        }

        res = f_mount(&USERFatFs, "0:", 1); // remount
 800f0d4:	2201      	movs	r2, #1
 800f0d6:	4908      	ldr	r1, [pc, #32]	@ (800f0f8 <init_ramdisk+0x60>)
 800f0d8:	4808      	ldr	r0, [pc, #32]	@ (800f0fc <init_ramdisk+0x64>)
 800f0da:	f7fe fb67 	bl	800d7ac <f_mount>
 800f0de:	4603      	mov	r3, r0
 800f0e0:	71fb      	strb	r3, [r7, #7]
        if (res != FR_OK){

        }
    }

    return (res == FR_OK);
 800f0e2:	79fb      	ldrb	r3, [r7, #7]
 800f0e4:	2b00      	cmp	r3, #0
 800f0e6:	bf0c      	ite	eq
 800f0e8:	2301      	moveq	r3, #1
 800f0ea:	2300      	movne	r3, #0
 800f0ec:	b2db      	uxtb	r3, r3
}
 800f0ee:	4618      	mov	r0, r3
 800f0f0:	3708      	adds	r7, #8
 800f0f2:	46bd      	mov	sp, r7
 800f0f4:	bd80      	pop	{r7, pc}
 800f0f6:	bf00      	nop
 800f0f8:	08010950 	.word	0x08010950
 800f0fc:	200002d4 	.word	0x200002d4
 800f100:	20010a18 	.word	0x20010a18

0800f104 <append_log_rotating>:
///////////end of ramdisk init func/////////////////////

/////////roundrobin write data//////////////
void append_log_rotating(uint16_t year, uint8_t mon, uint8_t day,
                         uint8_t hour, uint8_t min,
                         uint8_t davka, int8_t teplota_c) {
 800f104:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f106:	f5ad 7d31 	sub.w	sp, sp, #708	@ 0x2c4
 800f10a:	af04      	add	r7, sp, #16
 800f10c:	4605      	mov	r5, r0
 800f10e:	460c      	mov	r4, r1
 800f110:	4610      	mov	r0, r2
 800f112:	4619      	mov	r1, r3
 800f114:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 800f118:	f2a3 23aa 	subw	r3, r3, #682	@ 0x2aa
 800f11c:	462a      	mov	r2, r5
 800f11e:	801a      	strh	r2, [r3, #0]
 800f120:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 800f124:	f2a3 23ab 	subw	r3, r3, #683	@ 0x2ab
 800f128:	4622      	mov	r2, r4
 800f12a:	701a      	strb	r2, [r3, #0]
 800f12c:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 800f130:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 800f134:	4602      	mov	r2, r0
 800f136:	701a      	strb	r2, [r3, #0]
 800f138:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 800f13c:	f2a3 23ad 	subw	r3, r3, #685	@ 0x2ad
 800f140:	460a      	mov	r2, r1
 800f142:	701a      	strb	r2, [r3, #0]
    // počas MSC nepíšeme
    if (s_usb_active) return;
 800f144:	4bb6      	ldr	r3, [pc, #728]	@ (800f420 <append_log_rotating+0x31c>)
 800f146:	781b      	ldrb	r3, [r3, #0]
 800f148:	b2db      	uxtb	r3, r3
 800f14a:	2b00      	cmp	r3, #0
 800f14c:	f040 8161 	bne.w	800f412 <append_log_rotating+0x30e>
    char line[MAX_LOG_LINE_LEN];

    // --- zostavenie riadku s podporou "lomítok" ---
    // čas: ak ktorýkoľvek komponent je sentinel, zapíšeme 12 lomítok
    bool time_missing = (year == LOG_NO_YEAR) || (mon == LOG_NO_U8) ||
                        (day  == LOG_NO_U8)   || (hour== LOG_NO_U8) ||
 800f150:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 800f154:	f2a3 23aa 	subw	r3, r3, #682	@ 0x2aa
 800f158:	881b      	ldrh	r3, [r3, #0]
 800f15a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800f15e:	4293      	cmp	r3, r2
 800f160:	d018      	beq.n	800f194 <append_log_rotating+0x90>
    bool time_missing = (year == LOG_NO_YEAR) || (mon == LOG_NO_U8) ||
 800f162:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 800f166:	f2a3 23ab 	subw	r3, r3, #683	@ 0x2ab
 800f16a:	781b      	ldrb	r3, [r3, #0]
 800f16c:	2bff      	cmp	r3, #255	@ 0xff
 800f16e:	d011      	beq.n	800f194 <append_log_rotating+0x90>
 800f170:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 800f174:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 800f178:	781b      	ldrb	r3, [r3, #0]
 800f17a:	2bff      	cmp	r3, #255	@ 0xff
 800f17c:	d00a      	beq.n	800f194 <append_log_rotating+0x90>
                        (day  == LOG_NO_U8)   || (hour== LOG_NO_U8) ||
 800f17e:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 800f182:	f2a3 23ad 	subw	r3, r3, #685	@ 0x2ad
 800f186:	781b      	ldrb	r3, [r3, #0]
 800f188:	2bff      	cmp	r3, #255	@ 0xff
 800f18a:	d003      	beq.n	800f194 <append_log_rotating+0x90>
 800f18c:	f897 32c8 	ldrb.w	r3, [r7, #712]	@ 0x2c8
 800f190:	2bff      	cmp	r3, #255	@ 0xff
 800f192:	d101      	bne.n	800f198 <append_log_rotating+0x94>
 800f194:	2301      	movs	r3, #1
 800f196:	e000      	b.n	800f19a <append_log_rotating+0x96>
 800f198:	2300      	movs	r3, #0
    bool time_missing = (year == LOG_NO_YEAR) || (mon == LOG_NO_U8) ||
 800f19a:	f887 32af 	strb.w	r3, [r7, #687]	@ 0x2af
 800f19e:	f897 32af 	ldrb.w	r3, [r7, #687]	@ 0x2af
 800f1a2:	f003 0301 	and.w	r3, r3, #1
 800f1a6:	f887 32af 	strb.w	r3, [r7, #687]	@ 0x2af
                        (min  == LOG_NO_U8);

    char ts[13]; // 12 znakov + '\0'
    if (!time_missing) {
 800f1aa:	f897 32af 	ldrb.w	r3, [r7, #687]	@ 0x2af
 800f1ae:	f083 0301 	eor.w	r3, r3, #1
 800f1b2:	b2db      	uxtb	r3, r3
 800f1b4:	2b00      	cmp	r3, #0
 800f1b6:	d053      	beq.n	800f260 <append_log_rotating+0x15c>
    	// nechaj: char ts[13]; toto je aby kompilator vedel ze ziaden znak neprekroci danu hodnotu
    	snprintf(ts, sizeof(ts), "%04u%02u%02u%02u%02u",
 800f1b8:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 800f1bc:	f2a3 23aa 	subw	r3, r3, #682	@ 0x2aa
 800f1c0:	881b      	ldrh	r3, [r3, #0]
 800f1c2:	4a98      	ldr	r2, [pc, #608]	@ (800f424 <append_log_rotating+0x320>)
 800f1c4:	fba2 1203 	umull	r1, r2, r2, r3
 800f1c8:	0b52      	lsrs	r2, r2, #13
 800f1ca:	f242 7110 	movw	r1, #10000	@ 0x2710
 800f1ce:	fb01 f202 	mul.w	r2, r1, r2
 800f1d2:	1a9b      	subs	r3, r3, r2
 800f1d4:	b29b      	uxth	r3, r3
 800f1d6:	469c      	mov	ip, r3
 800f1d8:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 800f1dc:	f2a3 23ab 	subw	r3, r3, #683	@ 0x2ab
 800f1e0:	781b      	ldrb	r3, [r3, #0]
 800f1e2:	4a91      	ldr	r2, [pc, #580]	@ (800f428 <append_log_rotating+0x324>)
 800f1e4:	fba2 1203 	umull	r1, r2, r2, r3
 800f1e8:	0952      	lsrs	r2, r2, #5
 800f1ea:	2164      	movs	r1, #100	@ 0x64
 800f1ec:	fb01 f202 	mul.w	r2, r1, r2
 800f1f0:	1a9b      	subs	r3, r3, r2
 800f1f2:	b2db      	uxtb	r3, r3
 800f1f4:	461c      	mov	r4, r3
 800f1f6:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 800f1fa:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 800f1fe:	781b      	ldrb	r3, [r3, #0]
 800f200:	4a89      	ldr	r2, [pc, #548]	@ (800f428 <append_log_rotating+0x324>)
 800f202:	fba2 1203 	umull	r1, r2, r2, r3
 800f206:	0952      	lsrs	r2, r2, #5
 800f208:	2164      	movs	r1, #100	@ 0x64
 800f20a:	fb01 f202 	mul.w	r2, r1, r2
 800f20e:	1a9b      	subs	r3, r3, r2
 800f210:	b2db      	uxtb	r3, r3
 800f212:	461d      	mov	r5, r3
 800f214:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 800f218:	f2a3 23ad 	subw	r3, r3, #685	@ 0x2ad
 800f21c:	781b      	ldrb	r3, [r3, #0]
 800f21e:	4a82      	ldr	r2, [pc, #520]	@ (800f428 <append_log_rotating+0x324>)
 800f220:	fba2 1203 	umull	r1, r2, r2, r3
 800f224:	0952      	lsrs	r2, r2, #5
 800f226:	2164      	movs	r1, #100	@ 0x64
 800f228:	fb01 f202 	mul.w	r2, r1, r2
 800f22c:	1a9b      	subs	r3, r3, r2
 800f22e:	b2db      	uxtb	r3, r3
 800f230:	461e      	mov	r6, r3
 800f232:	f897 32c8 	ldrb.w	r3, [r7, #712]	@ 0x2c8
 800f236:	4a7c      	ldr	r2, [pc, #496]	@ (800f428 <append_log_rotating+0x324>)
 800f238:	fba2 1203 	umull	r1, r2, r2, r3
 800f23c:	0952      	lsrs	r2, r2, #5
 800f23e:	2164      	movs	r1, #100	@ 0x64
 800f240:	fb01 f202 	mul.w	r2, r1, r2
 800f244:	1a9b      	subs	r3, r3, r2
 800f246:	b2db      	uxtb	r3, r3
 800f248:	f107 001c 	add.w	r0, r7, #28
 800f24c:	9303      	str	r3, [sp, #12]
 800f24e:	9602      	str	r6, [sp, #8]
 800f250:	9501      	str	r5, [sp, #4]
 800f252:	9400      	str	r4, [sp, #0]
 800f254:	4663      	mov	r3, ip
 800f256:	4a75      	ldr	r2, [pc, #468]	@ (800f42c <append_log_rotating+0x328>)
 800f258:	210d      	movs	r1, #13
 800f25a:	f000 fe57 	bl	800ff0c <sniprintf>
 800f25e:	e00c      	b.n	800f27a <append_log_rotating+0x176>
    	         (unsigned)(mon  % 100u),
    	         (unsigned)(day  % 100u),
    	         (unsigned)(hour % 100u),
    	         (unsigned)(min  % 100u));
    } else {
        memset(ts, '/', 12);
 800f260:	f107 031c 	add.w	r3, r7, #28
 800f264:	220c      	movs	r2, #12
 800f266:	212f      	movs	r1, #47	@ 0x2f
 800f268:	4618      	mov	r0, r3
 800f26a:	f000 fe85 	bl	800ff78 <memset>
        ts[12] = '\0';
 800f26e:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 800f272:	f5a3 7325 	sub.w	r3, r3, #660	@ 0x294
 800f276:	2200      	movs	r2, #0
 800f278:	731a      	strb	r2, [r3, #12]
    }

    // dávka: ak sentinel → "/"
    char dosebuf[5];
    if (davka != LOG_NO_U8) snprintf(dosebuf, sizeof(dosebuf), "%u", davka);
 800f27a:	f897 32cc 	ldrb.w	r3, [r7, #716]	@ 0x2cc
 800f27e:	2bff      	cmp	r3, #255	@ 0xff
 800f280:	d008      	beq.n	800f294 <append_log_rotating+0x190>
 800f282:	f897 32cc 	ldrb.w	r3, [r7, #716]	@ 0x2cc
 800f286:	f107 0014 	add.w	r0, r7, #20
 800f28a:	4a69      	ldr	r2, [pc, #420]	@ (800f430 <append_log_rotating+0x32c>)
 800f28c:	2105      	movs	r1, #5
 800f28e:	f000 fe3d 	bl	800ff0c <sniprintf>
 800f292:	e003      	b.n	800f29c <append_log_rotating+0x198>
    else strcpy(dosebuf, "/");
 800f294:	f107 0314 	add.w	r3, r7, #20
 800f298:	222f      	movs	r2, #47	@ 0x2f
 800f29a:	801a      	strh	r2, [r3, #0]

    // teplota: ak sentinel → "/"
    char tempbuf[6];
    if (teplota_c != LOG_NO_TEMP) snprintf(tempbuf, sizeof(tempbuf), "%d", teplota_c);
 800f29c:	f997 32d0 	ldrsb.w	r3, [r7, #720]	@ 0x2d0
 800f2a0:	f113 0f80 	cmn.w	r3, #128	@ 0x80
 800f2a4:	d008      	beq.n	800f2b8 <append_log_rotating+0x1b4>
 800f2a6:	f997 32d0 	ldrsb.w	r3, [r7, #720]	@ 0x2d0
 800f2aa:	f107 000c 	add.w	r0, r7, #12
 800f2ae:	4a61      	ldr	r2, [pc, #388]	@ (800f434 <append_log_rotating+0x330>)
 800f2b0:	2106      	movs	r1, #6
 800f2b2:	f000 fe2b 	bl	800ff0c <sniprintf>
 800f2b6:	e003      	b.n	800f2c0 <append_log_rotating+0x1bc>
    else strcpy(tempbuf, "/");
 800f2b8:	f107 030c 	add.w	r3, r7, #12
 800f2bc:	222f      	movs	r2, #47	@ 0x2f
 800f2be:	801a      	strh	r2, [r3, #0]

    // výsledný riadok: "YYYYMMDDHHMM,davka,teplota\r\n" alebo "////////////,/ ,/\r\n"
    snprintf(line, sizeof(line), "%s,%s,%s\r\n", ts, dosebuf, tempbuf);
 800f2c0:	f107 021c 	add.w	r2, r7, #28
 800f2c4:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 800f2c8:	f107 030c 	add.w	r3, r7, #12
 800f2cc:	9301      	str	r3, [sp, #4]
 800f2ce:	f107 0314 	add.w	r3, r7, #20
 800f2d2:	9300      	str	r3, [sp, #0]
 800f2d4:	4613      	mov	r3, r2
 800f2d6:	4a58      	ldr	r2, [pc, #352]	@ (800f438 <append_log_rotating+0x334>)
 800f2d8:	2140      	movs	r1, #64	@ 0x40
 800f2da:	f000 fe17 	bl	800ff0c <sniprintf>
    UINT line_len = (UINT)strlen(line);
 800f2de:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800f2e2:	4618      	mov	r0, r3
 800f2e4:	f7f0 ff4c 	bl	8000180 <strlen>
 800f2e8:	f8c7 02a8 	str.w	r0, [r7, #680]	@ 0x2a8

    // --- otvor súbor ---
    res = f_open(&file, LOG_FILE_NAME, FA_WRITE | FA_OPEN_ALWAYS);
 800f2ec:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800f2f0:	2212      	movs	r2, #18
 800f2f2:	4952      	ldr	r1, [pc, #328]	@ (800f43c <append_log_rotating+0x338>)
 800f2f4:	4618      	mov	r0, r3
 800f2f6:	f7fe fa9f 	bl	800d838 <f_open>
 800f2fa:	4603      	mov	r3, r0
 800f2fc:	f887 32a7 	strb.w	r3, [r7, #679]	@ 0x2a7
    if (res != FR_OK) return;
 800f300:	f897 32a7 	ldrb.w	r3, [r7, #679]	@ 0x2a7
 800f304:	2b00      	cmp	r3, #0
 800f306:	f040 8086 	bne.w	800f416 <append_log_rotating+0x312>

    FSIZE_t size = f_size(&file);
 800f30a:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 800f30e:	f5a3 7310 	sub.w	r3, r3, #576	@ 0x240
 800f312:	68db      	ldr	r3, [r3, #12]
 800f314:	f8c7 32a0 	str.w	r3, [r7, #672]	@ 0x2a0

    if (!s_wrapped && size < LOG_FILE_SIZE) {
 800f318:	4b49      	ldr	r3, [pc, #292]	@ (800f440 <append_log_rotating+0x33c>)
 800f31a:	781b      	ldrb	r3, [r3, #0]
 800f31c:	f083 0301 	eor.w	r3, r3, #1
 800f320:	b2db      	uxtb	r3, r3
 800f322:	2b00      	cmp	r3, #0
 800f324:	d044      	beq.n	800f3b0 <append_log_rotating+0x2ac>
 800f326:	f8d7 32a0 	ldr.w	r3, [r7, #672]	@ 0x2a0
 800f32a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f32e:	d23f      	bcs.n	800f3b0 <append_log_rotating+0x2ac>
        // FÁZA 1: prirodzený rast len reálnymi dátami
        log_offset = (uint32_t)size;
 800f330:	4a44      	ldr	r2, [pc, #272]	@ (800f444 <append_log_rotating+0x340>)
 800f332:	f8d7 32a0 	ldr.w	r3, [r7, #672]	@ 0x2a0
 800f336:	6013      	str	r3, [r2, #0]

        if ((size + line_len) <= LOG_FILE_SIZE) {
 800f338:	f8d7 22a0 	ldr.w	r2, [r7, #672]	@ 0x2a0
 800f33c:	f8d7 32a8 	ldr.w	r3, [r7, #680]	@ 0x2a8
 800f340:	4413      	add	r3, r2
 800f342:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f346:	d818      	bhi.n	800f37a <append_log_rotating+0x276>
            // ešte sa zmestí → append na koniec
            f_lseek(&file, size);
 800f348:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800f34c:	f8d7 12a0 	ldr.w	r1, [r7, #672]	@ 0x2a0
 800f350:	4618      	mov	r0, r3
 800f352:	f7fe fe48 	bl	800dfe6 <f_lseek>
            f_write(&file, line, line_len, &bw);
 800f356:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800f35a:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 800f35e:	f107 0070 	add.w	r0, r7, #112	@ 0x70
 800f362:	f8d7 22a8 	ldr.w	r2, [r7, #680]	@ 0x2a8
 800f366:	f7fe fc21 	bl	800dbac <f_write>
            log_offset += line_len;
 800f36a:	4b36      	ldr	r3, [pc, #216]	@ (800f444 <append_log_rotating+0x340>)
 800f36c:	681a      	ldr	r2, [r3, #0]
 800f36e:	f8d7 32a8 	ldr.w	r3, [r7, #680]	@ 0x2a8
 800f372:	4413      	add	r3, r2
 800f374:	4a33      	ldr	r2, [pc, #204]	@ (800f444 <append_log_rotating+0x340>)
 800f376:	6013      	str	r3, [r2, #0]
        if ((size + line_len) <= LOG_FILE_SIZE) {
 800f378:	e045      	b.n	800f406 <append_log_rotating+0x302>
        } else {
            // týmto riadkom by sme presiahli limit → prechod do ring režimu
            s_wrapped = true;
 800f37a:	4b31      	ldr	r3, [pc, #196]	@ (800f440 <append_log_rotating+0x33c>)
 800f37c:	2201      	movs	r2, #1
 800f37e:	701a      	strb	r2, [r3, #0]
            log_offset = 0;
 800f380:	4b30      	ldr	r3, [pc, #192]	@ (800f444 <append_log_rotating+0x340>)
 800f382:	2200      	movs	r2, #0
 800f384:	601a      	str	r2, [r3, #0]
            f_lseek(&file, 0);
 800f386:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800f38a:	2100      	movs	r1, #0
 800f38c:	4618      	mov	r0, r3
 800f38e:	f7fe fe2a 	bl	800dfe6 <f_lseek>
            f_write(&file, line, line_len, &bw);
 800f392:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800f396:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 800f39a:	f107 0070 	add.w	r0, r7, #112	@ 0x70
 800f39e:	f8d7 22a8 	ldr.w	r2, [r7, #680]	@ 0x2a8
 800f3a2:	f7fe fc03 	bl	800dbac <f_write>
            log_offset = line_len;
 800f3a6:	4a27      	ldr	r2, [pc, #156]	@ (800f444 <append_log_rotating+0x340>)
 800f3a8:	f8d7 32a8 	ldr.w	r3, [r7, #680]	@ 0x2a8
 800f3ac:	6013      	str	r3, [r2, #0]
        if ((size + line_len) <= LOG_FILE_SIZE) {
 800f3ae:	e02a      	b.n	800f406 <append_log_rotating+0x302>
            // veľkosť ostáva na doterajšom "high-watermark"; nič nepredvypĺňame
        }
    } else {
        // FÁZA 2: ring režim (prepis najstarších dát)
        if (log_offset > (LOG_FILE_SIZE - MAX_LOG_LINE_LEN)) {
 800f3b0:	4b24      	ldr	r3, [pc, #144]	@ (800f444 <append_log_rotating+0x340>)
 800f3b2:	681b      	ldr	r3, [r3, #0]
 800f3b4:	f64f 72c0 	movw	r2, #65472	@ 0xffc0
 800f3b8:	4293      	cmp	r3, r2
 800f3ba:	d902      	bls.n	800f3c2 <append_log_rotating+0x2be>
            log_offset = 0; // neštiepiť riadok cez koniec
 800f3bc:	4b21      	ldr	r3, [pc, #132]	@ (800f444 <append_log_rotating+0x340>)
 800f3be:	2200      	movs	r2, #0
 800f3c0:	601a      	str	r2, [r3, #0]
        }
        f_lseek(&file, log_offset);
 800f3c2:	4b20      	ldr	r3, [pc, #128]	@ (800f444 <append_log_rotating+0x340>)
 800f3c4:	681a      	ldr	r2, [r3, #0]
 800f3c6:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800f3ca:	4611      	mov	r1, r2
 800f3cc:	4618      	mov	r0, r3
 800f3ce:	f7fe fe0a 	bl	800dfe6 <f_lseek>
        f_write(&file, line, line_len, &bw);
 800f3d2:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800f3d6:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 800f3da:	f107 0070 	add.w	r0, r7, #112	@ 0x70
 800f3de:	f8d7 22a8 	ldr.w	r2, [r7, #680]	@ 0x2a8
 800f3e2:	f7fe fbe3 	bl	800dbac <f_write>

        log_offset += line_len;
 800f3e6:	4b17      	ldr	r3, [pc, #92]	@ (800f444 <append_log_rotating+0x340>)
 800f3e8:	681a      	ldr	r2, [r3, #0]
 800f3ea:	f8d7 32a8 	ldr.w	r3, [r7, #680]	@ 0x2a8
 800f3ee:	4413      	add	r3, r2
 800f3f0:	4a14      	ldr	r2, [pc, #80]	@ (800f444 <append_log_rotating+0x340>)
 800f3f2:	6013      	str	r3, [r2, #0]
        if (log_offset > (LOG_FILE_SIZE - MAX_LOG_LINE_LEN)) {
 800f3f4:	4b13      	ldr	r3, [pc, #76]	@ (800f444 <append_log_rotating+0x340>)
 800f3f6:	681b      	ldr	r3, [r3, #0]
 800f3f8:	f64f 72c0 	movw	r2, #65472	@ 0xffc0
 800f3fc:	4293      	cmp	r3, r2
 800f3fe:	d902      	bls.n	800f406 <append_log_rotating+0x302>
            log_offset = 0;
 800f400:	4b10      	ldr	r3, [pc, #64]	@ (800f444 <append_log_rotating+0x340>)
 800f402:	2200      	movs	r2, #0
 800f404:	601a      	str	r2, [r3, #0]
        }
    }

    f_close(&file);
 800f406:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800f40a:	4618      	mov	r0, r3
 800f40c:	f7fe fdc1 	bl	800df92 <f_close>
 800f410:	e002      	b.n	800f418 <append_log_rotating+0x314>
    if (s_usb_active) return;
 800f412:	bf00      	nop
 800f414:	e000      	b.n	800f418 <append_log_rotating+0x314>
    if (res != FR_OK) return;
 800f416:	bf00      	nop
}
 800f418:	f507 772d 	add.w	r7, r7, #692	@ 0x2b4
 800f41c:	46bd      	mov	sp, r7
 800f41e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f420:	20010a10 	.word	0x20010a10
 800f424:	d1b71759 	.word	0xd1b71759
 800f428:	51eb851f 	.word	0x51eb851f
 800f42c:	08010954 	.word	0x08010954
 800f430:	0801096c 	.word	0x0801096c
 800f434:	08010970 	.word	0x08010970
 800f438:	08010974 	.word	0x08010974
 800f43c:	08010980 	.word	0x08010980
 800f440:	20010a11 	.word	0x20010a11
 800f444:	20010a14 	.word	0x20010a14

0800f448 <crc32_update>:
//////ram-flash uvlo backup///

// --- jednoduchý CRC32 (polynóm 0x04C11DB7) ---
static uint32_t crc32_update(uint32_t crc, const uint8_t *p, uint32_t len)
{
 800f448:	b480      	push	{r7}
 800f44a:	b089      	sub	sp, #36	@ 0x24
 800f44c:	af00      	add	r7, sp, #0
 800f44e:	60f8      	str	r0, [r7, #12]
 800f450:	60b9      	str	r1, [r7, #8]
 800f452:	607a      	str	r2, [r7, #4]
  crc = ~crc;
 800f454:	68fb      	ldr	r3, [r7, #12]
 800f456:	43db      	mvns	r3, r3
 800f458:	60fb      	str	r3, [r7, #12]
  for (uint32_t i = 0; i < len; i++) {
 800f45a:	2300      	movs	r3, #0
 800f45c:	61fb      	str	r3, [r7, #28]
 800f45e:	e020      	b.n	800f4a2 <crc32_update+0x5a>
      uint32_t c = p[i];
 800f460:	68ba      	ldr	r2, [r7, #8]
 800f462:	69fb      	ldr	r3, [r7, #28]
 800f464:	4413      	add	r3, r2
 800f466:	781b      	ldrb	r3, [r3, #0]
 800f468:	617b      	str	r3, [r7, #20]
      crc ^= c;
 800f46a:	68fa      	ldr	r2, [r7, #12]
 800f46c:	697b      	ldr	r3, [r7, #20]
 800f46e:	4053      	eors	r3, r2
 800f470:	60fb      	str	r3, [r7, #12]
      for (uint32_t b = 0; b < 8; b++) {
 800f472:	2300      	movs	r3, #0
 800f474:	61bb      	str	r3, [r7, #24]
 800f476:	e00e      	b.n	800f496 <crc32_update+0x4e>
          uint32_t mask = -(crc & 1u);
 800f478:	68fb      	ldr	r3, [r7, #12]
 800f47a:	f003 0301 	and.w	r3, r3, #1
 800f47e:	425b      	negs	r3, r3
 800f480:	613b      	str	r3, [r7, #16]
          crc = (crc >> 1) ^ (0xEDB88320u & mask);
 800f482:	68fb      	ldr	r3, [r7, #12]
 800f484:	085a      	lsrs	r2, r3, #1
 800f486:	6939      	ldr	r1, [r7, #16]
 800f488:	4b0c      	ldr	r3, [pc, #48]	@ (800f4bc <crc32_update+0x74>)
 800f48a:	400b      	ands	r3, r1
 800f48c:	4053      	eors	r3, r2
 800f48e:	60fb      	str	r3, [r7, #12]
      for (uint32_t b = 0; b < 8; b++) {
 800f490:	69bb      	ldr	r3, [r7, #24]
 800f492:	3301      	adds	r3, #1
 800f494:	61bb      	str	r3, [r7, #24]
 800f496:	69bb      	ldr	r3, [r7, #24]
 800f498:	2b07      	cmp	r3, #7
 800f49a:	d9ed      	bls.n	800f478 <crc32_update+0x30>
  for (uint32_t i = 0; i < len; i++) {
 800f49c:	69fb      	ldr	r3, [r7, #28]
 800f49e:	3301      	adds	r3, #1
 800f4a0:	61fb      	str	r3, [r7, #28]
 800f4a2:	69fa      	ldr	r2, [r7, #28]
 800f4a4:	687b      	ldr	r3, [r7, #4]
 800f4a6:	429a      	cmp	r2, r3
 800f4a8:	d3da      	bcc.n	800f460 <crc32_update+0x18>
      }
  }
  return ~crc;
 800f4aa:	68fb      	ldr	r3, [r7, #12]
 800f4ac:	43db      	mvns	r3, r3
}
 800f4ae:	4618      	mov	r0, r3
 800f4b0:	3724      	adds	r7, #36	@ 0x24
 800f4b2:	46bd      	mov	sp, r7
 800f4b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4b8:	4770      	bx	lr
 800f4ba:	bf00      	nop
 800f4bc:	edb88320 	.word	0xedb88320

0800f4c0 <find_erase_block_start>:
  uint32_t crc32;       // crc z ram_disk[0..data_len-1]
  uint32_t reserved[4]; // zarovnanie na 32 bajtov
} rd_hdr_t;

static uint32_t find_erase_block_start(uint32_t pages_needed)
{
 800f4c0:	b480      	push	{r7}
 800f4c2:	b08b      	sub	sp, #44	@ 0x2c
 800f4c4:	af00      	add	r7, sp, #0
 800f4c6:	6078      	str	r0, [r7, #4]
  // Hľadáme súvislý blok "pages_needed" **vymazaných** strán od konca FLASH dozadu
  uint32_t flash_start = FLASH_BASE;
 800f4c8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800f4cc:	61fb      	str	r3, [r7, #28]
  uint32_t flash_end   = LOGGER_FLASH_END;
 800f4ce:	4b1a      	ldr	r3, [pc, #104]	@ (800f538 <find_erase_block_start+0x78>)
 800f4d0:	61bb      	str	r3, [r7, #24]
  uint32_t total_pages = (flash_end - flash_start) / LOGGER_FLASH_PAGE_SIZE;
 800f4d2:	69ba      	ldr	r2, [r7, #24]
 800f4d4:	69fb      	ldr	r3, [r7, #28]
 800f4d6:	1ad3      	subs	r3, r2, r3
 800f4d8:	0b1b      	lsrs	r3, r3, #12
 800f4da:	617b      	str	r3, [r7, #20]

  int32_t run = 0;
 800f4dc:	2300      	movs	r3, #0
 800f4de:	627b      	str	r3, [r7, #36]	@ 0x24
  for (int32_t p = (int32_t)total_pages - 1; p >= 0; p--) {
 800f4e0:	697b      	ldr	r3, [r7, #20]
 800f4e2:	3b01      	subs	r3, #1
 800f4e4:	623b      	str	r3, [r7, #32]
 800f4e6:	e01c      	b.n	800f522 <find_erase_block_start+0x62>
      uint32_t addr = flash_start + (uint32_t)p * LOGGER_FLASH_PAGE_SIZE;
 800f4e8:	6a3b      	ldr	r3, [r7, #32]
 800f4ea:	031b      	lsls	r3, r3, #12
 800f4ec:	69fa      	ldr	r2, [r7, #28]
 800f4ee:	4413      	add	r3, r2
 800f4f0:	613b      	str	r3, [r7, #16]
      // stránka je považovaná za voľnú, ak prvé slovo je 0xFFFFFFFF
      if (*(volatile uint32_t *)addr == 0xFFFFFFFFu) {
 800f4f2:	693b      	ldr	r3, [r7, #16]
 800f4f4:	681b      	ldr	r3, [r3, #0]
 800f4f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f4fa:	d10d      	bne.n	800f518 <find_erase_block_start+0x58>
          run++;
 800f4fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f4fe:	3301      	adds	r3, #1
 800f500:	627b      	str	r3, [r7, #36]	@ 0x24
          if ((uint32_t)run >= pages_needed) {
 800f502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f504:	687a      	ldr	r2, [r7, #4]
 800f506:	429a      	cmp	r2, r3
 800f508:	d808      	bhi.n	800f51c <find_erase_block_start+0x5c>
              int32_t first = p;
 800f50a:	6a3b      	ldr	r3, [r7, #32]
 800f50c:	60fb      	str	r3, [r7, #12]
              return flash_start + (uint32_t)first * LOGGER_FLASH_PAGE_SIZE;
 800f50e:	68fb      	ldr	r3, [r7, #12]
 800f510:	031a      	lsls	r2, r3, #12
 800f512:	69fb      	ldr	r3, [r7, #28]
 800f514:	4413      	add	r3, r2
 800f516:	e008      	b.n	800f52a <find_erase_block_start+0x6a>
          }
      } else {
          run = 0;
 800f518:	2300      	movs	r3, #0
 800f51a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (int32_t p = (int32_t)total_pages - 1; p >= 0; p--) {
 800f51c:	6a3b      	ldr	r3, [r7, #32]
 800f51e:	3b01      	subs	r3, #1
 800f520:	623b      	str	r3, [r7, #32]
 800f522:	6a3b      	ldr	r3, [r7, #32]
 800f524:	2b00      	cmp	r3, #0
 800f526:	dadf      	bge.n	800f4e8 <find_erase_block_start+0x28>
      }
  }
  return 0u; // nenašli sme súvislý voľný blok
 800f528:	2300      	movs	r3, #0
}
 800f52a:	4618      	mov	r0, r3
 800f52c:	372c      	adds	r7, #44	@ 0x2c
 800f52e:	46bd      	mov	sp, r7
 800f530:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f534:	4770      	bx	lr
 800f536:	bf00      	nop
 800f538:	08080000 	.word	0x08080000

0800f53c <flash_erase_pages>:

static bool flash_erase_pages(uint32_t addr_start, uint32_t pages)
{
 800f53c:	b580      	push	{r7, lr}
 800f53e:	b088      	sub	sp, #32
 800f540:	af00      	add	r7, sp, #0
 800f542:	6078      	str	r0, [r7, #4]
 800f544:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef st;
  HAL_FLASH_Unlock();
 800f546:	f7f3 f8e1 	bl	800270c <HAL_FLASH_Unlock>

  FLASH_EraseInitTypeDef ei = {0};
 800f54a:	f107 0310 	add.w	r3, r7, #16
 800f54e:	2200      	movs	r2, #0
 800f550:	601a      	str	r2, [r3, #0]
 800f552:	605a      	str	r2, [r3, #4]
 800f554:	609a      	str	r2, [r3, #8]
  ei.TypeErase = FLASH_TYPEERASE_PAGES;
 800f556:	2302      	movs	r3, #2
 800f558:	613b      	str	r3, [r7, #16]
  ei.Page      = (addr_start - FLASH_BASE) / LOGGER_FLASH_PAGE_SIZE;
 800f55a:	687b      	ldr	r3, [r7, #4]
 800f55c:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 800f560:	0b1b      	lsrs	r3, r3, #12
 800f562:	617b      	str	r3, [r7, #20]
  ei.NbPages   = pages;
 800f564:	683b      	ldr	r3, [r7, #0]
 800f566:	61bb      	str	r3, [r7, #24]
#if defined(FLASH_BANK_1)
  ei.Banks     = FLASH_BANK_1;
#endif

  uint32_t page_err = 0;
 800f568:	2300      	movs	r3, #0
 800f56a:	60fb      	str	r3, [r7, #12]
  st = HAL_FLASHEx_Erase(&ei, &page_err);
 800f56c:	f107 020c 	add.w	r2, r7, #12
 800f570:	f107 0310 	add.w	r3, r7, #16
 800f574:	4611      	mov	r1, r2
 800f576:	4618      	mov	r0, r3
 800f578:	f7f3 f998 	bl	80028ac <HAL_FLASHEx_Erase>
 800f57c:	4603      	mov	r3, r0
 800f57e:	77fb      	strb	r3, [r7, #31]
  HAL_FLASH_Lock();
 800f580:	f7f3 f8e6 	bl	8002750 <HAL_FLASH_Lock>
  return (st == HAL_OK);
 800f584:	7ffb      	ldrb	r3, [r7, #31]
 800f586:	2b00      	cmp	r3, #0
 800f588:	bf0c      	ite	eq
 800f58a:	2301      	moveq	r3, #1
 800f58c:	2300      	movne	r3, #0
 800f58e:	b2db      	uxtb	r3, r3
}
 800f590:	4618      	mov	r0, r3
 800f592:	3720      	adds	r7, #32
 800f594:	46bd      	mov	sp, r7
 800f596:	bd80      	pop	{r7, pc}

0800f598 <flash_program_bytes>:

static bool flash_program_bytes(uint32_t dst, const uint8_t *src, uint32_t len)
{
 800f598:	b580      	push	{r7, lr}
 800f59a:	b088      	sub	sp, #32
 800f59c:	af00      	add	r7, sp, #0
 800f59e:	60f8      	str	r0, [r7, #12]
 800f5a0:	60b9      	str	r1, [r7, #8]
 800f5a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef st;
  HAL_FLASH_Unlock();
 800f5a4:	f7f3 f8b2 	bl	800270c <HAL_FLASH_Unlock>

  // WB flash programuje 64-bit "doubleword"
  while (len) {
 800f5a8:	e02b      	b.n	800f602 <flash_program_bytes+0x6a>
      uint64_t dq = 0xFFFFFFFFFFFFFFFFull;
 800f5aa:	f04f 32ff 	mov.w	r2, #4294967295
 800f5ae:	f04f 33ff 	mov.w	r3, #4294967295
 800f5b2:	e9c7 2304 	strd	r2, r3, [r7, #16]
      uint32_t chunk = (len >= 8u) ? 8u : len;
 800f5b6:	687b      	ldr	r3, [r7, #4]
 800f5b8:	2b08      	cmp	r3, #8
 800f5ba:	bf28      	it	cs
 800f5bc:	2308      	movcs	r3, #8
 800f5be:	61fb      	str	r3, [r7, #28]
      memcpy(&dq, src, chunk);
 800f5c0:	f107 0310 	add.w	r3, r7, #16
 800f5c4:	69fa      	ldr	r2, [r7, #28]
 800f5c6:	68b9      	ldr	r1, [r7, #8]
 800f5c8:	4618      	mov	r0, r3
 800f5ca:	f000 fd09 	bl	800ffe0 <memcpy>
      st = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, dst, dq);
 800f5ce:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800f5d2:	68f9      	ldr	r1, [r7, #12]
 800f5d4:	2001      	movs	r0, #1
 800f5d6:	f7f3 f855 	bl	8002684 <HAL_FLASH_Program>
 800f5da:	4603      	mov	r3, r0
 800f5dc:	76fb      	strb	r3, [r7, #27]
      if (st != HAL_OK) { HAL_FLASH_Lock(); return false; }
 800f5de:	7efb      	ldrb	r3, [r7, #27]
 800f5e0:	2b00      	cmp	r3, #0
 800f5e2:	d003      	beq.n	800f5ec <flash_program_bytes+0x54>
 800f5e4:	f7f3 f8b4 	bl	8002750 <HAL_FLASH_Lock>
 800f5e8:	2300      	movs	r3, #0
 800f5ea:	e010      	b.n	800f60e <flash_program_bytes+0x76>
      dst += 8u;
 800f5ec:	68fb      	ldr	r3, [r7, #12]
 800f5ee:	3308      	adds	r3, #8
 800f5f0:	60fb      	str	r3, [r7, #12]
      src += chunk;
 800f5f2:	68ba      	ldr	r2, [r7, #8]
 800f5f4:	69fb      	ldr	r3, [r7, #28]
 800f5f6:	4413      	add	r3, r2
 800f5f8:	60bb      	str	r3, [r7, #8]
      len -= chunk;
 800f5fa:	687a      	ldr	r2, [r7, #4]
 800f5fc:	69fb      	ldr	r3, [r7, #28]
 800f5fe:	1ad3      	subs	r3, r2, r3
 800f600:	607b      	str	r3, [r7, #4]
  while (len) {
 800f602:	687b      	ldr	r3, [r7, #4]
 800f604:	2b00      	cmp	r3, #0
 800f606:	d1d0      	bne.n	800f5aa <flash_program_bytes+0x12>
  }

  HAL_FLASH_Lock();
 800f608:	f7f3 f8a2 	bl	8002750 <HAL_FLASH_Lock>
  return true;
 800f60c:	2301      	movs	r3, #1
}
 800f60e:	4618      	mov	r0, r3
 800f610:	3720      	adds	r7, #32
 800f612:	46bd      	mov	sp, r7
 800f614:	bd80      	pop	{r7, pc}
	...

0800f618 <logger_persist_ramdisk_to_flash>:

bool logger_persist_ramdisk_to_flash(void)
{
 800f618:	b580      	push	{r7, lr}
 800f61a:	b08c      	sub	sp, #48	@ 0x30
 800f61c:	af00      	add	r7, sp, #0
  rd_hdr_t hdr;
  hdr.magic    = 0x31534452u; // 'RDS1' little-endian
 800f61e:	4b26      	ldr	r3, [pc, #152]	@ (800f6b8 <logger_persist_ramdisk_to_flash+0xa0>)
 800f620:	607b      	str	r3, [r7, #4]
  hdr.version  = 1u;
 800f622:	2301      	movs	r3, #1
 800f624:	60bb      	str	r3, [r7, #8]
  hdr.data_len = LOGGER_BACKUP_BYTES;
 800f626:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800f62a:	60fb      	str	r3, [r7, #12]
  hdr.crc32    = crc32_update(0u, ram_disk, LOGGER_BACKUP_BYTES);
 800f62c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800f630:	4922      	ldr	r1, [pc, #136]	@ (800f6bc <logger_persist_ramdisk_to_flash+0xa4>)
 800f632:	2000      	movs	r0, #0
 800f634:	f7ff ff08 	bl	800f448 <crc32_update>
 800f638:	4603      	mov	r3, r0
 800f63a:	613b      	str	r3, [r7, #16]

  // 1) nájdi voľný blok na konci FLASH
  uint32_t pages_needed = LOGGER_BACKUP_PAGES;
 800f63c:	2311      	movs	r3, #17
 800f63e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t start = find_erase_block_start(pages_needed);
 800f640:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f642:	f7ff ff3d 	bl	800f4c0 <find_erase_block_start>
 800f646:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (start == 0u) {
 800f648:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f64a:	2b00      	cmp	r3, #0
 800f64c:	d101      	bne.n	800f652 <logger_persist_ramdisk_to_flash+0x3a>
      // nie je voľné miesto → neriskuj, skonči
      return false;
 800f64e:	2300      	movs	r3, #0
 800f650:	e02d      	b.n	800f6ae <logger_persist_ramdisk_to_flash+0x96>
  }

  // 2) vymaž stránky
  if (!flash_erase_pages(start, pages_needed)) return false;
 800f652:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f654:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f656:	f7ff ff71 	bl	800f53c <flash_erase_pages>
 800f65a:	4603      	mov	r3, r0
 800f65c:	f083 0301 	eor.w	r3, r3, #1
 800f660:	b2db      	uxtb	r3, r3
 800f662:	2b00      	cmp	r3, #0
 800f664:	d001      	beq.n	800f66a <logger_persist_ramdisk_to_flash+0x52>
 800f666:	2300      	movs	r3, #0
 800f668:	e021      	b.n	800f6ae <logger_persist_ramdisk_to_flash+0x96>

  // 3) zapíš header + dáta
  uint32_t addr = start;
 800f66a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f66c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (!flash_program_bytes(addr, (const uint8_t*)&hdr, sizeof(hdr))) return false;
 800f66e:	1d3b      	adds	r3, r7, #4
 800f670:	2220      	movs	r2, #32
 800f672:	4619      	mov	r1, r3
 800f674:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f676:	f7ff ff8f 	bl	800f598 <flash_program_bytes>
 800f67a:	4603      	mov	r3, r0
 800f67c:	f083 0301 	eor.w	r3, r3, #1
 800f680:	b2db      	uxtb	r3, r3
 800f682:	2b00      	cmp	r3, #0
 800f684:	d001      	beq.n	800f68a <logger_persist_ramdisk_to_flash+0x72>
 800f686:	2300      	movs	r3, #0
 800f688:	e011      	b.n	800f6ae <logger_persist_ramdisk_to_flash+0x96>
  addr += ((sizeof(hdr) + 7u) & ~7u);
 800f68a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f68c:	3320      	adds	r3, #32
 800f68e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (!flash_program_bytes(addr, ram_disk, LOGGER_BACKUP_BYTES)) return false;
 800f690:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800f694:	4909      	ldr	r1, [pc, #36]	@ (800f6bc <logger_persist_ramdisk_to_flash+0xa4>)
 800f696:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f698:	f7ff ff7e 	bl	800f598 <flash_program_bytes>
 800f69c:	4603      	mov	r3, r0
 800f69e:	f083 0301 	eor.w	r3, r3, #1
 800f6a2:	b2db      	uxtb	r3, r3
 800f6a4:	2b00      	cmp	r3, #0
 800f6a6:	d001      	beq.n	800f6ac <logger_persist_ramdisk_to_flash+0x94>
 800f6a8:	2300      	movs	r3, #0
 800f6aa:	e000      	b.n	800f6ae <logger_persist_ramdisk_to_flash+0x96>

  return true;
 800f6ac:	2301      	movs	r3, #1
}
 800f6ae:	4618      	mov	r0, r3
 800f6b0:	3730      	adds	r7, #48	@ 0x30
 800f6b2:	46bd      	mov	sp, r7
 800f6b4:	bd80      	pop	{r7, pc}
 800f6b6:	bf00      	nop
 800f6b8:	31534452 	.word	0x31534452
 800f6bc:	2000050c 	.word	0x2000050c

0800f6c0 <logger_restore_ramdisk_from_flash>:

bool logger_restore_ramdisk_from_flash(void)
{
 800f6c0:	b580      	push	{r7, lr}
 800f6c2:	b08a      	sub	sp, #40	@ 0x28
 800f6c4:	af00      	add	r7, sp, #0
	// Ak má RAM disk platnú FAT, nenechaj ho prepísať
	  if (!logger_ramdisk_is_empty()) {
 800f6c6:	f000 f85b 	bl	800f780 <logger_ramdisk_is_empty>
 800f6ca:	4603      	mov	r3, r0
 800f6cc:	f083 0301 	eor.w	r3, r3, #1
 800f6d0:	b2db      	uxtb	r3, r3
 800f6d2:	2b00      	cmp	r3, #0
 800f6d4:	d001      	beq.n	800f6da <logger_restore_ramdisk_from_flash+0x1a>
	    return false;
 800f6d6:	2300      	movs	r3, #0
 800f6d8:	e048      	b.n	800f76c <logger_restore_ramdisk_from_flash+0xac>
	  }
  // hľadáme najnovší snapshot: najprv od konca FLASH nájdeme platný header
  uint32_t flash_start = FLASH_BASE;
 800f6da:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800f6de:	623b      	str	r3, [r7, #32]
  uint32_t flash_end   = LOGGER_FLASH_END;
 800f6e0:	4b24      	ldr	r3, [pc, #144]	@ (800f774 <logger_restore_ramdisk_from_flash+0xb4>)
 800f6e2:	61fb      	str	r3, [r7, #28]
  uint32_t total_pages = (flash_end - flash_start) / LOGGER_FLASH_PAGE_SIZE;
 800f6e4:	69fa      	ldr	r2, [r7, #28]
 800f6e6:	6a3b      	ldr	r3, [r7, #32]
 800f6e8:	1ad3      	subs	r3, r2, r3
 800f6ea:	0b1b      	lsrs	r3, r3, #12
 800f6ec:	61bb      	str	r3, [r7, #24]
  uint32_t pages_needed = LOGGER_BACKUP_PAGES;
 800f6ee:	2311      	movs	r3, #17
 800f6f0:	617b      	str	r3, [r7, #20]

  for (int32_t p = (int32_t)total_pages - (int32_t)pages_needed; p >= 0; p--) {
 800f6f2:	69ba      	ldr	r2, [r7, #24]
 800f6f4:	697b      	ldr	r3, [r7, #20]
 800f6f6:	1ad3      	subs	r3, r2, r3
 800f6f8:	627b      	str	r3, [r7, #36]	@ 0x24
 800f6fa:	e033      	b.n	800f764 <logger_restore_ramdisk_from_flash+0xa4>
      uint32_t addr = flash_start + (uint32_t)p * LOGGER_FLASH_PAGE_SIZE;
 800f6fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6fe:	031b      	lsls	r3, r3, #12
 800f700:	6a3a      	ldr	r2, [r7, #32]
 800f702:	4413      	add	r3, r2
 800f704:	613b      	str	r3, [r7, #16]
      rd_hdr_t *h = (rd_hdr_t *)addr;
 800f706:	693b      	ldr	r3, [r7, #16]
 800f708:	60fb      	str	r3, [r7, #12]
      if (h->magic == 0x31534452u && h->version == 1u && h->data_len == LOGGER_BACKUP_BYTES) {
 800f70a:	68fb      	ldr	r3, [r7, #12]
 800f70c:	681b      	ldr	r3, [r3, #0]
 800f70e:	4a1a      	ldr	r2, [pc, #104]	@ (800f778 <logger_restore_ramdisk_from_flash+0xb8>)
 800f710:	4293      	cmp	r3, r2
 800f712:	d124      	bne.n	800f75e <logger_restore_ramdisk_from_flash+0x9e>
 800f714:	68fb      	ldr	r3, [r7, #12]
 800f716:	685b      	ldr	r3, [r3, #4]
 800f718:	2b01      	cmp	r3, #1
 800f71a:	d120      	bne.n	800f75e <logger_restore_ramdisk_from_flash+0x9e>
 800f71c:	68fb      	ldr	r3, [r7, #12]
 800f71e:	689b      	ldr	r3, [r3, #8]
 800f720:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f724:	d11b      	bne.n	800f75e <logger_restore_ramdisk_from_flash+0x9e>
          uint32_t hdr_size = ((sizeof(rd_hdr_t) + 7u) & ~7u);
 800f726:	2320      	movs	r3, #32
 800f728:	60bb      	str	r3, [r7, #8]
          const uint8_t *data = (const uint8_t *)(addr + hdr_size);
 800f72a:	693a      	ldr	r2, [r7, #16]
 800f72c:	68bb      	ldr	r3, [r7, #8]
 800f72e:	4413      	add	r3, r2
 800f730:	607b      	str	r3, [r7, #4]
          uint32_t crc = crc32_update(0u, data, h->data_len);
 800f732:	68fb      	ldr	r3, [r7, #12]
 800f734:	689b      	ldr	r3, [r3, #8]
 800f736:	461a      	mov	r2, r3
 800f738:	6879      	ldr	r1, [r7, #4]
 800f73a:	2000      	movs	r0, #0
 800f73c:	f7ff fe84 	bl	800f448 <crc32_update>
 800f740:	6038      	str	r0, [r7, #0]
          if (crc == h->crc32) {
 800f742:	68fb      	ldr	r3, [r7, #12]
 800f744:	68db      	ldr	r3, [r3, #12]
 800f746:	683a      	ldr	r2, [r7, #0]
 800f748:	429a      	cmp	r2, r3
 800f74a:	d108      	bne.n	800f75e <logger_restore_ramdisk_from_flash+0x9e>
              memcpy(ram_disk, data, h->data_len);
 800f74c:	68fb      	ldr	r3, [r7, #12]
 800f74e:	689b      	ldr	r3, [r3, #8]
 800f750:	461a      	mov	r2, r3
 800f752:	6879      	ldr	r1, [r7, #4]
 800f754:	4809      	ldr	r0, [pc, #36]	@ (800f77c <logger_restore_ramdisk_from_flash+0xbc>)
 800f756:	f000 fc43 	bl	800ffe0 <memcpy>
              return true;
 800f75a:	2301      	movs	r3, #1
 800f75c:	e006      	b.n	800f76c <logger_restore_ramdisk_from_flash+0xac>
  for (int32_t p = (int32_t)total_pages - (int32_t)pages_needed; p >= 0; p--) {
 800f75e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f760:	3b01      	subs	r3, #1
 800f762:	627b      	str	r3, [r7, #36]	@ 0x24
 800f764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f766:	2b00      	cmp	r3, #0
 800f768:	dac8      	bge.n	800f6fc <logger_restore_ramdisk_from_flash+0x3c>
          }
      }
  }
  return false;
 800f76a:	2300      	movs	r3, #0
}
 800f76c:	4618      	mov	r0, r3
 800f76e:	3728      	adds	r7, #40	@ 0x28
 800f770:	46bd      	mov	sp, r7
 800f772:	bd80      	pop	{r7, pc}
 800f774:	08080000 	.word	0x08080000
 800f778:	31534452 	.word	0x31534452
 800f77c:	2000050c 	.word	0x2000050c

0800f780 <logger_ramdisk_is_empty>:
bool logger_ramdisk_is_empty(void)
{
 800f780:	b480      	push	{r7}
 800f782:	b083      	sub	sp, #12
 800f784:	af00      	add	r7, sp, #0
    const uint8_t *b0 = &ram_disk[0];
 800f786:	4b19      	ldr	r3, [pc, #100]	@ (800f7ec <logger_ramdisk_is_empty+0x6c>)
 800f788:	607b      	str	r3, [r7, #4]
    uint16_t sig = ((uint16_t)b0[511] << 8) | b0[510];  // FAT boot signature
 800f78a:	687b      	ldr	r3, [r7, #4]
 800f78c:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800f790:	781b      	ldrb	r3, [r3, #0]
 800f792:	b21b      	sxth	r3, r3
 800f794:	021b      	lsls	r3, r3, #8
 800f796:	b21a      	sxth	r2, r3
 800f798:	687b      	ldr	r3, [r7, #4]
 800f79a:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800f79e:	781b      	ldrb	r3, [r3, #0]
 800f7a0:	b21b      	sxth	r3, r3
 800f7a2:	4313      	orrs	r3, r2
 800f7a4:	b21b      	sxth	r3, r3
 800f7a6:	807b      	strh	r3, [r7, #2]
    uint16_t bps = (uint16_t)b0[11] | ((uint16_t)b0[12] << 8); // bytes/sector
 800f7a8:	687b      	ldr	r3, [r7, #4]
 800f7aa:	330b      	adds	r3, #11
 800f7ac:	781b      	ldrb	r3, [r3, #0]
 800f7ae:	b21a      	sxth	r2, r3
 800f7b0:	687b      	ldr	r3, [r7, #4]
 800f7b2:	330c      	adds	r3, #12
 800f7b4:	781b      	ldrb	r3, [r3, #0]
 800f7b6:	b21b      	sxth	r3, r3
 800f7b8:	021b      	lsls	r3, r3, #8
 800f7ba:	b21b      	sxth	r3, r3
 800f7bc:	4313      	orrs	r3, r2
 800f7be:	b21b      	sxth	r3, r3
 800f7c0:	803b      	strh	r3, [r7, #0]
    if (sig != 0xAA55) return true;
 800f7c2:	887b      	ldrh	r3, [r7, #2]
 800f7c4:	f64a 2255 	movw	r2, #43605	@ 0xaa55
 800f7c8:	4293      	cmp	r3, r2
 800f7ca:	d001      	beq.n	800f7d0 <logger_ramdisk_is_empty+0x50>
 800f7cc:	2301      	movs	r3, #1
 800f7ce:	e006      	b.n	800f7de <logger_ramdisk_is_empty+0x5e>
    if (bps != 512)    return true;
 800f7d0:	883b      	ldrh	r3, [r7, #0]
 800f7d2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f7d6:	d001      	beq.n	800f7dc <logger_ramdisk_is_empty+0x5c>
 800f7d8:	2301      	movs	r3, #1
 800f7da:	e000      	b.n	800f7de <logger_ramdisk_is_empty+0x5e>
    return false;
 800f7dc:	2300      	movs	r3, #0
}
 800f7de:	4618      	mov	r0, r3
 800f7e0:	370c      	adds	r7, #12
 800f7e2:	46bd      	mov	sp, r7
 800f7e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7e8:	4770      	bx	lr
 800f7ea:	bf00      	nop
 800f7ec:	2000050c 	.word	0x2000050c

0800f7f0 <logger_invalidate_ramdisk>:

void logger_invalidate_ramdisk(void)
{
 800f7f0:	b480      	push	{r7}
 800f7f2:	af00      	add	r7, sp, #0
    // zneplatni FAT podpis → pri ďalšom boote/USB vieme, že je „prázdny“
    ram_disk[510] = 0x00;
 800f7f4:	4b06      	ldr	r3, [pc, #24]	@ (800f810 <logger_invalidate_ramdisk+0x20>)
 800f7f6:	2200      	movs	r2, #0
 800f7f8:	f883 21fe 	strb.w	r2, [r3, #510]	@ 0x1fe
    ram_disk[511] = 0x00;
 800f7fc:	4b04      	ldr	r3, [pc, #16]	@ (800f810 <logger_invalidate_ramdisk+0x20>)
 800f7fe:	2200      	movs	r2, #0
 800f800:	f883 21ff 	strb.w	r2, [r3, #511]	@ 0x1ff
}
 800f804:	bf00      	nop
 800f806:	46bd      	mov	sp, r7
 800f808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f80c:	4770      	bx	lr
 800f80e:	bf00      	nop
 800f810:	2000050c 	.word	0x2000050c

0800f814 <LL_AHB2_GRP1_EnableClock>:
{
 800f814:	b480      	push	{r7}
 800f816:	b085      	sub	sp, #20
 800f818:	af00      	add	r7, sp, #0
 800f81a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800f81c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f820:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800f822:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800f826:	687b      	ldr	r3, [r7, #4]
 800f828:	4313      	orrs	r3, r2
 800f82a:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800f82c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f830:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800f832:	687b      	ldr	r3, [r7, #4]
 800f834:	4013      	ands	r3, r2
 800f836:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800f838:	68fb      	ldr	r3, [r7, #12]
}
 800f83a:	bf00      	nop
 800f83c:	3714      	adds	r7, #20
 800f83e:	46bd      	mov	sp, r7
 800f840:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f844:	4770      	bx	lr

0800f846 <LL_APB1_GRP1_EnableClock>:
{
 800f846:	b480      	push	{r7}
 800f848:	b085      	sub	sp, #20
 800f84a:	af00      	add	r7, sp, #0
 800f84c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 800f84e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f852:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800f854:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800f858:	687b      	ldr	r3, [r7, #4]
 800f85a:	4313      	orrs	r3, r2
 800f85c:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800f85e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f862:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	4013      	ands	r3, r2
 800f868:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800f86a:	68fb      	ldr	r3, [r7, #12]
}
 800f86c:	bf00      	nop
 800f86e:	3714      	adds	r7, #20
 800f870:	46bd      	mov	sp, r7
 800f872:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f876:	4770      	bx	lr

0800f878 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f878:	b580      	push	{r7, lr}
 800f87a:	b09c      	sub	sp, #112	@ 0x70
 800f87c:	af00      	add	r7, sp, #0
 800f87e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f880:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800f884:	2200      	movs	r2, #0
 800f886:	601a      	str	r2, [r3, #0]
 800f888:	605a      	str	r2, [r3, #4]
 800f88a:	609a      	str	r2, [r3, #8]
 800f88c:	60da      	str	r2, [r3, #12]
 800f88e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800f890:	f107 030c 	add.w	r3, r7, #12
 800f894:	2250      	movs	r2, #80	@ 0x50
 800f896:	2100      	movs	r1, #0
 800f898:	4618      	mov	r0, r3
 800f89a:	f000 fb6d 	bl	800ff78 <memset>
  if(pcdHandle->Instance==USB)
 800f89e:	687b      	ldr	r3, [r7, #4]
 800f8a0:	681b      	ldr	r3, [r3, #0]
 800f8a2:	4a1c      	ldr	r2, [pc, #112]	@ (800f914 <HAL_PCD_MspInit+0x9c>)
 800f8a4:	4293      	cmp	r3, r2
 800f8a6:	d130      	bne.n	800f90a <HAL_PCD_MspInit+0x92>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800f8a8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800f8ac:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 800f8ae:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800f8b2:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800f8b4:	f107 030c 	add.w	r3, r7, #12
 800f8b8:	4618      	mov	r0, r3
 800f8ba:	f7f6 fdb9 	bl	8006430 <HAL_RCCEx_PeriphCLKConfig>
 800f8be:	4603      	mov	r3, r0
 800f8c0:	2b00      	cmp	r3, #0
 800f8c2:	d001      	beq.n	800f8c8 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 800f8c4:	f7f1 f842 	bl	800094c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800f8c8:	2001      	movs	r0, #1
 800f8ca:	f7ff ffa3 	bl	800f814 <LL_AHB2_GRP1_EnableClock>
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800f8ce:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800f8d2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f8d4:	2302      	movs	r3, #2
 800f8d6:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f8d8:	2300      	movs	r3, #0
 800f8da:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f8dc:	2300      	movs	r3, #0
 800f8de:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 800f8e0:	230a      	movs	r3, #10
 800f8e2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f8e4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800f8e8:	4619      	mov	r1, r3
 800f8ea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800f8ee:	f7f3 f8a1 	bl	8002a34 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800f8f2:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 800f8f6:	f7ff ffa6 	bl	800f846 <LL_APB1_GRP1_EnableClock>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800f8fa:	2200      	movs	r2, #0
 800f8fc:	2100      	movs	r1, #0
 800f8fe:	2014      	movs	r0, #20
 800f900:	f7f2 fe8b 	bl	800261a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800f904:	2014      	movs	r0, #20
 800f906:	f7f2 fea2 	bl	800264e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800f90a:	bf00      	nop
 800f90c:	3770      	adds	r7, #112	@ 0x70
 800f90e:	46bd      	mov	sp, r7
 800f910:	bd80      	pop	{r7, pc}
 800f912:	bf00      	nop
 800f914:	40006800 	.word	0x40006800

0800f918 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f918:	b580      	push	{r7, lr}
 800f91a:	b082      	sub	sp, #8
 800f91c:	af00      	add	r7, sp, #0
 800f91e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800f920:	687b      	ldr	r3, [r7, #4]
 800f922:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 800f926:	687b      	ldr	r3, [r7, #4]
 800f928:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800f92c:	4619      	mov	r1, r3
 800f92e:	4610      	mov	r0, r2
 800f930:	f7fb f833 	bl	800a99a <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800f934:	bf00      	nop
 800f936:	3708      	adds	r7, #8
 800f938:	46bd      	mov	sp, r7
 800f93a:	bd80      	pop	{r7, pc}

0800f93c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f93c:	b580      	push	{r7, lr}
 800f93e:	b082      	sub	sp, #8
 800f940:	af00      	add	r7, sp, #0
 800f942:	6078      	str	r0, [r7, #4]
 800f944:	460b      	mov	r3, r1
 800f946:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800f948:	687b      	ldr	r3, [r7, #4]
 800f94a:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800f94e:	78fa      	ldrb	r2, [r7, #3]
 800f950:	6879      	ldr	r1, [r7, #4]
 800f952:	4613      	mov	r3, r2
 800f954:	009b      	lsls	r3, r3, #2
 800f956:	4413      	add	r3, r2
 800f958:	00db      	lsls	r3, r3, #3
 800f95a:	440b      	add	r3, r1
 800f95c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800f960:	681a      	ldr	r2, [r3, #0]
 800f962:	78fb      	ldrb	r3, [r7, #3]
 800f964:	4619      	mov	r1, r3
 800f966:	f7fb f86d 	bl	800aa44 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800f96a:	bf00      	nop
 800f96c:	3708      	adds	r7, #8
 800f96e:	46bd      	mov	sp, r7
 800f970:	bd80      	pop	{r7, pc}

0800f972 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f972:	b580      	push	{r7, lr}
 800f974:	b082      	sub	sp, #8
 800f976:	af00      	add	r7, sp, #0
 800f978:	6078      	str	r0, [r7, #4]
 800f97a:	460b      	mov	r3, r1
 800f97c:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800f97e:	687b      	ldr	r3, [r7, #4]
 800f980:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800f984:	78fa      	ldrb	r2, [r7, #3]
 800f986:	6879      	ldr	r1, [r7, #4]
 800f988:	4613      	mov	r3, r2
 800f98a:	009b      	lsls	r3, r3, #2
 800f98c:	4413      	add	r3, r2
 800f98e:	00db      	lsls	r3, r3, #3
 800f990:	440b      	add	r3, r1
 800f992:	3324      	adds	r3, #36	@ 0x24
 800f994:	681a      	ldr	r2, [r3, #0]
 800f996:	78fb      	ldrb	r3, [r7, #3]
 800f998:	4619      	mov	r1, r3
 800f99a:	f7fb f906 	bl	800abaa <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800f99e:	bf00      	nop
 800f9a0:	3708      	adds	r7, #8
 800f9a2:	46bd      	mov	sp, r7
 800f9a4:	bd80      	pop	{r7, pc}

0800f9a6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f9a6:	b580      	push	{r7, lr}
 800f9a8:	b082      	sub	sp, #8
 800f9aa:	af00      	add	r7, sp, #0
 800f9ac:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800f9ae:	687b      	ldr	r3, [r7, #4]
 800f9b0:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800f9b4:	4618      	mov	r0, r3
 800f9b6:	f7fb fa40 	bl	800ae3a <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800f9ba:	bf00      	nop
 800f9bc:	3708      	adds	r7, #8
 800f9be:	46bd      	mov	sp, r7
 800f9c0:	bd80      	pop	{r7, pc}

0800f9c2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f9c2:	b580      	push	{r7, lr}
 800f9c4:	b084      	sub	sp, #16
 800f9c6:	af00      	add	r7, sp, #0
 800f9c8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800f9ca:	2301      	movs	r3, #1
 800f9cc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800f9ce:	687b      	ldr	r3, [r7, #4]
 800f9d0:	795b      	ldrb	r3, [r3, #5]
 800f9d2:	2b02      	cmp	r3, #2
 800f9d4:	d001      	beq.n	800f9da <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800f9d6:	f7f0 ffb9 	bl	800094c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800f9da:	687b      	ldr	r3, [r7, #4]
 800f9dc:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800f9e0:	7bfa      	ldrb	r2, [r7, #15]
 800f9e2:	4611      	mov	r1, r2
 800f9e4:	4618      	mov	r0, r3
 800f9e6:	f7fb f9e4 	bl	800adb2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800f9ea:	687b      	ldr	r3, [r7, #4]
 800f9ec:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800f9f0:	4618      	mov	r0, r3
 800f9f2:	f7fb f98c 	bl	800ad0e <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800f9f6:	bf00      	nop
 800f9f8:	3710      	adds	r7, #16
 800f9fa:	46bd      	mov	sp, r7
 800f9fc:	bd80      	pop	{r7, pc}
	...

0800fa00 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fa00:	b580      	push	{r7, lr}
 800fa02:	b082      	sub	sp, #8
 800fa04:	af00      	add	r7, sp, #0
 800fa06:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800fa08:	687b      	ldr	r3, [r7, #4]
 800fa0a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800fa0e:	4618      	mov	r0, r3
 800fa10:	f7fb f9df 	bl	800add2 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800fa14:	687b      	ldr	r3, [r7, #4]
 800fa16:	7a5b      	ldrb	r3, [r3, #9]
 800fa18:	2b00      	cmp	r3, #0
 800fa1a:	d005      	beq.n	800fa28 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800fa1c:	4b04      	ldr	r3, [pc, #16]	@ (800fa30 <HAL_PCD_SuspendCallback+0x30>)
 800fa1e:	691b      	ldr	r3, [r3, #16]
 800fa20:	4a03      	ldr	r2, [pc, #12]	@ (800fa30 <HAL_PCD_SuspendCallback+0x30>)
 800fa22:	f043 0306 	orr.w	r3, r3, #6
 800fa26:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800fa28:	bf00      	nop
 800fa2a:	3708      	adds	r7, #8
 800fa2c:	46bd      	mov	sp, r7
 800fa2e:	bd80      	pop	{r7, pc}
 800fa30:	e000ed00 	.word	0xe000ed00

0800fa34 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fa34:	b580      	push	{r7, lr}
 800fa36:	b082      	sub	sp, #8
 800fa38:	af00      	add	r7, sp, #0
 800fa3a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800fa3c:	687b      	ldr	r3, [r7, #4]
 800fa3e:	7a5b      	ldrb	r3, [r3, #9]
 800fa40:	2b00      	cmp	r3, #0
 800fa42:	d007      	beq.n	800fa54 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800fa44:	4b08      	ldr	r3, [pc, #32]	@ (800fa68 <HAL_PCD_ResumeCallback+0x34>)
 800fa46:	691b      	ldr	r3, [r3, #16]
 800fa48:	4a07      	ldr	r2, [pc, #28]	@ (800fa68 <HAL_PCD_ResumeCallback+0x34>)
 800fa4a:	f023 0306 	bic.w	r3, r3, #6
 800fa4e:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800fa50:	f000 fa2a 	bl	800fea8 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800fa54:	687b      	ldr	r3, [r7, #4]
 800fa56:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800fa5a:	4618      	mov	r0, r3
 800fa5c:	f7fb f9d5 	bl	800ae0a <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800fa60:	bf00      	nop
 800fa62:	3708      	adds	r7, #8
 800fa64:	46bd      	mov	sp, r7
 800fa66:	bd80      	pop	{r7, pc}
 800fa68:	e000ed00 	.word	0xe000ed00

0800fa6c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800fa6c:	b580      	push	{r7, lr}
 800fa6e:	b082      	sub	sp, #8
 800fa70:	af00      	add	r7, sp, #0
 800fa72:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 800fa74:	4a27      	ldr	r2, [pc, #156]	@ (800fb14 <USBD_LL_Init+0xa8>)
 800fa76:	687b      	ldr	r3, [r7, #4]
 800fa78:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 800fa7c:	687b      	ldr	r3, [r7, #4]
 800fa7e:	4a25      	ldr	r2, [pc, #148]	@ (800fb14 <USBD_LL_Init+0xa8>)
 800fa80:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8
/* Enable USB power on Pwrctrl CR2 register. */
  HAL_PWREx_EnableVddUSB();
 800fa84:	f7f5 f970 	bl	8004d68 <HAL_PWREx_EnableVddUSB>

  hpcd_USB_FS.Instance = USB;
 800fa88:	4b22      	ldr	r3, [pc, #136]	@ (800fb14 <USBD_LL_Init+0xa8>)
 800fa8a:	4a23      	ldr	r2, [pc, #140]	@ (800fb18 <USBD_LL_Init+0xac>)
 800fa8c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800fa8e:	4b21      	ldr	r3, [pc, #132]	@ (800fb14 <USBD_LL_Init+0xa8>)
 800fa90:	2208      	movs	r2, #8
 800fa92:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800fa94:	4b1f      	ldr	r3, [pc, #124]	@ (800fb14 <USBD_LL_Init+0xa8>)
 800fa96:	2202      	movs	r2, #2
 800fa98:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800fa9a:	4b1e      	ldr	r3, [pc, #120]	@ (800fb14 <USBD_LL_Init+0xa8>)
 800fa9c:	2202      	movs	r2, #2
 800fa9e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800faa0:	4b1c      	ldr	r3, [pc, #112]	@ (800fb14 <USBD_LL_Init+0xa8>)
 800faa2:	2200      	movs	r2, #0
 800faa4:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800faa6:	4b1b      	ldr	r3, [pc, #108]	@ (800fb14 <USBD_LL_Init+0xa8>)
 800faa8:	2200      	movs	r2, #0
 800faaa:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800faac:	4b19      	ldr	r3, [pc, #100]	@ (800fb14 <USBD_LL_Init+0xa8>)
 800faae:	2200      	movs	r2, #0
 800fab0:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800fab2:	4b18      	ldr	r3, [pc, #96]	@ (800fb14 <USBD_LL_Init+0xa8>)
 800fab4:	2200      	movs	r2, #0
 800fab6:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800fab8:	4816      	ldr	r0, [pc, #88]	@ (800fb14 <USBD_LL_Init+0xa8>)
 800faba:	f7f3 fba7 	bl	800320c <HAL_PCD_Init>
 800fabe:	4603      	mov	r3, r0
 800fac0:	2b00      	cmp	r3, #0
 800fac2:	d001      	beq.n	800fac8 <USBD_LL_Init+0x5c>
  {
    Error_Handler( );
 800fac4:	f7f0 ff42 	bl	800094c <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800fac8:	687b      	ldr	r3, [r7, #4]
 800faca:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800face:	2318      	movs	r3, #24
 800fad0:	2200      	movs	r2, #0
 800fad2:	2100      	movs	r1, #0
 800fad4:	f7f5 f87d 	bl	8004bd2 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800fad8:	687b      	ldr	r3, [r7, #4]
 800fada:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800fade:	2358      	movs	r3, #88	@ 0x58
 800fae0:	2200      	movs	r2, #0
 800fae2:	2180      	movs	r1, #128	@ 0x80
 800fae4:	f7f5 f875 	bl	8004bd2 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_MSC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0x98);
 800fae8:	687b      	ldr	r3, [r7, #4]
 800faea:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800faee:	2398      	movs	r3, #152	@ 0x98
 800faf0:	2200      	movs	r2, #0
 800faf2:	2181      	movs	r1, #129	@ 0x81
 800faf4:	f7f5 f86d 	bl	8004bd2 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0xD8);
 800faf8:	687b      	ldr	r3, [r7, #4]
 800fafa:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800fafe:	23d8      	movs	r3, #216	@ 0xd8
 800fb00:	2200      	movs	r2, #0
 800fb02:	2101      	movs	r1, #1
 800fb04:	f7f5 f865 	bl	8004bd2 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_MSC */
  return USBD_OK;
 800fb08:	2300      	movs	r3, #0
}
 800fb0a:	4618      	mov	r0, r3
 800fb0c:	3708      	adds	r7, #8
 800fb0e:	46bd      	mov	sp, r7
 800fb10:	bd80      	pop	{r7, pc}
 800fb12:	bf00      	nop
 800fb14:	20010c18 	.word	0x20010c18
 800fb18:	40006800 	.word	0x40006800

0800fb1c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800fb1c:	b580      	push	{r7, lr}
 800fb1e:	b084      	sub	sp, #16
 800fb20:	af00      	add	r7, sp, #0
 800fb22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fb24:	2300      	movs	r3, #0
 800fb26:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fb28:	2300      	movs	r3, #0
 800fb2a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800fb2c:	687b      	ldr	r3, [r7, #4]
 800fb2e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800fb32:	4618      	mov	r0, r3
 800fb34:	f7f3 fc38 	bl	80033a8 <HAL_PCD_Start>
 800fb38:	4603      	mov	r3, r0
 800fb3a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fb3c:	7bfb      	ldrb	r3, [r7, #15]
 800fb3e:	4618      	mov	r0, r3
 800fb40:	f000 f9b8 	bl	800feb4 <USBD_Get_USB_Status>
 800fb44:	4603      	mov	r3, r0
 800fb46:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fb48:	7bbb      	ldrb	r3, [r7, #14]
}
 800fb4a:	4618      	mov	r0, r3
 800fb4c:	3710      	adds	r7, #16
 800fb4e:	46bd      	mov	sp, r7
 800fb50:	bd80      	pop	{r7, pc}

0800fb52 <USBD_LL_Stop>:
  * @brief  Stops the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Stop(USBD_HandleTypeDef *pdev)
{
 800fb52:	b580      	push	{r7, lr}
 800fb54:	b084      	sub	sp, #16
 800fb56:	af00      	add	r7, sp, #0
 800fb58:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fb5a:	2300      	movs	r3, #0
 800fb5c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fb5e:	2300      	movs	r3, #0
 800fb60:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Stop(pdev->pData);
 800fb62:	687b      	ldr	r3, [r7, #4]
 800fb64:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800fb68:	4618      	mov	r0, r3
 800fb6a:	f7f3 fc3f 	bl	80033ec <HAL_PCD_Stop>
 800fb6e:	4603      	mov	r3, r0
 800fb70:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fb72:	7bfb      	ldrb	r3, [r7, #15]
 800fb74:	4618      	mov	r0, r3
 800fb76:	f000 f99d 	bl	800feb4 <USBD_Get_USB_Status>
 800fb7a:	4603      	mov	r3, r0
 800fb7c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fb7e:	7bbb      	ldrb	r3, [r7, #14]
}
 800fb80:	4618      	mov	r0, r3
 800fb82:	3710      	adds	r7, #16
 800fb84:	46bd      	mov	sp, r7
 800fb86:	bd80      	pop	{r7, pc}

0800fb88 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800fb88:	b580      	push	{r7, lr}
 800fb8a:	b084      	sub	sp, #16
 800fb8c:	af00      	add	r7, sp, #0
 800fb8e:	6078      	str	r0, [r7, #4]
 800fb90:	4608      	mov	r0, r1
 800fb92:	4611      	mov	r1, r2
 800fb94:	461a      	mov	r2, r3
 800fb96:	4603      	mov	r3, r0
 800fb98:	70fb      	strb	r3, [r7, #3]
 800fb9a:	460b      	mov	r3, r1
 800fb9c:	70bb      	strb	r3, [r7, #2]
 800fb9e:	4613      	mov	r3, r2
 800fba0:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fba2:	2300      	movs	r3, #0
 800fba4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fba6:	2300      	movs	r3, #0
 800fba8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800fbaa:	687b      	ldr	r3, [r7, #4]
 800fbac:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800fbb0:	78bb      	ldrb	r3, [r7, #2]
 800fbb2:	883a      	ldrh	r2, [r7, #0]
 800fbb4:	78f9      	ldrb	r1, [r7, #3]
 800fbb6:	f7f3 fd86 	bl	80036c6 <HAL_PCD_EP_Open>
 800fbba:	4603      	mov	r3, r0
 800fbbc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fbbe:	7bfb      	ldrb	r3, [r7, #15]
 800fbc0:	4618      	mov	r0, r3
 800fbc2:	f000 f977 	bl	800feb4 <USBD_Get_USB_Status>
 800fbc6:	4603      	mov	r3, r0
 800fbc8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fbca:	7bbb      	ldrb	r3, [r7, #14]
}
 800fbcc:	4618      	mov	r0, r3
 800fbce:	3710      	adds	r7, #16
 800fbd0:	46bd      	mov	sp, r7
 800fbd2:	bd80      	pop	{r7, pc}

0800fbd4 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800fbd4:	b580      	push	{r7, lr}
 800fbd6:	b084      	sub	sp, #16
 800fbd8:	af00      	add	r7, sp, #0
 800fbda:	6078      	str	r0, [r7, #4]
 800fbdc:	460b      	mov	r3, r1
 800fbde:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fbe0:	2300      	movs	r3, #0
 800fbe2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fbe4:	2300      	movs	r3, #0
 800fbe6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800fbe8:	687b      	ldr	r3, [r7, #4]
 800fbea:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800fbee:	78fa      	ldrb	r2, [r7, #3]
 800fbf0:	4611      	mov	r1, r2
 800fbf2:	4618      	mov	r0, r3
 800fbf4:	f7f3 fdc6 	bl	8003784 <HAL_PCD_EP_Close>
 800fbf8:	4603      	mov	r3, r0
 800fbfa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fbfc:	7bfb      	ldrb	r3, [r7, #15]
 800fbfe:	4618      	mov	r0, r3
 800fc00:	f000 f958 	bl	800feb4 <USBD_Get_USB_Status>
 800fc04:	4603      	mov	r3, r0
 800fc06:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fc08:	7bbb      	ldrb	r3, [r7, #14]
}
 800fc0a:	4618      	mov	r0, r3
 800fc0c:	3710      	adds	r7, #16
 800fc0e:	46bd      	mov	sp, r7
 800fc10:	bd80      	pop	{r7, pc}

0800fc12 <USBD_LL_FlushEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_FlushEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800fc12:	b580      	push	{r7, lr}
 800fc14:	b084      	sub	sp, #16
 800fc16:	af00      	add	r7, sp, #0
 800fc18:	6078      	str	r0, [r7, #4]
 800fc1a:	460b      	mov	r3, r1
 800fc1c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fc1e:	2300      	movs	r3, #0
 800fc20:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fc22:	2300      	movs	r3, #0
 800fc24:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Flush(pdev->pData, ep_addr);
 800fc26:	687b      	ldr	r3, [r7, #4]
 800fc28:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800fc2c:	78fa      	ldrb	r2, [r7, #3]
 800fc2e:	4611      	mov	r1, r2
 800fc30:	4618      	mov	r0, r3
 800fc32:	f7f3 ff15 	bl	8003a60 <HAL_PCD_EP_Flush>
 800fc36:	4603      	mov	r3, r0
 800fc38:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fc3a:	7bfb      	ldrb	r3, [r7, #15]
 800fc3c:	4618      	mov	r0, r3
 800fc3e:	f000 f939 	bl	800feb4 <USBD_Get_USB_Status>
 800fc42:	4603      	mov	r3, r0
 800fc44:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fc46:	7bbb      	ldrb	r3, [r7, #14]
}
 800fc48:	4618      	mov	r0, r3
 800fc4a:	3710      	adds	r7, #16
 800fc4c:	46bd      	mov	sp, r7
 800fc4e:	bd80      	pop	{r7, pc}

0800fc50 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800fc50:	b580      	push	{r7, lr}
 800fc52:	b084      	sub	sp, #16
 800fc54:	af00      	add	r7, sp, #0
 800fc56:	6078      	str	r0, [r7, #4]
 800fc58:	460b      	mov	r3, r1
 800fc5a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fc5c:	2300      	movs	r3, #0
 800fc5e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fc60:	2300      	movs	r3, #0
 800fc62:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800fc64:	687b      	ldr	r3, [r7, #4]
 800fc66:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800fc6a:	78fa      	ldrb	r2, [r7, #3]
 800fc6c:	4611      	mov	r1, r2
 800fc6e:	4618      	mov	r0, r3
 800fc70:	f7f3 fe50 	bl	8003914 <HAL_PCD_EP_SetStall>
 800fc74:	4603      	mov	r3, r0
 800fc76:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fc78:	7bfb      	ldrb	r3, [r7, #15]
 800fc7a:	4618      	mov	r0, r3
 800fc7c:	f000 f91a 	bl	800feb4 <USBD_Get_USB_Status>
 800fc80:	4603      	mov	r3, r0
 800fc82:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fc84:	7bbb      	ldrb	r3, [r7, #14]
}
 800fc86:	4618      	mov	r0, r3
 800fc88:	3710      	adds	r7, #16
 800fc8a:	46bd      	mov	sp, r7
 800fc8c:	bd80      	pop	{r7, pc}

0800fc8e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800fc8e:	b580      	push	{r7, lr}
 800fc90:	b084      	sub	sp, #16
 800fc92:	af00      	add	r7, sp, #0
 800fc94:	6078      	str	r0, [r7, #4]
 800fc96:	460b      	mov	r3, r1
 800fc98:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fc9a:	2300      	movs	r3, #0
 800fc9c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fc9e:	2300      	movs	r3, #0
 800fca0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800fca2:	687b      	ldr	r3, [r7, #4]
 800fca4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800fca8:	78fa      	ldrb	r2, [r7, #3]
 800fcaa:	4611      	mov	r1, r2
 800fcac:	4618      	mov	r0, r3
 800fcae:	f7f3 fe83 	bl	80039b8 <HAL_PCD_EP_ClrStall>
 800fcb2:	4603      	mov	r3, r0
 800fcb4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fcb6:	7bfb      	ldrb	r3, [r7, #15]
 800fcb8:	4618      	mov	r0, r3
 800fcba:	f000 f8fb 	bl	800feb4 <USBD_Get_USB_Status>
 800fcbe:	4603      	mov	r3, r0
 800fcc0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fcc2:	7bbb      	ldrb	r3, [r7, #14]
}
 800fcc4:	4618      	mov	r0, r3
 800fcc6:	3710      	adds	r7, #16
 800fcc8:	46bd      	mov	sp, r7
 800fcca:	bd80      	pop	{r7, pc}

0800fccc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800fccc:	b480      	push	{r7}
 800fcce:	b085      	sub	sp, #20
 800fcd0:	af00      	add	r7, sp, #0
 800fcd2:	6078      	str	r0, [r7, #4]
 800fcd4:	460b      	mov	r3, r1
 800fcd6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800fcd8:	687b      	ldr	r3, [r7, #4]
 800fcda:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800fcde:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800fce0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800fce4:	2b00      	cmp	r3, #0
 800fce6:	da0b      	bge.n	800fd00 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800fce8:	78fb      	ldrb	r3, [r7, #3]
 800fcea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800fcee:	68f9      	ldr	r1, [r7, #12]
 800fcf0:	4613      	mov	r3, r2
 800fcf2:	009b      	lsls	r3, r3, #2
 800fcf4:	4413      	add	r3, r2
 800fcf6:	00db      	lsls	r3, r3, #3
 800fcf8:	440b      	add	r3, r1
 800fcfa:	3312      	adds	r3, #18
 800fcfc:	781b      	ldrb	r3, [r3, #0]
 800fcfe:	e00b      	b.n	800fd18 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800fd00:	78fb      	ldrb	r3, [r7, #3]
 800fd02:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800fd06:	68f9      	ldr	r1, [r7, #12]
 800fd08:	4613      	mov	r3, r2
 800fd0a:	009b      	lsls	r3, r3, #2
 800fd0c:	4413      	add	r3, r2
 800fd0e:	00db      	lsls	r3, r3, #3
 800fd10:	440b      	add	r3, r1
 800fd12:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800fd16:	781b      	ldrb	r3, [r3, #0]
  }
}
 800fd18:	4618      	mov	r0, r3
 800fd1a:	3714      	adds	r7, #20
 800fd1c:	46bd      	mov	sp, r7
 800fd1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd22:	4770      	bx	lr

0800fd24 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800fd24:	b580      	push	{r7, lr}
 800fd26:	b084      	sub	sp, #16
 800fd28:	af00      	add	r7, sp, #0
 800fd2a:	6078      	str	r0, [r7, #4]
 800fd2c:	460b      	mov	r3, r1
 800fd2e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fd30:	2300      	movs	r3, #0
 800fd32:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fd34:	2300      	movs	r3, #0
 800fd36:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800fd38:	687b      	ldr	r3, [r7, #4]
 800fd3a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800fd3e:	78fa      	ldrb	r2, [r7, #3]
 800fd40:	4611      	mov	r1, r2
 800fd42:	4618      	mov	r0, r3
 800fd44:	f7f3 fc9b 	bl	800367e <HAL_PCD_SetAddress>
 800fd48:	4603      	mov	r3, r0
 800fd4a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fd4c:	7bfb      	ldrb	r3, [r7, #15]
 800fd4e:	4618      	mov	r0, r3
 800fd50:	f000 f8b0 	bl	800feb4 <USBD_Get_USB_Status>
 800fd54:	4603      	mov	r3, r0
 800fd56:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fd58:	7bbb      	ldrb	r3, [r7, #14]
}
 800fd5a:	4618      	mov	r0, r3
 800fd5c:	3710      	adds	r7, #16
 800fd5e:	46bd      	mov	sp, r7
 800fd60:	bd80      	pop	{r7, pc}

0800fd62 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800fd62:	b580      	push	{r7, lr}
 800fd64:	b086      	sub	sp, #24
 800fd66:	af00      	add	r7, sp, #0
 800fd68:	60f8      	str	r0, [r7, #12]
 800fd6a:	607a      	str	r2, [r7, #4]
 800fd6c:	603b      	str	r3, [r7, #0]
 800fd6e:	460b      	mov	r3, r1
 800fd70:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fd72:	2300      	movs	r3, #0
 800fd74:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fd76:	2300      	movs	r3, #0
 800fd78:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800fd7a:	68fb      	ldr	r3, [r7, #12]
 800fd7c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800fd80:	7af9      	ldrb	r1, [r7, #11]
 800fd82:	683b      	ldr	r3, [r7, #0]
 800fd84:	687a      	ldr	r2, [r7, #4]
 800fd86:	f7f3 fd8e 	bl	80038a6 <HAL_PCD_EP_Transmit>
 800fd8a:	4603      	mov	r3, r0
 800fd8c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fd8e:	7dfb      	ldrb	r3, [r7, #23]
 800fd90:	4618      	mov	r0, r3
 800fd92:	f000 f88f 	bl	800feb4 <USBD_Get_USB_Status>
 800fd96:	4603      	mov	r3, r0
 800fd98:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800fd9a:	7dbb      	ldrb	r3, [r7, #22]
}
 800fd9c:	4618      	mov	r0, r3
 800fd9e:	3718      	adds	r7, #24
 800fda0:	46bd      	mov	sp, r7
 800fda2:	bd80      	pop	{r7, pc}

0800fda4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800fda4:	b580      	push	{r7, lr}
 800fda6:	b086      	sub	sp, #24
 800fda8:	af00      	add	r7, sp, #0
 800fdaa:	60f8      	str	r0, [r7, #12]
 800fdac:	607a      	str	r2, [r7, #4]
 800fdae:	603b      	str	r3, [r7, #0]
 800fdb0:	460b      	mov	r3, r1
 800fdb2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fdb4:	2300      	movs	r3, #0
 800fdb6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fdb8:	2300      	movs	r3, #0
 800fdba:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800fdbc:	68fb      	ldr	r3, [r7, #12]
 800fdbe:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800fdc2:	7af9      	ldrb	r1, [r7, #11]
 800fdc4:	683b      	ldr	r3, [r7, #0]
 800fdc6:	687a      	ldr	r2, [r7, #4]
 800fdc8:	f7f3 fd24 	bl	8003814 <HAL_PCD_EP_Receive>
 800fdcc:	4603      	mov	r3, r0
 800fdce:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fdd0:	7dfb      	ldrb	r3, [r7, #23]
 800fdd2:	4618      	mov	r0, r3
 800fdd4:	f000 f86e 	bl	800feb4 <USBD_Get_USB_Status>
 800fdd8:	4603      	mov	r3, r0
 800fdda:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800fddc:	7dbb      	ldrb	r3, [r7, #22]
}
 800fdde:	4618      	mov	r0, r3
 800fde0:	3718      	adds	r7, #24
 800fde2:	46bd      	mov	sp, r7
 800fde4:	bd80      	pop	{r7, pc}

0800fde6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800fde6:	b580      	push	{r7, lr}
 800fde8:	b082      	sub	sp, #8
 800fdea:	af00      	add	r7, sp, #0
 800fdec:	6078      	str	r0, [r7, #4]
 800fdee:	460b      	mov	r3, r1
 800fdf0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800fdf2:	687b      	ldr	r3, [r7, #4]
 800fdf4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800fdf8:	78fa      	ldrb	r2, [r7, #3]
 800fdfa:	4611      	mov	r1, r2
 800fdfc:	4618      	mov	r0, r3
 800fdfe:	f7f3 fd3a 	bl	8003876 <HAL_PCD_EP_GetRxCount>
 800fe02:	4603      	mov	r3, r0
}
 800fe04:	4618      	mov	r0, r3
 800fe06:	3708      	adds	r7, #8
 800fe08:	46bd      	mov	sp, r7
 800fe0a:	bd80      	pop	{r7, pc}

0800fe0c <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fe0c:	b580      	push	{r7, lr}
 800fe0e:	b082      	sub	sp, #8
 800fe10:	af00      	add	r7, sp, #0
 800fe12:	6078      	str	r0, [r7, #4]
 800fe14:	460b      	mov	r3, r1
 800fe16:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 800fe18:	78fb      	ldrb	r3, [r7, #3]
 800fe1a:	2b00      	cmp	r3, #0
 800fe1c:	d002      	beq.n	800fe24 <HAL_PCDEx_LPM_Callback+0x18>
 800fe1e:	2b01      	cmp	r3, #1
 800fe20:	d013      	beq.n	800fe4a <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 800fe22:	e023      	b.n	800fe6c <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800fe24:	687b      	ldr	r3, [r7, #4]
 800fe26:	7a5b      	ldrb	r3, [r3, #9]
 800fe28:	2b00      	cmp	r3, #0
 800fe2a:	d007      	beq.n	800fe3c <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800fe2c:	f000 f83c 	bl	800fea8 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800fe30:	4b10      	ldr	r3, [pc, #64]	@ (800fe74 <HAL_PCDEx_LPM_Callback+0x68>)
 800fe32:	691b      	ldr	r3, [r3, #16]
 800fe34:	4a0f      	ldr	r2, [pc, #60]	@ (800fe74 <HAL_PCDEx_LPM_Callback+0x68>)
 800fe36:	f023 0306 	bic.w	r3, r3, #6
 800fe3a:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800fe3c:	687b      	ldr	r3, [r7, #4]
 800fe3e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800fe42:	4618      	mov	r0, r3
 800fe44:	f7fa ffe1 	bl	800ae0a <USBD_LL_Resume>
    break;
 800fe48:	e010      	b.n	800fe6c <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800fe4a:	687b      	ldr	r3, [r7, #4]
 800fe4c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800fe50:	4618      	mov	r0, r3
 800fe52:	f7fa ffbe 	bl	800add2 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800fe56:	687b      	ldr	r3, [r7, #4]
 800fe58:	7a5b      	ldrb	r3, [r3, #9]
 800fe5a:	2b00      	cmp	r3, #0
 800fe5c:	d005      	beq.n	800fe6a <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800fe5e:	4b05      	ldr	r3, [pc, #20]	@ (800fe74 <HAL_PCDEx_LPM_Callback+0x68>)
 800fe60:	691b      	ldr	r3, [r3, #16]
 800fe62:	4a04      	ldr	r2, [pc, #16]	@ (800fe74 <HAL_PCDEx_LPM_Callback+0x68>)
 800fe64:	f043 0306 	orr.w	r3, r3, #6
 800fe68:	6113      	str	r3, [r2, #16]
    break;
 800fe6a:	bf00      	nop
}
 800fe6c:	bf00      	nop
 800fe6e:	3708      	adds	r7, #8
 800fe70:	46bd      	mov	sp, r7
 800fe72:	bd80      	pop	{r7, pc}
 800fe74:	e000ed00 	.word	0xe000ed00

0800fe78 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800fe78:	b480      	push	{r7}
 800fe7a:	b083      	sub	sp, #12
 800fe7c:	af00      	add	r7, sp, #0
 800fe7e:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_MSC_BOT_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800fe80:	4b03      	ldr	r3, [pc, #12]	@ (800fe90 <USBD_static_malloc+0x18>)
}
 800fe82:	4618      	mov	r0, r3
 800fe84:	370c      	adds	r7, #12
 800fe86:	46bd      	mov	sp, r7
 800fe88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe8c:	4770      	bx	lr
 800fe8e:	bf00      	nop
 800fe90:	20010ef4 	.word	0x20010ef4

0800fe94 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800fe94:	b480      	push	{r7}
 800fe96:	b083      	sub	sp, #12
 800fe98:	af00      	add	r7, sp, #0
 800fe9a:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 800fe9c:	bf00      	nop
 800fe9e:	370c      	adds	r7, #12
 800fea0:	46bd      	mov	sp, r7
 800fea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fea6:	4770      	bx	lr

0800fea8 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800fea8:	b580      	push	{r7, lr}
 800feaa:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800feac:	f7f0 faa8 	bl	8000400 <SystemClock_Config>
}
 800feb0:	bf00      	nop
 800feb2:	bd80      	pop	{r7, pc}

0800feb4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800feb4:	b480      	push	{r7}
 800feb6:	b085      	sub	sp, #20
 800feb8:	af00      	add	r7, sp, #0
 800feba:	4603      	mov	r3, r0
 800febc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800febe:	2300      	movs	r3, #0
 800fec0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800fec2:	79fb      	ldrb	r3, [r7, #7]
 800fec4:	2b03      	cmp	r3, #3
 800fec6:	d817      	bhi.n	800fef8 <USBD_Get_USB_Status+0x44>
 800fec8:	a201      	add	r2, pc, #4	@ (adr r2, 800fed0 <USBD_Get_USB_Status+0x1c>)
 800feca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fece:	bf00      	nop
 800fed0:	0800fee1 	.word	0x0800fee1
 800fed4:	0800fee7 	.word	0x0800fee7
 800fed8:	0800feed 	.word	0x0800feed
 800fedc:	0800fef3 	.word	0x0800fef3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800fee0:	2300      	movs	r3, #0
 800fee2:	73fb      	strb	r3, [r7, #15]
    break;
 800fee4:	e00b      	b.n	800fefe <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800fee6:	2303      	movs	r3, #3
 800fee8:	73fb      	strb	r3, [r7, #15]
    break;
 800feea:	e008      	b.n	800fefe <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800feec:	2301      	movs	r3, #1
 800feee:	73fb      	strb	r3, [r7, #15]
    break;
 800fef0:	e005      	b.n	800fefe <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800fef2:	2303      	movs	r3, #3
 800fef4:	73fb      	strb	r3, [r7, #15]
    break;
 800fef6:	e002      	b.n	800fefe <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800fef8:	2303      	movs	r3, #3
 800fefa:	73fb      	strb	r3, [r7, #15]
    break;
 800fefc:	bf00      	nop
  }
  return usb_status;
 800fefe:	7bfb      	ldrb	r3, [r7, #15]
}
 800ff00:	4618      	mov	r0, r3
 800ff02:	3714      	adds	r7, #20
 800ff04:	46bd      	mov	sp, r7
 800ff06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff0a:	4770      	bx	lr

0800ff0c <sniprintf>:
 800ff0c:	b40c      	push	{r2, r3}
 800ff0e:	b530      	push	{r4, r5, lr}
 800ff10:	4b18      	ldr	r3, [pc, #96]	@ (800ff74 <sniprintf+0x68>)
 800ff12:	1e0c      	subs	r4, r1, #0
 800ff14:	681d      	ldr	r5, [r3, #0]
 800ff16:	b09d      	sub	sp, #116	@ 0x74
 800ff18:	da08      	bge.n	800ff2c <sniprintf+0x20>
 800ff1a:	238b      	movs	r3, #139	@ 0x8b
 800ff1c:	602b      	str	r3, [r5, #0]
 800ff1e:	f04f 30ff 	mov.w	r0, #4294967295
 800ff22:	b01d      	add	sp, #116	@ 0x74
 800ff24:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ff28:	b002      	add	sp, #8
 800ff2a:	4770      	bx	lr
 800ff2c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800ff30:	f8ad 3014 	strh.w	r3, [sp, #20]
 800ff34:	f04f 0300 	mov.w	r3, #0
 800ff38:	931b      	str	r3, [sp, #108]	@ 0x6c
 800ff3a:	bf14      	ite	ne
 800ff3c:	f104 33ff 	addne.w	r3, r4, #4294967295
 800ff40:	4623      	moveq	r3, r4
 800ff42:	9304      	str	r3, [sp, #16]
 800ff44:	9307      	str	r3, [sp, #28]
 800ff46:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ff4a:	9002      	str	r0, [sp, #8]
 800ff4c:	9006      	str	r0, [sp, #24]
 800ff4e:	f8ad 3016 	strh.w	r3, [sp, #22]
 800ff52:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800ff54:	ab21      	add	r3, sp, #132	@ 0x84
 800ff56:	a902      	add	r1, sp, #8
 800ff58:	4628      	mov	r0, r5
 800ff5a:	9301      	str	r3, [sp, #4]
 800ff5c:	f000 f9a2 	bl	80102a4 <_svfiprintf_r>
 800ff60:	1c43      	adds	r3, r0, #1
 800ff62:	bfbc      	itt	lt
 800ff64:	238b      	movlt	r3, #139	@ 0x8b
 800ff66:	602b      	strlt	r3, [r5, #0]
 800ff68:	2c00      	cmp	r4, #0
 800ff6a:	d0da      	beq.n	800ff22 <sniprintf+0x16>
 800ff6c:	9b02      	ldr	r3, [sp, #8]
 800ff6e:	2200      	movs	r2, #0
 800ff70:	701a      	strb	r2, [r3, #0]
 800ff72:	e7d6      	b.n	800ff22 <sniprintf+0x16>
 800ff74:	2000011c 	.word	0x2000011c

0800ff78 <memset>:
 800ff78:	4402      	add	r2, r0
 800ff7a:	4603      	mov	r3, r0
 800ff7c:	4293      	cmp	r3, r2
 800ff7e:	d100      	bne.n	800ff82 <memset+0xa>
 800ff80:	4770      	bx	lr
 800ff82:	f803 1b01 	strb.w	r1, [r3], #1
 800ff86:	e7f9      	b.n	800ff7c <memset+0x4>

0800ff88 <__errno>:
 800ff88:	4b01      	ldr	r3, [pc, #4]	@ (800ff90 <__errno+0x8>)
 800ff8a:	6818      	ldr	r0, [r3, #0]
 800ff8c:	4770      	bx	lr
 800ff8e:	bf00      	nop
 800ff90:	2000011c 	.word	0x2000011c

0800ff94 <__libc_init_array>:
 800ff94:	b570      	push	{r4, r5, r6, lr}
 800ff96:	4d0d      	ldr	r5, [pc, #52]	@ (800ffcc <__libc_init_array+0x38>)
 800ff98:	4c0d      	ldr	r4, [pc, #52]	@ (800ffd0 <__libc_init_array+0x3c>)
 800ff9a:	1b64      	subs	r4, r4, r5
 800ff9c:	10a4      	asrs	r4, r4, #2
 800ff9e:	2600      	movs	r6, #0
 800ffa0:	42a6      	cmp	r6, r4
 800ffa2:	d109      	bne.n	800ffb8 <__libc_init_array+0x24>
 800ffa4:	4d0b      	ldr	r5, [pc, #44]	@ (800ffd4 <__libc_init_array+0x40>)
 800ffa6:	4c0c      	ldr	r4, [pc, #48]	@ (800ffd8 <__libc_init_array+0x44>)
 800ffa8:	f000 fc64 	bl	8010874 <_init>
 800ffac:	1b64      	subs	r4, r4, r5
 800ffae:	10a4      	asrs	r4, r4, #2
 800ffb0:	2600      	movs	r6, #0
 800ffb2:	42a6      	cmp	r6, r4
 800ffb4:	d105      	bne.n	800ffc2 <__libc_init_array+0x2e>
 800ffb6:	bd70      	pop	{r4, r5, r6, pc}
 800ffb8:	f855 3b04 	ldr.w	r3, [r5], #4
 800ffbc:	4798      	blx	r3
 800ffbe:	3601      	adds	r6, #1
 800ffc0:	e7ee      	b.n	800ffa0 <__libc_init_array+0xc>
 800ffc2:	f855 3b04 	ldr.w	r3, [r5], #4
 800ffc6:	4798      	blx	r3
 800ffc8:	3601      	adds	r6, #1
 800ffca:	e7f2      	b.n	800ffb2 <__libc_init_array+0x1e>
 800ffcc:	08010b08 	.word	0x08010b08
 800ffd0:	08010b08 	.word	0x08010b08
 800ffd4:	08010b08 	.word	0x08010b08
 800ffd8:	08010b0c 	.word	0x08010b0c

0800ffdc <__retarget_lock_acquire_recursive>:
 800ffdc:	4770      	bx	lr

0800ffde <__retarget_lock_release_recursive>:
 800ffde:	4770      	bx	lr

0800ffe0 <memcpy>:
 800ffe0:	440a      	add	r2, r1
 800ffe2:	4291      	cmp	r1, r2
 800ffe4:	f100 33ff 	add.w	r3, r0, #4294967295
 800ffe8:	d100      	bne.n	800ffec <memcpy+0xc>
 800ffea:	4770      	bx	lr
 800ffec:	b510      	push	{r4, lr}
 800ffee:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fff2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800fff6:	4291      	cmp	r1, r2
 800fff8:	d1f9      	bne.n	800ffee <memcpy+0xe>
 800fffa:	bd10      	pop	{r4, pc}

0800fffc <_free_r>:
 800fffc:	b538      	push	{r3, r4, r5, lr}
 800fffe:	4605      	mov	r5, r0
 8010000:	2900      	cmp	r1, #0
 8010002:	d041      	beq.n	8010088 <_free_r+0x8c>
 8010004:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010008:	1f0c      	subs	r4, r1, #4
 801000a:	2b00      	cmp	r3, #0
 801000c:	bfb8      	it	lt
 801000e:	18e4      	addlt	r4, r4, r3
 8010010:	f000 f8e0 	bl	80101d4 <__malloc_lock>
 8010014:	4a1d      	ldr	r2, [pc, #116]	@ (801008c <_free_r+0x90>)
 8010016:	6813      	ldr	r3, [r2, #0]
 8010018:	b933      	cbnz	r3, 8010028 <_free_r+0x2c>
 801001a:	6063      	str	r3, [r4, #4]
 801001c:	6014      	str	r4, [r2, #0]
 801001e:	4628      	mov	r0, r5
 8010020:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010024:	f000 b8dc 	b.w	80101e0 <__malloc_unlock>
 8010028:	42a3      	cmp	r3, r4
 801002a:	d908      	bls.n	801003e <_free_r+0x42>
 801002c:	6820      	ldr	r0, [r4, #0]
 801002e:	1821      	adds	r1, r4, r0
 8010030:	428b      	cmp	r3, r1
 8010032:	bf01      	itttt	eq
 8010034:	6819      	ldreq	r1, [r3, #0]
 8010036:	685b      	ldreq	r3, [r3, #4]
 8010038:	1809      	addeq	r1, r1, r0
 801003a:	6021      	streq	r1, [r4, #0]
 801003c:	e7ed      	b.n	801001a <_free_r+0x1e>
 801003e:	461a      	mov	r2, r3
 8010040:	685b      	ldr	r3, [r3, #4]
 8010042:	b10b      	cbz	r3, 8010048 <_free_r+0x4c>
 8010044:	42a3      	cmp	r3, r4
 8010046:	d9fa      	bls.n	801003e <_free_r+0x42>
 8010048:	6811      	ldr	r1, [r2, #0]
 801004a:	1850      	adds	r0, r2, r1
 801004c:	42a0      	cmp	r0, r4
 801004e:	d10b      	bne.n	8010068 <_free_r+0x6c>
 8010050:	6820      	ldr	r0, [r4, #0]
 8010052:	4401      	add	r1, r0
 8010054:	1850      	adds	r0, r2, r1
 8010056:	4283      	cmp	r3, r0
 8010058:	6011      	str	r1, [r2, #0]
 801005a:	d1e0      	bne.n	801001e <_free_r+0x22>
 801005c:	6818      	ldr	r0, [r3, #0]
 801005e:	685b      	ldr	r3, [r3, #4]
 8010060:	6053      	str	r3, [r2, #4]
 8010062:	4408      	add	r0, r1
 8010064:	6010      	str	r0, [r2, #0]
 8010066:	e7da      	b.n	801001e <_free_r+0x22>
 8010068:	d902      	bls.n	8010070 <_free_r+0x74>
 801006a:	230c      	movs	r3, #12
 801006c:	602b      	str	r3, [r5, #0]
 801006e:	e7d6      	b.n	801001e <_free_r+0x22>
 8010070:	6820      	ldr	r0, [r4, #0]
 8010072:	1821      	adds	r1, r4, r0
 8010074:	428b      	cmp	r3, r1
 8010076:	bf04      	itt	eq
 8010078:	6819      	ldreq	r1, [r3, #0]
 801007a:	685b      	ldreq	r3, [r3, #4]
 801007c:	6063      	str	r3, [r4, #4]
 801007e:	bf04      	itt	eq
 8010080:	1809      	addeq	r1, r1, r0
 8010082:	6021      	streq	r1, [r4, #0]
 8010084:	6054      	str	r4, [r2, #4]
 8010086:	e7ca      	b.n	801001e <_free_r+0x22>
 8010088:	bd38      	pop	{r3, r4, r5, pc}
 801008a:	bf00      	nop
 801008c:	200112b0 	.word	0x200112b0

08010090 <sbrk_aligned>:
 8010090:	b570      	push	{r4, r5, r6, lr}
 8010092:	4e0f      	ldr	r6, [pc, #60]	@ (80100d0 <sbrk_aligned+0x40>)
 8010094:	460c      	mov	r4, r1
 8010096:	6831      	ldr	r1, [r6, #0]
 8010098:	4605      	mov	r5, r0
 801009a:	b911      	cbnz	r1, 80100a2 <sbrk_aligned+0x12>
 801009c:	f000 fba4 	bl	80107e8 <_sbrk_r>
 80100a0:	6030      	str	r0, [r6, #0]
 80100a2:	4621      	mov	r1, r4
 80100a4:	4628      	mov	r0, r5
 80100a6:	f000 fb9f 	bl	80107e8 <_sbrk_r>
 80100aa:	1c43      	adds	r3, r0, #1
 80100ac:	d103      	bne.n	80100b6 <sbrk_aligned+0x26>
 80100ae:	f04f 34ff 	mov.w	r4, #4294967295
 80100b2:	4620      	mov	r0, r4
 80100b4:	bd70      	pop	{r4, r5, r6, pc}
 80100b6:	1cc4      	adds	r4, r0, #3
 80100b8:	f024 0403 	bic.w	r4, r4, #3
 80100bc:	42a0      	cmp	r0, r4
 80100be:	d0f8      	beq.n	80100b2 <sbrk_aligned+0x22>
 80100c0:	1a21      	subs	r1, r4, r0
 80100c2:	4628      	mov	r0, r5
 80100c4:	f000 fb90 	bl	80107e8 <_sbrk_r>
 80100c8:	3001      	adds	r0, #1
 80100ca:	d1f2      	bne.n	80100b2 <sbrk_aligned+0x22>
 80100cc:	e7ef      	b.n	80100ae <sbrk_aligned+0x1e>
 80100ce:	bf00      	nop
 80100d0:	200112ac 	.word	0x200112ac

080100d4 <_malloc_r>:
 80100d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80100d8:	1ccd      	adds	r5, r1, #3
 80100da:	f025 0503 	bic.w	r5, r5, #3
 80100de:	3508      	adds	r5, #8
 80100e0:	2d0c      	cmp	r5, #12
 80100e2:	bf38      	it	cc
 80100e4:	250c      	movcc	r5, #12
 80100e6:	2d00      	cmp	r5, #0
 80100e8:	4606      	mov	r6, r0
 80100ea:	db01      	blt.n	80100f0 <_malloc_r+0x1c>
 80100ec:	42a9      	cmp	r1, r5
 80100ee:	d904      	bls.n	80100fa <_malloc_r+0x26>
 80100f0:	230c      	movs	r3, #12
 80100f2:	6033      	str	r3, [r6, #0]
 80100f4:	2000      	movs	r0, #0
 80100f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80100fa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80101d0 <_malloc_r+0xfc>
 80100fe:	f000 f869 	bl	80101d4 <__malloc_lock>
 8010102:	f8d8 3000 	ldr.w	r3, [r8]
 8010106:	461c      	mov	r4, r3
 8010108:	bb44      	cbnz	r4, 801015c <_malloc_r+0x88>
 801010a:	4629      	mov	r1, r5
 801010c:	4630      	mov	r0, r6
 801010e:	f7ff ffbf 	bl	8010090 <sbrk_aligned>
 8010112:	1c43      	adds	r3, r0, #1
 8010114:	4604      	mov	r4, r0
 8010116:	d158      	bne.n	80101ca <_malloc_r+0xf6>
 8010118:	f8d8 4000 	ldr.w	r4, [r8]
 801011c:	4627      	mov	r7, r4
 801011e:	2f00      	cmp	r7, #0
 8010120:	d143      	bne.n	80101aa <_malloc_r+0xd6>
 8010122:	2c00      	cmp	r4, #0
 8010124:	d04b      	beq.n	80101be <_malloc_r+0xea>
 8010126:	6823      	ldr	r3, [r4, #0]
 8010128:	4639      	mov	r1, r7
 801012a:	4630      	mov	r0, r6
 801012c:	eb04 0903 	add.w	r9, r4, r3
 8010130:	f000 fb5a 	bl	80107e8 <_sbrk_r>
 8010134:	4581      	cmp	r9, r0
 8010136:	d142      	bne.n	80101be <_malloc_r+0xea>
 8010138:	6821      	ldr	r1, [r4, #0]
 801013a:	1a6d      	subs	r5, r5, r1
 801013c:	4629      	mov	r1, r5
 801013e:	4630      	mov	r0, r6
 8010140:	f7ff ffa6 	bl	8010090 <sbrk_aligned>
 8010144:	3001      	adds	r0, #1
 8010146:	d03a      	beq.n	80101be <_malloc_r+0xea>
 8010148:	6823      	ldr	r3, [r4, #0]
 801014a:	442b      	add	r3, r5
 801014c:	6023      	str	r3, [r4, #0]
 801014e:	f8d8 3000 	ldr.w	r3, [r8]
 8010152:	685a      	ldr	r2, [r3, #4]
 8010154:	bb62      	cbnz	r2, 80101b0 <_malloc_r+0xdc>
 8010156:	f8c8 7000 	str.w	r7, [r8]
 801015a:	e00f      	b.n	801017c <_malloc_r+0xa8>
 801015c:	6822      	ldr	r2, [r4, #0]
 801015e:	1b52      	subs	r2, r2, r5
 8010160:	d420      	bmi.n	80101a4 <_malloc_r+0xd0>
 8010162:	2a0b      	cmp	r2, #11
 8010164:	d917      	bls.n	8010196 <_malloc_r+0xc2>
 8010166:	1961      	adds	r1, r4, r5
 8010168:	42a3      	cmp	r3, r4
 801016a:	6025      	str	r5, [r4, #0]
 801016c:	bf18      	it	ne
 801016e:	6059      	strne	r1, [r3, #4]
 8010170:	6863      	ldr	r3, [r4, #4]
 8010172:	bf08      	it	eq
 8010174:	f8c8 1000 	streq.w	r1, [r8]
 8010178:	5162      	str	r2, [r4, r5]
 801017a:	604b      	str	r3, [r1, #4]
 801017c:	4630      	mov	r0, r6
 801017e:	f000 f82f 	bl	80101e0 <__malloc_unlock>
 8010182:	f104 000b 	add.w	r0, r4, #11
 8010186:	1d23      	adds	r3, r4, #4
 8010188:	f020 0007 	bic.w	r0, r0, #7
 801018c:	1ac2      	subs	r2, r0, r3
 801018e:	bf1c      	itt	ne
 8010190:	1a1b      	subne	r3, r3, r0
 8010192:	50a3      	strne	r3, [r4, r2]
 8010194:	e7af      	b.n	80100f6 <_malloc_r+0x22>
 8010196:	6862      	ldr	r2, [r4, #4]
 8010198:	42a3      	cmp	r3, r4
 801019a:	bf0c      	ite	eq
 801019c:	f8c8 2000 	streq.w	r2, [r8]
 80101a0:	605a      	strne	r2, [r3, #4]
 80101a2:	e7eb      	b.n	801017c <_malloc_r+0xa8>
 80101a4:	4623      	mov	r3, r4
 80101a6:	6864      	ldr	r4, [r4, #4]
 80101a8:	e7ae      	b.n	8010108 <_malloc_r+0x34>
 80101aa:	463c      	mov	r4, r7
 80101ac:	687f      	ldr	r7, [r7, #4]
 80101ae:	e7b6      	b.n	801011e <_malloc_r+0x4a>
 80101b0:	461a      	mov	r2, r3
 80101b2:	685b      	ldr	r3, [r3, #4]
 80101b4:	42a3      	cmp	r3, r4
 80101b6:	d1fb      	bne.n	80101b0 <_malloc_r+0xdc>
 80101b8:	2300      	movs	r3, #0
 80101ba:	6053      	str	r3, [r2, #4]
 80101bc:	e7de      	b.n	801017c <_malloc_r+0xa8>
 80101be:	230c      	movs	r3, #12
 80101c0:	6033      	str	r3, [r6, #0]
 80101c2:	4630      	mov	r0, r6
 80101c4:	f000 f80c 	bl	80101e0 <__malloc_unlock>
 80101c8:	e794      	b.n	80100f4 <_malloc_r+0x20>
 80101ca:	6005      	str	r5, [r0, #0]
 80101cc:	e7d6      	b.n	801017c <_malloc_r+0xa8>
 80101ce:	bf00      	nop
 80101d0:	200112b0 	.word	0x200112b0

080101d4 <__malloc_lock>:
 80101d4:	4801      	ldr	r0, [pc, #4]	@ (80101dc <__malloc_lock+0x8>)
 80101d6:	f7ff bf01 	b.w	800ffdc <__retarget_lock_acquire_recursive>
 80101da:	bf00      	nop
 80101dc:	200112a8 	.word	0x200112a8

080101e0 <__malloc_unlock>:
 80101e0:	4801      	ldr	r0, [pc, #4]	@ (80101e8 <__malloc_unlock+0x8>)
 80101e2:	f7ff befc 	b.w	800ffde <__retarget_lock_release_recursive>
 80101e6:	bf00      	nop
 80101e8:	200112a8 	.word	0x200112a8

080101ec <__ssputs_r>:
 80101ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80101f0:	688e      	ldr	r6, [r1, #8]
 80101f2:	461f      	mov	r7, r3
 80101f4:	42be      	cmp	r6, r7
 80101f6:	680b      	ldr	r3, [r1, #0]
 80101f8:	4682      	mov	sl, r0
 80101fa:	460c      	mov	r4, r1
 80101fc:	4690      	mov	r8, r2
 80101fe:	d82d      	bhi.n	801025c <__ssputs_r+0x70>
 8010200:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010204:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8010208:	d026      	beq.n	8010258 <__ssputs_r+0x6c>
 801020a:	6965      	ldr	r5, [r4, #20]
 801020c:	6909      	ldr	r1, [r1, #16]
 801020e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010212:	eba3 0901 	sub.w	r9, r3, r1
 8010216:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801021a:	1c7b      	adds	r3, r7, #1
 801021c:	444b      	add	r3, r9
 801021e:	106d      	asrs	r5, r5, #1
 8010220:	429d      	cmp	r5, r3
 8010222:	bf38      	it	cc
 8010224:	461d      	movcc	r5, r3
 8010226:	0553      	lsls	r3, r2, #21
 8010228:	d527      	bpl.n	801027a <__ssputs_r+0x8e>
 801022a:	4629      	mov	r1, r5
 801022c:	f7ff ff52 	bl	80100d4 <_malloc_r>
 8010230:	4606      	mov	r6, r0
 8010232:	b360      	cbz	r0, 801028e <__ssputs_r+0xa2>
 8010234:	6921      	ldr	r1, [r4, #16]
 8010236:	464a      	mov	r2, r9
 8010238:	f7ff fed2 	bl	800ffe0 <memcpy>
 801023c:	89a3      	ldrh	r3, [r4, #12]
 801023e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8010242:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010246:	81a3      	strh	r3, [r4, #12]
 8010248:	6126      	str	r6, [r4, #16]
 801024a:	6165      	str	r5, [r4, #20]
 801024c:	444e      	add	r6, r9
 801024e:	eba5 0509 	sub.w	r5, r5, r9
 8010252:	6026      	str	r6, [r4, #0]
 8010254:	60a5      	str	r5, [r4, #8]
 8010256:	463e      	mov	r6, r7
 8010258:	42be      	cmp	r6, r7
 801025a:	d900      	bls.n	801025e <__ssputs_r+0x72>
 801025c:	463e      	mov	r6, r7
 801025e:	6820      	ldr	r0, [r4, #0]
 8010260:	4632      	mov	r2, r6
 8010262:	4641      	mov	r1, r8
 8010264:	f000 faa6 	bl	80107b4 <memmove>
 8010268:	68a3      	ldr	r3, [r4, #8]
 801026a:	1b9b      	subs	r3, r3, r6
 801026c:	60a3      	str	r3, [r4, #8]
 801026e:	6823      	ldr	r3, [r4, #0]
 8010270:	4433      	add	r3, r6
 8010272:	6023      	str	r3, [r4, #0]
 8010274:	2000      	movs	r0, #0
 8010276:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801027a:	462a      	mov	r2, r5
 801027c:	f000 fac4 	bl	8010808 <_realloc_r>
 8010280:	4606      	mov	r6, r0
 8010282:	2800      	cmp	r0, #0
 8010284:	d1e0      	bne.n	8010248 <__ssputs_r+0x5c>
 8010286:	6921      	ldr	r1, [r4, #16]
 8010288:	4650      	mov	r0, sl
 801028a:	f7ff feb7 	bl	800fffc <_free_r>
 801028e:	230c      	movs	r3, #12
 8010290:	f8ca 3000 	str.w	r3, [sl]
 8010294:	89a3      	ldrh	r3, [r4, #12]
 8010296:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801029a:	81a3      	strh	r3, [r4, #12]
 801029c:	f04f 30ff 	mov.w	r0, #4294967295
 80102a0:	e7e9      	b.n	8010276 <__ssputs_r+0x8a>
	...

080102a4 <_svfiprintf_r>:
 80102a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80102a8:	4698      	mov	r8, r3
 80102aa:	898b      	ldrh	r3, [r1, #12]
 80102ac:	061b      	lsls	r3, r3, #24
 80102ae:	b09d      	sub	sp, #116	@ 0x74
 80102b0:	4607      	mov	r7, r0
 80102b2:	460d      	mov	r5, r1
 80102b4:	4614      	mov	r4, r2
 80102b6:	d510      	bpl.n	80102da <_svfiprintf_r+0x36>
 80102b8:	690b      	ldr	r3, [r1, #16]
 80102ba:	b973      	cbnz	r3, 80102da <_svfiprintf_r+0x36>
 80102bc:	2140      	movs	r1, #64	@ 0x40
 80102be:	f7ff ff09 	bl	80100d4 <_malloc_r>
 80102c2:	6028      	str	r0, [r5, #0]
 80102c4:	6128      	str	r0, [r5, #16]
 80102c6:	b930      	cbnz	r0, 80102d6 <_svfiprintf_r+0x32>
 80102c8:	230c      	movs	r3, #12
 80102ca:	603b      	str	r3, [r7, #0]
 80102cc:	f04f 30ff 	mov.w	r0, #4294967295
 80102d0:	b01d      	add	sp, #116	@ 0x74
 80102d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80102d6:	2340      	movs	r3, #64	@ 0x40
 80102d8:	616b      	str	r3, [r5, #20]
 80102da:	2300      	movs	r3, #0
 80102dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80102de:	2320      	movs	r3, #32
 80102e0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80102e4:	f8cd 800c 	str.w	r8, [sp, #12]
 80102e8:	2330      	movs	r3, #48	@ 0x30
 80102ea:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8010488 <_svfiprintf_r+0x1e4>
 80102ee:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80102f2:	f04f 0901 	mov.w	r9, #1
 80102f6:	4623      	mov	r3, r4
 80102f8:	469a      	mov	sl, r3
 80102fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80102fe:	b10a      	cbz	r2, 8010304 <_svfiprintf_r+0x60>
 8010300:	2a25      	cmp	r2, #37	@ 0x25
 8010302:	d1f9      	bne.n	80102f8 <_svfiprintf_r+0x54>
 8010304:	ebba 0b04 	subs.w	fp, sl, r4
 8010308:	d00b      	beq.n	8010322 <_svfiprintf_r+0x7e>
 801030a:	465b      	mov	r3, fp
 801030c:	4622      	mov	r2, r4
 801030e:	4629      	mov	r1, r5
 8010310:	4638      	mov	r0, r7
 8010312:	f7ff ff6b 	bl	80101ec <__ssputs_r>
 8010316:	3001      	adds	r0, #1
 8010318:	f000 80a7 	beq.w	801046a <_svfiprintf_r+0x1c6>
 801031c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801031e:	445a      	add	r2, fp
 8010320:	9209      	str	r2, [sp, #36]	@ 0x24
 8010322:	f89a 3000 	ldrb.w	r3, [sl]
 8010326:	2b00      	cmp	r3, #0
 8010328:	f000 809f 	beq.w	801046a <_svfiprintf_r+0x1c6>
 801032c:	2300      	movs	r3, #0
 801032e:	f04f 32ff 	mov.w	r2, #4294967295
 8010332:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010336:	f10a 0a01 	add.w	sl, sl, #1
 801033a:	9304      	str	r3, [sp, #16]
 801033c:	9307      	str	r3, [sp, #28]
 801033e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010342:	931a      	str	r3, [sp, #104]	@ 0x68
 8010344:	4654      	mov	r4, sl
 8010346:	2205      	movs	r2, #5
 8010348:	f814 1b01 	ldrb.w	r1, [r4], #1
 801034c:	484e      	ldr	r0, [pc, #312]	@ (8010488 <_svfiprintf_r+0x1e4>)
 801034e:	f7ef ff1f 	bl	8000190 <memchr>
 8010352:	9a04      	ldr	r2, [sp, #16]
 8010354:	b9d8      	cbnz	r0, 801038e <_svfiprintf_r+0xea>
 8010356:	06d0      	lsls	r0, r2, #27
 8010358:	bf44      	itt	mi
 801035a:	2320      	movmi	r3, #32
 801035c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010360:	0711      	lsls	r1, r2, #28
 8010362:	bf44      	itt	mi
 8010364:	232b      	movmi	r3, #43	@ 0x2b
 8010366:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801036a:	f89a 3000 	ldrb.w	r3, [sl]
 801036e:	2b2a      	cmp	r3, #42	@ 0x2a
 8010370:	d015      	beq.n	801039e <_svfiprintf_r+0xfa>
 8010372:	9a07      	ldr	r2, [sp, #28]
 8010374:	4654      	mov	r4, sl
 8010376:	2000      	movs	r0, #0
 8010378:	f04f 0c0a 	mov.w	ip, #10
 801037c:	4621      	mov	r1, r4
 801037e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010382:	3b30      	subs	r3, #48	@ 0x30
 8010384:	2b09      	cmp	r3, #9
 8010386:	d94b      	bls.n	8010420 <_svfiprintf_r+0x17c>
 8010388:	b1b0      	cbz	r0, 80103b8 <_svfiprintf_r+0x114>
 801038a:	9207      	str	r2, [sp, #28]
 801038c:	e014      	b.n	80103b8 <_svfiprintf_r+0x114>
 801038e:	eba0 0308 	sub.w	r3, r0, r8
 8010392:	fa09 f303 	lsl.w	r3, r9, r3
 8010396:	4313      	orrs	r3, r2
 8010398:	9304      	str	r3, [sp, #16]
 801039a:	46a2      	mov	sl, r4
 801039c:	e7d2      	b.n	8010344 <_svfiprintf_r+0xa0>
 801039e:	9b03      	ldr	r3, [sp, #12]
 80103a0:	1d19      	adds	r1, r3, #4
 80103a2:	681b      	ldr	r3, [r3, #0]
 80103a4:	9103      	str	r1, [sp, #12]
 80103a6:	2b00      	cmp	r3, #0
 80103a8:	bfbb      	ittet	lt
 80103aa:	425b      	neglt	r3, r3
 80103ac:	f042 0202 	orrlt.w	r2, r2, #2
 80103b0:	9307      	strge	r3, [sp, #28]
 80103b2:	9307      	strlt	r3, [sp, #28]
 80103b4:	bfb8      	it	lt
 80103b6:	9204      	strlt	r2, [sp, #16]
 80103b8:	7823      	ldrb	r3, [r4, #0]
 80103ba:	2b2e      	cmp	r3, #46	@ 0x2e
 80103bc:	d10a      	bne.n	80103d4 <_svfiprintf_r+0x130>
 80103be:	7863      	ldrb	r3, [r4, #1]
 80103c0:	2b2a      	cmp	r3, #42	@ 0x2a
 80103c2:	d132      	bne.n	801042a <_svfiprintf_r+0x186>
 80103c4:	9b03      	ldr	r3, [sp, #12]
 80103c6:	1d1a      	adds	r2, r3, #4
 80103c8:	681b      	ldr	r3, [r3, #0]
 80103ca:	9203      	str	r2, [sp, #12]
 80103cc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80103d0:	3402      	adds	r4, #2
 80103d2:	9305      	str	r3, [sp, #20]
 80103d4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8010498 <_svfiprintf_r+0x1f4>
 80103d8:	7821      	ldrb	r1, [r4, #0]
 80103da:	2203      	movs	r2, #3
 80103dc:	4650      	mov	r0, sl
 80103de:	f7ef fed7 	bl	8000190 <memchr>
 80103e2:	b138      	cbz	r0, 80103f4 <_svfiprintf_r+0x150>
 80103e4:	9b04      	ldr	r3, [sp, #16]
 80103e6:	eba0 000a 	sub.w	r0, r0, sl
 80103ea:	2240      	movs	r2, #64	@ 0x40
 80103ec:	4082      	lsls	r2, r0
 80103ee:	4313      	orrs	r3, r2
 80103f0:	3401      	adds	r4, #1
 80103f2:	9304      	str	r3, [sp, #16]
 80103f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80103f8:	4824      	ldr	r0, [pc, #144]	@ (801048c <_svfiprintf_r+0x1e8>)
 80103fa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80103fe:	2206      	movs	r2, #6
 8010400:	f7ef fec6 	bl	8000190 <memchr>
 8010404:	2800      	cmp	r0, #0
 8010406:	d036      	beq.n	8010476 <_svfiprintf_r+0x1d2>
 8010408:	4b21      	ldr	r3, [pc, #132]	@ (8010490 <_svfiprintf_r+0x1ec>)
 801040a:	bb1b      	cbnz	r3, 8010454 <_svfiprintf_r+0x1b0>
 801040c:	9b03      	ldr	r3, [sp, #12]
 801040e:	3307      	adds	r3, #7
 8010410:	f023 0307 	bic.w	r3, r3, #7
 8010414:	3308      	adds	r3, #8
 8010416:	9303      	str	r3, [sp, #12]
 8010418:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801041a:	4433      	add	r3, r6
 801041c:	9309      	str	r3, [sp, #36]	@ 0x24
 801041e:	e76a      	b.n	80102f6 <_svfiprintf_r+0x52>
 8010420:	fb0c 3202 	mla	r2, ip, r2, r3
 8010424:	460c      	mov	r4, r1
 8010426:	2001      	movs	r0, #1
 8010428:	e7a8      	b.n	801037c <_svfiprintf_r+0xd8>
 801042a:	2300      	movs	r3, #0
 801042c:	3401      	adds	r4, #1
 801042e:	9305      	str	r3, [sp, #20]
 8010430:	4619      	mov	r1, r3
 8010432:	f04f 0c0a 	mov.w	ip, #10
 8010436:	4620      	mov	r0, r4
 8010438:	f810 2b01 	ldrb.w	r2, [r0], #1
 801043c:	3a30      	subs	r2, #48	@ 0x30
 801043e:	2a09      	cmp	r2, #9
 8010440:	d903      	bls.n	801044a <_svfiprintf_r+0x1a6>
 8010442:	2b00      	cmp	r3, #0
 8010444:	d0c6      	beq.n	80103d4 <_svfiprintf_r+0x130>
 8010446:	9105      	str	r1, [sp, #20]
 8010448:	e7c4      	b.n	80103d4 <_svfiprintf_r+0x130>
 801044a:	fb0c 2101 	mla	r1, ip, r1, r2
 801044e:	4604      	mov	r4, r0
 8010450:	2301      	movs	r3, #1
 8010452:	e7f0      	b.n	8010436 <_svfiprintf_r+0x192>
 8010454:	ab03      	add	r3, sp, #12
 8010456:	9300      	str	r3, [sp, #0]
 8010458:	462a      	mov	r2, r5
 801045a:	4b0e      	ldr	r3, [pc, #56]	@ (8010494 <_svfiprintf_r+0x1f0>)
 801045c:	a904      	add	r1, sp, #16
 801045e:	4638      	mov	r0, r7
 8010460:	f3af 8000 	nop.w
 8010464:	1c42      	adds	r2, r0, #1
 8010466:	4606      	mov	r6, r0
 8010468:	d1d6      	bne.n	8010418 <_svfiprintf_r+0x174>
 801046a:	89ab      	ldrh	r3, [r5, #12]
 801046c:	065b      	lsls	r3, r3, #25
 801046e:	f53f af2d 	bmi.w	80102cc <_svfiprintf_r+0x28>
 8010472:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010474:	e72c      	b.n	80102d0 <_svfiprintf_r+0x2c>
 8010476:	ab03      	add	r3, sp, #12
 8010478:	9300      	str	r3, [sp, #0]
 801047a:	462a      	mov	r2, r5
 801047c:	4b05      	ldr	r3, [pc, #20]	@ (8010494 <_svfiprintf_r+0x1f0>)
 801047e:	a904      	add	r1, sp, #16
 8010480:	4638      	mov	r0, r7
 8010482:	f000 f879 	bl	8010578 <_printf_i>
 8010486:	e7ed      	b.n	8010464 <_svfiprintf_r+0x1c0>
 8010488:	08010acc 	.word	0x08010acc
 801048c:	08010ad6 	.word	0x08010ad6
 8010490:	00000000 	.word	0x00000000
 8010494:	080101ed 	.word	0x080101ed
 8010498:	08010ad2 	.word	0x08010ad2

0801049c <_printf_common>:
 801049c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80104a0:	4616      	mov	r6, r2
 80104a2:	4698      	mov	r8, r3
 80104a4:	688a      	ldr	r2, [r1, #8]
 80104a6:	690b      	ldr	r3, [r1, #16]
 80104a8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80104ac:	4293      	cmp	r3, r2
 80104ae:	bfb8      	it	lt
 80104b0:	4613      	movlt	r3, r2
 80104b2:	6033      	str	r3, [r6, #0]
 80104b4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80104b8:	4607      	mov	r7, r0
 80104ba:	460c      	mov	r4, r1
 80104bc:	b10a      	cbz	r2, 80104c2 <_printf_common+0x26>
 80104be:	3301      	adds	r3, #1
 80104c0:	6033      	str	r3, [r6, #0]
 80104c2:	6823      	ldr	r3, [r4, #0]
 80104c4:	0699      	lsls	r1, r3, #26
 80104c6:	bf42      	ittt	mi
 80104c8:	6833      	ldrmi	r3, [r6, #0]
 80104ca:	3302      	addmi	r3, #2
 80104cc:	6033      	strmi	r3, [r6, #0]
 80104ce:	6825      	ldr	r5, [r4, #0]
 80104d0:	f015 0506 	ands.w	r5, r5, #6
 80104d4:	d106      	bne.n	80104e4 <_printf_common+0x48>
 80104d6:	f104 0a19 	add.w	sl, r4, #25
 80104da:	68e3      	ldr	r3, [r4, #12]
 80104dc:	6832      	ldr	r2, [r6, #0]
 80104de:	1a9b      	subs	r3, r3, r2
 80104e0:	42ab      	cmp	r3, r5
 80104e2:	dc26      	bgt.n	8010532 <_printf_common+0x96>
 80104e4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80104e8:	6822      	ldr	r2, [r4, #0]
 80104ea:	3b00      	subs	r3, #0
 80104ec:	bf18      	it	ne
 80104ee:	2301      	movne	r3, #1
 80104f0:	0692      	lsls	r2, r2, #26
 80104f2:	d42b      	bmi.n	801054c <_printf_common+0xb0>
 80104f4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80104f8:	4641      	mov	r1, r8
 80104fa:	4638      	mov	r0, r7
 80104fc:	47c8      	blx	r9
 80104fe:	3001      	adds	r0, #1
 8010500:	d01e      	beq.n	8010540 <_printf_common+0xa4>
 8010502:	6823      	ldr	r3, [r4, #0]
 8010504:	6922      	ldr	r2, [r4, #16]
 8010506:	f003 0306 	and.w	r3, r3, #6
 801050a:	2b04      	cmp	r3, #4
 801050c:	bf02      	ittt	eq
 801050e:	68e5      	ldreq	r5, [r4, #12]
 8010510:	6833      	ldreq	r3, [r6, #0]
 8010512:	1aed      	subeq	r5, r5, r3
 8010514:	68a3      	ldr	r3, [r4, #8]
 8010516:	bf0c      	ite	eq
 8010518:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801051c:	2500      	movne	r5, #0
 801051e:	4293      	cmp	r3, r2
 8010520:	bfc4      	itt	gt
 8010522:	1a9b      	subgt	r3, r3, r2
 8010524:	18ed      	addgt	r5, r5, r3
 8010526:	2600      	movs	r6, #0
 8010528:	341a      	adds	r4, #26
 801052a:	42b5      	cmp	r5, r6
 801052c:	d11a      	bne.n	8010564 <_printf_common+0xc8>
 801052e:	2000      	movs	r0, #0
 8010530:	e008      	b.n	8010544 <_printf_common+0xa8>
 8010532:	2301      	movs	r3, #1
 8010534:	4652      	mov	r2, sl
 8010536:	4641      	mov	r1, r8
 8010538:	4638      	mov	r0, r7
 801053a:	47c8      	blx	r9
 801053c:	3001      	adds	r0, #1
 801053e:	d103      	bne.n	8010548 <_printf_common+0xac>
 8010540:	f04f 30ff 	mov.w	r0, #4294967295
 8010544:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010548:	3501      	adds	r5, #1
 801054a:	e7c6      	b.n	80104da <_printf_common+0x3e>
 801054c:	18e1      	adds	r1, r4, r3
 801054e:	1c5a      	adds	r2, r3, #1
 8010550:	2030      	movs	r0, #48	@ 0x30
 8010552:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8010556:	4422      	add	r2, r4
 8010558:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801055c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8010560:	3302      	adds	r3, #2
 8010562:	e7c7      	b.n	80104f4 <_printf_common+0x58>
 8010564:	2301      	movs	r3, #1
 8010566:	4622      	mov	r2, r4
 8010568:	4641      	mov	r1, r8
 801056a:	4638      	mov	r0, r7
 801056c:	47c8      	blx	r9
 801056e:	3001      	adds	r0, #1
 8010570:	d0e6      	beq.n	8010540 <_printf_common+0xa4>
 8010572:	3601      	adds	r6, #1
 8010574:	e7d9      	b.n	801052a <_printf_common+0x8e>
	...

08010578 <_printf_i>:
 8010578:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801057c:	7e0f      	ldrb	r7, [r1, #24]
 801057e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8010580:	2f78      	cmp	r7, #120	@ 0x78
 8010582:	4691      	mov	r9, r2
 8010584:	4680      	mov	r8, r0
 8010586:	460c      	mov	r4, r1
 8010588:	469a      	mov	sl, r3
 801058a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801058e:	d807      	bhi.n	80105a0 <_printf_i+0x28>
 8010590:	2f62      	cmp	r7, #98	@ 0x62
 8010592:	d80a      	bhi.n	80105aa <_printf_i+0x32>
 8010594:	2f00      	cmp	r7, #0
 8010596:	f000 80d1 	beq.w	801073c <_printf_i+0x1c4>
 801059a:	2f58      	cmp	r7, #88	@ 0x58
 801059c:	f000 80b8 	beq.w	8010710 <_printf_i+0x198>
 80105a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80105a4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80105a8:	e03a      	b.n	8010620 <_printf_i+0xa8>
 80105aa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80105ae:	2b15      	cmp	r3, #21
 80105b0:	d8f6      	bhi.n	80105a0 <_printf_i+0x28>
 80105b2:	a101      	add	r1, pc, #4	@ (adr r1, 80105b8 <_printf_i+0x40>)
 80105b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80105b8:	08010611 	.word	0x08010611
 80105bc:	08010625 	.word	0x08010625
 80105c0:	080105a1 	.word	0x080105a1
 80105c4:	080105a1 	.word	0x080105a1
 80105c8:	080105a1 	.word	0x080105a1
 80105cc:	080105a1 	.word	0x080105a1
 80105d0:	08010625 	.word	0x08010625
 80105d4:	080105a1 	.word	0x080105a1
 80105d8:	080105a1 	.word	0x080105a1
 80105dc:	080105a1 	.word	0x080105a1
 80105e0:	080105a1 	.word	0x080105a1
 80105e4:	08010723 	.word	0x08010723
 80105e8:	0801064f 	.word	0x0801064f
 80105ec:	080106dd 	.word	0x080106dd
 80105f0:	080105a1 	.word	0x080105a1
 80105f4:	080105a1 	.word	0x080105a1
 80105f8:	08010745 	.word	0x08010745
 80105fc:	080105a1 	.word	0x080105a1
 8010600:	0801064f 	.word	0x0801064f
 8010604:	080105a1 	.word	0x080105a1
 8010608:	080105a1 	.word	0x080105a1
 801060c:	080106e5 	.word	0x080106e5
 8010610:	6833      	ldr	r3, [r6, #0]
 8010612:	1d1a      	adds	r2, r3, #4
 8010614:	681b      	ldr	r3, [r3, #0]
 8010616:	6032      	str	r2, [r6, #0]
 8010618:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801061c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8010620:	2301      	movs	r3, #1
 8010622:	e09c      	b.n	801075e <_printf_i+0x1e6>
 8010624:	6833      	ldr	r3, [r6, #0]
 8010626:	6820      	ldr	r0, [r4, #0]
 8010628:	1d19      	adds	r1, r3, #4
 801062a:	6031      	str	r1, [r6, #0]
 801062c:	0606      	lsls	r6, r0, #24
 801062e:	d501      	bpl.n	8010634 <_printf_i+0xbc>
 8010630:	681d      	ldr	r5, [r3, #0]
 8010632:	e003      	b.n	801063c <_printf_i+0xc4>
 8010634:	0645      	lsls	r5, r0, #25
 8010636:	d5fb      	bpl.n	8010630 <_printf_i+0xb8>
 8010638:	f9b3 5000 	ldrsh.w	r5, [r3]
 801063c:	2d00      	cmp	r5, #0
 801063e:	da03      	bge.n	8010648 <_printf_i+0xd0>
 8010640:	232d      	movs	r3, #45	@ 0x2d
 8010642:	426d      	negs	r5, r5
 8010644:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010648:	4858      	ldr	r0, [pc, #352]	@ (80107ac <_printf_i+0x234>)
 801064a:	230a      	movs	r3, #10
 801064c:	e011      	b.n	8010672 <_printf_i+0xfa>
 801064e:	6821      	ldr	r1, [r4, #0]
 8010650:	6833      	ldr	r3, [r6, #0]
 8010652:	0608      	lsls	r0, r1, #24
 8010654:	f853 5b04 	ldr.w	r5, [r3], #4
 8010658:	d402      	bmi.n	8010660 <_printf_i+0xe8>
 801065a:	0649      	lsls	r1, r1, #25
 801065c:	bf48      	it	mi
 801065e:	b2ad      	uxthmi	r5, r5
 8010660:	2f6f      	cmp	r7, #111	@ 0x6f
 8010662:	4852      	ldr	r0, [pc, #328]	@ (80107ac <_printf_i+0x234>)
 8010664:	6033      	str	r3, [r6, #0]
 8010666:	bf14      	ite	ne
 8010668:	230a      	movne	r3, #10
 801066a:	2308      	moveq	r3, #8
 801066c:	2100      	movs	r1, #0
 801066e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8010672:	6866      	ldr	r6, [r4, #4]
 8010674:	60a6      	str	r6, [r4, #8]
 8010676:	2e00      	cmp	r6, #0
 8010678:	db05      	blt.n	8010686 <_printf_i+0x10e>
 801067a:	6821      	ldr	r1, [r4, #0]
 801067c:	432e      	orrs	r6, r5
 801067e:	f021 0104 	bic.w	r1, r1, #4
 8010682:	6021      	str	r1, [r4, #0]
 8010684:	d04b      	beq.n	801071e <_printf_i+0x1a6>
 8010686:	4616      	mov	r6, r2
 8010688:	fbb5 f1f3 	udiv	r1, r5, r3
 801068c:	fb03 5711 	mls	r7, r3, r1, r5
 8010690:	5dc7      	ldrb	r7, [r0, r7]
 8010692:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8010696:	462f      	mov	r7, r5
 8010698:	42bb      	cmp	r3, r7
 801069a:	460d      	mov	r5, r1
 801069c:	d9f4      	bls.n	8010688 <_printf_i+0x110>
 801069e:	2b08      	cmp	r3, #8
 80106a0:	d10b      	bne.n	80106ba <_printf_i+0x142>
 80106a2:	6823      	ldr	r3, [r4, #0]
 80106a4:	07df      	lsls	r7, r3, #31
 80106a6:	d508      	bpl.n	80106ba <_printf_i+0x142>
 80106a8:	6923      	ldr	r3, [r4, #16]
 80106aa:	6861      	ldr	r1, [r4, #4]
 80106ac:	4299      	cmp	r1, r3
 80106ae:	bfde      	ittt	le
 80106b0:	2330      	movle	r3, #48	@ 0x30
 80106b2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80106b6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80106ba:	1b92      	subs	r2, r2, r6
 80106bc:	6122      	str	r2, [r4, #16]
 80106be:	f8cd a000 	str.w	sl, [sp]
 80106c2:	464b      	mov	r3, r9
 80106c4:	aa03      	add	r2, sp, #12
 80106c6:	4621      	mov	r1, r4
 80106c8:	4640      	mov	r0, r8
 80106ca:	f7ff fee7 	bl	801049c <_printf_common>
 80106ce:	3001      	adds	r0, #1
 80106d0:	d14a      	bne.n	8010768 <_printf_i+0x1f0>
 80106d2:	f04f 30ff 	mov.w	r0, #4294967295
 80106d6:	b004      	add	sp, #16
 80106d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80106dc:	6823      	ldr	r3, [r4, #0]
 80106de:	f043 0320 	orr.w	r3, r3, #32
 80106e2:	6023      	str	r3, [r4, #0]
 80106e4:	4832      	ldr	r0, [pc, #200]	@ (80107b0 <_printf_i+0x238>)
 80106e6:	2778      	movs	r7, #120	@ 0x78
 80106e8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80106ec:	6823      	ldr	r3, [r4, #0]
 80106ee:	6831      	ldr	r1, [r6, #0]
 80106f0:	061f      	lsls	r7, r3, #24
 80106f2:	f851 5b04 	ldr.w	r5, [r1], #4
 80106f6:	d402      	bmi.n	80106fe <_printf_i+0x186>
 80106f8:	065f      	lsls	r7, r3, #25
 80106fa:	bf48      	it	mi
 80106fc:	b2ad      	uxthmi	r5, r5
 80106fe:	6031      	str	r1, [r6, #0]
 8010700:	07d9      	lsls	r1, r3, #31
 8010702:	bf44      	itt	mi
 8010704:	f043 0320 	orrmi.w	r3, r3, #32
 8010708:	6023      	strmi	r3, [r4, #0]
 801070a:	b11d      	cbz	r5, 8010714 <_printf_i+0x19c>
 801070c:	2310      	movs	r3, #16
 801070e:	e7ad      	b.n	801066c <_printf_i+0xf4>
 8010710:	4826      	ldr	r0, [pc, #152]	@ (80107ac <_printf_i+0x234>)
 8010712:	e7e9      	b.n	80106e8 <_printf_i+0x170>
 8010714:	6823      	ldr	r3, [r4, #0]
 8010716:	f023 0320 	bic.w	r3, r3, #32
 801071a:	6023      	str	r3, [r4, #0]
 801071c:	e7f6      	b.n	801070c <_printf_i+0x194>
 801071e:	4616      	mov	r6, r2
 8010720:	e7bd      	b.n	801069e <_printf_i+0x126>
 8010722:	6833      	ldr	r3, [r6, #0]
 8010724:	6825      	ldr	r5, [r4, #0]
 8010726:	6961      	ldr	r1, [r4, #20]
 8010728:	1d18      	adds	r0, r3, #4
 801072a:	6030      	str	r0, [r6, #0]
 801072c:	062e      	lsls	r6, r5, #24
 801072e:	681b      	ldr	r3, [r3, #0]
 8010730:	d501      	bpl.n	8010736 <_printf_i+0x1be>
 8010732:	6019      	str	r1, [r3, #0]
 8010734:	e002      	b.n	801073c <_printf_i+0x1c4>
 8010736:	0668      	lsls	r0, r5, #25
 8010738:	d5fb      	bpl.n	8010732 <_printf_i+0x1ba>
 801073a:	8019      	strh	r1, [r3, #0]
 801073c:	2300      	movs	r3, #0
 801073e:	6123      	str	r3, [r4, #16]
 8010740:	4616      	mov	r6, r2
 8010742:	e7bc      	b.n	80106be <_printf_i+0x146>
 8010744:	6833      	ldr	r3, [r6, #0]
 8010746:	1d1a      	adds	r2, r3, #4
 8010748:	6032      	str	r2, [r6, #0]
 801074a:	681e      	ldr	r6, [r3, #0]
 801074c:	6862      	ldr	r2, [r4, #4]
 801074e:	2100      	movs	r1, #0
 8010750:	4630      	mov	r0, r6
 8010752:	f7ef fd1d 	bl	8000190 <memchr>
 8010756:	b108      	cbz	r0, 801075c <_printf_i+0x1e4>
 8010758:	1b80      	subs	r0, r0, r6
 801075a:	6060      	str	r0, [r4, #4]
 801075c:	6863      	ldr	r3, [r4, #4]
 801075e:	6123      	str	r3, [r4, #16]
 8010760:	2300      	movs	r3, #0
 8010762:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010766:	e7aa      	b.n	80106be <_printf_i+0x146>
 8010768:	6923      	ldr	r3, [r4, #16]
 801076a:	4632      	mov	r2, r6
 801076c:	4649      	mov	r1, r9
 801076e:	4640      	mov	r0, r8
 8010770:	47d0      	blx	sl
 8010772:	3001      	adds	r0, #1
 8010774:	d0ad      	beq.n	80106d2 <_printf_i+0x15a>
 8010776:	6823      	ldr	r3, [r4, #0]
 8010778:	079b      	lsls	r3, r3, #30
 801077a:	d413      	bmi.n	80107a4 <_printf_i+0x22c>
 801077c:	68e0      	ldr	r0, [r4, #12]
 801077e:	9b03      	ldr	r3, [sp, #12]
 8010780:	4298      	cmp	r0, r3
 8010782:	bfb8      	it	lt
 8010784:	4618      	movlt	r0, r3
 8010786:	e7a6      	b.n	80106d6 <_printf_i+0x15e>
 8010788:	2301      	movs	r3, #1
 801078a:	4632      	mov	r2, r6
 801078c:	4649      	mov	r1, r9
 801078e:	4640      	mov	r0, r8
 8010790:	47d0      	blx	sl
 8010792:	3001      	adds	r0, #1
 8010794:	d09d      	beq.n	80106d2 <_printf_i+0x15a>
 8010796:	3501      	adds	r5, #1
 8010798:	68e3      	ldr	r3, [r4, #12]
 801079a:	9903      	ldr	r1, [sp, #12]
 801079c:	1a5b      	subs	r3, r3, r1
 801079e:	42ab      	cmp	r3, r5
 80107a0:	dcf2      	bgt.n	8010788 <_printf_i+0x210>
 80107a2:	e7eb      	b.n	801077c <_printf_i+0x204>
 80107a4:	2500      	movs	r5, #0
 80107a6:	f104 0619 	add.w	r6, r4, #25
 80107aa:	e7f5      	b.n	8010798 <_printf_i+0x220>
 80107ac:	08010add 	.word	0x08010add
 80107b0:	08010aee 	.word	0x08010aee

080107b4 <memmove>:
 80107b4:	4288      	cmp	r0, r1
 80107b6:	b510      	push	{r4, lr}
 80107b8:	eb01 0402 	add.w	r4, r1, r2
 80107bc:	d902      	bls.n	80107c4 <memmove+0x10>
 80107be:	4284      	cmp	r4, r0
 80107c0:	4623      	mov	r3, r4
 80107c2:	d807      	bhi.n	80107d4 <memmove+0x20>
 80107c4:	1e43      	subs	r3, r0, #1
 80107c6:	42a1      	cmp	r1, r4
 80107c8:	d008      	beq.n	80107dc <memmove+0x28>
 80107ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 80107ce:	f803 2f01 	strb.w	r2, [r3, #1]!
 80107d2:	e7f8      	b.n	80107c6 <memmove+0x12>
 80107d4:	4402      	add	r2, r0
 80107d6:	4601      	mov	r1, r0
 80107d8:	428a      	cmp	r2, r1
 80107da:	d100      	bne.n	80107de <memmove+0x2a>
 80107dc:	bd10      	pop	{r4, pc}
 80107de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80107e2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80107e6:	e7f7      	b.n	80107d8 <memmove+0x24>

080107e8 <_sbrk_r>:
 80107e8:	b538      	push	{r3, r4, r5, lr}
 80107ea:	4d06      	ldr	r5, [pc, #24]	@ (8010804 <_sbrk_r+0x1c>)
 80107ec:	2300      	movs	r3, #0
 80107ee:	4604      	mov	r4, r0
 80107f0:	4608      	mov	r0, r1
 80107f2:	602b      	str	r3, [r5, #0]
 80107f4:	f7f0 f9ce 	bl	8000b94 <_sbrk>
 80107f8:	1c43      	adds	r3, r0, #1
 80107fa:	d102      	bne.n	8010802 <_sbrk_r+0x1a>
 80107fc:	682b      	ldr	r3, [r5, #0]
 80107fe:	b103      	cbz	r3, 8010802 <_sbrk_r+0x1a>
 8010800:	6023      	str	r3, [r4, #0]
 8010802:	bd38      	pop	{r3, r4, r5, pc}
 8010804:	200112a4 	.word	0x200112a4

08010808 <_realloc_r>:
 8010808:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801080c:	4607      	mov	r7, r0
 801080e:	4614      	mov	r4, r2
 8010810:	460d      	mov	r5, r1
 8010812:	b921      	cbnz	r1, 801081e <_realloc_r+0x16>
 8010814:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010818:	4611      	mov	r1, r2
 801081a:	f7ff bc5b 	b.w	80100d4 <_malloc_r>
 801081e:	b92a      	cbnz	r2, 801082c <_realloc_r+0x24>
 8010820:	f7ff fbec 	bl	800fffc <_free_r>
 8010824:	4625      	mov	r5, r4
 8010826:	4628      	mov	r0, r5
 8010828:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801082c:	f000 f81a 	bl	8010864 <_malloc_usable_size_r>
 8010830:	4284      	cmp	r4, r0
 8010832:	4606      	mov	r6, r0
 8010834:	d802      	bhi.n	801083c <_realloc_r+0x34>
 8010836:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801083a:	d8f4      	bhi.n	8010826 <_realloc_r+0x1e>
 801083c:	4621      	mov	r1, r4
 801083e:	4638      	mov	r0, r7
 8010840:	f7ff fc48 	bl	80100d4 <_malloc_r>
 8010844:	4680      	mov	r8, r0
 8010846:	b908      	cbnz	r0, 801084c <_realloc_r+0x44>
 8010848:	4645      	mov	r5, r8
 801084a:	e7ec      	b.n	8010826 <_realloc_r+0x1e>
 801084c:	42b4      	cmp	r4, r6
 801084e:	4622      	mov	r2, r4
 8010850:	4629      	mov	r1, r5
 8010852:	bf28      	it	cs
 8010854:	4632      	movcs	r2, r6
 8010856:	f7ff fbc3 	bl	800ffe0 <memcpy>
 801085a:	4629      	mov	r1, r5
 801085c:	4638      	mov	r0, r7
 801085e:	f7ff fbcd 	bl	800fffc <_free_r>
 8010862:	e7f1      	b.n	8010848 <_realloc_r+0x40>

08010864 <_malloc_usable_size_r>:
 8010864:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010868:	1f18      	subs	r0, r3, #4
 801086a:	2b00      	cmp	r3, #0
 801086c:	bfbc      	itt	lt
 801086e:	580b      	ldrlt	r3, [r1, r0]
 8010870:	18c0      	addlt	r0, r0, r3
 8010872:	4770      	bx	lr

08010874 <_init>:
 8010874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010876:	bf00      	nop
 8010878:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801087a:	bc08      	pop	{r3}
 801087c:	469e      	mov	lr, r3
 801087e:	4770      	bx	lr

08010880 <_fini>:
 8010880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010882:	bf00      	nop
 8010884:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010886:	bc08      	pop	{r3}
 8010888:	469e      	mov	lr, r3
 801088a:	4770      	bx	lr
 801088c:	0000      	movs	r0, r0
	...

08010890 <__FLASH_Program_Fast_veneer>:
 8010890:	f85f f000 	ldr.w	pc, [pc]	@ 8010894 <__FLASH_Program_Fast_veneer+0x4>
 8010894:	2000016d 	.word	0x2000016d

Disassembly of section .data:

20000008 <SystemCoreClock>:
20000008:	003d0900                                ..=.

2000000c <uwTickPrio>:
2000000c:	00000010                                ....

20000010 <uwTickFreq>:
20000010:	                                         .

20000011 <Stat>:
20000011:	                                         ...

20000014 <USER_Driver>:
20000014:	08008715 0800873d 0800875d 0800879d     ....=...].......
20000024:	080087dd                                ....

20000028 <USBD_MSC>:
20000028:	0800883d 0800895d 08008a0d 00000000     =...]...........
20000038:	00000000 08008c05 08008c25 00000000     ........%.......
	...
20000050:	08008c45 08008c9d 08008cf5 08008d4d     E...........M...

20000060 <USBD_MSC_CfgDesc>:
20000060:	00200209 c0040101 00040932 06080200     .. .....2.......
20000070:	05070550 00400281 01050700 00004002     P.....@......@..

20000080 <USBD_MSC_DeviceQualifierDesc>:
20000080:	0200060a 40000000                        .......@..

2000008a <MSCInEpAdd>:
2000008a:	                                         .

2000008b <MSCOutEpAdd>:
2000008b:	                                         .

2000008c <MSC_Page00_Inquiry_Data>:
2000008c:	02000000 00008000                       ........

20000094 <MSC_Page80_Inquiry_Data>:
20000094:	08008000 20202020                       ....    

2000009c <MSC_Mode_Sense6_data>:
2000009c:	00000003                                ....

200000a0 <MSC_Mode_Sense10_data>:
200000a0:	00000600 00000000                       ........

200000a8 <MSC_Desc>:
200000a8:	0800ed69 0800ed8d 0800eded 0800edb1     i...............
200000b8:	0800ee15 0800ee39 0800ee75 00000000     ....9...u.......

200000c8 <USBD_MSC_DeviceDesc>:
200000c8:	02000112 40000000 572a0483 02010200     .......@..*W....
200000d8:	00000103                                ....

200000dc <USBD_LangIDDesc>:
200000dc:	04090304                                ....

200000e0 <USBD_StringSerial>:
200000e0:	0000031a 00000000 00000000 00000000     ................
	...

200000fc <USBD_Storage_Interface_fops_FS>:
200000fc:	0800ef87 0800ef9f 0800efc9 0800efe1     ................
2000010c:	0800eff9 0800f031 0800f069 08010aa8     ....1...i.......

2000011c <_impure_ptr>:
2000011c:	20000120                                 .. 

20000120 <_impure_data>:
20000120:	00000000 2001116c 200111d4 2001123c     ....l.. ... <.. 
	...

2000016c <FLASH_Program_Fast>:
  * @param  Address Specifies the address to be programmed.
  * @param  DataAddress Specifies the address where the data are stored.
  * @retval None
  */
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
2000016c:	b480      	push	{r7}
2000016e:	b089      	sub	sp, #36	@ 0x24
20000170:	af00      	add	r7, sp, #0
20000172:	6078      	str	r0, [r7, #4]
20000174:	6039      	str	r1, [r7, #0]
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
20000176:	2380      	movs	r3, #128	@ 0x80
20000178:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t *)Address;
2000017a:	687b      	ldr	r3, [r7, #4]
2000017c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t *)DataAddress;
2000017e:	683b      	ldr	r3, [r7, #0]
20000180:	617b      	str	r3, [r7, #20]
  uint32_t primask_bit;

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
20000182:	4b18      	ldr	r3, [pc, #96]	@ (200001e4 <FLASH_Program_Fast+0x78>)
20000184:	695b      	ldr	r3, [r3, #20]
20000186:	4a17      	ldr	r2, [pc, #92]	@ (200001e4 <FLASH_Program_Fast+0x78>)
20000188:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
2000018c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
2000018e:	f3ef 8310 	mrs	r3, PRIMASK
20000192:	60fb      	str	r3, [r7, #12]
  return(result);
20000194:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
20000196:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
20000198:	b672      	cpsid	i
}
2000019a:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
2000019c:	697b      	ldr	r3, [r7, #20]
2000019e:	681a      	ldr	r2, [r3, #0]
200001a0:	69bb      	ldr	r3, [r7, #24]
200001a2:	601a      	str	r2, [r3, #0]
    dest_addr++;
200001a4:	69bb      	ldr	r3, [r7, #24]
200001a6:	3304      	adds	r3, #4
200001a8:	61bb      	str	r3, [r7, #24]
    src_addr++;
200001aa:	697b      	ldr	r3, [r7, #20]
200001ac:	3304      	adds	r3, #4
200001ae:	617b      	str	r3, [r7, #20]
    row_index--;
200001b0:	7ffb      	ldrb	r3, [r7, #31]
200001b2:	3b01      	subs	r3, #1
200001b4:	77fb      	strb	r3, [r7, #31]
  } while (row_index != 0U);
200001b6:	7ffb      	ldrb	r3, [r7, #31]
200001b8:	2b00      	cmp	r3, #0
200001ba:	d1ef      	bne.n	2000019c <FLASH_Program_Fast+0x30>

  /* wait for BSY in order to be sure that flash operation is ended before
     allowing prefetch in flash. Timeout does not return status, as it will
     be anyway done later */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != 0U)
200001bc:	bf00      	nop
200001be:	4b09      	ldr	r3, [pc, #36]	@ (200001e4 <FLASH_Program_Fast+0x78>)
200001c0:	691b      	ldr	r3, [r3, #16]
200001c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
200001c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
200001ca:	d0f8      	beq.n	200001be <FLASH_Program_Fast+0x52>
200001cc:	693b      	ldr	r3, [r7, #16]
200001ce:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
200001d0:	68bb      	ldr	r3, [r7, #8]
200001d2:	f383 8810 	msr	PRIMASK, r3
}
200001d6:	bf00      	nop
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
200001d8:	bf00      	nop
200001da:	3724      	adds	r7, #36	@ 0x24
200001dc:	46bd      	mov	sp, r7
200001de:	f85d 7b04 	ldr.w	r7, [sp], #4
200001e2:	4770      	bx	lr
200001e4:	58004000 	.word	0x58004000
