// Seed: 522297889
`timescale 1ps / 1ps
module module_0 #(
    parameter id_1 = 32'd19,
    parameter id_2 = 32'd84
) (
    input _id_1
);
  logic _id_2;
  always begin
    id_1[id_1][1'h0 : id_2] = id_2;
    id_1 = id_1.id_2#(.id_1(id_2 == id_1[1] - id_1));
    @(posedge id_2) begin
      id_2 <= id_2;
    end
    id_2 = 1;
    id_2 <= id_1;
    begin
      begin
        id_2 = 1;
        id_1 <= id_1;
      end
    end
    id_2[id_2 : id_2[id_1-id_1]][""] <= id_1[id_1];
  end
  reg id_3;
  assign id_2[1'b0] = 1;
  logic id_5 = 1;
  if (1) assign id_1 = id_2;
  type_10 id_6 (1);
  always id_3 <= 1;
endmodule
