-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition"

-- DATE "11/27/2016 15:21:24"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	g31_Breakout_Game IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	clock : IN std_logic;
	rst_n : IN std_logic;
	continue_n : IN std_logic;
	paddle_right_n : IN std_logic;
	paddle_left_n : IN std_logic;
	pause : IN std_logic;
	cheats : IN std_logic;
	r : OUT std_logic_vector(7 DOWNTO 0);
	g : OUT std_logic_vector(7 DOWNTO 0);
	b : OUT std_logic_vector(7 DOWNTO 0);
	hsync : OUT std_logic;
	vsync : OUT std_logic;
	clock_vga : OUT std_logic
	);
END g31_Breakout_Game;

-- Design Ports Information
-- r[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hsync	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vsync	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clock_vga	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clock	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rst_n	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pause	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- paddle_right_n	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- paddle_left_n	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- cheats	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- continue_n	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF g31_Breakout_Game IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_clock : std_logic;
SIGNAL ww_rst_n : std_logic;
SIGNAL ww_continue_n : std_logic;
SIGNAL ww_paddle_right_n : std_logic;
SIGNAL ww_paddle_left_n : std_logic;
SIGNAL ww_pause : std_logic;
SIGNAL ww_cheats : std_logic;
SIGNAL ww_r : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_g : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_b : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_hsync : std_logic;
SIGNAL ww_vsync : std_logic;
SIGNAL ww_clock_vga : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \Mult0~mac_AX_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \Mult0~mac_AY_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Mult0~mac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \Mult1~mac_AX_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \Mult1~mac_AY_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Mult1~mac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \Mult2~mac_ACLR_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Mult2~mac_CLK_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Mult2~mac_ENA_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Mult2~mac_AX_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Mult2~mac_AY_bus\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \Mult2~mac_BX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult2~mac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult2~mac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \Mult0~8\ : std_logic;
SIGNAL \Mult0~9\ : std_logic;
SIGNAL \Mult0~10\ : std_logic;
SIGNAL \Mult0~11\ : std_logic;
SIGNAL \Mult0~12\ : std_logic;
SIGNAL \Mult0~13\ : std_logic;
SIGNAL \Mult0~14\ : std_logic;
SIGNAL \Mult0~15\ : std_logic;
SIGNAL \Mult0~16\ : std_logic;
SIGNAL \Mult0~17\ : std_logic;
SIGNAL \Mult0~18\ : std_logic;
SIGNAL \Mult0~19\ : std_logic;
SIGNAL \Mult0~20\ : std_logic;
SIGNAL \Mult0~21\ : std_logic;
SIGNAL \Mult0~22\ : std_logic;
SIGNAL \Mult0~23\ : std_logic;
SIGNAL \Mult0~24\ : std_logic;
SIGNAL \Mult0~25\ : std_logic;
SIGNAL \Mult0~26\ : std_logic;
SIGNAL \Mult0~27\ : std_logic;
SIGNAL \Mult0~28\ : std_logic;
SIGNAL \Mult0~29\ : std_logic;
SIGNAL \Mult0~30\ : std_logic;
SIGNAL \Mult0~31\ : std_logic;
SIGNAL \Mult0~32\ : std_logic;
SIGNAL \Mult0~33\ : std_logic;
SIGNAL \Mult0~34\ : std_logic;
SIGNAL \Mult0~35\ : std_logic;
SIGNAL \Mult0~36\ : std_logic;
SIGNAL \Mult0~37\ : std_logic;
SIGNAL \Mult0~38\ : std_logic;
SIGNAL \Mult0~39\ : std_logic;
SIGNAL \Mult0~40\ : std_logic;
SIGNAL \Mult0~41\ : std_logic;
SIGNAL \Mult0~42\ : std_logic;
SIGNAL \Mult0~43\ : std_logic;
SIGNAL \Mult0~44\ : std_logic;
SIGNAL \Mult0~45\ : std_logic;
SIGNAL \Mult0~46\ : std_logic;
SIGNAL \Mult0~47\ : std_logic;
SIGNAL \Mult0~48\ : std_logic;
SIGNAL \Mult0~49\ : std_logic;
SIGNAL \Mult0~50\ : std_logic;
SIGNAL \Mult0~51\ : std_logic;
SIGNAL \Mult0~52\ : std_logic;
SIGNAL \Mult0~53\ : std_logic;
SIGNAL \Mult0~54\ : std_logic;
SIGNAL \Mult0~55\ : std_logic;
SIGNAL \Mult0~56\ : std_logic;
SIGNAL \Mult0~57\ : std_logic;
SIGNAL \Mult0~58\ : std_logic;
SIGNAL \Mult0~59\ : std_logic;
SIGNAL \Mult0~60\ : std_logic;
SIGNAL \Mult0~61\ : std_logic;
SIGNAL \Mult0~62\ : std_logic;
SIGNAL \Mult0~63\ : std_logic;
SIGNAL \Mult1~8\ : std_logic;
SIGNAL \Mult1~9\ : std_logic;
SIGNAL \Mult1~10\ : std_logic;
SIGNAL \Mult1~11\ : std_logic;
SIGNAL \Mult1~12\ : std_logic;
SIGNAL \Mult1~13\ : std_logic;
SIGNAL \Mult1~14\ : std_logic;
SIGNAL \Mult1~15\ : std_logic;
SIGNAL \Mult1~16\ : std_logic;
SIGNAL \Mult1~17\ : std_logic;
SIGNAL \Mult1~18\ : std_logic;
SIGNAL \Mult1~19\ : std_logic;
SIGNAL \Mult1~20\ : std_logic;
SIGNAL \Mult1~21\ : std_logic;
SIGNAL \Mult1~22\ : std_logic;
SIGNAL \Mult1~23\ : std_logic;
SIGNAL \Mult1~24\ : std_logic;
SIGNAL \Mult1~25\ : std_logic;
SIGNAL \Mult1~26\ : std_logic;
SIGNAL \Mult1~27\ : std_logic;
SIGNAL \Mult1~28\ : std_logic;
SIGNAL \Mult1~29\ : std_logic;
SIGNAL \Mult1~30\ : std_logic;
SIGNAL \Mult1~31\ : std_logic;
SIGNAL \Mult1~32\ : std_logic;
SIGNAL \Mult1~33\ : std_logic;
SIGNAL \Mult1~34\ : std_logic;
SIGNAL \Mult1~35\ : std_logic;
SIGNAL \Mult1~36\ : std_logic;
SIGNAL \Mult1~37\ : std_logic;
SIGNAL \Mult1~38\ : std_logic;
SIGNAL \Mult1~39\ : std_logic;
SIGNAL \Mult1~40\ : std_logic;
SIGNAL \Mult1~41\ : std_logic;
SIGNAL \Mult1~42\ : std_logic;
SIGNAL \Mult1~43\ : std_logic;
SIGNAL \Mult1~44\ : std_logic;
SIGNAL \Mult1~45\ : std_logic;
SIGNAL \Mult1~46\ : std_logic;
SIGNAL \Mult1~47\ : std_logic;
SIGNAL \Mult1~48\ : std_logic;
SIGNAL \Mult1~49\ : std_logic;
SIGNAL \Mult1~50\ : std_logic;
SIGNAL \Mult1~51\ : std_logic;
SIGNAL \Mult1~52\ : std_logic;
SIGNAL \Mult1~53\ : std_logic;
SIGNAL \Mult1~54\ : std_logic;
SIGNAL \Mult1~55\ : std_logic;
SIGNAL \Mult1~56\ : std_logic;
SIGNAL \Mult1~57\ : std_logic;
SIGNAL \Mult1~58\ : std_logic;
SIGNAL \Mult1~59\ : std_logic;
SIGNAL \Mult1~60\ : std_logic;
SIGNAL \Mult1~61\ : std_logic;
SIGNAL \Mult1~62\ : std_logic;
SIGNAL \Mult1~63\ : std_logic;
SIGNAL \Mult2~8\ : std_logic;
SIGNAL \Mult2~9\ : std_logic;
SIGNAL \Mult2~10\ : std_logic;
SIGNAL \Mult2~11\ : std_logic;
SIGNAL \Mult2~12\ : std_logic;
SIGNAL \Mult2~13\ : std_logic;
SIGNAL \Mult2~14\ : std_logic;
SIGNAL \Mult2~15\ : std_logic;
SIGNAL \Mult2~16\ : std_logic;
SIGNAL \Mult2~17\ : std_logic;
SIGNAL \Mult2~18\ : std_logic;
SIGNAL \Mult2~19\ : std_logic;
SIGNAL \Mult2~20\ : std_logic;
SIGNAL \Mult2~21\ : std_logic;
SIGNAL \Mult2~22\ : std_logic;
SIGNAL \Mult2~23\ : std_logic;
SIGNAL \Mult2~24\ : std_logic;
SIGNAL \Mult2~25\ : std_logic;
SIGNAL \Mult2~26\ : std_logic;
SIGNAL \Mult2~27\ : std_logic;
SIGNAL \Mult2~28\ : std_logic;
SIGNAL \Mult2~29\ : std_logic;
SIGNAL \Mult2~30\ : std_logic;
SIGNAL \Mult2~31\ : std_logic;
SIGNAL \Mult2~32\ : std_logic;
SIGNAL \Mult2~33\ : std_logic;
SIGNAL \Mult2~34\ : std_logic;
SIGNAL \Mult2~35\ : std_logic;
SIGNAL \Mult2~36\ : std_logic;
SIGNAL \Mult2~37\ : std_logic;
SIGNAL \Mult2~38\ : std_logic;
SIGNAL \Mult2~39\ : std_logic;
SIGNAL \Mult2~40\ : std_logic;
SIGNAL \Mult2~41\ : std_logic;
SIGNAL \Mult2~42\ : std_logic;
SIGNAL \Mult2~43\ : std_logic;
SIGNAL \Mult2~44\ : std_logic;
SIGNAL \Mult2~45\ : std_logic;
SIGNAL \Mult2~46\ : std_logic;
SIGNAL \Mult2~47\ : std_logic;
SIGNAL \Mult2~48\ : std_logic;
SIGNAL \Mult2~49\ : std_logic;
SIGNAL \Mult2~50\ : std_logic;
SIGNAL \Mult2~51\ : std_logic;
SIGNAL \Mult2~52\ : std_logic;
SIGNAL \Mult2~53\ : std_logic;
SIGNAL \Mult2~54\ : std_logic;
SIGNAL \Mult2~55\ : std_logic;
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout\ : std_logic;
SIGNAL \clock~input_o\ : std_logic;
SIGNAL \clock~inputCLKENA0_outclk\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita8~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita9~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Equal0~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita9~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita10~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Equal0~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Equal0~2_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|column[9]~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add1~2_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|column[5]~4_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|LessThan2~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|column[8]~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|column[7]~9_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add1~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|column[6]~10_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|LessThan2~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|column[9]~2_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita9~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Equal1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Equal1~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Equal1~2_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita8~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[8]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA_Generator|VGA|LessThan1~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|LessThan1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|LessThan1~2_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|LessThan9~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|LessThan0~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~38\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~26\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~34\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~30\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~14\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~1_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|row[5]~7_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~2\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~6\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~18\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~21_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|row[8]~6_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~22\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~9_sumout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|index~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~17_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|row[7]~5_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~5_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|row[6]~8_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Equal0~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Equal0~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Equal1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|rgb[16]~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|rgb[16]~1_combout\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \startup~0_combout\ : std_logic;
SIGNAL \game_started~q\ : std_logic;
SIGNAL \startup_enable~0_combout\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \Equal0~0_combout\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita8~sumout\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita9~sumout\ : std_logic;
SIGNAL \Equal0~1_combout\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita9~COUT\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita10~sumout\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita10~COUT\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita11~sumout\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita11~COUT\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita12~sumout\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita12~COUT\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita13~sumout\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita13~COUT\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita14~sumout\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita14~COUT\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita15~sumout\ : std_logic;
SIGNAL \Equal0~2_combout\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita15~COUT\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita16~sumout\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita16~COUT\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita17~sumout\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita17~COUT\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita18~sumout\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita18~COUT\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita19~sumout\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita19~COUT\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita20~sumout\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita20~COUT\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita21~sumout\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita21~COUT\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita22~sumout\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita22~COUT\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita23~sumout\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita23~COUT\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita24~sumout\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita24~COUT\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita25~sumout\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita25~COUT\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita26~sumout\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita26~COUT\ : std_logic;
SIGNAL \counter_game_start|auto_generated|counter_comb_bita27~sumout\ : std_logic;
SIGNAL \Equal0~3_combout\ : std_logic;
SIGNAL \Equal0~4_combout\ : std_logic;
SIGNAL \Equal0~5_combout\ : std_logic;
SIGNAL \Equal0~6_combout\ : std_logic;
SIGNAL \startup~1_combout\ : std_logic;
SIGNAL \startup~q\ : std_logic;
SIGNAL \rst_n~input_o\ : std_logic;
SIGNAL \cheats~input_o\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \pause~input_o\ : std_logic;
SIGNAL \rst~combout\ : std_logic;
SIGNAL \rst_blocks~0_combout\ : std_logic;
SIGNAL \Update_Blocks|Add3~26\ : std_logic;
SIGNAL \Update_Blocks|Add3~1_sumout\ : std_logic;
SIGNAL \Update_Blocks|Add4~34\ : std_logic;
SIGNAL \Update_Blocks|Add4~30\ : std_logic;
SIGNAL \Update_Blocks|Add4~38\ : std_logic;
SIGNAL \Update_Blocks|Add4~26\ : std_logic;
SIGNAL \Update_Blocks|Add4~1_sumout\ : std_logic;
SIGNAL \Update_Blocks|ball_row_next[4]~0_combout\ : std_logic;
SIGNAL \Update_Blocks|Add3~2\ : std_logic;
SIGNAL \Update_Blocks|Add3~5_sumout\ : std_logic;
SIGNAL \Update_Blocks|Add4~2\ : std_logic;
SIGNAL \Update_Blocks|Add4~5_sumout\ : std_logic;
SIGNAL \Update_Blocks|ball_row_next[5]~1_combout\ : std_logic;
SIGNAL \Update_Blocks|Add3~6\ : std_logic;
SIGNAL \Update_Blocks|Add3~10\ : std_logic;
SIGNAL \Update_Blocks|Add3~13_sumout\ : std_logic;
SIGNAL \Update_Blocks|Add4~6\ : std_logic;
SIGNAL \Update_Blocks|Add4~10\ : std_logic;
SIGNAL \Update_Blocks|Add4~13_sumout\ : std_logic;
SIGNAL \Update_Blocks|ball_row_next[7]~3_combout\ : std_logic;
SIGNAL \Update_Blocks|Add4~9_sumout\ : std_logic;
SIGNAL \Update_Blocks|Add3~9_sumout\ : std_logic;
SIGNAL \Update_Blocks|ball_row_next[6]~2_combout\ : std_logic;
SIGNAL \Update_Blocks|Add15~0_combout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \Update_Blocks|Add17~2_combout\ : std_logic;
SIGNAL \Update_Blocks|Add18~1_sumout\ : std_logic;
SIGNAL \Update_Blocks|Add13~0_combout\ : std_logic;
SIGNAL \Update_Blocks|Add13~1_combout\ : std_logic;
SIGNAL \Update_Blocks|Add18~2\ : std_logic;
SIGNAL \Update_Blocks|Add18~13_sumout\ : std_logic;
SIGNAL \Update_Blocks|block_index4[3]~3_combout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita9~sumout\ : std_logic;
SIGNAL \Update_Blocks|LessThan8~0_combout\ : std_logic;
SIGNAL \Update_Blocks|Add14~2_combout\ : std_logic;
SIGNAL \Update_Blocks|Add16~2\ : std_logic;
SIGNAL \Update_Blocks|Add16~14\ : std_logic;
SIGNAL \Update_Blocks|Add16~9_sumout\ : std_logic;
SIGNAL \Update_Blocks|Add4~14\ : std_logic;
SIGNAL \Update_Blocks|Add4~17_sumout\ : std_logic;
SIGNAL \Update_Blocks|Add4~18\ : std_logic;
SIGNAL \Update_Blocks|Add4~21_sumout\ : std_logic;
SIGNAL \Update_Blocks|Add3~14\ : std_logic;
SIGNAL \Update_Blocks|Add3~17_sumout\ : std_logic;
SIGNAL \Update_Wall|row_bounce_buffer~0_combout\ : std_logic;
SIGNAL \Update_Blocks|find_block_index~0_combout\ : std_logic;
SIGNAL \Update_Blocks|Add16~1_sumout\ : std_logic;
SIGNAL \Update_Blocks|Add5~38_cout\ : std_logic;
SIGNAL \Update_Blocks|Add5~34_cout\ : std_logic;
SIGNAL \Update_Blocks|Add5~30_cout\ : std_logic;
SIGNAL \Update_Blocks|Add5~26_cout\ : std_logic;
SIGNAL \Update_Blocks|Add5~2\ : std_logic;
SIGNAL \Update_Blocks|Add5~6\ : std_logic;
SIGNAL \Update_Blocks|Add5~9_sumout\ : std_logic;
SIGNAL \Update_Blocks|Add5~5_sumout\ : std_logic;
SIGNAL \Update_Blocks|Add5~10\ : std_logic;
SIGNAL \Update_Blocks|Add5~13_sumout\ : std_logic;
SIGNAL \Update_Blocks|Add5~1_sumout\ : std_logic;
SIGNAL \Update_Blocks|Add10~2_combout\ : std_logic;
SIGNAL \Update_Blocks|Add10~0_combout\ : std_logic;
SIGNAL \Update_Blocks|Add10~1_combout\ : std_logic;
SIGNAL \Update_Blocks|Add0~26\ : std_logic;
SIGNAL \Update_Blocks|Add0~2\ : std_logic;
SIGNAL \Update_Blocks|Add0~6\ : std_logic;
SIGNAL \Update_Blocks|Add0~10\ : std_logic;
SIGNAL \Update_Blocks|Add0~14\ : std_logic;
SIGNAL \Update_Blocks|Add0~17_sumout\ : std_logic;
SIGNAL \Update_Blocks|Add1~30\ : std_logic;
SIGNAL \Update_Blocks|Add1~34\ : std_logic;
SIGNAL \Update_Blocks|Add1~38\ : std_logic;
SIGNAL \Update_Blocks|Add1~26\ : std_logic;
SIGNAL \Update_Blocks|Add1~2\ : std_logic;
SIGNAL \Update_Blocks|Add1~6\ : std_logic;
SIGNAL \Update_Blocks|Add1~10\ : std_logic;
SIGNAL \Update_Blocks|Add1~14\ : std_logic;
SIGNAL \Update_Blocks|Add1~17_sumout\ : std_logic;
SIGNAL \Update_Blocks|ball_col_next[8]~0_combout\ : std_logic;
SIGNAL \Update_Blocks|Add0~9_sumout\ : std_logic;
SIGNAL \Update_Blocks|Add1~13_sumout\ : std_logic;
SIGNAL \Update_Blocks|Add0~13_sumout\ : std_logic;
SIGNAL \Update_Blocks|Add0~1_sumout\ : std_logic;
SIGNAL \Update_Blocks|Add1~1_sumout\ : std_logic;
SIGNAL \Update_Blocks|Add0~5_sumout\ : std_logic;
SIGNAL \Update_Blocks|Add1~5_sumout\ : std_logic;
SIGNAL \Update_Blocks|Add7~0_combout\ : std_logic;
SIGNAL \Update_Blocks|Add1~9_sumout\ : std_logic;
SIGNAL \Update_Blocks|Add7~1_combout\ : std_logic;
SIGNAL \Update_Blocks|Add1~18\ : std_logic;
SIGNAL \Update_Blocks|Add1~21_sumout\ : std_logic;
SIGNAL \Update_Blocks|Add0~18\ : std_logic;
SIGNAL \Update_Blocks|Add0~21_sumout\ : std_logic;
SIGNAL \Update_Blocks|ball_col_next[9]~1_combout\ : std_logic;
SIGNAL \Update_Blocks|Add12~1_combout\ : std_logic;
SIGNAL \Update_Blocks|ball_col_next[7]~4_combout\ : std_logic;
SIGNAL \Update_Blocks|ball_col_next[4]~2_combout\ : std_logic;
SIGNAL \Update_Blocks|LessThan2~0_combout\ : std_logic;
SIGNAL \Update_Blocks|block_index2[1]~0_combout\ : std_logic;
SIGNAL \Update_Blocks|Add5~14\ : std_logic;
SIGNAL \Update_Blocks|Add5~21_sumout\ : std_logic;
SIGNAL \Update_Blocks|block_index2[1]~1_combout\ : std_logic;
SIGNAL \Update_Blocks|Add5~22\ : std_logic;
SIGNAL \Update_Blocks|Add5~17_sumout\ : std_logic;
SIGNAL \Update_Blocks|ball_col_next[6]~3_combout\ : std_logic;
SIGNAL \Update_Blocks|Add7~5_combout\ : std_logic;
SIGNAL \Update_Blocks|Add7~6_combout\ : std_logic;
SIGNAL \Update_Blocks|Add12~3_combout\ : std_logic;
SIGNAL \Update_Blocks|Add2~38_cout\ : std_logic;
SIGNAL \Update_Blocks|Add2~34_cout\ : std_logic;
SIGNAL \Update_Blocks|Add2~30_cout\ : std_logic;
SIGNAL \Update_Blocks|Add2~26_cout\ : std_logic;
SIGNAL \Update_Blocks|Add2~6\ : std_logic;
SIGNAL \Update_Blocks|Add2~9_sumout\ : std_logic;
SIGNAL \Update_Blocks|Add2~10\ : std_logic;
SIGNAL \Update_Blocks|Add2~2\ : std_logic;
SIGNAL \Update_Blocks|Add2~17_sumout\ : std_logic;
SIGNAL \Update_Blocks|Add2~5_sumout\ : std_logic;
SIGNAL \Update_Blocks|Add17~1_combout\ : std_logic;
SIGNAL \Update_Blocks|block_index4[1]~2_combout\ : std_logic;
SIGNAL \Update_Blocks|Add17~0_combout\ : std_logic;
SIGNAL \Update_Blocks|block_index4[0]~1_combout\ : std_logic;
SIGNAL \Update_Blocks|LessThan26~0_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~4_combout\ : std_logic;
SIGNAL \Update_Blocks|LessThan22~0_combout\ : std_logic;
SIGNAL \Update_Blocks|Add14~1_combout\ : std_logic;
SIGNAL \Update_Blocks|block_index3[1]~2_combout\ : std_logic;
SIGNAL \Update_Blocks|Add16~13_sumout\ : std_logic;
SIGNAL \Update_Blocks|block_index3[3]~3_combout\ : std_logic;
SIGNAL \Update_Blocks|Add13~2_combout\ : std_logic;
SIGNAL \Update_Blocks|Add16~10\ : std_logic;
SIGNAL \Update_Blocks|Add16~5_sumout\ : std_logic;
SIGNAL \Update_Blocks|block_index3[5]~5_combout\ : std_logic;
SIGNAL \Update_Blocks|Add14~0_combout\ : std_logic;
SIGNAL \Update_Blocks|block_index3[0]~1_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~156_combout\ : std_logic;
SIGNAL \Update_Blocks|block_index2[3]~4_combout\ : std_logic;
SIGNAL \Update_Blocks|Add12~2_combout\ : std_logic;
SIGNAL \Update_Blocks|points_per_block~1_combout\ : std_logic;
SIGNAL \Update_Blocks|Add7~3_combout\ : std_logic;
SIGNAL \Update_Blocks|block_index2[0]~2_combout\ : std_logic;
SIGNAL \Update_Blocks|Add12~0_combout\ : std_logic;
SIGNAL \Update_Blocks|points_per_block~0_combout\ : std_logic;
SIGNAL \Update_Blocks|Add7~2_combout\ : std_logic;
SIGNAL \Update_Blocks|block_index2[1]~3_combout\ : std_logic;
SIGNAL \Update_Blocks|Equal1~0_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~30_combout\ : std_logic;
SIGNAL \Update_Blocks|Equal2~0_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~18_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~18_combout\ : std_logic;
SIGNAL \Update_Blocks|block_index1[5]~0_combout\ : std_logic;
SIGNAL \Update_Blocks|block_index1[5]~1_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~22_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~161_combout\ : std_logic;
SIGNAL \Update_Blocks|Add6~0_combout\ : std_logic;
SIGNAL \Update_Blocks|block_index1[2]~6_combout\ : std_logic;
SIGNAL \Update_Blocks|Add6~1_combout\ : std_logic;
SIGNAL \Update_Blocks|Add6~2_combout\ : std_logic;
SIGNAL \Update_Blocks|Add9~1_combout\ : std_logic;
SIGNAL \Update_Blocks|block_index1[4]~2_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~17_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~183_combout\ : std_logic;
SIGNAL \Update_Blocks|Add9~2_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~2_combout\ : std_logic;
SIGNAL \Update_Blocks|block_index1[3]~3_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~32_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~182_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~105_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~17_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~17_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~16_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~180_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~10_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~31_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~16_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~181_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~104_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~16_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~11_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~34_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~19_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~187_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~186_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~107_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~19_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~19_combout\ : std_logic;
SIGNAL \Update_Blocks|block_index1[0]~4_combout\ : std_logic;
SIGNAL \Update_Blocks|Add7~4_combout\ : std_logic;
SIGNAL \Update_Blocks|block_index1[1]~5_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux4~10_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~25_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~25_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~197_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~196_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~13_combout\ : std_logic;
SIGNAL \Update_Blocks|Add9~3_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~9_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~38_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~113_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~25_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~27_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~27_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~15_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~27_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~199_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~171_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~115_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~27_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~194_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~24_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~195_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~12_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~37_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~112_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~24_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~24_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~26_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~14_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~26_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~198_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~169_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~114_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~26_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux4~12_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~31_combout\ : std_logic;
SIGNAL \Update_Blocks|Update_Blocks~0_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~30_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~31_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~205_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~179_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~119_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~31_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~200_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~39_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~28_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~201_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~116_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~28_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~28_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux4~13_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~23_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~193_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~163_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~111_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~23_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~23_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~20_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~35_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~188_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~20_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~189_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~108_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~20_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~36_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~21_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~191_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~190_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~109_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~21_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~21_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux4~11_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux4~14_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~48_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~55_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~56_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~241_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~51_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~242_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~139_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~55_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~79_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~49_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~54_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~53_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~237_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~238_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~137_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~53_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~77_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~3_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~55_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~50_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~240_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~239_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~138_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~54_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~54_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~78_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~48_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~235_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~236_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~53_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~136_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~52_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~52_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~76_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux6~15_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~58_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~58_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~46_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~54_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~82_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~59_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~55_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~248_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~143_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~59_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~83_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~57_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~56_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~52_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~244_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~243_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~140_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~56_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~80_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~245_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~53_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~246_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~58_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~141_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~57_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~57_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~81_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux6~16_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~58_combout\ : std_logic;
SIGNAL \Update_Blocks|Add9~0_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~18_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~60_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~50_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~251_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~252_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~146_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~50_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~86_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~16_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~59_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~56_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~84_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~49_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~17_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~57_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~250_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~222_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~145_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~49_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~85_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~59_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~254_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~61_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~253_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~147_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~51_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~51_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~87_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux6~17_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux6~18_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~249_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~220_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~144_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~48_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux4~17_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux4~15_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux4~16_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux4~18_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~36_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~213_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~5_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~44_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~47_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~233_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~47_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~234_combout\ : std_logic;
SIGNAL \Update_Blocks|score_accumulator~1_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~52_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~135_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~47_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~75_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~51_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~46_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~232_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~231_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~134_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~46_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~46_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~74_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~44_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~50_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~44_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~227_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~228_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~132_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~44_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~72_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~45_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~230_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~45_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~229_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~133_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~45_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~73_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux6~13_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~36_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~64_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~7_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~38_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~38_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~217_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~126_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~38_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~66_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~37_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~215_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~6_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~45_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~37_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~216_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~125_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~37_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~65_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~8_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~39_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~218_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~127_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~39_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~39_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~67_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux6~11_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~41_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~47_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~41_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~221_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~129_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~41_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~69_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~48_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~42_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~70_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~40_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~40_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~219_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~128_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~40_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~68_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~43_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~225_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~43_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~226_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~49_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~131_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~43_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~71_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux6~12_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~149_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~0_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~1_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~32_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~206_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~120_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~32_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~32_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~60_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~42_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~209_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~34_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~210_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~122_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~34_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~34_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~62_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~41_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~61_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~35_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~4_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~43_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~211_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~35_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~212_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~123_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~35_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~63_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux6~10_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux6~14_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~214_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~124_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~36_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux4~6_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux4~7_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux4~8_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux4~5_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux4~9_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~6_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~14_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~176_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~177_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~102_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~14_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~14_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~42_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~15_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~178_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~103_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~15_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~15_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~43_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~13_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~175_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~174_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~29_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~101_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~13_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~13_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~41_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~12_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~173_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~28_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~172_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~100_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~12_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~12_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~40_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux6~3_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~11_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~39_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~10_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~10_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~168_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~98_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~10_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~38_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~25_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~164_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~8_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~165_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~96_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~8_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~8_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~36_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~26_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~9_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~167_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~166_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~97_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~9_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~9_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~37_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux6~2_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~3_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~21_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~154_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~3_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~155_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~91_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~3_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~31_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~0_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~0_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~148_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~88_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~0_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~28_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~2_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~20_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~2_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~153_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~152_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~90_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~2_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~30_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~1_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~150_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~1_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~151_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~19_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~89_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~1_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~29_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux6~0_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~6_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~34_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~7_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~7_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~162_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~95_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~7_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~35_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~23_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~5_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~159_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~158_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~93_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~5_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~5_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~33_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~22_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~4_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~32_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux6~1_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux6~4_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~160_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~94_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~6_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux4~1_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux4~3_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux4~2_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux4~0_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux4~4_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux4~19_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~24_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~22_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~192_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~110_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~22_combout\ : std_logic;
SIGNAL \rtl~35_combout\ : std_logic;
SIGNAL \rtl~33_combout\ : std_logic;
SIGNAL \rtl~32_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux0~2_combout\ : std_logic;
SIGNAL \rtl~39_combout\ : std_logic;
SIGNAL \rtl~38_combout\ : std_logic;
SIGNAL \rtl~37_combout\ : std_logic;
SIGNAL \rtl~36_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux0~3_combout\ : std_logic;
SIGNAL \rtl~27_combout\ : std_logic;
SIGNAL \rtl~26_combout\ : std_logic;
SIGNAL \rtl~25_combout\ : std_logic;
SIGNAL \rtl~28_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux0~0_combout\ : std_logic;
SIGNAL \rtl~31_combout\ : std_logic;
SIGNAL \rtl~29_combout\ : std_logic;
SIGNAL \rtl~30_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux0~1_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux0~4_combout\ : std_logic;
SIGNAL \Update_Blocks|score_accumulator~0_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~33_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~184_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~185_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~106_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~18_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~46_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~47_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~44_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~45_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux6~5_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~54_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~53_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~52_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~55_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux6~7_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~59_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~29_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder0~40_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~57_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~56_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~30_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~58_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux6~8_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~51_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~50_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~48_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~49_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux6~6_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux6~9_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~204_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~118_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~30_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~275_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~279_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~283_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~271_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux5~8_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~262_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~13_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~260_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~11_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~261_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~12_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~259_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~10_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux5~6_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~9_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~8_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~303_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~307_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux5~5_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~287_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~295_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~291_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~299_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux5~7_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux5~9_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~319_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~315_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~311_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~323_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux5~3_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~327_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~335_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~339_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~331_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux5~2_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~256_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~5_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~255_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~4_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~258_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~7_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~257_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~6_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux5~1_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~3_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~1_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~2_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~0_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux5~0_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux5~4_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux5~23_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux5~20_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux5~22_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux5~21_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux5~12_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~21_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~18_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~19_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~20_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux5~11_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux5~24_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux5~25_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux5~27_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux5~26_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux5~13_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~16_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~17_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~14_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~15_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux5~10_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux5~14_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~25_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~26_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~27_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~24_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux5~16_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux5~28_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux5~30_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux5~29_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux5~17_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~267_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~22_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~263_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~23_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux5~15_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux5~18_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux5~19_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~157_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~92_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~4_combout\ : std_logic;
SIGNAL \rtl~34_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux1~2_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux1~0_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux1~3_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux1~1_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux1~4_combout\ : std_logic;
SIGNAL \Update_Blocks|block_index2[1]~5_combout\ : std_logic;
SIGNAL \Update_Blocks|block_index2[5]~6_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder1~33_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~208_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~207_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~121_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~33_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~33_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux2~2_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux2~3_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux2~1_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux2~0_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux2~4_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux2~13_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux2~11_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux2~12_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux2~10_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux2~14_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux2~8_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux2~7_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux2~6_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux2~5_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux2~9_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux2~17_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux2~15_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux2~16_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux2~18_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux2~19_combout\ : std_logic;
SIGNAL \Update_Blocks|block_index3[5]~0_combout\ : std_logic;
SIGNAL \Update_Blocks|block_index3[4]~4_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~247_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~142_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux7~16_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux7~17_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux7~15_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux7~18_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux7~13_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux7~11_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux7~10_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~223_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~224_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~130_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux7~12_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux7~14_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux7~6_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux7~5_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~202_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~203_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~117_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux7~8_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux7~7_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux7~9_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux7~0_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux7~1_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux7~3_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~170_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_t~99_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux7~2_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux7~4_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux7~19_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~11_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~11_combout\ : std_logic;
SIGNAL \game_won~4_combout\ : std_logic;
SIGNAL \game_won~5_combout\ : std_logic;
SIGNAL \game_won~6_combout\ : std_logic;
SIGNAL \game_won~2_combout\ : std_logic;
SIGNAL \game_won~3_combout\ : std_logic;
SIGNAL \game_won~7_combout\ : std_logic;
SIGNAL \game_won~0_combout\ : std_logic;
SIGNAL \game_won~14_combout\ : std_logic;
SIGNAL \game_won~13_combout\ : std_logic;
SIGNAL \level[1]~0_combout\ : std_logic;
SIGNAL \game_won~15_combout\ : std_logic;
SIGNAL \level[2]~1_combout\ : std_logic;
SIGNAL \level~2_combout\ : std_logic;
SIGNAL \Add3~0_combout\ : std_logic;
SIGNAL \Add0~0_combout\ : std_logic;
SIGNAL \Add0~1_combout\ : std_logic;
SIGNAL \paddle_right_n~input_o\ : std_logic;
SIGNAL \Update_Paddle|Add1~37_sumout\ : std_logic;
SIGNAL \Update_Paddle|paddle_col_buffer~13_combout\ : std_logic;
SIGNAL \Update_Paddle|Add1~22\ : std_logic;
SIGNAL \Update_Paddle|Add1~17_sumout\ : std_logic;
SIGNAL \Update_Paddle|paddle_col_buffer~8_combout\ : std_logic;
SIGNAL \Update_Paddle|Add1~18\ : std_logic;
SIGNAL \Update_Paddle|Add1~13_sumout\ : std_logic;
SIGNAL \Update_Paddle|paddle_col_buffer~7_combout\ : std_logic;
SIGNAL \Update_Paddle|paddle_col_buffer[9]~1_combout\ : std_logic;
SIGNAL \paddle_left_n~input_o\ : std_logic;
SIGNAL \Update_Paddle|paddle_col_buffer[9]~2_combout\ : std_logic;
SIGNAL \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \Update_Paddle|clear_paddle_counter~0_combout\ : std_logic;
SIGNAL \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita8~sumout\ : std_logic;
SIGNAL \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita9~sumout\ : std_logic;
SIGNAL \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita9~COUT\ : std_logic;
SIGNAL \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita10~sumout\ : std_logic;
SIGNAL \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita10~COUT\ : std_logic;
SIGNAL \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita11~sumout\ : std_logic;
SIGNAL \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita11~COUT\ : std_logic;
SIGNAL \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita12~sumout\ : std_logic;
SIGNAL \Update_Paddle|Equal0~2_combout\ : std_logic;
SIGNAL \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita12~COUT\ : std_logic;
SIGNAL \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita13~sumout\ : std_logic;
SIGNAL \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita13~COUT\ : std_logic;
SIGNAL \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita14~sumout\ : std_logic;
SIGNAL \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita14~COUT\ : std_logic;
SIGNAL \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita15~sumout\ : std_logic;
SIGNAL \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita15~COUT\ : std_logic;
SIGNAL \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita16~sumout\ : std_logic;
SIGNAL \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita16~COUT\ : std_logic;
SIGNAL \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita17~sumout\ : std_logic;
SIGNAL \Update_Paddle|Equal0~1_combout\ : std_logic;
SIGNAL \Update_Paddle|Equal0~0_combout\ : std_logic;
SIGNAL \Update_Paddle|Equal0~3_combout\ : std_logic;
SIGNAL \Update_Paddle|paddle_col_buffer[9]~3_combout\ : std_logic;
SIGNAL \Update_Paddle|Add0~34\ : std_logic;
SIGNAL \Update_Paddle|Add0~38\ : std_logic;
SIGNAL \Update_Paddle|Add0~30\ : std_logic;
SIGNAL \Update_Paddle|Add0~26\ : std_logic;
SIGNAL \Update_Paddle|Add0~18\ : std_logic;
SIGNAL \Update_Paddle|Add0~22\ : std_logic;
SIGNAL \Update_Paddle|Add0~13_sumout\ : std_logic;
SIGNAL \Update_Paddle|Add0~14\ : std_logic;
SIGNAL \Update_Paddle|Add0~9_sumout\ : std_logic;
SIGNAL \Update_Paddle|Add0~21_sumout\ : std_logic;
SIGNAL \Update_Paddle|Update_Paddle~0_combout\ : std_logic;
SIGNAL \Update_Paddle|paddle_col_buffer[9]~4_combout\ : std_logic;
SIGNAL \Update_Paddle|Add1~38\ : std_logic;
SIGNAL \Update_Paddle|Add1~33_sumout\ : std_logic;
SIGNAL \Update_Paddle|paddle_col_buffer~12_combout\ : std_logic;
SIGNAL \Update_Paddle|Add1~34\ : std_logic;
SIGNAL \Update_Paddle|Add1~29_sumout\ : std_logic;
SIGNAL \Update_Paddle|paddle_col_buffer~11_combout\ : std_logic;
SIGNAL \Update_Paddle|Add1~30\ : std_logic;
SIGNAL \Update_Paddle|Add1~25_sumout\ : std_logic;
SIGNAL \Update_Paddle|paddle_col_buffer~10_combout\ : std_logic;
SIGNAL \Update_Paddle|Add1~26\ : std_logic;
SIGNAL \Update_Paddle|Add1~21_sumout\ : std_logic;
SIGNAL \Update_Paddle|paddle_col_buffer~9_combout\ : std_logic;
SIGNAL \Update_Paddle|Add0~17_sumout\ : std_logic;
SIGNAL \Update_Paddle|LessThan0~0_combout\ : std_logic;
SIGNAL \Update_Paddle|Add1~14\ : std_logic;
SIGNAL \Update_Paddle|Add1~6\ : std_logic;
SIGNAL \Update_Paddle|Add1~10\ : std_logic;
SIGNAL \Update_Paddle|Add1~1_sumout\ : std_logic;
SIGNAL \Update_Paddle|paddle_col_buffer~0_combout\ : std_logic;
SIGNAL \Update_Paddle|Add0~10\ : std_logic;
SIGNAL \Update_Paddle|Add0~6\ : std_logic;
SIGNAL \Update_Paddle|Add0~1_sumout\ : std_logic;
SIGNAL \Update_Paddle|Add1~9_sumout\ : std_logic;
SIGNAL \Update_Paddle|paddle_col_buffer~6_combout\ : std_logic;
SIGNAL \Update_Paddle|Add0~5_sumout\ : std_logic;
SIGNAL \Update_Paddle|Add1~5_sumout\ : std_logic;
SIGNAL \Update_Paddle|paddle_col_buffer~5_combout\ : std_logic;
SIGNAL \Update_Paddle|Add3~30\ : std_logic;
SIGNAL \Update_Paddle|Add3~26\ : std_logic;
SIGNAL \Update_Paddle|Add3~22\ : std_logic;
SIGNAL \Update_Paddle|Add3~18\ : std_logic;
SIGNAL \Update_Paddle|Add3~14\ : std_logic;
SIGNAL \Update_Paddle|Add3~10\ : std_logic;
SIGNAL \Update_Paddle|Add3~6\ : std_logic;
SIGNAL \Update_Paddle|Add3~1_sumout\ : std_logic;
SIGNAL \Update_Paddle|Add3~5_sumout\ : std_logic;
SIGNAL \Update_Paddle|Add3~9_sumout\ : std_logic;
SIGNAL \Update_Paddle|Add3~13_sumout\ : std_logic;
SIGNAL \Update_Paddle|Add3~17_sumout\ : std_logic;
SIGNAL \Update_Paddle|Add3~21_sumout\ : std_logic;
SIGNAL \Update_Paddle|Add3~25_sumout\ : std_logic;
SIGNAL \Update_Paddle|Add3~29_sumout\ : std_logic;
SIGNAL \Update_Paddle|ball_col_relative[0]~2\ : std_logic;
SIGNAL \Update_Paddle|ball_col_relative[0]~3\ : std_logic;
SIGNAL \Update_Paddle|ball_col_relative[1]~6\ : std_logic;
SIGNAL \Update_Paddle|ball_col_relative[1]~7\ : std_logic;
SIGNAL \Update_Paddle|ball_col_relative[2]~18\ : std_logic;
SIGNAL \Update_Paddle|ball_col_relative[2]~19\ : std_logic;
SIGNAL \Update_Paddle|ball_col_relative[3]~14\ : std_logic;
SIGNAL \Update_Paddle|ball_col_relative[3]~15\ : std_logic;
SIGNAL \Update_Paddle|ball_col_relative[4]~10\ : std_logic;
SIGNAL \Update_Paddle|ball_col_relative[4]~11\ : std_logic;
SIGNAL \Update_Paddle|ball_col_relative[5]~34\ : std_logic;
SIGNAL \Update_Paddle|ball_col_relative[5]~35\ : std_logic;
SIGNAL \Update_Paddle|ball_col_relative[6]~38\ : std_logic;
SIGNAL \Update_Paddle|ball_col_relative[6]~39\ : std_logic;
SIGNAL \Update_Paddle|ball_col_relative[7]~21_sumout\ : std_logic;
SIGNAL \Update_Paddle|ball_col_relative[2]~17_sumout\ : std_logic;
SIGNAL \Update_Paddle|ball_col_relative[5]~33_sumout\ : std_logic;
SIGNAL \Update_Paddle|ball_col_relative[1]~5_sumout\ : std_logic;
SIGNAL \Update_Paddle|ball_col_relative[3]~13_sumout\ : std_logic;
SIGNAL \Update_Paddle|ball_col_relative[0]~1_sumout\ : std_logic;
SIGNAL \Update_Paddle|ball_col_relative[4]~9_sumout\ : std_logic;
SIGNAL \Update_Paddle|Update_Collisions~3_combout\ : std_logic;
SIGNAL \Update_Paddle|ball_col_relative[6]~37_sumout\ : std_logic;
SIGNAL \Update_Paddle|Add3~2\ : std_logic;
SIGNAL \Update_Paddle|Add3~38\ : std_logic;
SIGNAL \Update_Paddle|Add3~33_sumout\ : std_logic;
SIGNAL \Update_Paddle|Add3~37_sumout\ : std_logic;
SIGNAL \Update_Paddle|ball_col_relative[7]~22\ : std_logic;
SIGNAL \Update_Paddle|ball_col_relative[7]~23\ : std_logic;
SIGNAL \Update_Paddle|ball_col_relative[8]~26\ : std_logic;
SIGNAL \Update_Paddle|ball_col_relative[8]~27\ : std_logic;
SIGNAL \Update_Paddle|ball_col_relative[9]~29_sumout\ : std_logic;
SIGNAL \Update_Paddle|ball_col_relative[8]~25_sumout\ : std_logic;
SIGNAL \Update_Paddle|ball_col_relative[9]~30\ : std_logic;
SIGNAL \Update_Paddle|ball_col_relative[9]~31\ : std_logic;
SIGNAL \Update_Paddle|Add7~1_sumout\ : std_logic;
SIGNAL \Update_Paddle|Update_Collisions~4_combout\ : std_logic;
SIGNAL \Update_Paddle|Update_Collisions~6_combout\ : std_logic;
SIGNAL \Update_Paddle|Update_Collisions~2_combout\ : std_logic;
SIGNAL \Update_Paddle|Update_Collisions~0_combout\ : std_logic;
SIGNAL \Update_Paddle|Update_Collisions~1_combout\ : std_logic;
SIGNAL \Update_Paddle|col_bounce_buffer~0_combout\ : std_logic;
SIGNAL \Update_Paddle|Equal2~2_combout\ : std_logic;
SIGNAL \Update_Paddle|Equal2~0_combout\ : std_logic;
SIGNAL \Update_Paddle|LessThan12~0_combout\ : std_logic;
SIGNAL \Update_Paddle|Equal2~1_combout\ : std_logic;
SIGNAL \Update_Paddle|col_period_buffer[1]~0_combout\ : std_logic;
SIGNAL \Update_Paddle|col_period_buffer~1_combout\ : std_logic;
SIGNAL \Update_Paddle|row_period_buffer~0_combout\ : std_logic;
SIGNAL \Update_Paddle|col_period_buffer[1]~2_combout\ : std_logic;
SIGNAL \Update_Paddle|col_period_buffer[1]~3_combout\ : std_logic;
SIGNAL \Update_Paddle|Update_Collisions~5_combout\ : std_logic;
SIGNAL \Update_Paddle|col_period_buffer~4_combout\ : std_logic;
SIGNAL \Update_Paddle|col_period_buffer~5_combout\ : std_logic;
SIGNAL \Update_Ball|Add1~22\ : std_logic;
SIGNAL \Update_Ball|Add1~14\ : std_logic;
SIGNAL \Update_Ball|Add1~10\ : std_logic;
SIGNAL \Update_Ball|Add1~2\ : std_logic;
SIGNAL \Update_Ball|Add1~26\ : std_logic;
SIGNAL \Update_Ball|Add1~18\ : std_logic;
SIGNAL \Update_Ball|Add1~30\ : std_logic;
SIGNAL \Update_Ball|Add1~5_sumout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \Update_Ball|Add1~9_sumout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita13~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita14~sumout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita14~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita15~sumout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita15~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita16~sumout\ : std_logic;
SIGNAL \Update_Ball|Add1~29_sumout\ : std_logic;
SIGNAL \Update_Ball|Equal0~6_combout\ : std_logic;
SIGNAL \Update_Ball|Add1~21_sumout\ : std_logic;
SIGNAL \Update_Ball|Add1~25_sumout\ : std_logic;
SIGNAL \Update_Ball|Equal0~5_combout\ : std_logic;
SIGNAL \Update_Ball|Add1~1_sumout\ : std_logic;
SIGNAL \Update_Ball|Equal0~0_combout\ : std_logic;
SIGNAL \Update_Ball|Add1~17_sumout\ : std_logic;
SIGNAL \Update_Ball|Add1~13_sumout\ : std_logic;
SIGNAL \Update_Ball|Equal0~2_combout\ : std_logic;
SIGNAL \Update_Ball|Equal0~3_combout\ : std_logic;
SIGNAL \Update_Ball|Equal0~4_combout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita16~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita17~sumout\ : std_logic;
SIGNAL \Update_Ball|Equal0~7_combout\ : std_logic;
SIGNAL \Update_Ball|clear_ball_col_update~0_combout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita8~sumout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita9~sumout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita9~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita10~sumout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita10~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita11~sumout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita11~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita12~sumout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita12~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita13~sumout\ : std_logic;
SIGNAL \Update_Ball|Equal0~1_combout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col|auto_generated|_~0_combout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita8~sumout\ : std_logic;
SIGNAL \Update_Blocks|Add2~18\ : std_logic;
SIGNAL \Update_Blocks|Add2~13_sumout\ : std_logic;
SIGNAL \Update_Blocks|Add2~14\ : std_logic;
SIGNAL \Update_Blocks|Add2~21_sumout\ : std_logic;
SIGNAL \Update_Blocks|Add17~3_combout\ : std_logic;
SIGNAL \Update_Blocks|Add18~14\ : std_logic;
SIGNAL \Update_Blocks|Add18~9_sumout\ : std_logic;
SIGNAL \Update_Blocks|block_index4[4]~4_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~42_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~42_combout\ : std_logic;
SIGNAL \game_won~10_combout\ : std_logic;
SIGNAL \game_won~11_combout\ : std_logic;
SIGNAL \game_won~8_combout\ : std_logic;
SIGNAL \game_won~9_combout\ : std_logic;
SIGNAL \game_won~12_combout\ : std_logic;
SIGNAL \Equal1~0_combout\ : std_logic;
SIGNAL \level_cleared~0_combout\ : std_logic;
SIGNAL \level_cleared~q\ : std_logic;
SIGNAL \game_state_internal~14_combout\ : std_logic;
SIGNAL \game_state_internal~15_combout\ : std_logic;
SIGNAL \game_state_internal.s_reset~q\ : std_logic;
SIGNAL \continue_n~input_o\ : std_logic;
SIGNAL \enable_rst~1_combout\ : std_logic;
SIGNAL \enable_rst~q\ : std_logic;
SIGNAL \enable_rst~0_combout\ : std_logic;
SIGNAL \Update_Ball|enabled_rst~combout\ : std_logic;
SIGNAL \Update_Ball|Add3~22\ : std_logic;
SIGNAL \Update_Ball|Add3~14\ : std_logic;
SIGNAL \Update_Ball|Add3~9_sumout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \Update_Ball|Add3~10\ : std_logic;
SIGNAL \Update_Ball|Add3~2\ : std_logic;
SIGNAL \Update_Ball|Add3~25_sumout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita12~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita13~sumout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita13~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita14~sumout\ : std_logic;
SIGNAL \Update_Ball|Add3~21_sumout\ : std_logic;
SIGNAL \Update_Ball|Equal1~5_combout\ : std_logic;
SIGNAL \Update_Ball|Add3~26\ : std_logic;
SIGNAL \Update_Ball|Add3~18\ : std_logic;
SIGNAL \Update_Ball|Add3~30\ : std_logic;
SIGNAL \Update_Ball|Add3~5_sumout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita14~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita15~sumout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita15~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita16~sumout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita16~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita17~sumout\ : std_logic;
SIGNAL \Update_Ball|Add3~1_sumout\ : std_logic;
SIGNAL \Update_Ball|Equal1~7_combout\ : std_logic;
SIGNAL \Update_Ball|Equal1~0_combout\ : std_logic;
SIGNAL \Update_Ball|Equal1~2_combout\ : std_logic;
SIGNAL \Update_Ball|Add3~13_sumout\ : std_logic;
SIGNAL \Update_Ball|Equal1~3_combout\ : std_logic;
SIGNAL \Update_Ball|Add3~17_sumout\ : std_logic;
SIGNAL \Update_Ball|Equal1~4_combout\ : std_logic;
SIGNAL \Update_Ball|clear_ball_row_update~0_combout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita8~sumout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita9~sumout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita9~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita10~sumout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita10~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita11~sumout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita11~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita12~sumout\ : std_logic;
SIGNAL \Update_Ball|Add3~29_sumout\ : std_logic;
SIGNAL \Update_Ball|Equal1~6_combout\ : std_logic;
SIGNAL \Update_Ball|Equal1~1_combout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row|auto_generated|_~0_combout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita8~sumout\ : std_logic;
SIGNAL \Update_Paddle|Add6~26\ : std_logic;
SIGNAL \Update_Paddle|Add6~30\ : std_logic;
SIGNAL \Update_Paddle|Add6~34\ : std_logic;
SIGNAL \Update_Paddle|Add6~22\ : std_logic;
SIGNAL \Update_Paddle|Add6~10\ : std_logic;
SIGNAL \Update_Paddle|Add6~14\ : std_logic;
SIGNAL \Update_Paddle|Add6~18\ : std_logic;
SIGNAL \Update_Paddle|Add6~1_sumout\ : std_logic;
SIGNAL \Update_Paddle|ball_row_next[8]~0_combout\ : std_logic;
SIGNAL \Update_Paddle|Add6~29_sumout\ : std_logic;
SIGNAL \Update_Paddle|Equal1~2_combout\ : std_logic;
SIGNAL \Update_Paddle|Add6~33_sumout\ : std_logic;
SIGNAL \Update_Paddle|Add6~25_sumout\ : std_logic;
SIGNAL \Update_Blocks|Add3~25_sumout\ : std_logic;
SIGNAL \Update_Paddle|Equal1~3_combout\ : std_logic;
SIGNAL \Update_Paddle|Add6~2\ : std_logic;
SIGNAL \Update_Paddle|Add6~5_sumout\ : std_logic;
SIGNAL \Update_Paddle|ball_row_next[9]~1_combout\ : std_logic;
SIGNAL \Update_Paddle|Add6~21_sumout\ : std_logic;
SIGNAL \Update_Paddle|Equal1~1_combout\ : std_logic;
SIGNAL \Update_Paddle|Equal1~4_combout\ : std_logic;
SIGNAL \Update_Paddle|col_bounce_buffer~14_combout\ : std_logic;
SIGNAL \Update_Paddle|col_bounce_buffer~15_combout\ : std_logic;
SIGNAL \Update_Paddle|Add6~17_sumout\ : std_logic;
SIGNAL \Update_Paddle|Add6~13_sumout\ : std_logic;
SIGNAL \Update_Paddle|Add6~9_sumout\ : std_logic;
SIGNAL \Update_Paddle|Equal1~0_combout\ : std_logic;
SIGNAL \Update_Paddle|Add8~38_cout\ : std_logic;
SIGNAL \Update_Paddle|Add8~34\ : std_logic;
SIGNAL \Update_Paddle|Add8~26\ : std_logic;
SIGNAL \Update_Paddle|Add8~18\ : std_logic;
SIGNAL \Update_Paddle|Add8~22\ : std_logic;
SIGNAL \Update_Paddle|Add8~14\ : std_logic;
SIGNAL \Update_Paddle|Add8~6\ : std_logic;
SIGNAL \Update_Paddle|Add8~9_sumout\ : std_logic;
SIGNAL \Update_Paddle|Add8~5_sumout\ : std_logic;
SIGNAL \Update_Paddle|col_bounce_buffer~2_combout\ : std_logic;
SIGNAL \Update_Paddle|Add0~33_sumout\ : std_logic;
SIGNAL \Update_Paddle|Add0~37_sumout\ : std_logic;
SIGNAL \Update_Paddle|col_bounce_buffer~9_combout\ : std_logic;
SIGNAL \Update_Paddle|Add0~29_sumout\ : std_logic;
SIGNAL \Update_Paddle|Add0~25_sumout\ : std_logic;
SIGNAL \Update_Paddle|col_bounce_buffer~8_combout\ : std_logic;
SIGNAL \Update_Paddle|col_bounce_buffer~10_combout\ : std_logic;
SIGNAL \Update_Paddle|col_bounce_buffer~11_combout\ : std_logic;
SIGNAL \Update_Paddle|col_bounce_buffer~7_combout\ : std_logic;
SIGNAL \Update_Paddle|col_bounce_buffer~12_combout\ : std_logic;
SIGNAL \Update_Paddle|Add8~10\ : std_logic;
SIGNAL \Update_Paddle|Add8~1_sumout\ : std_logic;
SIGNAL \Update_Paddle|Add8~21_sumout\ : std_logic;
SIGNAL \Update_Paddle|Add8~17_sumout\ : std_logic;
SIGNAL \Update_Paddle|col_bounce_buffer~3_combout\ : std_logic;
SIGNAL \Update_Paddle|Add8~13_sumout\ : std_logic;
SIGNAL \Update_Paddle|Add8~2\ : std_logic;
SIGNAL \Update_Paddle|Add8~29_sumout\ : std_logic;
SIGNAL \Update_Paddle|Add8~25_sumout\ : std_logic;
SIGNAL \Update_Paddle|Add8~33_sumout\ : std_logic;
SIGNAL \Update_Paddle|col_bounce_buffer~4_combout\ : std_logic;
SIGNAL \Update_Paddle|col_bounce_buffer~5_combout\ : std_logic;
SIGNAL \Update_Paddle|col_bounce_buffer~6_combout\ : std_logic;
SIGNAL \Update_Paddle|col_bounce_buffer~13_combout\ : std_logic;
SIGNAL \Update_Paddle|col_bounce_buffer~16_combout\ : std_logic;
SIGNAL \Update_Paddle|col_bounce_buffer~q\ : std_logic;
SIGNAL \Update_Paddle|col_bounce_buffer~1_combout\ : std_logic;
SIGNAL \Update_Paddle|row_bounce_buffer~0_combout\ : std_logic;
SIGNAL \Update_Paddle|row_bounce_buffer~1_combout\ : std_logic;
SIGNAL \Update_Paddle|row_bounce_buffer~2_combout\ : std_logic;
SIGNAL \Update_Paddle|row_bounce_buffer~q\ : std_logic;
SIGNAL \Update_Blocks|Mux6~19_combout\ : std_logic;
SIGNAL \Update_Blocks|Update_Blocks~2_combout\ : std_logic;
SIGNAL \Update_Blocks|row_bounce~0_combout\ : std_logic;
SIGNAL \Update_Blocks|row_bounce~q\ : std_logic;
SIGNAL \Update_Ball|ball_row_up_buffer~0_combout\ : std_logic;
SIGNAL \Update_Ball|ball_row_up_buffer~q\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita9~sumout\ : std_logic;
SIGNAL \Update_Blocks|Add3~18\ : std_logic;
SIGNAL \Update_Blocks|Add3~21_sumout\ : std_logic;
SIGNAL \Update_Blocks|Add4~29_sumout\ : std_logic;
SIGNAL \Update_Blocks|Add4~33_sumout\ : std_logic;
SIGNAL \Update_Wall|Equal0~4_combout\ : std_logic;
SIGNAL \Update_Blocks|Add4~25_sumout\ : std_logic;
SIGNAL \Update_Blocks|Add4~37_sumout\ : std_logic;
SIGNAL \Update_Wall|Equal0~1_combout\ : std_logic;
SIGNAL \Update_Wall|Equal0~2_combout\ : std_logic;
SIGNAL \Update_Wall|Equal0~0_combout\ : std_logic;
SIGNAL \Update_Wall|Equal0~3_combout\ : std_logic;
SIGNAL \Update_Wall|ball_lost_buffer~0_combout\ : std_logic;
SIGNAL \Update_Wall|ball_lost_buffer~q\ : std_logic;
SIGNAL \life~2_combout\ : std_logic;
SIGNAL \life~3_combout\ : std_logic;
SIGNAL \life[2]~1_combout\ : std_logic;
SIGNAL \game_over~0_combout\ : std_logic;
SIGNAL \game_over~q\ : std_logic;
SIGNAL \game_over_delayed~q\ : std_logic;
SIGNAL \life_lost~0_combout\ : std_logic;
SIGNAL \life_lost~q\ : std_logic;
SIGNAL \rst_paddle~combout\ : std_logic;
SIGNAL \Update_Wall|row_bounce_buffer~1_combout\ : std_logic;
SIGNAL \Update_Wall|row_bounce_buffer~2_combout\ : std_logic;
SIGNAL \Update_Wall|row_bounce_buffer~3_combout\ : std_logic;
SIGNAL \Update_Wall|row_bounce_buffer~4_combout\ : std_logic;
SIGNAL \Update_Wall|row_bounce_buffer~q\ : std_logic;
SIGNAL \Update_Wall|col_bounce_buffer~0_combout\ : std_logic;
SIGNAL \Update_Blocks|Add1~29_sumout\ : std_logic;
SIGNAL \Update_Blocks|Add1~37_sumout\ : std_logic;
SIGNAL \Update_Blocks|Add1~25_sumout\ : std_logic;
SIGNAL \Update_Blocks|Add1~33_sumout\ : std_logic;
SIGNAL \Update_Wall|col_bounce_buffer~4_combout\ : std_logic;
SIGNAL \Update_Wall|col_bounce_buffer~3_combout\ : std_logic;
SIGNAL \Update_Wall|col_bounce_buffer~5_combout\ : std_logic;
SIGNAL \Update_Blocks|Add0~25_sumout\ : std_logic;
SIGNAL \Update_Wall|col_bounce_buffer~1_combout\ : std_logic;
SIGNAL \Update_Wall|col_bounce_buffer~2_combout\ : std_logic;
SIGNAL \Update_Wall|col_bounce_buffer~7_combout\ : std_logic;
SIGNAL \Update_Wall|col_bounce_buffer~6_combout\ : std_logic;
SIGNAL \Update_Wall|col_bounce_buffer~q\ : std_logic;
SIGNAL \Update_Blocks|Update_Blocks~3_combout\ : std_logic;
SIGNAL \Update_Blocks|col_bounce~0_combout\ : std_logic;
SIGNAL \Update_Blocks|col_bounce~q\ : std_logic;
SIGNAL \Update_Ball|ball_col_up_buffer~0_combout\ : std_logic;
SIGNAL \Update_Ball|ball_col_up_buffer~q\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \Update_Blocks|Add2~1_sumout\ : std_logic;
SIGNAL \Update_Blocks|LessThan10~0_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux3~10_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux3~11_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux3~12_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux3~13_combout\ : std_logic;
SIGNAL \Update_Blocks|Add18~10\ : std_logic;
SIGNAL \Update_Blocks|Add18~5_sumout\ : std_logic;
SIGNAL \Update_Blocks|Mux3~14_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux3~15_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux3~17_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux3~16_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux3~18_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux3~1_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux3~3_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux3~0_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux3~2_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux3~4_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux3~8_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux3~5_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux3~7_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux3~6_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux3~9_combout\ : std_logic;
SIGNAL \Update_Blocks|Mux3~19_combout\ : std_logic;
SIGNAL \Update_Blocks|block_index4[5]~0_combout\ : std_logic;
SIGNAL \Update_Blocks|block_index4[5]~5_combout\ : std_logic;
SIGNAL \Update_Blocks|Update_Blocks~1_combout\ : std_logic;
SIGNAL \Update_Blocks|Decoder3~29_combout\ : std_logic;
SIGNAL \Update_Blocks|blocks_buffer~29_combout\ : std_logic;
SIGNAL \game_won~1_combout\ : std_logic;
SIGNAL \game_won~16_combout\ : std_logic;
SIGNAL \game_won~17_combout\ : std_logic;
SIGNAL \game_won~q\ : std_logic;
SIGNAL \game_won_delayed~q\ : std_logic;
SIGNAL \rst_blocks~1_combout\ : std_logic;
SIGNAL \life~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|column[4]~3_combout\ : std_logic;
SIGNAL \rtl~61_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux6~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|LessThan35~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|column[9]~11_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux6~1_combout\ : std_logic;
SIGNAL \rtl~40_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|rgb[16]~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|rgb[16]~3_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|blanking~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|LessThan3~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|blanking~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~37_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|row[0]~4_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~25_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|row[1]~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~33_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|row[2]~3_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~29_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|row[3]~2_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|column[0]~8_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|column[2]~6_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|column[3]~5_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|column[1]~7_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|show_bit~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~13_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|row[4]~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|show_bit~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux4~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|LessThan2~0_combout\ : std_logic;
SIGNAL \rtl~60_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|index~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Paddle_Generator|LessThan1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Paddle_Generator|LessThan0~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|LessThan1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|index~4_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|Add1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|index[0]~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|Add1~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|index[1]~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|Mux0~5_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|Mux0~6_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|Mux0~7_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|Mux0~8_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|Add0~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|Add1~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|Add1~4_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|Add1~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|Add3~30_cout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|Add3~26_cout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|Add3~22_cout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|Add3~18_cout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|Add3~2\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|Add3~5_sumout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|index[3]~6_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|Add3~1_sumout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|index[2]~5_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|Mux0~9_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|Mux0~13_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|Mux0~10_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|Mux0~12_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|Mux0~11_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|Mux0~14_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|Mux0~17_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|Mux0~15_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|Mux0~16_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|Mux0~18_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|Add0~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|Add2~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|Add3~6\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|Add3~10\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|Add3~13_sumout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|Add3~9_sumout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|Mux0~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|Mux0~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|Mux0~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|Mux0~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|Mux0~4_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|Mux0~19_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|Equal0~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|Equal0~1_combout\ : std_logic;
SIGNAL \VGA_Generator|r[0]~0_combout\ : std_logic;
SIGNAL \VGA_Generator|r[0]~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Paddle_Generator|LessThan1~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Wall_Generator|rgb[0]~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Wall_Generator|rgb[0]~1_combout\ : std_logic;
SIGNAL \game_state.s_playing~0_combout\ : std_logic;
SIGNAL \game_state.s_playing~feeder_combout\ : std_logic;
SIGNAL \game_state.s_playing~q\ : std_logic;
SIGNAL \game_state_internal~19_combout\ : std_logic;
SIGNAL \game_state_internal~20_combout\ : std_logic;
SIGNAL \game_state_internal.s_game_won~q\ : std_logic;
SIGNAL \game_state~11_combout\ : std_logic;
SIGNAL \game_state.s_game_won~q\ : std_logic;
SIGNAL \game_state_internal~18_combout\ : std_logic;
SIGNAL \game_state_internal~17_combout\ : std_logic;
SIGNAL \game_state_internal.s_game_over~q\ : std_logic;
SIGNAL \game_state~9_combout\ : std_logic;
SIGNAL \game_state.s_game_over~q\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux17~0_combout\ : std_logic;
SIGNAL \game_state_internal.s_paused~0_combout\ : std_logic;
SIGNAL \game_state_internal.s_paused~q\ : std_logic;
SIGNAL \game_state~12_combout\ : std_logic;
SIGNAL \game_state.s_paused~q\ : std_logic;
SIGNAL \game_state~10_combout\ : std_logic;
SIGNAL \game_state.s_reset~q\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux17~1_combout\ : std_logic;
SIGNAL \game_state_internal~16_combout\ : std_logic;
SIGNAL \game_state_internal.s_level_cleared~q\ : std_logic;
SIGNAL \game_state~8_combout\ : std_logic;
SIGNAL \game_state.s_level_cleared~q\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|WideOr5~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux17~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux17~5_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux17~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux6~3_combout\ : std_logic;
SIGNAL \rtl~15_combout\ : std_logic;
SIGNAL \Update_Blocks|points_per_block~4_combout\ : std_logic;
SIGNAL \Update_Blocks|points_per_block~5_combout\ : std_logic;
SIGNAL \Update_Blocks|points_per_block~2_combout\ : std_logic;
SIGNAL \Update_Blocks|block_index1[5]~7_combout\ : std_logic;
SIGNAL \Update_Blocks|score_accumulator~2_combout\ : std_logic;
SIGNAL \Update_Blocks|score_accumulator~3_combout\ : std_logic;
SIGNAL \Update_Blocks|LessThan20~0_combout\ : std_logic;
SIGNAL \Update_Blocks|Add20~1_sumout\ : std_logic;
SIGNAL \Update_Blocks|score_accumulator~4_combout\ : std_logic;
SIGNAL \Update_Blocks|LessThan24~0_combout\ : std_logic;
SIGNAL \Update_Blocks|Add21~1_sumout\ : std_logic;
SIGNAL \Update_Blocks|Update_Blocks~4_combout\ : std_logic;
SIGNAL \Update_Blocks|score_gained[5]~0_combout\ : std_logic;
SIGNAL \Update_Blocks|points_per_block~3_combout\ : std_logic;
SIGNAL \Update_Blocks|score_accumulator~5_combout\ : std_logic;
SIGNAL \Update_Blocks|Add19~0_combout\ : std_logic;
SIGNAL \Update_Blocks|score_accumulator~6_combout\ : std_logic;
SIGNAL \Update_Blocks|Add20~2\ : std_logic;
SIGNAL \Update_Blocks|Add20~5_sumout\ : std_logic;
SIGNAL \Update_Blocks|score_accumulator~7_combout\ : std_logic;
SIGNAL \Update_Blocks|Add21~2\ : std_logic;
SIGNAL \Update_Blocks|Add21~5_sumout\ : std_logic;
SIGNAL \Update_Blocks|LessThan17~0_combout\ : std_logic;
SIGNAL \Update_Blocks|Add19~1_combout\ : std_logic;
SIGNAL \Update_Blocks|score_accumulator~8_combout\ : std_logic;
SIGNAL \Update_Blocks|score_accumulator~9_combout\ : std_logic;
SIGNAL \Update_Blocks|LessThan21~0_combout\ : std_logic;
SIGNAL \Update_Blocks|Add20~6\ : std_logic;
SIGNAL \Update_Blocks|Add20~9_sumout\ : std_logic;
SIGNAL \Update_Blocks|score_accumulator~10_combout\ : std_logic;
SIGNAL \Update_Blocks|LessThan25~0_combout\ : std_logic;
SIGNAL \Update_Blocks|Add21~6\ : std_logic;
SIGNAL \Update_Blocks|Add21~9_sumout\ : std_logic;
SIGNAL \Update_Blocks|Add19~2_combout\ : std_logic;
SIGNAL \Update_Blocks|score_accumulator~11_combout\ : std_logic;
SIGNAL \Update_Blocks|Add20~10\ : std_logic;
SIGNAL \Update_Blocks|Add20~13_sumout\ : std_logic;
SIGNAL \Update_Blocks|Add21~10\ : std_logic;
SIGNAL \Update_Blocks|Add21~13_sumout\ : std_logic;
SIGNAL \Update_Blocks|score_accumulator~12_combout\ : std_logic;
SIGNAL \Update_Blocks|Add20~14\ : std_logic;
SIGNAL \Update_Blocks|Add20~17_sumout\ : std_logic;
SIGNAL \Update_Blocks|Add21~14\ : std_logic;
SIGNAL \Update_Blocks|Add21~17_sumout\ : std_logic;
SIGNAL \Update_Blocks|score_accumulator~13_combout\ : std_logic;
SIGNAL \Update_Blocks|Add21~18\ : std_logic;
SIGNAL \Update_Blocks|Add21~21_sumout\ : std_logic;
SIGNAL \score[15]~_Duplicate_3_q\ : std_logic;
SIGNAL \Mult2~339\ : std_logic;
SIGNAL \score[15]~SCLR_LUT_combout\ : std_logic;
SIGNAL \Mult2~338\ : std_logic;
SIGNAL \score[14]~SCLR_LUT_combout\ : std_logic;
SIGNAL \Mult2~337\ : std_logic;
SIGNAL \score[13]~SCLR_LUT_combout\ : std_logic;
SIGNAL \Mult2~336\ : std_logic;
SIGNAL \score[12]~SCLR_LUT_combout\ : std_logic;
SIGNAL \Mult2~335\ : std_logic;
SIGNAL \score[11]~SCLR_LUT_combout\ : std_logic;
SIGNAL \Mult2~334\ : std_logic;
SIGNAL \score[10]~SCLR_LUT_combout\ : std_logic;
SIGNAL \Mult2~333\ : std_logic;
SIGNAL \score[9]~SCLR_LUT_combout\ : std_logic;
SIGNAL \Mult2~332\ : std_logic;
SIGNAL \score[8]~SCLR_LUT_combout\ : std_logic;
SIGNAL \Mult2~331\ : std_logic;
SIGNAL \score[7]~SCLR_LUT_combout\ : std_logic;
SIGNAL \Mult2~330\ : std_logic;
SIGNAL \score[6]~SCLR_LUT_combout\ : std_logic;
SIGNAL \Mult2~329\ : std_logic;
SIGNAL \score[5]~SCLR_LUT_combout\ : std_logic;
SIGNAL \Mult2~328\ : std_logic;
SIGNAL \score[4]~SCLR_LUT_combout\ : std_logic;
SIGNAL \Mult2~327\ : std_logic;
SIGNAL \score[3]~SCLR_LUT_combout\ : std_logic;
SIGNAL \Mult2~326\ : std_logic;
SIGNAL \score[2]~SCLR_LUT_combout\ : std_logic;
SIGNAL \Mult2~325\ : std_logic;
SIGNAL \score[1]~SCLR_LUT_combout\ : std_logic;
SIGNAL \Mult2~mac_resulta\ : std_logic;
SIGNAL \score[0]~SCLR_LUT_combout\ : std_logic;
SIGNAL \score[0]~_Duplicate_1_q\ : std_logic;
SIGNAL \score[1]~_Duplicate_1_q\ : std_logic;
SIGNAL \score[3]~_Duplicate_1_q\ : std_logic;
SIGNAL \score[9]~_Duplicate_1_q\ : std_logic;
SIGNAL \score[11]~_Duplicate_1_q\ : std_logic;
SIGNAL \score[13]~_Duplicate_1_q\ : std_logic;
SIGNAL \score[12]~_Duplicate_1_q\ : std_logic;
SIGNAL \score[14]~_Duplicate_1_q\ : std_logic;
SIGNAL \score[10]~_Duplicate_1_q\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~1_combout\ : std_logic;
SIGNAL \score[8]~_Duplicate_1_q\ : std_logic;
SIGNAL \score[7]~_Duplicate_1_q\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~5_combout\ : std_logic;
SIGNAL \score[4]~_Duplicate_1_q\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~4_combout\ : std_logic;
SIGNAL \score[5]~_Duplicate_1_q\ : std_logic;
SIGNAL \score[6]~_Duplicate_1_q\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~41_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~42_combout\ : std_logic;
SIGNAL \score[2]~_Duplicate_1_q\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~40_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~55_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~43_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~13_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~11_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~12_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~10_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~14_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~9_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~15_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~8_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~16_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~7_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~17_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~38_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~6_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~46_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~39_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~37_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~54_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~44_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~18_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~19_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~22_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~21_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~23_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|LessThan5~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~24_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~26_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~25_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~27_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~20_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~35_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~36_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~34_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~53_combout\ : std_logic;
SIGNAL \rtl~68_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux6~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~28_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|LessThan1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~29_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~30_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~31_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~32_combout\ : std_logic;
SIGNAL \rtl~66_combout\ : std_logic;
SIGNAL \rtl~67_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux6~6_combout\ : std_logic;
SIGNAL \rtl~55_combout\ : std_logic;
SIGNAL \rtl~65_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux6~5_combout\ : std_logic;
SIGNAL \rtl~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[0]~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[4]~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux6~4_combout\ : std_logic;
SIGNAL \rtl~62_combout\ : std_logic;
SIGNAL \rtl~16_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux13~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux16~0_combout\ : std_logic;
SIGNAL \rtl~84_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux15~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux16~1_combout\ : std_logic;
SIGNAL \rtl~64_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[1]~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~47_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~48_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~49_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~50_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~51_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~33_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~45_combout\ : std_logic;
SIGNAL \rtl~63_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[1]~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[1]~4_combout\ : std_logic;
SIGNAL \rtl~19_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux14~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux15~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|WideOr4~combout\ : std_logic;
SIGNAL \rtl~80_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux4~7_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux4~6_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux4~5_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux4~8_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux4~4_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux4~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux4~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux4~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux4~9_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|rgb[15]~6_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[2]~5_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[3]~15_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[3]~12_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[3]~13_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[3]~10_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~52_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[3]~11_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[3]~7_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[3]~8_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[3]~6_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[3]~9_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[3]~14_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux14~1_combout\ : std_logic;
SIGNAL \rtl~76_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux14~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[3]~16_combout\ : std_logic;
SIGNAL \rtl~72_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux2~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux17~4_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux13~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux13~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[4]~17_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux12~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux12~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux12~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux12~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux12~4_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux1~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux1~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[5]~18_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[6]~19_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[6]~20_combout\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \VGA_Generator|reg1|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|Mux0~4_combout\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|Mux0~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Paddle_Generator|LessThan2~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Paddle_Generator|LessThan2~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Paddle_Generator|LessThan2~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Paddle_Generator|LessThan2~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Paddle_Generator|LessThan2~4_combout\ : std_logic;
SIGNAL \VGA_Generator|r~2_combout\ : std_logic;
SIGNAL \VGA_Generator|r~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Paddle_Generator|LessThan3~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Paddle_Generator|LessThan3~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|LessThan2~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|LessThan2~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|LessThan2~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|LessThan2~4_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|LessThan2~5_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|LessThan2~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|LessThan2~6_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|Add3~22\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|Add3~18\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|Add3~14\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|Add3~10\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|Add3~6\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|Add3~1_sumout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|Add2~22\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|Add2~17_sumout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|LessThan0~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|LessThan1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|Add2~21_sumout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|LessThan1~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|Add2~18\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|Add2~13_sumout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|Add2~14\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|Add2~9_sumout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|LessThan1~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|Add2~10\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|Add2~6\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|Add2~1_sumout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|Add2~5_sumout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|LessThan1~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|Add3~21_sumout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|LessThan3~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|LessThan3~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|LessThan3~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|Add3~13_sumout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|Add3~17_sumout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|LessThan3~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|Add3~5_sumout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|Add3~9_sumout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|LessThan3~4_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|show_bit~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|Mux2~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|Mux1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|Add1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|Mux2~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|Mux2~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|show_bit~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|LessThan0~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|LessThan0~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|LessThan0~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|show_bit~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|show_bit~3_combout\ : std_logic;
SIGNAL \VGA_Generator|b[7]~0_combout\ : std_logic;
SIGNAL \VGA_Generator|r[0]~4_combout\ : std_logic;
SIGNAL \VGA_Generator|r[7]~5_combout\ : std_logic;
SIGNAL \VGA_Generator|r[7]~6_combout\ : std_logic;
SIGNAL \VGA_Generator|r[7]~7_combout\ : std_logic;
SIGNAL \VGA_Generator|r[7]~8_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|rgb[10]~4_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|rgb[10]~5_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|rgb~0_combout\ : std_logic;
SIGNAL \VGA_Generator|g[0]~0_combout\ : std_logic;
SIGNAL \VGA_Generator|g[0]~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux8~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|rgb[15]~7_combout\ : std_logic;
SIGNAL \VGA_Generator|g[7]~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|rgb[0]~9_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|rgb[0]~8_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|rgb[0]~10_combout\ : std_logic;
SIGNAL \VGA_Generator|b[7]~1_combout\ : std_logic;
SIGNAL \VGA_Generator|b[7]~2_combout\ : std_logic;
SIGNAL \VGA_Generator|b[0]~3_combout\ : std_logic;
SIGNAL \VGA_Generator|b[7]~4_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|LessThan8~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|LessThan8~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|LessThan9~1_combout\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|~GND~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~2\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~6\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~38\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~66\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~26\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~22\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~46\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~58\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~54\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~110\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~70\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~74\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~78\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~82\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~42\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~50\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~30\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~14\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~62\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~126\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~122\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~118\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~114\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~106\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~102\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~98\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~94\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~90\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~86\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~10\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[25]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff~q\ : std_logic;
SIGNAL \VGA_Generator|VGA|LessThan9~1_wirecell_combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[27]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[26]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~q\ : std_logic;
SIGNAL \QIC_SIGNALTAP_GND~combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff~q\ : std_logic;
SIGNAL \VGA_Generator|VGA|LessThan8~1_wirecell_combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~26\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~30\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~34\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~38\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~42\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~14\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~22\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~2\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~6\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~37_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~41_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~33_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~29_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~42\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~45_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~46\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~30\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~34\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~37_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~38\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~41_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~42\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|~VCC~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[23]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[24]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[25]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[26]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[27]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \VGA_Generator|reg1|dffs\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL row_period : std_logic_vector(7 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\ : std_logic_vector(10 DOWNTO 0);
SIGNAL col_period : std_logic_vector(7 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Update_Blocks|score_gained\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \VGA_Generator|reg3|dffs\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Update_Blocks|blocks_buffer\ : std_logic_vector(59 DOWNTO 0);
SIGNAL \counter_game_start|auto_generated|counter_reg_bit\ : std_logic_vector(27 DOWNTO 0);
SIGNAL \Update_Paddle|paddle_col_buffer\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL life : std_logic_vector(2 DOWNTO 0);
SIGNAL \VGA_Generator|reg2|dffs\ : std_logic_vector(3 DOWNTO 0);
SIGNAL level : std_logic_vector(2 DOWNTO 0);
SIGNAL \Update_Paddle|col_period_buffer\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Update_Paddle|row_period_buffer\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\ : std_logic_vector(27 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ : std_logic_vector(32 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|acq_data_in_reg\ : std_logic_vector(27 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|acq_trigger_in_reg\ : std_logic_vector(27 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\ : std_logic_vector(83 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~45_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~41_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~37_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~33_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~29_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~25_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~21_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~17_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~13_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~9_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~5_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|ALT_INV_dffs\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 1);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal7~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[0]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~41_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~37_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~33_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~29_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~25_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita1~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita3~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita2~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~125_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~121_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a0~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|ALT_INV_dffs\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a19\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a15~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a11\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a12\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a13\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a14\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a10~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a6\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a7\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a8\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a9\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a5~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita9~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita7~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita3~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita2~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita1~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita2~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita3~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a1\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a2\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a4\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_bypass_reg_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_run~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_load_on~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:collecting_post_data_var~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_trigger_out_ff~q\ : std_logic;
SIGNAL \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\ : std_logic_vector(27 DOWNTO 0);
SIGNAL \auto_signaltap_0|ALT_INV_acq_data_in_reg\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_bypass_reg_out~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_shift_enable~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a26\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a27\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a25~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a21\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a22\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a23\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a24\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a20~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a17\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a16\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|ALT_INV_run~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|ALT_INV_dffs\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[0]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_segment_shift_var~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_process_0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:base_address[0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_collect_data~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_condition_delay_reg\ : std_logic_vector(3 DOWNTO 3);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_done~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_state_status[2]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_enable_delayed~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:done~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:is_buffer_wrapped~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_trigger_out_mode_ff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped_once_sig~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[0]~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[0]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\ : std_logic_vector(83 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|ALT_INV_p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:segment_shift_var~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_current_segment_delayed\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_segment_wrapped_delayed~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_process_0~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_crc_rom_sr_ena~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][27]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][26]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][26]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][25]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][24]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][4]~q\ : std_logic;
SIGNAL \ALT_INV_continue_n~input_o\ : std_logic;
SIGNAL \ALT_INV_cheats~input_o\ : std_logic;
SIGNAL \ALT_INV_paddle_left_n~input_o\ : std_logic;
SIGNAL \ALT_INV_paddle_right_n~input_o\ : std_logic;
SIGNAL \ALT_INV_pause~input_o\ : std_logic;
SIGNAL \ALT_INV_rst_n~input_o\ : std_logic;
SIGNAL \ALT_INV_QIC_SIGNALTAP_GND~combout\ : std_logic;
SIGNAL \auto_signaltap_0|ALT_INV_~VCC~combout\ : std_logic;
SIGNAL \auto_signaltap_0|ALT_INV_~GND~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[2]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][9]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][8]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][7]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][5]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\ : std_logic_vector(3 DOWNTO 3);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~3_combout\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_LessThan9~1_wirecell_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_LessThan8~1_wirecell_combout\ : std_logic;
SIGNAL \ALT_INV_game_state.s_playing~0_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~262_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~261_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~260_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~259_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~258_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~257_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~256_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~255_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~254_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~253_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~252_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~251_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~250_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~249_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~248_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~247_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~246_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~245_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~244_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~243_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~242_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~241_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~240_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~239_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~238_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~237_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~236_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~235_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~234_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~233_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~232_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~231_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~230_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~229_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~228_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~227_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~226_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~225_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~224_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~223_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~222_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~221_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~220_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~219_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~218_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~217_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~216_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~215_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~214_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~213_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~212_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~211_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~210_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~209_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~208_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~207_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~206_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~205_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~204_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~203_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~202_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~201_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~200_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~199_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~198_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~197_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~196_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~195_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~194_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~193_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~192_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~191_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~190_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~189_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~188_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~187_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~186_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~185_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~184_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~183_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~182_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~181_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~180_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~179_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~178_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~177_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~176_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~175_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~174_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~173_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~172_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~171_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~170_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~169_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~168_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~167_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~166_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~165_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~164_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~163_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~162_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~161_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~160_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~159_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~158_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~157_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~156_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~155_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~154_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~153_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~152_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~151_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~150_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~149_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~148_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux5~30_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux5~29_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux5~28_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux5~27_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux5~26_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux5~25_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux5~24_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux5~23_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux5~22_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux5~21_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux5~20_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_LessThan21~0_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_LessThan25~0_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_LessThan20~0_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_points_per_block~5_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_LessThan24~0_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_points_per_block~4_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_score_accumulator~11_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add19~2_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_score_accumulator~10_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_score_accumulator~9_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_score_accumulator~8_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add19~1_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_LessThan17~0_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_score_accumulator~7_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_score_accumulator~6_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_score_accumulator~5_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add19~0_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_points_per_block~3_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_score_accumulator~4_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_score_accumulator~3_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_score_accumulator~2_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_block_index1[5]~7_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_points_per_block~2_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_col_period_buffer~4_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_col_period_buffer[1]~2_combout\ : std_logic;
SIGNAL \ALT_INV_game_state_internal~19_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~55_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~54_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~53_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux6~6_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~67_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~66_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_row_period_buffer\ : std_logic_vector(1 DOWNTO 1);
SIGNAL \Update_Paddle|ALT_INV_col_period_buffer\ : std_logic_vector(1 DOWNTO 1);
SIGNAL \ALT_INV_Add0~1_combout\ : std_logic;
SIGNAL \ALT_INV_game_won~16_combout\ : std_logic;
SIGNAL \Update_Wall|ALT_INV_col_bounce_buffer~5_combout\ : std_logic;
SIGNAL \Update_Wall|ALT_INV_col_bounce_buffer~4_combout\ : std_logic;
SIGNAL \Update_Wall|ALT_INV_col_bounce_buffer~3_combout\ : std_logic;
SIGNAL \Update_Wall|ALT_INV_col_bounce_buffer~2_combout\ : std_logic;
SIGNAL \Update_Wall|ALT_INV_col_bounce_buffer~1_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_col_bounce_buffer~15_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_col_bounce_buffer~14_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Update_Collisions~5_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_col_bounce_buffer~13_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_col_bounce_buffer~12_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_col_bounce_buffer~11_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_col_bounce_buffer~10_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_col_bounce_buffer~9_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_col_bounce_buffer~8_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_col_bounce_buffer~7_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_col_bounce_buffer~6_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_col_bounce_buffer~5_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_col_bounce_buffer~4_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_col_bounce_buffer~3_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_col_bounce_buffer~2_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Equal1~4_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Update_Blocks~3_combout\ : std_logic;
SIGNAL \Update_Wall|ALT_INV_row_bounce_buffer~3_combout\ : std_logic;
SIGNAL \Update_Wall|ALT_INV_row_bounce_buffer~2_combout\ : std_logic;
SIGNAL \Update_Wall|ALT_INV_row_bounce_buffer~1_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_row_bounce_buffer~1_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Update_Collisions~4_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Update_Collisions~3_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_row_bounce_buffer~0_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_col_bounce_buffer~1_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Equal1~3_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_ball_row_next[9]~1_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_ball_row_next[8]~0_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_col_period_buffer~1_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_col_bounce_buffer~0_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Update_Collisions~2_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Update_Collisions~1_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Update_Collisions~0_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_col_period_buffer[1]~0_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Equal2~2_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Equal2~1_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_LessThan12~0_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Update_Blocks~2_combout\ : std_logic;
SIGNAL \ALT_INV_game_won~15_combout\ : std_logic;
SIGNAL \ALT_INV_game_won~14_combout\ : std_logic;
SIGNAL \ALT_INV_game_won~13_combout\ : std_logic;
SIGNAL \ALT_INV_game_state_internal.s_paused~q\ : std_logic;
SIGNAL \ALT_INV_game_state_internal.s_game_won~q\ : std_logic;
SIGNAL \ALT_INV_game_state_internal.s_game_over~q\ : std_logic;
SIGNAL \ALT_INV_game_state_internal.s_level_cleared~q\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux6~5_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~65_combout\ : std_logic;
SIGNAL \Update_Wall|ALT_INV_col_bounce_buffer~0_combout\ : std_logic;
SIGNAL \Update_Wall|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \Update_Wall|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \Update_Wall|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \Update_Wall|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \Update_Ball|ALT_INV_Equal1~7_combout\ : std_logic;
SIGNAL \Update_Ball|ALT_INV_Equal0~7_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \ALT_INV_game_state_internal.s_reset~q\ : std_logic;
SIGNAL \ALT_INV_game_state_internal~14_combout\ : std_logic;
SIGNAL \ALT_INV_game_won~q\ : std_logic;
SIGNAL \ALT_INV_game_over~q\ : std_logic;
SIGNAL \ALT_INV_game_won~12_combout\ : std_logic;
SIGNAL \ALT_INV_game_won~11_combout\ : std_logic;
SIGNAL \ALT_INV_game_won~10_combout\ : std_logic;
SIGNAL \ALT_INV_game_won~9_combout\ : std_logic;
SIGNAL \ALT_INV_game_won~8_combout\ : std_logic;
SIGNAL \ALT_INV_game_won~7_combout\ : std_logic;
SIGNAL \ALT_INV_game_won~6_combout\ : std_logic;
SIGNAL \ALT_INV_game_won~5_combout\ : std_logic;
SIGNAL \ALT_INV_game_won~4_combout\ : std_logic;
SIGNAL \ALT_INV_game_won~3_combout\ : std_logic;
SIGNAL \ALT_INV_game_won~2_combout\ : std_logic;
SIGNAL \ALT_INV_game_won~1_combout\ : std_logic;
SIGNAL \ALT_INV_game_won~0_combout\ : std_logic;
SIGNAL \ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL ALT_INV_level : std_logic_vector(2 DOWNTO 0);
SIGNAL \Update_Blocks|ALT_INV_Add14~2_combout\ : std_logic;
SIGNAL \Update_Wall|ALT_INV_col_bounce_buffer~q\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_col_bounce_buffer~q\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_col_bounce~q\ : std_logic;
SIGNAL \Update_Wall|ALT_INV_row_bounce_buffer~q\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_row_bounce_buffer~q\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_row_bounce~q\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add17~3_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add15~0_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add13~2_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add13~1_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add13~0_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add17~2_combout\ : std_logic;
SIGNAL \VGA_Generator|reg1|ALT_INV_dffs\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[6]~19_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux12~4_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux12~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux12~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux12~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux13~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux17~4_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~15_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~14_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~13_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~12_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~11_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~10_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~52_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~9_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~8_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~7_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~6_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux14~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux14~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~19_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_WideOr4~combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux4~8_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux4~7_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux4~6_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux4~5_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux4~4_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux4~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux4~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[1]~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[1]~2_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~64_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~63_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~51_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~50_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~49_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~48_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~47_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~46_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~45_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~44_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~43_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~42_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~41_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~40_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~39_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~38_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~37_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~36_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~35_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~34_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~33_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~32_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~31_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~30_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~29_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~28_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~27_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~26_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~25_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_LessThan5~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~24_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~23_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~22_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~21_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~20_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~19_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~18_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~17_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~16_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~15_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~14_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~13_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~12_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~11_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~10_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~9_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~8_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~7_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~6_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~5_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~4_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~16_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~15_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux6~4_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~62_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[4]~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux16~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux13~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux17~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux17~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux17~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_WideOr5~0_combout\ : std_logic;
SIGNAL \ALT_INV_game_state.s_paused~q\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \ALT_INV_game_state.s_game_won~q\ : std_logic;
SIGNAL \ALT_INV_game_state.s_reset~q\ : std_logic;
SIGNAL \ALT_INV_game_state.s_playing~q\ : std_logic;
SIGNAL \ALT_INV_game_state.s_game_over~q\ : std_logic;
SIGNAL \ALT_INV_game_state.s_level_cleared~q\ : std_logic;
SIGNAL \Update_Wall|ALT_INV_ball_lost_buffer~q\ : std_logic;
SIGNAL \ALT_INV_rst_blocks~1_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~6_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\ : std_logic_vector(27 DOWNTO 0);
SIGNAL \ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \ALT_INV_startup~0_combout\ : std_logic;
SIGNAL \ALT_INV_game_started~q\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_rgb[0]~9_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_rgb[0]~8_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux6~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux6~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_rgb[15]~6_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_rgb[10]~4_combout\ : std_logic;
SIGNAL \Update_Ball|ALT_INV_Equal1~6_combout\ : std_logic;
SIGNAL \Update_Ball|ALT_INV_Equal1~5_combout\ : std_logic;
SIGNAL \Update_Ball|ALT_INV_Equal1~4_combout\ : std_logic;
SIGNAL \Update_Ball|ALT_INV_Equal1~3_combout\ : std_logic;
SIGNAL \Update_Ball|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \Update_Ball|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \Update_Ball|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \Update_Ball|ALT_INV_Equal0~6_combout\ : std_logic;
SIGNAL \Update_Ball|ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \Update_Ball|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \Update_Ball|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \Update_Ball|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \Update_Ball|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \Update_Ball|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_paddle_col_buffer[9]~3_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_paddle_col_buffer[9]~2_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_paddle_col_buffer[9]~1_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Update_Paddle~0_combout\ : std_logic;
SIGNAL \ALT_INV_rst_paddle~combout\ : std_logic;
SIGNAL \ALT_INV_life_lost~q\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|ALT_INV_Add0~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|ALT_INV_Add2~0_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~59_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~58_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~57_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~56_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~55_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~54_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~53_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~52_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~51_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~50_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~49_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~48_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~47_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~46_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~45_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~44_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~43_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~42_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~41_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~40_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~39_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~38_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~37_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~36_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~35_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~34_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~33_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~32_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~31_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~30_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~29_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~28_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~27_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~26_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~25_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~24_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~23_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~22_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~21_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~20_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~19_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~18_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~17_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~16_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|ALT_INV_Add1~4_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|ALT_INV_Add1~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|ALT_INV_Add1~2_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~15_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~14_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~13_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~12_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~11_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~10_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~9_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~8_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~7_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~6_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~5_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~4_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~3_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~2_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~1_combout\ : std_logic;
SIGNAL \ALT_INV_enable_rst~0_combout\ : std_logic;
SIGNAL \ALT_INV_enable_rst~q\ : std_logic;
SIGNAL \ALT_INV_rst_blocks~0_combout\ : std_logic;
SIGNAL \ALT_INV_game_won_delayed~q\ : std_logic;
SIGNAL \ALT_INV_game_over_delayed~q\ : std_logic;
SIGNAL \ALT_INV_level_cleared~q\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Update_Blocks~1_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux7~19_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux7~18_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux7~17_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~147_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~146_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~145_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~144_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux7~16_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~143_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~142_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~141_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~140_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux7~15_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~139_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~138_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~137_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~136_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux7~14_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux7~13_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~135_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~134_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~133_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~132_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux7~12_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~131_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~130_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~129_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~128_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux7~11_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~127_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~126_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~125_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~124_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux7~10_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~123_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~122_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~121_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~120_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux7~9_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux7~8_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~119_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~118_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~117_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~116_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux7~7_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~115_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~114_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~113_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~112_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux7~6_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~111_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~110_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~109_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~108_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux7~5_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~107_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~106_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~105_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~104_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux7~4_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux7~3_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~103_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~102_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~101_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~100_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux7~2_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~99_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~98_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~97_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~96_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~95_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~94_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~93_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~92_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~91_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~90_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~89_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~88_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux6~19_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_block_index3[5]~5_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_block_index3[4]~4_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux6~18_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux6~17_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~87_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~59_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~61_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~86_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~58_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~60_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~85_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~57_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~84_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~56_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~59_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux6~16_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~83_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~55_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~82_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~54_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~81_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~53_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~58_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~80_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~52_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~57_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux6~15_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~79_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~51_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~56_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~78_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~50_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~55_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~77_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~49_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~54_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~76_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~48_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~53_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux6~14_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux6~13_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~75_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~47_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~52_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~74_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~46_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~51_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~73_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~45_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~72_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~44_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~50_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux6~12_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~71_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~43_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~49_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~70_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~42_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~48_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~69_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~41_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~68_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~40_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~47_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux6~11_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~67_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~39_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~66_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~38_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~46_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~65_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~37_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~45_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~64_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~36_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~44_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux6~10_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~63_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~35_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~43_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~62_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~34_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~42_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~61_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~33_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~41_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~60_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~32_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux6~9_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux6~8_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~59_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~31_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~58_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~30_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~57_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~29_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~40_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~56_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~28_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~39_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux6~7_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~55_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~27_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~54_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~26_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~53_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~25_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~38_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~52_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~24_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~37_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux6~6_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~51_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~23_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~50_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~22_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~49_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~21_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~36_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~48_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~20_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~35_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux6~5_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~47_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~19_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~34_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~46_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~18_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~33_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~45_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~17_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~32_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~44_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~16_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~31_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux6~4_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_block_index3[3]~3_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_LessThan22~0_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux6~3_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~43_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~15_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~42_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~14_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~30_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~41_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~13_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~29_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~40_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~12_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~28_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux6~2_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~39_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~11_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~38_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~10_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~27_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~37_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~9_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~26_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~36_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~8_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~25_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~35_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~7_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~34_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~6_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~24_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~33_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~5_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~23_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~32_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~4_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~22_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_block_index3[1]~2_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_block_index3[0]~1_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_block_index3[5]~0_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux2~19_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux2~18_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux2~17_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux2~16_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux2~15_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux2~14_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux2~13_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux2~12_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux2~11_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux2~10_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux2~9_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux2~8_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux2~7_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux2~6_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux2~5_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux2~4_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux2~3_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add14~1_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_LessThan8~0_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add14~0_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~31_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~3_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~21_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~30_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~2_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~20_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~29_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~1_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~19_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~28_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder1~0_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux5~19_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_block_index2[5]~6_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_points_per_block~1_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_block_index2[1]~5_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux5~18_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux5~17_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~18_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux5~16_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~27_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~26_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~25_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~24_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux5~15_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~23_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~22_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux5~14_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux5~13_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux5~12_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~17_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_score_accumulator~1_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~16_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux5~11_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~21_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~20_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~19_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~18_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux5~10_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~17_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~16_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~15_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~14_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux5~9_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux5~8_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux5~7_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux5~6_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~13_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~15_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~12_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~14_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~11_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~13_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~10_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~12_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux5~5_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~11_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~9_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~8_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~10_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux5~4_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_block_index2[3]~4_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_points_per_block~0_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux5~3_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Update_Blocks~0_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux5~2_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~9_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~7_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~8_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~6_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~7_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~5_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~6_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~4_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~5_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_block_index2[1]~3_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_block_index2[0]~2_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_block_index2[1]~1_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_block_index2[1]~0_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux1~4_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add12~3_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add12~2_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux1~3_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add12~1_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add10~2_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add10~1_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add12~0_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add10~0_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~3_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~4_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~2_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~3_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~1_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~2_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~0_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~1_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder0~0_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux4~19_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux4~18_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux4~17_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux4~16_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux4~15_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux4~14_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux4~13_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux4~12_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux4~11_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux4~10_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux4~9_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux4~8_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux4~7_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux4~6_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux4~5_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux4~4_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_block_index1[2]~6_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux4~3_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux4~2_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_block_index1[1]~5_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_block_index1[0]~4_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_block_index1[3]~3_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add7~6_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add7~5_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_block_index1[4]~2_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_score_accumulator~0_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_block_index1[5]~1_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_block_index1[5]~0_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_LessThan2~0_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add9~3_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add7~4_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux0~3_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~39_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~38_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~37_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~36_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~35_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~34_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~33_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~32_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~30_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~31_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~29_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add9~2_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_ball_col_next[7]~4_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_ball_col_next[6]~3_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add9~1_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~28_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~27_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~26_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~25_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add7~3_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_ball_col_next[4]~2_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add7~2_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add9~0_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add6~2_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add6~1_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add6~0_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_ball_col_next[9]~1_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_ball_col_next[8]~0_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add7~1_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add7~0_combout\ : std_logic;
SIGNAL \Update_Ball|ALT_INV_ball_col_up_buffer~q\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Decoder3~0_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_block_index4[5]~5_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_block_index4[4]~4_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_block_index4[3]~3_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_LessThan26~0_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_block_index4[1]~2_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_block_index4[0]~1_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_block_index4[5]~0_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_find_block_index~0_combout\ : std_logic;
SIGNAL \Update_Wall|ALT_INV_row_bounce_buffer~0_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_ball_row_next[7]~3_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_ball_row_next[6]~2_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_ball_row_next[5]~1_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_ball_row_next[4]~0_combout\ : std_logic;
SIGNAL \Update_Ball|ALT_INV_ball_row_up_buffer~q\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux3~19_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux3~18_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux3~17_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux3~16_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux3~15_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux3~14_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux3~13_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux3~12_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux3~11_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux3~10_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux3~9_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux3~8_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux3~7_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux3~6_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux3~5_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux3~4_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux3~3_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux3~2_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add17~1_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_LessThan10~0_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add17~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_rgb[16]~2_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~40_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~61_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_LessThan35~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_column[9]~11_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL ALT_INV_life : std_logic_vector(2 DOWNTO 0);
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_rgb[16]~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_rgb[16]~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \ALT_INV_rst~combout\ : std_logic;
SIGNAL \ALT_INV_startup~q\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_LessThan9~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_LessThan8~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_LessThan8~0_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_b[0]~3_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_b[7]~2_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_b[7]~1_combout\ : std_logic;
SIGNAL \VGA_Generator|reg3|ALT_INV_dffs\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \VGA_Generator|ALT_INV_g[7]~2_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_g[0]~1_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_g[0]~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|ALT_INV_rgb~0_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_r[7]~8_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_r[7]~7_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_r[7]~6_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_r[7]~5_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_r[0]~4_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_blanking~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_blanking~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_LessThan3~0_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_b[7]~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|ALT_INV_show_bit~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|ALT_INV_show_bit~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|ALT_INV_show_bit~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|ALT_INV_show_bit~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|ALT_INV_LessThan2~6_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|ALT_INV_LessThan2~5_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|ALT_INV_LessThan2~4_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|ALT_INV_LessThan2~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|ALT_INV_LessThan2~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|ALT_INV_LessThan2~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|ALT_INV_LessThan3~4_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|ALT_INV_LessThan3~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|ALT_INV_LessThan3~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|ALT_INV_LessThan2~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|ALT_INV_LessThan3~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|ALT_INV_LessThan3~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_row[6]~8_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_row[5]~7_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_row[8]~6_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_row[7]~5_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|ALT_INV_LessThan1~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|ALT_INV_LessThan1~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|ALT_INV_LessThan1~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_r~3_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_r~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Paddle_Generator|ALT_INV_LessThan2~4_combout\ : std_logic;
SIGNAL \VGA_Generator|Paddle_Generator|ALT_INV_LessThan3~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Paddle_Generator|ALT_INV_LessThan3~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Paddle_Generator|ALT_INV_LessThan2~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Paddle_Generator|ALT_INV_LessThan2~2_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_paddle_col_buffer\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \VGA_Generator|Paddle_Generator|ALT_INV_LessThan2~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Paddle_Generator|ALT_INV_LessThan2~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_column[6]~10_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_column[7]~9_combout\ : std_logic;
SIGNAL \VGA_Generator|Wall_Generator|ALT_INV_rgb[0]~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Wall_Generator|ALT_INV_rgb[0]~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Paddle_Generator|ALT_INV_LessThan1~1_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_r[0]~1_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_r[0]~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|ALT_INV_show_bit~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|ALT_INV_show_bit~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_column[0]~8_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_column[1]~7_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_column[2]~6_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_column[3]~5_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_column[5]~4_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Add1~2_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_row[0]~4_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_row[2]~3_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_row[3]~2_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_row[1]~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_row[4]~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|ALT_INV_Mux0~18_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|ALT_INV_Mux0~17_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_buffer\ : std_logic_vector(59 DOWNTO 0);
SIGNAL \VGA_Generator|Block_Generator|ALT_INV_Mux0~16_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|ALT_INV_Mux0~15_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|ALT_INV_Mux0~14_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|ALT_INV_Mux0~13_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|ALT_INV_Mux0~12_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|ALT_INV_Mux0~11_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|ALT_INV_Mux0~10_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|ALT_INV_Mux0~9_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|ALT_INV_Mux0~8_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|ALT_INV_Mux0~7_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|ALT_INV_Mux0~6_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|ALT_INV_Mux0~5_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|ALT_INV_index[3]~6_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|ALT_INV_index[2]~5_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|ALT_INV_index~4_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|ALT_INV_Mux0~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|ALT_INV_index[1]~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|ALT_INV_index[0]~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|ALT_INV_index~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|ALT_INV_LessThan2~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~60_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_column[9]~2_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_LessThan2~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_column[8]~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_column[9]~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_LessThan2~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Paddle_Generator|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|ALT_INV_index~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Paddle_Generator|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_LessThan1~2_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_LessThan1~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_LessThan9~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|ALT_INV_Mux0~19_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~339_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~335_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~331_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~327_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~323_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~319_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~315_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~311_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~307_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~303_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~299_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~295_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~291_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~287_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~283_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~279_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~275_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~271_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~267_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_blocks_t~263_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux17~5_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~84_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux4~9_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~80_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~76_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~72_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \Update_Wall|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Update_Collisions~6_combout\ : std_logic;
SIGNAL \Update_Wall|ALT_INV_col_bounce_buffer~7_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~68_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add20~17_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add20~13_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add20~9_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add20~5_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add20~1_sumout\ : std_logic;
SIGNAL \ALT_INV_score[0]~_Duplicate_1_q\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add1~37_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Add3~37_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Add3~33_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Add3~29_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Add3~25_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Add3~21_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Add3~17_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Add3~13_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Add3~9_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Add3~5_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Add3~1_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Add8~33_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Add8~29_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Add8~25_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Add8~21_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Add8~17_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Add8~13_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Add8~9_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Add8~5_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Add8~1_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Add6~33_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Add6~29_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Add6~25_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Add6~21_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Add6~17_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Add6~13_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Add6~9_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Add6~5_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Add6~1_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_ball_col_relative[6]~37_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_ball_col_relative[5]~33_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_ball_col_relative[9]~29_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_ball_col_relative[8]~25_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_ball_col_relative[7]~21_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Add7~1_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_ball_col_relative[2]~17_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_ball_col_relative[3]~13_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_ball_col_relative[4]~9_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_ball_col_relative[1]~5_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_ball_col_relative[0]~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Mult2~339\ : std_logic;
SIGNAL \ALT_INV_Mult2~338\ : std_logic;
SIGNAL \ALT_INV_Mult2~337\ : std_logic;
SIGNAL \ALT_INV_Mult2~336\ : std_logic;
SIGNAL \ALT_INV_Mult2~335\ : std_logic;
SIGNAL \ALT_INV_Mult2~334\ : std_logic;
SIGNAL \ALT_INV_Mult2~333\ : std_logic;
SIGNAL \ALT_INV_Mult2~332\ : std_logic;
SIGNAL \ALT_INV_Mult2~331\ : std_logic;
SIGNAL \ALT_INV_Mult2~330\ : std_logic;
SIGNAL \ALT_INV_Mult2~329\ : std_logic;
SIGNAL \ALT_INV_Mult2~328\ : std_logic;
SIGNAL \ALT_INV_Mult2~327\ : std_logic;
SIGNAL \ALT_INV_Mult2~326\ : std_logic;
SIGNAL \ALT_INV_Mult2~325\ : std_logic;
SIGNAL \ALT_INV_Mult2~mac_resulta\ : std_logic;
SIGNAL \ALT_INV_rtl~55_combout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add4~37_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add4~33_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add4~29_sumout\ : std_logic;
SIGNAL ALT_INV_row_period : std_logic_vector(7 DOWNTO 0);
SIGNAL ALT_INV_col_period : std_logic_vector(7 DOWNTO 0);
SIGNAL \Update_Paddle|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add3~25_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add4~25_sumout\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a5\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a7\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \ALT_INV_score[1]~_Duplicate_1_q\ : std_logic;
SIGNAL \ALT_INV_score[2]~_Duplicate_1_q\ : std_logic;
SIGNAL \ALT_INV_score[3]~_Duplicate_1_q\ : std_logic;
SIGNAL \ALT_INV_score[14]~_Duplicate_1_q\ : std_logic;
SIGNAL \ALT_INV_score[15]~_Duplicate_3_q\ : std_logic;
SIGNAL \ALT_INV_score[13]~_Duplicate_1_q\ : std_logic;
SIGNAL \ALT_INV_score[12]~_Duplicate_1_q\ : std_logic;
SIGNAL \ALT_INV_score[11]~_Duplicate_1_q\ : std_logic;
SIGNAL \ALT_INV_score[10]~_Duplicate_1_q\ : std_logic;
SIGNAL \ALT_INV_score[9]~_Duplicate_1_q\ : std_logic;
SIGNAL \ALT_INV_score[8]~_Duplicate_1_q\ : std_logic;
SIGNAL \ALT_INV_score[7]~_Duplicate_1_q\ : std_logic;
SIGNAL \ALT_INV_score[6]~_Duplicate_1_q\ : std_logic;
SIGNAL \ALT_INV_score[5]~_Duplicate_1_q\ : std_logic;
SIGNAL \ALT_INV_score[4]~_Duplicate_1_q\ : std_logic;
SIGNAL \ALT_INV_rtl~0_combout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Update_Ball|ALT_INV_Add3~29_sumout\ : std_logic;
SIGNAL \Update_Ball|ALT_INV_Add3~25_sumout\ : std_logic;
SIGNAL \Update_Ball|ALT_INV_Add3~21_sumout\ : std_logic;
SIGNAL \Update_Ball|ALT_INV_Add3~17_sumout\ : std_logic;
SIGNAL \Update_Ball|ALT_INV_Add3~13_sumout\ : std_logic;
SIGNAL \Update_Ball|ALT_INV_Add3~9_sumout\ : std_logic;
SIGNAL \Update_Ball|ALT_INV_Add3~5_sumout\ : std_logic;
SIGNAL \Update_Ball|ALT_INV_Add3~1_sumout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Update_Ball|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \Update_Ball|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \Update_Ball|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \Update_Ball|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \Update_Ball|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \Update_Ball|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \Update_Ball|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \Update_Ball|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Add1~37_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Update_Paddle|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \Update_Paddle|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add16~13_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add16~9_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add16~5_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add16~1_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add5~21_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add5~17_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add5~13_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add5~9_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add5~5_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add5~1_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add3~21_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add4~21_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add3~17_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add4~17_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add3~13_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add4~13_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add3~9_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add4~9_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add4~5_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add3~5_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add3~1_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add4~1_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add18~13_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add18~9_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add18~5_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add18~1_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \Update_Blocks|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a1\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a2\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a3\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a6\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \VGA_Generator|Ball_Generator|ALT_INV_Add3~21_sumout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|ALT_INV_Add3~17_sumout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|ALT_INV_Add3~13_sumout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|ALT_INV_Add3~9_sumout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|ALT_INV_Add3~5_sumout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|ALT_INV_Add3~1_sumout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \VGA_Generator|Ball_Generator|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \VGA_Generator|VGA|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|ALT_INV_Add3~13_sumout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|ALT_INV_Add3~9_sumout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|ALT_INV_Add3~5_sumout\ : std_logic;
SIGNAL \VGA_Generator|Block_Generator|ALT_INV_Add3~1_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \VGA_Generator|CharacterROM|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_condition_delay_reg[3]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:done~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit[2]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit[0]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit[1]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit[3]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[0]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[2]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[8]~DUPLICATE_q\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_clock <= clock;
ww_rst_n <= rst_n;
ww_continue_n <= continue_n;
ww_paddle_right_n <= paddle_right_n;
ww_paddle_left_n <= paddle_left_n;
ww_pause <= pause;
ww_cheats <= cheats;
r <= ww_r;
g <= ww_g;
b <= ww_b;
hsync <= ww_hsync;
vsync <= ww_vsync;
clock_vga <= ww_clock_vga;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\VGA_Generator|Text_Generator|ascii[6]~20_combout\ & \VGA_Generator|Text_Generator|ascii[5]~18_combout\ & \VGA_Generator|Text_Generator|ascii[4]~17_combout\ & 
\VGA_Generator|Text_Generator|ascii[3]~16_combout\ & \VGA_Generator|Text_Generator|ascii[2]~5_combout\ & \VGA_Generator|Text_Generator|ascii[1]~4_combout\ & \VGA_Generator|Text_Generator|ascii[0]~0_combout\ & \VGA_Generator|reg2|dffs\(3) & 
\VGA_Generator|reg2|dffs\(2) & \VGA_Generator|reg2|dffs\(1) & \VGA_Generator|reg2|dffs\(0));

\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a1\ <= \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a2\ <= \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a3\ <= \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a6\ <= \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);

\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\VGA_Generator|Text_Generator|ascii[6]~20_combout\ & \VGA_Generator|Text_Generator|ascii[5]~18_combout\ & \VGA_Generator|Text_Generator|ascii[4]~17_combout\ & 
\VGA_Generator|Text_Generator|ascii[3]~16_combout\ & \VGA_Generator|Text_Generator|ascii[2]~5_combout\ & \VGA_Generator|Text_Generator|ascii[1]~4_combout\ & \VGA_Generator|Text_Generator|ascii[0]~0_combout\ & \VGA_Generator|reg2|dffs\(3) & 
\VGA_Generator|reg2|dffs\(2) & \VGA_Generator|reg2|dffs\(1) & \VGA_Generator|reg2|dffs\(0));

\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a4~portadataout\ <= \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a5\ <= \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a7\ <= \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(2);

\Mult0~mac_AX_bus\ <= (NOT \Add0~1_combout\ & \Add0~1_combout\ & \Add0~0_combout\ & \Add3~0_combout\ & NOT level(0));

\Mult0~mac_AY_bus\ <= (vcc & \Update_Paddle|col_period_buffer\(2) & NOT \Update_Paddle|col_period_buffer\(1) & gnd);

col_period(0) <= \Mult0~mac_RESULTA_bus\(0);
col_period(1) <= \Mult0~mac_RESULTA_bus\(1);
col_period(2) <= \Mult0~mac_RESULTA_bus\(2);
col_period(3) <= \Mult0~mac_RESULTA_bus\(3);
col_period(4) <= \Mult0~mac_RESULTA_bus\(4);
col_period(5) <= \Mult0~mac_RESULTA_bus\(5);
col_period(6) <= \Mult0~mac_RESULTA_bus\(6);
col_period(7) <= \Mult0~mac_RESULTA_bus\(7);
\Mult0~8\ <= \Mult0~mac_RESULTA_bus\(8);
\Mult0~9\ <= \Mult0~mac_RESULTA_bus\(9);
\Mult0~10\ <= \Mult0~mac_RESULTA_bus\(10);
\Mult0~11\ <= \Mult0~mac_RESULTA_bus\(11);
\Mult0~12\ <= \Mult0~mac_RESULTA_bus\(12);
\Mult0~13\ <= \Mult0~mac_RESULTA_bus\(13);
\Mult0~14\ <= \Mult0~mac_RESULTA_bus\(14);
\Mult0~15\ <= \Mult0~mac_RESULTA_bus\(15);
\Mult0~16\ <= \Mult0~mac_RESULTA_bus\(16);
\Mult0~17\ <= \Mult0~mac_RESULTA_bus\(17);
\Mult0~18\ <= \Mult0~mac_RESULTA_bus\(18);
\Mult0~19\ <= \Mult0~mac_RESULTA_bus\(19);
\Mult0~20\ <= \Mult0~mac_RESULTA_bus\(20);
\Mult0~21\ <= \Mult0~mac_RESULTA_bus\(21);
\Mult0~22\ <= \Mult0~mac_RESULTA_bus\(22);
\Mult0~23\ <= \Mult0~mac_RESULTA_bus\(23);
\Mult0~24\ <= \Mult0~mac_RESULTA_bus\(24);
\Mult0~25\ <= \Mult0~mac_RESULTA_bus\(25);
\Mult0~26\ <= \Mult0~mac_RESULTA_bus\(26);
\Mult0~27\ <= \Mult0~mac_RESULTA_bus\(27);
\Mult0~28\ <= \Mult0~mac_RESULTA_bus\(28);
\Mult0~29\ <= \Mult0~mac_RESULTA_bus\(29);
\Mult0~30\ <= \Mult0~mac_RESULTA_bus\(30);
\Mult0~31\ <= \Mult0~mac_RESULTA_bus\(31);
\Mult0~32\ <= \Mult0~mac_RESULTA_bus\(32);
\Mult0~33\ <= \Mult0~mac_RESULTA_bus\(33);
\Mult0~34\ <= \Mult0~mac_RESULTA_bus\(34);
\Mult0~35\ <= \Mult0~mac_RESULTA_bus\(35);
\Mult0~36\ <= \Mult0~mac_RESULTA_bus\(36);
\Mult0~37\ <= \Mult0~mac_RESULTA_bus\(37);
\Mult0~38\ <= \Mult0~mac_RESULTA_bus\(38);
\Mult0~39\ <= \Mult0~mac_RESULTA_bus\(39);
\Mult0~40\ <= \Mult0~mac_RESULTA_bus\(40);
\Mult0~41\ <= \Mult0~mac_RESULTA_bus\(41);
\Mult0~42\ <= \Mult0~mac_RESULTA_bus\(42);
\Mult0~43\ <= \Mult0~mac_RESULTA_bus\(43);
\Mult0~44\ <= \Mult0~mac_RESULTA_bus\(44);
\Mult0~45\ <= \Mult0~mac_RESULTA_bus\(45);
\Mult0~46\ <= \Mult0~mac_RESULTA_bus\(46);
\Mult0~47\ <= \Mult0~mac_RESULTA_bus\(47);
\Mult0~48\ <= \Mult0~mac_RESULTA_bus\(48);
\Mult0~49\ <= \Mult0~mac_RESULTA_bus\(49);
\Mult0~50\ <= \Mult0~mac_RESULTA_bus\(50);
\Mult0~51\ <= \Mult0~mac_RESULTA_bus\(51);
\Mult0~52\ <= \Mult0~mac_RESULTA_bus\(52);
\Mult0~53\ <= \Mult0~mac_RESULTA_bus\(53);
\Mult0~54\ <= \Mult0~mac_RESULTA_bus\(54);
\Mult0~55\ <= \Mult0~mac_RESULTA_bus\(55);
\Mult0~56\ <= \Mult0~mac_RESULTA_bus\(56);
\Mult0~57\ <= \Mult0~mac_RESULTA_bus\(57);
\Mult0~58\ <= \Mult0~mac_RESULTA_bus\(58);
\Mult0~59\ <= \Mult0~mac_RESULTA_bus\(59);
\Mult0~60\ <= \Mult0~mac_RESULTA_bus\(60);
\Mult0~61\ <= \Mult0~mac_RESULTA_bus\(61);
\Mult0~62\ <= \Mult0~mac_RESULTA_bus\(62);
\Mult0~63\ <= \Mult0~mac_RESULTA_bus\(63);

\Mult1~mac_AX_bus\ <= (NOT \Add0~1_combout\ & \Add0~1_combout\ & \Add0~0_combout\ & \Add3~0_combout\ & NOT level(0));

\Mult1~mac_AY_bus\ <= (vcc & \Update_Paddle|row_period_buffer\(2) & NOT \Update_Paddle|row_period_buffer\(1) & gnd);

row_period(0) <= \Mult1~mac_RESULTA_bus\(0);
row_period(1) <= \Mult1~mac_RESULTA_bus\(1);
row_period(2) <= \Mult1~mac_RESULTA_bus\(2);
row_period(3) <= \Mult1~mac_RESULTA_bus\(3);
row_period(4) <= \Mult1~mac_RESULTA_bus\(4);
row_period(5) <= \Mult1~mac_RESULTA_bus\(5);
row_period(6) <= \Mult1~mac_RESULTA_bus\(6);
row_period(7) <= \Mult1~mac_RESULTA_bus\(7);
\Mult1~8\ <= \Mult1~mac_RESULTA_bus\(8);
\Mult1~9\ <= \Mult1~mac_RESULTA_bus\(9);
\Mult1~10\ <= \Mult1~mac_RESULTA_bus\(10);
\Mult1~11\ <= \Mult1~mac_RESULTA_bus\(11);
\Mult1~12\ <= \Mult1~mac_RESULTA_bus\(12);
\Mult1~13\ <= \Mult1~mac_RESULTA_bus\(13);
\Mult1~14\ <= \Mult1~mac_RESULTA_bus\(14);
\Mult1~15\ <= \Mult1~mac_RESULTA_bus\(15);
\Mult1~16\ <= \Mult1~mac_RESULTA_bus\(16);
\Mult1~17\ <= \Mult1~mac_RESULTA_bus\(17);
\Mult1~18\ <= \Mult1~mac_RESULTA_bus\(18);
\Mult1~19\ <= \Mult1~mac_RESULTA_bus\(19);
\Mult1~20\ <= \Mult1~mac_RESULTA_bus\(20);
\Mult1~21\ <= \Mult1~mac_RESULTA_bus\(21);
\Mult1~22\ <= \Mult1~mac_RESULTA_bus\(22);
\Mult1~23\ <= \Mult1~mac_RESULTA_bus\(23);
\Mult1~24\ <= \Mult1~mac_RESULTA_bus\(24);
\Mult1~25\ <= \Mult1~mac_RESULTA_bus\(25);
\Mult1~26\ <= \Mult1~mac_RESULTA_bus\(26);
\Mult1~27\ <= \Mult1~mac_RESULTA_bus\(27);
\Mult1~28\ <= \Mult1~mac_RESULTA_bus\(28);
\Mult1~29\ <= \Mult1~mac_RESULTA_bus\(29);
\Mult1~30\ <= \Mult1~mac_RESULTA_bus\(30);
\Mult1~31\ <= \Mult1~mac_RESULTA_bus\(31);
\Mult1~32\ <= \Mult1~mac_RESULTA_bus\(32);
\Mult1~33\ <= \Mult1~mac_RESULTA_bus\(33);
\Mult1~34\ <= \Mult1~mac_RESULTA_bus\(34);
\Mult1~35\ <= \Mult1~mac_RESULTA_bus\(35);
\Mult1~36\ <= \Mult1~mac_RESULTA_bus\(36);
\Mult1~37\ <= \Mult1~mac_RESULTA_bus\(37);
\Mult1~38\ <= \Mult1~mac_RESULTA_bus\(38);
\Mult1~39\ <= \Mult1~mac_RESULTA_bus\(39);
\Mult1~40\ <= \Mult1~mac_RESULTA_bus\(40);
\Mult1~41\ <= \Mult1~mac_RESULTA_bus\(41);
\Mult1~42\ <= \Mult1~mac_RESULTA_bus\(42);
\Mult1~43\ <= \Mult1~mac_RESULTA_bus\(43);
\Mult1~44\ <= \Mult1~mac_RESULTA_bus\(44);
\Mult1~45\ <= \Mult1~mac_RESULTA_bus\(45);
\Mult1~46\ <= \Mult1~mac_RESULTA_bus\(46);
\Mult1~47\ <= \Mult1~mac_RESULTA_bus\(47);
\Mult1~48\ <= \Mult1~mac_RESULTA_bus\(48);
\Mult1~49\ <= \Mult1~mac_RESULTA_bus\(49);
\Mult1~50\ <= \Mult1~mac_RESULTA_bus\(50);
\Mult1~51\ <= \Mult1~mac_RESULTA_bus\(51);
\Mult1~52\ <= \Mult1~mac_RESULTA_bus\(52);
\Mult1~53\ <= \Mult1~mac_RESULTA_bus\(53);
\Mult1~54\ <= \Mult1~mac_RESULTA_bus\(54);
\Mult1~55\ <= \Mult1~mac_RESULTA_bus\(55);
\Mult1~56\ <= \Mult1~mac_RESULTA_bus\(56);
\Mult1~57\ <= \Mult1~mac_RESULTA_bus\(57);
\Mult1~58\ <= \Mult1~mac_RESULTA_bus\(58);
\Mult1~59\ <= \Mult1~mac_RESULTA_bus\(59);
\Mult1~60\ <= \Mult1~mac_RESULTA_bus\(60);
\Mult1~61\ <= \Mult1~mac_RESULTA_bus\(61);
\Mult1~62\ <= \Mult1~mac_RESULTA_bus\(62);
\Mult1~63\ <= \Mult1~mac_RESULTA_bus\(63);

\Mult2~mac_ACLR_bus\ <= (gnd & gnd);

\Mult2~mac_CLK_bus\ <= (gnd & gnd & \clock~inputCLKENA0_outclk\);

\Mult2~mac_ENA_bus\ <= (vcc & vcc & \enable_rst~0_combout\);

\Mult2~mac_AX_bus\ <= (level(2) & level(1) & NOT level(0));

\Mult2~mac_AY_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \Update_Blocks|score_gained\(5) & \Update_Blocks|score_gained\(4) & \Update_Blocks|score_gained\(3) & \Update_Blocks|score_gained\(2) & \Update_Blocks|score_gained\(1)
& \Update_Blocks|score_gained\(0));

\Mult2~mac_BX_bus\ <= (\score[15]~_Duplicate_3_q\ & \score[15]~_Duplicate_3_q\ & \score[15]~_Duplicate_3_q\ & \score[15]~_Duplicate_3_q\ & \score[15]~_Duplicate_3_q\ & \score[15]~_Duplicate_3_q\ & \score[15]~_Duplicate_3_q\ & \score[15]~_Duplicate_3_q\ & 
\score[15]~_Duplicate_3_q\ & \score[15]~_Duplicate_3_q\ & \score[15]~_Duplicate_3_q\ & \score[15]~_Duplicate_3_q\ & \score[15]~_Duplicate_3_q\ & \score[15]~_Duplicate_3_q\ & \score[15]~_Duplicate_3_q\ & \score[15]~_Duplicate_3_q\ & 
\score[15]~_Duplicate_3_q\ & \score[15]~_Duplicate_3_q\);

\Mult2~mac_BY_bus\ <= (\score[15]~SCLR_LUT_combout\ & \score[15]~SCLR_LUT_combout\ & \score[15]~SCLR_LUT_combout\ & \score[14]~SCLR_LUT_combout\ & \score[13]~SCLR_LUT_combout\ & \score[12]~SCLR_LUT_combout\ & \score[11]~SCLR_LUT_combout\ & 
\score[10]~SCLR_LUT_combout\ & \score[9]~SCLR_LUT_combout\ & \score[8]~SCLR_LUT_combout\ & \score[7]~SCLR_LUT_combout\ & \score[6]~SCLR_LUT_combout\ & \score[5]~SCLR_LUT_combout\ & \score[4]~SCLR_LUT_combout\ & \score[3]~SCLR_LUT_combout\ & 
\score[2]~SCLR_LUT_combout\ & \score[1]~SCLR_LUT_combout\ & \score[0]~SCLR_LUT_combout\);

\Mult2~mac_resulta\ <= \Mult2~mac_RESULTA_bus\(0);
\Mult2~325\ <= \Mult2~mac_RESULTA_bus\(1);
\Mult2~326\ <= \Mult2~mac_RESULTA_bus\(2);
\Mult2~327\ <= \Mult2~mac_RESULTA_bus\(3);
\Mult2~328\ <= \Mult2~mac_RESULTA_bus\(4);
\Mult2~329\ <= \Mult2~mac_RESULTA_bus\(5);
\Mult2~330\ <= \Mult2~mac_RESULTA_bus\(6);
\Mult2~331\ <= \Mult2~mac_RESULTA_bus\(7);
\Mult2~332\ <= \Mult2~mac_RESULTA_bus\(8);
\Mult2~333\ <= \Mult2~mac_RESULTA_bus\(9);
\Mult2~334\ <= \Mult2~mac_RESULTA_bus\(10);
\Mult2~335\ <= \Mult2~mac_RESULTA_bus\(11);
\Mult2~336\ <= \Mult2~mac_RESULTA_bus\(12);
\Mult2~337\ <= \Mult2~mac_RESULTA_bus\(13);
\Mult2~338\ <= \Mult2~mac_RESULTA_bus\(14);
\Mult2~339\ <= \Mult2~mac_RESULTA_bus\(15);
\Mult2~8\ <= \Mult2~mac_RESULTA_bus\(16);
\Mult2~9\ <= \Mult2~mac_RESULTA_bus\(17);
\Mult2~10\ <= \Mult2~mac_RESULTA_bus\(18);
\Mult2~11\ <= \Mult2~mac_RESULTA_bus\(19);
\Mult2~12\ <= \Mult2~mac_RESULTA_bus\(20);
\Mult2~13\ <= \Mult2~mac_RESULTA_bus\(21);
\Mult2~14\ <= \Mult2~mac_RESULTA_bus\(22);
\Mult2~15\ <= \Mult2~mac_RESULTA_bus\(23);
\Mult2~16\ <= \Mult2~mac_RESULTA_bus\(24);
\Mult2~17\ <= \Mult2~mac_RESULTA_bus\(25);
\Mult2~18\ <= \Mult2~mac_RESULTA_bus\(26);
\Mult2~19\ <= \Mult2~mac_RESULTA_bus\(27);
\Mult2~20\ <= \Mult2~mac_RESULTA_bus\(28);
\Mult2~21\ <= \Mult2~mac_RESULTA_bus\(29);
\Mult2~22\ <= \Mult2~mac_RESULTA_bus\(30);
\Mult2~23\ <= \Mult2~mac_RESULTA_bus\(31);
\Mult2~24\ <= \Mult2~mac_RESULTA_bus\(32);
\Mult2~25\ <= \Mult2~mac_RESULTA_bus\(33);
\Mult2~26\ <= \Mult2~mac_RESULTA_bus\(34);
\Mult2~27\ <= \Mult2~mac_RESULTA_bus\(35);
\Mult2~28\ <= \Mult2~mac_RESULTA_bus\(36);
\Mult2~29\ <= \Mult2~mac_RESULTA_bus\(37);
\Mult2~30\ <= \Mult2~mac_RESULTA_bus\(38);
\Mult2~31\ <= \Mult2~mac_RESULTA_bus\(39);
\Mult2~32\ <= \Mult2~mac_RESULTA_bus\(40);
\Mult2~33\ <= \Mult2~mac_RESULTA_bus\(41);
\Mult2~34\ <= \Mult2~mac_RESULTA_bus\(42);
\Mult2~35\ <= \Mult2~mac_RESULTA_bus\(43);
\Mult2~36\ <= \Mult2~mac_RESULTA_bus\(44);
\Mult2~37\ <= \Mult2~mac_RESULTA_bus\(45);
\Mult2~38\ <= \Mult2~mac_RESULTA_bus\(46);
\Mult2~39\ <= \Mult2~mac_RESULTA_bus\(47);
\Mult2~40\ <= \Mult2~mac_RESULTA_bus\(48);
\Mult2~41\ <= \Mult2~mac_RESULTA_bus\(49);
\Mult2~42\ <= \Mult2~mac_RESULTA_bus\(50);
\Mult2~43\ <= \Mult2~mac_RESULTA_bus\(51);
\Mult2~44\ <= \Mult2~mac_RESULTA_bus\(52);
\Mult2~45\ <= \Mult2~mac_RESULTA_bus\(53);
\Mult2~46\ <= \Mult2~mac_RESULTA_bus\(54);
\Mult2~47\ <= \Mult2~mac_RESULTA_bus\(55);
\Mult2~48\ <= \Mult2~mac_RESULTA_bus\(56);
\Mult2~49\ <= \Mult2~mac_RESULTA_bus\(57);
\Mult2~50\ <= \Mult2~mac_RESULTA_bus\(58);
\Mult2~51\ <= \Mult2~mac_RESULTA_bus\(59);
\Mult2~52\ <= \Mult2~mac_RESULTA_bus\(60);
\Mult2~53\ <= \Mult2~mac_RESULTA_bus\(61);
\Mult2~54\ <= \Mult2~mac_RESULTA_bus\(62);
\Mult2~55\ <= \Mult2~mac_RESULTA_bus\(63);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTADATAIN_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(4);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTADATAIN_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(4);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTADATAIN_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(4);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTADATAIN_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(4);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTADATAIN_bus\ <= (gnd & gnd & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[1]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[0]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~1_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[9]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[8]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[7]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[6]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[5]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[4]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[3]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[2]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[1]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[0]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[10]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~45_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~45_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~41_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~41_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~41_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~37_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~37_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~37_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~33_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~33_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~33_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~29_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~29_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~29_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~25_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~25_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~21_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~21_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~17_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~17_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~13_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~13_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~9_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~9_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~5_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~5_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~1_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~1_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(20) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(20);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(21) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(21);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(22) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(22);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(23) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(23);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(24) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(24);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(25) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(25);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(26) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(26);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(27) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(27);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(28) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(28);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(29) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(29);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(13) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(13);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(12) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(12);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(11) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(11);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(10) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(19) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(19);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(15) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(15);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(14) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(14);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(31) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(31);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(17) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(17);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(16) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(16);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(18) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(18);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(30) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(30);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~1_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|ALT_INV_dffs\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~7_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~7_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_identity_contrib_shift_reg\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~13_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~6_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_identity_contrib_shift_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~11_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~10_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~9_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter~5_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt~1_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[2]~2_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~7_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal~5_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal~4_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal7~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[0]~1_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter~4_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter~3_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~3_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~6_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~5_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~4_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[0]~3_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~3_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[1]~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg_proc~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~5_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~4_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~3_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[2]~2_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~41_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~41_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~37_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~37_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~33_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~29_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~25_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~21_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~17_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~13_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~9_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~5_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~1_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita1~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita3~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~1_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~1_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita2~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~125_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~121_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~117_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~113_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~109_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~105_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~101_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~97_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~93_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~89_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~85_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~81_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~77_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~73_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~69_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~65_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~61_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~57_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~53_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~49_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~45_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~41_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~37_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~33_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~29_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~25_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~21_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~17_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~13_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~9_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~5_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(11) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(11);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(10) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a0~portbdataout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(22) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(22);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|ALT_INV_dffs\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(21) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(21);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(22) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(22);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(20) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(20);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(21) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(21);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(19) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(19);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(20) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(20);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(18) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(18);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(19) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(19);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(17) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(17);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(18) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(18);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(16) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(16);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(17) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(17);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(15) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(15);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(16) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(16);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(14) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(14);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(15) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(15);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(13) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(13);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(14) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(14);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(12) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(12);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(12) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(12);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[8]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(13) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(13);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(11) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(11);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(11) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(11);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[7]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(12) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(12);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(10) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(10) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(11) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(11);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(10) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[4]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[3]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[2]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a18\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a19\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a15~portbdataout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15~portbdataout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a11\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a12\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a13\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a14\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a10~portbdataout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10~portbdataout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a6\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a7\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a8\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a9\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a5~portbdataout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5~portbdataout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita9~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita7~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita3~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita2~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita1~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita2~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita3~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~1_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~1_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(10) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a1\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a2\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a3\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a4\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_bypass_reg_out~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_run~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_load_on~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:collecting_post_data_var~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_trigger_out_ff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q\;
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(27) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(27);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(26) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(26);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(25) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(25);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(24) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(24);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(23) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(23);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(22) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(22);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(21) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(21);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(20) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(20);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(19) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(19);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(18) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(18);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(17) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(17);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(16) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(16);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(15) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(15);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(14) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(14);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(13) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(13);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(12) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(12);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(11) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(11);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(10) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(10);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(9) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(9);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(8) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(8);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(7) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(7);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(6) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(6);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(5) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(5);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(4) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(4);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(3) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(3);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(2) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(2);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(1) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(1);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(0) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(0);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(25) <= NOT \auto_signaltap_0|acq_data_in_reg\(25);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(24) <= NOT \auto_signaltap_0|acq_data_in_reg\(24);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(20) <= NOT \auto_signaltap_0|acq_data_in_reg\(20);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(19) <= NOT \auto_signaltap_0|acq_data_in_reg\(19);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(13) <= NOT \auto_signaltap_0|acq_data_in_reg\(13);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(11) <= NOT \auto_signaltap_0|acq_data_in_reg\(11);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(10) <= NOT \auto_signaltap_0|acq_data_in_reg\(10);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(9) <= NOT \auto_signaltap_0|acq_data_in_reg\(9);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(8) <= NOT \auto_signaltap_0|acq_data_in_reg\(8);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(6) <= NOT \auto_signaltap_0|acq_data_in_reg\(6);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(0) <= NOT \auto_signaltap_0|acq_data_in_reg\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~5_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~4_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~3_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~2_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_bypass_reg_out~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_shift_enable~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a26\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a27\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a25~portbdataout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25~portbdataout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a21\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a22\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a23\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a24\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a20~portbdataout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20~portbdataout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a17\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a16\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|ALT_INV_run~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~2_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|ALT_INV_dffs\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[0]~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~6_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][0]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_segment_shift_var~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_process_0~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_process_0~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:base_address[0]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~7_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~6_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_collect_data~combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_condition_delay_reg\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~2_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_done~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~3_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~2_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(11) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(11);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(10) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_state_status[2]~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_enable_delayed~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:done~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:is_buffer_wrapped~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_trigger_out_mode_ff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal3~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~6_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~5_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~4_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~3_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~2_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped_once_sig~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~4_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~3_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[0]~2_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~2_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[0]~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(22) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(22);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(26) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(26);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(24) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(24);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(25) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(25);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|ALT_INV_p_match_out~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(29) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(29);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(27) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(27);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(28) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(28);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(32) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(32);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(30) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(30);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(31) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(31);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(11) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(11);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(10) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(14) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(14);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(12) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(12);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(13) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(13);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|ALT_INV_dffs\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][1]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:segment_shift_var~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_current_segment_delayed\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_segment_wrapped_delayed~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~4_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~10_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~9_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_process_0~2_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~5_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~4_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~3_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~2_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][2]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_crc_rom_sr_ena~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~13_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~12_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(10) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(53) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(53);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(51) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(51);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(52) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(52);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(56) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(56);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(54) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(54);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(55) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(55);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(59) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(59);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(57) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(57);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(58) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(58);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(62) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(62);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(60) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(60);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(61) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(61);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(65) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(65);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(63) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(63);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(64) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(64);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(68) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(68);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(66) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(66);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(67) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(67);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(71) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(71);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(69) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(69);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(70) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(70);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(74) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(74);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(72) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(72);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(73) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(73);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(77) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(77);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(75) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(75);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(76) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(76);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(80) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(80);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(78) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(78);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(79) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(79);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(83) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(83);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(81) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(81);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(82) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(82);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(35) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(35);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(33) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(33);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(34) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(34);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(38) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(38);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(36) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(36);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(37) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(37);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(41) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(41);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(39) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(39);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(40) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(40);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(44) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(44);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(42) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(42);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(43) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(43);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(47) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(47);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(45) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(45);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(46) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(46);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(50) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(50);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(48) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(48);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(49) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(49);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(17) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(17);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(15) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(15);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(16) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(16);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(20) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(20);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(18) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(18);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(19) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(19);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(23) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(23);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(21) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(21);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][12]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(14) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(14);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][11]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(13) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(13);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][10]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(12) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(12);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][9]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(11) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(11);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][8]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(10) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][7]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][6]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][5]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][4]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][3]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal0~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][22]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal1~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][21]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][20]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][19]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][18]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][17]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][16]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][15]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][14]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(16) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(16);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\(15) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(15);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][13]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(15) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(15);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\(14) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(14);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][27]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][26]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][26]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][25]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][24]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][21]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][20]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][17]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][16]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][17]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][13]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][12]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][10]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][10]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][7]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][6]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][7]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][5]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][4]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][4]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q\;
\ALT_INV_continue_n~input_o\ <= NOT \continue_n~input_o\;
\ALT_INV_cheats~input_o\ <= NOT \cheats~input_o\;
\ALT_INV_paddle_left_n~input_o\ <= NOT \paddle_left_n~input_o\;
\ALT_INV_paddle_right_n~input_o\ <= NOT \paddle_right_n~input_o\;
\ALT_INV_pause~input_o\ <= NOT \pause~input_o\;
\ALT_INV_rst_n~input_o\ <= NOT \rst_n~input_o\;
\ALT_INV_QIC_SIGNALTAP_GND~combout\ <= NOT \QIC_SIGNALTAP_GND~combout\;
\auto_signaltap_0|ALT_INV_~VCC~combout\ <= NOT \auto_signaltap_0|~VCC~combout\;
\auto_signaltap_0|ALT_INV_~GND~combout\ <= NOT \auto_signaltap_0|~GND~combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[2]~1_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~1_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg~2_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~10_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~4_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal0~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(5) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(6) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(7) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(8) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(9) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~2_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~1_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena_proc~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~2_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~2_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~1_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~1_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_bypass_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal3~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][9]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][8]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][7]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][5]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(15) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(14) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(12) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(10) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(9) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~3_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~3_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(9) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(8) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(7) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(5) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(10);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(13) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(11) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(6) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1);
\ALT_INV_altera_internal_jtag~TDIUTAP\ <= NOT \altera_internal_jtag~TDIUTAP\;
\ALT_INV_altera_internal_jtag~TCKUTAP\ <= NOT \altera_internal_jtag~TCKUTAP\;
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\VGA_Generator|VGA|ALT_INV_LessThan9~1_wirecell_combout\ <= NOT \VGA_Generator|VGA|LessThan9~1_wirecell_combout\;
\VGA_Generator|VGA|ALT_INV_LessThan8~1_wirecell_combout\ <= NOT \VGA_Generator|VGA|LessThan8~1_wirecell_combout\;
\ALT_INV_game_state.s_playing~0_combout\ <= NOT \game_state.s_playing~0_combout\;
\Update_Blocks|ALT_INV_blocks_t~262_combout\ <= NOT \Update_Blocks|blocks_t~262_combout\;
\Update_Blocks|ALT_INV_blocks_t~261_combout\ <= NOT \Update_Blocks|blocks_t~261_combout\;
\Update_Blocks|ALT_INV_blocks_t~260_combout\ <= NOT \Update_Blocks|blocks_t~260_combout\;
\Update_Blocks|ALT_INV_blocks_t~259_combout\ <= NOT \Update_Blocks|blocks_t~259_combout\;
\Update_Blocks|ALT_INV_blocks_t~258_combout\ <= NOT \Update_Blocks|blocks_t~258_combout\;
\Update_Blocks|ALT_INV_blocks_t~257_combout\ <= NOT \Update_Blocks|blocks_t~257_combout\;
\Update_Blocks|ALT_INV_blocks_t~256_combout\ <= NOT \Update_Blocks|blocks_t~256_combout\;
\Update_Blocks|ALT_INV_blocks_t~255_combout\ <= NOT \Update_Blocks|blocks_t~255_combout\;
\Update_Blocks|ALT_INV_blocks_t~254_combout\ <= NOT \Update_Blocks|blocks_t~254_combout\;
\Update_Blocks|ALT_INV_blocks_t~253_combout\ <= NOT \Update_Blocks|blocks_t~253_combout\;
\Update_Blocks|ALT_INV_blocks_t~252_combout\ <= NOT \Update_Blocks|blocks_t~252_combout\;
\Update_Blocks|ALT_INV_blocks_t~251_combout\ <= NOT \Update_Blocks|blocks_t~251_combout\;
\Update_Blocks|ALT_INV_blocks_t~250_combout\ <= NOT \Update_Blocks|blocks_t~250_combout\;
\Update_Blocks|ALT_INV_blocks_t~249_combout\ <= NOT \Update_Blocks|blocks_t~249_combout\;
\Update_Blocks|ALT_INV_blocks_t~248_combout\ <= NOT \Update_Blocks|blocks_t~248_combout\;
\Update_Blocks|ALT_INV_blocks_t~247_combout\ <= NOT \Update_Blocks|blocks_t~247_combout\;
\Update_Blocks|ALT_INV_blocks_t~246_combout\ <= NOT \Update_Blocks|blocks_t~246_combout\;
\Update_Blocks|ALT_INV_blocks_t~245_combout\ <= NOT \Update_Blocks|blocks_t~245_combout\;
\Update_Blocks|ALT_INV_blocks_t~244_combout\ <= NOT \Update_Blocks|blocks_t~244_combout\;
\Update_Blocks|ALT_INV_blocks_t~243_combout\ <= NOT \Update_Blocks|blocks_t~243_combout\;
\Update_Blocks|ALT_INV_blocks_t~242_combout\ <= NOT \Update_Blocks|blocks_t~242_combout\;
\Update_Blocks|ALT_INV_blocks_t~241_combout\ <= NOT \Update_Blocks|blocks_t~241_combout\;
\Update_Blocks|ALT_INV_blocks_t~240_combout\ <= NOT \Update_Blocks|blocks_t~240_combout\;
\Update_Blocks|ALT_INV_blocks_t~239_combout\ <= NOT \Update_Blocks|blocks_t~239_combout\;
\Update_Blocks|ALT_INV_blocks_t~238_combout\ <= NOT \Update_Blocks|blocks_t~238_combout\;
\Update_Blocks|ALT_INV_blocks_t~237_combout\ <= NOT \Update_Blocks|blocks_t~237_combout\;
\Update_Blocks|ALT_INV_blocks_t~236_combout\ <= NOT \Update_Blocks|blocks_t~236_combout\;
\Update_Blocks|ALT_INV_blocks_t~235_combout\ <= NOT \Update_Blocks|blocks_t~235_combout\;
\Update_Blocks|ALT_INV_blocks_t~234_combout\ <= NOT \Update_Blocks|blocks_t~234_combout\;
\Update_Blocks|ALT_INV_blocks_t~233_combout\ <= NOT \Update_Blocks|blocks_t~233_combout\;
\Update_Blocks|ALT_INV_blocks_t~232_combout\ <= NOT \Update_Blocks|blocks_t~232_combout\;
\Update_Blocks|ALT_INV_blocks_t~231_combout\ <= NOT \Update_Blocks|blocks_t~231_combout\;
\Update_Blocks|ALT_INV_blocks_t~230_combout\ <= NOT \Update_Blocks|blocks_t~230_combout\;
\Update_Blocks|ALT_INV_blocks_t~229_combout\ <= NOT \Update_Blocks|blocks_t~229_combout\;
\Update_Blocks|ALT_INV_blocks_t~228_combout\ <= NOT \Update_Blocks|blocks_t~228_combout\;
\Update_Blocks|ALT_INV_blocks_t~227_combout\ <= NOT \Update_Blocks|blocks_t~227_combout\;
\Update_Blocks|ALT_INV_blocks_t~226_combout\ <= NOT \Update_Blocks|blocks_t~226_combout\;
\Update_Blocks|ALT_INV_blocks_t~225_combout\ <= NOT \Update_Blocks|blocks_t~225_combout\;
\Update_Blocks|ALT_INV_blocks_t~224_combout\ <= NOT \Update_Blocks|blocks_t~224_combout\;
\Update_Blocks|ALT_INV_blocks_t~223_combout\ <= NOT \Update_Blocks|blocks_t~223_combout\;
\Update_Blocks|ALT_INV_blocks_t~222_combout\ <= NOT \Update_Blocks|blocks_t~222_combout\;
\Update_Blocks|ALT_INV_blocks_t~221_combout\ <= NOT \Update_Blocks|blocks_t~221_combout\;
\Update_Blocks|ALT_INV_blocks_t~220_combout\ <= NOT \Update_Blocks|blocks_t~220_combout\;
\Update_Blocks|ALT_INV_blocks_t~219_combout\ <= NOT \Update_Blocks|blocks_t~219_combout\;
\Update_Blocks|ALT_INV_blocks_t~218_combout\ <= NOT \Update_Blocks|blocks_t~218_combout\;
\Update_Blocks|ALT_INV_blocks_t~217_combout\ <= NOT \Update_Blocks|blocks_t~217_combout\;
\Update_Blocks|ALT_INV_blocks_t~216_combout\ <= NOT \Update_Blocks|blocks_t~216_combout\;
\Update_Blocks|ALT_INV_blocks_t~215_combout\ <= NOT \Update_Blocks|blocks_t~215_combout\;
\Update_Blocks|ALT_INV_blocks_t~214_combout\ <= NOT \Update_Blocks|blocks_t~214_combout\;
\Update_Blocks|ALT_INV_blocks_t~213_combout\ <= NOT \Update_Blocks|blocks_t~213_combout\;
\Update_Blocks|ALT_INV_blocks_t~212_combout\ <= NOT \Update_Blocks|blocks_t~212_combout\;
\Update_Blocks|ALT_INV_blocks_t~211_combout\ <= NOT \Update_Blocks|blocks_t~211_combout\;
\Update_Blocks|ALT_INV_blocks_t~210_combout\ <= NOT \Update_Blocks|blocks_t~210_combout\;
\Update_Blocks|ALT_INV_blocks_t~209_combout\ <= NOT \Update_Blocks|blocks_t~209_combout\;
\Update_Blocks|ALT_INV_blocks_t~208_combout\ <= NOT \Update_Blocks|blocks_t~208_combout\;
\Update_Blocks|ALT_INV_blocks_t~207_combout\ <= NOT \Update_Blocks|blocks_t~207_combout\;
\Update_Blocks|ALT_INV_blocks_t~206_combout\ <= NOT \Update_Blocks|blocks_t~206_combout\;
\Update_Blocks|ALT_INV_blocks_t~205_combout\ <= NOT \Update_Blocks|blocks_t~205_combout\;
\Update_Blocks|ALT_INV_blocks_t~204_combout\ <= NOT \Update_Blocks|blocks_t~204_combout\;
\Update_Blocks|ALT_INV_blocks_t~203_combout\ <= NOT \Update_Blocks|blocks_t~203_combout\;
\Update_Blocks|ALT_INV_blocks_t~202_combout\ <= NOT \Update_Blocks|blocks_t~202_combout\;
\Update_Blocks|ALT_INV_blocks_t~201_combout\ <= NOT \Update_Blocks|blocks_t~201_combout\;
\Update_Blocks|ALT_INV_blocks_t~200_combout\ <= NOT \Update_Blocks|blocks_t~200_combout\;
\Update_Blocks|ALT_INV_blocks_t~199_combout\ <= NOT \Update_Blocks|blocks_t~199_combout\;
\Update_Blocks|ALT_INV_blocks_t~198_combout\ <= NOT \Update_Blocks|blocks_t~198_combout\;
\Update_Blocks|ALT_INV_blocks_t~197_combout\ <= NOT \Update_Blocks|blocks_t~197_combout\;
\Update_Blocks|ALT_INV_blocks_t~196_combout\ <= NOT \Update_Blocks|blocks_t~196_combout\;
\Update_Blocks|ALT_INV_blocks_t~195_combout\ <= NOT \Update_Blocks|blocks_t~195_combout\;
\Update_Blocks|ALT_INV_blocks_t~194_combout\ <= NOT \Update_Blocks|blocks_t~194_combout\;
\Update_Blocks|ALT_INV_blocks_t~193_combout\ <= NOT \Update_Blocks|blocks_t~193_combout\;
\Update_Blocks|ALT_INV_blocks_t~192_combout\ <= NOT \Update_Blocks|blocks_t~192_combout\;
\Update_Blocks|ALT_INV_blocks_t~191_combout\ <= NOT \Update_Blocks|blocks_t~191_combout\;
\Update_Blocks|ALT_INV_blocks_t~190_combout\ <= NOT \Update_Blocks|blocks_t~190_combout\;
\Update_Blocks|ALT_INV_blocks_t~189_combout\ <= NOT \Update_Blocks|blocks_t~189_combout\;
\Update_Blocks|ALT_INV_blocks_t~188_combout\ <= NOT \Update_Blocks|blocks_t~188_combout\;
\Update_Blocks|ALT_INV_blocks_t~187_combout\ <= NOT \Update_Blocks|blocks_t~187_combout\;
\Update_Blocks|ALT_INV_blocks_t~186_combout\ <= NOT \Update_Blocks|blocks_t~186_combout\;
\Update_Blocks|ALT_INV_blocks_t~185_combout\ <= NOT \Update_Blocks|blocks_t~185_combout\;
\Update_Blocks|ALT_INV_blocks_t~184_combout\ <= NOT \Update_Blocks|blocks_t~184_combout\;
\Update_Blocks|ALT_INV_blocks_t~183_combout\ <= NOT \Update_Blocks|blocks_t~183_combout\;
\Update_Blocks|ALT_INV_blocks_t~182_combout\ <= NOT \Update_Blocks|blocks_t~182_combout\;
\Update_Blocks|ALT_INV_blocks_t~181_combout\ <= NOT \Update_Blocks|blocks_t~181_combout\;
\Update_Blocks|ALT_INV_blocks_t~180_combout\ <= NOT \Update_Blocks|blocks_t~180_combout\;
\Update_Blocks|ALT_INV_blocks_t~179_combout\ <= NOT \Update_Blocks|blocks_t~179_combout\;
\Update_Blocks|ALT_INV_blocks_t~178_combout\ <= NOT \Update_Blocks|blocks_t~178_combout\;
\Update_Blocks|ALT_INV_blocks_t~177_combout\ <= NOT \Update_Blocks|blocks_t~177_combout\;
\Update_Blocks|ALT_INV_blocks_t~176_combout\ <= NOT \Update_Blocks|blocks_t~176_combout\;
\Update_Blocks|ALT_INV_blocks_t~175_combout\ <= NOT \Update_Blocks|blocks_t~175_combout\;
\Update_Blocks|ALT_INV_blocks_t~174_combout\ <= NOT \Update_Blocks|blocks_t~174_combout\;
\Update_Blocks|ALT_INV_blocks_t~173_combout\ <= NOT \Update_Blocks|blocks_t~173_combout\;
\Update_Blocks|ALT_INV_blocks_t~172_combout\ <= NOT \Update_Blocks|blocks_t~172_combout\;
\Update_Blocks|ALT_INV_blocks_t~171_combout\ <= NOT \Update_Blocks|blocks_t~171_combout\;
\Update_Blocks|ALT_INV_blocks_t~170_combout\ <= NOT \Update_Blocks|blocks_t~170_combout\;
\Update_Blocks|ALT_INV_blocks_t~169_combout\ <= NOT \Update_Blocks|blocks_t~169_combout\;
\Update_Blocks|ALT_INV_blocks_t~168_combout\ <= NOT \Update_Blocks|blocks_t~168_combout\;
\Update_Blocks|ALT_INV_blocks_t~167_combout\ <= NOT \Update_Blocks|blocks_t~167_combout\;
\Update_Blocks|ALT_INV_blocks_t~166_combout\ <= NOT \Update_Blocks|blocks_t~166_combout\;
\Update_Blocks|ALT_INV_blocks_t~165_combout\ <= NOT \Update_Blocks|blocks_t~165_combout\;
\Update_Blocks|ALT_INV_blocks_t~164_combout\ <= NOT \Update_Blocks|blocks_t~164_combout\;
\Update_Blocks|ALT_INV_blocks_t~163_combout\ <= NOT \Update_Blocks|blocks_t~163_combout\;
\Update_Blocks|ALT_INV_blocks_t~162_combout\ <= NOT \Update_Blocks|blocks_t~162_combout\;
\Update_Blocks|ALT_INV_blocks_t~161_combout\ <= NOT \Update_Blocks|blocks_t~161_combout\;
\Update_Blocks|ALT_INV_blocks_t~160_combout\ <= NOT \Update_Blocks|blocks_t~160_combout\;
\Update_Blocks|ALT_INV_blocks_t~159_combout\ <= NOT \Update_Blocks|blocks_t~159_combout\;
\Update_Blocks|ALT_INV_blocks_t~158_combout\ <= NOT \Update_Blocks|blocks_t~158_combout\;
\Update_Blocks|ALT_INV_blocks_t~157_combout\ <= NOT \Update_Blocks|blocks_t~157_combout\;
\Update_Blocks|ALT_INV_blocks_t~156_combout\ <= NOT \Update_Blocks|blocks_t~156_combout\;
\Update_Blocks|ALT_INV_blocks_t~155_combout\ <= NOT \Update_Blocks|blocks_t~155_combout\;
\Update_Blocks|ALT_INV_blocks_t~154_combout\ <= NOT \Update_Blocks|blocks_t~154_combout\;
\Update_Blocks|ALT_INV_blocks_t~153_combout\ <= NOT \Update_Blocks|blocks_t~153_combout\;
\Update_Blocks|ALT_INV_blocks_t~152_combout\ <= NOT \Update_Blocks|blocks_t~152_combout\;
\Update_Blocks|ALT_INV_blocks_t~151_combout\ <= NOT \Update_Blocks|blocks_t~151_combout\;
\Update_Blocks|ALT_INV_blocks_t~150_combout\ <= NOT \Update_Blocks|blocks_t~150_combout\;
\Update_Blocks|ALT_INV_blocks_t~149_combout\ <= NOT \Update_Blocks|blocks_t~149_combout\;
\Update_Blocks|ALT_INV_blocks_t~148_combout\ <= NOT \Update_Blocks|blocks_t~148_combout\;
\Update_Blocks|ALT_INV_Mux5~30_combout\ <= NOT \Update_Blocks|Mux5~30_combout\;
\Update_Blocks|ALT_INV_Mux5~29_combout\ <= NOT \Update_Blocks|Mux5~29_combout\;
\Update_Blocks|ALT_INV_Mux5~28_combout\ <= NOT \Update_Blocks|Mux5~28_combout\;
\Update_Blocks|ALT_INV_Mux5~27_combout\ <= NOT \Update_Blocks|Mux5~27_combout\;
\Update_Blocks|ALT_INV_Mux5~26_combout\ <= NOT \Update_Blocks|Mux5~26_combout\;
\Update_Blocks|ALT_INV_Mux5~25_combout\ <= NOT \Update_Blocks|Mux5~25_combout\;
\Update_Blocks|ALT_INV_Mux5~24_combout\ <= NOT \Update_Blocks|Mux5~24_combout\;
\Update_Blocks|ALT_INV_Mux5~23_combout\ <= NOT \Update_Blocks|Mux5~23_combout\;
\Update_Blocks|ALT_INV_Mux5~22_combout\ <= NOT \Update_Blocks|Mux5~22_combout\;
\Update_Blocks|ALT_INV_Mux5~21_combout\ <= NOT \Update_Blocks|Mux5~21_combout\;
\Update_Blocks|ALT_INV_Mux5~20_combout\ <= NOT \Update_Blocks|Mux5~20_combout\;
\Update_Blocks|ALT_INV_LessThan21~0_combout\ <= NOT \Update_Blocks|LessThan21~0_combout\;
\Update_Blocks|ALT_INV_LessThan25~0_combout\ <= NOT \Update_Blocks|LessThan25~0_combout\;
\Update_Blocks|ALT_INV_LessThan20~0_combout\ <= NOT \Update_Blocks|LessThan20~0_combout\;
\Update_Blocks|ALT_INV_points_per_block~5_combout\ <= NOT \Update_Blocks|points_per_block~5_combout\;
\Update_Blocks|ALT_INV_LessThan24~0_combout\ <= NOT \Update_Blocks|LessThan24~0_combout\;
\Update_Blocks|ALT_INV_points_per_block~4_combout\ <= NOT \Update_Blocks|points_per_block~4_combout\;
\Update_Blocks|ALT_INV_score_accumulator~11_combout\ <= NOT \Update_Blocks|score_accumulator~11_combout\;
\Update_Blocks|ALT_INV_Add19~2_combout\ <= NOT \Update_Blocks|Add19~2_combout\;
\Update_Blocks|ALT_INV_score_accumulator~10_combout\ <= NOT \Update_Blocks|score_accumulator~10_combout\;
\Update_Blocks|ALT_INV_score_accumulator~9_combout\ <= NOT \Update_Blocks|score_accumulator~9_combout\;
\Update_Blocks|ALT_INV_score_accumulator~8_combout\ <= NOT \Update_Blocks|score_accumulator~8_combout\;
\Update_Blocks|ALT_INV_Add19~1_combout\ <= NOT \Update_Blocks|Add19~1_combout\;
\Update_Blocks|ALT_INV_LessThan17~0_combout\ <= NOT \Update_Blocks|LessThan17~0_combout\;
\Update_Blocks|ALT_INV_score_accumulator~7_combout\ <= NOT \Update_Blocks|score_accumulator~7_combout\;
\Update_Blocks|ALT_INV_score_accumulator~6_combout\ <= NOT \Update_Blocks|score_accumulator~6_combout\;
\Update_Blocks|ALT_INV_score_accumulator~5_combout\ <= NOT \Update_Blocks|score_accumulator~5_combout\;
\Update_Blocks|ALT_INV_Add19~0_combout\ <= NOT \Update_Blocks|Add19~0_combout\;
\Update_Blocks|ALT_INV_points_per_block~3_combout\ <= NOT \Update_Blocks|points_per_block~3_combout\;
\Update_Blocks|ALT_INV_score_accumulator~4_combout\ <= NOT \Update_Blocks|score_accumulator~4_combout\;
\Update_Blocks|ALT_INV_score_accumulator~3_combout\ <= NOT \Update_Blocks|score_accumulator~3_combout\;
\Update_Blocks|ALT_INV_score_accumulator~2_combout\ <= NOT \Update_Blocks|score_accumulator~2_combout\;
\Update_Blocks|ALT_INV_block_index1[5]~7_combout\ <= NOT \Update_Blocks|block_index1[5]~7_combout\;
\Update_Blocks|ALT_INV_points_per_block~2_combout\ <= NOT \Update_Blocks|points_per_block~2_combout\;
\Update_Paddle|ALT_INV_col_period_buffer~4_combout\ <= NOT \Update_Paddle|col_period_buffer~4_combout\;
\Update_Paddle|ALT_INV_col_period_buffer[1]~2_combout\ <= NOT \Update_Paddle|col_period_buffer[1]~2_combout\;
\ALT_INV_game_state_internal~19_combout\ <= NOT \game_state_internal~19_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~55_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~55_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~54_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~54_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~53_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~53_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux6~6_combout\ <= NOT \VGA_Generator|Text_Generator|Mux6~6_combout\;
\ALT_INV_rtl~67_combout\ <= NOT \rtl~67_combout\;
\ALT_INV_rtl~66_combout\ <= NOT \rtl~66_combout\;
\Update_Paddle|ALT_INV_row_period_buffer\(1) <= NOT \Update_Paddle|row_period_buffer\(1);
\Update_Paddle|ALT_INV_col_period_buffer\(1) <= NOT \Update_Paddle|col_period_buffer\(1);
\ALT_INV_Add0~1_combout\ <= NOT \Add0~1_combout\;
\ALT_INV_game_won~16_combout\ <= NOT \game_won~16_combout\;
\Update_Wall|ALT_INV_col_bounce_buffer~5_combout\ <= NOT \Update_Wall|col_bounce_buffer~5_combout\;
\Update_Wall|ALT_INV_col_bounce_buffer~4_combout\ <= NOT \Update_Wall|col_bounce_buffer~4_combout\;
\Update_Wall|ALT_INV_col_bounce_buffer~3_combout\ <= NOT \Update_Wall|col_bounce_buffer~3_combout\;
\Update_Wall|ALT_INV_col_bounce_buffer~2_combout\ <= NOT \Update_Wall|col_bounce_buffer~2_combout\;
\Update_Wall|ALT_INV_col_bounce_buffer~1_combout\ <= NOT \Update_Wall|col_bounce_buffer~1_combout\;
\Update_Paddle|ALT_INV_col_bounce_buffer~15_combout\ <= NOT \Update_Paddle|col_bounce_buffer~15_combout\;
\Update_Paddle|ALT_INV_col_bounce_buffer~14_combout\ <= NOT \Update_Paddle|col_bounce_buffer~14_combout\;
\Update_Paddle|ALT_INV_Update_Collisions~5_combout\ <= NOT \Update_Paddle|Update_Collisions~5_combout\;
\Update_Paddle|ALT_INV_col_bounce_buffer~13_combout\ <= NOT \Update_Paddle|col_bounce_buffer~13_combout\;
\Update_Paddle|ALT_INV_col_bounce_buffer~12_combout\ <= NOT \Update_Paddle|col_bounce_buffer~12_combout\;
\Update_Paddle|ALT_INV_col_bounce_buffer~11_combout\ <= NOT \Update_Paddle|col_bounce_buffer~11_combout\;
\Update_Paddle|ALT_INV_col_bounce_buffer~10_combout\ <= NOT \Update_Paddle|col_bounce_buffer~10_combout\;
\Update_Paddle|ALT_INV_col_bounce_buffer~9_combout\ <= NOT \Update_Paddle|col_bounce_buffer~9_combout\;
\Update_Paddle|ALT_INV_col_bounce_buffer~8_combout\ <= NOT \Update_Paddle|col_bounce_buffer~8_combout\;
\Update_Paddle|ALT_INV_col_bounce_buffer~7_combout\ <= NOT \Update_Paddle|col_bounce_buffer~7_combout\;
\Update_Paddle|ALT_INV_col_bounce_buffer~6_combout\ <= NOT \Update_Paddle|col_bounce_buffer~6_combout\;
\Update_Paddle|ALT_INV_col_bounce_buffer~5_combout\ <= NOT \Update_Paddle|col_bounce_buffer~5_combout\;
\Update_Paddle|ALT_INV_col_bounce_buffer~4_combout\ <= NOT \Update_Paddle|col_bounce_buffer~4_combout\;
\Update_Paddle|ALT_INV_col_bounce_buffer~3_combout\ <= NOT \Update_Paddle|col_bounce_buffer~3_combout\;
\Update_Paddle|ALT_INV_col_bounce_buffer~2_combout\ <= NOT \Update_Paddle|col_bounce_buffer~2_combout\;
\Update_Paddle|ALT_INV_Equal1~4_combout\ <= NOT \Update_Paddle|Equal1~4_combout\;
\Update_Blocks|ALT_INV_Update_Blocks~3_combout\ <= NOT \Update_Blocks|Update_Blocks~3_combout\;
\Update_Wall|ALT_INV_row_bounce_buffer~3_combout\ <= NOT \Update_Wall|row_bounce_buffer~3_combout\;
\Update_Wall|ALT_INV_row_bounce_buffer~2_combout\ <= NOT \Update_Wall|row_bounce_buffer~2_combout\;
\Update_Wall|ALT_INV_row_bounce_buffer~1_combout\ <= NOT \Update_Wall|row_bounce_buffer~1_combout\;
\Update_Paddle|ALT_INV_row_bounce_buffer~1_combout\ <= NOT \Update_Paddle|row_bounce_buffer~1_combout\;
\Update_Paddle|ALT_INV_Update_Collisions~4_combout\ <= NOT \Update_Paddle|Update_Collisions~4_combout\;
\Update_Paddle|ALT_INV_Update_Collisions~3_combout\ <= NOT \Update_Paddle|Update_Collisions~3_combout\;
\Update_Paddle|ALT_INV_row_bounce_buffer~0_combout\ <= NOT \Update_Paddle|row_bounce_buffer~0_combout\;
\Update_Paddle|ALT_INV_col_bounce_buffer~1_combout\ <= NOT \Update_Paddle|col_bounce_buffer~1_combout\;
\Update_Paddle|ALT_INV_Equal1~3_combout\ <= NOT \Update_Paddle|Equal1~3_combout\;
\Update_Paddle|ALT_INV_Equal1~2_combout\ <= NOT \Update_Paddle|Equal1~2_combout\;
\Update_Paddle|ALT_INV_Equal1~1_combout\ <= NOT \Update_Paddle|Equal1~1_combout\;
\Update_Paddle|ALT_INV_Equal1~0_combout\ <= NOT \Update_Paddle|Equal1~0_combout\;
\Update_Paddle|ALT_INV_ball_row_next[9]~1_combout\ <= NOT \Update_Paddle|ball_row_next[9]~1_combout\;
\Update_Paddle|ALT_INV_ball_row_next[8]~0_combout\ <= NOT \Update_Paddle|ball_row_next[8]~0_combout\;
\Update_Paddle|ALT_INV_col_period_buffer~1_combout\ <= NOT \Update_Paddle|col_period_buffer~1_combout\;
\Update_Paddle|ALT_INV_col_bounce_buffer~0_combout\ <= NOT \Update_Paddle|col_bounce_buffer~0_combout\;
\Update_Paddle|ALT_INV_Update_Collisions~2_combout\ <= NOT \Update_Paddle|Update_Collisions~2_combout\;
\Update_Paddle|ALT_INV_Update_Collisions~1_combout\ <= NOT \Update_Paddle|Update_Collisions~1_combout\;
\Update_Paddle|ALT_INV_Update_Collisions~0_combout\ <= NOT \Update_Paddle|Update_Collisions~0_combout\;
\Update_Paddle|ALT_INV_col_period_buffer[1]~0_combout\ <= NOT \Update_Paddle|col_period_buffer[1]~0_combout\;
\Update_Paddle|ALT_INV_Equal2~2_combout\ <= NOT \Update_Paddle|Equal2~2_combout\;
\Update_Paddle|ALT_INV_Equal2~1_combout\ <= NOT \Update_Paddle|Equal2~1_combout\;
\Update_Paddle|ALT_INV_LessThan12~0_combout\ <= NOT \Update_Paddle|LessThan12~0_combout\;
\Update_Paddle|ALT_INV_Equal2~0_combout\ <= NOT \Update_Paddle|Equal2~0_combout\;
\Update_Blocks|ALT_INV_Update_Blocks~2_combout\ <= NOT \Update_Blocks|Update_Blocks~2_combout\;
\ALT_INV_game_won~15_combout\ <= NOT \game_won~15_combout\;
\ALT_INV_game_won~14_combout\ <= NOT \game_won~14_combout\;
\ALT_INV_game_won~13_combout\ <= NOT \game_won~13_combout\;
\ALT_INV_game_state_internal.s_paused~q\ <= NOT \game_state_internal.s_paused~q\;
\ALT_INV_game_state_internal.s_game_won~q\ <= NOT \game_state_internal.s_game_won~q\;
\ALT_INV_game_state_internal.s_game_over~q\ <= NOT \game_state_internal.s_game_over~q\;
\ALT_INV_game_state_internal.s_level_cleared~q\ <= NOT \game_state_internal.s_level_cleared~q\;
\VGA_Generator|Text_Generator|ALT_INV_Mux6~5_combout\ <= NOT \VGA_Generator|Text_Generator|Mux6~5_combout\;
\ALT_INV_rtl~65_combout\ <= NOT \rtl~65_combout\;
\Update_Wall|ALT_INV_col_bounce_buffer~0_combout\ <= NOT \Update_Wall|col_bounce_buffer~0_combout\;
\Update_Wall|ALT_INV_Equal0~3_combout\ <= NOT \Update_Wall|Equal0~3_combout\;
\Update_Wall|ALT_INV_Equal0~2_combout\ <= NOT \Update_Wall|Equal0~2_combout\;
\Update_Wall|ALT_INV_Equal0~1_combout\ <= NOT \Update_Wall|Equal0~1_combout\;
\Update_Wall|ALT_INV_Equal0~0_combout\ <= NOT \Update_Wall|Equal0~0_combout\;
\Update_Ball|ALT_INV_Equal1~7_combout\ <= NOT \Update_Ball|Equal1~7_combout\;
\Update_Ball|ALT_INV_Equal0~7_combout\ <= NOT \Update_Ball|Equal0~7_combout\;
\Update_Paddle|ALT_INV_LessThan0~0_combout\ <= NOT \Update_Paddle|LessThan0~0_combout\;
\ALT_INV_game_state_internal.s_reset~q\ <= NOT \game_state_internal.s_reset~q\;
\ALT_INV_game_state_internal~14_combout\ <= NOT \game_state_internal~14_combout\;
\ALT_INV_game_won~q\ <= NOT \game_won~q\;
\ALT_INV_game_over~q\ <= NOT \game_over~q\;
\ALT_INV_game_won~12_combout\ <= NOT \game_won~12_combout\;
\ALT_INV_game_won~11_combout\ <= NOT \game_won~11_combout\;
\ALT_INV_game_won~10_combout\ <= NOT \game_won~10_combout\;
\ALT_INV_game_won~9_combout\ <= NOT \game_won~9_combout\;
\ALT_INV_game_won~8_combout\ <= NOT \game_won~8_combout\;
\ALT_INV_game_won~7_combout\ <= NOT \game_won~7_combout\;
\ALT_INV_game_won~6_combout\ <= NOT \game_won~6_combout\;
\ALT_INV_game_won~5_combout\ <= NOT \game_won~5_combout\;
\ALT_INV_game_won~4_combout\ <= NOT \game_won~4_combout\;
\ALT_INV_game_won~3_combout\ <= NOT \game_won~3_combout\;
\ALT_INV_game_won~2_combout\ <= NOT \game_won~2_combout\;
\ALT_INV_game_won~1_combout\ <= NOT \game_won~1_combout\;
\ALT_INV_game_won~0_combout\ <= NOT \game_won~0_combout\;
\ALT_INV_Equal1~0_combout\ <= NOT \Equal1~0_combout\;
ALT_INV_level(0) <= NOT level(0);
\Update_Blocks|ALT_INV_Add14~2_combout\ <= NOT \Update_Blocks|Add14~2_combout\;
\Update_Wall|ALT_INV_col_bounce_buffer~q\ <= NOT \Update_Wall|col_bounce_buffer~q\;
\Update_Paddle|ALT_INV_col_bounce_buffer~q\ <= NOT \Update_Paddle|col_bounce_buffer~q\;
\Update_Blocks|ALT_INV_col_bounce~q\ <= NOT \Update_Blocks|col_bounce~q\;
\Update_Wall|ALT_INV_row_bounce_buffer~q\ <= NOT \Update_Wall|row_bounce_buffer~q\;
\Update_Paddle|ALT_INV_row_bounce_buffer~q\ <= NOT \Update_Paddle|row_bounce_buffer~q\;
\Update_Blocks|ALT_INV_row_bounce~q\ <= NOT \Update_Blocks|row_bounce~q\;
\Update_Blocks|ALT_INV_Add17~3_combout\ <= NOT \Update_Blocks|Add17~3_combout\;
\Update_Blocks|ALT_INV_Add15~0_combout\ <= NOT \Update_Blocks|Add15~0_combout\;
\Update_Blocks|ALT_INV_Add13~2_combout\ <= NOT \Update_Blocks|Add13~2_combout\;
\Update_Blocks|ALT_INV_Add13~1_combout\ <= NOT \Update_Blocks|Add13~1_combout\;
\Update_Blocks|ALT_INV_Add13~0_combout\ <= NOT \Update_Blocks|Add13~0_combout\;
\Update_Blocks|ALT_INV_Add17~2_combout\ <= NOT \Update_Blocks|Add17~2_combout\;
\VGA_Generator|reg1|ALT_INV_dffs\(0) <= NOT \VGA_Generator|reg1|dffs\(0);
\VGA_Generator|Text_Generator|ALT_INV_ascii[6]~19_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[6]~19_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux12~4_combout\ <= NOT \VGA_Generator|Text_Generator|Mux12~4_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux12~3_combout\ <= NOT \VGA_Generator|Text_Generator|Mux12~3_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux12~2_combout\ <= NOT \VGA_Generator|Text_Generator|Mux12~2_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux12~1_combout\ <= NOT \VGA_Generator|Text_Generator|Mux12~1_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux12~0_combout\ <= NOT \VGA_Generator|Text_Generator|Mux12~0_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux1~1_combout\ <= NOT \VGA_Generator|Text_Generator|Mux1~1_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux1~0_combout\ <= NOT \VGA_Generator|Text_Generator|Mux1~0_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux13~2_combout\ <= NOT \VGA_Generator|Text_Generator|Mux13~2_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux17~4_combout\ <= NOT \VGA_Generator|Text_Generator|Mux17~4_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux2~0_combout\ <= NOT \VGA_Generator|Text_Generator|Mux2~0_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[3]~15_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[3]~15_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[3]~14_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[3]~14_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[3]~13_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[3]~13_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[3]~12_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[3]~12_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[3]~11_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[3]~11_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[3]~10_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[3]~10_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~52_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~52_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[3]~9_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[3]~9_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[3]~8_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[3]~8_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[3]~7_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[3]~7_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[3]~6_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[3]~6_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux14~2_combout\ <= NOT \VGA_Generator|Text_Generator|Mux14~2_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux14~1_combout\ <= NOT \VGA_Generator|Text_Generator|Mux14~1_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux15~1_combout\ <= NOT \VGA_Generator|Text_Generator|Mux15~1_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux14~0_combout\ <= NOT \VGA_Generator|Text_Generator|Mux14~0_combout\;
\ALT_INV_rtl~19_combout\ <= NOT \rtl~19_combout\;
\VGA_Generator|Text_Generator|ALT_INV_WideOr4~combout\ <= NOT \VGA_Generator|Text_Generator|WideOr4~combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux4~8_combout\ <= NOT \VGA_Generator|Text_Generator|Mux4~8_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux4~7_combout\ <= NOT \VGA_Generator|Text_Generator|Mux4~7_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux4~6_combout\ <= NOT \VGA_Generator|Text_Generator|Mux4~6_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux4~5_combout\ <= NOT \VGA_Generator|Text_Generator|Mux4~5_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux4~4_combout\ <= NOT \VGA_Generator|Text_Generator|Mux4~4_combout\;
ALT_INV_level(2) <= NOT level(2);
\VGA_Generator|Text_Generator|ALT_INV_Mux4~3_combout\ <= NOT \VGA_Generator|Text_Generator|Mux4~3_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux4~2_combout\ <= NOT \VGA_Generator|Text_Generator|Mux4~2_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux4~1_combout\ <= NOT \VGA_Generator|Text_Generator|Mux4~1_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[1]~3_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[1]~3_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[1]~2_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[1]~2_combout\;
\ALT_INV_rtl~64_combout\ <= NOT \rtl~64_combout\;
\ALT_INV_rtl~63_combout\ <= NOT \rtl~63_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~51_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~51_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~50_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~50_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~49_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~49_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~48_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~48_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~47_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~47_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~46_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~46_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~45_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~45_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~44_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~44_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~43_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~43_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~42_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~42_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~41_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~41_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~40_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~40_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~39_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~39_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~38_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~38_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~37_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~37_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~36_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~36_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~35_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~35_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~34_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~34_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~33_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~33_combout\;
\VGA_Generator|Text_Generator|ALT_INV_LessThan1~0_combout\ <= NOT \VGA_Generator|Text_Generator|LessThan1~0_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~32_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~32_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~31_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~31_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~30_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~30_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~29_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~29_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~28_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~28_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~27_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~27_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~26_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~26_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~25_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~25_combout\;
\VGA_Generator|Text_Generator|ALT_INV_LessThan5~0_combout\ <= NOT \VGA_Generator|Text_Generator|LessThan5~0_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~24_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~24_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~23_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~23_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~22_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~22_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~21_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~21_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~20_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~20_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~19_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~19_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~18_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~18_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~17_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~17_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~16_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~16_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~15_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~15_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~14_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~14_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~13_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~13_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~12_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~12_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~11_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~11_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~10_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~10_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~9_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~9_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~8_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~8_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~7_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~7_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~6_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~6_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~5_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~5_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~4_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~4_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~3_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~3_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~2_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~2_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~1_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~1_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~0_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~0_combout\;
\ALT_INV_rtl~16_combout\ <= NOT \rtl~16_combout\;
\ALT_INV_rtl~15_combout\ <= NOT \rtl~15_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux6~4_combout\ <= NOT \VGA_Generator|Text_Generator|Mux6~4_combout\;
\ALT_INV_rtl~62_combout\ <= NOT \rtl~62_combout\;
ALT_INV_level(1) <= NOT level(1);
\VGA_Generator|Text_Generator|ALT_INV_ascii[4]~1_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[4]~1_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux16~1_combout\ <= NOT \VGA_Generator|Text_Generator|Mux16~1_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux13~1_combout\ <= NOT \VGA_Generator|Text_Generator|Mux13~1_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux15~0_combout\ <= NOT \VGA_Generator|Text_Generator|Mux15~0_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux16~0_combout\ <= NOT \VGA_Generator|Text_Generator|Mux16~0_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux17~3_combout\ <= NOT \VGA_Generator|Text_Generator|Mux17~3_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux17~2_combout\ <= NOT \VGA_Generator|Text_Generator|Mux17~2_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux17~1_combout\ <= NOT \VGA_Generator|Text_Generator|Mux17~1_combout\;
\VGA_Generator|Text_Generator|ALT_INV_WideOr5~0_combout\ <= NOT \VGA_Generator|Text_Generator|WideOr5~0_combout\;
\ALT_INV_game_state.s_paused~q\ <= NOT \game_state.s_paused~q\;
\VGA_Generator|Text_Generator|ALT_INV_Mux17~0_combout\ <= NOT \VGA_Generator|Text_Generator|Mux17~0_combout\;
\ALT_INV_game_state.s_game_won~q\ <= NOT \game_state.s_game_won~q\;
\ALT_INV_game_state.s_reset~q\ <= NOT \game_state.s_reset~q\;
\ALT_INV_game_state.s_playing~q\ <= NOT \game_state.s_playing~q\;
\ALT_INV_game_state.s_game_over~q\ <= NOT \game_state.s_game_over~q\;
\ALT_INV_game_state.s_level_cleared~q\ <= NOT \game_state.s_level_cleared~q\;
\Update_Wall|ALT_INV_ball_lost_buffer~q\ <= NOT \Update_Wall|ball_lost_buffer~q\;
\ALT_INV_rst_blocks~1_combout\ <= NOT \rst_blocks~1_combout\;
\ALT_INV_Equal0~6_combout\ <= NOT \Equal0~6_combout\;
\ALT_INV_Equal0~5_combout\ <= NOT \Equal0~5_combout\;
\ALT_INV_Equal0~4_combout\ <= NOT \Equal0~4_combout\;
\counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(18) <= NOT \counter_game_start|auto_generated|counter_reg_bit\(18);
\counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(19) <= NOT \counter_game_start|auto_generated|counter_reg_bit\(19);
\counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(20) <= NOT \counter_game_start|auto_generated|counter_reg_bit\(20);
\counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(21) <= NOT \counter_game_start|auto_generated|counter_reg_bit\(21);
\ALT_INV_Equal0~3_combout\ <= NOT \Equal0~3_combout\;
\counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(23) <= NOT \counter_game_start|auto_generated|counter_reg_bit\(23);
\counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(24) <= NOT \counter_game_start|auto_generated|counter_reg_bit\(24);
\counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(25) <= NOT \counter_game_start|auto_generated|counter_reg_bit\(25);
\counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(26) <= NOT \counter_game_start|auto_generated|counter_reg_bit\(26);
\counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(27) <= NOT \counter_game_start|auto_generated|counter_reg_bit\(27);
\counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(16) <= NOT \counter_game_start|auto_generated|counter_reg_bit\(16);
\counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(17) <= NOT \counter_game_start|auto_generated|counter_reg_bit\(17);
\counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(22) <= NOT \counter_game_start|auto_generated|counter_reg_bit\(22);
\ALT_INV_Equal0~2_combout\ <= NOT \Equal0~2_combout\;
\counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(11) <= NOT \counter_game_start|auto_generated|counter_reg_bit\(11);
\counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(12) <= NOT \counter_game_start|auto_generated|counter_reg_bit\(12);
\counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(13) <= NOT \counter_game_start|auto_generated|counter_reg_bit\(13);
\counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(14) <= NOT \counter_game_start|auto_generated|counter_reg_bit\(14);
\counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(15) <= NOT \counter_game_start|auto_generated|counter_reg_bit\(15);
\ALT_INV_Equal0~1_combout\ <= NOT \Equal0~1_combout\;
\counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(5) <= NOT \counter_game_start|auto_generated|counter_reg_bit\(5);
\counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(6) <= NOT \counter_game_start|auto_generated|counter_reg_bit\(6);
\counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(7) <= NOT \counter_game_start|auto_generated|counter_reg_bit\(7);
\counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(8) <= NOT \counter_game_start|auto_generated|counter_reg_bit\(8);
\counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(9) <= NOT \counter_game_start|auto_generated|counter_reg_bit\(9);
\ALT_INV_Equal0~0_combout\ <= NOT \Equal0~0_combout\;
\counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(0) <= NOT \counter_game_start|auto_generated|counter_reg_bit\(0);
\counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(1) <= NOT \counter_game_start|auto_generated|counter_reg_bit\(1);
\counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(2) <= NOT \counter_game_start|auto_generated|counter_reg_bit\(2);
\counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(3) <= NOT \counter_game_start|auto_generated|counter_reg_bit\(3);
\counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(4) <= NOT \counter_game_start|auto_generated|counter_reg_bit\(4);
\counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(10) <= NOT \counter_game_start|auto_generated|counter_reg_bit\(10);
\ALT_INV_startup~0_combout\ <= NOT \startup~0_combout\;
\ALT_INV_game_started~q\ <= NOT \game_started~q\;
\VGA_Generator|Text_Generator|ALT_INV_rgb[0]~9_combout\ <= NOT \VGA_Generator|Text_Generator|rgb[0]~9_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux13~0_combout\ <= NOT \VGA_Generator|Text_Generator|Mux13~0_combout\;
\VGA_Generator|Text_Generator|ALT_INV_rgb[0]~8_combout\ <= NOT \VGA_Generator|Text_Generator|rgb[0]~8_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux6~3_combout\ <= NOT \VGA_Generator|Text_Generator|Mux6~3_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux6~2_combout\ <= NOT \VGA_Generator|Text_Generator|Mux6~2_combout\;
\VGA_Generator|Text_Generator|ALT_INV_rgb[15]~6_combout\ <= NOT \VGA_Generator|Text_Generator|rgb[15]~6_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux8~0_combout\ <= NOT \VGA_Generator|Text_Generator|Mux8~0_combout\;
\VGA_Generator|Text_Generator|ALT_INV_rgb[10]~4_combout\ <= NOT \VGA_Generator|Text_Generator|rgb[10]~4_combout\;
\Update_Ball|ALT_INV_Equal1~6_combout\ <= NOT \Update_Ball|Equal1~6_combout\;
\Update_Ball|ALT_INV_Equal1~5_combout\ <= NOT \Update_Ball|Equal1~5_combout\;
\Update_Ball|ALT_INV_Equal1~4_combout\ <= NOT \Update_Ball|Equal1~4_combout\;
\Update_Ball|ALT_INV_Equal1~3_combout\ <= NOT \Update_Ball|Equal1~3_combout\;
\Update_Ball|ALT_INV_Equal1~2_combout\ <= NOT \Update_Ball|Equal1~2_combout\;
\Update_Ball|ALT_INV_Equal1~1_combout\ <= NOT \Update_Ball|Equal1~1_combout\;
\Update_Ball|ALT_INV_Equal1~0_combout\ <= NOT \Update_Ball|Equal1~0_combout\;
\Update_Ball|ALT_INV_Equal0~6_combout\ <= NOT \Update_Ball|Equal0~6_combout\;
\Update_Ball|ALT_INV_Equal0~5_combout\ <= NOT \Update_Ball|Equal0~5_combout\;
\Update_Ball|ALT_INV_Equal0~4_combout\ <= NOT \Update_Ball|Equal0~4_combout\;
\Update_Ball|ALT_INV_Equal0~3_combout\ <= NOT \Update_Ball|Equal0~3_combout\;
\Update_Ball|ALT_INV_Equal0~2_combout\ <= NOT \Update_Ball|Equal0~2_combout\;
\Update_Ball|ALT_INV_Equal0~1_combout\ <= NOT \Update_Ball|Equal0~1_combout\;
\Update_Ball|ALT_INV_Equal0~0_combout\ <= NOT \Update_Ball|Equal0~0_combout\;
\Update_Paddle|ALT_INV_paddle_col_buffer[9]~3_combout\ <= NOT \Update_Paddle|paddle_col_buffer[9]~3_combout\;
\Update_Paddle|ALT_INV_Equal0~3_combout\ <= NOT \Update_Paddle|Equal0~3_combout\;
\Update_Paddle|ALT_INV_Equal0~2_combout\ <= NOT \Update_Paddle|Equal0~2_combout\;
\Update_Paddle|ALT_INV_Equal0~1_combout\ <= NOT \Update_Paddle|Equal0~1_combout\;
\Update_Paddle|ALT_INV_Equal0~0_combout\ <= NOT \Update_Paddle|Equal0~0_combout\;
\Update_Paddle|ALT_INV_paddle_col_buffer[9]~2_combout\ <= NOT \Update_Paddle|paddle_col_buffer[9]~2_combout\;
\Update_Paddle|ALT_INV_paddle_col_buffer[9]~1_combout\ <= NOT \Update_Paddle|paddle_col_buffer[9]~1_combout\;
\Update_Paddle|ALT_INV_Update_Paddle~0_combout\ <= NOT \Update_Paddle|Update_Paddle~0_combout\;
\ALT_INV_rst_paddle~combout\ <= NOT \rst_paddle~combout\;
\ALT_INV_life_lost~q\ <= NOT \life_lost~q\;
\VGA_Generator|Block_Generator|ALT_INV_Add0~1_combout\ <= NOT \VGA_Generator|Block_Generator|Add0~1_combout\;
\VGA_Generator|Block_Generator|ALT_INV_Add2~0_combout\ <= NOT \VGA_Generator|Block_Generator|Add2~0_combout\;
\Update_Blocks|ALT_INV_Decoder3~59_combout\ <= NOT \Update_Blocks|Decoder3~59_combout\;
\Update_Blocks|ALT_INV_Decoder3~58_combout\ <= NOT \Update_Blocks|Decoder3~58_combout\;
\Update_Blocks|ALT_INV_Decoder3~57_combout\ <= NOT \Update_Blocks|Decoder3~57_combout\;
\Update_Blocks|ALT_INV_Decoder3~56_combout\ <= NOT \Update_Blocks|Decoder3~56_combout\;
\Update_Blocks|ALT_INV_Decoder3~55_combout\ <= NOT \Update_Blocks|Decoder3~55_combout\;
\Update_Blocks|ALT_INV_Decoder3~54_combout\ <= NOT \Update_Blocks|Decoder3~54_combout\;
\Update_Blocks|ALT_INV_Decoder3~53_combout\ <= NOT \Update_Blocks|Decoder3~53_combout\;
\Update_Blocks|ALT_INV_Decoder3~52_combout\ <= NOT \Update_Blocks|Decoder3~52_combout\;
\Update_Blocks|ALT_INV_Decoder3~51_combout\ <= NOT \Update_Blocks|Decoder3~51_combout\;
\Update_Blocks|ALT_INV_Decoder3~50_combout\ <= NOT \Update_Blocks|Decoder3~50_combout\;
\Update_Blocks|ALT_INV_Decoder3~49_combout\ <= NOT \Update_Blocks|Decoder3~49_combout\;
\Update_Blocks|ALT_INV_Decoder3~48_combout\ <= NOT \Update_Blocks|Decoder3~48_combout\;
\Update_Blocks|ALT_INV_Decoder3~47_combout\ <= NOT \Update_Blocks|Decoder3~47_combout\;
\Update_Blocks|ALT_INV_Decoder3~46_combout\ <= NOT \Update_Blocks|Decoder3~46_combout\;
\Update_Blocks|ALT_INV_Decoder3~45_combout\ <= NOT \Update_Blocks|Decoder3~45_combout\;
\Update_Blocks|ALT_INV_Decoder3~44_combout\ <= NOT \Update_Blocks|Decoder3~44_combout\;
\Update_Blocks|ALT_INV_Decoder3~43_combout\ <= NOT \Update_Blocks|Decoder3~43_combout\;
\Update_Blocks|ALT_INV_Decoder3~42_combout\ <= NOT \Update_Blocks|Decoder3~42_combout\;
\Update_Blocks|ALT_INV_Decoder3~41_combout\ <= NOT \Update_Blocks|Decoder3~41_combout\;
\Update_Blocks|ALT_INV_Decoder3~40_combout\ <= NOT \Update_Blocks|Decoder3~40_combout\;
\Update_Blocks|ALT_INV_Decoder3~39_combout\ <= NOT \Update_Blocks|Decoder3~39_combout\;
\Update_Blocks|ALT_INV_Decoder3~38_combout\ <= NOT \Update_Blocks|Decoder3~38_combout\;
\Update_Blocks|ALT_INV_Decoder3~37_combout\ <= NOT \Update_Blocks|Decoder3~37_combout\;
\Update_Blocks|ALT_INV_Decoder3~36_combout\ <= NOT \Update_Blocks|Decoder3~36_combout\;
\Update_Blocks|ALT_INV_Decoder3~35_combout\ <= NOT \Update_Blocks|Decoder3~35_combout\;
\Update_Blocks|ALT_INV_Decoder3~34_combout\ <= NOT \Update_Blocks|Decoder3~34_combout\;
\Update_Blocks|ALT_INV_Decoder3~33_combout\ <= NOT \Update_Blocks|Decoder3~33_combout\;
\Update_Blocks|ALT_INV_Decoder3~32_combout\ <= NOT \Update_Blocks|Decoder3~32_combout\;
\Update_Blocks|ALT_INV_Decoder3~31_combout\ <= NOT \Update_Blocks|Decoder3~31_combout\;
\Update_Blocks|ALT_INV_Decoder3~30_combout\ <= NOT \Update_Blocks|Decoder3~30_combout\;
\Update_Blocks|ALT_INV_Decoder3~29_combout\ <= NOT \Update_Blocks|Decoder3~29_combout\;
\Update_Blocks|ALT_INV_Decoder3~28_combout\ <= NOT \Update_Blocks|Decoder3~28_combout\;
\Update_Blocks|ALT_INV_Decoder3~27_combout\ <= NOT \Update_Blocks|Decoder3~27_combout\;
\Update_Blocks|ALT_INV_Decoder3~26_combout\ <= NOT \Update_Blocks|Decoder3~26_combout\;
\Update_Blocks|ALT_INV_Decoder3~25_combout\ <= NOT \Update_Blocks|Decoder3~25_combout\;
\Update_Blocks|ALT_INV_Decoder3~24_combout\ <= NOT \Update_Blocks|Decoder3~24_combout\;
\Update_Blocks|ALT_INV_Decoder3~23_combout\ <= NOT \Update_Blocks|Decoder3~23_combout\;
\Update_Blocks|ALT_INV_Decoder3~22_combout\ <= NOT \Update_Blocks|Decoder3~22_combout\;
\Update_Blocks|ALT_INV_Decoder3~21_combout\ <= NOT \Update_Blocks|Decoder3~21_combout\;
\Update_Blocks|ALT_INV_Decoder3~20_combout\ <= NOT \Update_Blocks|Decoder3~20_combout\;
\Update_Blocks|ALT_INV_Decoder3~19_combout\ <= NOT \Update_Blocks|Decoder3~19_combout\;
\Update_Blocks|ALT_INV_Decoder3~18_combout\ <= NOT \Update_Blocks|Decoder3~18_combout\;
\Update_Blocks|ALT_INV_Decoder3~17_combout\ <= NOT \Update_Blocks|Decoder3~17_combout\;
\Update_Blocks|ALT_INV_Decoder3~16_combout\ <= NOT \Update_Blocks|Decoder3~16_combout\;
\VGA_Generator|Block_Generator|ALT_INV_Add1~4_combout\ <= NOT \VGA_Generator|Block_Generator|Add1~4_combout\;
\VGA_Generator|Block_Generator|ALT_INV_Add0~0_combout\ <= NOT \VGA_Generator|Block_Generator|Add0~0_combout\;
\VGA_Generator|Block_Generator|ALT_INV_Add1~3_combout\ <= NOT \VGA_Generator|Block_Generator|Add1~3_combout\;
\VGA_Generator|Block_Generator|ALT_INV_Add1~2_combout\ <= NOT \VGA_Generator|Block_Generator|Add1~2_combout\;
\Update_Blocks|ALT_INV_Decoder3~15_combout\ <= NOT \Update_Blocks|Decoder3~15_combout\;
\Update_Blocks|ALT_INV_Decoder3~14_combout\ <= NOT \Update_Blocks|Decoder3~14_combout\;
\Update_Blocks|ALT_INV_Decoder3~13_combout\ <= NOT \Update_Blocks|Decoder3~13_combout\;
\Update_Blocks|ALT_INV_Decoder3~12_combout\ <= NOT \Update_Blocks|Decoder3~12_combout\;
\Update_Blocks|ALT_INV_Decoder3~11_combout\ <= NOT \Update_Blocks|Decoder3~11_combout\;
\Update_Blocks|ALT_INV_Decoder3~10_combout\ <= NOT \Update_Blocks|Decoder3~10_combout\;
\Update_Blocks|ALT_INV_Decoder3~9_combout\ <= NOT \Update_Blocks|Decoder3~9_combout\;
\Update_Blocks|ALT_INV_Decoder3~8_combout\ <= NOT \Update_Blocks|Decoder3~8_combout\;
\Update_Blocks|ALT_INV_Decoder3~7_combout\ <= NOT \Update_Blocks|Decoder3~7_combout\;
\Update_Blocks|ALT_INV_Decoder3~6_combout\ <= NOT \Update_Blocks|Decoder3~6_combout\;
\Update_Blocks|ALT_INV_Decoder3~5_combout\ <= NOT \Update_Blocks|Decoder3~5_combout\;
\Update_Blocks|ALT_INV_Decoder3~4_combout\ <= NOT \Update_Blocks|Decoder3~4_combout\;
\VGA_Generator|VGA|ALT_INV_Equal0~2_combout\ <= NOT \VGA_Generator|VGA|Equal0~2_combout\;
\VGA_Generator|VGA|ALT_INV_Equal0~1_combout\ <= NOT \VGA_Generator|VGA|Equal0~1_combout\;
\VGA_Generator|VGA|ALT_INV_Equal1~2_combout\ <= NOT \VGA_Generator|VGA|Equal1~2_combout\;
\VGA_Generator|VGA|ALT_INV_Equal1~1_combout\ <= NOT \VGA_Generator|VGA|Equal1~1_combout\;
\VGA_Generator|VGA|ALT_INV_Equal1~0_combout\ <= NOT \VGA_Generator|VGA|Equal1~0_combout\;
\Update_Blocks|ALT_INV_Decoder3~3_combout\ <= NOT \Update_Blocks|Decoder3~3_combout\;
\Update_Blocks|ALT_INV_Decoder3~2_combout\ <= NOT \Update_Blocks|Decoder3~2_combout\;
\Update_Blocks|ALT_INV_Decoder3~1_combout\ <= NOT \Update_Blocks|Decoder3~1_combout\;
\ALT_INV_enable_rst~0_combout\ <= NOT \enable_rst~0_combout\;
\ALT_INV_enable_rst~q\ <= NOT \enable_rst~q\;
\ALT_INV_rst_blocks~0_combout\ <= NOT \rst_blocks~0_combout\;
\ALT_INV_game_won_delayed~q\ <= NOT \game_won_delayed~q\;
\ALT_INV_game_over_delayed~q\ <= NOT \game_over_delayed~q\;
\ALT_INV_level_cleared~q\ <= NOT \level_cleared~q\;
\Update_Blocks|ALT_INV_Update_Blocks~1_combout\ <= NOT \Update_Blocks|Update_Blocks~1_combout\;
\Update_Blocks|ALT_INV_Mux7~19_combout\ <= NOT \Update_Blocks|Mux7~19_combout\;
\Update_Blocks|ALT_INV_Mux7~18_combout\ <= NOT \Update_Blocks|Mux7~18_combout\;
\Update_Blocks|ALT_INV_Mux7~17_combout\ <= NOT \Update_Blocks|Mux7~17_combout\;
\Update_Blocks|ALT_INV_blocks_t~147_combout\ <= NOT \Update_Blocks|blocks_t~147_combout\;
\Update_Blocks|ALT_INV_blocks_t~146_combout\ <= NOT \Update_Blocks|blocks_t~146_combout\;
\Update_Blocks|ALT_INV_blocks_t~145_combout\ <= NOT \Update_Blocks|blocks_t~145_combout\;
\Update_Blocks|ALT_INV_blocks_t~144_combout\ <= NOT \Update_Blocks|blocks_t~144_combout\;
\Update_Blocks|ALT_INV_Mux7~16_combout\ <= NOT \Update_Blocks|Mux7~16_combout\;
\Update_Blocks|ALT_INV_blocks_t~143_combout\ <= NOT \Update_Blocks|blocks_t~143_combout\;
\Update_Blocks|ALT_INV_blocks_t~142_combout\ <= NOT \Update_Blocks|blocks_t~142_combout\;
\Update_Blocks|ALT_INV_blocks_t~141_combout\ <= NOT \Update_Blocks|blocks_t~141_combout\;
\Update_Blocks|ALT_INV_blocks_t~140_combout\ <= NOT \Update_Blocks|blocks_t~140_combout\;
\Update_Blocks|ALT_INV_Mux7~15_combout\ <= NOT \Update_Blocks|Mux7~15_combout\;
\Update_Blocks|ALT_INV_blocks_t~139_combout\ <= NOT \Update_Blocks|blocks_t~139_combout\;
\Update_Blocks|ALT_INV_blocks_t~138_combout\ <= NOT \Update_Blocks|blocks_t~138_combout\;
\Update_Blocks|ALT_INV_blocks_t~137_combout\ <= NOT \Update_Blocks|blocks_t~137_combout\;
\Update_Blocks|ALT_INV_blocks_t~136_combout\ <= NOT \Update_Blocks|blocks_t~136_combout\;
\Update_Blocks|ALT_INV_Mux7~14_combout\ <= NOT \Update_Blocks|Mux7~14_combout\;
\Update_Blocks|ALT_INV_Mux7~13_combout\ <= NOT \Update_Blocks|Mux7~13_combout\;
\Update_Blocks|ALT_INV_blocks_t~135_combout\ <= NOT \Update_Blocks|blocks_t~135_combout\;
\Update_Blocks|ALT_INV_blocks_t~134_combout\ <= NOT \Update_Blocks|blocks_t~134_combout\;
\Update_Blocks|ALT_INV_blocks_t~133_combout\ <= NOT \Update_Blocks|blocks_t~133_combout\;
\Update_Blocks|ALT_INV_blocks_t~132_combout\ <= NOT \Update_Blocks|blocks_t~132_combout\;
\Update_Blocks|ALT_INV_Mux7~12_combout\ <= NOT \Update_Blocks|Mux7~12_combout\;
\Update_Blocks|ALT_INV_blocks_t~131_combout\ <= NOT \Update_Blocks|blocks_t~131_combout\;
\Update_Blocks|ALT_INV_blocks_t~130_combout\ <= NOT \Update_Blocks|blocks_t~130_combout\;
\Update_Blocks|ALT_INV_blocks_t~129_combout\ <= NOT \Update_Blocks|blocks_t~129_combout\;
\Update_Blocks|ALT_INV_blocks_t~128_combout\ <= NOT \Update_Blocks|blocks_t~128_combout\;
\Update_Blocks|ALT_INV_Mux7~11_combout\ <= NOT \Update_Blocks|Mux7~11_combout\;
\Update_Blocks|ALT_INV_blocks_t~127_combout\ <= NOT \Update_Blocks|blocks_t~127_combout\;
\Update_Blocks|ALT_INV_blocks_t~126_combout\ <= NOT \Update_Blocks|blocks_t~126_combout\;
\Update_Blocks|ALT_INV_blocks_t~125_combout\ <= NOT \Update_Blocks|blocks_t~125_combout\;
\Update_Blocks|ALT_INV_blocks_t~124_combout\ <= NOT \Update_Blocks|blocks_t~124_combout\;
\Update_Blocks|ALT_INV_Mux7~10_combout\ <= NOT \Update_Blocks|Mux7~10_combout\;
\Update_Blocks|ALT_INV_blocks_t~123_combout\ <= NOT \Update_Blocks|blocks_t~123_combout\;
\Update_Blocks|ALT_INV_blocks_t~122_combout\ <= NOT \Update_Blocks|blocks_t~122_combout\;
\Update_Blocks|ALT_INV_blocks_t~121_combout\ <= NOT \Update_Blocks|blocks_t~121_combout\;
\Update_Blocks|ALT_INV_blocks_t~120_combout\ <= NOT \Update_Blocks|blocks_t~120_combout\;
\Update_Blocks|ALT_INV_Mux7~9_combout\ <= NOT \Update_Blocks|Mux7~9_combout\;
\Update_Blocks|ALT_INV_Mux7~8_combout\ <= NOT \Update_Blocks|Mux7~8_combout\;
\Update_Blocks|ALT_INV_blocks_t~119_combout\ <= NOT \Update_Blocks|blocks_t~119_combout\;
\Update_Blocks|ALT_INV_blocks_t~118_combout\ <= NOT \Update_Blocks|blocks_t~118_combout\;
\Update_Blocks|ALT_INV_blocks_t~117_combout\ <= NOT \Update_Blocks|blocks_t~117_combout\;
\Update_Blocks|ALT_INV_blocks_t~116_combout\ <= NOT \Update_Blocks|blocks_t~116_combout\;
\Update_Blocks|ALT_INV_Mux7~7_combout\ <= NOT \Update_Blocks|Mux7~7_combout\;
\Update_Blocks|ALT_INV_blocks_t~115_combout\ <= NOT \Update_Blocks|blocks_t~115_combout\;
\Update_Blocks|ALT_INV_blocks_t~114_combout\ <= NOT \Update_Blocks|blocks_t~114_combout\;
\Update_Blocks|ALT_INV_blocks_t~113_combout\ <= NOT \Update_Blocks|blocks_t~113_combout\;
\Update_Blocks|ALT_INV_blocks_t~112_combout\ <= NOT \Update_Blocks|blocks_t~112_combout\;
\Update_Blocks|ALT_INV_Mux7~6_combout\ <= NOT \Update_Blocks|Mux7~6_combout\;
\Update_Blocks|ALT_INV_blocks_t~111_combout\ <= NOT \Update_Blocks|blocks_t~111_combout\;
\Update_Blocks|ALT_INV_blocks_t~110_combout\ <= NOT \Update_Blocks|blocks_t~110_combout\;
\Update_Blocks|ALT_INV_blocks_t~109_combout\ <= NOT \Update_Blocks|blocks_t~109_combout\;
\Update_Blocks|ALT_INV_blocks_t~108_combout\ <= NOT \Update_Blocks|blocks_t~108_combout\;
\Update_Blocks|ALT_INV_Mux7~5_combout\ <= NOT \Update_Blocks|Mux7~5_combout\;
\Update_Blocks|ALT_INV_blocks_t~107_combout\ <= NOT \Update_Blocks|blocks_t~107_combout\;
\Update_Blocks|ALT_INV_blocks_t~106_combout\ <= NOT \Update_Blocks|blocks_t~106_combout\;
\Update_Blocks|ALT_INV_blocks_t~105_combout\ <= NOT \Update_Blocks|blocks_t~105_combout\;
\Update_Blocks|ALT_INV_blocks_t~104_combout\ <= NOT \Update_Blocks|blocks_t~104_combout\;
\Update_Blocks|ALT_INV_Mux7~4_combout\ <= NOT \Update_Blocks|Mux7~4_combout\;
\Update_Blocks|ALT_INV_Mux7~3_combout\ <= NOT \Update_Blocks|Mux7~3_combout\;
\Update_Blocks|ALT_INV_blocks_t~103_combout\ <= NOT \Update_Blocks|blocks_t~103_combout\;
\Update_Blocks|ALT_INV_blocks_t~102_combout\ <= NOT \Update_Blocks|blocks_t~102_combout\;
\Update_Blocks|ALT_INV_blocks_t~101_combout\ <= NOT \Update_Blocks|blocks_t~101_combout\;
\Update_Blocks|ALT_INV_blocks_t~100_combout\ <= NOT \Update_Blocks|blocks_t~100_combout\;
\Update_Blocks|ALT_INV_Mux7~2_combout\ <= NOT \Update_Blocks|Mux7~2_combout\;
\Update_Blocks|ALT_INV_blocks_t~99_combout\ <= NOT \Update_Blocks|blocks_t~99_combout\;
\Update_Blocks|ALT_INV_blocks_t~98_combout\ <= NOT \Update_Blocks|blocks_t~98_combout\;
\Update_Blocks|ALT_INV_blocks_t~97_combout\ <= NOT \Update_Blocks|blocks_t~97_combout\;
\Update_Blocks|ALT_INV_blocks_t~96_combout\ <= NOT \Update_Blocks|blocks_t~96_combout\;
\Update_Blocks|ALT_INV_Mux7~1_combout\ <= NOT \Update_Blocks|Mux7~1_combout\;
\Update_Blocks|ALT_INV_blocks_t~95_combout\ <= NOT \Update_Blocks|blocks_t~95_combout\;
\Update_Blocks|ALT_INV_blocks_t~94_combout\ <= NOT \Update_Blocks|blocks_t~94_combout\;
\Update_Blocks|ALT_INV_blocks_t~93_combout\ <= NOT \Update_Blocks|blocks_t~93_combout\;
\Update_Blocks|ALT_INV_blocks_t~92_combout\ <= NOT \Update_Blocks|blocks_t~92_combout\;
\Update_Blocks|ALT_INV_Mux7~0_combout\ <= NOT \Update_Blocks|Mux7~0_combout\;
\Update_Blocks|ALT_INV_blocks_t~91_combout\ <= NOT \Update_Blocks|blocks_t~91_combout\;
\Update_Blocks|ALT_INV_blocks_t~90_combout\ <= NOT \Update_Blocks|blocks_t~90_combout\;
\Update_Blocks|ALT_INV_blocks_t~89_combout\ <= NOT \Update_Blocks|blocks_t~89_combout\;
\Update_Blocks|ALT_INV_blocks_t~88_combout\ <= NOT \Update_Blocks|blocks_t~88_combout\;
\Update_Blocks|ALT_INV_Equal2~0_combout\ <= NOT \Update_Blocks|Equal2~0_combout\;
\Update_Blocks|ALT_INV_Mux6~19_combout\ <= NOT \Update_Blocks|Mux6~19_combout\;
\Update_Blocks|ALT_INV_block_index3[5]~5_combout\ <= NOT \Update_Blocks|block_index3[5]~5_combout\;
\Update_Blocks|ALT_INV_block_index3[4]~4_combout\ <= NOT \Update_Blocks|block_index3[4]~4_combout\;
\Update_Blocks|ALT_INV_Mux6~18_combout\ <= NOT \Update_Blocks|Mux6~18_combout\;
\Update_Blocks|ALT_INV_Mux6~17_combout\ <= NOT \Update_Blocks|Mux6~17_combout\;
\Update_Blocks|ALT_INV_blocks_t~87_combout\ <= NOT \Update_Blocks|blocks_t~87_combout\;
\Update_Blocks|ALT_INV_Decoder1~59_combout\ <= NOT \Update_Blocks|Decoder1~59_combout\;
\Update_Blocks|ALT_INV_Decoder0~61_combout\ <= NOT \Update_Blocks|Decoder0~61_combout\;
\Update_Blocks|ALT_INV_blocks_t~86_combout\ <= NOT \Update_Blocks|blocks_t~86_combout\;
\Update_Blocks|ALT_INV_Decoder1~58_combout\ <= NOT \Update_Blocks|Decoder1~58_combout\;
\Update_Blocks|ALT_INV_Decoder0~60_combout\ <= NOT \Update_Blocks|Decoder0~60_combout\;
\Update_Blocks|ALT_INV_blocks_t~85_combout\ <= NOT \Update_Blocks|blocks_t~85_combout\;
\Update_Blocks|ALT_INV_Decoder1~57_combout\ <= NOT \Update_Blocks|Decoder1~57_combout\;
\Update_Blocks|ALT_INV_blocks_t~84_combout\ <= NOT \Update_Blocks|blocks_t~84_combout\;
\Update_Blocks|ALT_INV_Decoder1~56_combout\ <= NOT \Update_Blocks|Decoder1~56_combout\;
\Update_Blocks|ALT_INV_Decoder0~59_combout\ <= NOT \Update_Blocks|Decoder0~59_combout\;
\Update_Blocks|ALT_INV_Mux6~16_combout\ <= NOT \Update_Blocks|Mux6~16_combout\;
\Update_Blocks|ALT_INV_blocks_t~83_combout\ <= NOT \Update_Blocks|blocks_t~83_combout\;
\Update_Blocks|ALT_INV_Decoder1~55_combout\ <= NOT \Update_Blocks|Decoder1~55_combout\;
\Update_Blocks|ALT_INV_blocks_t~82_combout\ <= NOT \Update_Blocks|blocks_t~82_combout\;
\Update_Blocks|ALT_INV_Decoder1~54_combout\ <= NOT \Update_Blocks|Decoder1~54_combout\;
\Update_Blocks|ALT_INV_blocks_t~81_combout\ <= NOT \Update_Blocks|blocks_t~81_combout\;
\Update_Blocks|ALT_INV_Decoder1~53_combout\ <= NOT \Update_Blocks|Decoder1~53_combout\;
\Update_Blocks|ALT_INV_Decoder0~58_combout\ <= NOT \Update_Blocks|Decoder0~58_combout\;
\Update_Blocks|ALT_INV_blocks_t~80_combout\ <= NOT \Update_Blocks|blocks_t~80_combout\;
\Update_Blocks|ALT_INV_Decoder1~52_combout\ <= NOT \Update_Blocks|Decoder1~52_combout\;
\Update_Blocks|ALT_INV_Decoder0~57_combout\ <= NOT \Update_Blocks|Decoder0~57_combout\;
\Update_Blocks|ALT_INV_Mux6~15_combout\ <= NOT \Update_Blocks|Mux6~15_combout\;
\Update_Blocks|ALT_INV_blocks_t~79_combout\ <= NOT \Update_Blocks|blocks_t~79_combout\;
\Update_Blocks|ALT_INV_Decoder1~51_combout\ <= NOT \Update_Blocks|Decoder1~51_combout\;
\Update_Blocks|ALT_INV_Decoder0~56_combout\ <= NOT \Update_Blocks|Decoder0~56_combout\;
\Update_Blocks|ALT_INV_blocks_t~78_combout\ <= NOT \Update_Blocks|blocks_t~78_combout\;
\Update_Blocks|ALT_INV_Decoder1~50_combout\ <= NOT \Update_Blocks|Decoder1~50_combout\;
\Update_Blocks|ALT_INV_Decoder0~55_combout\ <= NOT \Update_Blocks|Decoder0~55_combout\;
\Update_Blocks|ALT_INV_blocks_t~77_combout\ <= NOT \Update_Blocks|blocks_t~77_combout\;
\Update_Blocks|ALT_INV_Decoder1~49_combout\ <= NOT \Update_Blocks|Decoder1~49_combout\;
\Update_Blocks|ALT_INV_Decoder0~54_combout\ <= NOT \Update_Blocks|Decoder0~54_combout\;
\Update_Blocks|ALT_INV_blocks_t~76_combout\ <= NOT \Update_Blocks|blocks_t~76_combout\;
\Update_Blocks|ALT_INV_Decoder1~48_combout\ <= NOT \Update_Blocks|Decoder1~48_combout\;
\Update_Blocks|ALT_INV_Decoder0~53_combout\ <= NOT \Update_Blocks|Decoder0~53_combout\;
\Update_Blocks|ALT_INV_Mux6~14_combout\ <= NOT \Update_Blocks|Mux6~14_combout\;
\Update_Blocks|ALT_INV_Mux6~13_combout\ <= NOT \Update_Blocks|Mux6~13_combout\;
\Update_Blocks|ALT_INV_blocks_t~75_combout\ <= NOT \Update_Blocks|blocks_t~75_combout\;
\Update_Blocks|ALT_INV_Decoder1~47_combout\ <= NOT \Update_Blocks|Decoder1~47_combout\;
\Update_Blocks|ALT_INV_Decoder0~52_combout\ <= NOT \Update_Blocks|Decoder0~52_combout\;
\Update_Blocks|ALT_INV_blocks_t~74_combout\ <= NOT \Update_Blocks|blocks_t~74_combout\;
\Update_Blocks|ALT_INV_Decoder1~46_combout\ <= NOT \Update_Blocks|Decoder1~46_combout\;
\Update_Blocks|ALT_INV_Decoder0~51_combout\ <= NOT \Update_Blocks|Decoder0~51_combout\;
\Update_Blocks|ALT_INV_blocks_t~73_combout\ <= NOT \Update_Blocks|blocks_t~73_combout\;
\Update_Blocks|ALT_INV_Decoder1~45_combout\ <= NOT \Update_Blocks|Decoder1~45_combout\;
\Update_Blocks|ALT_INV_blocks_t~72_combout\ <= NOT \Update_Blocks|blocks_t~72_combout\;
\Update_Blocks|ALT_INV_Decoder1~44_combout\ <= NOT \Update_Blocks|Decoder1~44_combout\;
\Update_Blocks|ALT_INV_Decoder0~50_combout\ <= NOT \Update_Blocks|Decoder0~50_combout\;
\Update_Blocks|ALT_INV_Mux6~12_combout\ <= NOT \Update_Blocks|Mux6~12_combout\;
\Update_Blocks|ALT_INV_blocks_t~71_combout\ <= NOT \Update_Blocks|blocks_t~71_combout\;
\Update_Blocks|ALT_INV_Decoder1~43_combout\ <= NOT \Update_Blocks|Decoder1~43_combout\;
\Update_Blocks|ALT_INV_Decoder0~49_combout\ <= NOT \Update_Blocks|Decoder0~49_combout\;
\Update_Blocks|ALT_INV_blocks_t~70_combout\ <= NOT \Update_Blocks|blocks_t~70_combout\;
\Update_Blocks|ALT_INV_Decoder1~42_combout\ <= NOT \Update_Blocks|Decoder1~42_combout\;
\Update_Blocks|ALT_INV_Decoder0~48_combout\ <= NOT \Update_Blocks|Decoder0~48_combout\;
\Update_Blocks|ALT_INV_blocks_t~69_combout\ <= NOT \Update_Blocks|blocks_t~69_combout\;
\Update_Blocks|ALT_INV_Decoder1~41_combout\ <= NOT \Update_Blocks|Decoder1~41_combout\;
\Update_Blocks|ALT_INV_blocks_t~68_combout\ <= NOT \Update_Blocks|blocks_t~68_combout\;
\Update_Blocks|ALT_INV_Decoder1~40_combout\ <= NOT \Update_Blocks|Decoder1~40_combout\;
\Update_Blocks|ALT_INV_Decoder0~47_combout\ <= NOT \Update_Blocks|Decoder0~47_combout\;
\Update_Blocks|ALT_INV_Mux6~11_combout\ <= NOT \Update_Blocks|Mux6~11_combout\;
\Update_Blocks|ALT_INV_blocks_t~67_combout\ <= NOT \Update_Blocks|blocks_t~67_combout\;
\Update_Blocks|ALT_INV_Decoder1~39_combout\ <= NOT \Update_Blocks|Decoder1~39_combout\;
\Update_Blocks|ALT_INV_blocks_t~66_combout\ <= NOT \Update_Blocks|blocks_t~66_combout\;
\Update_Blocks|ALT_INV_Decoder1~38_combout\ <= NOT \Update_Blocks|Decoder1~38_combout\;
\Update_Blocks|ALT_INV_Decoder0~46_combout\ <= NOT \Update_Blocks|Decoder0~46_combout\;
\Update_Blocks|ALT_INV_blocks_t~65_combout\ <= NOT \Update_Blocks|blocks_t~65_combout\;
\Update_Blocks|ALT_INV_Decoder1~37_combout\ <= NOT \Update_Blocks|Decoder1~37_combout\;
\Update_Blocks|ALT_INV_Decoder0~45_combout\ <= NOT \Update_Blocks|Decoder0~45_combout\;
\Update_Blocks|ALT_INV_blocks_t~64_combout\ <= NOT \Update_Blocks|blocks_t~64_combout\;
\Update_Blocks|ALT_INV_Decoder1~36_combout\ <= NOT \Update_Blocks|Decoder1~36_combout\;
\Update_Blocks|ALT_INV_Decoder0~44_combout\ <= NOT \Update_Blocks|Decoder0~44_combout\;
\Update_Blocks|ALT_INV_Mux6~10_combout\ <= NOT \Update_Blocks|Mux6~10_combout\;
\Update_Blocks|ALT_INV_blocks_t~63_combout\ <= NOT \Update_Blocks|blocks_t~63_combout\;
\Update_Blocks|ALT_INV_Decoder1~35_combout\ <= NOT \Update_Blocks|Decoder1~35_combout\;
\Update_Blocks|ALT_INV_Decoder0~43_combout\ <= NOT \Update_Blocks|Decoder0~43_combout\;
\Update_Blocks|ALT_INV_blocks_t~62_combout\ <= NOT \Update_Blocks|blocks_t~62_combout\;
\Update_Blocks|ALT_INV_Decoder1~34_combout\ <= NOT \Update_Blocks|Decoder1~34_combout\;
\Update_Blocks|ALT_INV_Decoder0~42_combout\ <= NOT \Update_Blocks|Decoder0~42_combout\;
\Update_Blocks|ALT_INV_blocks_t~61_combout\ <= NOT \Update_Blocks|blocks_t~61_combout\;
\Update_Blocks|ALT_INV_Decoder1~33_combout\ <= NOT \Update_Blocks|Decoder1~33_combout\;
\Update_Blocks|ALT_INV_Decoder0~41_combout\ <= NOT \Update_Blocks|Decoder0~41_combout\;
\Update_Blocks|ALT_INV_blocks_t~60_combout\ <= NOT \Update_Blocks|blocks_t~60_combout\;
\Update_Blocks|ALT_INV_Decoder1~32_combout\ <= NOT \Update_Blocks|Decoder1~32_combout\;
\Update_Blocks|ALT_INV_Mux6~9_combout\ <= NOT \Update_Blocks|Mux6~9_combout\;
\Update_Blocks|ALT_INV_Mux6~8_combout\ <= NOT \Update_Blocks|Mux6~8_combout\;
\Update_Blocks|ALT_INV_blocks_t~59_combout\ <= NOT \Update_Blocks|blocks_t~59_combout\;
\Update_Blocks|ALT_INV_Decoder1~31_combout\ <= NOT \Update_Blocks|Decoder1~31_combout\;
\Update_Blocks|ALT_INV_blocks_t~58_combout\ <= NOT \Update_Blocks|blocks_t~58_combout\;
\Update_Blocks|ALT_INV_Decoder1~30_combout\ <= NOT \Update_Blocks|Decoder1~30_combout\;
\Update_Blocks|ALT_INV_blocks_t~57_combout\ <= NOT \Update_Blocks|blocks_t~57_combout\;
\Update_Blocks|ALT_INV_Decoder1~29_combout\ <= NOT \Update_Blocks|Decoder1~29_combout\;
\Update_Blocks|ALT_INV_Decoder0~40_combout\ <= NOT \Update_Blocks|Decoder0~40_combout\;
\Update_Blocks|ALT_INV_blocks_t~56_combout\ <= NOT \Update_Blocks|blocks_t~56_combout\;
\Update_Blocks|ALT_INV_Decoder1~28_combout\ <= NOT \Update_Blocks|Decoder1~28_combout\;
\Update_Blocks|ALT_INV_Decoder0~39_combout\ <= NOT \Update_Blocks|Decoder0~39_combout\;
\Update_Blocks|ALT_INV_Mux6~7_combout\ <= NOT \Update_Blocks|Mux6~7_combout\;
\Update_Blocks|ALT_INV_blocks_t~55_combout\ <= NOT \Update_Blocks|blocks_t~55_combout\;
\Update_Blocks|ALT_INV_Decoder1~27_combout\ <= NOT \Update_Blocks|Decoder1~27_combout\;
\Update_Blocks|ALT_INV_blocks_t~54_combout\ <= NOT \Update_Blocks|blocks_t~54_combout\;
\Update_Blocks|ALT_INV_Decoder1~26_combout\ <= NOT \Update_Blocks|Decoder1~26_combout\;
\Update_Blocks|ALT_INV_blocks_t~53_combout\ <= NOT \Update_Blocks|blocks_t~53_combout\;
\Update_Blocks|ALT_INV_Decoder1~25_combout\ <= NOT \Update_Blocks|Decoder1~25_combout\;
\Update_Blocks|ALT_INV_Decoder0~38_combout\ <= NOT \Update_Blocks|Decoder0~38_combout\;
\Update_Blocks|ALT_INV_blocks_t~52_combout\ <= NOT \Update_Blocks|blocks_t~52_combout\;
\Update_Blocks|ALT_INV_Decoder1~24_combout\ <= NOT \Update_Blocks|Decoder1~24_combout\;
\Update_Blocks|ALT_INV_Decoder0~37_combout\ <= NOT \Update_Blocks|Decoder0~37_combout\;
\Update_Blocks|ALT_INV_Mux6~6_combout\ <= NOT \Update_Blocks|Mux6~6_combout\;
\Update_Blocks|ALT_INV_blocks_t~51_combout\ <= NOT \Update_Blocks|blocks_t~51_combout\;
\Update_Blocks|ALT_INV_Decoder1~23_combout\ <= NOT \Update_Blocks|Decoder1~23_combout\;
\Update_Blocks|ALT_INV_blocks_t~50_combout\ <= NOT \Update_Blocks|blocks_t~50_combout\;
\Update_Blocks|ALT_INV_Decoder1~22_combout\ <= NOT \Update_Blocks|Decoder1~22_combout\;
\Update_Blocks|ALT_INV_blocks_t~49_combout\ <= NOT \Update_Blocks|blocks_t~49_combout\;
\Update_Blocks|ALT_INV_Decoder1~21_combout\ <= NOT \Update_Blocks|Decoder1~21_combout\;
\Update_Blocks|ALT_INV_Decoder0~36_combout\ <= NOT \Update_Blocks|Decoder0~36_combout\;
\Update_Blocks|ALT_INV_blocks_t~48_combout\ <= NOT \Update_Blocks|blocks_t~48_combout\;
\Update_Blocks|ALT_INV_Decoder1~20_combout\ <= NOT \Update_Blocks|Decoder1~20_combout\;
\Update_Blocks|ALT_INV_Decoder0~35_combout\ <= NOT \Update_Blocks|Decoder0~35_combout\;
\Update_Blocks|ALT_INV_Mux6~5_combout\ <= NOT \Update_Blocks|Mux6~5_combout\;
\Update_Blocks|ALT_INV_blocks_t~47_combout\ <= NOT \Update_Blocks|blocks_t~47_combout\;
\Update_Blocks|ALT_INV_Decoder1~19_combout\ <= NOT \Update_Blocks|Decoder1~19_combout\;
\Update_Blocks|ALT_INV_Decoder0~34_combout\ <= NOT \Update_Blocks|Decoder0~34_combout\;
\Update_Blocks|ALT_INV_blocks_t~46_combout\ <= NOT \Update_Blocks|blocks_t~46_combout\;
\Update_Blocks|ALT_INV_Decoder1~18_combout\ <= NOT \Update_Blocks|Decoder1~18_combout\;
\Update_Blocks|ALT_INV_Decoder0~33_combout\ <= NOT \Update_Blocks|Decoder0~33_combout\;
\Update_Blocks|ALT_INV_blocks_t~45_combout\ <= NOT \Update_Blocks|blocks_t~45_combout\;
\Update_Blocks|ALT_INV_Decoder1~17_combout\ <= NOT \Update_Blocks|Decoder1~17_combout\;
\Update_Blocks|ALT_INV_Decoder0~32_combout\ <= NOT \Update_Blocks|Decoder0~32_combout\;
\Update_Blocks|ALT_INV_blocks_t~44_combout\ <= NOT \Update_Blocks|blocks_t~44_combout\;
\Update_Blocks|ALT_INV_Decoder1~16_combout\ <= NOT \Update_Blocks|Decoder1~16_combout\;
\Update_Blocks|ALT_INV_Decoder0~31_combout\ <= NOT \Update_Blocks|Decoder0~31_combout\;
\Update_Blocks|ALT_INV_Mux6~4_combout\ <= NOT \Update_Blocks|Mux6~4_combout\;
\Update_Blocks|ALT_INV_block_index3[3]~3_combout\ <= NOT \Update_Blocks|block_index3[3]~3_combout\;
\Update_Blocks|ALT_INV_LessThan22~0_combout\ <= NOT \Update_Blocks|LessThan22~0_combout\;
\Update_Blocks|ALT_INV_Mux6~3_combout\ <= NOT \Update_Blocks|Mux6~3_combout\;
\Update_Blocks|ALT_INV_blocks_t~43_combout\ <= NOT \Update_Blocks|blocks_t~43_combout\;
\Update_Blocks|ALT_INV_Decoder1~15_combout\ <= NOT \Update_Blocks|Decoder1~15_combout\;
\Update_Blocks|ALT_INV_blocks_t~42_combout\ <= NOT \Update_Blocks|blocks_t~42_combout\;
\Update_Blocks|ALT_INV_Decoder1~14_combout\ <= NOT \Update_Blocks|Decoder1~14_combout\;
\Update_Blocks|ALT_INV_Decoder0~30_combout\ <= NOT \Update_Blocks|Decoder0~30_combout\;
\Update_Blocks|ALT_INV_blocks_t~41_combout\ <= NOT \Update_Blocks|blocks_t~41_combout\;
\Update_Blocks|ALT_INV_Decoder1~13_combout\ <= NOT \Update_Blocks|Decoder1~13_combout\;
\Update_Blocks|ALT_INV_Decoder0~29_combout\ <= NOT \Update_Blocks|Decoder0~29_combout\;
\Update_Blocks|ALT_INV_blocks_t~40_combout\ <= NOT \Update_Blocks|blocks_t~40_combout\;
\Update_Blocks|ALT_INV_Decoder1~12_combout\ <= NOT \Update_Blocks|Decoder1~12_combout\;
\Update_Blocks|ALT_INV_Decoder0~28_combout\ <= NOT \Update_Blocks|Decoder0~28_combout\;
\Update_Blocks|ALT_INV_Mux6~2_combout\ <= NOT \Update_Blocks|Mux6~2_combout\;
\Update_Blocks|ALT_INV_blocks_t~39_combout\ <= NOT \Update_Blocks|blocks_t~39_combout\;
\Update_Blocks|ALT_INV_Decoder1~11_combout\ <= NOT \Update_Blocks|Decoder1~11_combout\;
\Update_Blocks|ALT_INV_blocks_t~38_combout\ <= NOT \Update_Blocks|blocks_t~38_combout\;
\Update_Blocks|ALT_INV_Decoder1~10_combout\ <= NOT \Update_Blocks|Decoder1~10_combout\;
\Update_Blocks|ALT_INV_Decoder0~27_combout\ <= NOT \Update_Blocks|Decoder0~27_combout\;
\Update_Blocks|ALT_INV_blocks_t~37_combout\ <= NOT \Update_Blocks|blocks_t~37_combout\;
\Update_Blocks|ALT_INV_Decoder1~9_combout\ <= NOT \Update_Blocks|Decoder1~9_combout\;
\Update_Blocks|ALT_INV_Decoder0~26_combout\ <= NOT \Update_Blocks|Decoder0~26_combout\;
\Update_Blocks|ALT_INV_blocks_t~36_combout\ <= NOT \Update_Blocks|blocks_t~36_combout\;
\Update_Blocks|ALT_INV_Decoder1~8_combout\ <= NOT \Update_Blocks|Decoder1~8_combout\;
\Update_Blocks|ALT_INV_Decoder0~25_combout\ <= NOT \Update_Blocks|Decoder0~25_combout\;
\Update_Blocks|ALT_INV_Mux6~1_combout\ <= NOT \Update_Blocks|Mux6~1_combout\;
\Update_Blocks|ALT_INV_blocks_t~35_combout\ <= NOT \Update_Blocks|blocks_t~35_combout\;
\Update_Blocks|ALT_INV_Decoder1~7_combout\ <= NOT \Update_Blocks|Decoder1~7_combout\;
\Update_Blocks|ALT_INV_blocks_t~34_combout\ <= NOT \Update_Blocks|blocks_t~34_combout\;
\Update_Blocks|ALT_INV_Decoder1~6_combout\ <= NOT \Update_Blocks|Decoder1~6_combout\;
\Update_Blocks|ALT_INV_Decoder0~24_combout\ <= NOT \Update_Blocks|Decoder0~24_combout\;
\Update_Blocks|ALT_INV_blocks_t~33_combout\ <= NOT \Update_Blocks|blocks_t~33_combout\;
\Update_Blocks|ALT_INV_Decoder1~5_combout\ <= NOT \Update_Blocks|Decoder1~5_combout\;
\Update_Blocks|ALT_INV_Decoder0~23_combout\ <= NOT \Update_Blocks|Decoder0~23_combout\;
\Update_Blocks|ALT_INV_blocks_t~32_combout\ <= NOT \Update_Blocks|blocks_t~32_combout\;
\Update_Blocks|ALT_INV_Decoder1~4_combout\ <= NOT \Update_Blocks|Decoder1~4_combout\;
\Update_Blocks|ALT_INV_Decoder0~22_combout\ <= NOT \Update_Blocks|Decoder0~22_combout\;
\Update_Blocks|ALT_INV_Mux6~0_combout\ <= NOT \Update_Blocks|Mux6~0_combout\;
\Update_Blocks|ALT_INV_block_index3[1]~2_combout\ <= NOT \Update_Blocks|block_index3[1]~2_combout\;
\Update_Blocks|ALT_INV_block_index3[0]~1_combout\ <= NOT \Update_Blocks|block_index3[0]~1_combout\;
\Update_Blocks|ALT_INV_block_index3[5]~0_combout\ <= NOT \Update_Blocks|block_index3[5]~0_combout\;
\Update_Blocks|ALT_INV_Mux2~19_combout\ <= NOT \Update_Blocks|Mux2~19_combout\;
\Update_Blocks|ALT_INV_Mux2~18_combout\ <= NOT \Update_Blocks|Mux2~18_combout\;
\Update_Blocks|ALT_INV_Mux2~17_combout\ <= NOT \Update_Blocks|Mux2~17_combout\;
\Update_Blocks|ALT_INV_Mux2~16_combout\ <= NOT \Update_Blocks|Mux2~16_combout\;
\Update_Blocks|ALT_INV_Mux2~15_combout\ <= NOT \Update_Blocks|Mux2~15_combout\;
\Update_Blocks|ALT_INV_Mux2~14_combout\ <= NOT \Update_Blocks|Mux2~14_combout\;
\Update_Blocks|ALT_INV_Mux2~13_combout\ <= NOT \Update_Blocks|Mux2~13_combout\;
\Update_Blocks|ALT_INV_Mux2~12_combout\ <= NOT \Update_Blocks|Mux2~12_combout\;
\Update_Blocks|ALT_INV_Mux2~11_combout\ <= NOT \Update_Blocks|Mux2~11_combout\;
\Update_Blocks|ALT_INV_Mux2~10_combout\ <= NOT \Update_Blocks|Mux2~10_combout\;
\Update_Blocks|ALT_INV_Mux2~9_combout\ <= NOT \Update_Blocks|Mux2~9_combout\;
\Update_Blocks|ALT_INV_Mux2~8_combout\ <= NOT \Update_Blocks|Mux2~8_combout\;
\Update_Blocks|ALT_INV_Mux2~7_combout\ <= NOT \Update_Blocks|Mux2~7_combout\;
\Update_Blocks|ALT_INV_Mux2~6_combout\ <= NOT \Update_Blocks|Mux2~6_combout\;
\Update_Blocks|ALT_INV_Mux2~5_combout\ <= NOT \Update_Blocks|Mux2~5_combout\;
\Update_Blocks|ALT_INV_Mux2~4_combout\ <= NOT \Update_Blocks|Mux2~4_combout\;
\Update_Blocks|ALT_INV_Mux2~3_combout\ <= NOT \Update_Blocks|Mux2~3_combout\;
\Update_Blocks|ALT_INV_Mux2~2_combout\ <= NOT \Update_Blocks|Mux2~2_combout\;
\Update_Blocks|ALT_INV_Mux2~1_combout\ <= NOT \Update_Blocks|Mux2~1_combout\;
\Update_Blocks|ALT_INV_Mux2~0_combout\ <= NOT \Update_Blocks|Mux2~0_combout\;
\Update_Blocks|ALT_INV_Add14~1_combout\ <= NOT \Update_Blocks|Add14~1_combout\;
\Update_Blocks|ALT_INV_LessThan8~0_combout\ <= NOT \Update_Blocks|LessThan8~0_combout\;
\Update_Blocks|ALT_INV_Add14~0_combout\ <= NOT \Update_Blocks|Add14~0_combout\;
\Update_Blocks|ALT_INV_blocks_t~31_combout\ <= NOT \Update_Blocks|blocks_t~31_combout\;
\Update_Blocks|ALT_INV_Decoder1~3_combout\ <= NOT \Update_Blocks|Decoder1~3_combout\;
\Update_Blocks|ALT_INV_Decoder0~21_combout\ <= NOT \Update_Blocks|Decoder0~21_combout\;
\Update_Blocks|ALT_INV_blocks_t~30_combout\ <= NOT \Update_Blocks|blocks_t~30_combout\;
\Update_Blocks|ALT_INV_Decoder1~2_combout\ <= NOT \Update_Blocks|Decoder1~2_combout\;
\Update_Blocks|ALT_INV_Decoder0~20_combout\ <= NOT \Update_Blocks|Decoder0~20_combout\;
\Update_Blocks|ALT_INV_blocks_t~29_combout\ <= NOT \Update_Blocks|blocks_t~29_combout\;
\Update_Blocks|ALT_INV_Decoder1~1_combout\ <= NOT \Update_Blocks|Decoder1~1_combout\;
\Update_Blocks|ALT_INV_Decoder0~19_combout\ <= NOT \Update_Blocks|Decoder0~19_combout\;
\Update_Blocks|ALT_INV_blocks_t~28_combout\ <= NOT \Update_Blocks|blocks_t~28_combout\;
\Update_Blocks|ALT_INV_Decoder1~0_combout\ <= NOT \Update_Blocks|Decoder1~0_combout\;
\Update_Blocks|ALT_INV_Equal1~0_combout\ <= NOT \Update_Blocks|Equal1~0_combout\;
\Update_Blocks|ALT_INV_Mux5~19_combout\ <= NOT \Update_Blocks|Mux5~19_combout\;
\Update_Blocks|ALT_INV_block_index2[5]~6_combout\ <= NOT \Update_Blocks|block_index2[5]~6_combout\;
\Update_Blocks|ALT_INV_points_per_block~1_combout\ <= NOT \Update_Blocks|points_per_block~1_combout\;
\Update_Blocks|ALT_INV_block_index2[1]~5_combout\ <= NOT \Update_Blocks|block_index2[1]~5_combout\;
\Update_Blocks|ALT_INV_Mux5~18_combout\ <= NOT \Update_Blocks|Mux5~18_combout\;
\Update_Blocks|ALT_INV_Mux5~17_combout\ <= NOT \Update_Blocks|Mux5~17_combout\;
\Update_Blocks|ALT_INV_Decoder0~18_combout\ <= NOT \Update_Blocks|Decoder0~18_combout\;
\Update_Blocks|ALT_INV_Mux5~16_combout\ <= NOT \Update_Blocks|Mux5~16_combout\;
\Update_Blocks|ALT_INV_blocks_t~27_combout\ <= NOT \Update_Blocks|blocks_t~27_combout\;
\Update_Blocks|ALT_INV_blocks_t~26_combout\ <= NOT \Update_Blocks|blocks_t~26_combout\;
\Update_Blocks|ALT_INV_blocks_t~25_combout\ <= NOT \Update_Blocks|blocks_t~25_combout\;
\Update_Blocks|ALT_INV_blocks_t~24_combout\ <= NOT \Update_Blocks|blocks_t~24_combout\;
\Update_Blocks|ALT_INV_Mux5~15_combout\ <= NOT \Update_Blocks|Mux5~15_combout\;
\Update_Blocks|ALT_INV_blocks_t~23_combout\ <= NOT \Update_Blocks|blocks_t~23_combout\;
\Update_Blocks|ALT_INV_blocks_t~22_combout\ <= NOT \Update_Blocks|blocks_t~22_combout\;
\Update_Blocks|ALT_INV_Mux5~14_combout\ <= NOT \Update_Blocks|Mux5~14_combout\;
\Update_Blocks|ALT_INV_Mux5~13_combout\ <= NOT \Update_Blocks|Mux5~13_combout\;
\Update_Blocks|ALT_INV_Mux5~12_combout\ <= NOT \Update_Blocks|Mux5~12_combout\;
\Update_Blocks|ALT_INV_Decoder0~17_combout\ <= NOT \Update_Blocks|Decoder0~17_combout\;
\Update_Blocks|ALT_INV_score_accumulator~1_combout\ <= NOT \Update_Blocks|score_accumulator~1_combout\;
\Update_Blocks|ALT_INV_Decoder0~16_combout\ <= NOT \Update_Blocks|Decoder0~16_combout\;
\Update_Blocks|ALT_INV_Mux5~11_combout\ <= NOT \Update_Blocks|Mux5~11_combout\;
\Update_Blocks|ALT_INV_blocks_t~21_combout\ <= NOT \Update_Blocks|blocks_t~21_combout\;
\Update_Blocks|ALT_INV_blocks_t~20_combout\ <= NOT \Update_Blocks|blocks_t~20_combout\;
\Update_Blocks|ALT_INV_blocks_t~19_combout\ <= NOT \Update_Blocks|blocks_t~19_combout\;
\Update_Blocks|ALT_INV_blocks_t~18_combout\ <= NOT \Update_Blocks|blocks_t~18_combout\;
\Update_Blocks|ALT_INV_Mux5~10_combout\ <= NOT \Update_Blocks|Mux5~10_combout\;
\Update_Blocks|ALT_INV_blocks_t~17_combout\ <= NOT \Update_Blocks|blocks_t~17_combout\;
\Update_Blocks|ALT_INV_blocks_t~16_combout\ <= NOT \Update_Blocks|blocks_t~16_combout\;
\Update_Blocks|ALT_INV_blocks_t~15_combout\ <= NOT \Update_Blocks|blocks_t~15_combout\;
\Update_Blocks|ALT_INV_blocks_t~14_combout\ <= NOT \Update_Blocks|blocks_t~14_combout\;
\Update_Blocks|ALT_INV_Mux5~9_combout\ <= NOT \Update_Blocks|Mux5~9_combout\;
\Update_Blocks|ALT_INV_Mux5~8_combout\ <= NOT \Update_Blocks|Mux5~8_combout\;
\Update_Blocks|ALT_INV_Mux5~7_combout\ <= NOT \Update_Blocks|Mux5~7_combout\;
\Update_Blocks|ALT_INV_Mux5~6_combout\ <= NOT \Update_Blocks|Mux5~6_combout\;
\Update_Blocks|ALT_INV_blocks_t~13_combout\ <= NOT \Update_Blocks|blocks_t~13_combout\;
\Update_Blocks|ALT_INV_Decoder0~15_combout\ <= NOT \Update_Blocks|Decoder0~15_combout\;
\Update_Blocks|ALT_INV_blocks_t~12_combout\ <= NOT \Update_Blocks|blocks_t~12_combout\;
\Update_Blocks|ALT_INV_Decoder0~14_combout\ <= NOT \Update_Blocks|Decoder0~14_combout\;
\Update_Blocks|ALT_INV_blocks_t~11_combout\ <= NOT \Update_Blocks|blocks_t~11_combout\;
\Update_Blocks|ALT_INV_Decoder0~13_combout\ <= NOT \Update_Blocks|Decoder0~13_combout\;
\Update_Blocks|ALT_INV_blocks_t~10_combout\ <= NOT \Update_Blocks|blocks_t~10_combout\;
\Update_Blocks|ALT_INV_Decoder0~12_combout\ <= NOT \Update_Blocks|Decoder0~12_combout\;
\Update_Blocks|ALT_INV_Mux5~5_combout\ <= NOT \Update_Blocks|Mux5~5_combout\;
\Update_Blocks|ALT_INV_Decoder0~11_combout\ <= NOT \Update_Blocks|Decoder0~11_combout\;
\Update_Blocks|ALT_INV_blocks_t~9_combout\ <= NOT \Update_Blocks|blocks_t~9_combout\;
\Update_Blocks|ALT_INV_blocks_t~8_combout\ <= NOT \Update_Blocks|blocks_t~8_combout\;
\Update_Blocks|ALT_INV_Decoder0~10_combout\ <= NOT \Update_Blocks|Decoder0~10_combout\;
\Update_Blocks|ALT_INV_Mux5~4_combout\ <= NOT \Update_Blocks|Mux5~4_combout\;
\Update_Blocks|ALT_INV_block_index2[3]~4_combout\ <= NOT \Update_Blocks|block_index2[3]~4_combout\;
\Update_Blocks|ALT_INV_points_per_block~0_combout\ <= NOT \Update_Blocks|points_per_block~0_combout\;
\Update_Blocks|ALT_INV_Mux5~3_combout\ <= NOT \Update_Blocks|Mux5~3_combout\;
\Update_Blocks|ALT_INV_Update_Blocks~0_combout\ <= NOT \Update_Blocks|Update_Blocks~0_combout\;
\Update_Blocks|ALT_INV_Mux5~2_combout\ <= NOT \Update_Blocks|Mux5~2_combout\;
\Update_Blocks|ALT_INV_Decoder0~9_combout\ <= NOT \Update_Blocks|Decoder0~9_combout\;
\Update_Blocks|ALT_INV_Mux5~1_combout\ <= NOT \Update_Blocks|Mux5~1_combout\;
\Update_Blocks|ALT_INV_blocks_t~7_combout\ <= NOT \Update_Blocks|blocks_t~7_combout\;
\Update_Blocks|ALT_INV_Decoder0~8_combout\ <= NOT \Update_Blocks|Decoder0~8_combout\;
\Update_Blocks|ALT_INV_blocks_t~6_combout\ <= NOT \Update_Blocks|blocks_t~6_combout\;
\Update_Blocks|ALT_INV_Decoder0~7_combout\ <= NOT \Update_Blocks|Decoder0~7_combout\;
\Update_Blocks|ALT_INV_blocks_t~5_combout\ <= NOT \Update_Blocks|blocks_t~5_combout\;
\Update_Blocks|ALT_INV_Decoder0~6_combout\ <= NOT \Update_Blocks|Decoder0~6_combout\;
\Update_Blocks|ALT_INV_blocks_t~4_combout\ <= NOT \Update_Blocks|blocks_t~4_combout\;
\Update_Blocks|ALT_INV_Decoder0~5_combout\ <= NOT \Update_Blocks|Decoder0~5_combout\;
\Update_Blocks|ALT_INV_Mux5~0_combout\ <= NOT \Update_Blocks|Mux5~0_combout\;
\Update_Blocks|ALT_INV_block_index2[1]~3_combout\ <= NOT \Update_Blocks|block_index2[1]~3_combout\;
\Update_Blocks|ALT_INV_block_index2[0]~2_combout\ <= NOT \Update_Blocks|block_index2[0]~2_combout\;
\Update_Blocks|ALT_INV_block_index2[1]~1_combout\ <= NOT \Update_Blocks|block_index2[1]~1_combout\;
\Update_Blocks|ALT_INV_block_index2[1]~0_combout\ <= NOT \Update_Blocks|block_index2[1]~0_combout\;
\Update_Blocks|ALT_INV_Mux1~4_combout\ <= NOT \Update_Blocks|Mux1~4_combout\;
\Update_Blocks|ALT_INV_Add12~3_combout\ <= NOT \Update_Blocks|Add12~3_combout\;
\Update_Blocks|ALT_INV_Add12~2_combout\ <= NOT \Update_Blocks|Add12~2_combout\;
\Update_Blocks|ALT_INV_Mux1~3_combout\ <= NOT \Update_Blocks|Mux1~3_combout\;
\Update_Blocks|ALT_INV_Mux1~2_combout\ <= NOT \Update_Blocks|Mux1~2_combout\;
\Update_Blocks|ALT_INV_Mux1~1_combout\ <= NOT \Update_Blocks|Mux1~1_combout\;
\Update_Blocks|ALT_INV_Mux1~0_combout\ <= NOT \Update_Blocks|Mux1~0_combout\;
\Update_Blocks|ALT_INV_Add12~1_combout\ <= NOT \Update_Blocks|Add12~1_combout\;
\Update_Blocks|ALT_INV_Add10~2_combout\ <= NOT \Update_Blocks|Add10~2_combout\;
\Update_Blocks|ALT_INV_Add10~1_combout\ <= NOT \Update_Blocks|Add10~1_combout\;
\Update_Blocks|ALT_INV_Add12~0_combout\ <= NOT \Update_Blocks|Add12~0_combout\;
\Update_Blocks|ALT_INV_Add10~0_combout\ <= NOT \Update_Blocks|Add10~0_combout\;
\Update_Blocks|ALT_INV_blocks_t~3_combout\ <= NOT \Update_Blocks|blocks_t~3_combout\;
\Update_Blocks|ALT_INV_Decoder0~4_combout\ <= NOT \Update_Blocks|Decoder0~4_combout\;
\Update_Blocks|ALT_INV_blocks_t~2_combout\ <= NOT \Update_Blocks|blocks_t~2_combout\;
\Update_Blocks|ALT_INV_Decoder0~3_combout\ <= NOT \Update_Blocks|Decoder0~3_combout\;
\Update_Blocks|ALT_INV_blocks_t~1_combout\ <= NOT \Update_Blocks|blocks_t~1_combout\;
\Update_Blocks|ALT_INV_Decoder0~2_combout\ <= NOT \Update_Blocks|Decoder0~2_combout\;
\Update_Blocks|ALT_INV_blocks_t~0_combout\ <= NOT \Update_Blocks|blocks_t~0_combout\;
\Update_Blocks|ALT_INV_Decoder0~1_combout\ <= NOT \Update_Blocks|Decoder0~1_combout\;
\Update_Blocks|ALT_INV_Decoder0~0_combout\ <= NOT \Update_Blocks|Decoder0~0_combout\;
\Update_Blocks|ALT_INV_Mux4~19_combout\ <= NOT \Update_Blocks|Mux4~19_combout\;
\Update_Blocks|ALT_INV_Mux4~18_combout\ <= NOT \Update_Blocks|Mux4~18_combout\;
\Update_Blocks|ALT_INV_Mux4~17_combout\ <= NOT \Update_Blocks|Mux4~17_combout\;
\Update_Blocks|ALT_INV_Mux4~16_combout\ <= NOT \Update_Blocks|Mux4~16_combout\;
\Update_Blocks|ALT_INV_Mux4~15_combout\ <= NOT \Update_Blocks|Mux4~15_combout\;
\Update_Blocks|ALT_INV_Mux4~14_combout\ <= NOT \Update_Blocks|Mux4~14_combout\;
\Update_Blocks|ALT_INV_Mux4~13_combout\ <= NOT \Update_Blocks|Mux4~13_combout\;
\Update_Blocks|ALT_INV_Mux4~12_combout\ <= NOT \Update_Blocks|Mux4~12_combout\;
\Update_Blocks|ALT_INV_Mux4~11_combout\ <= NOT \Update_Blocks|Mux4~11_combout\;
\Update_Blocks|ALT_INV_Mux4~10_combout\ <= NOT \Update_Blocks|Mux4~10_combout\;
\Update_Blocks|ALT_INV_Mux4~9_combout\ <= NOT \Update_Blocks|Mux4~9_combout\;
\Update_Blocks|ALT_INV_Mux4~8_combout\ <= NOT \Update_Blocks|Mux4~8_combout\;
\Update_Blocks|ALT_INV_Mux4~7_combout\ <= NOT \Update_Blocks|Mux4~7_combout\;
\Update_Blocks|ALT_INV_Mux4~6_combout\ <= NOT \Update_Blocks|Mux4~6_combout\;
\Update_Blocks|ALT_INV_Mux4~5_combout\ <= NOT \Update_Blocks|Mux4~5_combout\;
\Update_Blocks|ALT_INV_Mux4~4_combout\ <= NOT \Update_Blocks|Mux4~4_combout\;
\Update_Blocks|ALT_INV_block_index1[2]~6_combout\ <= NOT \Update_Blocks|block_index1[2]~6_combout\;
\Update_Blocks|ALT_INV_Mux4~3_combout\ <= NOT \Update_Blocks|Mux4~3_combout\;
\Update_Blocks|ALT_INV_Mux4~2_combout\ <= NOT \Update_Blocks|Mux4~2_combout\;
\Update_Blocks|ALT_INV_Mux4~1_combout\ <= NOT \Update_Blocks|Mux4~1_combout\;
\Update_Blocks|ALT_INV_Mux4~0_combout\ <= NOT \Update_Blocks|Mux4~0_combout\;
\Update_Blocks|ALT_INV_block_index1[1]~5_combout\ <= NOT \Update_Blocks|block_index1[1]~5_combout\;
\Update_Blocks|ALT_INV_block_index1[0]~4_combout\ <= NOT \Update_Blocks|block_index1[0]~4_combout\;
\Update_Blocks|ALT_INV_block_index1[3]~3_combout\ <= NOT \Update_Blocks|block_index1[3]~3_combout\;
\Update_Blocks|ALT_INV_Add7~6_combout\ <= NOT \Update_Blocks|Add7~6_combout\;
\Update_Blocks|ALT_INV_Add7~5_combout\ <= NOT \Update_Blocks|Add7~5_combout\;
\Update_Blocks|ALT_INV_block_index1[4]~2_combout\ <= NOT \Update_Blocks|block_index1[4]~2_combout\;
\Update_Blocks|ALT_INV_score_accumulator~0_combout\ <= NOT \Update_Blocks|score_accumulator~0_combout\;
\Update_Blocks|ALT_INV_block_index1[5]~1_combout\ <= NOT \Update_Blocks|block_index1[5]~1_combout\;
\Update_Blocks|ALT_INV_block_index1[5]~0_combout\ <= NOT \Update_Blocks|block_index1[5]~0_combout\;
\Update_Blocks|ALT_INV_LessThan2~0_combout\ <= NOT \Update_Blocks|LessThan2~0_combout\;
\Update_Blocks|ALT_INV_Mux0~4_combout\ <= NOT \Update_Blocks|Mux0~4_combout\;
\Update_Blocks|ALT_INV_Add9~3_combout\ <= NOT \Update_Blocks|Add9~3_combout\;
\Update_Blocks|ALT_INV_Add7~4_combout\ <= NOT \Update_Blocks|Add7~4_combout\;
\Update_Blocks|ALT_INV_Mux0~3_combout\ <= NOT \Update_Blocks|Mux0~3_combout\;
\ALT_INV_rtl~39_combout\ <= NOT \rtl~39_combout\;
\ALT_INV_rtl~38_combout\ <= NOT \rtl~38_combout\;
\ALT_INV_rtl~37_combout\ <= NOT \rtl~37_combout\;
\ALT_INV_rtl~36_combout\ <= NOT \rtl~36_combout\;
\Update_Blocks|ALT_INV_Mux0~2_combout\ <= NOT \Update_Blocks|Mux0~2_combout\;
\ALT_INV_rtl~35_combout\ <= NOT \rtl~35_combout\;
\ALT_INV_rtl~34_combout\ <= NOT \rtl~34_combout\;
\ALT_INV_rtl~33_combout\ <= NOT \rtl~33_combout\;
\ALT_INV_rtl~32_combout\ <= NOT \rtl~32_combout\;
\Update_Blocks|ALT_INV_Mux0~1_combout\ <= NOT \Update_Blocks|Mux0~1_combout\;
\ALT_INV_rtl~30_combout\ <= NOT \rtl~30_combout\;
\ALT_INV_rtl~31_combout\ <= NOT \rtl~31_combout\;
\ALT_INV_rtl~29_combout\ <= NOT \rtl~29_combout\;
\Update_Blocks|ALT_INV_Mux0~0_combout\ <= NOT \Update_Blocks|Mux0~0_combout\;
\Update_Blocks|ALT_INV_Add9~2_combout\ <= NOT \Update_Blocks|Add9~2_combout\;
\Update_Blocks|ALT_INV_ball_col_next[7]~4_combout\ <= NOT \Update_Blocks|ball_col_next[7]~4_combout\;
\Update_Blocks|ALT_INV_ball_col_next[6]~3_combout\ <= NOT \Update_Blocks|ball_col_next[6]~3_combout\;
\Update_Blocks|ALT_INV_Add9~1_combout\ <= NOT \Update_Blocks|Add9~1_combout\;
\ALT_INV_rtl~28_combout\ <= NOT \rtl~28_combout\;
\ALT_INV_rtl~27_combout\ <= NOT \rtl~27_combout\;
\ALT_INV_rtl~26_combout\ <= NOT \rtl~26_combout\;
\ALT_INV_rtl~25_combout\ <= NOT \rtl~25_combout\;
\Update_Blocks|ALT_INV_Add7~3_combout\ <= NOT \Update_Blocks|Add7~3_combout\;
\Update_Blocks|ALT_INV_ball_col_next[4]~2_combout\ <= NOT \Update_Blocks|ball_col_next[4]~2_combout\;
\Update_Blocks|ALT_INV_Add7~2_combout\ <= NOT \Update_Blocks|Add7~2_combout\;
\Update_Blocks|ALT_INV_Add9~0_combout\ <= NOT \Update_Blocks|Add9~0_combout\;
\Update_Blocks|ALT_INV_Add6~2_combout\ <= NOT \Update_Blocks|Add6~2_combout\;
\Update_Blocks|ALT_INV_Add6~1_combout\ <= NOT \Update_Blocks|Add6~1_combout\;
\Update_Blocks|ALT_INV_Add6~0_combout\ <= NOT \Update_Blocks|Add6~0_combout\;
\Update_Blocks|ALT_INV_ball_col_next[9]~1_combout\ <= NOT \Update_Blocks|ball_col_next[9]~1_combout\;
\Update_Blocks|ALT_INV_ball_col_next[8]~0_combout\ <= NOT \Update_Blocks|ball_col_next[8]~0_combout\;
\Update_Blocks|ALT_INV_Add7~1_combout\ <= NOT \Update_Blocks|Add7~1_combout\;
\Update_Blocks|ALT_INV_Add7~0_combout\ <= NOT \Update_Blocks|Add7~0_combout\;
\Update_Ball|ALT_INV_ball_col_up_buffer~q\ <= NOT \Update_Ball|ball_col_up_buffer~q\;
\Update_Blocks|ALT_INV_Decoder3~0_combout\ <= NOT \Update_Blocks|Decoder3~0_combout\;
\Update_Blocks|ALT_INV_block_index4[5]~5_combout\ <= NOT \Update_Blocks|block_index4[5]~5_combout\;
\Update_Blocks|ALT_INV_block_index4[4]~4_combout\ <= NOT \Update_Blocks|block_index4[4]~4_combout\;
\Update_Blocks|ALT_INV_block_index4[3]~3_combout\ <= NOT \Update_Blocks|block_index4[3]~3_combout\;
\Update_Blocks|ALT_INV_LessThan26~0_combout\ <= NOT \Update_Blocks|LessThan26~0_combout\;
\Update_Blocks|ALT_INV_block_index4[1]~2_combout\ <= NOT \Update_Blocks|block_index4[1]~2_combout\;
\Update_Blocks|ALT_INV_block_index4[0]~1_combout\ <= NOT \Update_Blocks|block_index4[0]~1_combout\;
\Update_Blocks|ALT_INV_block_index4[5]~0_combout\ <= NOT \Update_Blocks|block_index4[5]~0_combout\;
\Update_Blocks|ALT_INV_find_block_index~0_combout\ <= NOT \Update_Blocks|find_block_index~0_combout\;
\Update_Wall|ALT_INV_row_bounce_buffer~0_combout\ <= NOT \Update_Wall|row_bounce_buffer~0_combout\;
\Update_Blocks|ALT_INV_ball_row_next[7]~3_combout\ <= NOT \Update_Blocks|ball_row_next[7]~3_combout\;
\Update_Blocks|ALT_INV_ball_row_next[6]~2_combout\ <= NOT \Update_Blocks|ball_row_next[6]~2_combout\;
\Update_Blocks|ALT_INV_ball_row_next[5]~1_combout\ <= NOT \Update_Blocks|ball_row_next[5]~1_combout\;
\Update_Blocks|ALT_INV_ball_row_next[4]~0_combout\ <= NOT \Update_Blocks|ball_row_next[4]~0_combout\;
\Update_Ball|ALT_INV_ball_row_up_buffer~q\ <= NOT \Update_Ball|ball_row_up_buffer~q\;
\Update_Blocks|ALT_INV_Mux3~19_combout\ <= NOT \Update_Blocks|Mux3~19_combout\;
\Update_Blocks|ALT_INV_Mux3~18_combout\ <= NOT \Update_Blocks|Mux3~18_combout\;
\Update_Blocks|ALT_INV_Mux3~17_combout\ <= NOT \Update_Blocks|Mux3~17_combout\;
\Update_Blocks|ALT_INV_Mux3~16_combout\ <= NOT \Update_Blocks|Mux3~16_combout\;
\Update_Blocks|ALT_INV_Mux3~15_combout\ <= NOT \Update_Blocks|Mux3~15_combout\;
\Update_Blocks|ALT_INV_Mux3~14_combout\ <= NOT \Update_Blocks|Mux3~14_combout\;
\Update_Blocks|ALT_INV_Mux3~13_combout\ <= NOT \Update_Blocks|Mux3~13_combout\;
\Update_Blocks|ALT_INV_Mux3~12_combout\ <= NOT \Update_Blocks|Mux3~12_combout\;
\Update_Blocks|ALT_INV_Mux3~11_combout\ <= NOT \Update_Blocks|Mux3~11_combout\;
\Update_Blocks|ALT_INV_Mux3~10_combout\ <= NOT \Update_Blocks|Mux3~10_combout\;
\Update_Blocks|ALT_INV_Mux3~9_combout\ <= NOT \Update_Blocks|Mux3~9_combout\;
\Update_Blocks|ALT_INV_Mux3~8_combout\ <= NOT \Update_Blocks|Mux3~8_combout\;
\Update_Blocks|ALT_INV_Mux3~7_combout\ <= NOT \Update_Blocks|Mux3~7_combout\;
\Update_Blocks|ALT_INV_Mux3~6_combout\ <= NOT \Update_Blocks|Mux3~6_combout\;
\Update_Blocks|ALT_INV_Mux3~5_combout\ <= NOT \Update_Blocks|Mux3~5_combout\;
\Update_Blocks|ALT_INV_Mux3~4_combout\ <= NOT \Update_Blocks|Mux3~4_combout\;
\Update_Blocks|ALT_INV_Mux3~3_combout\ <= NOT \Update_Blocks|Mux3~3_combout\;
\Update_Blocks|ALT_INV_Mux3~2_combout\ <= NOT \Update_Blocks|Mux3~2_combout\;
\Update_Blocks|ALT_INV_Mux3~1_combout\ <= NOT \Update_Blocks|Mux3~1_combout\;
\Update_Blocks|ALT_INV_Mux3~0_combout\ <= NOT \Update_Blocks|Mux3~0_combout\;
\Update_Blocks|ALT_INV_Add17~1_combout\ <= NOT \Update_Blocks|Add17~1_combout\;
\Update_Blocks|ALT_INV_LessThan10~0_combout\ <= NOT \Update_Blocks|LessThan10~0_combout\;
\Update_Blocks|ALT_INV_Add17~0_combout\ <= NOT \Update_Blocks|Add17~0_combout\;
\VGA_Generator|reg1|ALT_INV_dffs\(1) <= NOT \VGA_Generator|reg1|dffs\(1);
\VGA_Generator|reg1|ALT_INV_dffs\(2) <= NOT \VGA_Generator|reg1|dffs\(2);
\VGA_Generator|Text_Generator|ALT_INV_rgb[16]~2_combout\ <= NOT \VGA_Generator|Text_Generator|rgb[16]~2_combout\;
\ALT_INV_rtl~40_combout\ <= NOT \rtl~40_combout\;
\ALT_INV_rtl~61_combout\ <= NOT \rtl~61_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux6~1_combout\ <= NOT \VGA_Generator|Text_Generator|Mux6~1_combout\;
\VGA_Generator|Text_Generator|ALT_INV_LessThan35~0_combout\ <= NOT \VGA_Generator|Text_Generator|LessThan35~0_combout\;
\VGA_Generator|VGA|ALT_INV_column[9]~11_combout\ <= NOT \VGA_Generator|VGA|column[9]~11_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux6~0_combout\ <= NOT \VGA_Generator|Text_Generator|Mux6~0_combout\;
ALT_INV_life(2) <= NOT life(2);
ALT_INV_life(1) <= NOT life(1);
ALT_INV_life(0) <= NOT life(0);
\VGA_Generator|Text_Generator|ALT_INV_rgb[16]~1_combout\ <= NOT \VGA_Generator|Text_Generator|rgb[16]~1_combout\;
\VGA_Generator|Text_Generator|ALT_INV_rgb[16]~0_combout\ <= NOT \VGA_Generator|Text_Generator|rgb[16]~0_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Equal1~0_combout\ <= NOT \VGA_Generator|Text_Generator|Equal1~0_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Equal0~1_combout\ <= NOT \VGA_Generator|Text_Generator|Equal0~1_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Equal0~0_combout\ <= NOT \VGA_Generator|Text_Generator|Equal0~0_combout\;
\ALT_INV_rst~combout\ <= NOT \rst~combout\;
\ALT_INV_startup~q\ <= NOT \startup~q\;
\VGA_Generator|VGA|ALT_INV_LessThan9~1_combout\ <= NOT \VGA_Generator|VGA|LessThan9~1_combout\;
\VGA_Generator|VGA|ALT_INV_LessThan8~1_combout\ <= NOT \VGA_Generator|VGA|LessThan8~1_combout\;
\VGA_Generator|VGA|ALT_INV_LessThan8~0_combout\ <= NOT \VGA_Generator|VGA|LessThan8~0_combout\;
\VGA_Generator|ALT_INV_b[0]~3_combout\ <= NOT \VGA_Generator|b[0]~3_combout\;
\VGA_Generator|ALT_INV_b[7]~2_combout\ <= NOT \VGA_Generator|b[7]~2_combout\;
\VGA_Generator|ALT_INV_b[7]~1_combout\ <= NOT \VGA_Generator|b[7]~1_combout\;
\VGA_Generator|reg3|ALT_INV_dffs\(0) <= NOT \VGA_Generator|reg3|dffs\(0);
\VGA_Generator|ALT_INV_g[7]~2_combout\ <= NOT \VGA_Generator|g[7]~2_combout\;
\VGA_Generator|reg3|ALT_INV_dffs\(15) <= NOT \VGA_Generator|reg3|dffs\(15);
\VGA_Generator|ALT_INV_g[0]~1_combout\ <= NOT \VGA_Generator|g[0]~1_combout\;
\VGA_Generator|ALT_INV_g[0]~0_combout\ <= NOT \VGA_Generator|g[0]~0_combout\;
\VGA_Generator|Block_Generator|ALT_INV_rgb~0_combout\ <= NOT \VGA_Generator|Block_Generator|rgb~0_combout\;
\VGA_Generator|reg3|ALT_INV_dffs\(10) <= NOT \VGA_Generator|reg3|dffs\(10);
\VGA_Generator|ALT_INV_r[7]~8_combout\ <= NOT \VGA_Generator|r[7]~8_combout\;
\VGA_Generator|ALT_INV_r[7]~7_combout\ <= NOT \VGA_Generator|r[7]~7_combout\;
\VGA_Generator|ALT_INV_r[7]~6_combout\ <= NOT \VGA_Generator|r[7]~6_combout\;
\VGA_Generator|ALT_INV_r[7]~5_combout\ <= NOT \VGA_Generator|r[7]~5_combout\;
\VGA_Generator|ALT_INV_r[0]~4_combout\ <= NOT \VGA_Generator|r[0]~4_combout\;
\VGA_Generator|VGA|ALT_INV_blanking~1_combout\ <= NOT \VGA_Generator|VGA|blanking~1_combout\;
\VGA_Generator|VGA|ALT_INV_blanking~0_combout\ <= NOT \VGA_Generator|VGA|blanking~0_combout\;
\VGA_Generator|VGA|ALT_INV_LessThan3~0_combout\ <= NOT \VGA_Generator|VGA|LessThan3~0_combout\;
\VGA_Generator|ALT_INV_b[7]~0_combout\ <= NOT \VGA_Generator|b[7]~0_combout\;
\VGA_Generator|Ball_Generator|ALT_INV_show_bit~3_combout\ <= NOT \VGA_Generator|Ball_Generator|show_bit~3_combout\;
\VGA_Generator|Ball_Generator|ALT_INV_show_bit~2_combout\ <= NOT \VGA_Generator|Ball_Generator|show_bit~2_combout\;
\VGA_Generator|Ball_Generator|ALT_INV_show_bit~1_combout\ <= NOT \VGA_Generator|Ball_Generator|show_bit~1_combout\;
\VGA_Generator|Ball_Generator|ALT_INV_show_bit~0_combout\ <= NOT \VGA_Generator|Ball_Generator|show_bit~0_combout\;
\VGA_Generator|Ball_Generator|ALT_INV_Mux2~2_combout\ <= NOT \VGA_Generator|Ball_Generator|Mux2~2_combout\;
\VGA_Generator|Ball_Generator|ALT_INV_Mux2~1_combout\ <= NOT \VGA_Generator|Ball_Generator|Mux2~1_combout\;
\VGA_Generator|Ball_Generator|ALT_INV_Mux2~0_combout\ <= NOT \VGA_Generator|Ball_Generator|Mux2~0_combout\;
\VGA_Generator|Ball_Generator|ALT_INV_Add1~0_combout\ <= NOT \VGA_Generator|Ball_Generator|Add1~0_combout\;
\VGA_Generator|Ball_Generator|ALT_INV_Mux1~0_combout\ <= NOT \VGA_Generator|Ball_Generator|Mux1~0_combout\;
\VGA_Generator|Ball_Generator|ALT_INV_LessThan0~3_combout\ <= NOT \VGA_Generator|Ball_Generator|LessThan0~3_combout\;
\VGA_Generator|Ball_Generator|ALT_INV_LessThan0~2_combout\ <= NOT \VGA_Generator|Ball_Generator|LessThan0~2_combout\;
\VGA_Generator|Ball_Generator|ALT_INV_LessThan0~1_combout\ <= NOT \VGA_Generator|Ball_Generator|LessThan0~1_combout\;
\VGA_Generator|Ball_Generator|ALT_INV_LessThan2~6_combout\ <= NOT \VGA_Generator|Ball_Generator|LessThan2~6_combout\;
\VGA_Generator|Ball_Generator|ALT_INV_LessThan2~5_combout\ <= NOT \VGA_Generator|Ball_Generator|LessThan2~5_combout\;
\VGA_Generator|Ball_Generator|ALT_INV_LessThan2~4_combout\ <= NOT \VGA_Generator|Ball_Generator|LessThan2~4_combout\;
\VGA_Generator|Ball_Generator|ALT_INV_LessThan2~3_combout\ <= NOT \VGA_Generator|Ball_Generator|LessThan2~3_combout\;
\VGA_Generator|Ball_Generator|ALT_INV_LessThan2~2_combout\ <= NOT \VGA_Generator|Ball_Generator|LessThan2~2_combout\;
\VGA_Generator|Ball_Generator|ALT_INV_LessThan2~1_combout\ <= NOT \VGA_Generator|Ball_Generator|LessThan2~1_combout\;
\VGA_Generator|Ball_Generator|ALT_INV_LessThan3~4_combout\ <= NOT \VGA_Generator|Ball_Generator|LessThan3~4_combout\;
\VGA_Generator|Ball_Generator|ALT_INV_LessThan3~3_combout\ <= NOT \VGA_Generator|Ball_Generator|LessThan3~3_combout\;
\VGA_Generator|Ball_Generator|ALT_INV_LessThan3~2_combout\ <= NOT \VGA_Generator|Ball_Generator|LessThan3~2_combout\;
\VGA_Generator|Ball_Generator|ALT_INV_LessThan2~0_combout\ <= NOT \VGA_Generator|Ball_Generator|LessThan2~0_combout\;
\VGA_Generator|Ball_Generator|ALT_INV_LessThan3~1_combout\ <= NOT \VGA_Generator|Ball_Generator|LessThan3~1_combout\;
\VGA_Generator|Ball_Generator|ALT_INV_LessThan3~0_combout\ <= NOT \VGA_Generator|Ball_Generator|LessThan3~0_combout\;
\VGA_Generator|VGA|ALT_INV_row[6]~8_combout\ <= NOT \VGA_Generator|VGA|row[6]~8_combout\;
\VGA_Generator|VGA|ALT_INV_row[5]~7_combout\ <= NOT \VGA_Generator|VGA|row[5]~7_combout\;
\VGA_Generator|VGA|ALT_INV_row[8]~6_combout\ <= NOT \VGA_Generator|VGA|row[8]~6_combout\;
\VGA_Generator|VGA|ALT_INV_row[7]~5_combout\ <= NOT \VGA_Generator|VGA|row[7]~5_combout\;
\VGA_Generator|Ball_Generator|ALT_INV_LessThan1~3_combout\ <= NOT \VGA_Generator|Ball_Generator|LessThan1~3_combout\;
\VGA_Generator|Ball_Generator|ALT_INV_LessThan1~2_combout\ <= NOT \VGA_Generator|Ball_Generator|LessThan1~2_combout\;
\VGA_Generator|Ball_Generator|ALT_INV_LessThan1~1_combout\ <= NOT \VGA_Generator|Ball_Generator|LessThan1~1_combout\;
\VGA_Generator|Ball_Generator|ALT_INV_LessThan1~0_combout\ <= NOT \VGA_Generator|Ball_Generator|LessThan1~0_combout\;
\VGA_Generator|Ball_Generator|ALT_INV_LessThan0~0_combout\ <= NOT \VGA_Generator|Ball_Generator|LessThan0~0_combout\;
\VGA_Generator|ALT_INV_r~3_combout\ <= NOT \VGA_Generator|r~3_combout\;
\VGA_Generator|ALT_INV_r~2_combout\ <= NOT \VGA_Generator|r~2_combout\;
\VGA_Generator|Paddle_Generator|ALT_INV_LessThan2~4_combout\ <= NOT \VGA_Generator|Paddle_Generator|LessThan2~4_combout\;
\VGA_Generator|Paddle_Generator|ALT_INV_LessThan3~1_combout\ <= NOT \VGA_Generator|Paddle_Generator|LessThan3~1_combout\;
\VGA_Generator|Paddle_Generator|ALT_INV_LessThan3~0_combout\ <= NOT \VGA_Generator|Paddle_Generator|LessThan3~0_combout\;
\VGA_Generator|Paddle_Generator|ALT_INV_LessThan2~3_combout\ <= NOT \VGA_Generator|Paddle_Generator|LessThan2~3_combout\;
\VGA_Generator|Paddle_Generator|ALT_INV_LessThan2~2_combout\ <= NOT \VGA_Generator|Paddle_Generator|LessThan2~2_combout\;
\Update_Paddle|ALT_INV_paddle_col_buffer\(0) <= NOT \Update_Paddle|paddle_col_buffer\(0);
\Update_Paddle|ALT_INV_paddle_col_buffer\(1) <= NOT \Update_Paddle|paddle_col_buffer\(1);
\Update_Paddle|ALT_INV_paddle_col_buffer\(2) <= NOT \Update_Paddle|paddle_col_buffer\(2);
\Update_Paddle|ALT_INV_paddle_col_buffer\(3) <= NOT \Update_Paddle|paddle_col_buffer\(3);
\Update_Paddle|ALT_INV_paddle_col_buffer\(4) <= NOT \Update_Paddle|paddle_col_buffer\(4);
\VGA_Generator|Paddle_Generator|ALT_INV_LessThan2~1_combout\ <= NOT \VGA_Generator|Paddle_Generator|LessThan2~1_combout\;
\VGA_Generator|Paddle_Generator|ALT_INV_LessThan2~0_combout\ <= NOT \VGA_Generator|Paddle_Generator|LessThan2~0_combout\;
\Update_Paddle|ALT_INV_paddle_col_buffer\(5) <= NOT \Update_Paddle|paddle_col_buffer\(5);
\Update_Paddle|ALT_INV_paddle_col_buffer\(6) <= NOT \Update_Paddle|paddle_col_buffer\(6);
\VGA_Generator|VGA|ALT_INV_column[6]~10_combout\ <= NOT \VGA_Generator|VGA|column[6]~10_combout\;
\VGA_Generator|VGA|ALT_INV_column[7]~9_combout\ <= NOT \VGA_Generator|VGA|column[7]~9_combout\;
\Update_Paddle|ALT_INV_paddle_col_buffer\(8) <= NOT \Update_Paddle|paddle_col_buffer\(8);
\Update_Paddle|ALT_INV_paddle_col_buffer\(7) <= NOT \Update_Paddle|paddle_col_buffer\(7);
\Update_Paddle|ALT_INV_paddle_col_buffer\(9) <= NOT \Update_Paddle|paddle_col_buffer\(9);
\VGA_Generator|Wall_Generator|ALT_INV_rgb[0]~1_combout\ <= NOT \VGA_Generator|Wall_Generator|rgb[0]~1_combout\;
\VGA_Generator|Wall_Generator|ALT_INV_rgb[0]~0_combout\ <= NOT \VGA_Generator|Wall_Generator|rgb[0]~0_combout\;
\VGA_Generator|Paddle_Generator|ALT_INV_LessThan1~1_combout\ <= NOT \VGA_Generator|Paddle_Generator|LessThan1~1_combout\;
\VGA_Generator|ALT_INV_r[0]~1_combout\ <= NOT \VGA_Generator|r[0]~1_combout\;
\VGA_Generator|ALT_INV_r[0]~0_combout\ <= NOT \VGA_Generator|r[0]~0_combout\;
\VGA_Generator|Block_Generator|ALT_INV_show_bit~1_combout\ <= NOT \VGA_Generator|Block_Generator|show_bit~1_combout\;
\VGA_Generator|Block_Generator|ALT_INV_show_bit~0_combout\ <= NOT \VGA_Generator|Block_Generator|show_bit~0_combout\;
\VGA_Generator|VGA|ALT_INV_column[0]~8_combout\ <= NOT \VGA_Generator|VGA|column[0]~8_combout\;
\VGA_Generator|VGA|ALT_INV_column[1]~7_combout\ <= NOT \VGA_Generator|VGA|column[1]~7_combout\;
\VGA_Generator|VGA|ALT_INV_column[2]~6_combout\ <= NOT \VGA_Generator|VGA|column[2]~6_combout\;
\VGA_Generator|VGA|ALT_INV_column[3]~5_combout\ <= NOT \VGA_Generator|VGA|column[3]~5_combout\;
\VGA_Generator|VGA|ALT_INV_column[5]~4_combout\ <= NOT \VGA_Generator|VGA|column[5]~4_combout\;
\VGA_Generator|VGA|ALT_INV_Add1~2_combout\ <= NOT \VGA_Generator|VGA|Add1~2_combout\;
\VGA_Generator|VGA|ALT_INV_column[4]~3_combout\ <= NOT \VGA_Generator|VGA|column[4]~3_combout\;
\VGA_Generator|VGA|ALT_INV_row[0]~4_combout\ <= NOT \VGA_Generator|VGA|row[0]~4_combout\;
\VGA_Generator|VGA|ALT_INV_row[2]~3_combout\ <= NOT \VGA_Generator|VGA|row[2]~3_combout\;
\VGA_Generator|VGA|ALT_INV_row[3]~2_combout\ <= NOT \VGA_Generator|VGA|row[3]~2_combout\;
\VGA_Generator|VGA|ALT_INV_row[1]~1_combout\ <= NOT \VGA_Generator|VGA|row[1]~1_combout\;
\VGA_Generator|VGA|ALT_INV_row[4]~0_combout\ <= NOT \VGA_Generator|VGA|row[4]~0_combout\;
\VGA_Generator|Block_Generator|ALT_INV_Equal0~1_combout\ <= NOT \VGA_Generator|Block_Generator|Equal0~1_combout\;
\VGA_Generator|Block_Generator|ALT_INV_Equal0~0_combout\ <= NOT \VGA_Generator|Block_Generator|Equal0~0_combout\;
\VGA_Generator|Block_Generator|ALT_INV_Mux0~18_combout\ <= NOT \VGA_Generator|Block_Generator|Mux0~18_combout\;
\VGA_Generator|Block_Generator|ALT_INV_Mux0~17_combout\ <= NOT \VGA_Generator|Block_Generator|Mux0~17_combout\;
\Update_Blocks|ALT_INV_blocks_buffer\(55) <= NOT \Update_Blocks|blocks_buffer\(55);
\Update_Blocks|ALT_INV_blocks_buffer\(54) <= NOT \Update_Blocks|blocks_buffer\(54);
\Update_Blocks|ALT_INV_blocks_buffer\(53) <= NOT \Update_Blocks|blocks_buffer\(53);
\Update_Blocks|ALT_INV_blocks_buffer\(52) <= NOT \Update_Blocks|blocks_buffer\(52);
\VGA_Generator|Block_Generator|ALT_INV_Mux0~16_combout\ <= NOT \VGA_Generator|Block_Generator|Mux0~16_combout\;
\Update_Blocks|ALT_INV_blocks_buffer\(51) <= NOT \Update_Blocks|blocks_buffer\(51);
\Update_Blocks|ALT_INV_blocks_buffer\(50) <= NOT \Update_Blocks|blocks_buffer\(50);
\Update_Blocks|ALT_INV_blocks_buffer\(49) <= NOT \Update_Blocks|blocks_buffer\(49);
\Update_Blocks|ALT_INV_blocks_buffer\(48) <= NOT \Update_Blocks|blocks_buffer\(48);
\VGA_Generator|Block_Generator|ALT_INV_Mux0~15_combout\ <= NOT \VGA_Generator|Block_Generator|Mux0~15_combout\;
\Update_Blocks|ALT_INV_blocks_buffer\(59) <= NOT \Update_Blocks|blocks_buffer\(59);
\Update_Blocks|ALT_INV_blocks_buffer\(58) <= NOT \Update_Blocks|blocks_buffer\(58);
\Update_Blocks|ALT_INV_blocks_buffer\(57) <= NOT \Update_Blocks|blocks_buffer\(57);
\Update_Blocks|ALT_INV_blocks_buffer\(56) <= NOT \Update_Blocks|blocks_buffer\(56);
\VGA_Generator|Block_Generator|ALT_INV_Mux0~14_combout\ <= NOT \VGA_Generator|Block_Generator|Mux0~14_combout\;
\VGA_Generator|Block_Generator|ALT_INV_Mux0~13_combout\ <= NOT \VGA_Generator|Block_Generator|Mux0~13_combout\;
\Update_Blocks|ALT_INV_blocks_buffer\(47) <= NOT \Update_Blocks|blocks_buffer\(47);
\Update_Blocks|ALT_INV_blocks_buffer\(46) <= NOT \Update_Blocks|blocks_buffer\(46);
\Update_Blocks|ALT_INV_blocks_buffer\(45) <= NOT \Update_Blocks|blocks_buffer\(45);
\Update_Blocks|ALT_INV_blocks_buffer\(44) <= NOT \Update_Blocks|blocks_buffer\(44);
\VGA_Generator|Block_Generator|ALT_INV_Mux0~12_combout\ <= NOT \VGA_Generator|Block_Generator|Mux0~12_combout\;
\Update_Blocks|ALT_INV_blocks_buffer\(43) <= NOT \Update_Blocks|blocks_buffer\(43);
\Update_Blocks|ALT_INV_blocks_buffer\(42) <= NOT \Update_Blocks|blocks_buffer\(42);
\Update_Blocks|ALT_INV_blocks_buffer\(41) <= NOT \Update_Blocks|blocks_buffer\(41);
\Update_Blocks|ALT_INV_blocks_buffer\(40) <= NOT \Update_Blocks|blocks_buffer\(40);
\VGA_Generator|Block_Generator|ALT_INV_Mux0~11_combout\ <= NOT \VGA_Generator|Block_Generator|Mux0~11_combout\;
\Update_Blocks|ALT_INV_blocks_buffer\(39) <= NOT \Update_Blocks|blocks_buffer\(39);
\Update_Blocks|ALT_INV_blocks_buffer\(38) <= NOT \Update_Blocks|blocks_buffer\(38);
\Update_Blocks|ALT_INV_blocks_buffer\(37) <= NOT \Update_Blocks|blocks_buffer\(37);
\Update_Blocks|ALT_INV_blocks_buffer\(36) <= NOT \Update_Blocks|blocks_buffer\(36);
\VGA_Generator|Block_Generator|ALT_INV_Mux0~10_combout\ <= NOT \VGA_Generator|Block_Generator|Mux0~10_combout\;
\Update_Blocks|ALT_INV_blocks_buffer\(35) <= NOT \Update_Blocks|blocks_buffer\(35);
\Update_Blocks|ALT_INV_blocks_buffer\(34) <= NOT \Update_Blocks|blocks_buffer\(34);
\Update_Blocks|ALT_INV_blocks_buffer\(33) <= NOT \Update_Blocks|blocks_buffer\(33);
\Update_Blocks|ALT_INV_blocks_buffer\(32) <= NOT \Update_Blocks|blocks_buffer\(32);
\VGA_Generator|Block_Generator|ALT_INV_Mux0~9_combout\ <= NOT \VGA_Generator|Block_Generator|Mux0~9_combout\;
\VGA_Generator|Block_Generator|ALT_INV_Mux0~8_combout\ <= NOT \VGA_Generator|Block_Generator|Mux0~8_combout\;
\Update_Blocks|ALT_INV_blocks_buffer\(31) <= NOT \Update_Blocks|blocks_buffer\(31);
\Update_Blocks|ALT_INV_blocks_buffer\(30) <= NOT \Update_Blocks|blocks_buffer\(30);
\Update_Blocks|ALT_INV_blocks_buffer\(29) <= NOT \Update_Blocks|blocks_buffer\(29);
\Update_Blocks|ALT_INV_blocks_buffer\(28) <= NOT \Update_Blocks|blocks_buffer\(28);
\VGA_Generator|Block_Generator|ALT_INV_Mux0~7_combout\ <= NOT \VGA_Generator|Block_Generator|Mux0~7_combout\;
\Update_Blocks|ALT_INV_blocks_buffer\(27) <= NOT \Update_Blocks|blocks_buffer\(27);
\Update_Blocks|ALT_INV_blocks_buffer\(26) <= NOT \Update_Blocks|blocks_buffer\(26);
\Update_Blocks|ALT_INV_blocks_buffer\(25) <= NOT \Update_Blocks|blocks_buffer\(25);
\Update_Blocks|ALT_INV_blocks_buffer\(24) <= NOT \Update_Blocks|blocks_buffer\(24);
\VGA_Generator|Block_Generator|ALT_INV_Mux0~6_combout\ <= NOT \VGA_Generator|Block_Generator|Mux0~6_combout\;
\Update_Blocks|ALT_INV_blocks_buffer\(23) <= NOT \Update_Blocks|blocks_buffer\(23);
\Update_Blocks|ALT_INV_blocks_buffer\(22) <= NOT \Update_Blocks|blocks_buffer\(22);
\Update_Blocks|ALT_INV_blocks_buffer\(21) <= NOT \Update_Blocks|blocks_buffer\(21);
\Update_Blocks|ALT_INV_blocks_buffer\(20) <= NOT \Update_Blocks|blocks_buffer\(20);
\VGA_Generator|Block_Generator|ALT_INV_Mux0~5_combout\ <= NOT \VGA_Generator|Block_Generator|Mux0~5_combout\;
\Update_Blocks|ALT_INV_blocks_buffer\(19) <= NOT \Update_Blocks|blocks_buffer\(19);
\Update_Blocks|ALT_INV_blocks_buffer\(18) <= NOT \Update_Blocks|blocks_buffer\(18);
\Update_Blocks|ALT_INV_blocks_buffer\(17) <= NOT \Update_Blocks|blocks_buffer\(17);
\Update_Blocks|ALT_INV_blocks_buffer\(16) <= NOT \Update_Blocks|blocks_buffer\(16);
\VGA_Generator|Block_Generator|ALT_INV_Mux0~4_combout\ <= NOT \VGA_Generator|Block_Generator|Mux0~4_combout\;
\VGA_Generator|Block_Generator|ALT_INV_index[3]~6_combout\ <= NOT \VGA_Generator|Block_Generator|index[3]~6_combout\;
\VGA_Generator|Block_Generator|ALT_INV_index[2]~5_combout\ <= NOT \VGA_Generator|Block_Generator|index[2]~5_combout\;
\VGA_Generator|Block_Generator|ALT_INV_index~4_combout\ <= NOT \VGA_Generator|Block_Generator|index~4_combout\;
\VGA_Generator|Block_Generator|ALT_INV_Mux0~3_combout\ <= NOT \VGA_Generator|Block_Generator|Mux0~3_combout\;
\Update_Blocks|ALT_INV_blocks_buffer\(15) <= NOT \Update_Blocks|blocks_buffer\(15);
\Update_Blocks|ALT_INV_blocks_buffer\(14) <= NOT \Update_Blocks|blocks_buffer\(14);
\Update_Blocks|ALT_INV_blocks_buffer\(13) <= NOT \Update_Blocks|blocks_buffer\(13);
\Update_Blocks|ALT_INV_blocks_buffer\(12) <= NOT \Update_Blocks|blocks_buffer\(12);
\VGA_Generator|Block_Generator|ALT_INV_Mux0~2_combout\ <= NOT \VGA_Generator|Block_Generator|Mux0~2_combout\;
\Update_Blocks|ALT_INV_blocks_buffer\(11) <= NOT \Update_Blocks|blocks_buffer\(11);
\Update_Blocks|ALT_INV_blocks_buffer\(10) <= NOT \Update_Blocks|blocks_buffer\(10);
\Update_Blocks|ALT_INV_blocks_buffer\(9) <= NOT \Update_Blocks|blocks_buffer\(9);
\Update_Blocks|ALT_INV_blocks_buffer\(8) <= NOT \Update_Blocks|blocks_buffer\(8);
\VGA_Generator|Block_Generator|ALT_INV_Mux0~1_combout\ <= NOT \VGA_Generator|Block_Generator|Mux0~1_combout\;
\Update_Blocks|ALT_INV_blocks_buffer\(7) <= NOT \Update_Blocks|blocks_buffer\(7);
\Update_Blocks|ALT_INV_blocks_buffer\(6) <= NOT \Update_Blocks|blocks_buffer\(6);
\Update_Blocks|ALT_INV_blocks_buffer\(5) <= NOT \Update_Blocks|blocks_buffer\(5);
\Update_Blocks|ALT_INV_blocks_buffer\(4) <= NOT \Update_Blocks|blocks_buffer\(4);
\VGA_Generator|Block_Generator|ALT_INV_Mux0~0_combout\ <= NOT \VGA_Generator|Block_Generator|Mux0~0_combout\;
\VGA_Generator|Block_Generator|ALT_INV_index[1]~3_combout\ <= NOT \VGA_Generator|Block_Generator|index[1]~3_combout\;
\VGA_Generator|Block_Generator|ALT_INV_Add1~1_combout\ <= NOT \VGA_Generator|Block_Generator|Add1~1_combout\;
\VGA_Generator|Block_Generator|ALT_INV_index[0]~2_combout\ <= NOT \VGA_Generator|Block_Generator|index[0]~2_combout\;
\VGA_Generator|Block_Generator|ALT_INV_Add1~0_combout\ <= NOT \VGA_Generator|Block_Generator|Add1~0_combout\;
\VGA_Generator|Block_Generator|ALT_INV_index~1_combout\ <= NOT \VGA_Generator|Block_Generator|index~1_combout\;
\VGA_Generator|Block_Generator|ALT_INV_LessThan2~0_combout\ <= NOT \VGA_Generator|Block_Generator|LessThan2~0_combout\;
\VGA_Generator|VGA|ALT_INV_Equal0~0_combout\ <= NOT \VGA_Generator|VGA|Equal0~0_combout\;
\ALT_INV_rtl~60_combout\ <= NOT \rtl~60_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux4~0_combout\ <= NOT \VGA_Generator|Text_Generator|Mux4~0_combout\;
\VGA_Generator|VGA|ALT_INV_Add1~1_combout\ <= NOT \VGA_Generator|VGA|Add1~1_combout\;
\VGA_Generator|VGA|ALT_INV_Add1~0_combout\ <= NOT \VGA_Generator|VGA|Add1~0_combout\;
\VGA_Generator|VGA|ALT_INV_column[9]~2_combout\ <= NOT \VGA_Generator|VGA|column[9]~2_combout\;
\VGA_Generator|VGA|ALT_INV_LessThan2~1_combout\ <= NOT \VGA_Generator|VGA|LessThan2~1_combout\;
\VGA_Generator|VGA|ALT_INV_column[8]~1_combout\ <= NOT \VGA_Generator|VGA|column[8]~1_combout\;
\VGA_Generator|VGA|ALT_INV_column[9]~0_combout\ <= NOT \VGA_Generator|VGA|column[9]~0_combout\;
\VGA_Generator|VGA|ALT_INV_LessThan2~0_combout\ <= NOT \VGA_Generator|VGA|LessThan2~0_combout\;
\VGA_Generator|Block_Generator|ALT_INV_LessThan1~0_combout\ <= NOT \VGA_Generator|Block_Generator|LessThan1~0_combout\;
\VGA_Generator|Paddle_Generator|ALT_INV_LessThan0~0_combout\ <= NOT \VGA_Generator|Paddle_Generator|LessThan0~0_combout\;
\VGA_Generator|Block_Generator|ALT_INV_index~0_combout\ <= NOT \VGA_Generator|Block_Generator|index~0_combout\;
\VGA_Generator|Paddle_Generator|ALT_INV_LessThan1~0_combout\ <= NOT \VGA_Generator|Paddle_Generator|LessThan1~0_combout\;
\VGA_Generator|VGA|ALT_INV_LessThan1~2_combout\ <= NOT \VGA_Generator|VGA|LessThan1~2_combout\;
\VGA_Generator|VGA|ALT_INV_LessThan1~1_combout\ <= NOT \VGA_Generator|VGA|LessThan1~1_combout\;
\VGA_Generator|VGA|ALT_INV_LessThan0~0_combout\ <= NOT \VGA_Generator|VGA|LessThan0~0_combout\;
\VGA_Generator|VGA|ALT_INV_LessThan9~0_combout\ <= NOT \VGA_Generator|VGA|LessThan9~0_combout\;
\VGA_Generator|VGA|ALT_INV_LessThan1~0_combout\ <= NOT \VGA_Generator|VGA|LessThan1~0_combout\;
\Update_Blocks|ALT_INV_blocks_buffer\(3) <= NOT \Update_Blocks|blocks_buffer\(3);
\Update_Blocks|ALT_INV_blocks_buffer\(2) <= NOT \Update_Blocks|blocks_buffer\(2);
\Update_Blocks|ALT_INV_blocks_buffer\(1) <= NOT \Update_Blocks|blocks_buffer\(1);
\Update_Blocks|ALT_INV_blocks_buffer\(0) <= NOT \Update_Blocks|blocks_buffer\(0);
\VGA_Generator|reg3|ALT_INV_dffs\(16) <= NOT \VGA_Generator|reg3|dffs\(16);
\VGA_Generator|Block_Generator|ALT_INV_Mux0~19_combout\ <= NOT \VGA_Generator|Block_Generator|Mux0~19_combout\;
\Update_Blocks|ALT_INV_blocks_t~339_combout\ <= NOT \Update_Blocks|blocks_t~339_combout\;
\Update_Blocks|ALT_INV_blocks_t~335_combout\ <= NOT \Update_Blocks|blocks_t~335_combout\;
\Update_Blocks|ALT_INV_blocks_t~331_combout\ <= NOT \Update_Blocks|blocks_t~331_combout\;
\Update_Blocks|ALT_INV_blocks_t~327_combout\ <= NOT \Update_Blocks|blocks_t~327_combout\;
\Update_Blocks|ALT_INV_blocks_t~323_combout\ <= NOT \Update_Blocks|blocks_t~323_combout\;
\Update_Blocks|ALT_INV_blocks_t~319_combout\ <= NOT \Update_Blocks|blocks_t~319_combout\;
\Update_Blocks|ALT_INV_blocks_t~315_combout\ <= NOT \Update_Blocks|blocks_t~315_combout\;
\Update_Blocks|ALT_INV_blocks_t~311_combout\ <= NOT \Update_Blocks|blocks_t~311_combout\;
\Update_Blocks|ALT_INV_blocks_t~307_combout\ <= NOT \Update_Blocks|blocks_t~307_combout\;
\Update_Blocks|ALT_INV_blocks_t~303_combout\ <= NOT \Update_Blocks|blocks_t~303_combout\;
\Update_Blocks|ALT_INV_blocks_t~299_combout\ <= NOT \Update_Blocks|blocks_t~299_combout\;
\Update_Blocks|ALT_INV_blocks_t~295_combout\ <= NOT \Update_Blocks|blocks_t~295_combout\;
\Update_Blocks|ALT_INV_blocks_t~291_combout\ <= NOT \Update_Blocks|blocks_t~291_combout\;
\Update_Blocks|ALT_INV_blocks_t~287_combout\ <= NOT \Update_Blocks|blocks_t~287_combout\;
\Update_Blocks|ALT_INV_blocks_t~283_combout\ <= NOT \Update_Blocks|blocks_t~283_combout\;
\Update_Blocks|ALT_INV_blocks_t~279_combout\ <= NOT \Update_Blocks|blocks_t~279_combout\;
\Update_Blocks|ALT_INV_blocks_t~275_combout\ <= NOT \Update_Blocks|blocks_t~275_combout\;
\Update_Blocks|ALT_INV_blocks_t~271_combout\ <= NOT \Update_Blocks|blocks_t~271_combout\;
\Update_Blocks|ALT_INV_blocks_t~267_combout\ <= NOT \Update_Blocks|blocks_t~267_combout\;
\Update_Blocks|ALT_INV_blocks_t~263_combout\ <= NOT \Update_Blocks|blocks_t~263_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux17~5_combout\ <= NOT \VGA_Generator|Text_Generator|Mux17~5_combout\;
\ALT_INV_rtl~84_combout\ <= NOT \rtl~84_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux4~9_combout\ <= NOT \VGA_Generator|Text_Generator|Mux4~9_combout\;
\ALT_INV_rtl~80_combout\ <= NOT \rtl~80_combout\;
\ALT_INV_rtl~76_combout\ <= NOT \rtl~76_combout\;
\ALT_INV_rtl~72_combout\ <= NOT \rtl~72_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux1~2_combout\ <= NOT \VGA_Generator|Text_Generator|Mux1~2_combout\;
\Update_Wall|ALT_INV_Equal0~4_combout\ <= NOT \Update_Wall|Equal0~4_combout\;
\Update_Paddle|ALT_INV_Update_Collisions~6_combout\ <= NOT \Update_Paddle|Update_Collisions~6_combout\;
\Update_Wall|ALT_INV_col_bounce_buffer~7_combout\ <= NOT \Update_Wall|col_bounce_buffer~7_combout\;
\ALT_INV_rtl~68_combout\ <= NOT \rtl~68_combout\;
\Update_Blocks|ALT_INV_Add20~17_sumout\ <= NOT \Update_Blocks|Add20~17_sumout\;
\Update_Blocks|ALT_INV_Add20~13_sumout\ <= NOT \Update_Blocks|Add20~13_sumout\;
\Update_Blocks|ALT_INV_Add20~9_sumout\ <= NOT \Update_Blocks|Add20~9_sumout\;
\Update_Blocks|ALT_INV_Add20~5_sumout\ <= NOT \Update_Blocks|Add20~5_sumout\;
\Update_Blocks|ALT_INV_Add20~1_sumout\ <= NOT \Update_Blocks|Add20~1_sumout\;
\ALT_INV_score[0]~_Duplicate_1_q\ <= NOT \score[0]~_Duplicate_1_q\;
\Update_Blocks|ALT_INV_Add1~37_sumout\ <= NOT \Update_Blocks|Add1~37_sumout\;
\Update_Blocks|ALT_INV_Add1~33_sumout\ <= NOT \Update_Blocks|Add1~33_sumout\;
\Update_Blocks|ALT_INV_Add1~29_sumout\ <= NOT \Update_Blocks|Add1~29_sumout\;
\Update_Paddle|ALT_INV_Add3~37_sumout\ <= NOT \Update_Paddle|Add3~37_sumout\;
\Update_Paddle|ALT_INV_Add3~33_sumout\ <= NOT \Update_Paddle|Add3~33_sumout\;
\Update_Paddle|ALT_INV_Add0~37_sumout\ <= NOT \Update_Paddle|Add0~37_sumout\;
\Update_Paddle|ALT_INV_Add0~33_sumout\ <= NOT \Update_Paddle|Add0~33_sumout\;
\Update_Paddle|ALT_INV_Add3~29_sumout\ <= NOT \Update_Paddle|Add3~29_sumout\;
\Update_Paddle|ALT_INV_Add3~25_sumout\ <= NOT \Update_Paddle|Add3~25_sumout\;
\Update_Paddle|ALT_INV_Add0~29_sumout\ <= NOT \Update_Paddle|Add0~29_sumout\;
\Update_Paddle|ALT_INV_Add3~21_sumout\ <= NOT \Update_Paddle|Add3~21_sumout\;
\Update_Paddle|ALT_INV_Add3~17_sumout\ <= NOT \Update_Paddle|Add3~17_sumout\;
\Update_Paddle|ALT_INV_Add3~13_sumout\ <= NOT \Update_Paddle|Add3~13_sumout\;
\Update_Paddle|ALT_INV_Add3~9_sumout\ <= NOT \Update_Paddle|Add3~9_sumout\;
\Update_Paddle|ALT_INV_Add3~5_sumout\ <= NOT \Update_Paddle|Add3~5_sumout\;
\Update_Paddle|ALT_INV_Add3~1_sumout\ <= NOT \Update_Paddle|Add3~1_sumout\;
\Update_Paddle|ALT_INV_Add8~33_sumout\ <= NOT \Update_Paddle|Add8~33_sumout\;
\Update_Paddle|ALT_INV_Add8~29_sumout\ <= NOT \Update_Paddle|Add8~29_sumout\;
\Update_Paddle|ALT_INV_Add8~25_sumout\ <= NOT \Update_Paddle|Add8~25_sumout\;
\Update_Paddle|ALT_INV_Add8~21_sumout\ <= NOT \Update_Paddle|Add8~21_sumout\;
\Update_Paddle|ALT_INV_Add8~17_sumout\ <= NOT \Update_Paddle|Add8~17_sumout\;
\Update_Paddle|ALT_INV_Add8~13_sumout\ <= NOT \Update_Paddle|Add8~13_sumout\;
\Update_Paddle|ALT_INV_Add8~9_sumout\ <= NOT \Update_Paddle|Add8~9_sumout\;
\Update_Paddle|ALT_INV_Add8~5_sumout\ <= NOT \Update_Paddle|Add8~5_sumout\;
\Update_Paddle|ALT_INV_Add8~1_sumout\ <= NOT \Update_Paddle|Add8~1_sumout\;
\Update_Paddle|ALT_INV_Add6~33_sumout\ <= NOT \Update_Paddle|Add6~33_sumout\;
\Update_Paddle|ALT_INV_Add6~29_sumout\ <= NOT \Update_Paddle|Add6~29_sumout\;
\Update_Paddle|ALT_INV_Add6~25_sumout\ <= NOT \Update_Paddle|Add6~25_sumout\;
\Update_Paddle|ALT_INV_Add6~21_sumout\ <= NOT \Update_Paddle|Add6~21_sumout\;
\Update_Paddle|ALT_INV_Add6~17_sumout\ <= NOT \Update_Paddle|Add6~17_sumout\;
\Update_Paddle|ALT_INV_Add6~13_sumout\ <= NOT \Update_Paddle|Add6~13_sumout\;
\Update_Paddle|ALT_INV_Add6~9_sumout\ <= NOT \Update_Paddle|Add6~9_sumout\;
\Update_Paddle|ALT_INV_Add6~5_sumout\ <= NOT \Update_Paddle|Add6~5_sumout\;
\Update_Paddle|ALT_INV_Add6~1_sumout\ <= NOT \Update_Paddle|Add6~1_sumout\;
\Update_Paddle|ALT_INV_ball_col_relative[6]~37_sumout\ <= NOT \Update_Paddle|ball_col_relative[6]~37_sumout\;
\Update_Paddle|ALT_INV_ball_col_relative[5]~33_sumout\ <= NOT \Update_Paddle|ball_col_relative[5]~33_sumout\;
\Update_Paddle|ALT_INV_ball_col_relative[9]~29_sumout\ <= NOT \Update_Paddle|ball_col_relative[9]~29_sumout\;
\Update_Paddle|ALT_INV_ball_col_relative[8]~25_sumout\ <= NOT \Update_Paddle|ball_col_relative[8]~25_sumout\;
\Update_Paddle|ALT_INV_ball_col_relative[7]~21_sumout\ <= NOT \Update_Paddle|ball_col_relative[7]~21_sumout\;
\Update_Paddle|ALT_INV_Add7~1_sumout\ <= NOT \Update_Paddle|Add7~1_sumout\;
\Update_Paddle|ALT_INV_ball_col_relative[2]~17_sumout\ <= NOT \Update_Paddle|ball_col_relative[2]~17_sumout\;
\Update_Paddle|ALT_INV_ball_col_relative[3]~13_sumout\ <= NOT \Update_Paddle|ball_col_relative[3]~13_sumout\;
\Update_Paddle|ALT_INV_ball_col_relative[4]~9_sumout\ <= NOT \Update_Paddle|ball_col_relative[4]~9_sumout\;
\Update_Paddle|ALT_INV_ball_col_relative[1]~5_sumout\ <= NOT \Update_Paddle|ball_col_relative[1]~5_sumout\;
\Update_Paddle|ALT_INV_ball_col_relative[0]~1_sumout\ <= NOT \Update_Paddle|ball_col_relative[0]~1_sumout\;
\ALT_INV_Mult2~339\ <= NOT \Mult2~339\;
\ALT_INV_Mult2~338\ <= NOT \Mult2~338\;
\ALT_INV_Mult2~337\ <= NOT \Mult2~337\;
\ALT_INV_Mult2~336\ <= NOT \Mult2~336\;
\ALT_INV_Mult2~335\ <= NOT \Mult2~335\;
\ALT_INV_Mult2~334\ <= NOT \Mult2~334\;
\ALT_INV_Mult2~333\ <= NOT \Mult2~333\;
\ALT_INV_Mult2~332\ <= NOT \Mult2~332\;
\ALT_INV_Mult2~331\ <= NOT \Mult2~331\;
\ALT_INV_Mult2~330\ <= NOT \Mult2~330\;
\ALT_INV_Mult2~329\ <= NOT \Mult2~329\;
\ALT_INV_Mult2~328\ <= NOT \Mult2~328\;
\ALT_INV_Mult2~327\ <= NOT \Mult2~327\;
\ALT_INV_Mult2~326\ <= NOT \Mult2~326\;
\ALT_INV_Mult2~325\ <= NOT \Mult2~325\;
\ALT_INV_Mult2~mac_resulta\ <= NOT \Mult2~mac_resulta\;
\ALT_INV_rtl~55_combout\ <= NOT \rtl~55_combout\;
\Update_Blocks|ALT_INV_Add4~37_sumout\ <= NOT \Update_Blocks|Add4~37_sumout\;
\Update_Blocks|ALT_INV_Add4~33_sumout\ <= NOT \Update_Blocks|Add4~33_sumout\;
\Update_Blocks|ALT_INV_Add4~29_sumout\ <= NOT \Update_Blocks|Add4~29_sumout\;
ALT_INV_row_period(7) <= NOT row_period(7);
ALT_INV_row_period(6) <= NOT row_period(6);
ALT_INV_row_period(5) <= NOT row_period(5);
ALT_INV_row_period(4) <= NOT row_period(4);
ALT_INV_row_period(3) <= NOT row_period(3);
ALT_INV_row_period(2) <= NOT row_period(2);
ALT_INV_row_period(1) <= NOT row_period(1);
ALT_INV_row_period(0) <= NOT row_period(0);
ALT_INV_col_period(7) <= NOT col_period(7);
ALT_INV_col_period(6) <= NOT col_period(6);
ALT_INV_col_period(5) <= NOT col_period(5);
ALT_INV_col_period(4) <= NOT col_period(4);
ALT_INV_col_period(3) <= NOT col_period(3);
ALT_INV_col_period(2) <= NOT col_period(2);
ALT_INV_col_period(1) <= NOT col_period(1);
ALT_INV_col_period(0) <= NOT col_period(0);
\Update_Paddle|ALT_INV_Add0~25_sumout\ <= NOT \Update_Paddle|Add0~25_sumout\;
\Update_Blocks|ALT_INV_Add1~25_sumout\ <= NOT \Update_Blocks|Add1~25_sumout\;
\Update_Blocks|ALT_INV_Add0~25_sumout\ <= NOT \Update_Blocks|Add0~25_sumout\;
\Update_Blocks|ALT_INV_Add3~25_sumout\ <= NOT \Update_Blocks|Add3~25_sumout\;
\Update_Blocks|ALT_INV_Add4~25_sumout\ <= NOT \Update_Blocks|Add4~25_sumout\;
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a5\ <= NOT \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a5\;
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a7\ <= NOT \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a7\;
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a4~portadataout\;
\ALT_INV_score[1]~_Duplicate_1_q\ <= NOT \score[1]~_Duplicate_1_q\;
\ALT_INV_score[2]~_Duplicate_1_q\ <= NOT \score[2]~_Duplicate_1_q\;
\ALT_INV_score[3]~_Duplicate_1_q\ <= NOT \score[3]~_Duplicate_1_q\;
\ALT_INV_score[14]~_Duplicate_1_q\ <= NOT \score[14]~_Duplicate_1_q\;
\ALT_INV_score[15]~_Duplicate_3_q\ <= NOT \score[15]~_Duplicate_3_q\;
\ALT_INV_score[13]~_Duplicate_1_q\ <= NOT \score[13]~_Duplicate_1_q\;
\ALT_INV_score[12]~_Duplicate_1_q\ <= NOT \score[12]~_Duplicate_1_q\;
\ALT_INV_score[11]~_Duplicate_1_q\ <= NOT \score[11]~_Duplicate_1_q\;
\ALT_INV_score[10]~_Duplicate_1_q\ <= NOT \score[10]~_Duplicate_1_q\;
\ALT_INV_score[9]~_Duplicate_1_q\ <= NOT \score[9]~_Duplicate_1_q\;
\ALT_INV_score[8]~_Duplicate_1_q\ <= NOT \score[8]~_Duplicate_1_q\;
\ALT_INV_score[7]~_Duplicate_1_q\ <= NOT \score[7]~_Duplicate_1_q\;
\ALT_INV_score[6]~_Duplicate_1_q\ <= NOT \score[6]~_Duplicate_1_q\;
\ALT_INV_score[5]~_Duplicate_1_q\ <= NOT \score[5]~_Duplicate_1_q\;
\ALT_INV_score[4]~_Duplicate_1_q\ <= NOT \score[4]~_Duplicate_1_q\;
\ALT_INV_rtl~0_combout\ <= NOT \rtl~0_combout\;
\Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(16) <= NOT \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(16);
\Update_Ball|ALT_INV_Add3~29_sumout\ <= NOT \Update_Ball|Add3~29_sumout\;
\Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(12) <= NOT \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(12);
\Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(14) <= NOT \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(14);
\Update_Ball|ALT_INV_Add3~25_sumout\ <= NOT \Update_Ball|Add3~25_sumout\;
\Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(10) <= NOT \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(10);
\Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(0) <= NOT \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(0);
\Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(1) <= NOT \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(1);
\Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(2) <= NOT \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(2);
\Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(3) <= NOT \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(3);
\Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(4) <= NOT \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(4);
\Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(5) <= NOT \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(5);
\Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(7) <= NOT \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(7);
\Update_Ball|ALT_INV_Add3~21_sumout\ <= NOT \Update_Ball|Add3~21_sumout\;
\Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(6) <= NOT \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(6);
\Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(15) <= NOT \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(15);
\Update_Ball|ALT_INV_Add3~17_sumout\ <= NOT \Update_Ball|Add3~17_sumout\;
\Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(11) <= NOT \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(11);
\Update_Ball|ALT_INV_Add3~13_sumout\ <= NOT \Update_Ball|Add3~13_sumout\;
\Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(9) <= NOT \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(9);
\Update_Ball|ALT_INV_Add3~9_sumout\ <= NOT \Update_Ball|Add3~9_sumout\;
\Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(8) <= NOT \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(8);
\Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(17) <= NOT \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(17);
\Update_Ball|ALT_INV_Add3~5_sumout\ <= NOT \Update_Ball|Add3~5_sumout\;
\Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(13) <= NOT \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(13);
\Update_Ball|ALT_INV_Add3~1_sumout\ <= NOT \Update_Ball|Add3~1_sumout\;
\Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(16) <= NOT \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(16);
\Update_Ball|ALT_INV_Add1~29_sumout\ <= NOT \Update_Ball|Add1~29_sumout\;
\Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(12) <= NOT \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(12);
\Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(14) <= NOT \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(14);
\Update_Ball|ALT_INV_Add1~25_sumout\ <= NOT \Update_Ball|Add1~25_sumout\;
\Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(10) <= NOT \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(10);
\Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(0) <= NOT \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(0);
\Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(1) <= NOT \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(1);
\Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(2) <= NOT \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(2);
\Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(3) <= NOT \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(3);
\Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(4) <= NOT \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(4);
\Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(5) <= NOT \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(5);
\Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(7) <= NOT \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(7);
\Update_Ball|ALT_INV_Add1~21_sumout\ <= NOT \Update_Ball|Add1~21_sumout\;
\Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(6) <= NOT \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(6);
\Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(15) <= NOT \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(15);
\Update_Ball|ALT_INV_Add1~17_sumout\ <= NOT \Update_Ball|Add1~17_sumout\;
\Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(11) <= NOT \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(11);
\Update_Ball|ALT_INV_Add1~13_sumout\ <= NOT \Update_Ball|Add1~13_sumout\;
\Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(9) <= NOT \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(9);
\Update_Ball|ALT_INV_Add1~9_sumout\ <= NOT \Update_Ball|Add1~9_sumout\;
\Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(8) <= NOT \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(8);
\Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(17) <= NOT \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(17);
\Update_Ball|ALT_INV_Add1~5_sumout\ <= NOT \Update_Ball|Add1~5_sumout\;
\Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(13) <= NOT \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(13);
\Update_Ball|ALT_INV_Add1~1_sumout\ <= NOT \Update_Ball|Add1~1_sumout\;
\Update_Paddle|ALT_INV_Add1~37_sumout\ <= NOT \Update_Paddle|Add1~37_sumout\;
\Update_Paddle|ALT_INV_Add1~33_sumout\ <= NOT \Update_Paddle|Add1~33_sumout\;
\Update_Paddle|ALT_INV_Add1~29_sumout\ <= NOT \Update_Paddle|Add1~29_sumout\;
\Update_Paddle|ALT_INV_Add1~25_sumout\ <= NOT \Update_Paddle|Add1~25_sumout\;
\Update_Paddle|ALT_INV_Add1~21_sumout\ <= NOT \Update_Paddle|Add1~21_sumout\;
\Update_Paddle|ALT_INV_Add1~17_sumout\ <= NOT \Update_Paddle|Add1~17_sumout\;
\Update_Paddle|ALT_INV_Add1~13_sumout\ <= NOT \Update_Paddle|Add1~13_sumout\;
\Update_Paddle|ALT_INV_Add1~9_sumout\ <= NOT \Update_Paddle|Add1~9_sumout\;
\Update_Paddle|ALT_INV_Add1~5_sumout\ <= NOT \Update_Paddle|Add1~5_sumout\;
\Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(7) <= NOT \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(7);
\Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(8) <= NOT \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(8);
\Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(9) <= NOT \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(9);
\Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(10) <= NOT \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(10);
\Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(11) <= NOT \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(11);
\Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(13) <= NOT \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(13);
\Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(14) <= NOT \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(14);
\Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(15) <= NOT \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(15);
\Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(16) <= NOT \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(16);
\Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(17) <= NOT \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(17);
\Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(1) <= NOT \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(1);
\Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(2) <= NOT \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(2);
\Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(3) <= NOT \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(3);
\Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(4) <= NOT \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(4);
\Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(5) <= NOT \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(5);
\Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(0) <= NOT \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(0);
\Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(6) <= NOT \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(6);
\Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(12) <= NOT \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(12);
\Update_Paddle|ALT_INV_Add0~21_sumout\ <= NOT \Update_Paddle|Add0~21_sumout\;
\Update_Paddle|ALT_INV_Add0~17_sumout\ <= NOT \Update_Paddle|Add0~17_sumout\;
\Update_Paddle|ALT_INV_Add0~13_sumout\ <= NOT \Update_Paddle|Add0~13_sumout\;
\Update_Paddle|ALT_INV_Add0~9_sumout\ <= NOT \Update_Paddle|Add0~9_sumout\;
\Update_Paddle|ALT_INV_Add0~5_sumout\ <= NOT \Update_Paddle|Add0~5_sumout\;
\Update_Paddle|ALT_INV_Add0~1_sumout\ <= NOT \Update_Paddle|Add0~1_sumout\;
\Update_Paddle|ALT_INV_Add1~1_sumout\ <= NOT \Update_Paddle|Add1~1_sumout\;
\Update_Blocks|ALT_INV_Add16~13_sumout\ <= NOT \Update_Blocks|Add16~13_sumout\;
\Update_Blocks|ALT_INV_Add16~9_sumout\ <= NOT \Update_Blocks|Add16~9_sumout\;
\Update_Blocks|ALT_INV_Add16~5_sumout\ <= NOT \Update_Blocks|Add16~5_sumout\;
\Update_Blocks|ALT_INV_Add16~1_sumout\ <= NOT \Update_Blocks|Add16~1_sumout\;
\Update_Blocks|ALT_INV_Add5~21_sumout\ <= NOT \Update_Blocks|Add5~21_sumout\;
\Update_Blocks|ALT_INV_Add5~17_sumout\ <= NOT \Update_Blocks|Add5~17_sumout\;
\Update_Blocks|ALT_INV_Add5~13_sumout\ <= NOT \Update_Blocks|Add5~13_sumout\;
\Update_Blocks|ALT_INV_Add5~9_sumout\ <= NOT \Update_Blocks|Add5~9_sumout\;
\Update_Blocks|ALT_INV_Add5~5_sumout\ <= NOT \Update_Blocks|Add5~5_sumout\;
\Update_Blocks|ALT_INV_Add5~1_sumout\ <= NOT \Update_Blocks|Add5~1_sumout\;
\Update_Blocks|ALT_INV_Add1~21_sumout\ <= NOT \Update_Blocks|Add1~21_sumout\;
\Update_Blocks|ALT_INV_Add0~21_sumout\ <= NOT \Update_Blocks|Add0~21_sumout\;
\Update_Blocks|ALT_INV_Add1~17_sumout\ <= NOT \Update_Blocks|Add1~17_sumout\;
\Update_Blocks|ALT_INV_Add0~17_sumout\ <= NOT \Update_Blocks|Add0~17_sumout\;
\Update_Blocks|ALT_INV_Add1~13_sumout\ <= NOT \Update_Blocks|Add1~13_sumout\;
\Update_Blocks|ALT_INV_Add0~13_sumout\ <= NOT \Update_Blocks|Add0~13_sumout\;
\Update_Blocks|ALT_INV_Add1~9_sumout\ <= NOT \Update_Blocks|Add1~9_sumout\;
\Update_Blocks|ALT_INV_Add0~9_sumout\ <= NOT \Update_Blocks|Add0~9_sumout\;
\Update_Blocks|ALT_INV_Add1~5_sumout\ <= NOT \Update_Blocks|Add1~5_sumout\;
\Update_Blocks|ALT_INV_Add0~5_sumout\ <= NOT \Update_Blocks|Add0~5_sumout\;
\Update_Blocks|ALT_INV_Add1~1_sumout\ <= NOT \Update_Blocks|Add1~1_sumout\;
\Update_Blocks|ALT_INV_Add0~1_sumout\ <= NOT \Update_Blocks|Add0~1_sumout\;
\Update_Blocks|ALT_INV_Add3~21_sumout\ <= NOT \Update_Blocks|Add3~21_sumout\;
\Update_Blocks|ALT_INV_Add4~21_sumout\ <= NOT \Update_Blocks|Add4~21_sumout\;
\Update_Blocks|ALT_INV_Add3~17_sumout\ <= NOT \Update_Blocks|Add3~17_sumout\;
\Update_Blocks|ALT_INV_Add4~17_sumout\ <= NOT \Update_Blocks|Add4~17_sumout\;
\Update_Blocks|ALT_INV_Add3~13_sumout\ <= NOT \Update_Blocks|Add3~13_sumout\;
\Update_Blocks|ALT_INV_Add4~13_sumout\ <= NOT \Update_Blocks|Add4~13_sumout\;
\Update_Blocks|ALT_INV_Add3~9_sumout\ <= NOT \Update_Blocks|Add3~9_sumout\;
\Update_Blocks|ALT_INV_Add4~9_sumout\ <= NOT \Update_Blocks|Add4~9_sumout\;
\Update_Blocks|ALT_INV_Add4~5_sumout\ <= NOT \Update_Blocks|Add4~5_sumout\;
\Update_Blocks|ALT_INV_Add3~5_sumout\ <= NOT \Update_Blocks|Add3~5_sumout\;
\Update_Blocks|ALT_INV_Add3~1_sumout\ <= NOT \Update_Blocks|Add3~1_sumout\;
\Update_Blocks|ALT_INV_Add4~1_sumout\ <= NOT \Update_Blocks|Add4~1_sumout\;
\Update_Blocks|ALT_INV_Add18~13_sumout\ <= NOT \Update_Blocks|Add18~13_sumout\;
\Update_Blocks|ALT_INV_Add18~9_sumout\ <= NOT \Update_Blocks|Add18~9_sumout\;
\Update_Blocks|ALT_INV_Add18~5_sumout\ <= NOT \Update_Blocks|Add18~5_sumout\;
\Update_Blocks|ALT_INV_Add18~1_sumout\ <= NOT \Update_Blocks|Add18~1_sumout\;
\Update_Blocks|ALT_INV_Add2~21_sumout\ <= NOT \Update_Blocks|Add2~21_sumout\;
\Update_Blocks|ALT_INV_Add2~17_sumout\ <= NOT \Update_Blocks|Add2~17_sumout\;
\Update_Blocks|ALT_INV_Add2~13_sumout\ <= NOT \Update_Blocks|Add2~13_sumout\;
\Update_Blocks|ALT_INV_Add2~9_sumout\ <= NOT \Update_Blocks|Add2~9_sumout\;
\Update_Blocks|ALT_INV_Add2~5_sumout\ <= NOT \Update_Blocks|Add2~5_sumout\;
\Update_Blocks|ALT_INV_Add2~1_sumout\ <= NOT \Update_Blocks|Add2~1_sumout\;
\VGA_Generator|CharacterROM|ALT_INV_Mux0~4_combout\ <= NOT \VGA_Generator|CharacterROM|Mux0~4_combout\;
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a1\ <= NOT \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a1\;
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a2\ <= NOT \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a2\;
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a3\ <= NOT \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a3\;
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a6\ <= NOT \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a6\;
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a0~portadataout\;
\Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(4) <= NOT \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(4);
\Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(5) <= NOT \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(5);
\Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(6) <= NOT \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(6);
\Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(7) <= NOT \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(7);
\Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(8) <= NOT \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(8);
\Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(9) <= NOT \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(9);
\Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(4) <= NOT \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(4);
\Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(5) <= NOT \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(5);
\Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(6) <= NOT \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(6);
\Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(9) <= NOT \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(9);
\Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(7) <= NOT \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(7);
\Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(8) <= NOT \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(8);
\Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(0) <= NOT \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(0);
\Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(1) <= NOT \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(1);
\Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(3) <= NOT \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(3);
\Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(2) <= NOT \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(2);
\VGA_Generator|Ball_Generator|ALT_INV_Add3~21_sumout\ <= NOT \VGA_Generator|Ball_Generator|Add3~21_sumout\;
\VGA_Generator|Ball_Generator|ALT_INV_Add3~17_sumout\ <= NOT \VGA_Generator|Ball_Generator|Add3~17_sumout\;
\VGA_Generator|Ball_Generator|ALT_INV_Add3~13_sumout\ <= NOT \VGA_Generator|Ball_Generator|Add3~13_sumout\;
\VGA_Generator|Ball_Generator|ALT_INV_Add3~9_sumout\ <= NOT \VGA_Generator|Ball_Generator|Add3~9_sumout\;
\VGA_Generator|Ball_Generator|ALT_INV_Add3~5_sumout\ <= NOT \VGA_Generator|Ball_Generator|Add3~5_sumout\;
\VGA_Generator|Ball_Generator|ALT_INV_Add3~1_sumout\ <= NOT \VGA_Generator|Ball_Generator|Add3~1_sumout\;
\Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(1) <= NOT \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(1);
\Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(0) <= NOT \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(0);
\Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(3) <= NOT \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(3);
\Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(2) <= NOT \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(2);
\VGA_Generator|Ball_Generator|ALT_INV_Add2~21_sumout\ <= NOT \VGA_Generator|Ball_Generator|Add2~21_sumout\;
\VGA_Generator|Ball_Generator|ALT_INV_Add2~17_sumout\ <= NOT \VGA_Generator|Ball_Generator|Add2~17_sumout\;
\VGA_Generator|Ball_Generator|ALT_INV_Add2~13_sumout\ <= NOT \VGA_Generator|Ball_Generator|Add2~13_sumout\;
\VGA_Generator|Ball_Generator|ALT_INV_Add2~9_sumout\ <= NOT \VGA_Generator|Ball_Generator|Add2~9_sumout\;
\VGA_Generator|Ball_Generator|ALT_INV_Add2~5_sumout\ <= NOT \VGA_Generator|Ball_Generator|Add2~5_sumout\;
\VGA_Generator|Ball_Generator|ALT_INV_Add2~1_sumout\ <= NOT \VGA_Generator|Ball_Generator|Add2~1_sumout\;
\VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(0) <= NOT \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(0);
\VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(1) <= NOT \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(1);
\VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(2) <= NOT \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(2);
\VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(3) <= NOT \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(3);
\VGA_Generator|VGA|ALT_INV_Add0~37_sumout\ <= NOT \VGA_Generator|VGA|Add0~37_sumout\;
\VGA_Generator|VGA|ALT_INV_Add0~33_sumout\ <= NOT \VGA_Generator|VGA|Add0~33_sumout\;
\VGA_Generator|VGA|ALT_INV_Add0~29_sumout\ <= NOT \VGA_Generator|VGA|Add0~29_sumout\;
\VGA_Generator|VGA|ALT_INV_Add0~25_sumout\ <= NOT \VGA_Generator|VGA|Add0~25_sumout\;
\VGA_Generator|Block_Generator|ALT_INV_Add3~13_sumout\ <= NOT \VGA_Generator|Block_Generator|Add3~13_sumout\;
\VGA_Generator|Block_Generator|ALT_INV_Add3~9_sumout\ <= NOT \VGA_Generator|Block_Generator|Add3~9_sumout\;
\VGA_Generator|Block_Generator|ALT_INV_Add3~5_sumout\ <= NOT \VGA_Generator|Block_Generator|Add3~5_sumout\;
\VGA_Generator|Block_Generator|ALT_INV_Add3~1_sumout\ <= NOT \VGA_Generator|Block_Generator|Add3~1_sumout\;
\VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(9) <= NOT \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(9);
\VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4) <= NOT \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4);
\VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(5) <= NOT \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5);
\VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(6) <= NOT \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6);
\VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(7) <= NOT \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7);
\VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(8) <= NOT \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8);
\VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10) <= NOT \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10);
\VGA_Generator|VGA|ALT_INV_Add0~21_sumout\ <= NOT \VGA_Generator|VGA|Add0~21_sumout\;
\VGA_Generator|VGA|ALT_INV_Add0~17_sumout\ <= NOT \VGA_Generator|VGA|Add0~17_sumout\;
\VGA_Generator|VGA|ALT_INV_Add0~13_sumout\ <= NOT \VGA_Generator|VGA|Add0~13_sumout\;
\VGA_Generator|VGA|ALT_INV_Add0~9_sumout\ <= NOT \VGA_Generator|VGA|Add0~9_sumout\;
\VGA_Generator|VGA|ALT_INV_Add0~5_sumout\ <= NOT \VGA_Generator|VGA|Add0~5_sumout\;
\VGA_Generator|VGA|ALT_INV_Add0~1_sumout\ <= NOT \VGA_Generator|VGA|Add0~1_sumout\;
\VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(6) <= NOT \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(6);
\VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(8) <= NOT \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(8);
\VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(7) <= NOT \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(7);
\VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(9) <= NOT \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(9);
\VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(0) <= NOT \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(0);
\VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(1) <= NOT \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(1);
\VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(2) <= NOT \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(2);
\VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(3) <= NOT \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(3);
\VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(4) <= NOT \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(4);
\VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(5) <= NOT \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(5);
\VGA_Generator|CharacterROM|ALT_INV_Mux0~0_combout\ <= NOT \VGA_Generator|CharacterROM|Mux0~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_condition_delay_reg[3]~DUPLICATE_q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~DUPLICATE_q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:done~DUPLICATE_q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~DUPLICATE_q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~DUPLICATE_q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE_q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit[2]~DUPLICATE_q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~DUPLICATE_q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit[0]~DUPLICATE_q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]~DUPLICATE_q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit[1]~DUPLICATE_q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~DUPLICATE_q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit[3]~DUPLICATE_q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~DUPLICATE_q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~DUPLICATE_q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~DUPLICATE_q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~DUPLICATE_q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[0]~DUPLICATE_q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[2]~DUPLICATE_q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE_q\;
\VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\ <= NOT \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\;
\VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[8]~DUPLICATE_q\ <= NOT \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[8]~DUPLICATE_q\;

-- Location: FF_X2_Y38_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q\);

-- Location: FF_X2_Y38_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q\);

-- Location: LABCELL_X2_Y38_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100110011001000110011001111001100110111001100110011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_state_status[2]~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_trigger_out_ff~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_trigger_out_mode_ff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout\);

-- Location: LABCELL_X2_Y38_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|ALT_INV_dffs\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_trigger_out_mode_ff~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout\);

-- Location: IOOBUF_X40_Y81_N53
\r[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|r[0]~4_combout\,
	devoe => ww_devoe,
	o => ww_r(0));

-- Location: IOOBUF_X38_Y81_N2
\r[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|r[0]~4_combout\,
	devoe => ww_devoe,
	o => ww_r(1));

-- Location: IOOBUF_X26_Y81_N59
\r[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|r[0]~4_combout\,
	devoe => ww_devoe,
	o => ww_r(2));

-- Location: IOOBUF_X38_Y81_N19
\r[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|r[0]~4_combout\,
	devoe => ww_devoe,
	o => ww_r(3));

-- Location: IOOBUF_X36_Y81_N36
\r[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|r[0]~4_combout\,
	devoe => ww_devoe,
	o => ww_r(4));

-- Location: IOOBUF_X22_Y81_N19
\r[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|r[0]~4_combout\,
	devoe => ww_devoe,
	o => ww_r(5));

-- Location: IOOBUF_X22_Y81_N2
\r[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|r[0]~4_combout\,
	devoe => ww_devoe,
	o => ww_r(6));

-- Location: IOOBUF_X26_Y81_N42
\r[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|r[7]~8_combout\,
	devoe => ww_devoe,
	o => ww_r(7));

-- Location: IOOBUF_X4_Y81_N19
\g[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|g[0]~1_combout\,
	devoe => ww_devoe,
	o => ww_g(0));

-- Location: IOOBUF_X4_Y81_N2
\g[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|g[0]~1_combout\,
	devoe => ww_devoe,
	o => ww_g(1));

-- Location: IOOBUF_X20_Y81_N19
\g[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|g[0]~1_combout\,
	devoe => ww_devoe,
	o => ww_g(2));

-- Location: IOOBUF_X6_Y81_N2
\g[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|g[0]~1_combout\,
	devoe => ww_devoe,
	o => ww_g(3));

-- Location: IOOBUF_X10_Y81_N59
\g[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|g[0]~1_combout\,
	devoe => ww_devoe,
	o => ww_g(4));

-- Location: IOOBUF_X10_Y81_N42
\g[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|g[0]~1_combout\,
	devoe => ww_devoe,
	o => ww_g(5));

-- Location: IOOBUF_X18_Y81_N42
\g[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|g[0]~1_combout\,
	devoe => ww_devoe,
	o => ww_g(6));

-- Location: IOOBUF_X18_Y81_N59
\g[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|g[7]~2_combout\,
	devoe => ww_devoe,
	o => ww_g(7));

-- Location: IOOBUF_X40_Y81_N36
\b[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|b[0]~3_combout\,
	devoe => ww_devoe,
	o => ww_b(0));

-- Location: IOOBUF_X28_Y81_N19
\b[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|b[0]~3_combout\,
	devoe => ww_devoe,
	o => ww_b(1));

-- Location: IOOBUF_X20_Y81_N2
\b[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|b[0]~3_combout\,
	devoe => ww_devoe,
	o => ww_b(2));

-- Location: IOOBUF_X36_Y81_N19
\b[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|b[0]~3_combout\,
	devoe => ww_devoe,
	o => ww_b(3));

-- Location: IOOBUF_X28_Y81_N2
\b[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|b[0]~3_combout\,
	devoe => ww_devoe,
	o => ww_b(4));

-- Location: IOOBUF_X36_Y81_N2
\b[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|b[0]~3_combout\,
	devoe => ww_devoe,
	o => ww_b(5));

-- Location: IOOBUF_X40_Y81_N19
\b[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|b[0]~3_combout\,
	devoe => ww_devoe,
	o => ww_b(6));

-- Location: IOOBUF_X32_Y81_N19
\b[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|b[7]~4_combout\,
	devoe => ww_devoe,
	o => ww_b(7));

-- Location: IOOBUF_X36_Y81_N53
\hsync~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|VGA|ALT_INV_LessThan8~1_combout\,
	devoe => ww_devoe,
	o => ww_hsync);

-- Location: IOOBUF_X34_Y81_N42
\vsync~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|VGA|ALT_INV_LessThan9~1_combout\,
	devoe => ww_devoe,
	o => ww_vsync);

-- Location: IOOBUF_X38_Y81_N36
\clock_vga~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \clock~inputCLKENA0_outclk\,
	devoe => ww_devoe,
	o => ww_clock_vga);

-- Location: IOOBUF_X11_Y0_N2
\altera_reserved_tdo~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: IOIBUF_X32_Y0_N1
\clock~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clock,
	o => \clock~input_o\);

-- Location: CLKCTRL_G6
\clock~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \clock~input_o\,
	outclk => \clock~inputCLKENA0_outclk\);

-- Location: LABCELL_X33_Y38_N0
\VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita0~sumout\ = SUM(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita0~COUT\ = CARRY(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita0~sumout\,
	cout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita0~COUT\);

-- Location: FF_X33_Y38_N59
\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita5~sumout\,
	sclr => \VGA_Generator|VGA|Equal0~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5));

-- Location: LABCELL_X33_Y38_N21
\VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita7~sumout\ = SUM(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita6~COUT\ ))
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita7~COUT\ = CARRY(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(7),
	cin => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita6~COUT\,
	sumout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita7~sumout\,
	cout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita7~COUT\);

-- Location: LABCELL_X33_Y38_N24
\VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita8\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita8~sumout\ = SUM(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita7~COUT\ ))
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita8~COUT\ = CARRY(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita7~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(8),
	cin => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita7~COUT\,
	sumout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita8~sumout\,
	cout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita8~COUT\);

-- Location: FF_X33_Y38_N44
\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita8~sumout\,
	sclr => \VGA_Generator|VGA|Equal0~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8));

-- Location: LABCELL_X33_Y38_N27
\VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita9~sumout\ = SUM(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(9) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita8~COUT\ ))
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita9~COUT\ = CARRY(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(9) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita8~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(9),
	cin => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita8~COUT\,
	sumout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita9~sumout\,
	cout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita9~COUT\);

-- Location: FF_X33_Y38_N29
\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita9~sumout\,
	sclr => \VGA_Generator|VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(9));

-- Location: LABCELL_X33_Y38_N36
\VGA_Generator|VGA|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Equal0~0_combout\ = ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8) & !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(8),
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(9),
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(6),
	combout => \VGA_Generator|VGA|Equal0~0_combout\);

-- Location: LABCELL_X33_Y38_N30
\VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita10\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita10~sumout\ = SUM(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita9~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	cin => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita9~COUT\,
	sumout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita10~sumout\);

-- Location: FF_X33_Y38_N50
\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita10~sumout\,
	sclr => \VGA_Generator|VGA|Equal0~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10));

-- Location: LABCELL_X33_Y38_N48
\VGA_Generator|VGA|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Equal0~1_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(1) & ( (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(2) & (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(3) & 
-- (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7) & \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(2),
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(3),
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(7),
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(1),
	combout => \VGA_Generator|VGA|Equal0~1_combout\);

-- Location: LABCELL_X33_Y38_N45
\VGA_Generator|VGA|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Equal0~2_combout\ = ( \VGA_Generator|VGA|Equal0~1_combout\ & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) & (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5) & (\VGA_Generator|VGA|Equal0~0_combout\ 
-- & \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(5),
	datac => \VGA_Generator|VGA|ALT_INV_Equal0~0_combout\,
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(0),
	dataf => \VGA_Generator|VGA|ALT_INV_Equal0~1_combout\,
	combout => \VGA_Generator|VGA|Equal0~2_combout\);

-- Location: FF_X33_Y38_N2
\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita0~sumout\,
	sclr => \VGA_Generator|VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(0));

-- Location: LABCELL_X33_Y38_N3
\VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita1~sumout\ = SUM(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(1) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita0~COUT\ ))
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita1~COUT\ = CARRY(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(1) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(1),
	cin => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita0~COUT\,
	sumout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita1~sumout\,
	cout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita1~COUT\);

-- Location: FF_X33_Y38_N4
\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita1~sumout\,
	sclr => \VGA_Generator|VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(1));

-- Location: LABCELL_X33_Y38_N6
\VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita2~sumout\ = SUM(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(2) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita1~COUT\ ))
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita2~COUT\ = CARRY(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(2) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(2),
	cin => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita1~COUT\,
	sumout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita2~sumout\,
	cout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita2~COUT\);

-- Location: FF_X33_Y38_N7
\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita2~sumout\,
	sclr => \VGA_Generator|VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(2));

-- Location: LABCELL_X33_Y38_N9
\VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita3~sumout\ = SUM(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(3) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita2~COUT\ ))
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita3~COUT\ = CARRY(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(3) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(3),
	cin => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita2~COUT\,
	sumout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita3~sumout\,
	cout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita3~COUT\);

-- Location: FF_X33_Y38_N10
\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita3~sumout\,
	sclr => \VGA_Generator|VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(3));

-- Location: LABCELL_X33_Y38_N12
\VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita4~sumout\ = SUM(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita3~COUT\ ))
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita4~COUT\ = CARRY(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	cin => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita3~COUT\,
	sumout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita4~sumout\,
	cout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita4~COUT\);

-- Location: FF_X33_Y38_N53
\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita4~sumout\,
	sclr => \VGA_Generator|VGA|Equal0~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4));

-- Location: LABCELL_X33_Y38_N15
\VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita5~sumout\ = SUM(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\ ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita4~COUT\ ))
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita5~COUT\ = CARRY(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\ ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\,
	cin => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita4~COUT\,
	sumout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita5~sumout\,
	cout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita5~COUT\);

-- Location: FF_X33_Y38_N58
\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita5~sumout\,
	sclr => \VGA_Generator|VGA|Equal0~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\);

-- Location: LABCELL_X33_Y38_N18
\VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita6~sumout\ = SUM(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita5~COUT\ ))
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita6~COUT\ = CARRY(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(6),
	cin => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita5~COUT\,
	sumout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita6~sumout\,
	cout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita6~COUT\);

-- Location: FF_X33_Y38_N41
\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita6~sumout\,
	sclr => \VGA_Generator|VGA|Equal0~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6));

-- Location: FF_X33_Y38_N38
\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita7~sumout\,
	sclr => \VGA_Generator|VGA|Equal0~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7));

-- Location: LABCELL_X33_Y38_N54
\VGA_Generator|VGA|column[9]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|column[9]~0_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(9) & ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7)) # 
-- ((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8)) # (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6))) ) ) ) # ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(9) & ( 
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) & ( ((\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7) & ((\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6)) # 
-- (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\)))) # (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8)) ) ) ) # ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(9) & ( 
-- !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7)) # ((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8)) # 
-- ((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\) # (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6)))) ) ) ) # ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(9) & ( 
-- !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) & ( ((\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7) & \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6))) # 
-- (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101110111111111111111111000110111011101111111111111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(7),
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(8),
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\,
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(6),
	datae => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(9),
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	combout => \VGA_Generator|VGA|column[9]~0_combout\);

-- Location: MLABCELL_X34_Y38_N12
\VGA_Generator|VGA|Add1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Add1~2_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) & ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\ ) ) # ( 
-- !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) & ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\,
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	combout => \VGA_Generator|VGA|Add1~2_combout\);

-- Location: LABCELL_X27_Y38_N12
\VGA_Generator|VGA|column[5]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|column[5]~4_combout\ = ( \VGA_Generator|VGA|Add1~2_combout\ & ( (\VGA_Generator|VGA|column[9]~0_combout\ & !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[9]~0_combout\,
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	dataf => \VGA_Generator|VGA|ALT_INV_Add1~2_combout\,
	combout => \VGA_Generator|VGA|column[5]~4_combout\);

-- Location: LABCELL_X29_Y40_N12
\VGA_Generator|VGA|LessThan2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|LessThan2~0_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) & ( (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7) & 
-- ((\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\) # (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6)))) ) ) # ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) & ( 
-- (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) & \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000011101110000000001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(6),
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\,
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(7),
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	combout => \VGA_Generator|VGA|LessThan2~0_combout\);

-- Location: LABCELL_X29_Y40_N6
\VGA_Generator|VGA|column[8]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|column[8]~1_combout\ = ( \VGA_Generator|VGA|LessThan2~0_combout\ & ( (!\VGA_Generator|VGA|column[9]~0_combout\) # ((\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10)) # 
-- (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8))) ) ) # ( !\VGA_Generator|VGA|LessThan2~0_combout\ & ( (!\VGA_Generator|VGA|column[9]~0_combout\) # ((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8)) # 
-- (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111111111111001111111111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|ALT_INV_column[9]~0_combout\,
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(8),
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	dataf => \VGA_Generator|VGA|ALT_INV_LessThan2~0_combout\,
	combout => \VGA_Generator|VGA|column[8]~1_combout\);

-- Location: LABCELL_X29_Y40_N15
\VGA_Generator|VGA|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Add1~0_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) & ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7) $ (((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) & 
-- !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\))) ) ) # ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) & ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) $ 
-- (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101001011111101000000101111110100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(6),
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\,
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(7),
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	combout => \VGA_Generator|VGA|Add1~0_combout\);

-- Location: MLABCELL_X34_Y38_N30
\VGA_Generator|VGA|column[7]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|column[7]~9_combout\ = ( \VGA_Generator|VGA|column[9]~0_combout\ & ( \VGA_Generator|VGA|Add1~0_combout\ & ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datae => \VGA_Generator|VGA|ALT_INV_column[9]~0_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add1~0_combout\,
	combout => \VGA_Generator|VGA|column[7]~9_combout\);

-- Location: LABCELL_X29_Y40_N27
\VGA_Generator|VGA|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Add1~1_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\ & ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) $ (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4)) ) 
-- ) # ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\ & ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101011010010110100101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(6),
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\,
	combout => \VGA_Generator|VGA|Add1~1_combout\);

-- Location: MLABCELL_X34_Y38_N39
\VGA_Generator|VGA|column[6]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|column[6]~10_combout\ = ( \VGA_Generator|VGA|column[9]~0_combout\ & ( \VGA_Generator|VGA|Add1~1_combout\ ) ) # ( !\VGA_Generator|VGA|column[9]~0_combout\ & ( \VGA_Generator|VGA|Add1~1_combout\ ) ) # ( 
-- \VGA_Generator|VGA|column[9]~0_combout\ & ( !\VGA_Generator|VGA|Add1~1_combout\ & ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) ) ) ) # ( !\VGA_Generator|VGA|column[9]~0_combout\ & ( !\VGA_Generator|VGA|Add1~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datae => \VGA_Generator|VGA|ALT_INV_column[9]~0_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add1~1_combout\,
	combout => \VGA_Generator|VGA|column[6]~10_combout\);

-- Location: LABCELL_X33_Y38_N39
\VGA_Generator|VGA|LessThan2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|LessThan2~1_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8) & ((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7)) # 
-- ((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5) & !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6))))) ) ) # ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) & ( 
-- (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8) & ((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7)) # (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110010001000110011001000100011001000100010001100100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(7),
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(8),
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(5),
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(6),
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	combout => \VGA_Generator|VGA|LessThan2~1_combout\);

-- Location: LABCELL_X30_Y38_N0
\VGA_Generator|VGA|column[9]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|column[9]~2_combout\ = ( \VGA_Generator|VGA|column[9]~0_combout\ & ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(9) & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & 
-- \VGA_Generator|VGA|LessThan2~1_combout\) ) ) ) # ( \VGA_Generator|VGA|column[9]~0_combout\ & ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(9) & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & 
-- !\VGA_Generator|VGA|LessThan2~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000001010000000000000000000000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datac => \VGA_Generator|VGA|ALT_INV_LessThan2~1_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_column[9]~0_combout\,
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(9),
	combout => \VGA_Generator|VGA|column[9]~2_combout\);

-- Location: LABCELL_X31_Y42_N30
\VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita0~sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita0~COUT\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita0~sumout\,
	cout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita0~COUT\);

-- Location: LABCELL_X31_Y42_N27
\VGA_Generator|VGA|counter_y|auto_generated|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\ = ( \VGA_Generator|VGA|Equal0~2_combout\ ) # ( !\VGA_Generator|VGA|Equal0~2_combout\ & ( \VGA_Generator|VGA|Equal1~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|ALT_INV_Equal1~2_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Equal0~2_combout\,
	combout => \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\);

-- Location: FF_X31_Y42_N32
\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita0~sumout\,
	sclr => \VGA_Generator|VGA|Equal1~2_combout\,
	ena => \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(0));

-- Location: LABCELL_X31_Y42_N33
\VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita1~sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(1) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita0~COUT\ ))
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita1~COUT\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(1) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(1),
	cin => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita0~COUT\,
	sumout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita1~sumout\,
	cout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita1~COUT\);

-- Location: FF_X31_Y42_N23
\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita1~sumout\,
	sclr => \VGA_Generator|VGA|Equal1~2_combout\,
	sload => VCC,
	ena => \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(1));

-- Location: LABCELL_X31_Y42_N36
\VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita2~sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(2) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita1~COUT\ ))
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita2~COUT\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(2) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(2),
	cin => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita1~COUT\,
	sumout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita2~sumout\,
	cout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita2~COUT\);

-- Location: FF_X31_Y42_N29
\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita2~sumout\,
	sclr => \VGA_Generator|VGA|Equal1~2_combout\,
	sload => VCC,
	ena => \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(2));

-- Location: LABCELL_X31_Y42_N39
\VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita3~sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(3) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita2~COUT\ ))
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita3~COUT\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(3) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(3),
	cin => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita2~COUT\,
	sumout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita3~sumout\,
	cout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita3~COUT\);

-- Location: FF_X31_Y42_N40
\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita3~sumout\,
	sclr => \VGA_Generator|VGA|Equal1~2_combout\,
	ena => \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(3));

-- Location: LABCELL_X31_Y42_N42
\VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita4~sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(4) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita3~COUT\ ))
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita4~COUT\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(4) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(4),
	cin => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita3~COUT\,
	sumout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita4~sumout\,
	cout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita4~COUT\);

-- Location: FF_X31_Y42_N20
\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita4~sumout\,
	sclr => \VGA_Generator|VGA|Equal1~2_combout\,
	sload => VCC,
	ena => \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(4));

-- Location: LABCELL_X31_Y42_N45
\VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita5~sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(5) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita4~COUT\ ))
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita5~COUT\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(5) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(5),
	cin => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita4~COUT\,
	sumout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita5~sumout\,
	cout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita5~COUT\);

-- Location: FF_X31_Y42_N5
\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita5~sumout\,
	sclr => \VGA_Generator|VGA|Equal1~2_combout\,
	sload => VCC,
	ena => \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(5));

-- Location: LABCELL_X31_Y42_N48
\VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita6~sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(6) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita5~COUT\ ))
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita6~COUT\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(6) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(6),
	cin => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita5~COUT\,
	sumout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita6~sumout\,
	cout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita6~COUT\);

-- Location: FF_X31_Y42_N2
\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita6~sumout\,
	sclr => \VGA_Generator|VGA|Equal1~2_combout\,
	sload => VCC,
	ena => \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(6));

-- Location: LABCELL_X31_Y42_N51
\VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita7~sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(7) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita6~COUT\ ))
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita7~COUT\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(7) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(7),
	cin => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita6~COUT\,
	sumout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita7~sumout\,
	cout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita7~COUT\);

-- Location: FF_X31_Y42_N53
\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita7~sumout\,
	sclr => \VGA_Generator|VGA|Equal1~2_combout\,
	ena => \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(7));

-- Location: LABCELL_X31_Y42_N54
\VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita8\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita8~sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(8) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita7~COUT\ ))
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita8~COUT\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(8) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita7~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(8),
	cin => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita7~COUT\,
	sumout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita8~sumout\,
	cout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita8~COUT\);

-- Location: LABCELL_X31_Y42_N57
\VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita9~sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(9) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita8~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(9),
	cin => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita8~COUT\,
	sumout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita9~sumout\);

-- Location: FF_X31_Y42_N59
\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita9~sumout\,
	sclr => \VGA_Generator|VGA|Equal1~2_combout\,
	ena => \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(9));

-- Location: LABCELL_X31_Y42_N18
\VGA_Generator|VGA|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Equal1~0_combout\ = ( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(7) & ( (\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(9) & (!\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(5) & 
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(9),
	datac => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(5),
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(4),
	dataf => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(7),
	combout => \VGA_Generator|VGA|Equal1~0_combout\);

-- Location: LABCELL_X31_Y42_N21
\VGA_Generator|VGA|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Equal1~1_combout\ = ( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(0) & ( (!\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(6) & (!\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(8) & 
-- !\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(6),
	datac => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(8),
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(1),
	dataf => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(0),
	combout => \VGA_Generator|VGA|Equal1~1_combout\);

-- Location: LABCELL_X31_Y42_N3
\VGA_Generator|VGA|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Equal1~2_combout\ = (!\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(2) & (\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(3) & (\VGA_Generator|VGA|Equal1~0_combout\ & \VGA_Generator|VGA|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(2),
	datab => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(3),
	datac => \VGA_Generator|VGA|ALT_INV_Equal1~0_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_Equal1~1_combout\,
	combout => \VGA_Generator|VGA|Equal1~2_combout\);

-- Location: FF_X31_Y42_N55
\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita8~sumout\,
	sclr => \VGA_Generator|VGA|Equal1~2_combout\,
	ena => \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(8));

-- Location: FF_X31_Y42_N56
\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita8~sumout\,
	sclr => \VGA_Generator|VGA|Equal1~2_combout\,
	ena => \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[8]~DUPLICATE_q\);

-- Location: LABCELL_X31_Y42_N15
\VGA_Generator|VGA|LessThan1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|LessThan1~1_combout\ = ( !\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(4) & ( (!\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(6) & (!\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(3) & 
-- !\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(6),
	datac => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(3),
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(5),
	dataf => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(4),
	combout => \VGA_Generator|VGA|LessThan1~1_combout\);

-- Location: LABCELL_X31_Y42_N6
\VGA_Generator|VGA|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|LessThan1~0_combout\ = ( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(0) & ( (!\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(1) & !\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(2)) ) ) # ( 
-- !\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(0) & ( !\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(1),
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(2),
	dataf => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(0),
	combout => \VGA_Generator|VGA|LessThan1~0_combout\);

-- Location: LABCELL_X31_Y42_N24
\VGA_Generator|VGA|LessThan1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|LessThan1~2_combout\ = ( \VGA_Generator|VGA|LessThan1~0_combout\ & ( (\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(9) & (((!\VGA_Generator|VGA|LessThan1~1_combout\ & 
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(7))) # (\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[8]~DUPLICATE_q\))) ) ) # ( !\VGA_Generator|VGA|LessThan1~0_combout\ & ( 
-- (\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(9) & ((\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(7)) # (\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[8]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111100000000010111010000000001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[8]~DUPLICATE_q\,
	datab => \VGA_Generator|VGA|ALT_INV_LessThan1~1_combout\,
	datac => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(7),
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(9),
	dataf => \VGA_Generator|VGA|ALT_INV_LessThan1~0_combout\,
	combout => \VGA_Generator|VGA|LessThan1~2_combout\);

-- Location: LABCELL_X31_Y42_N12
\VGA_Generator|VGA|LessThan9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|LessThan9~0_combout\ = ( !\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(7) & ( (!\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(6) & 
-- (!\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[8]~DUPLICATE_q\ & !\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(9))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(6),
	datac => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[8]~DUPLICATE_q\,
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(9),
	dataf => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(7),
	combout => \VGA_Generator|VGA|LessThan9~0_combout\);

-- Location: LABCELL_X31_Y42_N9
\VGA_Generator|VGA|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|LessThan0~0_combout\ = ( \VGA_Generator|VGA|LessThan9~0_combout\ & ( (!\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(5)) # ((!\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(4) & 
-- ((!\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(3)) # (\VGA_Generator|VGA|LessThan1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111101000101111111110100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(4),
	datab => \VGA_Generator|VGA|ALT_INV_LessThan1~0_combout\,
	datac => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(3),
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(5),
	dataf => \VGA_Generator|VGA|ALT_INV_LessThan9~0_combout\,
	combout => \VGA_Generator|VGA|LessThan0~0_combout\);

-- Location: LABCELL_X30_Y42_N0
\VGA_Generator|VGA|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Add0~37_sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \VGA_Generator|VGA|Add0~38\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \VGA_Generator|VGA|Add0~37_sumout\,
	cout => \VGA_Generator|VGA|Add0~38\);

-- Location: LABCELL_X30_Y42_N3
\VGA_Generator|VGA|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Add0~25_sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(1) ) + ( GND ) + ( \VGA_Generator|VGA|Add0~38\ ))
-- \VGA_Generator|VGA|Add0~26\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(1) ) + ( GND ) + ( \VGA_Generator|VGA|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(1),
	cin => \VGA_Generator|VGA|Add0~38\,
	sumout => \VGA_Generator|VGA|Add0~25_sumout\,
	cout => \VGA_Generator|VGA|Add0~26\);

-- Location: LABCELL_X30_Y42_N6
\VGA_Generator|VGA|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Add0~33_sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(2) ) + ( VCC ) + ( \VGA_Generator|VGA|Add0~26\ ))
-- \VGA_Generator|VGA|Add0~34\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(2) ) + ( VCC ) + ( \VGA_Generator|VGA|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(2),
	cin => \VGA_Generator|VGA|Add0~26\,
	sumout => \VGA_Generator|VGA|Add0~33_sumout\,
	cout => \VGA_Generator|VGA|Add0~34\);

-- Location: LABCELL_X30_Y42_N9
\VGA_Generator|VGA|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Add0~29_sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(3) ) + ( GND ) + ( \VGA_Generator|VGA|Add0~34\ ))
-- \VGA_Generator|VGA|Add0~30\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(3) ) + ( GND ) + ( \VGA_Generator|VGA|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(3),
	cin => \VGA_Generator|VGA|Add0~34\,
	sumout => \VGA_Generator|VGA|Add0~29_sumout\,
	cout => \VGA_Generator|VGA|Add0~30\);

-- Location: LABCELL_X30_Y42_N12
\VGA_Generator|VGA|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Add0~13_sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(4) ) + ( VCC ) + ( \VGA_Generator|VGA|Add0~30\ ))
-- \VGA_Generator|VGA|Add0~14\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(4) ) + ( VCC ) + ( \VGA_Generator|VGA|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(4),
	cin => \VGA_Generator|VGA|Add0~30\,
	sumout => \VGA_Generator|VGA|Add0~13_sumout\,
	cout => \VGA_Generator|VGA|Add0~14\);

-- Location: LABCELL_X30_Y42_N15
\VGA_Generator|VGA|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Add0~1_sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(5) ) + ( GND ) + ( \VGA_Generator|VGA|Add0~14\ ))
-- \VGA_Generator|VGA|Add0~2\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(5) ) + ( GND ) + ( \VGA_Generator|VGA|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(5),
	cin => \VGA_Generator|VGA|Add0~14\,
	sumout => \VGA_Generator|VGA|Add0~1_sumout\,
	cout => \VGA_Generator|VGA|Add0~2\);

-- Location: LABCELL_X29_Y42_N15
\VGA_Generator|VGA|row[5]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|row[5]~7_combout\ = (!\VGA_Generator|VGA|LessThan1~2_combout\ & (!\VGA_Generator|VGA|LessThan0~0_combout\ & \VGA_Generator|VGA|Add0~1_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100000000000100010000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_LessThan1~2_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_LessThan0~0_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_Add0~1_sumout\,
	combout => \VGA_Generator|VGA|row[5]~7_combout\);

-- Location: LABCELL_X30_Y42_N18
\VGA_Generator|VGA|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Add0~5_sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(6) ) + ( VCC ) + ( \VGA_Generator|VGA|Add0~2\ ))
-- \VGA_Generator|VGA|Add0~6\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(6) ) + ( VCC ) + ( \VGA_Generator|VGA|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(6),
	cin => \VGA_Generator|VGA|Add0~2\,
	sumout => \VGA_Generator|VGA|Add0~5_sumout\,
	cout => \VGA_Generator|VGA|Add0~6\);

-- Location: LABCELL_X30_Y42_N21
\VGA_Generator|VGA|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Add0~17_sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(7) ) + ( VCC ) + ( \VGA_Generator|VGA|Add0~6\ ))
-- \VGA_Generator|VGA|Add0~18\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(7) ) + ( VCC ) + ( \VGA_Generator|VGA|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(7),
	cin => \VGA_Generator|VGA|Add0~6\,
	sumout => \VGA_Generator|VGA|Add0~17_sumout\,
	cout => \VGA_Generator|VGA|Add0~18\);

-- Location: LABCELL_X30_Y42_N24
\VGA_Generator|VGA|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Add0~21_sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[8]~DUPLICATE_q\ ) + ( VCC ) + ( \VGA_Generator|VGA|Add0~18\ ))
-- \VGA_Generator|VGA|Add0~22\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[8]~DUPLICATE_q\ ) + ( VCC ) + ( \VGA_Generator|VGA|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[8]~DUPLICATE_q\,
	cin => \VGA_Generator|VGA|Add0~18\,
	sumout => \VGA_Generator|VGA|Add0~21_sumout\,
	cout => \VGA_Generator|VGA|Add0~22\);

-- Location: MLABCELL_X28_Y40_N42
\VGA_Generator|VGA|row[8]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|row[8]~6_combout\ = ( !\VGA_Generator|VGA|LessThan0~0_combout\ & ( (\VGA_Generator|VGA|Add0~21_sumout\ & !\VGA_Generator|VGA|LessThan1~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|ALT_INV_Add0~21_sumout\,
	datad => \VGA_Generator|VGA|ALT_INV_LessThan1~2_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_LessThan0~0_combout\,
	combout => \VGA_Generator|VGA|row[8]~6_combout\);

-- Location: LABCELL_X30_Y42_N27
\VGA_Generator|VGA|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Add0~9_sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(9) ) + ( VCC ) + ( \VGA_Generator|VGA|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(9),
	cin => \VGA_Generator|VGA|Add0~22\,
	sumout => \VGA_Generator|VGA|Add0~9_sumout\);

-- Location: LABCELL_X29_Y42_N33
\VGA_Generator|Block_Generator|index~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|index~0_combout\ = ( !\VGA_Generator|VGA|Add0~9_sumout\ & ( !\VGA_Generator|VGA|LessThan1~2_combout\ & ( !\VGA_Generator|VGA|LessThan0~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|ALT_INV_LessThan0~0_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_Add0~9_sumout\,
	dataf => \VGA_Generator|VGA|ALT_INV_LessThan1~2_combout\,
	combout => \VGA_Generator|Block_Generator|index~0_combout\);

-- Location: LABCELL_X29_Y42_N21
\VGA_Generator|VGA|row[7]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|row[7]~5_combout\ = ( !\VGA_Generator|VGA|LessThan0~0_combout\ & ( (!\VGA_Generator|VGA|LessThan1~2_combout\ & \VGA_Generator|VGA|Add0~17_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_LessThan1~2_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_Add0~17_sumout\,
	dataf => \VGA_Generator|VGA|ALT_INV_LessThan0~0_combout\,
	combout => \VGA_Generator|VGA|row[7]~5_combout\);

-- Location: LABCELL_X27_Y42_N33
\VGA_Generator|VGA|row[6]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|row[6]~8_combout\ = ( !\VGA_Generator|VGA|LessThan1~2_combout\ & ( (!\VGA_Generator|VGA|LessThan0~0_combout\ & !\VGA_Generator|VGA|Add0~5_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|ALT_INV_LessThan0~0_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_Add0~5_sumout\,
	dataf => \VGA_Generator|VGA|ALT_INV_LessThan1~2_combout\,
	combout => \VGA_Generator|VGA|row[6]~8_combout\);

-- Location: MLABCELL_X28_Y40_N12
\VGA_Generator|Text_Generator|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Equal0~0_combout\ = ( \VGA_Generator|VGA|row[6]~8_combout\ & ( !\VGA_Generator|VGA|row[7]~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|ALT_INV_row[7]~5_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_row[6]~8_combout\,
	combout => \VGA_Generator|Text_Generator|Equal0~0_combout\);

-- Location: MLABCELL_X28_Y40_N45
\VGA_Generator|Text_Generator|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Equal0~1_combout\ = ( \VGA_Generator|Text_Generator|Equal0~0_combout\ & ( (\VGA_Generator|VGA|row[5]~7_combout\ & (!\VGA_Generator|VGA|row[8]~6_combout\ & !\VGA_Generator|Block_Generator|index~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_row[5]~7_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_row[8]~6_combout\,
	datad => \VGA_Generator|Block_Generator|ALT_INV_index~0_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_Equal0~0_combout\,
	combout => \VGA_Generator|Text_Generator|Equal0~1_combout\);

-- Location: MLABCELL_X28_Y40_N15
\VGA_Generator|Text_Generator|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Equal1~0_combout\ = ( !\VGA_Generator|VGA|row[5]~7_combout\ & ( (\VGA_Generator|Text_Generator|Equal0~0_combout\ & (\VGA_Generator|VGA|row[8]~6_combout\ & \VGA_Generator|Block_Generator|index~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|Text_Generator|ALT_INV_Equal0~0_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_row[8]~6_combout\,
	datad => \VGA_Generator|Block_Generator|ALT_INV_index~0_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_row[5]~7_combout\,
	combout => \VGA_Generator|Text_Generator|Equal1~0_combout\);

-- Location: LABCELL_X33_Y40_N48
\VGA_Generator|Text_Generator|rgb[16]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|rgb[16]~0_combout\ = ( \VGA_Generator|Text_Generator|Equal1~0_combout\ & ( !\VGA_Generator|Text_Generator|Equal0~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|Text_Generator|ALT_INV_Equal0~1_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_Equal1~0_combout\,
	combout => \VGA_Generator|Text_Generator|rgb[16]~0_combout\);

-- Location: LABCELL_X33_Y40_N54
\VGA_Generator|Text_Generator|rgb[16]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|rgb[16]~1_combout\ = ( \VGA_Generator|VGA|column[9]~2_combout\ & ( \VGA_Generator|Text_Generator|rgb[16]~0_combout\ & ( (\VGA_Generator|VGA|column[8]~1_combout\ & ((!\VGA_Generator|VGA|column[7]~9_combout\ & 
-- ((!\VGA_Generator|VGA|column[6]~10_combout\))) # (\VGA_Generator|VGA|column[7]~9_combout\ & ((!\VGA_Generator|VGA|column[5]~4_combout\) # (\VGA_Generator|VGA|column[6]~10_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[5]~4_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[8]~1_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[7]~9_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[6]~10_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_column[9]~2_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_rgb[16]~0_combout\,
	combout => \VGA_Generator|Text_Generator|rgb[16]~1_combout\);

-- Location: MLABCELL_X34_Y35_N0
\counter_game_start|auto_generated|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_game_start|auto_generated|counter_comb_bita0~sumout\ = SUM(( \counter_game_start|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \counter_game_start|auto_generated|counter_comb_bita0~COUT\ = CARRY(( \counter_game_start|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \counter_game_start|auto_generated|counter_comb_bita0~sumout\,
	cout => \counter_game_start|auto_generated|counter_comb_bita0~COUT\);

-- Location: MLABCELL_X34_Y35_N48
\startup~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \startup~0_combout\ = ( \startup~q\ ) # ( !\startup~q\ & ( \game_started~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_game_started~q\,
	dataf => \ALT_INV_startup~q\,
	combout => \startup~0_combout\);

-- Location: FF_X34_Y35_N49
game_started : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \startup~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_started~q\);

-- Location: MLABCELL_X34_Y35_N51
\startup_enable~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \startup_enable~0_combout\ = (!\Equal0~6_combout\) # (\game_started~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111101011111010111110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal0~6_combout\,
	datac => \ALT_INV_game_started~q\,
	combout => \startup_enable~0_combout\);

-- Location: FF_X34_Y35_N2
\counter_game_start|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_game_start|auto_generated|counter_comb_bita0~sumout\,
	ena => \startup_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_game_start|auto_generated|counter_reg_bit\(0));

-- Location: MLABCELL_X34_Y35_N3
\counter_game_start|auto_generated|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_game_start|auto_generated|counter_comb_bita1~sumout\ = SUM(( \counter_game_start|auto_generated|counter_reg_bit\(1) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita0~COUT\ ))
-- \counter_game_start|auto_generated|counter_comb_bita1~COUT\ = CARRY(( \counter_game_start|auto_generated|counter_reg_bit\(1) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(1),
	cin => \counter_game_start|auto_generated|counter_comb_bita0~COUT\,
	sumout => \counter_game_start|auto_generated|counter_comb_bita1~sumout\,
	cout => \counter_game_start|auto_generated|counter_comb_bita1~COUT\);

-- Location: FF_X34_Y35_N5
\counter_game_start|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_game_start|auto_generated|counter_comb_bita1~sumout\,
	ena => \startup_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_game_start|auto_generated|counter_reg_bit\(1));

-- Location: MLABCELL_X34_Y35_N6
\counter_game_start|auto_generated|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_game_start|auto_generated|counter_comb_bita2~sumout\ = SUM(( \counter_game_start|auto_generated|counter_reg_bit\(2) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita1~COUT\ ))
-- \counter_game_start|auto_generated|counter_comb_bita2~COUT\ = CARRY(( \counter_game_start|auto_generated|counter_reg_bit\(2) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(2),
	cin => \counter_game_start|auto_generated|counter_comb_bita1~COUT\,
	sumout => \counter_game_start|auto_generated|counter_comb_bita2~sumout\,
	cout => \counter_game_start|auto_generated|counter_comb_bita2~COUT\);

-- Location: FF_X34_Y35_N8
\counter_game_start|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_game_start|auto_generated|counter_comb_bita2~sumout\,
	ena => \startup_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_game_start|auto_generated|counter_reg_bit\(2));

-- Location: MLABCELL_X34_Y35_N9
\counter_game_start|auto_generated|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_game_start|auto_generated|counter_comb_bita3~sumout\ = SUM(( \counter_game_start|auto_generated|counter_reg_bit\(3) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita2~COUT\ ))
-- \counter_game_start|auto_generated|counter_comb_bita3~COUT\ = CARRY(( \counter_game_start|auto_generated|counter_reg_bit\(3) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(3),
	cin => \counter_game_start|auto_generated|counter_comb_bita2~COUT\,
	sumout => \counter_game_start|auto_generated|counter_comb_bita3~sumout\,
	cout => \counter_game_start|auto_generated|counter_comb_bita3~COUT\);

-- Location: FF_X34_Y35_N11
\counter_game_start|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_game_start|auto_generated|counter_comb_bita3~sumout\,
	ena => \startup_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_game_start|auto_generated|counter_reg_bit\(3));

-- Location: MLABCELL_X34_Y35_N54
\Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~0_combout\ = ( \counter_game_start|auto_generated|counter_reg_bit\(1) & ( \counter_game_start|auto_generated|counter_reg_bit\(2) & ( (\counter_game_start|auto_generated|counter_reg_bit\(3) & \counter_game_start|auto_generated|counter_reg_bit\(0)) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(3),
	datac => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(0),
	datae => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(1),
	dataf => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(2),
	combout => \Equal0~0_combout\);

-- Location: MLABCELL_X34_Y35_N12
\counter_game_start|auto_generated|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_game_start|auto_generated|counter_comb_bita4~sumout\ = SUM(( \counter_game_start|auto_generated|counter_reg_bit\(4) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita3~COUT\ ))
-- \counter_game_start|auto_generated|counter_comb_bita4~COUT\ = CARRY(( \counter_game_start|auto_generated|counter_reg_bit\(4) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(4),
	cin => \counter_game_start|auto_generated|counter_comb_bita3~COUT\,
	sumout => \counter_game_start|auto_generated|counter_comb_bita4~sumout\,
	cout => \counter_game_start|auto_generated|counter_comb_bita4~COUT\);

-- Location: FF_X34_Y35_N14
\counter_game_start|auto_generated|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_game_start|auto_generated|counter_comb_bita4~sumout\,
	ena => \startup_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_game_start|auto_generated|counter_reg_bit\(4));

-- Location: MLABCELL_X34_Y35_N15
\counter_game_start|auto_generated|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_game_start|auto_generated|counter_comb_bita5~sumout\ = SUM(( \counter_game_start|auto_generated|counter_reg_bit\(5) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita4~COUT\ ))
-- \counter_game_start|auto_generated|counter_comb_bita5~COUT\ = CARRY(( \counter_game_start|auto_generated|counter_reg_bit\(5) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(5),
	cin => \counter_game_start|auto_generated|counter_comb_bita4~COUT\,
	sumout => \counter_game_start|auto_generated|counter_comb_bita5~sumout\,
	cout => \counter_game_start|auto_generated|counter_comb_bita5~COUT\);

-- Location: FF_X34_Y35_N17
\counter_game_start|auto_generated|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_game_start|auto_generated|counter_comb_bita5~sumout\,
	ena => \startup_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_game_start|auto_generated|counter_reg_bit\(5));

-- Location: MLABCELL_X34_Y35_N18
\counter_game_start|auto_generated|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_game_start|auto_generated|counter_comb_bita6~sumout\ = SUM(( \counter_game_start|auto_generated|counter_reg_bit\(6) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita5~COUT\ ))
-- \counter_game_start|auto_generated|counter_comb_bita6~COUT\ = CARRY(( \counter_game_start|auto_generated|counter_reg_bit\(6) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(6),
	cin => \counter_game_start|auto_generated|counter_comb_bita5~COUT\,
	sumout => \counter_game_start|auto_generated|counter_comb_bita6~sumout\,
	cout => \counter_game_start|auto_generated|counter_comb_bita6~COUT\);

-- Location: FF_X34_Y35_N20
\counter_game_start|auto_generated|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_game_start|auto_generated|counter_comb_bita6~sumout\,
	ena => \startup_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_game_start|auto_generated|counter_reg_bit\(6));

-- Location: MLABCELL_X34_Y35_N21
\counter_game_start|auto_generated|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_game_start|auto_generated|counter_comb_bita7~sumout\ = SUM(( \counter_game_start|auto_generated|counter_reg_bit\(7) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita6~COUT\ ))
-- \counter_game_start|auto_generated|counter_comb_bita7~COUT\ = CARRY(( \counter_game_start|auto_generated|counter_reg_bit\(7) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(7),
	cin => \counter_game_start|auto_generated|counter_comb_bita6~COUT\,
	sumout => \counter_game_start|auto_generated|counter_comb_bita7~sumout\,
	cout => \counter_game_start|auto_generated|counter_comb_bita7~COUT\);

-- Location: FF_X34_Y35_N23
\counter_game_start|auto_generated|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_game_start|auto_generated|counter_comb_bita7~sumout\,
	ena => \startup_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_game_start|auto_generated|counter_reg_bit\(7));

-- Location: MLABCELL_X34_Y35_N24
\counter_game_start|auto_generated|counter_comb_bita8\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_game_start|auto_generated|counter_comb_bita8~sumout\ = SUM(( \counter_game_start|auto_generated|counter_reg_bit\(8) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita7~COUT\ ))
-- \counter_game_start|auto_generated|counter_comb_bita8~COUT\ = CARRY(( \counter_game_start|auto_generated|counter_reg_bit\(8) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita7~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(8),
	cin => \counter_game_start|auto_generated|counter_comb_bita7~COUT\,
	sumout => \counter_game_start|auto_generated|counter_comb_bita8~sumout\,
	cout => \counter_game_start|auto_generated|counter_comb_bita8~COUT\);

-- Location: FF_X34_Y35_N26
\counter_game_start|auto_generated|counter_reg_bit[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_game_start|auto_generated|counter_comb_bita8~sumout\,
	ena => \startup_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_game_start|auto_generated|counter_reg_bit\(8));

-- Location: MLABCELL_X34_Y35_N27
\counter_game_start|auto_generated|counter_comb_bita9\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_game_start|auto_generated|counter_comb_bita9~sumout\ = SUM(( \counter_game_start|auto_generated|counter_reg_bit\(9) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita8~COUT\ ))
-- \counter_game_start|auto_generated|counter_comb_bita9~COUT\ = CARRY(( \counter_game_start|auto_generated|counter_reg_bit\(9) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita8~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(9),
	cin => \counter_game_start|auto_generated|counter_comb_bita8~COUT\,
	sumout => \counter_game_start|auto_generated|counter_comb_bita9~sumout\,
	cout => \counter_game_start|auto_generated|counter_comb_bita9~COUT\);

-- Location: FF_X34_Y35_N28
\counter_game_start|auto_generated|counter_reg_bit[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_game_start|auto_generated|counter_comb_bita9~sumout\,
	ena => \startup_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_game_start|auto_generated|counter_reg_bit\(9));

-- Location: MLABCELL_X34_Y35_N30
\Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~1_combout\ = ( !\counter_game_start|auto_generated|counter_reg_bit\(9) & ( (\counter_game_start|auto_generated|counter_reg_bit\(6) & (\counter_game_start|auto_generated|counter_reg_bit\(5) & (\counter_game_start|auto_generated|counter_reg_bit\(8) 
-- & \counter_game_start|auto_generated|counter_reg_bit\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(6),
	datab => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(5),
	datac => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(8),
	datad => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(7),
	dataf => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(9),
	combout => \Equal0~1_combout\);

-- Location: MLABCELL_X34_Y34_N0
\counter_game_start|auto_generated|counter_comb_bita10\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_game_start|auto_generated|counter_comb_bita10~sumout\ = SUM(( \counter_game_start|auto_generated|counter_reg_bit\(10) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita9~COUT\ ))
-- \counter_game_start|auto_generated|counter_comb_bita10~COUT\ = CARRY(( \counter_game_start|auto_generated|counter_reg_bit\(10) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita9~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(10),
	cin => \counter_game_start|auto_generated|counter_comb_bita9~COUT\,
	sumout => \counter_game_start|auto_generated|counter_comb_bita10~sumout\,
	cout => \counter_game_start|auto_generated|counter_comb_bita10~COUT\);

-- Location: FF_X34_Y34_N1
\counter_game_start|auto_generated|counter_reg_bit[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_game_start|auto_generated|counter_comb_bita10~sumout\,
	ena => \startup_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_game_start|auto_generated|counter_reg_bit\(10));

-- Location: MLABCELL_X34_Y34_N3
\counter_game_start|auto_generated|counter_comb_bita11\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_game_start|auto_generated|counter_comb_bita11~sumout\ = SUM(( \counter_game_start|auto_generated|counter_reg_bit\(11) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita10~COUT\ ))
-- \counter_game_start|auto_generated|counter_comb_bita11~COUT\ = CARRY(( \counter_game_start|auto_generated|counter_reg_bit\(11) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita10~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(11),
	cin => \counter_game_start|auto_generated|counter_comb_bita10~COUT\,
	sumout => \counter_game_start|auto_generated|counter_comb_bita11~sumout\,
	cout => \counter_game_start|auto_generated|counter_comb_bita11~COUT\);

-- Location: FF_X34_Y34_N5
\counter_game_start|auto_generated|counter_reg_bit[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_game_start|auto_generated|counter_comb_bita11~sumout\,
	ena => \startup_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_game_start|auto_generated|counter_reg_bit\(11));

-- Location: MLABCELL_X34_Y34_N6
\counter_game_start|auto_generated|counter_comb_bita12\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_game_start|auto_generated|counter_comb_bita12~sumout\ = SUM(( \counter_game_start|auto_generated|counter_reg_bit\(12) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita11~COUT\ ))
-- \counter_game_start|auto_generated|counter_comb_bita12~COUT\ = CARRY(( \counter_game_start|auto_generated|counter_reg_bit\(12) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita11~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(12),
	cin => \counter_game_start|auto_generated|counter_comb_bita11~COUT\,
	sumout => \counter_game_start|auto_generated|counter_comb_bita12~sumout\,
	cout => \counter_game_start|auto_generated|counter_comb_bita12~COUT\);

-- Location: FF_X34_Y34_N8
\counter_game_start|auto_generated|counter_reg_bit[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_game_start|auto_generated|counter_comb_bita12~sumout\,
	ena => \startup_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_game_start|auto_generated|counter_reg_bit\(12));

-- Location: MLABCELL_X34_Y34_N9
\counter_game_start|auto_generated|counter_comb_bita13\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_game_start|auto_generated|counter_comb_bita13~sumout\ = SUM(( \counter_game_start|auto_generated|counter_reg_bit\(13) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita12~COUT\ ))
-- \counter_game_start|auto_generated|counter_comb_bita13~COUT\ = CARRY(( \counter_game_start|auto_generated|counter_reg_bit\(13) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita12~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(13),
	cin => \counter_game_start|auto_generated|counter_comb_bita12~COUT\,
	sumout => \counter_game_start|auto_generated|counter_comb_bita13~sumout\,
	cout => \counter_game_start|auto_generated|counter_comb_bita13~COUT\);

-- Location: FF_X34_Y34_N10
\counter_game_start|auto_generated|counter_reg_bit[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_game_start|auto_generated|counter_comb_bita13~sumout\,
	ena => \startup_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_game_start|auto_generated|counter_reg_bit\(13));

-- Location: MLABCELL_X34_Y34_N12
\counter_game_start|auto_generated|counter_comb_bita14\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_game_start|auto_generated|counter_comb_bita14~sumout\ = SUM(( \counter_game_start|auto_generated|counter_reg_bit\(14) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita13~COUT\ ))
-- \counter_game_start|auto_generated|counter_comb_bita14~COUT\ = CARRY(( \counter_game_start|auto_generated|counter_reg_bit\(14) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita13~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(14),
	cin => \counter_game_start|auto_generated|counter_comb_bita13~COUT\,
	sumout => \counter_game_start|auto_generated|counter_comb_bita14~sumout\,
	cout => \counter_game_start|auto_generated|counter_comb_bita14~COUT\);

-- Location: FF_X34_Y34_N14
\counter_game_start|auto_generated|counter_reg_bit[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_game_start|auto_generated|counter_comb_bita14~sumout\,
	ena => \startup_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_game_start|auto_generated|counter_reg_bit\(14));

-- Location: MLABCELL_X34_Y34_N15
\counter_game_start|auto_generated|counter_comb_bita15\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_game_start|auto_generated|counter_comb_bita15~sumout\ = SUM(( \counter_game_start|auto_generated|counter_reg_bit\(15) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita14~COUT\ ))
-- \counter_game_start|auto_generated|counter_comb_bita15~COUT\ = CARRY(( \counter_game_start|auto_generated|counter_reg_bit\(15) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita14~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(15),
	cin => \counter_game_start|auto_generated|counter_comb_bita14~COUT\,
	sumout => \counter_game_start|auto_generated|counter_comb_bita15~sumout\,
	cout => \counter_game_start|auto_generated|counter_comb_bita15~COUT\);

-- Location: FF_X34_Y34_N17
\counter_game_start|auto_generated|counter_reg_bit[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_game_start|auto_generated|counter_comb_bita15~sumout\,
	ena => \startup_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_game_start|auto_generated|counter_reg_bit\(15));

-- Location: MLABCELL_X34_Y34_N54
\Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~2_combout\ = ( !\counter_game_start|auto_generated|counter_reg_bit\(11) & ( \counter_game_start|auto_generated|counter_reg_bit\(15) & ( (\counter_game_start|auto_generated|counter_reg_bit\(14) & 
-- (!\counter_game_start|auto_generated|counter_reg_bit\(13) & !\counter_game_start|auto_generated|counter_reg_bit\(12))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(14),
	datac => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(13),
	datad => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(12),
	datae => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(11),
	dataf => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(15),
	combout => \Equal0~2_combout\);

-- Location: MLABCELL_X34_Y34_N18
\counter_game_start|auto_generated|counter_comb_bita16\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_game_start|auto_generated|counter_comb_bita16~sumout\ = SUM(( \counter_game_start|auto_generated|counter_reg_bit\(16) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita15~COUT\ ))
-- \counter_game_start|auto_generated|counter_comb_bita16~COUT\ = CARRY(( \counter_game_start|auto_generated|counter_reg_bit\(16) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita15~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(16),
	cin => \counter_game_start|auto_generated|counter_comb_bita15~COUT\,
	sumout => \counter_game_start|auto_generated|counter_comb_bita16~sumout\,
	cout => \counter_game_start|auto_generated|counter_comb_bita16~COUT\);

-- Location: FF_X34_Y34_N19
\counter_game_start|auto_generated|counter_reg_bit[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_game_start|auto_generated|counter_comb_bita16~sumout\,
	ena => \startup_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_game_start|auto_generated|counter_reg_bit\(16));

-- Location: MLABCELL_X34_Y34_N21
\counter_game_start|auto_generated|counter_comb_bita17\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_game_start|auto_generated|counter_comb_bita17~sumout\ = SUM(( \counter_game_start|auto_generated|counter_reg_bit\(17) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita16~COUT\ ))
-- \counter_game_start|auto_generated|counter_comb_bita17~COUT\ = CARRY(( \counter_game_start|auto_generated|counter_reg_bit\(17) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita16~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(17),
	cin => \counter_game_start|auto_generated|counter_comb_bita16~COUT\,
	sumout => \counter_game_start|auto_generated|counter_comb_bita17~sumout\,
	cout => \counter_game_start|auto_generated|counter_comb_bita17~COUT\);

-- Location: FF_X34_Y34_N22
\counter_game_start|auto_generated|counter_reg_bit[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_game_start|auto_generated|counter_comb_bita17~sumout\,
	ena => \startup_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_game_start|auto_generated|counter_reg_bit\(17));

-- Location: MLABCELL_X34_Y34_N24
\counter_game_start|auto_generated|counter_comb_bita18\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_game_start|auto_generated|counter_comb_bita18~sumout\ = SUM(( \counter_game_start|auto_generated|counter_reg_bit\(18) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita17~COUT\ ))
-- \counter_game_start|auto_generated|counter_comb_bita18~COUT\ = CARRY(( \counter_game_start|auto_generated|counter_reg_bit\(18) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita17~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(18),
	cin => \counter_game_start|auto_generated|counter_comb_bita17~COUT\,
	sumout => \counter_game_start|auto_generated|counter_comb_bita18~sumout\,
	cout => \counter_game_start|auto_generated|counter_comb_bita18~COUT\);

-- Location: FF_X34_Y34_N25
\counter_game_start|auto_generated|counter_reg_bit[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_game_start|auto_generated|counter_comb_bita18~sumout\,
	ena => \startup_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_game_start|auto_generated|counter_reg_bit\(18));

-- Location: MLABCELL_X34_Y34_N27
\counter_game_start|auto_generated|counter_comb_bita19\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_game_start|auto_generated|counter_comb_bita19~sumout\ = SUM(( \counter_game_start|auto_generated|counter_reg_bit\(19) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita18~COUT\ ))
-- \counter_game_start|auto_generated|counter_comb_bita19~COUT\ = CARRY(( \counter_game_start|auto_generated|counter_reg_bit\(19) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita18~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(19),
	cin => \counter_game_start|auto_generated|counter_comb_bita18~COUT\,
	sumout => \counter_game_start|auto_generated|counter_comb_bita19~sumout\,
	cout => \counter_game_start|auto_generated|counter_comb_bita19~COUT\);

-- Location: FF_X34_Y34_N28
\counter_game_start|auto_generated|counter_reg_bit[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_game_start|auto_generated|counter_comb_bita19~sumout\,
	ena => \startup_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_game_start|auto_generated|counter_reg_bit\(19));

-- Location: MLABCELL_X34_Y34_N30
\counter_game_start|auto_generated|counter_comb_bita20\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_game_start|auto_generated|counter_comb_bita20~sumout\ = SUM(( \counter_game_start|auto_generated|counter_reg_bit\(20) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita19~COUT\ ))
-- \counter_game_start|auto_generated|counter_comb_bita20~COUT\ = CARRY(( \counter_game_start|auto_generated|counter_reg_bit\(20) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita19~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(20),
	cin => \counter_game_start|auto_generated|counter_comb_bita19~COUT\,
	sumout => \counter_game_start|auto_generated|counter_comb_bita20~sumout\,
	cout => \counter_game_start|auto_generated|counter_comb_bita20~COUT\);

-- Location: FF_X34_Y34_N31
\counter_game_start|auto_generated|counter_reg_bit[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_game_start|auto_generated|counter_comb_bita20~sumout\,
	ena => \startup_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_game_start|auto_generated|counter_reg_bit\(20));

-- Location: MLABCELL_X34_Y34_N33
\counter_game_start|auto_generated|counter_comb_bita21\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_game_start|auto_generated|counter_comb_bita21~sumout\ = SUM(( \counter_game_start|auto_generated|counter_reg_bit\(21) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita20~COUT\ ))
-- \counter_game_start|auto_generated|counter_comb_bita21~COUT\ = CARRY(( \counter_game_start|auto_generated|counter_reg_bit\(21) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita20~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(21),
	cin => \counter_game_start|auto_generated|counter_comb_bita20~COUT\,
	sumout => \counter_game_start|auto_generated|counter_comb_bita21~sumout\,
	cout => \counter_game_start|auto_generated|counter_comb_bita21~COUT\);

-- Location: FF_X34_Y34_N34
\counter_game_start|auto_generated|counter_reg_bit[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_game_start|auto_generated|counter_comb_bita21~sumout\,
	ena => \startup_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_game_start|auto_generated|counter_reg_bit\(21));

-- Location: MLABCELL_X34_Y34_N36
\counter_game_start|auto_generated|counter_comb_bita22\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_game_start|auto_generated|counter_comb_bita22~sumout\ = SUM(( \counter_game_start|auto_generated|counter_reg_bit\(22) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita21~COUT\ ))
-- \counter_game_start|auto_generated|counter_comb_bita22~COUT\ = CARRY(( \counter_game_start|auto_generated|counter_reg_bit\(22) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita21~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(22),
	cin => \counter_game_start|auto_generated|counter_comb_bita21~COUT\,
	sumout => \counter_game_start|auto_generated|counter_comb_bita22~sumout\,
	cout => \counter_game_start|auto_generated|counter_comb_bita22~COUT\);

-- Location: FF_X34_Y34_N37
\counter_game_start|auto_generated|counter_reg_bit[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_game_start|auto_generated|counter_comb_bita22~sumout\,
	ena => \startup_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_game_start|auto_generated|counter_reg_bit\(22));

-- Location: MLABCELL_X34_Y34_N39
\counter_game_start|auto_generated|counter_comb_bita23\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_game_start|auto_generated|counter_comb_bita23~sumout\ = SUM(( \counter_game_start|auto_generated|counter_reg_bit\(23) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita22~COUT\ ))
-- \counter_game_start|auto_generated|counter_comb_bita23~COUT\ = CARRY(( \counter_game_start|auto_generated|counter_reg_bit\(23) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita22~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(23),
	cin => \counter_game_start|auto_generated|counter_comb_bita22~COUT\,
	sumout => \counter_game_start|auto_generated|counter_comb_bita23~sumout\,
	cout => \counter_game_start|auto_generated|counter_comb_bita23~COUT\);

-- Location: FF_X34_Y34_N41
\counter_game_start|auto_generated|counter_reg_bit[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_game_start|auto_generated|counter_comb_bita23~sumout\,
	ena => \startup_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_game_start|auto_generated|counter_reg_bit\(23));

-- Location: MLABCELL_X34_Y34_N42
\counter_game_start|auto_generated|counter_comb_bita24\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_game_start|auto_generated|counter_comb_bita24~sumout\ = SUM(( \counter_game_start|auto_generated|counter_reg_bit\(24) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita23~COUT\ ))
-- \counter_game_start|auto_generated|counter_comb_bita24~COUT\ = CARRY(( \counter_game_start|auto_generated|counter_reg_bit\(24) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita23~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(24),
	cin => \counter_game_start|auto_generated|counter_comb_bita23~COUT\,
	sumout => \counter_game_start|auto_generated|counter_comb_bita24~sumout\,
	cout => \counter_game_start|auto_generated|counter_comb_bita24~COUT\);

-- Location: FF_X34_Y34_N44
\counter_game_start|auto_generated|counter_reg_bit[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_game_start|auto_generated|counter_comb_bita24~sumout\,
	ena => \startup_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_game_start|auto_generated|counter_reg_bit\(24));

-- Location: MLABCELL_X34_Y34_N45
\counter_game_start|auto_generated|counter_comb_bita25\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_game_start|auto_generated|counter_comb_bita25~sumout\ = SUM(( \counter_game_start|auto_generated|counter_reg_bit\(25) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita24~COUT\ ))
-- \counter_game_start|auto_generated|counter_comb_bita25~COUT\ = CARRY(( \counter_game_start|auto_generated|counter_reg_bit\(25) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita24~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(25),
	cin => \counter_game_start|auto_generated|counter_comb_bita24~COUT\,
	sumout => \counter_game_start|auto_generated|counter_comb_bita25~sumout\,
	cout => \counter_game_start|auto_generated|counter_comb_bita25~COUT\);

-- Location: FF_X34_Y34_N46
\counter_game_start|auto_generated|counter_reg_bit[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_game_start|auto_generated|counter_comb_bita25~sumout\,
	ena => \startup_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_game_start|auto_generated|counter_reg_bit\(25));

-- Location: MLABCELL_X34_Y34_N48
\counter_game_start|auto_generated|counter_comb_bita26\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_game_start|auto_generated|counter_comb_bita26~sumout\ = SUM(( \counter_game_start|auto_generated|counter_reg_bit\(26) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita25~COUT\ ))
-- \counter_game_start|auto_generated|counter_comb_bita26~COUT\ = CARRY(( \counter_game_start|auto_generated|counter_reg_bit\(26) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita25~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(26),
	cin => \counter_game_start|auto_generated|counter_comb_bita25~COUT\,
	sumout => \counter_game_start|auto_generated|counter_comb_bita26~sumout\,
	cout => \counter_game_start|auto_generated|counter_comb_bita26~COUT\);

-- Location: FF_X34_Y34_N50
\counter_game_start|auto_generated|counter_reg_bit[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_game_start|auto_generated|counter_comb_bita26~sumout\,
	ena => \startup_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_game_start|auto_generated|counter_reg_bit\(26));

-- Location: MLABCELL_X34_Y34_N51
\counter_game_start|auto_generated|counter_comb_bita27\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_game_start|auto_generated|counter_comb_bita27~sumout\ = SUM(( \counter_game_start|auto_generated|counter_reg_bit\(27) ) + ( GND ) + ( \counter_game_start|auto_generated|counter_comb_bita26~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(27),
	cin => \counter_game_start|auto_generated|counter_comb_bita26~COUT\,
	sumout => \counter_game_start|auto_generated|counter_comb_bita27~sumout\);

-- Location: FF_X34_Y34_N53
\counter_game_start|auto_generated|counter_reg_bit[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_game_start|auto_generated|counter_comb_bita27~sumout\,
	ena => \startup_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_game_start|auto_generated|counter_reg_bit\(27));

-- Location: LABCELL_X33_Y34_N3
\Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~3_combout\ = ( \counter_game_start|auto_generated|counter_reg_bit\(24) & ( \counter_game_start|auto_generated|counter_reg_bit\(23) & ( (\counter_game_start|auto_generated|counter_reg_bit\(27) & 
-- (!\counter_game_start|auto_generated|counter_reg_bit\(26) & \counter_game_start|auto_generated|counter_reg_bit\(25))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(27),
	datab => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(26),
	datac => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(25),
	datae => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(24),
	dataf => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(23),
	combout => \Equal0~3_combout\);

-- Location: LABCELL_X31_Y34_N51
\Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~4_combout\ = ( \counter_game_start|auto_generated|counter_reg_bit\(21) & ( \counter_game_start|auto_generated|counter_reg_bit\(19) & ( (!\counter_game_start|auto_generated|counter_reg_bit\(20) & 
-- !\counter_game_start|auto_generated|counter_reg_bit\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(20),
	datac => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(18),
	datae => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(21),
	dataf => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(19),
	combout => \Equal0~4_combout\);

-- Location: LABCELL_X31_Y34_N6
\Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~5_combout\ = ( \counter_game_start|auto_generated|counter_reg_bit\(17) & ( \Equal0~4_combout\ & ( (\counter_game_start|auto_generated|counter_reg_bit\(16) & (\counter_game_start|auto_generated|counter_reg_bit\(22) & \Equal0~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(16),
	datab => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(22),
	datac => \ALT_INV_Equal0~3_combout\,
	datae => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(17),
	dataf => \ALT_INV_Equal0~4_combout\,
	combout => \Equal0~5_combout\);

-- Location: MLABCELL_X34_Y35_N36
\Equal0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~6_combout\ = ( !\counter_game_start|auto_generated|counter_reg_bit\(10) & ( \counter_game_start|auto_generated|counter_reg_bit\(4) & ( (\Equal0~0_combout\ & (\Equal0~1_combout\ & (\Equal0~2_combout\ & \Equal0~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal0~0_combout\,
	datab => \ALT_INV_Equal0~1_combout\,
	datac => \ALT_INV_Equal0~2_combout\,
	datad => \ALT_INV_Equal0~5_combout\,
	datae => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(10),
	dataf => \counter_game_start|auto_generated|ALT_INV_counter_reg_bit\(4),
	combout => \Equal0~6_combout\);

-- Location: MLABCELL_X34_Y35_N33
\startup~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \startup~1_combout\ = ( !\startup~0_combout\ & ( \Equal0~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Equal0~6_combout\,
	dataf => \ALT_INV_startup~0_combout\,
	combout => \startup~1_combout\);

-- Location: FF_X34_Y35_N34
startup : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \startup~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \startup~q\);

-- Location: IOIBUF_X40_Y0_N18
\rst_n~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rst_n,
	o => \rst_n~input_o\);

-- Location: IOIBUF_X4_Y0_N18
\cheats~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_cheats,
	o => \cheats~input_o\);

-- Location: LABCELL_X24_Y38_N0
\Update_Ball|counter_ball_row|auto_generated|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita0~sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita0~COUT\ = CARRY(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita0~sumout\,
	cout => \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita0~COUT\);

-- Location: LABCELL_X17_Y42_N6
\~GND\ : cyclonev_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: IOIBUF_X2_Y0_N58
\pause~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_pause,
	o => \pause~input_o\);

-- Location: LABCELL_X30_Y37_N3
rst : cyclonev_lcell_comb
-- Equation(s):
-- \rst~combout\ = ( \startup~q\ ) # ( !\startup~q\ & ( !\rst_n~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_rst_n~input_o\,
	dataf => \ALT_INV_startup~q\,
	combout => \rst~combout\);

-- Location: LABCELL_X29_Y37_N3
\rst_blocks~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \rst_blocks~0_combout\ = ( !\game_over_delayed~q\ & ( (!\startup~q\ & (!\game_won_delayed~q\ & (\rst_n~input_o\ & !\level_cleared~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_startup~q\,
	datab => \ALT_INV_game_won_delayed~q\,
	datac => \ALT_INV_rst_n~input_o\,
	datad => \ALT_INV_level_cleared~q\,
	dataf => \ALT_INV_game_over_delayed~q\,
	combout => \rst_blocks~0_combout\);

-- Location: LABCELL_X24_Y41_N30
\Update_Blocks|Add3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add3~25_sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(3) ) + ( VCC ) + ( !VCC ))
-- \Update_Blocks|Add3~26\ = CARRY(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(3) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(3),
	cin => GND,
	sumout => \Update_Blocks|Add3~25_sumout\,
	cout => \Update_Blocks|Add3~26\);

-- Location: LABCELL_X24_Y41_N33
\Update_Blocks|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add3~1_sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(4) ) + ( GND ) + ( \Update_Blocks|Add3~26\ ))
-- \Update_Blocks|Add3~2\ = CARRY(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(4) ) + ( GND ) + ( \Update_Blocks|Add3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(4),
	cin => \Update_Blocks|Add3~26\,
	sumout => \Update_Blocks|Add3~1_sumout\,
	cout => \Update_Blocks|Add3~2\);

-- Location: MLABCELL_X25_Y41_N30
\Update_Blocks|Add4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add4~33_sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \Update_Blocks|Add4~34\ = CARRY(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \Update_Blocks|Add4~33_sumout\,
	cout => \Update_Blocks|Add4~34\);

-- Location: MLABCELL_X25_Y41_N33
\Update_Blocks|Add4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add4~29_sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(1) ) + ( VCC ) + ( \Update_Blocks|Add4~34\ ))
-- \Update_Blocks|Add4~30\ = CARRY(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(1) ) + ( VCC ) + ( \Update_Blocks|Add4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(1),
	cin => \Update_Blocks|Add4~34\,
	sumout => \Update_Blocks|Add4~29_sumout\,
	cout => \Update_Blocks|Add4~30\);

-- Location: MLABCELL_X25_Y41_N36
\Update_Blocks|Add4~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add4~37_sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(2) ) + ( VCC ) + ( \Update_Blocks|Add4~30\ ))
-- \Update_Blocks|Add4~38\ = CARRY(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(2) ) + ( VCC ) + ( \Update_Blocks|Add4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(2),
	cin => \Update_Blocks|Add4~30\,
	sumout => \Update_Blocks|Add4~37_sumout\,
	cout => \Update_Blocks|Add4~38\);

-- Location: MLABCELL_X25_Y41_N39
\Update_Blocks|Add4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add4~25_sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(3) ) + ( VCC ) + ( \Update_Blocks|Add4~38\ ))
-- \Update_Blocks|Add4~26\ = CARRY(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(3) ) + ( VCC ) + ( \Update_Blocks|Add4~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(3),
	cin => \Update_Blocks|Add4~38\,
	sumout => \Update_Blocks|Add4~25_sumout\,
	cout => \Update_Blocks|Add4~26\);

-- Location: MLABCELL_X25_Y41_N42
\Update_Blocks|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add4~1_sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(4) ) + ( VCC ) + ( \Update_Blocks|Add4~26\ ))
-- \Update_Blocks|Add4~2\ = CARRY(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(4) ) + ( VCC ) + ( \Update_Blocks|Add4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(4),
	cin => \Update_Blocks|Add4~26\,
	sumout => \Update_Blocks|Add4~1_sumout\,
	cout => \Update_Blocks|Add4~2\);

-- Location: LABCELL_X22_Y41_N36
\Update_Blocks|ball_row_next[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|ball_row_next[4]~0_combout\ = ( \Update_Blocks|Add4~1_sumout\ & ( (!\Update_Ball|ball_row_up_buffer~q\) # (\Update_Blocks|Add3~1_sumout\) ) ) # ( !\Update_Blocks|Add4~1_sumout\ & ( (\Update_Blocks|Add3~1_sumout\ & 
-- \Update_Ball|ball_row_up_buffer~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Add3~1_sumout\,
	datad => \Update_Ball|ALT_INV_ball_row_up_buffer~q\,
	dataf => \Update_Blocks|ALT_INV_Add4~1_sumout\,
	combout => \Update_Blocks|ball_row_next[4]~0_combout\);

-- Location: LABCELL_X24_Y41_N36
\Update_Blocks|Add3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add3~5_sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(5) ) + ( GND ) + ( \Update_Blocks|Add3~2\ ))
-- \Update_Blocks|Add3~6\ = CARRY(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(5) ) + ( GND ) + ( \Update_Blocks|Add3~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(5),
	cin => \Update_Blocks|Add3~2\,
	sumout => \Update_Blocks|Add3~5_sumout\,
	cout => \Update_Blocks|Add3~6\);

-- Location: MLABCELL_X25_Y41_N45
\Update_Blocks|Add4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add4~5_sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(5) ) + ( VCC ) + ( \Update_Blocks|Add4~2\ ))
-- \Update_Blocks|Add4~6\ = CARRY(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(5) ) + ( VCC ) + ( \Update_Blocks|Add4~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(5),
	cin => \Update_Blocks|Add4~2\,
	sumout => \Update_Blocks|Add4~5_sumout\,
	cout => \Update_Blocks|Add4~6\);

-- Location: LABCELL_X22_Y41_N33
\Update_Blocks|ball_row_next[5]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|ball_row_next[5]~1_combout\ = ( \Update_Blocks|Add4~5_sumout\ & ( (!\Update_Ball|ball_row_up_buffer~q\) # (\Update_Blocks|Add3~5_sumout\) ) ) # ( !\Update_Blocks|Add4~5_sumout\ & ( (\Update_Blocks|Add3~5_sumout\ & 
-- \Update_Ball|ball_row_up_buffer~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add3~5_sumout\,
	datad => \Update_Ball|ALT_INV_ball_row_up_buffer~q\,
	dataf => \Update_Blocks|ALT_INV_Add4~5_sumout\,
	combout => \Update_Blocks|ball_row_next[5]~1_combout\);

-- Location: LABCELL_X24_Y41_N39
\Update_Blocks|Add3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add3~9_sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(6) ) + ( GND ) + ( \Update_Blocks|Add3~6\ ))
-- \Update_Blocks|Add3~10\ = CARRY(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(6) ) + ( GND ) + ( \Update_Blocks|Add3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(6),
	cin => \Update_Blocks|Add3~6\,
	sumout => \Update_Blocks|Add3~9_sumout\,
	cout => \Update_Blocks|Add3~10\);

-- Location: LABCELL_X24_Y41_N42
\Update_Blocks|Add3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add3~13_sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(7) ) + ( GND ) + ( \Update_Blocks|Add3~10\ ))
-- \Update_Blocks|Add3~14\ = CARRY(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(7) ) + ( GND ) + ( \Update_Blocks|Add3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(7),
	cin => \Update_Blocks|Add3~10\,
	sumout => \Update_Blocks|Add3~13_sumout\,
	cout => \Update_Blocks|Add3~14\);

-- Location: MLABCELL_X25_Y41_N48
\Update_Blocks|Add4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add4~9_sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(6) ) + ( VCC ) + ( \Update_Blocks|Add4~6\ ))
-- \Update_Blocks|Add4~10\ = CARRY(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(6) ) + ( VCC ) + ( \Update_Blocks|Add4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(6),
	cin => \Update_Blocks|Add4~6\,
	sumout => \Update_Blocks|Add4~9_sumout\,
	cout => \Update_Blocks|Add4~10\);

-- Location: MLABCELL_X25_Y41_N51
\Update_Blocks|Add4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add4~13_sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(7) ) + ( VCC ) + ( \Update_Blocks|Add4~10\ ))
-- \Update_Blocks|Add4~14\ = CARRY(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(7) ) + ( VCC ) + ( \Update_Blocks|Add4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(7),
	cin => \Update_Blocks|Add4~10\,
	sumout => \Update_Blocks|Add4~13_sumout\,
	cout => \Update_Blocks|Add4~14\);

-- Location: LABCELL_X24_Y41_N21
\Update_Blocks|ball_row_next[7]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|ball_row_next[7]~3_combout\ = ( \Update_Blocks|Add4~13_sumout\ & ( (!\Update_Ball|ball_row_up_buffer~q\) # (\Update_Blocks|Add3~13_sumout\) ) ) # ( !\Update_Blocks|Add4~13_sumout\ & ( (\Update_Ball|ball_row_up_buffer~q\ & 
-- \Update_Blocks|Add3~13_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Ball|ALT_INV_ball_row_up_buffer~q\,
	datac => \Update_Blocks|ALT_INV_Add3~13_sumout\,
	dataf => \Update_Blocks|ALT_INV_Add4~13_sumout\,
	combout => \Update_Blocks|ball_row_next[7]~3_combout\);

-- Location: LABCELL_X24_Y41_N12
\Update_Blocks|ball_row_next[6]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|ball_row_next[6]~2_combout\ = ( \Update_Blocks|Add3~9_sumout\ & ( (\Update_Blocks|Add4~9_sumout\) # (\Update_Ball|ball_row_up_buffer~q\) ) ) # ( !\Update_Blocks|Add3~9_sumout\ & ( (!\Update_Ball|ball_row_up_buffer~q\ & 
-- \Update_Blocks|Add4~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Ball|ALT_INV_ball_row_up_buffer~q\,
	datac => \Update_Blocks|ALT_INV_Add4~9_sumout\,
	dataf => \Update_Blocks|ALT_INV_Add3~9_sumout\,
	combout => \Update_Blocks|ball_row_next[6]~2_combout\);

-- Location: LABCELL_X23_Y41_N15
\Update_Blocks|Add15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add15~0_combout\ = ( \Update_Blocks|ball_row_next[7]~3_combout\ & ( \Update_Blocks|ball_row_next[6]~2_combout\ & ( !\Update_Blocks|ball_row_next[4]~0_combout\ $ (!\Update_Blocks|ball_row_next[5]~1_combout\) ) ) ) # ( 
-- !\Update_Blocks|ball_row_next[7]~3_combout\ & ( \Update_Blocks|ball_row_next[6]~2_combout\ & ( !\Update_Blocks|ball_row_next[4]~0_combout\ $ (\Update_Blocks|ball_row_next[5]~1_combout\) ) ) ) # ( \Update_Blocks|ball_row_next[7]~3_combout\ & ( 
-- !\Update_Blocks|ball_row_next[6]~2_combout\ & ( (!\Update_Blocks|ball_row_next[4]~0_combout\ & !\Update_Blocks|ball_row_next[5]~1_combout\) ) ) ) # ( !\Update_Blocks|ball_row_next[7]~3_combout\ & ( !\Update_Blocks|ball_row_next[6]~2_combout\ & ( 
-- (\Update_Blocks|ball_row_next[5]~1_combout\) # (\Update_Blocks|ball_row_next[4]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111101010100000000010101010010101010101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_ball_row_next[4]~0_combout\,
	datad => \Update_Blocks|ALT_INV_ball_row_next[5]~1_combout\,
	datae => \Update_Blocks|ALT_INV_ball_row_next[7]~3_combout\,
	dataf => \Update_Blocks|ALT_INV_ball_row_next[6]~2_combout\,
	combout => \Update_Blocks|Add15~0_combout\);

-- Location: LABCELL_X22_Y38_N30
\Update_Ball|counter_ball_col|auto_generated|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita0~sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita0~COUT\ = CARRY(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita0~sumout\,
	cout => \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita0~COUT\);

-- Location: LABCELL_X24_Y41_N3
\Update_Blocks|Add17~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add17~2_combout\ = ( \Update_Blocks|Add2~13_sumout\ & ( \Update_Blocks|LessThan10~0_combout\ ) ) # ( !\Update_Blocks|Add2~13_sumout\ & ( !\Update_Blocks|LessThan10~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_LessThan10~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Add2~13_sumout\,
	combout => \Update_Blocks|Add17~2_combout\);

-- Location: LABCELL_X23_Y41_N30
\Update_Blocks|Add18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add18~1_sumout\ = SUM(( !\Update_Blocks|Add17~2_combout\ ) + ( !\Update_Blocks|ball_row_next[4]~0_combout\ $ (((!\Update_Ball|ball_row_up_buffer~q\ & ((\Update_Blocks|Add4~5_sumout\))) # (\Update_Ball|ball_row_up_buffer~q\ & 
-- (\Update_Blocks|Add3~5_sumout\)))) ) + ( !VCC ))
-- \Update_Blocks|Add18~2\ = CARRY(( !\Update_Blocks|Add17~2_combout\ ) + ( !\Update_Blocks|ball_row_next[4]~0_combout\ $ (((!\Update_Ball|ball_row_up_buffer~q\ & ((\Update_Blocks|Add4~5_sumout\))) # (\Update_Ball|ball_row_up_buffer~q\ & 
-- (\Update_Blocks|Add3~5_sumout\)))) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101101001101000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_ball_row_next[4]~0_combout\,
	datab => \Update_Ball|ALT_INV_ball_row_up_buffer~q\,
	datac => \Update_Blocks|ALT_INV_Add3~5_sumout\,
	datad => \Update_Blocks|ALT_INV_Add17~2_combout\,
	dataf => \Update_Blocks|ALT_INV_Add4~5_sumout\,
	cin => GND,
	sumout => \Update_Blocks|Add18~1_sumout\,
	cout => \Update_Blocks|Add18~2\);

-- Location: LABCELL_X22_Y41_N48
\Update_Blocks|Add13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add13~0_combout\ = (\Update_Blocks|ball_row_next[4]~0_combout\) # (\Update_Blocks|ball_row_next[5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_ball_row_next[5]~1_combout\,
	datad => \Update_Blocks|ALT_INV_ball_row_next[4]~0_combout\,
	combout => \Update_Blocks|Add13~0_combout\);

-- Location: LABCELL_X22_Y41_N39
\Update_Blocks|Add13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add13~1_combout\ = ( \Update_Blocks|ball_row_next[6]~2_combout\ & ( !\Update_Blocks|Add13~0_combout\ ) ) # ( !\Update_Blocks|ball_row_next[6]~2_combout\ & ( \Update_Blocks|Add13~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add13~0_combout\,
	dataf => \Update_Blocks|ALT_INV_ball_row_next[6]~2_combout\,
	combout => \Update_Blocks|Add13~1_combout\);

-- Location: LABCELL_X23_Y41_N33
\Update_Blocks|Add18~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add18~13_sumout\ = SUM(( !\Update_Blocks|Add17~3_combout\ ) + ( !\Update_Blocks|ball_row_next[4]~0_combout\ $ (!\Update_Blocks|ball_row_next[5]~1_combout\ $ (\Update_Blocks|Add13~1_combout\)) ) + ( \Update_Blocks|Add18~2\ ))
-- \Update_Blocks|Add18~14\ = CARRY(( !\Update_Blocks|Add17~3_combout\ ) + ( !\Update_Blocks|ball_row_next[4]~0_combout\ $ (!\Update_Blocks|ball_row_next[5]~1_combout\ $ (\Update_Blocks|Add13~1_combout\)) ) + ( \Update_Blocks|Add18~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001010101101000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_ball_row_next[4]~0_combout\,
	datac => \Update_Blocks|ALT_INV_ball_row_next[5]~1_combout\,
	datad => \Update_Blocks|ALT_INV_Add17~3_combout\,
	dataf => \Update_Blocks|ALT_INV_Add13~1_combout\,
	cin => \Update_Blocks|Add18~2\,
	sumout => \Update_Blocks|Add18~13_sumout\,
	cout => \Update_Blocks|Add18~14\);

-- Location: LABCELL_X11_Y37_N48
\Update_Blocks|block_index4[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|block_index4[3]~3_combout\ = ( !\Update_Blocks|block_index4[5]~0_combout\ & ( !\Update_Blocks|Add18~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Update_Blocks|ALT_INV_block_index4[5]~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Add18~13_sumout\,
	combout => \Update_Blocks|block_index4[3]~3_combout\);

-- Location: LABCELL_X22_Y38_N54
\Update_Ball|counter_ball_col|auto_generated|counter_comb_bita8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita8~sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(8) ) + ( !\Update_Ball|ball_col_up_buffer~q\ ) + ( 
-- \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita7~COUT\ ))
-- \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita8~COUT\ = CARRY(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(8) ) + ( !\Update_Ball|ball_col_up_buffer~q\ ) + ( 
-- \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita7~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|ALT_INV_ball_col_up_buffer~q\,
	datad => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(8),
	cin => \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita7~COUT\,
	sumout => \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita8~sumout\,
	cout => \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita8~COUT\);

-- Location: LABCELL_X22_Y38_N57
\Update_Ball|counter_ball_col|auto_generated|counter_comb_bita9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita9~sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(9) ) + ( !\Update_Ball|ball_col_up_buffer~q\ ) + ( 
-- \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita8~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|ALT_INV_ball_col_up_buffer~q\,
	datad => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(9),
	cin => \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita8~COUT\,
	sumout => \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita9~sumout\);

-- Location: FF_X22_Y38_N59
\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita9~sumout\,
	asdata => \~GND~combout\,
	sload => \Update_Ball|enabled_rst~combout\,
	ena => \Update_Ball|counter_ball_col|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(9));

-- Location: LABCELL_X23_Y41_N24
\Update_Blocks|LessThan8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|LessThan8~0_combout\ = ( !\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(5) & ( !\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(6) & ( (!\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(4) & 
-- !\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(4),
	datac => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(7),
	datae => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(5),
	dataf => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(6),
	combout => \Update_Blocks|LessThan8~0_combout\);

-- Location: LABCELL_X23_Y41_N57
\Update_Blocks|Add14~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add14~2_combout\ = ( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(9) & ( \Update_Blocks|LessThan8~0_combout\ & ( !\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(8) ) ) ) # ( 
-- !\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(9) & ( \Update_Blocks|LessThan8~0_combout\ & ( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(8) ) ) ) # ( !\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(9) & ( 
-- !\Update_Blocks|LessThan8~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000001010101010101011010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(8),
	datae => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(9),
	dataf => \Update_Blocks|ALT_INV_LessThan8~0_combout\,
	combout => \Update_Blocks|Add14~2_combout\);

-- Location: LABCELL_X22_Y41_N0
\Update_Blocks|Add16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add16~1_sumout\ = SUM(( !\Update_Blocks|ball_row_next[5]~1_combout\ $ (\Update_Blocks|ball_row_next[4]~0_combout\) ) + ( !\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(8) $ (!\Update_Blocks|LessThan8~0_combout\) ) + ( !VCC 
-- ))
-- \Update_Blocks|Add16~2\ = CARRY(( !\Update_Blocks|ball_row_next[5]~1_combout\ $ (\Update_Blocks|ball_row_next[4]~0_combout\) ) + ( !\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(8) $ (!\Update_Blocks|LessThan8~0_combout\) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000111100000000000000001001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_ball_row_next[5]~1_combout\,
	datab => \Update_Blocks|ALT_INV_ball_row_next[4]~0_combout\,
	datac => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(8),
	dataf => \Update_Blocks|ALT_INV_LessThan8~0_combout\,
	cin => GND,
	sumout => \Update_Blocks|Add16~1_sumout\,
	cout => \Update_Blocks|Add16~2\);

-- Location: LABCELL_X22_Y41_N3
\Update_Blocks|Add16~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add16~13_sumout\ = SUM(( !\Update_Blocks|Add14~2_combout\ ) + ( !\Update_Blocks|ball_row_next[5]~1_combout\ $ (!\Update_Blocks|ball_row_next[4]~0_combout\ $ (!\Update_Blocks|ball_row_next[6]~2_combout\ $ (!\Update_Blocks|Add13~0_combout\))) 
-- ) + ( \Update_Blocks|Add16~2\ ))
-- \Update_Blocks|Add16~14\ = CARRY(( !\Update_Blocks|Add14~2_combout\ ) + ( !\Update_Blocks|ball_row_next[5]~1_combout\ $ (!\Update_Blocks|ball_row_next[4]~0_combout\ $ (!\Update_Blocks|ball_row_next[6]~2_combout\ $ (!\Update_Blocks|Add13~0_combout\))) ) + 
-- ( \Update_Blocks|Add16~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100101100110100100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_ball_row_next[5]~1_combout\,
	datab => \Update_Blocks|ALT_INV_ball_row_next[4]~0_combout\,
	datac => \Update_Blocks|ALT_INV_ball_row_next[6]~2_combout\,
	datad => \Update_Blocks|ALT_INV_Add14~2_combout\,
	dataf => \Update_Blocks|ALT_INV_Add13~0_combout\,
	cin => \Update_Blocks|Add16~2\,
	sumout => \Update_Blocks|Add16~13_sumout\,
	cout => \Update_Blocks|Add16~14\);

-- Location: LABCELL_X22_Y41_N6
\Update_Blocks|Add16~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add16~9_sumout\ = SUM(( !\Update_Blocks|Add15~0_combout\ ) + ( GND ) + ( \Update_Blocks|Add16~14\ ))
-- \Update_Blocks|Add16~10\ = CARRY(( !\Update_Blocks|Add15~0_combout\ ) + ( GND ) + ( \Update_Blocks|Add16~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Add15~0_combout\,
	cin => \Update_Blocks|Add16~14\,
	sumout => \Update_Blocks|Add16~9_sumout\,
	cout => \Update_Blocks|Add16~10\);

-- Location: MLABCELL_X25_Y41_N54
\Update_Blocks|Add4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add4~17_sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(8) ) + ( VCC ) + ( \Update_Blocks|Add4~14\ ))
-- \Update_Blocks|Add4~18\ = CARRY(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(8) ) + ( VCC ) + ( \Update_Blocks|Add4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(8),
	cin => \Update_Blocks|Add4~14\,
	sumout => \Update_Blocks|Add4~17_sumout\,
	cout => \Update_Blocks|Add4~18\);

-- Location: MLABCELL_X25_Y41_N57
\Update_Blocks|Add4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add4~21_sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(9) ) + ( VCC ) + ( \Update_Blocks|Add4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(9),
	cin => \Update_Blocks|Add4~18\,
	sumout => \Update_Blocks|Add4~21_sumout\);

-- Location: LABCELL_X24_Y41_N45
\Update_Blocks|Add3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add3~17_sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(8) ) + ( GND ) + ( \Update_Blocks|Add3~14\ ))
-- \Update_Blocks|Add3~18\ = CARRY(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(8) ) + ( GND ) + ( \Update_Blocks|Add3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(8),
	cin => \Update_Blocks|Add3~14\,
	sumout => \Update_Blocks|Add3~17_sumout\,
	cout => \Update_Blocks|Add3~18\);

-- Location: LABCELL_X24_Y41_N27
\Update_Wall|row_bounce_buffer~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Wall|row_bounce_buffer~0_combout\ = ( \Update_Ball|ball_row_up_buffer~q\ & ( (!\Update_Blocks|Add3~21_sumout\ & !\Update_Blocks|Add3~17_sumout\) ) ) # ( !\Update_Ball|ball_row_up_buffer~q\ & ( (!\Update_Blocks|Add4~17_sumout\ & 
-- !\Update_Blocks|Add4~21_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000010101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add3~21_sumout\,
	datab => \Update_Blocks|ALT_INV_Add4~17_sumout\,
	datac => \Update_Blocks|ALT_INV_Add4~21_sumout\,
	datad => \Update_Blocks|ALT_INV_Add3~17_sumout\,
	dataf => \Update_Ball|ALT_INV_ball_row_up_buffer~q\,
	combout => \Update_Wall|row_bounce_buffer~0_combout\);

-- Location: LABCELL_X22_Y41_N51
\Update_Blocks|find_block_index~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|find_block_index~0_combout\ = ( \Update_Blocks|ball_row_next[6]~2_combout\ & ( (\Update_Wall|row_bounce_buffer~0_combout\ & !\Update_Blocks|ball_row_next[7]~3_combout\) ) ) # ( !\Update_Blocks|ball_row_next[6]~2_combout\ & ( 
-- (\Update_Wall|row_bounce_buffer~0_combout\ & ((!\Update_Blocks|ball_row_next[5]~1_combout\ & ((\Update_Blocks|ball_row_next[7]~3_combout\) # (\Update_Blocks|ball_row_next[4]~0_combout\))) # (\Update_Blocks|ball_row_next[5]~1_combout\ & 
-- ((!\Update_Blocks|ball_row_next[4]~0_combout\) # (!\Update_Blocks|ball_row_next[7]~3_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100001110000001110000111000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_ball_row_next[5]~1_combout\,
	datab => \Update_Blocks|ALT_INV_ball_row_next[4]~0_combout\,
	datac => \Update_Wall|ALT_INV_row_bounce_buffer~0_combout\,
	datad => \Update_Blocks|ALT_INV_ball_row_next[7]~3_combout\,
	dataf => \Update_Blocks|ALT_INV_ball_row_next[6]~2_combout\,
	combout => \Update_Blocks|find_block_index~0_combout\);

-- Location: LABCELL_X24_Y40_N0
\Update_Blocks|Add5~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add5~38_cout\ = CARRY(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	cout => \Update_Blocks|Add5~38_cout\);

-- Location: LABCELL_X24_Y40_N3
\Update_Blocks|Add5~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add5~34_cout\ = CARRY(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(1) ) + ( VCC ) + ( \Update_Blocks|Add5~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(1),
	cin => \Update_Blocks|Add5~38_cout\,
	cout => \Update_Blocks|Add5~34_cout\);

-- Location: LABCELL_X24_Y40_N6
\Update_Blocks|Add5~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add5~30_cout\ = CARRY(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(2) ) + ( VCC ) + ( \Update_Blocks|Add5~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(2),
	cin => \Update_Blocks|Add5~34_cout\,
	cout => \Update_Blocks|Add5~30_cout\);

-- Location: LABCELL_X24_Y40_N9
\Update_Blocks|Add5~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add5~26_cout\ = CARRY(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(3) ) + ( GND ) + ( \Update_Blocks|Add5~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(3),
	cin => \Update_Blocks|Add5~30_cout\,
	cout => \Update_Blocks|Add5~26_cout\);

-- Location: LABCELL_X24_Y40_N12
\Update_Blocks|Add5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add5~1_sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(4) ) + ( GND ) + ( \Update_Blocks|Add5~26_cout\ ))
-- \Update_Blocks|Add5~2\ = CARRY(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(4) ) + ( GND ) + ( \Update_Blocks|Add5~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(4),
	cin => \Update_Blocks|Add5~26_cout\,
	sumout => \Update_Blocks|Add5~1_sumout\,
	cout => \Update_Blocks|Add5~2\);

-- Location: LABCELL_X24_Y40_N15
\Update_Blocks|Add5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add5~5_sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(5) ) + ( GND ) + ( \Update_Blocks|Add5~2\ ))
-- \Update_Blocks|Add5~6\ = CARRY(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(5) ) + ( GND ) + ( \Update_Blocks|Add5~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(5),
	cin => \Update_Blocks|Add5~2\,
	sumout => \Update_Blocks|Add5~5_sumout\,
	cout => \Update_Blocks|Add5~6\);

-- Location: LABCELL_X24_Y40_N18
\Update_Blocks|Add5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add5~9_sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(6) ) + ( GND ) + ( \Update_Blocks|Add5~6\ ))
-- \Update_Blocks|Add5~10\ = CARRY(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(6) ) + ( GND ) + ( \Update_Blocks|Add5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(6),
	cin => \Update_Blocks|Add5~6\,
	sumout => \Update_Blocks|Add5~9_sumout\,
	cout => \Update_Blocks|Add5~10\);

-- Location: LABCELL_X24_Y40_N21
\Update_Blocks|Add5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add5~13_sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(7) ) + ( GND ) + ( \Update_Blocks|Add5~10\ ))
-- \Update_Blocks|Add5~14\ = CARRY(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(7) ) + ( GND ) + ( \Update_Blocks|Add5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(7),
	cin => \Update_Blocks|Add5~10\,
	sumout => \Update_Blocks|Add5~13_sumout\,
	cout => \Update_Blocks|Add5~14\);

-- Location: LABCELL_X24_Y40_N51
\Update_Blocks|Add10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add10~2_combout\ = ( \Update_Blocks|Add5~1_sumout\ & ( !\Update_Blocks|Add5~13_sumout\ ) ) # ( !\Update_Blocks|Add5~1_sumout\ & ( !\Update_Blocks|Add5~13_sumout\ $ (((!\Update_Blocks|Add5~9_sumout\ & !\Update_Blocks|Add5~5_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111110100000010111111010000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add5~9_sumout\,
	datac => \Update_Blocks|ALT_INV_Add5~5_sumout\,
	datad => \Update_Blocks|ALT_INV_Add5~13_sumout\,
	dataf => \Update_Blocks|ALT_INV_Add5~1_sumout\,
	combout => \Update_Blocks|Add10~2_combout\);

-- Location: LABCELL_X22_Y40_N42
\Update_Blocks|Add10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add10~0_combout\ = ( \Update_Blocks|Add5~5_sumout\ & ( !\Update_Blocks|Add5~1_sumout\ ) ) # ( !\Update_Blocks|Add5~5_sumout\ & ( \Update_Blocks|Add5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Blocks|ALT_INV_Add5~1_sumout\,
	dataf => \Update_Blocks|ALT_INV_Add5~5_sumout\,
	combout => \Update_Blocks|Add10~0_combout\);

-- Location: LABCELL_X23_Y40_N48
\Update_Blocks|Add10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add10~1_combout\ = ( \Update_Blocks|Add5~9_sumout\ & ( (!\Update_Blocks|Add5~1_sumout\ & !\Update_Blocks|Add5~5_sumout\) ) ) # ( !\Update_Blocks|Add5~9_sumout\ & ( (\Update_Blocks|Add5~5_sumout\) # (\Update_Blocks|Add5~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111111000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Blocks|ALT_INV_Add5~1_sumout\,
	datac => \Update_Blocks|ALT_INV_Add5~5_sumout\,
	dataf => \Update_Blocks|ALT_INV_Add5~9_sumout\,
	combout => \Update_Blocks|Add10~1_combout\);

-- Location: LABCELL_X23_Y38_N30
\Update_Blocks|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add0~25_sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(3) ) + ( VCC ) + ( !VCC ))
-- \Update_Blocks|Add0~26\ = CARRY(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(3) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(3),
	cin => GND,
	sumout => \Update_Blocks|Add0~25_sumout\,
	cout => \Update_Blocks|Add0~26\);

-- Location: LABCELL_X23_Y38_N33
\Update_Blocks|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add0~1_sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(4) ) + ( GND ) + ( \Update_Blocks|Add0~26\ ))
-- \Update_Blocks|Add0~2\ = CARRY(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(4) ) + ( GND ) + ( \Update_Blocks|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(4),
	cin => \Update_Blocks|Add0~26\,
	sumout => \Update_Blocks|Add0~1_sumout\,
	cout => \Update_Blocks|Add0~2\);

-- Location: LABCELL_X23_Y38_N36
\Update_Blocks|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add0~5_sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(5) ) + ( GND ) + ( \Update_Blocks|Add0~2\ ))
-- \Update_Blocks|Add0~6\ = CARRY(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(5) ) + ( GND ) + ( \Update_Blocks|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(5),
	cin => \Update_Blocks|Add0~2\,
	sumout => \Update_Blocks|Add0~5_sumout\,
	cout => \Update_Blocks|Add0~6\);

-- Location: LABCELL_X23_Y38_N39
\Update_Blocks|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add0~9_sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(6) ) + ( GND ) + ( \Update_Blocks|Add0~6\ ))
-- \Update_Blocks|Add0~10\ = CARRY(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(6) ) + ( GND ) + ( \Update_Blocks|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(6),
	cin => \Update_Blocks|Add0~6\,
	sumout => \Update_Blocks|Add0~9_sumout\,
	cout => \Update_Blocks|Add0~10\);

-- Location: LABCELL_X23_Y38_N42
\Update_Blocks|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add0~13_sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(7) ) + ( GND ) + ( \Update_Blocks|Add0~10\ ))
-- \Update_Blocks|Add0~14\ = CARRY(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(7) ) + ( GND ) + ( \Update_Blocks|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(7),
	cin => \Update_Blocks|Add0~10\,
	sumout => \Update_Blocks|Add0~13_sumout\,
	cout => \Update_Blocks|Add0~14\);

-- Location: LABCELL_X23_Y38_N45
\Update_Blocks|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add0~17_sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(8) ) + ( GND ) + ( \Update_Blocks|Add0~14\ ))
-- \Update_Blocks|Add0~18\ = CARRY(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(8) ) + ( GND ) + ( \Update_Blocks|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(8),
	cin => \Update_Blocks|Add0~14\,
	sumout => \Update_Blocks|Add0~17_sumout\,
	cout => \Update_Blocks|Add0~18\);

-- Location: LABCELL_X22_Y38_N0
\Update_Blocks|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add1~29_sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \Update_Blocks|Add1~30\ = CARRY(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \Update_Blocks|Add1~29_sumout\,
	cout => \Update_Blocks|Add1~30\);

-- Location: LABCELL_X22_Y38_N3
\Update_Blocks|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add1~33_sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(1) ) + ( VCC ) + ( \Update_Blocks|Add1~30\ ))
-- \Update_Blocks|Add1~34\ = CARRY(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(1) ) + ( VCC ) + ( \Update_Blocks|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(1),
	cin => \Update_Blocks|Add1~30\,
	sumout => \Update_Blocks|Add1~33_sumout\,
	cout => \Update_Blocks|Add1~34\);

-- Location: LABCELL_X22_Y38_N6
\Update_Blocks|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add1~37_sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(2) ) + ( VCC ) + ( \Update_Blocks|Add1~34\ ))
-- \Update_Blocks|Add1~38\ = CARRY(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(2) ) + ( VCC ) + ( \Update_Blocks|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(2),
	cin => \Update_Blocks|Add1~34\,
	sumout => \Update_Blocks|Add1~37_sumout\,
	cout => \Update_Blocks|Add1~38\);

-- Location: LABCELL_X22_Y38_N9
\Update_Blocks|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add1~25_sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(3) ) + ( VCC ) + ( \Update_Blocks|Add1~38\ ))
-- \Update_Blocks|Add1~26\ = CARRY(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(3) ) + ( VCC ) + ( \Update_Blocks|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(3),
	cin => \Update_Blocks|Add1~38\,
	sumout => \Update_Blocks|Add1~25_sumout\,
	cout => \Update_Blocks|Add1~26\);

-- Location: LABCELL_X22_Y38_N12
\Update_Blocks|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add1~1_sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(4) ) + ( VCC ) + ( \Update_Blocks|Add1~26\ ))
-- \Update_Blocks|Add1~2\ = CARRY(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(4) ) + ( VCC ) + ( \Update_Blocks|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(4),
	cin => \Update_Blocks|Add1~26\,
	sumout => \Update_Blocks|Add1~1_sumout\,
	cout => \Update_Blocks|Add1~2\);

-- Location: LABCELL_X22_Y38_N15
\Update_Blocks|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add1~5_sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(5) ) + ( VCC ) + ( \Update_Blocks|Add1~2\ ))
-- \Update_Blocks|Add1~6\ = CARRY(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(5) ) + ( VCC ) + ( \Update_Blocks|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(5),
	cin => \Update_Blocks|Add1~2\,
	sumout => \Update_Blocks|Add1~5_sumout\,
	cout => \Update_Blocks|Add1~6\);

-- Location: LABCELL_X22_Y38_N18
\Update_Blocks|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add1~9_sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(6) ) + ( VCC ) + ( \Update_Blocks|Add1~6\ ))
-- \Update_Blocks|Add1~10\ = CARRY(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(6) ) + ( VCC ) + ( \Update_Blocks|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(6),
	cin => \Update_Blocks|Add1~6\,
	sumout => \Update_Blocks|Add1~9_sumout\,
	cout => \Update_Blocks|Add1~10\);

-- Location: LABCELL_X22_Y38_N21
\Update_Blocks|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add1~13_sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(7) ) + ( VCC ) + ( \Update_Blocks|Add1~10\ ))
-- \Update_Blocks|Add1~14\ = CARRY(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(7) ) + ( VCC ) + ( \Update_Blocks|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(7),
	cin => \Update_Blocks|Add1~10\,
	sumout => \Update_Blocks|Add1~13_sumout\,
	cout => \Update_Blocks|Add1~14\);

-- Location: LABCELL_X22_Y38_N24
\Update_Blocks|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add1~17_sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(8) ) + ( VCC ) + ( \Update_Blocks|Add1~14\ ))
-- \Update_Blocks|Add1~18\ = CARRY(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(8) ) + ( VCC ) + ( \Update_Blocks|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(8),
	cin => \Update_Blocks|Add1~14\,
	sumout => \Update_Blocks|Add1~17_sumout\,
	cout => \Update_Blocks|Add1~18\);

-- Location: LABCELL_X23_Y38_N3
\Update_Blocks|ball_col_next[8]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|ball_col_next[8]~0_combout\ = ( \Update_Blocks|Add1~17_sumout\ & ( (!\Update_Ball|ball_col_up_buffer~q\) # (\Update_Blocks|Add0~17_sumout\) ) ) # ( !\Update_Blocks|Add1~17_sumout\ & ( (\Update_Ball|ball_col_up_buffer~q\ & 
-- \Update_Blocks|Add0~17_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Ball|ALT_INV_ball_col_up_buffer~q\,
	datad => \Update_Blocks|ALT_INV_Add0~17_sumout\,
	dataf => \Update_Blocks|ALT_INV_Add1~17_sumout\,
	combout => \Update_Blocks|ball_col_next[8]~0_combout\);

-- Location: LABCELL_X23_Y38_N21
\Update_Blocks|Add7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add7~0_combout\ = ( \Update_Blocks|Add1~5_sumout\ & ( (!\Update_Blocks|Add0~1_sumout\ & (\Update_Ball|ball_col_up_buffer~q\ & !\Update_Blocks|Add0~5_sumout\)) ) ) # ( !\Update_Blocks|Add1~5_sumout\ & ( (!\Update_Ball|ball_col_up_buffer~q\ & 
-- (((!\Update_Blocks|Add1~1_sumout\)))) # (\Update_Ball|ball_col_up_buffer~q\ & (!\Update_Blocks|Add0~1_sumout\ & ((!\Update_Blocks|Add0~5_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110001011000000111000101100000000100010000000000010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add0~1_sumout\,
	datab => \Update_Ball|ALT_INV_ball_col_up_buffer~q\,
	datac => \Update_Blocks|ALT_INV_Add1~1_sumout\,
	datad => \Update_Blocks|ALT_INV_Add0~5_sumout\,
	dataf => \Update_Blocks|ALT_INV_Add1~5_sumout\,
	combout => \Update_Blocks|Add7~0_combout\);

-- Location: LABCELL_X24_Y38_N42
\Update_Blocks|Add7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add7~1_combout\ = ( \Update_Blocks|Add7~0_combout\ & ( \Update_Blocks|Add1~9_sumout\ & ( (!\Update_Blocks|Add0~9_sumout\ & (\Update_Ball|ball_col_up_buffer~q\ & !\Update_Blocks|Add0~13_sumout\)) ) ) ) # ( \Update_Blocks|Add7~0_combout\ & ( 
-- !\Update_Blocks|Add1~9_sumout\ & ( (!\Update_Ball|ball_col_up_buffer~q\ & (((!\Update_Blocks|Add1~13_sumout\)))) # (\Update_Ball|ball_col_up_buffer~q\ & (!\Update_Blocks|Add0~9_sumout\ & ((!\Update_Blocks|Add0~13_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000000010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add0~9_sumout\,
	datab => \Update_Ball|ALT_INV_ball_col_up_buffer~q\,
	datac => \Update_Blocks|ALT_INV_Add1~13_sumout\,
	datad => \Update_Blocks|ALT_INV_Add0~13_sumout\,
	datae => \Update_Blocks|ALT_INV_Add7~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Add1~9_sumout\,
	combout => \Update_Blocks|Add7~1_combout\);

-- Location: LABCELL_X22_Y38_N27
\Update_Blocks|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add1~21_sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(9) ) + ( VCC ) + ( \Update_Blocks|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(9),
	cin => \Update_Blocks|Add1~18\,
	sumout => \Update_Blocks|Add1~21_sumout\);

-- Location: LABCELL_X23_Y38_N48
\Update_Blocks|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add0~21_sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(9) ) + ( GND ) + ( \Update_Blocks|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(9),
	cin => \Update_Blocks|Add0~18\,
	sumout => \Update_Blocks|Add0~21_sumout\);

-- Location: LABCELL_X23_Y38_N6
\Update_Blocks|ball_col_next[9]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|ball_col_next[9]~1_combout\ = ( \Update_Blocks|Add0~21_sumout\ & ( (\Update_Blocks|Add1~21_sumout\) # (\Update_Ball|ball_col_up_buffer~q\) ) ) # ( !\Update_Blocks|Add0~21_sumout\ & ( (!\Update_Ball|ball_col_up_buffer~q\ & 
-- \Update_Blocks|Add1~21_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Ball|ALT_INV_ball_col_up_buffer~q\,
	datad => \Update_Blocks|ALT_INV_Add1~21_sumout\,
	dataf => \Update_Blocks|ALT_INV_Add0~21_sumout\,
	combout => \Update_Blocks|ball_col_next[9]~1_combout\);

-- Location: LABCELL_X23_Y40_N18
\Update_Blocks|Add12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add12~1_combout\ = ( \Update_Blocks|Add7~1_combout\ & ( \Update_Blocks|ball_col_next[9]~1_combout\ & ( (!\Update_Blocks|Add10~2_combout\ & (\Update_Blocks|Add10~0_combout\ & (\Update_Blocks|Add10~1_combout\))) # 
-- (\Update_Blocks|Add10~2_combout\ & (!\Update_Blocks|Add10~1_combout\ & ((!\Update_Blocks|Add10~0_combout\) # (\Update_Blocks|ball_col_next[8]~0_combout\)))) ) ) ) # ( !\Update_Blocks|Add7~1_combout\ & ( \Update_Blocks|ball_col_next[9]~1_combout\ & ( 
-- (!\Update_Blocks|Add10~2_combout\ & ((!\Update_Blocks|Add10~0_combout\ & (!\Update_Blocks|Add10~1_combout\ & \Update_Blocks|ball_col_next[8]~0_combout\)) # (\Update_Blocks|Add10~0_combout\ & (\Update_Blocks|Add10~1_combout\)))) # 
-- (\Update_Blocks|Add10~2_combout\ & (((!\Update_Blocks|Add10~1_combout\)))) ) ) ) # ( \Update_Blocks|Add7~1_combout\ & ( !\Update_Blocks|ball_col_next[9]~1_combout\ & ( (!\Update_Blocks|Add10~2_combout\ & (!\Update_Blocks|Add10~1_combout\ $ 
-- (((\Update_Blocks|ball_col_next[8]~0_combout\) # (\Update_Blocks|Add10~0_combout\))))) # (\Update_Blocks|Add10~2_combout\ & (!\Update_Blocks|Add10~1_combout\ & ((!\Update_Blocks|Add10~0_combout\) # (!\Update_Blocks|ball_col_next[8]~0_combout\)))) ) ) ) # 
-- ( !\Update_Blocks|Add7~1_combout\ & ( !\Update_Blocks|ball_col_next[9]~1_combout\ & ( (!\Update_Blocks|Add10~2_combout\ & (\Update_Blocks|Add10~1_combout\ & ((!\Update_Blocks|ball_col_next[8]~0_combout\) # (\Update_Blocks|Add10~0_combout\)))) # 
-- (\Update_Blocks|Add10~2_combout\ & (!\Update_Blocks|Add10~0_combout\ & (!\Update_Blocks|Add10~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100101001000010110100100100101001010010110100100100001001010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add10~2_combout\,
	datab => \Update_Blocks|ALT_INV_Add10~0_combout\,
	datac => \Update_Blocks|ALT_INV_Add10~1_combout\,
	datad => \Update_Blocks|ALT_INV_ball_col_next[8]~0_combout\,
	datae => \Update_Blocks|ALT_INV_Add7~1_combout\,
	dataf => \Update_Blocks|ALT_INV_ball_col_next[9]~1_combout\,
	combout => \Update_Blocks|Add12~1_combout\);

-- Location: LABCELL_X23_Y38_N9
\Update_Blocks|ball_col_next[7]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|ball_col_next[7]~4_combout\ = ( \Update_Blocks|Add0~13_sumout\ & ( (\Update_Blocks|Add1~13_sumout\) # (\Update_Ball|ball_col_up_buffer~q\) ) ) # ( !\Update_Blocks|Add0~13_sumout\ & ( (!\Update_Ball|ball_col_up_buffer~q\ & 
-- \Update_Blocks|Add1~13_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Ball|ALT_INV_ball_col_up_buffer~q\,
	datad => \Update_Blocks|ALT_INV_Add1~13_sumout\,
	dataf => \Update_Blocks|ALT_INV_Add0~13_sumout\,
	combout => \Update_Blocks|ball_col_next[7]~4_combout\);

-- Location: LABCELL_X23_Y38_N18
\Update_Blocks|ball_col_next[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|ball_col_next[4]~2_combout\ = ( \Update_Blocks|Add0~1_sumout\ & ( (\Update_Blocks|Add1~1_sumout\) # (\Update_Ball|ball_col_up_buffer~q\) ) ) # ( !\Update_Blocks|Add0~1_sumout\ & ( (!\Update_Ball|ball_col_up_buffer~q\ & 
-- \Update_Blocks|Add1~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Ball|ALT_INV_ball_col_up_buffer~q\,
	datad => \Update_Blocks|ALT_INV_Add1~1_sumout\,
	dataf => \Update_Blocks|ALT_INV_Add0~1_sumout\,
	combout => \Update_Blocks|ball_col_next[4]~2_combout\);

-- Location: LABCELL_X23_Y37_N21
\Update_Blocks|LessThan2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|LessThan2~0_combout\ = ( \Update_Blocks|Add0~9_sumout\ & ( \Update_Blocks|Add0~5_sumout\ & ( (!\Update_Ball|ball_col_up_buffer~q\ & (!\Update_Blocks|Add1~5_sumout\ & !\Update_Blocks|Add1~9_sumout\)) ) ) ) # ( !\Update_Blocks|Add0~9_sumout\ 
-- & ( \Update_Blocks|Add0~5_sumout\ & ( (!\Update_Ball|ball_col_up_buffer~q\ & (!\Update_Blocks|Add1~5_sumout\ & !\Update_Blocks|Add1~9_sumout\)) ) ) ) # ( \Update_Blocks|Add0~9_sumout\ & ( !\Update_Blocks|Add0~5_sumout\ & ( 
-- (!\Update_Ball|ball_col_up_buffer~q\ & (!\Update_Blocks|Add1~5_sumout\ & !\Update_Blocks|Add1~9_sumout\)) ) ) ) # ( !\Update_Blocks|Add0~9_sumout\ & ( !\Update_Blocks|Add0~5_sumout\ & ( ((!\Update_Blocks|Add1~5_sumout\ & !\Update_Blocks|Add1~9_sumout\)) # 
-- (\Update_Ball|ball_col_up_buffer~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010101010101101000000000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|ALT_INV_ball_col_up_buffer~q\,
	datac => \Update_Blocks|ALT_INV_Add1~5_sumout\,
	datad => \Update_Blocks|ALT_INV_Add1~9_sumout\,
	datae => \Update_Blocks|ALT_INV_Add0~9_sumout\,
	dataf => \Update_Blocks|ALT_INV_Add0~5_sumout\,
	combout => \Update_Blocks|LessThan2~0_combout\);

-- Location: LABCELL_X22_Y40_N48
\Update_Blocks|block_index2[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|block_index2[1]~0_combout\ = ( \Update_Blocks|LessThan2~0_combout\ & ( (!\Update_Blocks|ball_col_next[8]~0_combout\ & (!\Update_Blocks|ball_col_next[7]~4_combout\ & (!\Update_Blocks|ball_col_next[4]~2_combout\ & 
-- !\Update_Blocks|ball_col_next[9]~1_combout\))) # (\Update_Blocks|ball_col_next[8]~0_combout\ & (\Update_Blocks|ball_col_next[9]~1_combout\ & ((\Update_Blocks|ball_col_next[4]~2_combout\) # (\Update_Blocks|ball_col_next[7]~4_combout\)))) ) ) # ( 
-- !\Update_Blocks|LessThan2~0_combout\ & ( (\Update_Blocks|ball_col_next[8]~0_combout\ & \Update_Blocks|ball_col_next[9]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110000000000101011000000000010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_ball_col_next[8]~0_combout\,
	datab => \Update_Blocks|ALT_INV_ball_col_next[7]~4_combout\,
	datac => \Update_Blocks|ALT_INV_ball_col_next[4]~2_combout\,
	datad => \Update_Blocks|ALT_INV_ball_col_next[9]~1_combout\,
	dataf => \Update_Blocks|ALT_INV_LessThan2~0_combout\,
	combout => \Update_Blocks|block_index2[1]~0_combout\);

-- Location: LABCELL_X24_Y40_N24
\Update_Blocks|Add5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add5~21_sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(8) ) + ( GND ) + ( \Update_Blocks|Add5~14\ ))
-- \Update_Blocks|Add5~22\ = CARRY(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(8) ) + ( GND ) + ( \Update_Blocks|Add5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(8),
	cin => \Update_Blocks|Add5~14\,
	sumout => \Update_Blocks|Add5~21_sumout\,
	cout => \Update_Blocks|Add5~22\);

-- Location: LABCELL_X24_Y40_N48
\Update_Blocks|block_index2[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|block_index2[1]~1_combout\ = ( \Update_Blocks|Add5~5_sumout\ & ( (!\Update_Blocks|Add5~21_sumout\ & ((!\Update_Blocks|Add5~13_sumout\) # ((!\Update_Blocks|Add5~9_sumout\ & !\Update_Blocks|Add5~1_sumout\)))) ) ) # ( 
-- !\Update_Blocks|Add5~5_sumout\ & ( (!\Update_Blocks|Add5~21_sumout\ & ((!\Update_Blocks|Add5~9_sumout\ & ((\Update_Blocks|Add5~13_sumout\) # (\Update_Blocks|Add5~1_sumout\))) # (\Update_Blocks|Add5~9_sumout\ & ((!\Update_Blocks|Add5~13_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000010100000011100001010000011110000100000001111000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add5~9_sumout\,
	datab => \Update_Blocks|ALT_INV_Add5~1_sumout\,
	datac => \Update_Blocks|ALT_INV_Add5~21_sumout\,
	datad => \Update_Blocks|ALT_INV_Add5~13_sumout\,
	dataf => \Update_Blocks|ALT_INV_Add5~5_sumout\,
	combout => \Update_Blocks|block_index2[1]~1_combout\);

-- Location: LABCELL_X24_Y40_N27
\Update_Blocks|Add5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add5~17_sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(9) ) + ( GND ) + ( \Update_Blocks|Add5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(9),
	cin => \Update_Blocks|Add5~22\,
	sumout => \Update_Blocks|Add5~17_sumout\);

-- Location: LABCELL_X24_Y38_N57
\Update_Blocks|ball_col_next[6]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|ball_col_next[6]~3_combout\ = ( \Update_Blocks|Add0~9_sumout\ & ( (\Update_Blocks|Add1~9_sumout\) # (\Update_Ball|ball_col_up_buffer~q\) ) ) # ( !\Update_Blocks|Add0~9_sumout\ & ( (!\Update_Ball|ball_col_up_buffer~q\ & 
-- \Update_Blocks|Add1~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Ball|ALT_INV_ball_col_up_buffer~q\,
	datad => \Update_Blocks|ALT_INV_Add1~9_sumout\,
	dataf => \Update_Blocks|ALT_INV_Add0~9_sumout\,
	combout => \Update_Blocks|ball_col_next[6]~3_combout\);

-- Location: MLABCELL_X21_Y39_N12
\Update_Blocks|Add7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add7~5_combout\ = ( \Update_Ball|ball_col_up_buffer~q\ & ( \Update_Blocks|ball_col_next[7]~4_combout\ & ( !\Update_Blocks|Add0~17_sumout\ ) ) ) # ( !\Update_Ball|ball_col_up_buffer~q\ & ( \Update_Blocks|ball_col_next[7]~4_combout\ & ( 
-- !\Update_Blocks|Add1~17_sumout\ ) ) ) # ( \Update_Ball|ball_col_up_buffer~q\ & ( !\Update_Blocks|ball_col_next[7]~4_combout\ & ( !\Update_Blocks|Add0~17_sumout\ $ (((!\Update_Blocks|ball_col_next[6]~3_combout\ & \Update_Blocks|Add7~0_combout\))) ) ) ) # ( 
-- !\Update_Ball|ball_col_up_buffer~q\ & ( !\Update_Blocks|ball_col_next[7]~4_combout\ & ( !\Update_Blocks|Add1~17_sumout\ $ (((!\Update_Blocks|ball_col_next[6]~3_combout\ & \Update_Blocks|Add7~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101001100110111100000011110010101010101010101111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add1~17_sumout\,
	datab => \Update_Blocks|ALT_INV_ball_col_next[6]~3_combout\,
	datac => \Update_Blocks|ALT_INV_Add0~17_sumout\,
	datad => \Update_Blocks|ALT_INV_Add7~0_combout\,
	datae => \Update_Ball|ALT_INV_ball_col_up_buffer~q\,
	dataf => \Update_Blocks|ALT_INV_ball_col_next[7]~4_combout\,
	combout => \Update_Blocks|Add7~5_combout\);

-- Location: MLABCELL_X21_Y39_N0
\Update_Blocks|Add7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add7~6_combout\ = ( \Update_Blocks|Add7~0_combout\ & ( !\Update_Blocks|ball_col_next[9]~1_combout\ $ (((!\Update_Blocks|ball_col_next[8]~0_combout\ & (!\Update_Blocks|ball_col_next[7]~4_combout\ & 
-- !\Update_Blocks|ball_col_next[6]~3_combout\)))) ) ) # ( !\Update_Blocks|Add7~0_combout\ & ( !\Update_Blocks|ball_col_next[9]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000001111111100000000111111110000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_ball_col_next[8]~0_combout\,
	datab => \Update_Blocks|ALT_INV_ball_col_next[7]~4_combout\,
	datac => \Update_Blocks|ALT_INV_ball_col_next[6]~3_combout\,
	datad => \Update_Blocks|ALT_INV_ball_col_next[9]~1_combout\,
	dataf => \Update_Blocks|ALT_INV_Add7~0_combout\,
	combout => \Update_Blocks|Add7~6_combout\);

-- Location: LABCELL_X22_Y40_N18
\Update_Blocks|Add12~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add12~3_combout\ = ( \Update_Blocks|Add7~6_combout\ & ( !\Update_Blocks|Add10~1_combout\ $ (((!\Update_Blocks|Add10~0_combout\ & \Update_Blocks|Add7~5_combout\))) ) ) # ( !\Update_Blocks|Add7~6_combout\ & ( !\Update_Blocks|Add10~1_combout\ 
-- $ (((!\Update_Blocks|Add7~5_combout\) # (\Update_Blocks|Add10~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011110011000011001111001111110011000011001111001100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Blocks|ALT_INV_Add10~0_combout\,
	datac => \Update_Blocks|ALT_INV_Add7~5_combout\,
	datad => \Update_Blocks|ALT_INV_Add10~1_combout\,
	dataf => \Update_Blocks|ALT_INV_Add7~6_combout\,
	combout => \Update_Blocks|Add12~3_combout\);

-- Location: MLABCELL_X25_Y41_N0
\Update_Blocks|Add2~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add2~38_cout\ = CARRY(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	cout => \Update_Blocks|Add2~38_cout\);

-- Location: MLABCELL_X25_Y41_N3
\Update_Blocks|Add2~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add2~34_cout\ = CARRY(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(1) ) + ( VCC ) + ( \Update_Blocks|Add2~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(1),
	cin => \Update_Blocks|Add2~38_cout\,
	cout => \Update_Blocks|Add2~34_cout\);

-- Location: MLABCELL_X25_Y41_N6
\Update_Blocks|Add2~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add2~30_cout\ = CARRY(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(2) ) + ( VCC ) + ( \Update_Blocks|Add2~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(2),
	cin => \Update_Blocks|Add2~34_cout\,
	cout => \Update_Blocks|Add2~30_cout\);

-- Location: MLABCELL_X25_Y41_N9
\Update_Blocks|Add2~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add2~26_cout\ = CARRY(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(3) ) + ( GND ) + ( \Update_Blocks|Add2~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(3),
	cin => \Update_Blocks|Add2~30_cout\,
	cout => \Update_Blocks|Add2~26_cout\);

-- Location: MLABCELL_X25_Y41_N12
\Update_Blocks|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add2~5_sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(4) ) + ( GND ) + ( \Update_Blocks|Add2~26_cout\ ))
-- \Update_Blocks|Add2~6\ = CARRY(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(4) ) + ( GND ) + ( \Update_Blocks|Add2~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(4),
	cin => \Update_Blocks|Add2~26_cout\,
	sumout => \Update_Blocks|Add2~5_sumout\,
	cout => \Update_Blocks|Add2~6\);

-- Location: MLABCELL_X25_Y41_N15
\Update_Blocks|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add2~9_sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(5) ) + ( GND ) + ( \Update_Blocks|Add2~6\ ))
-- \Update_Blocks|Add2~10\ = CARRY(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(5) ) + ( GND ) + ( \Update_Blocks|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(5),
	cin => \Update_Blocks|Add2~6\,
	sumout => \Update_Blocks|Add2~9_sumout\,
	cout => \Update_Blocks|Add2~10\);

-- Location: MLABCELL_X25_Y41_N18
\Update_Blocks|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add2~1_sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(6) ) + ( GND ) + ( \Update_Blocks|Add2~10\ ))
-- \Update_Blocks|Add2~2\ = CARRY(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(6) ) + ( GND ) + ( \Update_Blocks|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(6),
	cin => \Update_Blocks|Add2~10\,
	sumout => \Update_Blocks|Add2~1_sumout\,
	cout => \Update_Blocks|Add2~2\);

-- Location: MLABCELL_X25_Y41_N21
\Update_Blocks|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add2~17_sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(7) ) + ( GND ) + ( \Update_Blocks|Add2~2\ ))
-- \Update_Blocks|Add2~18\ = CARRY(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(7) ) + ( GND ) + ( \Update_Blocks|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(7),
	cin => \Update_Blocks|Add2~2\,
	sumout => \Update_Blocks|Add2~17_sumout\,
	cout => \Update_Blocks|Add2~18\);

-- Location: LABCELL_X24_Y41_N15
\Update_Blocks|Add17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add17~1_combout\ = ( \Update_Blocks|Add2~5_sumout\ & ( !\Update_Blocks|Add2~17_sumout\ ) ) # ( !\Update_Blocks|Add2~5_sumout\ & ( !\Update_Blocks|Add2~17_sumout\ $ (((!\Update_Blocks|Add2~9_sumout\ & !\Update_Blocks|Add2~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111110100000010111111010000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add2~9_sumout\,
	datac => \Update_Blocks|ALT_INV_Add2~1_sumout\,
	datad => \Update_Blocks|ALT_INV_Add2~17_sumout\,
	dataf => \Update_Blocks|ALT_INV_Add2~5_sumout\,
	combout => \Update_Blocks|Add17~1_combout\);

-- Location: MLABCELL_X21_Y38_N9
\Update_Blocks|block_index4[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|block_index4[1]~2_combout\ = ( !\Update_Blocks|block_index4[5]~0_combout\ & ( \Update_Blocks|Add17~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Add17~1_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index4[5]~0_combout\,
	combout => \Update_Blocks|block_index4[1]~2_combout\);

-- Location: LABCELL_X24_Y41_N24
\Update_Blocks|Add17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add17~0_combout\ = ( \Update_Blocks|Add2~5_sumout\ & ( !\Update_Blocks|Add2~1_sumout\ ) ) # ( !\Update_Blocks|Add2~5_sumout\ & ( !\Update_Blocks|Add2~9_sumout\ $ (!\Update_Blocks|Add2~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Add2~9_sumout\,
	datad => \Update_Blocks|ALT_INV_Add2~1_sumout\,
	dataf => \Update_Blocks|ALT_INV_Add2~5_sumout\,
	combout => \Update_Blocks|Add17~0_combout\);

-- Location: MLABCELL_X21_Y38_N30
\Update_Blocks|block_index4[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|block_index4[0]~1_combout\ = ( !\Update_Blocks|block_index4[5]~0_combout\ & ( \Update_Blocks|Add17~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Add17~0_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index4[5]~0_combout\,
	combout => \Update_Blocks|block_index4[0]~1_combout\);

-- Location: LABCELL_X16_Y38_N24
\Update_Blocks|LessThan26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|LessThan26~0_combout\ = ( !\Update_Blocks|block_index4[5]~0_combout\ & ( !\Update_Blocks|Add18~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Add18~1_sumout\,
	dataf => \Update_Blocks|ALT_INV_block_index4[5]~0_combout\,
	combout => \Update_Blocks|LessThan26~0_combout\);

-- Location: LABCELL_X11_Y41_N48
\Update_Blocks|Decoder3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~4_combout\ = ( !\Update_Blocks|LessThan26~0_combout\ & ( \Update_Blocks|block_index4[3]~3_combout\ & ( (\Update_Blocks|block_index4[1]~2_combout\ & (\Update_Blocks|block_index4[5]~5_combout\ & 
-- (\Update_Blocks|block_index4[4]~4_combout\ & \Update_Blocks|block_index4[0]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datae => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	combout => \Update_Blocks|Decoder3~4_combout\);

-- Location: MLABCELL_X15_Y41_N57
\Update_Blocks|LessThan22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|LessThan22~0_combout\ = ( !\Update_Blocks|block_index3[5]~0_combout\ & ( !\Update_Blocks|Add16~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Add16~1_sumout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[5]~0_combout\,
	combout => \Update_Blocks|LessThan22~0_combout\);

-- Location: LABCELL_X23_Y37_N48
\Update_Blocks|Add14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add14~1_combout\ = ( !\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(4) & ( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(7) & ( (!\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(6) & 
-- !\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(5)) ) ) ) # ( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(4) & ( !\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(7) ) ) # ( 
-- !\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(4) & ( !\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(7) & ( (\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(5)) # 
-- (\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111111111111111111111000000110000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(6),
	datac => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(5),
	datae => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(4),
	dataf => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(7),
	combout => \Update_Blocks|Add14~1_combout\);

-- Location: LABCELL_X22_Y41_N30
\Update_Blocks|block_index3[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|block_index3[1]~2_combout\ = ( \Update_Blocks|Add14~1_combout\ & ( !\Update_Blocks|block_index3[5]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Blocks|ALT_INV_block_index3[5]~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Add14~1_combout\,
	combout => \Update_Blocks|block_index3[1]~2_combout\);

-- Location: MLABCELL_X15_Y41_N39
\Update_Blocks|block_index3[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|block_index3[3]~3_combout\ = ( !\Update_Blocks|block_index3[5]~0_combout\ & ( !\Update_Blocks|Add16~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Blocks|ALT_INV_Add16~13_sumout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[5]~0_combout\,
	combout => \Update_Blocks|block_index3[3]~3_combout\);

-- Location: LABCELL_X22_Y41_N21
\Update_Blocks|Add13~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add13~2_combout\ = ( \Update_Blocks|Add13~0_combout\ & ( !\Update_Blocks|ball_row_next[7]~3_combout\ ) ) # ( !\Update_Blocks|Add13~0_combout\ & ( !\Update_Blocks|ball_row_next[6]~2_combout\ $ (!\Update_Blocks|ball_row_next[7]~3_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_ball_row_next[6]~2_combout\,
	datad => \Update_Blocks|ALT_INV_ball_row_next[7]~3_combout\,
	dataf => \Update_Blocks|ALT_INV_Add13~0_combout\,
	combout => \Update_Blocks|Add13~2_combout\);

-- Location: LABCELL_X22_Y41_N9
\Update_Blocks|Add16~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add16~5_sumout\ = SUM(( (!\Update_Blocks|Add13~1_combout\ & (\Update_Blocks|Add13~2_combout\ & (!\Update_Blocks|ball_row_next[5]~1_combout\ $ (\Update_Blocks|ball_row_next[4]~0_combout\)))) # (\Update_Blocks|Add13~1_combout\ & 
-- (((!\Update_Blocks|Add13~2_combout\)))) ) + ( GND ) + ( \Update_Blocks|Add16~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111110010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_ball_row_next[5]~1_combout\,
	datab => \Update_Blocks|ALT_INV_ball_row_next[4]~0_combout\,
	datac => \Update_Blocks|ALT_INV_Add13~1_combout\,
	datad => \Update_Blocks|ALT_INV_Add13~2_combout\,
	cin => \Update_Blocks|Add16~10\,
	sumout => \Update_Blocks|Add16~5_sumout\);

-- Location: MLABCELL_X15_Y41_N51
\Update_Blocks|block_index3[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|block_index3[5]~5_combout\ = ( !\Update_Blocks|block_index3[5]~0_combout\ & ( !\Update_Blocks|Add16~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Blocks|ALT_INV_Add16~5_sumout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[5]~0_combout\,
	combout => \Update_Blocks|block_index3[5]~5_combout\);

-- Location: LABCELL_X23_Y37_N33
\Update_Blocks|Add14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add14~0_combout\ = ( !\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(4) & ( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(6) & ( !\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(5) ) ) ) # ( 
-- \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(4) & ( !\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(6) ) ) # ( !\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(4) & ( 
-- !\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(6) & ( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101111111111111111110101010101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(5),
	datae => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(4),
	dataf => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(6),
	combout => \Update_Blocks|Add14~0_combout\);

-- Location: LABCELL_X22_Y41_N57
\Update_Blocks|block_index3[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|block_index3[0]~1_combout\ = ( \Update_Blocks|Add14~0_combout\ & ( !\Update_Blocks|block_index3[5]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Blocks|ALT_INV_block_index3[5]~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Add14~0_combout\,
	combout => \Update_Blocks|block_index3[0]~1_combout\);

-- Location: LABCELL_X13_Y41_N36
\Update_Blocks|blocks_t~156\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~156_combout\ = ( \Update_Blocks|block_index3[0]~1_combout\ & ( \Update_Blocks|block_index3[4]~4_combout\ & ( (!\Update_Blocks|LessThan22~0_combout\ & (\Update_Blocks|block_index3[1]~2_combout\ & 
-- (\Update_Blocks|block_index3[3]~3_combout\ & \Update_Blocks|block_index3[5]~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	datad => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	datae => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	combout => \Update_Blocks|blocks_t~156_combout\);

-- Location: LABCELL_X22_Y40_N39
\Update_Blocks|block_index2[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|block_index2[3]~4_combout\ = ( !\Update_Blocks|Add12~3_combout\ & ( (!\Update_Blocks|block_index2[1]~0_combout\ & (\Update_Blocks|Mux1~4_combout\ & (\Update_Blocks|block_index2[1]~1_combout\ & !\Update_Blocks|Add5~17_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[1]~0_combout\,
	datab => \Update_Blocks|ALT_INV_Mux1~4_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[1]~1_combout\,
	datad => \Update_Blocks|ALT_INV_Add5~17_sumout\,
	dataf => \Update_Blocks|ALT_INV_Add12~3_combout\,
	combout => \Update_Blocks|block_index2[3]~4_combout\);

-- Location: LABCELL_X22_Y40_N3
\Update_Blocks|Add12~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add12~2_combout\ = ( \Update_Blocks|Add7~6_combout\ & ( !\Update_Blocks|Add10~2_combout\ $ (((!\Update_Blocks|Add10~0_combout\ & ((!\Update_Blocks|Add10~1_combout\) # (\Update_Blocks|Add7~5_combout\))) # (\Update_Blocks|Add10~0_combout\ & 
-- ((\Update_Blocks|Add10~1_combout\))))) ) ) # ( !\Update_Blocks|Add7~6_combout\ & ( !\Update_Blocks|Add10~2_combout\ $ ((((\Update_Blocks|Add7~5_combout\ & !\Update_Blocks|Add10~1_combout\)) # (\Update_Blocks|Add10~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000011111000011100001111100001100111100100001110011110010000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add7~5_combout\,
	datab => \Update_Blocks|ALT_INV_Add10~0_combout\,
	datac => \Update_Blocks|ALT_INV_Add10~2_combout\,
	datad => \Update_Blocks|ALT_INV_Add10~1_combout\,
	dataf => \Update_Blocks|ALT_INV_Add7~6_combout\,
	combout => \Update_Blocks|Add12~2_combout\);

-- Location: LABCELL_X19_Y41_N9
\Update_Blocks|points_per_block~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|points_per_block~1_combout\ = ( \Update_Blocks|Add12~2_combout\ & ( \Update_Blocks|block_index2[1]~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Blocks|ALT_INV_block_index2[1]~5_combout\,
	dataf => \Update_Blocks|ALT_INV_Add12~2_combout\,
	combout => \Update_Blocks|points_per_block~1_combout\);

-- Location: LABCELL_X23_Y38_N12
\Update_Blocks|Add7~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add7~3_combout\ = ( \Update_Blocks|Add0~9_sumout\ & ( \Update_Blocks|ball_col_next[4]~2_combout\ & ( (!\Update_Ball|ball_col_up_buffer~q\ & !\Update_Blocks|Add1~9_sumout\) ) ) ) # ( !\Update_Blocks|Add0~9_sumout\ & ( 
-- \Update_Blocks|ball_col_next[4]~2_combout\ & ( (!\Update_Blocks|Add1~9_sumout\) # (\Update_Ball|ball_col_up_buffer~q\) ) ) ) # ( \Update_Blocks|Add0~9_sumout\ & ( !\Update_Blocks|ball_col_next[4]~2_combout\ & ( (!\Update_Ball|ball_col_up_buffer~q\ & 
-- (!\Update_Blocks|Add1~9_sumout\ $ (((!\Update_Blocks|Add1~5_sumout\))))) # (\Update_Ball|ball_col_up_buffer~q\ & (((!\Update_Blocks|Add0~5_sumout\)))) ) ) ) # ( !\Update_Blocks|Add0~9_sumout\ & ( !\Update_Blocks|ball_col_next[4]~2_combout\ & ( 
-- (!\Update_Ball|ball_col_up_buffer~q\ & (!\Update_Blocks|Add1~9_sumout\ $ (((!\Update_Blocks|Add1~5_sumout\))))) # (\Update_Ball|ball_col_up_buffer~q\ & (((\Update_Blocks|Add0~5_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011110001101011100101101100011011101110111011000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|ALT_INV_ball_col_up_buffer~q\,
	datab => \Update_Blocks|ALT_INV_Add1~9_sumout\,
	datac => \Update_Blocks|ALT_INV_Add0~5_sumout\,
	datad => \Update_Blocks|ALT_INV_Add1~5_sumout\,
	datae => \Update_Blocks|ALT_INV_Add0~9_sumout\,
	dataf => \Update_Blocks|ALT_INV_ball_col_next[4]~2_combout\,
	combout => \Update_Blocks|Add7~3_combout\);

-- Location: LABCELL_X22_Y40_N6
\Update_Blocks|block_index2[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|block_index2[0]~2_combout\ = ( !\Update_Blocks|Add5~17_sumout\ & ( \Update_Blocks|Mux1~4_combout\ & ( (!\Update_Blocks|block_index2[1]~0_combout\ & (\Update_Blocks|block_index2[1]~1_combout\ & \Update_Blocks|Add7~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[1]~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[1]~1_combout\,
	datac => \Update_Blocks|ALT_INV_Add7~3_combout\,
	datae => \Update_Blocks|ALT_INV_Add5~17_sumout\,
	dataf => \Update_Blocks|ALT_INV_Mux1~4_combout\,
	combout => \Update_Blocks|block_index2[0]~2_combout\);

-- Location: LABCELL_X22_Y40_N51
\Update_Blocks|Add12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add12~0_combout\ = ( \Update_Blocks|ball_col_next[6]~3_combout\ & ( !\Update_Blocks|ball_col_next[8]~0_combout\ $ (\Update_Blocks|Add10~0_combout\) ) ) # ( !\Update_Blocks|ball_col_next[6]~3_combout\ & ( 
-- !\Update_Blocks|ball_col_next[8]~0_combout\ $ (!\Update_Blocks|Add10~0_combout\ $ (((!\Update_Blocks|Add7~0_combout\) # (\Update_Blocks|ball_col_next[7]~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101101001101001010110100110100101101001011010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_ball_col_next[8]~0_combout\,
	datab => \Update_Blocks|ALT_INV_ball_col_next[7]~4_combout\,
	datac => \Update_Blocks|ALT_INV_Add10~0_combout\,
	datad => \Update_Blocks|ALT_INV_Add7~0_combout\,
	dataf => \Update_Blocks|ALT_INV_ball_col_next[6]~3_combout\,
	combout => \Update_Blocks|Add12~0_combout\);

-- Location: LABCELL_X22_Y40_N36
\Update_Blocks|points_per_block~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|points_per_block~0_combout\ = ( !\Update_Blocks|Add12~0_combout\ & ( (!\Update_Blocks|block_index2[1]~0_combout\ & (\Update_Blocks|Mux1~4_combout\ & (!\Update_Blocks|Add5~17_sumout\ & \Update_Blocks|block_index2[1]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[1]~0_combout\,
	datab => \Update_Blocks|ALT_INV_Mux1~4_combout\,
	datac => \Update_Blocks|ALT_INV_Add5~17_sumout\,
	datad => \Update_Blocks|ALT_INV_block_index2[1]~1_combout\,
	dataf => \Update_Blocks|ALT_INV_Add12~0_combout\,
	combout => \Update_Blocks|points_per_block~0_combout\);

-- Location: LABCELL_X23_Y38_N27
\Update_Blocks|Add7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add7~2_combout\ = ( \Update_Blocks|Add7~0_combout\ & ( \Update_Blocks|Add0~9_sumout\ & ( (!\Update_Ball|ball_col_up_buffer~q\ & ((!\Update_Blocks|Add1~9_sumout\ $ (!\Update_Blocks|Add1~13_sumout\)))) # (\Update_Ball|ball_col_up_buffer~q\ & 
-- (!\Update_Blocks|Add0~13_sumout\)) ) ) ) # ( !\Update_Blocks|Add7~0_combout\ & ( \Update_Blocks|Add0~9_sumout\ & ( (!\Update_Ball|ball_col_up_buffer~q\ & ((!\Update_Blocks|Add1~13_sumout\))) # (\Update_Ball|ball_col_up_buffer~q\ & 
-- (!\Update_Blocks|Add0~13_sumout\)) ) ) ) # ( \Update_Blocks|Add7~0_combout\ & ( !\Update_Blocks|Add0~9_sumout\ & ( (!\Update_Ball|ball_col_up_buffer~q\ & ((!\Update_Blocks|Add1~9_sumout\ $ (!\Update_Blocks|Add1~13_sumout\)))) # 
-- (\Update_Ball|ball_col_up_buffer~q\ & (\Update_Blocks|Add0~13_sumout\)) ) ) ) # ( !\Update_Blocks|Add7~0_combout\ & ( !\Update_Blocks|Add0~9_sumout\ & ( (!\Update_Ball|ball_col_up_buffer~q\ & ((!\Update_Blocks|Add1~13_sumout\))) # 
-- (\Update_Ball|ball_col_up_buffer~q\ & (!\Update_Blocks|Add0~13_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111001000100000110111011000111101110010001000100111011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|ALT_INV_ball_col_up_buffer~q\,
	datab => \Update_Blocks|ALT_INV_Add0~13_sumout\,
	datac => \Update_Blocks|ALT_INV_Add1~9_sumout\,
	datad => \Update_Blocks|ALT_INV_Add1~13_sumout\,
	datae => \Update_Blocks|ALT_INV_Add7~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Add0~9_sumout\,
	combout => \Update_Blocks|Add7~2_combout\);

-- Location: LABCELL_X22_Y40_N45
\Update_Blocks|block_index2[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|block_index2[1]~3_combout\ = ( \Update_Blocks|Mux1~4_combout\ & ( (!\Update_Blocks|block_index2[1]~0_combout\ & (\Update_Blocks|Add7~2_combout\ & (\Update_Blocks|block_index2[1]~1_combout\ & !\Update_Blocks|Add5~17_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[1]~0_combout\,
	datab => \Update_Blocks|ALT_INV_Add7~2_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[1]~1_combout\,
	datad => \Update_Blocks|ALT_INV_Add5~17_sumout\,
	dataf => \Update_Blocks|ALT_INV_Mux1~4_combout\,
	combout => \Update_Blocks|block_index2[1]~3_combout\);

-- Location: MLABCELL_X21_Y40_N18
\Update_Blocks|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Equal1~0_combout\ = ( !\Update_Blocks|block_index2[5]~6_combout\ & ( !\Update_Blocks|block_index2[1]~3_combout\ & ( (!\Update_Blocks|block_index2[3]~4_combout\ & (!\Update_Blocks|points_per_block~1_combout\ & 
-- (!\Update_Blocks|block_index2[0]~2_combout\ & !\Update_Blocks|points_per_block~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datab => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	datad => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datae => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	combout => \Update_Blocks|Equal1~0_combout\);

-- Location: LABCELL_X9_Y38_N33
\Update_Blocks|Decoder3~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~30_combout\ = ( \Update_Blocks|block_index4[5]~5_combout\ & ( !\Update_Blocks|LessThan26~0_combout\ & ( (!\Update_Blocks|block_index4[1]~2_combout\ & (\Update_Blocks|block_index4[0]~1_combout\ & 
-- (!\Update_Blocks|block_index4[3]~3_combout\ & !\Update_Blocks|block_index4[4]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	datae => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	dataf => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	combout => \Update_Blocks|Decoder3~30_combout\);

-- Location: LABCELL_X13_Y39_N18
\Update_Blocks|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Equal2~0_combout\ = ( !\Update_Blocks|LessThan22~0_combout\ & ( !\Update_Blocks|block_index3[1]~2_combout\ & ( (!\Update_Blocks|block_index3[3]~3_combout\ & (!\Update_Blocks|block_index3[0]~1_combout\ & 
-- (!\Update_Blocks|block_index3[4]~4_combout\ & !\Update_Blocks|block_index3[5]~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datad => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	datae => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	combout => \Update_Blocks|Equal2~0_combout\);

-- Location: LABCELL_X11_Y40_N48
\Update_Blocks|Decoder1~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~18_combout\ = ( \Update_Blocks|block_index2[0]~2_combout\ & ( !\Update_Blocks|block_index2[1]~3_combout\ & ( (!\Update_Blocks|points_per_block~1_combout\ & (\Update_Blocks|block_index2[5]~6_combout\ & 
-- (\Update_Blocks|block_index2[3]~4_combout\ & \Update_Blocks|points_per_block~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datad => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datae => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	combout => \Update_Blocks|Decoder1~18_combout\);

-- Location: LABCELL_X9_Y38_N57
\Update_Blocks|Decoder3~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~18_combout\ = ( !\Update_Blocks|block_index4[1]~2_combout\ & ( \Update_Blocks|block_index4[0]~1_combout\ & ( (!\Update_Blocks|block_index4[4]~4_combout\ & (\Update_Blocks|block_index4[3]~3_combout\ & 
-- (\Update_Blocks|block_index4[5]~5_combout\ & \Update_Blocks|LessThan26~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	datad => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	datae => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	combout => \Update_Blocks|Decoder3~18_combout\);

-- Location: MLABCELL_X25_Y38_N42
\Update_Blocks|block_index1[5]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|block_index1[5]~0_combout\ = ( !\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(8) & ( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(5) & ( (!\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(9) & 
-- ((!\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(7)) # ((!\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(6) & !\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(4))))) ) ) ) # ( 
-- !\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(8) & ( !\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(5) & ( (!\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(9) & 
-- ((!\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(6) & ((\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(7)) # (\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(4)))) # 
-- (\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(6) & ((!\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(7)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111101000000000000000000000000011111000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(6),
	datab => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(4),
	datac => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(7),
	datad => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(9),
	datae => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(8),
	dataf => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(5),
	combout => \Update_Blocks|block_index1[5]~0_combout\);

-- Location: LABCELL_X23_Y38_N54
\Update_Blocks|block_index1[5]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|block_index1[5]~1_combout\ = ( \Update_Blocks|block_index1[5]~0_combout\ & ( \Update_Blocks|LessThan2~0_combout\ & ( (!\Update_Blocks|ball_col_next[8]~0_combout\ & (((\Update_Blocks|ball_col_next[9]~1_combout\) # 
-- (\Update_Blocks|ball_col_next[7]~4_combout\)) # (\Update_Blocks|ball_col_next[4]~2_combout\))) # (\Update_Blocks|ball_col_next[8]~0_combout\ & ((!\Update_Blocks|ball_col_next[9]~1_combout\) # ((!\Update_Blocks|ball_col_next[4]~2_combout\ & 
-- !\Update_Blocks|ball_col_next[7]~4_combout\)))) ) ) ) # ( \Update_Blocks|block_index1[5]~0_combout\ & ( !\Update_Blocks|LessThan2~0_combout\ & ( (!\Update_Blocks|ball_col_next[8]~0_combout\) # (!\Update_Blocks|ball_col_next[9]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000111111111111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_ball_col_next[4]~2_combout\,
	datab => \Update_Blocks|ALT_INV_ball_col_next[7]~4_combout\,
	datac => \Update_Blocks|ALT_INV_ball_col_next[8]~0_combout\,
	datad => \Update_Blocks|ALT_INV_ball_col_next[9]~1_combout\,
	datae => \Update_Blocks|ALT_INV_block_index1[5]~0_combout\,
	dataf => \Update_Blocks|ALT_INV_LessThan2~0_combout\,
	combout => \Update_Blocks|block_index1[5]~1_combout\);

-- Location: LABCELL_X10_Y37_N12
\Update_Blocks|Decoder3~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~22_combout\ = ( !\Update_Blocks|block_index4[4]~4_combout\ & ( !\Update_Blocks|LessThan26~0_combout\ & ( (\Update_Blocks|block_index4[5]~5_combout\ & (\Update_Blocks|block_index4[3]~3_combout\ & 
-- (!\Update_Blocks|block_index4[1]~2_combout\ & \Update_Blocks|block_index4[0]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datae => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	dataf => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	combout => \Update_Blocks|Decoder3~22_combout\);

-- Location: MLABCELL_X15_Y39_N36
\Update_Blocks|blocks_t~161\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~161_combout\ = ( !\Update_Blocks|LessThan22~0_combout\ & ( (\Update_Blocks|block_index3[3]~3_combout\ & (!\Update_Blocks|block_index3[1]~2_combout\ & \Update_Blocks|block_index3[0]~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datad => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	dataf => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	combout => \Update_Blocks|blocks_t~161_combout\);

-- Location: LABCELL_X24_Y38_N48
\Update_Blocks|Add6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add6~0_combout\ = ( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(5) & ( !\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(4) ) ) # ( !\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(5) & ( 
-- \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(4),
	dataf => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(5),
	combout => \Update_Blocks|Add6~0_combout\);

-- Location: LABCELL_X19_Y39_N54
\Update_Blocks|block_index1[2]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|block_index1[2]~6_combout\ = ( \Update_Blocks|Mux0~4_combout\ & ( (\Update_Blocks|block_index1[5]~1_combout\ & (!\Update_Blocks|Add6~0_combout\ $ (\Update_Blocks|Add7~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000000000110011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Blocks|ALT_INV_block_index1[5]~1_combout\,
	datac => \Update_Blocks|ALT_INV_Add6~0_combout\,
	datad => \Update_Blocks|ALT_INV_Add7~5_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux0~4_combout\,
	combout => \Update_Blocks|block_index1[2]~6_combout\);

-- Location: MLABCELL_X25_Y38_N48
\Update_Blocks|Add6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add6~1_combout\ = ( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(5) & ( !\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(6) ) ) # ( !\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(5) & ( 
-- !\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(4) $ (!\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(4),
	datad => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(6),
	dataf => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(5),
	combout => \Update_Blocks|Add6~1_combout\);

-- Location: LABCELL_X24_Y38_N54
\Update_Blocks|Add6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add6~2_combout\ = ( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(5) & ( !\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(7) ) ) # ( !\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(5) & ( 
-- !\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(7) $ (((!\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(4) & !\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111111000000001111111100000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(4),
	datac => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(6),
	datad => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(7),
	dataf => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(5),
	combout => \Update_Blocks|Add6~2_combout\);

-- Location: LABCELL_X24_Y38_N30
\Update_Blocks|Add9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add9~1_combout\ = ( \Update_Blocks|ball_col_next[9]~1_combout\ & ( \Update_Blocks|Add7~1_combout\ & ( !\Update_Blocks|Add6~2_combout\ $ (((!\Update_Blocks|Add6~0_combout\ & (!\Update_Blocks|Add6~1_combout\)) # 
-- (\Update_Blocks|Add6~0_combout\ & ((\Update_Blocks|ball_col_next[8]~0_combout\) # (\Update_Blocks|Add6~1_combout\))))) ) ) ) # ( !\Update_Blocks|ball_col_next[9]~1_combout\ & ( \Update_Blocks|Add7~1_combout\ & ( !\Update_Blocks|Add6~2_combout\ $ 
-- (((!\Update_Blocks|Add6~0_combout\ & ((\Update_Blocks|ball_col_next[8]~0_combout\))) # (\Update_Blocks|Add6~0_combout\ & ((!\Update_Blocks|ball_col_next[8]~0_combout\) # (\Update_Blocks|Add6~1_combout\))))) ) ) ) # ( 
-- \Update_Blocks|ball_col_next[9]~1_combout\ & ( !\Update_Blocks|Add7~1_combout\ & ( !\Update_Blocks|Add6~2_combout\ $ ((((!\Update_Blocks|Add6~1_combout\ & !\Update_Blocks|ball_col_next[8]~0_combout\)) # (\Update_Blocks|Add6~0_combout\))) ) ) ) # ( 
-- !\Update_Blocks|ball_col_next[9]~1_combout\ & ( !\Update_Blocks|Add7~1_combout\ & ( !\Update_Blocks|Add6~2_combout\ $ (((!\Update_Blocks|Add6~0_combout\ & ((!\Update_Blocks|Add6~1_combout\) # (!\Update_Blocks|ball_col_next[8]~0_combout\))) # 
-- (\Update_Blocks|Add6~0_combout\ & (\Update_Blocks|Add6~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100101101101001001011011010010110100101010010110110100100101101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add6~0_combout\,
	datab => \Update_Blocks|ALT_INV_Add6~1_combout\,
	datac => \Update_Blocks|ALT_INV_Add6~2_combout\,
	datad => \Update_Blocks|ALT_INV_ball_col_next[8]~0_combout\,
	datae => \Update_Blocks|ALT_INV_ball_col_next[9]~1_combout\,
	dataf => \Update_Blocks|ALT_INV_Add7~1_combout\,
	combout => \Update_Blocks|Add9~1_combout\);

-- Location: MLABCELL_X21_Y39_N45
\Update_Blocks|block_index1[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|block_index1[4]~2_combout\ = ( \Update_Blocks|Add9~1_combout\ & ( (!\Update_Blocks|block_index1[5]~1_combout\) # (!\Update_Blocks|Mux0~4_combout\) ) ) # ( !\Update_Blocks|Add9~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_block_index1[5]~1_combout\,
	datad => \Update_Blocks|ALT_INV_Mux0~4_combout\,
	dataf => \Update_Blocks|ALT_INV_Add9~1_combout\,
	combout => \Update_Blocks|block_index1[4]~2_combout\);

-- Location: LABCELL_X11_Y40_N51
\Update_Blocks|Decoder1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~17_combout\ = ( \Update_Blocks|block_index2[1]~3_combout\ & ( !\Update_Blocks|block_index2[0]~2_combout\ & ( (!\Update_Blocks|points_per_block~1_combout\ & (\Update_Blocks|block_index2[5]~6_combout\ & 
-- (\Update_Blocks|points_per_block~0_combout\ & \Update_Blocks|block_index2[3]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	datac => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datad => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datae => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	combout => \Update_Blocks|Decoder1~17_combout\);

-- Location: LABCELL_X10_Y40_N12
\Update_Blocks|blocks_t~183\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~183_combout\ = ( !\Update_Blocks|Equal1~0_combout\ & ( \Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Decoder1~17_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Decoder1~17_combout\,
	datae => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	combout => \Update_Blocks|blocks_t~183_combout\);

-- Location: LABCELL_X24_Y38_N51
\Update_Blocks|Add9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add9~2_combout\ = ( \Update_Blocks|ball_col_next[7]~4_combout\ & ( !\Update_Blocks|Add6~0_combout\ $ (\Update_Blocks|ball_col_next[8]~0_combout\) ) ) # ( !\Update_Blocks|ball_col_next[7]~4_combout\ & ( !\Update_Blocks|Add6~0_combout\ $ 
-- (!\Update_Blocks|ball_col_next[8]~0_combout\ $ (((!\Update_Blocks|Add7~0_combout\) # (\Update_Blocks|ball_col_next[6]~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100101101001100110010110100110011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add6~0_combout\,
	datab => \Update_Blocks|ALT_INV_ball_col_next[8]~0_combout\,
	datac => \Update_Blocks|ALT_INV_ball_col_next[6]~3_combout\,
	datad => \Update_Blocks|ALT_INV_Add7~0_combout\,
	dataf => \Update_Blocks|ALT_INV_ball_col_next[7]~4_combout\,
	combout => \Update_Blocks|Add9~2_combout\);

-- Location: LABCELL_X18_Y38_N48
\Update_Blocks|Decoder0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~2_combout\ = ( \Update_Blocks|Add7~2_combout\ & ( \Update_Blocks|Mux0~4_combout\ & ( (!\Update_Blocks|Add9~2_combout\ & (\Update_Blocks|block_index1[5]~1_combout\ & !\Update_Blocks|Add7~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add9~2_combout\,
	datab => \Update_Blocks|ALT_INV_block_index1[5]~1_combout\,
	datac => \Update_Blocks|ALT_INV_Add7~3_combout\,
	datae => \Update_Blocks|ALT_INV_Add7~2_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux0~4_combout\,
	combout => \Update_Blocks|Decoder0~2_combout\);

-- Location: MLABCELL_X21_Y39_N6
\Update_Blocks|block_index1[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|block_index1[3]~3_combout\ = ( \Update_Blocks|Mux0~4_combout\ & ( \Update_Blocks|Add7~5_combout\ & ( (!\Update_Blocks|block_index1[5]~1_combout\) # (!\Update_Blocks|Add7~6_combout\ $ (!\Update_Blocks|Add6~1_combout\ $ 
-- (!\Update_Blocks|Add6~0_combout\))) ) ) ) # ( !\Update_Blocks|Mux0~4_combout\ & ( \Update_Blocks|Add7~5_combout\ ) ) # ( \Update_Blocks|Mux0~4_combout\ & ( !\Update_Blocks|Add7~5_combout\ & ( (!\Update_Blocks|block_index1[5]~1_combout\) # 
-- (!\Update_Blocks|Add7~6_combout\ $ (!\Update_Blocks|Add6~1_combout\)) ) ) ) # ( !\Update_Blocks|Mux0~4_combout\ & ( !\Update_Blocks|Add7~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111110111101101111011111111111111111110110111011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add7~6_combout\,
	datab => \Update_Blocks|ALT_INV_block_index1[5]~1_combout\,
	datac => \Update_Blocks|ALT_INV_Add6~1_combout\,
	datad => \Update_Blocks|ALT_INV_Add6~0_combout\,
	datae => \Update_Blocks|ALT_INV_Mux0~4_combout\,
	dataf => \Update_Blocks|ALT_INV_Add7~5_combout\,
	combout => \Update_Blocks|block_index1[3]~3_combout\);

-- Location: MLABCELL_X15_Y40_N51
\Update_Blocks|Decoder0~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~32_combout\ = ( \Update_Blocks|score_accumulator~0_combout\ & ( (\Update_Blocks|block_index1[4]~2_combout\ & (\Update_Blocks|Decoder0~2_combout\ & (\Update_Blocks|Mux4~19_combout\ & !\Update_Blocks|block_index1[3]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	datab => \Update_Blocks|ALT_INV_Decoder0~2_combout\,
	datac => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	datad => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	dataf => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	combout => \Update_Blocks|Decoder0~32_combout\);

-- Location: LABCELL_X10_Y41_N42
\Update_Blocks|blocks_t~182\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~182_combout\ = ( !\Update_Blocks|block_index3[0]~1_combout\ & ( \Update_Blocks|block_index3[5]~5_combout\ & ( (\Update_Blocks|block_index3[3]~3_combout\ & (!\Update_Blocks|block_index3[4]~4_combout\ & 
-- (\Update_Blocks|block_index3[1]~2_combout\ & \Update_Blocks|LessThan22~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datad => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	datae => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	combout => \Update_Blocks|blocks_t~182_combout\);

-- Location: LABCELL_X10_Y39_N48
\Update_Blocks|blocks_t~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~105_combout\ = ( \Update_Blocks|Mux6~9_combout\ & ( !\Update_Blocks|blocks_buffer\(17) & ( (!\Update_Blocks|blocks_t~183_combout\ & (!\Update_Blocks|Decoder0~32_combout\ & ((!\Update_Blocks|blocks_t~182_combout\) # 
-- (\Update_Blocks|Equal2~0_combout\)))) ) ) ) # ( !\Update_Blocks|Mux6~9_combout\ & ( !\Update_Blocks|blocks_buffer\(17) & ( (!\Update_Blocks|blocks_t~183_combout\ & !\Update_Blocks|Decoder0~32_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_t~183_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder0~32_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~182_combout\,
	datae => \Update_Blocks|ALT_INV_Mux6~9_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(17),
	combout => \Update_Blocks|blocks_t~105_combout\);

-- Location: LABCELL_X9_Y38_N54
\Update_Blocks|Decoder3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~17_combout\ = ( !\Update_Blocks|block_index4[0]~1_combout\ & ( \Update_Blocks|block_index4[1]~2_combout\ & ( (!\Update_Blocks|block_index4[4]~4_combout\ & (\Update_Blocks|block_index4[3]~3_combout\ & 
-- (\Update_Blocks|LessThan26~0_combout\ & \Update_Blocks|block_index4[5]~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	datae => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	combout => \Update_Blocks|Decoder3~17_combout\);

-- Location: LABCELL_X10_Y39_N24
\Update_Blocks|blocks_buffer~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~17_combout\ = ( \Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & ((!\Update_Blocks|blocks_t~105_combout\) # ((!\Update_Blocks|Update_Blocks~1_combout\ & \Update_Blocks|Decoder3~17_combout\)))) ) ) # ( 
-- !\Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & !\Update_Blocks|blocks_t~105_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000110000001100100011000000110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datab => \ALT_INV_rst_blocks~0_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~105_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder3~17_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	combout => \Update_Blocks|blocks_buffer~17_combout\);

-- Location: FF_X10_Y39_N26
\Update_Blocks|blocks_buffer[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~17_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(17));

-- Location: MLABCELL_X8_Y39_N9
\Update_Blocks|Decoder3~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~16_combout\ = ( \Update_Blocks|block_index4[5]~5_combout\ & ( !\Update_Blocks|block_index4[4]~4_combout\ & ( (\Update_Blocks|block_index4[1]~2_combout\ & (\Update_Blocks|block_index4[3]~3_combout\ & 
-- (\Update_Blocks|LessThan26~0_combout\ & \Update_Blocks|block_index4[0]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datae => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	combout => \Update_Blocks|Decoder3~16_combout\);

-- Location: LABCELL_X10_Y41_N48
\Update_Blocks|blocks_t~180\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~180_combout\ = ( \Update_Blocks|block_index3[0]~1_combout\ & ( \Update_Blocks|block_index3[5]~5_combout\ & ( (\Update_Blocks|block_index3[3]~3_combout\ & (!\Update_Blocks|block_index3[4]~4_combout\ & 
-- (\Update_Blocks|block_index3[1]~2_combout\ & \Update_Blocks|LessThan22~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datad => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	datae => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	combout => \Update_Blocks|blocks_t~180_combout\);

-- Location: LABCELL_X19_Y38_N24
\Update_Blocks|Decoder0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~10_combout\ = ( \Update_Blocks|block_index1[5]~1_combout\ & ( \Update_Blocks|Mux0~4_combout\ & ( (!\Update_Blocks|Add9~1_combout\ & (!\Update_Blocks|Add9~2_combout\ & (\Update_Blocks|Add7~2_combout\ & 
-- \Update_Blocks|Add7~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add9~1_combout\,
	datab => \Update_Blocks|ALT_INV_Add9~2_combout\,
	datac => \Update_Blocks|ALT_INV_Add7~2_combout\,
	datad => \Update_Blocks|ALT_INV_Add7~3_combout\,
	datae => \Update_Blocks|ALT_INV_block_index1[5]~1_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux0~4_combout\,
	combout => \Update_Blocks|Decoder0~10_combout\);

-- Location: LABCELL_X11_Y40_N45
\Update_Blocks|Decoder0~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~31_combout\ = ( \Update_Blocks|Decoder0~10_combout\ & ( (\Update_Blocks|score_accumulator~0_combout\ & (!\Update_Blocks|block_index1[3]~3_combout\ & \Update_Blocks|Mux4~19_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datac => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	datad => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder0~10_combout\,
	combout => \Update_Blocks|Decoder0~31_combout\);

-- Location: LABCELL_X11_Y40_N12
\Update_Blocks|Decoder1~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~16_combout\ = ( \Update_Blocks|block_index2[1]~3_combout\ & ( !\Update_Blocks|points_per_block~1_combout\ & ( (\Update_Blocks|block_index2[0]~2_combout\ & (\Update_Blocks|block_index2[5]~6_combout\ & 
-- (\Update_Blocks|block_index2[3]~4_combout\ & \Update_Blocks|points_per_block~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datad => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datae => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	dataf => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	combout => \Update_Blocks|Decoder1~16_combout\);

-- Location: LABCELL_X11_Y40_N33
\Update_Blocks|blocks_t~181\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~181_combout\ = ( \Update_Blocks|Decoder1~16_combout\ & ( (!\Update_Blocks|Equal1~0_combout\ & \Update_Blocks|Mux5~19_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datad => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder1~16_combout\,
	combout => \Update_Blocks|blocks_t~181_combout\);

-- Location: LABCELL_X11_Y40_N6
\Update_Blocks|blocks_t~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~104_combout\ = ( \Update_Blocks|Mux6~9_combout\ & ( !\Update_Blocks|blocks_t~181_combout\ & ( (!\Update_Blocks|blocks_buffer\(16) & (!\Update_Blocks|Decoder0~31_combout\ & ((!\Update_Blocks|blocks_t~180_combout\) # 
-- (\Update_Blocks|Equal2~0_combout\)))) ) ) ) # ( !\Update_Blocks|Mux6~9_combout\ & ( !\Update_Blocks|blocks_t~181_combout\ & ( (!\Update_Blocks|blocks_buffer\(16) & !\Update_Blocks|Decoder0~31_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000100010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(16),
	datab => \Update_Blocks|ALT_INV_blocks_t~180_combout\,
	datac => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~31_combout\,
	datae => \Update_Blocks|ALT_INV_Mux6~9_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~181_combout\,
	combout => \Update_Blocks|blocks_t~104_combout\);

-- Location: LABCELL_X9_Y39_N3
\Update_Blocks|blocks_buffer~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~16_combout\ = ( \Update_Blocks|blocks_t~104_combout\ & ( \Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & (\Update_Blocks|Decoder3~16_combout\ & !\Update_Blocks|Update_Blocks~1_combout\)) ) ) ) # ( 
-- !\Update_Blocks|blocks_t~104_combout\ & ( \Update_Blocks|Mux7~19_combout\ & ( \rst_blocks~0_combout\ ) ) ) # ( !\Update_Blocks|blocks_t~104_combout\ & ( !\Update_Blocks|Mux7~19_combout\ & ( \rst_blocks~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010101010101010001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_blocks~0_combout\,
	datab => \Update_Blocks|ALT_INV_Decoder3~16_combout\,
	datac => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~104_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	combout => \Update_Blocks|blocks_buffer~16_combout\);

-- Location: FF_X9_Y39_N5
\Update_Blocks|blocks_buffer[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~16_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(16));

-- Location: LABCELL_X19_Y38_N48
\Update_Blocks|Decoder0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~11_combout\ = ( \Update_Blocks|block_index1[5]~1_combout\ & ( \Update_Blocks|Mux0~4_combout\ & ( (!\Update_Blocks|Add9~1_combout\ & (!\Update_Blocks|Add9~2_combout\ & (!\Update_Blocks|Add7~2_combout\ & 
-- !\Update_Blocks|Add7~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add9~1_combout\,
	datab => \Update_Blocks|ALT_INV_Add9~2_combout\,
	datac => \Update_Blocks|ALT_INV_Add7~2_combout\,
	datad => \Update_Blocks|ALT_INV_Add7~3_combout\,
	datae => \Update_Blocks|ALT_INV_block_index1[5]~1_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux0~4_combout\,
	combout => \Update_Blocks|Decoder0~11_combout\);

-- Location: LABCELL_X11_Y38_N30
\Update_Blocks|Decoder0~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~34_combout\ = ( \Update_Blocks|Mux4~19_combout\ & ( !\Update_Blocks|block_index1[3]~3_combout\ & ( (\Update_Blocks|score_accumulator~0_combout\ & \Update_Blocks|Decoder0~11_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010001000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datab => \Update_Blocks|ALT_INV_Decoder0~11_combout\,
	datae => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	combout => \Update_Blocks|Decoder0~34_combout\);

-- Location: LABCELL_X19_Y41_N24
\Update_Blocks|Decoder1~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~19_combout\ = ( !\Update_Blocks|block_index2[0]~2_combout\ & ( \Update_Blocks|block_index2[3]~4_combout\ & ( (\Update_Blocks|points_per_block~0_combout\ & (\Update_Blocks|block_index2[5]~6_combout\ & 
-- (!\Update_Blocks|block_index2[1]~3_combout\ & !\Update_Blocks|points_per_block~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datad => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	datae => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	combout => \Update_Blocks|Decoder1~19_combout\);

-- Location: LABCELL_X19_Y41_N6
\Update_Blocks|blocks_t~187\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~187_combout\ = (!\Update_Blocks|Equal1~0_combout\ & (\Update_Blocks|Decoder1~19_combout\ & \Update_Blocks|Mux5~19_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder1~19_combout\,
	datad => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	combout => \Update_Blocks|blocks_t~187_combout\);

-- Location: LABCELL_X10_Y41_N6
\Update_Blocks|blocks_t~186\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~186_combout\ = ( !\Update_Blocks|block_index3[0]~1_combout\ & ( \Update_Blocks|block_index3[5]~5_combout\ & ( (\Update_Blocks|block_index3[3]~3_combout\ & (!\Update_Blocks|block_index3[4]~4_combout\ & 
-- (!\Update_Blocks|block_index3[1]~2_combout\ & \Update_Blocks|LessThan22~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datad => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	datae => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	combout => \Update_Blocks|blocks_t~186_combout\);

-- Location: LABCELL_X12_Y40_N0
\Update_Blocks|blocks_t~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~107_combout\ = ( \Update_Blocks|blocks_t~186_combout\ & ( \Update_Blocks|Mux6~9_combout\ & ( (\Update_Blocks|Equal2~0_combout\ & (!\Update_Blocks|Decoder0~34_combout\ & (!\Update_Blocks|blocks_t~187_combout\ & 
-- !\Update_Blocks|blocks_buffer\(19)))) ) ) ) # ( !\Update_Blocks|blocks_t~186_combout\ & ( \Update_Blocks|Mux6~9_combout\ & ( (!\Update_Blocks|Decoder0~34_combout\ & (!\Update_Blocks|blocks_t~187_combout\ & !\Update_Blocks|blocks_buffer\(19))) ) ) ) # ( 
-- \Update_Blocks|blocks_t~186_combout\ & ( !\Update_Blocks|Mux6~9_combout\ & ( (!\Update_Blocks|Decoder0~34_combout\ & (!\Update_Blocks|blocks_t~187_combout\ & !\Update_Blocks|blocks_buffer\(19))) ) ) ) # ( !\Update_Blocks|blocks_t~186_combout\ & ( 
-- !\Update_Blocks|Mux6~9_combout\ & ( (!\Update_Blocks|Decoder0~34_combout\ & (!\Update_Blocks|blocks_t~187_combout\ & !\Update_Blocks|blocks_buffer\(19))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000011000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datab => \Update_Blocks|ALT_INV_Decoder0~34_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~187_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(19),
	datae => \Update_Blocks|ALT_INV_blocks_t~186_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux6~9_combout\,
	combout => \Update_Blocks|blocks_t~107_combout\);

-- Location: LABCELL_X9_Y38_N12
\Update_Blocks|Decoder3~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~19_combout\ = ( !\Update_Blocks|block_index4[1]~2_combout\ & ( \Update_Blocks|LessThan26~0_combout\ & ( (!\Update_Blocks|block_index4[4]~4_combout\ & (\Update_Blocks|block_index4[3]~3_combout\ & 
-- (\Update_Blocks|block_index4[5]~5_combout\ & !\Update_Blocks|block_index4[0]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datae => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	combout => \Update_Blocks|Decoder3~19_combout\);

-- Location: LABCELL_X12_Y39_N42
\Update_Blocks|blocks_buffer~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~19_combout\ = ( \Update_Blocks|Decoder3~19_combout\ & ( (\rst_blocks~0_combout\ & ((!\Update_Blocks|blocks_t~107_combout\) # ((\Update_Blocks|Mux7~19_combout\ & !\Update_Blocks|Update_Blocks~1_combout\)))) ) ) # ( 
-- !\Update_Blocks|Decoder3~19_combout\ & ( (!\Update_Blocks|blocks_t~107_combout\ & \rst_blocks~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111101000000000011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	datab => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~107_combout\,
	datad => \ALT_INV_rst_blocks~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder3~19_combout\,
	combout => \Update_Blocks|blocks_buffer~19_combout\);

-- Location: FF_X12_Y39_N44
\Update_Blocks|blocks_buffer[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~19_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(19));

-- Location: LABCELL_X22_Y39_N42
\Update_Blocks|block_index1[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|block_index1[0]~4_combout\ = ( \Update_Blocks|block_index1[5]~1_combout\ & ( \Update_Blocks|Mux0~4_combout\ & ( !\Update_Blocks|Add7~0_combout\ $ (((!\Update_Ball|ball_col_up_buffer~q\ & ((\Update_Blocks|Add1~9_sumout\))) # 
-- (\Update_Ball|ball_col_up_buffer~q\ & (\Update_Blocks|Add0~9_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010100101011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add7~0_combout\,
	datab => \Update_Blocks|ALT_INV_Add0~9_sumout\,
	datac => \Update_Ball|ALT_INV_ball_col_up_buffer~q\,
	datad => \Update_Blocks|ALT_INV_Add1~9_sumout\,
	datae => \Update_Blocks|ALT_INV_block_index1[5]~1_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux0~4_combout\,
	combout => \Update_Blocks|block_index1[0]~4_combout\);

-- Location: LABCELL_X22_Y37_N42
\Update_Blocks|Add7~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add7~4_combout\ = ( !\Update_Blocks|ball_col_next[4]~2_combout\ & ( \Update_Blocks|Add0~5_sumout\ & ( (!\Update_Blocks|Add1~5_sumout\ & (!\Update_Blocks|Add1~9_sumout\ & !\Update_Ball|ball_col_up_buffer~q\)) ) ) ) # ( 
-- !\Update_Blocks|ball_col_next[4]~2_combout\ & ( !\Update_Blocks|Add0~5_sumout\ & ( (!\Update_Ball|ball_col_up_buffer~q\ & (!\Update_Blocks|Add1~5_sumout\ & (!\Update_Blocks|Add1~9_sumout\))) # (\Update_Ball|ball_col_up_buffer~q\ & 
-- (((!\Update_Blocks|Add0~9_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100011110000000000000000000010001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add1~5_sumout\,
	datab => \Update_Blocks|ALT_INV_Add1~9_sumout\,
	datac => \Update_Blocks|ALT_INV_Add0~9_sumout\,
	datad => \Update_Ball|ALT_INV_ball_col_up_buffer~q\,
	datae => \Update_Blocks|ALT_INV_ball_col_next[4]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_Add0~5_sumout\,
	combout => \Update_Blocks|Add7~4_combout\);

-- Location: LABCELL_X23_Y39_N30
\Update_Blocks|block_index1[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|block_index1[1]~5_combout\ = ( \Update_Blocks|Add7~4_combout\ & ( \Update_Blocks|Mux0~4_combout\ & ( (\Update_Blocks|block_index1[5]~1_combout\ & ((!\Update_Ball|ball_col_up_buffer~q\ & (\Update_Blocks|Add1~13_sumout\)) # 
-- (\Update_Ball|ball_col_up_buffer~q\ & ((\Update_Blocks|Add0~13_sumout\))))) ) ) ) # ( !\Update_Blocks|Add7~4_combout\ & ( \Update_Blocks|Mux0~4_combout\ & ( (\Update_Blocks|block_index1[5]~1_combout\ & ((!\Update_Ball|ball_col_up_buffer~q\ & 
-- (!\Update_Blocks|Add1~13_sumout\)) # (\Update_Ball|ball_col_up_buffer~q\ & ((!\Update_Blocks|Add0~13_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010001010000000000010000010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index1[5]~1_combout\,
	datab => \Update_Ball|ALT_INV_ball_col_up_buffer~q\,
	datac => \Update_Blocks|ALT_INV_Add1~13_sumout\,
	datad => \Update_Blocks|ALT_INV_Add0~13_sumout\,
	datae => \Update_Blocks|ALT_INV_Add7~4_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux0~4_combout\,
	combout => \Update_Blocks|block_index1[1]~5_combout\);

-- Location: LABCELL_X22_Y39_N48
\Update_Blocks|Mux4~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux4~10_combout\ = ( \Update_Blocks|block_index1[0]~4_combout\ & ( \Update_Blocks|block_index1[1]~5_combout\ & ( !\Update_Blocks|blocks_buffer\(16) ) ) ) # ( !\Update_Blocks|block_index1[0]~4_combout\ & ( 
-- \Update_Blocks|block_index1[1]~5_combout\ & ( !\Update_Blocks|blocks_buffer\(17) ) ) ) # ( \Update_Blocks|block_index1[0]~4_combout\ & ( !\Update_Blocks|block_index1[1]~5_combout\ & ( !\Update_Blocks|blocks_buffer\(18) ) ) ) # ( 
-- !\Update_Blocks|block_index1[0]~4_combout\ & ( !\Update_Blocks|block_index1[1]~5_combout\ & ( !\Update_Blocks|blocks_buffer\(19) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000101010101010101011001100110011001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(18),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(17),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(16),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(19),
	datae => \Update_Blocks|ALT_INV_block_index1[0]~4_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index1[1]~5_combout\,
	combout => \Update_Blocks|Mux4~10_combout\);

-- Location: LABCELL_X10_Y38_N18
\Update_Blocks|Decoder3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~25_combout\ = ( !\Update_Blocks|block_index4[0]~1_combout\ & ( \Update_Blocks|block_index4[1]~2_combout\ & ( (!\Update_Blocks|block_index4[4]~4_combout\ & (\Update_Blocks|block_index4[5]~5_combout\ & 
-- (!\Update_Blocks|block_index4[3]~3_combout\ & \Update_Blocks|LessThan26~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datad => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	datae => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	combout => \Update_Blocks|Decoder3~25_combout\);

-- Location: MLABCELL_X15_Y40_N57
\Update_Blocks|Decoder1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~25_combout\ = ( !\Update_Blocks|block_index2[3]~4_combout\ & ( \Update_Blocks|points_per_block~0_combout\ & ( (\Update_Blocks|block_index2[5]~6_combout\ & (\Update_Blocks|block_index2[1]~3_combout\ & 
-- (!\Update_Blocks|points_per_block~1_combout\ & !\Update_Blocks|block_index2[0]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datac => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	datad => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	datae => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	dataf => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	combout => \Update_Blocks|Decoder1~25_combout\);

-- Location: LABCELL_X13_Y37_N33
\Update_Blocks|blocks_t~197\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~197_combout\ = ( \Update_Blocks|Decoder1~25_combout\ & ( !\Update_Blocks|Equal1~0_combout\ & ( \Update_Blocks|Mux5~19_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	datae => \Update_Blocks|ALT_INV_Decoder1~25_combout\,
	dataf => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	combout => \Update_Blocks|blocks_t~197_combout\);

-- Location: LABCELL_X16_Y37_N51
\Update_Blocks|blocks_t~196\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~196_combout\ = ( \Update_Blocks|LessThan22~0_combout\ & ( \Update_Blocks|block_index3[1]~2_combout\ & ( (!\Update_Blocks|block_index3[0]~1_combout\ & (!\Update_Blocks|block_index3[4]~4_combout\ & 
-- (!\Update_Blocks|block_index3[3]~3_combout\ & \Update_Blocks|block_index3[5]~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	datad => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	datae => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	combout => \Update_Blocks|blocks_t~196_combout\);

-- Location: LABCELL_X18_Y39_N45
\Update_Blocks|Decoder0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~13_combout\ = ( !\Update_Blocks|Add7~3_combout\ & ( (\Update_Blocks|block_index1[5]~1_combout\ & (!\Update_Blocks|Add9~1_combout\ & (\Update_Blocks|Mux0~4_combout\ & \Update_Blocks|Add7~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index1[5]~1_combout\,
	datab => \Update_Blocks|ALT_INV_Add9~1_combout\,
	datac => \Update_Blocks|ALT_INV_Mux0~4_combout\,
	datad => \Update_Blocks|ALT_INV_Add7~2_combout\,
	dataf => \Update_Blocks|ALT_INV_Add7~3_combout\,
	combout => \Update_Blocks|Decoder0~13_combout\);

-- Location: LABCELL_X22_Y37_N48
\Update_Blocks|Add9~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add9~3_combout\ = ( \Update_Blocks|ball_col_next[8]~0_combout\ & ( \Update_Blocks|Add7~4_combout\ & ( !\Update_Blocks|Add6~1_combout\ $ (!\Update_Blocks|ball_col_next[9]~1_combout\ $ (((\Update_Blocks|ball_col_next[7]~4_combout\) # 
-- (\Update_Blocks|Add6~0_combout\)))) ) ) ) # ( !\Update_Blocks|ball_col_next[8]~0_combout\ & ( \Update_Blocks|Add7~4_combout\ & ( !\Update_Blocks|Add6~1_combout\ $ (!\Update_Blocks|ball_col_next[9]~1_combout\ $ (((\Update_Blocks|Add6~0_combout\ & 
-- \Update_Blocks|ball_col_next[7]~4_combout\)))) ) ) ) # ( \Update_Blocks|ball_col_next[8]~0_combout\ & ( !\Update_Blocks|Add7~4_combout\ & ( !\Update_Blocks|Add6~1_combout\ $ (\Update_Blocks|ball_col_next[9]~1_combout\) ) ) ) # ( 
-- !\Update_Blocks|ball_col_next[8]~0_combout\ & ( !\Update_Blocks|Add7~4_combout\ & ( !\Update_Blocks|Add6~1_combout\ $ (!\Update_Blocks|Add6~0_combout\ $ (\Update_Blocks|ball_col_next[9]~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101101001101001011010010101011010011010010110100110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add6~1_combout\,
	datab => \Update_Blocks|ALT_INV_Add6~0_combout\,
	datac => \Update_Blocks|ALT_INV_ball_col_next[9]~1_combout\,
	datad => \Update_Blocks|ALT_INV_ball_col_next[7]~4_combout\,
	datae => \Update_Blocks|ALT_INV_ball_col_next[8]~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Add7~4_combout\,
	combout => \Update_Blocks|Add9~3_combout\);

-- Location: LABCELL_X24_Y39_N15
\Update_Blocks|Decoder0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~9_combout\ = ( \Update_Blocks|Add9~3_combout\ & ( (!\Update_Blocks|Add9~2_combout\ & (\Update_Blocks|block_index1[5]~1_combout\ & \Update_Blocks|Mux0~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Blocks|ALT_INV_Add9~2_combout\,
	datac => \Update_Blocks|ALT_INV_block_index1[5]~1_combout\,
	datad => \Update_Blocks|ALT_INV_Mux0~4_combout\,
	dataf => \Update_Blocks|ALT_INV_Add9~3_combout\,
	combout => \Update_Blocks|Decoder0~9_combout\);

-- Location: MLABCELL_X15_Y40_N33
\Update_Blocks|Decoder0~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~38_combout\ = ( \Update_Blocks|Decoder0~9_combout\ & ( (\Update_Blocks|score_accumulator~0_combout\ & (\Update_Blocks|Mux4~19_combout\ & \Update_Blocks|Decoder0~13_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datab => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~13_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder0~9_combout\,
	combout => \Update_Blocks|Decoder0~38_combout\);

-- Location: LABCELL_X13_Y39_N6
\Update_Blocks|blocks_t~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~113_combout\ = ( !\Update_Blocks|Decoder0~38_combout\ & ( !\Update_Blocks|blocks_buffer\(25) & ( (!\Update_Blocks|blocks_t~197_combout\ & (((!\Update_Blocks|blocks_t~196_combout\) # (!\Update_Blocks|Mux6~9_combout\)) # 
-- (\Update_Blocks|Equal2~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011000100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_t~197_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~196_combout\,
	datad => \Update_Blocks|ALT_INV_Mux6~9_combout\,
	datae => \Update_Blocks|ALT_INV_Decoder0~38_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(25),
	combout => \Update_Blocks|blocks_t~113_combout\);

-- Location: LABCELL_X13_Y39_N30
\Update_Blocks|blocks_buffer~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~25_combout\ = ( \Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & ((!\Update_Blocks|blocks_t~113_combout\) # ((\Update_Blocks|Decoder3~25_combout\ & !\Update_Blocks|Update_Blocks~1_combout\)))) ) ) # ( 
-- !\Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & !\Update_Blocks|blocks_t~113_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000110001001100000011000100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder3~25_combout\,
	datab => \ALT_INV_rst_blocks~0_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~113_combout\,
	datad => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	combout => \Update_Blocks|blocks_buffer~25_combout\);

-- Location: FF_X13_Y39_N32
\Update_Blocks|blocks_buffer[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~25_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(25));

-- Location: MLABCELL_X8_Y39_N51
\Update_Blocks|Decoder3~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~27_combout\ = ( !\Update_Blocks|block_index4[3]~3_combout\ & ( \Update_Blocks|LessThan26~0_combout\ & ( (!\Update_Blocks|block_index4[0]~1_combout\ & (\Update_Blocks|block_index4[5]~5_combout\ & 
-- (!\Update_Blocks|block_index4[4]~4_combout\ & !\Update_Blocks|block_index4[1]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datae => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	dataf => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	combout => \Update_Blocks|Decoder3~27_combout\);

-- Location: LABCELL_X22_Y40_N0
\Update_Blocks|Decoder0~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~27_combout\ = ( \Update_Blocks|Mux4~19_combout\ & ( (\Update_Blocks|Decoder0~9_combout\ & \Update_Blocks|score_accumulator~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Decoder0~9_combout\,
	datad => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	combout => \Update_Blocks|Decoder0~27_combout\);

-- Location: LABCELL_X18_Y39_N12
\Update_Blocks|Decoder0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~15_combout\ = ( \Update_Blocks|Mux0~4_combout\ & ( (!\Update_Blocks|block_index1[5]~1_combout\) # ((!\Update_Blocks|Add7~3_combout\ & (!\Update_Blocks|Add9~1_combout\ & !\Update_Blocks|Add7~2_combout\))) ) ) # ( 
-- !\Update_Blocks|Mux0~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111000111100001111100011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add7~3_combout\,
	datab => \Update_Blocks|ALT_INV_Add9~1_combout\,
	datac => \Update_Blocks|ALT_INV_block_index1[5]~1_combout\,
	datad => \Update_Blocks|ALT_INV_Add7~2_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux0~4_combout\,
	combout => \Update_Blocks|Decoder0~15_combout\);

-- Location: LABCELL_X24_Y40_N36
\Update_Blocks|Decoder1~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~27_combout\ = ( !\Update_Blocks|block_index2[0]~2_combout\ & ( \Update_Blocks|points_per_block~0_combout\ & ( (!\Update_Blocks|points_per_block~1_combout\ & (!\Update_Blocks|block_index2[1]~3_combout\ & 
-- (!\Update_Blocks|block_index2[3]~4_combout\ & \Update_Blocks|block_index2[5]~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datad => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	datae => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	combout => \Update_Blocks|Decoder1~27_combout\);

-- Location: LABCELL_X22_Y40_N33
\Update_Blocks|blocks_t~199\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~199_combout\ = ( \Update_Blocks|Decoder1~27_combout\ & ( \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(27) & (\Update_Blocks|Equal1~0_combout\ & ((!\Update_Blocks|Decoder0~27_combout\) # 
-- (!\Update_Blocks|Decoder0~15_combout\)))) ) ) ) # ( !\Update_Blocks|Decoder1~27_combout\ & ( \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(27) & ((!\Update_Blocks|Decoder0~27_combout\) # (!\Update_Blocks|Decoder0~15_combout\))) ) ) ) 
-- # ( \Update_Blocks|Decoder1~27_combout\ & ( !\Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(27) & ((!\Update_Blocks|Decoder0~27_combout\) # (!\Update_Blocks|Decoder0~15_combout\))) ) ) ) # ( !\Update_Blocks|Decoder1~27_combout\ & ( 
-- !\Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(27) & ((!\Update_Blocks|Decoder0~27_combout\) # (!\Update_Blocks|Decoder0~15_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011100000111000001110000011100000111000000000000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder0~27_combout\,
	datab => \Update_Blocks|ALT_INV_Decoder0~15_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(27),
	datad => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datae => \Update_Blocks|ALT_INV_Decoder1~27_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	combout => \Update_Blocks|blocks_t~199_combout\);

-- Location: LABCELL_X13_Y37_N0
\Update_Blocks|blocks_t~171\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~171_combout\ = ( !\Update_Blocks|block_index3[1]~2_combout\ & ( (\Update_Blocks|LessThan22~0_combout\ & (!\Update_Blocks|block_index3[0]~1_combout\ & !\Update_Blocks|block_index3[3]~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000000000000000000000110000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	datad => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	datae => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	combout => \Update_Blocks|blocks_t~171_combout\);

-- Location: LABCELL_X12_Y38_N27
\Update_Blocks|blocks_t~115\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~115_combout\ = ( \Update_Blocks|blocks_t~199_combout\ & ( \Update_Blocks|blocks_t~171_combout\ & ( (!\Update_Blocks|block_index3[5]~5_combout\) # ((!\Update_Blocks|Mux6~9_combout\) # ((\Update_Blocks|Equal2~0_combout\) # 
-- (\Update_Blocks|block_index3[4]~4_combout\))) ) ) ) # ( \Update_Blocks|blocks_t~199_combout\ & ( !\Update_Blocks|blocks_t~171_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001110111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	datab => \Update_Blocks|ALT_INV_Mux6~9_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datad => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~199_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~171_combout\,
	combout => \Update_Blocks|blocks_t~115_combout\);

-- Location: LABCELL_X9_Y39_N54
\Update_Blocks|blocks_buffer~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~27_combout\ = ( \Update_Blocks|blocks_t~115_combout\ & ( (\rst_blocks~0_combout\ & (!\Update_Blocks|Update_Blocks~1_combout\ & (\Update_Blocks|Decoder3~27_combout\ & \Update_Blocks|Mux7~19_combout\))) ) ) # ( 
-- !\Update_Blocks|blocks_t~115_combout\ & ( \rst_blocks~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_blocks~0_combout\,
	datab => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder3~27_combout\,
	datad => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~115_combout\,
	combout => \Update_Blocks|blocks_buffer~27_combout\);

-- Location: FF_X9_Y39_N56
\Update_Blocks|blocks_buffer[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~27_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(27));

-- Location: LABCELL_X10_Y41_N12
\Update_Blocks|blocks_t~194\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~194_combout\ = ( \Update_Blocks|block_index3[0]~1_combout\ & ( \Update_Blocks|block_index3[5]~5_combout\ & ( (!\Update_Blocks|block_index3[3]~3_combout\ & (!\Update_Blocks|block_index3[4]~4_combout\ & 
-- (\Update_Blocks|block_index3[1]~2_combout\ & \Update_Blocks|LessThan22~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datad => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	datae => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	combout => \Update_Blocks|blocks_t~194_combout\);

-- Location: MLABCELL_X15_Y40_N21
\Update_Blocks|Decoder1~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~24_combout\ = ( \Update_Blocks|block_index2[5]~6_combout\ & ( !\Update_Blocks|block_index2[3]~4_combout\ & ( (\Update_Blocks|block_index2[0]~2_combout\ & (\Update_Blocks|block_index2[1]~3_combout\ & 
-- (!\Update_Blocks|points_per_block~1_combout\ & \Update_Blocks|points_per_block~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datac => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	datad => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datae => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	combout => \Update_Blocks|Decoder1~24_combout\);

-- Location: LABCELL_X11_Y39_N27
\Update_Blocks|blocks_t~195\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~195_combout\ = ( \Update_Blocks|Mux5~19_combout\ & ( (\Update_Blocks|Decoder1~24_combout\ & !\Update_Blocks|Equal1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Decoder1~24_combout\,
	datad => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	combout => \Update_Blocks|blocks_t~195_combout\);

-- Location: LABCELL_X18_Y39_N6
\Update_Blocks|Decoder0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~12_combout\ = ( \Update_Blocks|Mux0~4_combout\ & ( (\Update_Blocks|Add7~3_combout\ & (!\Update_Blocks|Add9~1_combout\ & (\Update_Blocks|Add7~2_combout\ & \Update_Blocks|block_index1[5]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add7~3_combout\,
	datab => \Update_Blocks|ALT_INV_Add9~1_combout\,
	datac => \Update_Blocks|ALT_INV_Add7~2_combout\,
	datad => \Update_Blocks|ALT_INV_block_index1[5]~1_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux0~4_combout\,
	combout => \Update_Blocks|Decoder0~12_combout\);

-- Location: MLABCELL_X15_Y40_N45
\Update_Blocks|Decoder0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~37_combout\ = ( \Update_Blocks|Decoder0~12_combout\ & ( (\Update_Blocks|score_accumulator~0_combout\ & (\Update_Blocks|Mux4~19_combout\ & \Update_Blocks|Decoder0~9_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datab => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~9_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder0~12_combout\,
	combout => \Update_Blocks|Decoder0~37_combout\);

-- Location: LABCELL_X11_Y39_N54
\Update_Blocks|blocks_t~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~112_combout\ = ( \Update_Blocks|Mux6~9_combout\ & ( !\Update_Blocks|blocks_buffer\(24) & ( (!\Update_Blocks|blocks_t~195_combout\ & (!\Update_Blocks|Decoder0~37_combout\ & ((!\Update_Blocks|blocks_t~194_combout\) # 
-- (\Update_Blocks|Equal2~0_combout\)))) ) ) ) # ( !\Update_Blocks|Mux6~9_combout\ & ( !\Update_Blocks|blocks_buffer\(24) & ( (!\Update_Blocks|blocks_t~195_combout\ & !\Update_Blocks|Decoder0~37_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000101100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_t~194_combout\,
	datab => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~195_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~37_combout\,
	datae => \Update_Blocks|ALT_INV_Mux6~9_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(24),
	combout => \Update_Blocks|blocks_t~112_combout\);

-- Location: LABCELL_X10_Y37_N18
\Update_Blocks|Decoder3~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~24_combout\ = ( !\Update_Blocks|block_index4[4]~4_combout\ & ( \Update_Blocks|LessThan26~0_combout\ & ( (\Update_Blocks|block_index4[5]~5_combout\ & (!\Update_Blocks|block_index4[3]~3_combout\ & 
-- (\Update_Blocks|block_index4[1]~2_combout\ & \Update_Blocks|block_index4[0]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datae => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	dataf => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	combout => \Update_Blocks|Decoder3~24_combout\);

-- Location: LABCELL_X11_Y39_N24
\Update_Blocks|blocks_buffer~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~24_combout\ = ( \Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & ((!\Update_Blocks|blocks_t~112_combout\) # ((!\Update_Blocks|Update_Blocks~1_combout\ & \Update_Blocks|Decoder3~24_combout\)))) ) ) # ( 
-- !\Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & !\Update_Blocks|blocks_t~112_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000010101000101000001010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_blocks~0_combout\,
	datab => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~112_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder3~24_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	combout => \Update_Blocks|blocks_buffer~24_combout\);

-- Location: FF_X11_Y39_N26
\Update_Blocks|blocks_buffer[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~24_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(24));

-- Location: LABCELL_X10_Y38_N21
\Update_Blocks|Decoder3~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~26_combout\ = ( !\Update_Blocks|block_index4[1]~2_combout\ & ( \Update_Blocks|block_index4[0]~1_combout\ & ( (!\Update_Blocks|block_index4[4]~4_combout\ & (\Update_Blocks|block_index4[5]~5_combout\ & 
-- (\Update_Blocks|LessThan26~0_combout\ & !\Update_Blocks|block_index4[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	datac => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datae => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	combout => \Update_Blocks|Decoder3~26_combout\);

-- Location: LABCELL_X18_Y39_N30
\Update_Blocks|Decoder0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~14_combout\ = ( \Update_Blocks|Mux0~4_combout\ & ( (\Update_Blocks|Add7~3_combout\ & (!\Update_Blocks|Add9~1_combout\ & (\Update_Blocks|block_index1[5]~1_combout\ & !\Update_Blocks|Add7~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add7~3_combout\,
	datab => \Update_Blocks|ALT_INV_Add9~1_combout\,
	datac => \Update_Blocks|ALT_INV_block_index1[5]~1_combout\,
	datad => \Update_Blocks|ALT_INV_Add7~2_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux0~4_combout\,
	combout => \Update_Blocks|Decoder0~14_combout\);

-- Location: LABCELL_X24_Y40_N42
\Update_Blocks|Decoder1~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~26_combout\ = ( \Update_Blocks|points_per_block~0_combout\ & ( !\Update_Blocks|block_index2[3]~4_combout\ & ( (!\Update_Blocks|points_per_block~1_combout\ & (!\Update_Blocks|block_index2[1]~3_combout\ & 
-- (\Update_Blocks|block_index2[0]~2_combout\ & \Update_Blocks|block_index2[5]~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	datad => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	datae => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	combout => \Update_Blocks|Decoder1~26_combout\);

-- Location: LABCELL_X24_Y40_N33
\Update_Blocks|blocks_t~198\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~198_combout\ = ( \Update_Blocks|Decoder0~27_combout\ & ( \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|Decoder0~14_combout\ & (!\Update_Blocks|blocks_buffer\(26) & ((!\Update_Blocks|Decoder1~26_combout\) # 
-- (\Update_Blocks|Equal1~0_combout\)))) ) ) ) # ( !\Update_Blocks|Decoder0~27_combout\ & ( \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(26) & ((!\Update_Blocks|Decoder1~26_combout\) # (\Update_Blocks|Equal1~0_combout\))) ) ) ) # ( 
-- \Update_Blocks|Decoder0~27_combout\ & ( !\Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|Decoder0~14_combout\ & !\Update_Blocks|blocks_buffer\(26)) ) ) ) # ( !\Update_Blocks|Decoder0~27_combout\ & ( !\Update_Blocks|Mux5~19_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(26) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000101010100000000011001111000000001000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder0~14_combout\,
	datab => \Update_Blocks|ALT_INV_Decoder1~26_combout\,
	datac => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(26),
	datae => \Update_Blocks|ALT_INV_Decoder0~27_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	combout => \Update_Blocks|blocks_t~198_combout\);

-- Location: LABCELL_X11_Y37_N57
\Update_Blocks|blocks_t~169\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~169_combout\ = ( \Update_Blocks|block_index3[0]~1_combout\ & ( (\Update_Blocks|LessThan22~0_combout\ & (!\Update_Blocks|block_index3[1]~2_combout\ & !\Update_Blocks|block_index3[3]~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000100000000000000000000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	datae => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	combout => \Update_Blocks|blocks_t~169_combout\);

-- Location: LABCELL_X12_Y38_N24
\Update_Blocks|blocks_t~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~114_combout\ = ( \Update_Blocks|blocks_t~198_combout\ & ( \Update_Blocks|blocks_t~169_combout\ & ( (!\Update_Blocks|block_index3[5]~5_combout\) # ((!\Update_Blocks|Mux6~9_combout\) # ((\Update_Blocks|block_index3[4]~4_combout\) # 
-- (\Update_Blocks|Equal2~0_combout\))) ) ) ) # ( \Update_Blocks|blocks_t~198_combout\ & ( !\Update_Blocks|blocks_t~169_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001110111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	datab => \Update_Blocks|ALT_INV_Mux6~9_combout\,
	datac => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datad => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~198_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~169_combout\,
	combout => \Update_Blocks|blocks_t~114_combout\);

-- Location: LABCELL_X12_Y38_N6
\Update_Blocks|blocks_buffer~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~26_combout\ = ( \Update_Blocks|blocks_t~114_combout\ & ( (\rst_blocks~0_combout\ & (!\Update_Blocks|Update_Blocks~1_combout\ & (\Update_Blocks|Decoder3~26_combout\ & \Update_Blocks|Mux7~19_combout\))) ) ) # ( 
-- !\Update_Blocks|blocks_t~114_combout\ & ( \rst_blocks~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_blocks~0_combout\,
	datab => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder3~26_combout\,
	datad => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~114_combout\,
	combout => \Update_Blocks|blocks_buffer~26_combout\);

-- Location: FF_X12_Y38_N8
\Update_Blocks|blocks_buffer[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~26_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(26));

-- Location: LABCELL_X22_Y39_N30
\Update_Blocks|Mux4~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux4~12_combout\ = ( \Update_Blocks|blocks_buffer\(26) & ( \Update_Blocks|block_index1[1]~5_combout\ & ( (!\Update_Blocks|block_index1[0]~4_combout\ & (!\Update_Blocks|blocks_buffer\(25))) # (\Update_Blocks|block_index1[0]~4_combout\ & 
-- ((!\Update_Blocks|blocks_buffer\(24)))) ) ) ) # ( !\Update_Blocks|blocks_buffer\(26) & ( \Update_Blocks|block_index1[1]~5_combout\ & ( (!\Update_Blocks|block_index1[0]~4_combout\ & (!\Update_Blocks|blocks_buffer\(25))) # 
-- (\Update_Blocks|block_index1[0]~4_combout\ & ((!\Update_Blocks|blocks_buffer\(24)))) ) ) ) # ( \Update_Blocks|blocks_buffer\(26) & ( !\Update_Blocks|block_index1[1]~5_combout\ & ( (!\Update_Blocks|blocks_buffer\(27) & 
-- !\Update_Blocks|block_index1[0]~4_combout\) ) ) ) # ( !\Update_Blocks|blocks_buffer\(26) & ( !\Update_Blocks|block_index1[1]~5_combout\ & ( (!\Update_Blocks|blocks_buffer\(27)) # (\Update_Blocks|block_index1[0]~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011111111110011000000000010101010111100001010101011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(25),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(27),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(24),
	datad => \Update_Blocks|ALT_INV_block_index1[0]~4_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_buffer\(26),
	dataf => \Update_Blocks|ALT_INV_block_index1[1]~5_combout\,
	combout => \Update_Blocks|Mux4~12_combout\);

-- Location: LABCELL_X10_Y37_N3
\Update_Blocks|Decoder3~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~31_combout\ = ( !\Update_Blocks|block_index4[4]~4_combout\ & ( !\Update_Blocks|block_index4[1]~2_combout\ & ( (!\Update_Blocks|block_index4[0]~1_combout\ & (!\Update_Blocks|block_index4[3]~3_combout\ & 
-- (!\Update_Blocks|LessThan26~0_combout\ & \Update_Blocks|block_index4[5]~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	datae => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	combout => \Update_Blocks|Decoder3~31_combout\);

-- Location: MLABCELL_X21_Y40_N57
\Update_Blocks|Update_Blocks~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Update_Blocks~0_combout\ = ( \Update_Blocks|Add9~3_combout\ & ( ((!\Update_Blocks|Mux0~4_combout\) # (!\Update_Blocks|block_index1[5]~1_combout\)) # (\Update_Blocks|Add9~2_combout\) ) ) # ( !\Update_Blocks|Add9~3_combout\ & ( 
-- (!\Update_Blocks|Mux0~4_combout\) # (!\Update_Blocks|block_index1[5]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000011111111111101011111111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add9~2_combout\,
	datac => \Update_Blocks|ALT_INV_Mux0~4_combout\,
	datad => \Update_Blocks|ALT_INV_block_index1[5]~1_combout\,
	dataf => \Update_Blocks|ALT_INV_Add9~3_combout\,
	combout => \Update_Blocks|Update_Blocks~0_combout\);

-- Location: LABCELL_X16_Y40_N45
\Update_Blocks|Decoder0~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~30_combout\ = ( \Update_Blocks|Mux4~19_combout\ & ( (\Update_Blocks|Update_Blocks~0_combout\ & \Update_Blocks|score_accumulator~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Update_Blocks~0_combout\,
	datad => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	combout => \Update_Blocks|Decoder0~30_combout\);

-- Location: LABCELL_X13_Y42_N24
\Update_Blocks|Decoder1~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~31_combout\ = ( \Update_Blocks|block_index2[5]~6_combout\ & ( !\Update_Blocks|points_per_block~1_combout\ & ( (!\Update_Blocks|block_index2[0]~2_combout\ & (!\Update_Blocks|block_index2[3]~4_combout\ & 
-- (!\Update_Blocks|points_per_block~0_combout\ & !\Update_Blocks|block_index2[1]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datac => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datad => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datae => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	dataf => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	combout => \Update_Blocks|Decoder1~31_combout\);

-- Location: LABCELL_X12_Y40_N21
\Update_Blocks|blocks_t~205\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~205_combout\ = ( \Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Decoder1~31_combout\ & ( (!\Update_Blocks|blocks_buffer\(31) & (\Update_Blocks|Equal1~0_combout\ & ((!\Update_Blocks|Decoder0~30_combout\) # 
-- (!\Update_Blocks|Decoder0~15_combout\)))) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Decoder1~31_combout\ & ( (!\Update_Blocks|blocks_buffer\(31) & ((!\Update_Blocks|Decoder0~30_combout\) # (!\Update_Blocks|Decoder0~15_combout\))) ) ) ) 
-- # ( \Update_Blocks|Mux5~19_combout\ & ( !\Update_Blocks|Decoder1~31_combout\ & ( (!\Update_Blocks|blocks_buffer\(31) & ((!\Update_Blocks|Decoder0~30_combout\) # (!\Update_Blocks|Decoder0~15_combout\))) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( 
-- !\Update_Blocks|Decoder1~31_combout\ & ( (!\Update_Blocks|blocks_buffer\(31) & ((!\Update_Blocks|Decoder0~30_combout\) # (!\Update_Blocks|Decoder0~15_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010001000101010101000100010101010100010000000101000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(31),
	datab => \Update_Blocks|ALT_INV_Decoder0~30_combout\,
	datac => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~15_combout\,
	datae => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder1~31_combout\,
	combout => \Update_Blocks|blocks_t~205_combout\);

-- Location: LABCELL_X16_Y37_N15
\Update_Blocks|blocks_t~179\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~179_combout\ = ( !\Update_Blocks|LessThan22~0_combout\ & ( !\Update_Blocks|block_index3[0]~1_combout\ & ( (!\Update_Blocks|block_index3[3]~3_combout\ & !\Update_Blocks|block_index3[1]~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	datad => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datae => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	combout => \Update_Blocks|blocks_t~179_combout\);

-- Location: LABCELL_X10_Y39_N3
\Update_Blocks|blocks_t~119\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~119_combout\ = ( \Update_Blocks|blocks_t~205_combout\ & ( \Update_Blocks|blocks_t~179_combout\ & ( ((!\Update_Blocks|block_index3[5]~5_combout\) # ((!\Update_Blocks|Mux6~9_combout\) # (\Update_Blocks|block_index3[4]~4_combout\))) # 
-- (\Update_Blocks|Equal2~0_combout\) ) ) ) # ( \Update_Blocks|blocks_t~205_combout\ & ( !\Update_Blocks|blocks_t~179_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datad => \Update_Blocks|ALT_INV_Mux6~9_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~205_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~179_combout\,
	combout => \Update_Blocks|blocks_t~119_combout\);

-- Location: LABCELL_X11_Y37_N15
\Update_Blocks|blocks_buffer~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~31_combout\ = ( \Update_Blocks|blocks_t~119_combout\ & ( \Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & (\Update_Blocks|Decoder3~31_combout\ & !\Update_Blocks|Update_Blocks~1_combout\)) ) ) ) # ( 
-- !\Update_Blocks|blocks_t~119_combout\ & ( \Update_Blocks|Mux7~19_combout\ & ( \rst_blocks~0_combout\ ) ) ) # ( !\Update_Blocks|blocks_t~119_combout\ & ( !\Update_Blocks|Mux7~19_combout\ & ( \rst_blocks~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010101010101010001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_blocks~0_combout\,
	datab => \Update_Blocks|ALT_INV_Decoder3~31_combout\,
	datac => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~119_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	combout => \Update_Blocks|blocks_buffer~31_combout\);

-- Location: FF_X11_Y37_N17
\Update_Blocks|blocks_buffer[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~31_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(31));

-- Location: LABCELL_X11_Y37_N0
\Update_Blocks|blocks_t~200\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~200_combout\ = ( \Update_Blocks|block_index3[0]~1_combout\ & ( !\Update_Blocks|block_index3[4]~4_combout\ & ( (\Update_Blocks|block_index3[5]~5_combout\ & (\Update_Blocks|block_index3[1]~2_combout\ & 
-- (!\Update_Blocks|LessThan22~0_combout\ & !\Update_Blocks|block_index3[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datac => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	datad => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	datae => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	combout => \Update_Blocks|blocks_t~200_combout\);

-- Location: LABCELL_X16_Y40_N51
\Update_Blocks|Decoder0~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~39_combout\ = ( \Update_Blocks|Update_Blocks~0_combout\ & ( (\Update_Blocks|Mux4~19_combout\ & (\Update_Blocks|score_accumulator~0_combout\ & \Update_Blocks|Decoder0~12_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	datab => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder0~12_combout\,
	dataf => \Update_Blocks|ALT_INV_Update_Blocks~0_combout\,
	combout => \Update_Blocks|Decoder0~39_combout\);

-- Location: LABCELL_X13_Y42_N0
\Update_Blocks|Decoder1~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~28_combout\ = ( \Update_Blocks|block_index2[0]~2_combout\ & ( \Update_Blocks|block_index2[5]~6_combout\ & ( (!\Update_Blocks|points_per_block~1_combout\ & (!\Update_Blocks|block_index2[3]~4_combout\ & 
-- (!\Update_Blocks|points_per_block~0_combout\ & \Update_Blocks|block_index2[1]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datac => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datad => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datae => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	combout => \Update_Blocks|Decoder1~28_combout\);

-- Location: LABCELL_X11_Y39_N6
\Update_Blocks|blocks_t~201\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~201_combout\ = ( \Update_Blocks|Mux5~19_combout\ & ( (\Update_Blocks|Decoder1~28_combout\ & !\Update_Blocks|Equal1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Decoder1~28_combout\,
	datad => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	combout => \Update_Blocks|blocks_t~201_combout\);

-- Location: LABCELL_X11_Y39_N18
\Update_Blocks|blocks_t~116\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~116_combout\ = ( \Update_Blocks|Mux6~9_combout\ & ( !\Update_Blocks|blocks_buffer\(28) & ( (!\Update_Blocks|Decoder0~39_combout\ & (!\Update_Blocks|blocks_t~201_combout\ & ((!\Update_Blocks|blocks_t~200_combout\) # 
-- (\Update_Blocks|Equal2~0_combout\)))) ) ) ) # ( !\Update_Blocks|Mux6~9_combout\ & ( !\Update_Blocks|blocks_buffer\(28) & ( (!\Update_Blocks|Decoder0~39_combout\ & !\Update_Blocks|blocks_t~201_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000101100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_t~200_combout\,
	datab => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder0~39_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~201_combout\,
	datae => \Update_Blocks|ALT_INV_Mux6~9_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(28),
	combout => \Update_Blocks|blocks_t~116_combout\);

-- Location: MLABCELL_X8_Y39_N18
\Update_Blocks|Decoder3~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~28_combout\ = ( !\Update_Blocks|LessThan26~0_combout\ & ( !\Update_Blocks|block_index4[4]~4_combout\ & ( (\Update_Blocks|block_index4[0]~1_combout\ & (\Update_Blocks|block_index4[5]~5_combout\ & 
-- (\Update_Blocks|block_index4[1]~2_combout\ & !\Update_Blocks|block_index4[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datae => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	combout => \Update_Blocks|Decoder3~28_combout\);

-- Location: LABCELL_X11_Y39_N9
\Update_Blocks|blocks_buffer~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~28_combout\ = ( \Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & ((!\Update_Blocks|blocks_t~116_combout\) # ((\Update_Blocks|Decoder3~28_combout\ & !\Update_Blocks|Update_Blocks~1_combout\)))) ) ) # ( 
-- !\Update_Blocks|Mux7~19_combout\ & ( (!\Update_Blocks|blocks_t~116_combout\ & \rst_blocks~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101110100000000010111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_t~116_combout\,
	datab => \Update_Blocks|ALT_INV_Decoder3~28_combout\,
	datac => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datad => \ALT_INV_rst_blocks~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	combout => \Update_Blocks|blocks_buffer~28_combout\);

-- Location: FF_X11_Y39_N11
\Update_Blocks|blocks_buffer[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~28_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(28));

-- Location: LABCELL_X22_Y39_N36
\Update_Blocks|Mux4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux4~13_combout\ = ( \Update_Blocks|block_index1[0]~4_combout\ & ( \Update_Blocks|block_index1[1]~5_combout\ & ( !\Update_Blocks|blocks_buffer\(28) ) ) ) # ( !\Update_Blocks|block_index1[0]~4_combout\ & ( 
-- \Update_Blocks|block_index1[1]~5_combout\ & ( !\Update_Blocks|blocks_buffer\(29) ) ) ) # ( \Update_Blocks|block_index1[0]~4_combout\ & ( !\Update_Blocks|block_index1[1]~5_combout\ & ( !\Update_Blocks|blocks_buffer\(30) ) ) ) # ( 
-- !\Update_Blocks|block_index1[0]~4_combout\ & ( !\Update_Blocks|block_index1[1]~5_combout\ & ( !\Update_Blocks|blocks_buffer\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111100001111000010101010101010101111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(29),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(31),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(30),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(28),
	datae => \Update_Blocks|ALT_INV_block_index1[0]~4_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index1[1]~5_combout\,
	combout => \Update_Blocks|Mux4~13_combout\);

-- Location: LABCELL_X18_Y42_N42
\Update_Blocks|Decoder1~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~23_combout\ = ( !\Update_Blocks|points_per_block~0_combout\ & ( !\Update_Blocks|block_index2[0]~2_combout\ & ( (\Update_Blocks|block_index2[3]~4_combout\ & (!\Update_Blocks|block_index2[1]~3_combout\ & 
-- (!\Update_Blocks|points_per_block~1_combout\ & \Update_Blocks|block_index2[5]~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datac => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	datad => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	datae => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	combout => \Update_Blocks|Decoder1~23_combout\);

-- Location: LABCELL_X12_Y40_N51
\Update_Blocks|blocks_t~193\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~193_combout\ = ( \Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Decoder1~23_combout\ & ( (\Update_Blocks|Equal1~0_combout\ & (!\Update_Blocks|blocks_buffer\(23) & ((!\Update_Blocks|Decoder0~24_combout\) # 
-- (!\Update_Blocks|Decoder0~15_combout\)))) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Decoder1~23_combout\ & ( (!\Update_Blocks|blocks_buffer\(23) & ((!\Update_Blocks|Decoder0~24_combout\) # (!\Update_Blocks|Decoder0~15_combout\))) ) ) ) 
-- # ( \Update_Blocks|Mux5~19_combout\ & ( !\Update_Blocks|Decoder1~23_combout\ & ( (!\Update_Blocks|blocks_buffer\(23) & ((!\Update_Blocks|Decoder0~24_combout\) # (!\Update_Blocks|Decoder0~15_combout\))) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( 
-- !\Update_Blocks|Decoder1~23_combout\ & ( (!\Update_Blocks|blocks_buffer\(23) & ((!\Update_Blocks|Decoder0~24_combout\) # (!\Update_Blocks|Decoder0~15_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010100000111100001010000011110000101000000011000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder0~24_combout\,
	datab => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(23),
	datad => \Update_Blocks|ALT_INV_Decoder0~15_combout\,
	datae => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder1~23_combout\,
	combout => \Update_Blocks|blocks_t~193_combout\);

-- Location: MLABCELL_X15_Y41_N54
\Update_Blocks|blocks_t~163\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~163_combout\ = ( \Update_Blocks|block_index3[3]~3_combout\ & ( (!\Update_Blocks|block_index3[0]~1_combout\ & (!\Update_Blocks|block_index3[1]~2_combout\ & !\Update_Blocks|LessThan22~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datad => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	combout => \Update_Blocks|blocks_t~163_combout\);

-- Location: LABCELL_X13_Y39_N0
\Update_Blocks|blocks_t~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~111_combout\ = ( \Update_Blocks|block_index3[5]~5_combout\ & ( \Update_Blocks|Mux6~9_combout\ & ( (\Update_Blocks|blocks_t~193_combout\ & (((!\Update_Blocks|blocks_t~163_combout\) # (\Update_Blocks|Equal2~0_combout\)) # 
-- (\Update_Blocks|block_index3[4]~4_combout\))) ) ) ) # ( !\Update_Blocks|block_index3[5]~5_combout\ & ( \Update_Blocks|Mux6~9_combout\ & ( \Update_Blocks|blocks_t~193_combout\ ) ) ) # ( \Update_Blocks|block_index3[5]~5_combout\ & ( 
-- !\Update_Blocks|Mux6~9_combout\ & ( \Update_Blocks|blocks_t~193_combout\ ) ) ) # ( !\Update_Blocks|block_index3[5]~5_combout\ & ( !\Update_Blocks|Mux6~9_combout\ & ( \Update_Blocks|blocks_t~193_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_t~193_combout\,
	datac => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~163_combout\,
	datae => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux6~9_combout\,
	combout => \Update_Blocks|blocks_t~111_combout\);

-- Location: MLABCELL_X8_Y39_N48
\Update_Blocks|Decoder3~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~23_combout\ = ( !\Update_Blocks|LessThan26~0_combout\ & ( \Update_Blocks|block_index4[3]~3_combout\ & ( (!\Update_Blocks|block_index4[0]~1_combout\ & (\Update_Blocks|block_index4[5]~5_combout\ & 
-- (!\Update_Blocks|block_index4[1]~2_combout\ & !\Update_Blocks|block_index4[4]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	datae => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	combout => \Update_Blocks|Decoder3~23_combout\);

-- Location: LABCELL_X13_Y39_N36
\Update_Blocks|blocks_buffer~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~23_combout\ = ( \Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & ((!\Update_Blocks|blocks_t~111_combout\) # ((!\Update_Blocks|Update_Blocks~1_combout\ & \Update_Blocks|Decoder3~23_combout\)))) ) ) # ( 
-- !\Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & !\Update_Blocks|blocks_t~111_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000110000001100100011000000110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datab => \ALT_INV_rst_blocks~0_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~111_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder3~23_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	combout => \Update_Blocks|blocks_buffer~23_combout\);

-- Location: FF_X13_Y39_N38
\Update_Blocks|blocks_buffer[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~23_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(23));

-- Location: LABCELL_X10_Y37_N57
\Update_Blocks|Decoder3~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~20_combout\ = ( !\Update_Blocks|block_index4[4]~4_combout\ & ( !\Update_Blocks|LessThan26~0_combout\ & ( (\Update_Blocks|block_index4[1]~2_combout\ & (\Update_Blocks|block_index4[3]~3_combout\ & 
-- (\Update_Blocks|block_index4[0]~1_combout\ & \Update_Blocks|block_index4[5]~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	datae => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	dataf => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	combout => \Update_Blocks|Decoder3~20_combout\);

-- Location: LABCELL_X13_Y37_N6
\Update_Blocks|Decoder0~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~35_combout\ = ( !\Update_Blocks|block_index1[2]~6_combout\ & ( \Update_Blocks|Mux4~19_combout\ & ( (!\Update_Blocks|block_index1[3]~3_combout\ & (\Update_Blocks|Decoder0~12_combout\ & \Update_Blocks|score_accumulator~0_combout\)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	datab => \Update_Blocks|ALT_INV_Decoder0~12_combout\,
	datac => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datae => \Update_Blocks|ALT_INV_block_index1[2]~6_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	combout => \Update_Blocks|Decoder0~35_combout\);

-- Location: LABCELL_X16_Y37_N57
\Update_Blocks|blocks_t~188\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~188_combout\ = ( !\Update_Blocks|LessThan22~0_combout\ & ( \Update_Blocks|block_index3[1]~2_combout\ & ( (\Update_Blocks|block_index3[0]~1_combout\ & (!\Update_Blocks|block_index3[4]~4_combout\ & 
-- (\Update_Blocks|block_index3[3]~3_combout\ & \Update_Blocks|block_index3[5]~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	datad => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	datae => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	combout => \Update_Blocks|blocks_t~188_combout\);

-- Location: LABCELL_X17_Y37_N48
\Update_Blocks|Decoder1~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~20_combout\ = ( \Update_Blocks|block_index2[3]~4_combout\ & ( \Update_Blocks|block_index2[0]~2_combout\ & ( (\Update_Blocks|block_index2[5]~6_combout\ & (\Update_Blocks|block_index2[1]~3_combout\ & 
-- (!\Update_Blocks|points_per_block~1_combout\ & !\Update_Blocks|points_per_block~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datac => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	datad => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datae => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	combout => \Update_Blocks|Decoder1~20_combout\);

-- Location: LABCELL_X12_Y37_N45
\Update_Blocks|blocks_t~189\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~189_combout\ = ( !\Update_Blocks|Equal1~0_combout\ & ( (\Update_Blocks|Decoder1~20_combout\ & \Update_Blocks|Mux5~19_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Decoder1~20_combout\,
	datad => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	combout => \Update_Blocks|blocks_t~189_combout\);

-- Location: LABCELL_X12_Y37_N18
\Update_Blocks|blocks_t~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~108_combout\ = ( \Update_Blocks|Mux6~9_combout\ & ( !\Update_Blocks|blocks_buffer\(20) & ( (!\Update_Blocks|Decoder0~35_combout\ & (!\Update_Blocks|blocks_t~189_combout\ & ((!\Update_Blocks|blocks_t~188_combout\) # 
-- (\Update_Blocks|Equal2~0_combout\)))) ) ) ) # ( !\Update_Blocks|Mux6~9_combout\ & ( !\Update_Blocks|blocks_buffer\(20) & ( (!\Update_Blocks|Decoder0~35_combout\ & !\Update_Blocks|blocks_t~189_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000100010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder0~35_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_t~188_combout\,
	datac => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~189_combout\,
	datae => \Update_Blocks|ALT_INV_Mux6~9_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(20),
	combout => \Update_Blocks|blocks_t~108_combout\);

-- Location: LABCELL_X12_Y37_N39
\Update_Blocks|blocks_buffer~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~20_combout\ = ( \rst_blocks~0_combout\ & ( \Update_Blocks|Mux7~19_combout\ & ( (!\Update_Blocks|blocks_t~108_combout\) # ((!\Update_Blocks|Update_Blocks~1_combout\ & \Update_Blocks|Decoder3~20_combout\)) ) ) ) # ( 
-- \rst_blocks~0_combout\ & ( !\Update_Blocks|Mux7~19_combout\ & ( !\Update_Blocks|blocks_t~108_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111111100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder3~20_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~108_combout\,
	datae => \ALT_INV_rst_blocks~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	combout => \Update_Blocks|blocks_buffer~20_combout\);

-- Location: FF_X12_Y37_N41
\Update_Blocks|blocks_buffer[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~20_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(20));

-- Location: MLABCELL_X15_Y40_N15
\Update_Blocks|Decoder0~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~36_combout\ = ( !\Update_Blocks|block_index1[2]~6_combout\ & ( (\Update_Blocks|score_accumulator~0_combout\ & (\Update_Blocks|Mux4~19_combout\ & (!\Update_Blocks|block_index1[3]~3_combout\ & \Update_Blocks|Decoder0~13_combout\))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datab => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	datac => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~13_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index1[2]~6_combout\,
	combout => \Update_Blocks|Decoder0~36_combout\);

-- Location: MLABCELL_X15_Y40_N54
\Update_Blocks|Decoder1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~21_combout\ = ( !\Update_Blocks|points_per_block~0_combout\ & ( \Update_Blocks|block_index2[3]~4_combout\ & ( (\Update_Blocks|block_index2[5]~6_combout\ & (\Update_Blocks|block_index2[1]~3_combout\ & 
-- (!\Update_Blocks|block_index2[0]~2_combout\ & !\Update_Blocks|points_per_block~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	datad => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	datae => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	combout => \Update_Blocks|Decoder1~21_combout\);

-- Location: MLABCELL_X15_Y40_N48
\Update_Blocks|blocks_t~191\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~191_combout\ = ( !\Update_Blocks|Equal1~0_combout\ & ( (\Update_Blocks|Decoder1~21_combout\ & \Update_Blocks|Mux5~19_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Decoder1~21_combout\,
	datad => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	combout => \Update_Blocks|blocks_t~191_combout\);

-- Location: MLABCELL_X15_Y41_N18
\Update_Blocks|blocks_t~190\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~190_combout\ = ( \Update_Blocks|block_index3[5]~5_combout\ & ( !\Update_Blocks|block_index3[0]~1_combout\ & ( (\Update_Blocks|block_index3[1]~2_combout\ & (!\Update_Blocks|LessThan22~0_combout\ & 
-- (!\Update_Blocks|block_index3[4]~4_combout\ & \Update_Blocks|block_index3[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datab => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datad => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	datae => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	combout => \Update_Blocks|blocks_t~190_combout\);

-- Location: LABCELL_X10_Y40_N39
\Update_Blocks|blocks_t~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~109_combout\ = ( \Update_Blocks|blocks_t~190_combout\ & ( \Update_Blocks|Mux6~9_combout\ & ( (!\Update_Blocks|Decoder0~36_combout\ & (!\Update_Blocks|blocks_buffer\(21) & (\Update_Blocks|Equal2~0_combout\ & 
-- !\Update_Blocks|blocks_t~191_combout\))) ) ) ) # ( !\Update_Blocks|blocks_t~190_combout\ & ( \Update_Blocks|Mux6~9_combout\ & ( (!\Update_Blocks|Decoder0~36_combout\ & (!\Update_Blocks|blocks_buffer\(21) & !\Update_Blocks|blocks_t~191_combout\)) ) ) ) # ( 
-- \Update_Blocks|blocks_t~190_combout\ & ( !\Update_Blocks|Mux6~9_combout\ & ( (!\Update_Blocks|Decoder0~36_combout\ & (!\Update_Blocks|blocks_buffer\(21) & !\Update_Blocks|blocks_t~191_combout\)) ) ) ) # ( !\Update_Blocks|blocks_t~190_combout\ & ( 
-- !\Update_Blocks|Mux6~9_combout\ & ( (!\Update_Blocks|Decoder0~36_combout\ & (!\Update_Blocks|blocks_buffer\(21) & !\Update_Blocks|blocks_t~191_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000100010000000000010001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder0~36_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(21),
	datac => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~191_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~190_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux6~9_combout\,
	combout => \Update_Blocks|blocks_t~109_combout\);

-- Location: LABCELL_X9_Y38_N15
\Update_Blocks|Decoder3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~21_combout\ = ( !\Update_Blocks|LessThan26~0_combout\ & ( \Update_Blocks|block_index4[1]~2_combout\ & ( (!\Update_Blocks|block_index4[4]~4_combout\ & (\Update_Blocks|block_index4[3]~3_combout\ & 
-- (!\Update_Blocks|block_index4[0]~1_combout\ & \Update_Blocks|block_index4[5]~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	datae => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	combout => \Update_Blocks|Decoder3~21_combout\);

-- Location: MLABCELL_X15_Y41_N48
\Update_Blocks|blocks_buffer~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~21_combout\ = ( \Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & ((!\Update_Blocks|blocks_t~109_combout\) # ((\Update_Blocks|Decoder3~21_combout\ & !\Update_Blocks|Update_Blocks~1_combout\)))) ) ) # ( 
-- !\Update_Blocks|Mux7~19_combout\ & ( (!\Update_Blocks|blocks_t~109_combout\ & \rst_blocks~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100011001000100010001100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_t~109_combout\,
	datab => \ALT_INV_rst_blocks~0_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder3~21_combout\,
	datad => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	combout => \Update_Blocks|blocks_buffer~21_combout\);

-- Location: FF_X15_Y41_N50
\Update_Blocks|blocks_buffer[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~21_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(21));

-- Location: LABCELL_X23_Y37_N36
\Update_Blocks|Mux4~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux4~11_combout\ = ( \Update_Blocks|block_index1[0]~4_combout\ & ( \Update_Blocks|block_index1[1]~5_combout\ & ( !\Update_Blocks|blocks_buffer\(20) ) ) ) # ( !\Update_Blocks|block_index1[0]~4_combout\ & ( 
-- \Update_Blocks|block_index1[1]~5_combout\ & ( !\Update_Blocks|blocks_buffer\(21) ) ) ) # ( \Update_Blocks|block_index1[0]~4_combout\ & ( !\Update_Blocks|block_index1[1]~5_combout\ & ( !\Update_Blocks|blocks_buffer\(22) ) ) ) # ( 
-- !\Update_Blocks|block_index1[0]~4_combout\ & ( !\Update_Blocks|block_index1[1]~5_combout\ & ( !\Update_Blocks|blocks_buffer\(23) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010111111110000000011110000111100001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(23),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(20),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(21),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(22),
	datae => \Update_Blocks|ALT_INV_block_index1[0]~4_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index1[1]~5_combout\,
	combout => \Update_Blocks|Mux4~11_combout\);

-- Location: LABCELL_X22_Y39_N6
\Update_Blocks|Mux4~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux4~14_combout\ = ( \Update_Blocks|Mux4~13_combout\ & ( \Update_Blocks|Mux4~11_combout\ & ( (!\Update_Blocks|block_index1[2]~6_combout\) # ((!\Update_Blocks|block_index1[3]~3_combout\ & (\Update_Blocks|Mux4~10_combout\)) # 
-- (\Update_Blocks|block_index1[3]~3_combout\ & ((\Update_Blocks|Mux4~12_combout\)))) ) ) ) # ( !\Update_Blocks|Mux4~13_combout\ & ( \Update_Blocks|Mux4~11_combout\ & ( (!\Update_Blocks|block_index1[2]~6_combout\ & 
-- (((!\Update_Blocks|block_index1[3]~3_combout\)))) # (\Update_Blocks|block_index1[2]~6_combout\ & ((!\Update_Blocks|block_index1[3]~3_combout\ & (\Update_Blocks|Mux4~10_combout\)) # (\Update_Blocks|block_index1[3]~3_combout\ & 
-- ((\Update_Blocks|Mux4~12_combout\))))) ) ) ) # ( \Update_Blocks|Mux4~13_combout\ & ( !\Update_Blocks|Mux4~11_combout\ & ( (!\Update_Blocks|block_index1[2]~6_combout\ & (((\Update_Blocks|block_index1[3]~3_combout\)))) # 
-- (\Update_Blocks|block_index1[2]~6_combout\ & ((!\Update_Blocks|block_index1[3]~3_combout\ & (\Update_Blocks|Mux4~10_combout\)) # (\Update_Blocks|block_index1[3]~3_combout\ & ((\Update_Blocks|Mux4~12_combout\))))) ) ) ) # ( !\Update_Blocks|Mux4~13_combout\ 
-- & ( !\Update_Blocks|Mux4~11_combout\ & ( (\Update_Blocks|block_index1[2]~6_combout\ & ((!\Update_Blocks|block_index1[3]~3_combout\ & (\Update_Blocks|Mux4~10_combout\)) # (\Update_Blocks|block_index1[3]~3_combout\ & ((\Update_Blocks|Mux4~12_combout\))))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux4~10_combout\,
	datab => \Update_Blocks|ALT_INV_block_index1[2]~6_combout\,
	datac => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	datad => \Update_Blocks|ALT_INV_Mux4~12_combout\,
	datae => \Update_Blocks|ALT_INV_Mux4~13_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux4~11_combout\,
	combout => \Update_Blocks|Mux4~14_combout\);

-- Location: MLABCELL_X8_Y39_N12
\Update_Blocks|Decoder3~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~48_combout\ = ( !\Update_Blocks|block_index4[5]~5_combout\ & ( \Update_Blocks|block_index4[0]~1_combout\ & ( (\Update_Blocks|block_index4[1]~2_combout\ & (\Update_Blocks|LessThan26~0_combout\ & 
-- (!\Update_Blocks|block_index4[4]~4_combout\ & !\Update_Blocks|block_index4[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datab => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datae => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	combout => \Update_Blocks|Decoder3~48_combout\);

-- Location: LABCELL_X9_Y38_N45
\Update_Blocks|Decoder3~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~55_combout\ = ( \Update_Blocks|LessThan26~0_combout\ & ( !\Update_Blocks|block_index4[1]~2_combout\ & ( (!\Update_Blocks|block_index4[4]~4_combout\ & (\Update_Blocks|block_index4[3]~3_combout\ & 
-- (!\Update_Blocks|block_index4[0]~1_combout\ & !\Update_Blocks|block_index4[5]~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	datae => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	combout => \Update_Blocks|Decoder3~55_combout\);

-- Location: LABCELL_X17_Y41_N24
\Update_Blocks|Decoder0~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~56_combout\ = ( \Update_Blocks|Mux4~19_combout\ & ( (\Update_Blocks|Decoder0~11_combout\ & (!\Update_Blocks|score_accumulator~0_combout\ & !\Update_Blocks|block_index1[3]~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Blocks|ALT_INV_Decoder0~11_combout\,
	datac => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datad => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	combout => \Update_Blocks|Decoder0~56_combout\);

-- Location: LABCELL_X10_Y41_N18
\Update_Blocks|blocks_t~241\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~241_combout\ = ( !\Update_Blocks|block_index3[0]~1_combout\ & ( !\Update_Blocks|block_index3[5]~5_combout\ & ( (\Update_Blocks|block_index3[3]~3_combout\ & (!\Update_Blocks|block_index3[4]~4_combout\ & 
-- (!\Update_Blocks|block_index3[1]~2_combout\ & \Update_Blocks|LessThan22~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datad => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	datae => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	combout => \Update_Blocks|blocks_t~241_combout\);

-- Location: LABCELL_X18_Y41_N36
\Update_Blocks|Decoder1~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~51_combout\ = ( !\Update_Blocks|block_index2[1]~3_combout\ & ( !\Update_Blocks|block_index2[0]~2_combout\ & ( (\Update_Blocks|block_index2[3]~4_combout\ & (\Update_Blocks|points_per_block~0_combout\ & 
-- (!\Update_Blocks|points_per_block~1_combout\ & !\Update_Blocks|block_index2[5]~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datab => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datac => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	datad => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	datae => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	combout => \Update_Blocks|Decoder1~51_combout\);

-- Location: LABCELL_X11_Y41_N9
\Update_Blocks|blocks_t~242\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~242_combout\ = ( !\Update_Blocks|Equal1~0_combout\ & ( (\Update_Blocks|Mux5~19_combout\ & \Update_Blocks|Decoder1~51_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder1~51_combout\,
	dataf => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	combout => \Update_Blocks|blocks_t~242_combout\);

-- Location: LABCELL_X11_Y41_N12
\Update_Blocks|blocks_t~139\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~139_combout\ = ( \Update_Blocks|Mux6~18_combout\ & ( !\Update_Blocks|blocks_t~242_combout\ & ( (!\Update_Blocks|Decoder0~56_combout\ & (!\Update_Blocks|blocks_buffer\(51) & ((!\Update_Blocks|blocks_t~241_combout\) # 
-- (\Update_Blocks|Equal2~0_combout\)))) ) ) ) # ( !\Update_Blocks|Mux6~18_combout\ & ( !\Update_Blocks|blocks_t~242_combout\ & ( (!\Update_Blocks|Decoder0~56_combout\ & !\Update_Blocks|blocks_buffer\(51)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder0~56_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(51),
	datac => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~241_combout\,
	datae => \Update_Blocks|ALT_INV_Mux6~18_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~242_combout\,
	combout => \Update_Blocks|blocks_t~139_combout\);

-- Location: LABCELL_X11_Y37_N45
\Update_Blocks|blocks_buffer~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~55_combout\ = ( \Update_Blocks|blocks_t~139_combout\ & ( \Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & (\Update_Blocks|Decoder3~55_combout\ & !\Update_Blocks|Update_Blocks~1_combout\)) ) ) ) # ( 
-- !\Update_Blocks|blocks_t~139_combout\ & ( \Update_Blocks|Mux7~19_combout\ & ( \rst_blocks~0_combout\ ) ) ) # ( !\Update_Blocks|blocks_t~139_combout\ & ( !\Update_Blocks|Mux7~19_combout\ & ( \rst_blocks~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010101010101010001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_blocks~0_combout\,
	datab => \Update_Blocks|ALT_INV_Decoder3~55_combout\,
	datac => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~139_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	combout => \Update_Blocks|blocks_buffer~55_combout\);

-- Location: FF_X11_Y37_N47
\Update_Blocks|blocks_buffer[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~55_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(51));

-- Location: LABCELL_X17_Y41_N54
\Update_Blocks|blocks_t~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~79_combout\ = ( \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(51) & (!\Update_Blocks|Decoder0~56_combout\ & ((!\Update_Blocks|Decoder1~51_combout\) # (\Update_Blocks|Equal1~0_combout\)))) ) ) # ( 
-- !\Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(51) & !\Update_Blocks|Decoder0~56_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000010000000101000001000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(51),
	datab => \Update_Blocks|ALT_INV_Decoder1~51_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder0~56_combout\,
	datad => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	combout => \Update_Blocks|blocks_t~79_combout\);

-- Location: MLABCELL_X15_Y41_N30
\Update_Blocks|Decoder1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~49_combout\ = ( \Update_Blocks|block_index2[3]~4_combout\ & ( !\Update_Blocks|points_per_block~1_combout\ & ( (!\Update_Blocks|block_index2[5]~6_combout\ & (!\Update_Blocks|block_index2[0]~2_combout\ & 
-- (\Update_Blocks|points_per_block~0_combout\ & \Update_Blocks|block_index2[1]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	datac => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datad => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datae => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	dataf => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	combout => \Update_Blocks|Decoder1~49_combout\);

-- Location: MLABCELL_X15_Y41_N24
\Update_Blocks|Decoder0~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~54_combout\ = ( \Update_Blocks|Mux4~19_combout\ & ( !\Update_Blocks|block_index1[3]~3_combout\ & ( (\Update_Blocks|Decoder0~2_combout\ & (\Update_Blocks|block_index1[4]~2_combout\ & !\Update_Blocks|score_accumulator~0_combout\)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder0~2_combout\,
	datab => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	datac => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datae => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	combout => \Update_Blocks|Decoder0~54_combout\);

-- Location: MLABCELL_X8_Y39_N33
\Update_Blocks|Decoder3~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~53_combout\ = ( \Update_Blocks|LessThan26~0_combout\ & ( !\Update_Blocks|block_index4[0]~1_combout\ & ( (\Update_Blocks|block_index4[1]~2_combout\ & (!\Update_Blocks|block_index4[5]~5_combout\ & 
-- (\Update_Blocks|block_index4[3]~3_combout\ & !\Update_Blocks|block_index4[4]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	datae => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	combout => \Update_Blocks|Decoder3~53_combout\);

-- Location: LABCELL_X12_Y42_N24
\Update_Blocks|blocks_t~237\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~237_combout\ = ( \Update_Blocks|LessThan22~0_combout\ & ( \Update_Blocks|block_index3[1]~2_combout\ & ( (!\Update_Blocks|block_index3[5]~5_combout\ & (!\Update_Blocks|block_index3[0]~1_combout\ & 
-- (!\Update_Blocks|block_index3[4]~4_combout\ & \Update_Blocks|block_index3[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datad => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	datae => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	combout => \Update_Blocks|blocks_t~237_combout\);

-- Location: LABCELL_X11_Y41_N30
\Update_Blocks|blocks_t~238\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~238_combout\ = ( \Update_Blocks|Decoder1~49_combout\ & ( (!\Update_Blocks|Equal1~0_combout\ & \Update_Blocks|Mux5~19_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datab => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder1~49_combout\,
	combout => \Update_Blocks|blocks_t~238_combout\);

-- Location: LABCELL_X11_Y41_N0
\Update_Blocks|blocks_t~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~137_combout\ = ( \Update_Blocks|Mux6~18_combout\ & ( !\Update_Blocks|blocks_buffer\(49) & ( (!\Update_Blocks|Decoder0~54_combout\ & (!\Update_Blocks|blocks_t~238_combout\ & ((!\Update_Blocks|blocks_t~237_combout\) # 
-- (\Update_Blocks|Equal2~0_combout\)))) ) ) ) # ( !\Update_Blocks|Mux6~18_combout\ & ( !\Update_Blocks|blocks_buffer\(49) & ( (!\Update_Blocks|Decoder0~54_combout\ & !\Update_Blocks|blocks_t~238_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datab => \Update_Blocks|ALT_INV_Decoder0~54_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~237_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~238_combout\,
	datae => \Update_Blocks|ALT_INV_Mux6~18_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(49),
	combout => \Update_Blocks|blocks_t~137_combout\);

-- Location: LABCELL_X11_Y41_N6
\Update_Blocks|blocks_buffer~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~53_combout\ = ( \Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & ((!\Update_Blocks|blocks_t~137_combout\) # ((!\Update_Blocks|Update_Blocks~1_combout\ & \Update_Blocks|Decoder3~53_combout\)))) ) ) # ( 
-- !\Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & !\Update_Blocks|blocks_t~137_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011000000100011001100000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datab => \ALT_INV_rst_blocks~0_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder3~53_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~137_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	combout => \Update_Blocks|blocks_buffer~53_combout\);

-- Location: FF_X11_Y41_N8
\Update_Blocks|blocks_buffer[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~53_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(49));

-- Location: MLABCELL_X15_Y41_N36
\Update_Blocks|blocks_t~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~77_combout\ = ( \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|Decoder0~54_combout\ & (!\Update_Blocks|blocks_buffer\(49) & ((!\Update_Blocks|Decoder1~49_combout\) # (\Update_Blocks|Equal1~0_combout\)))) ) ) # ( 
-- !\Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|Decoder0~54_combout\ & !\Update_Blocks|blocks_buffer\(49)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011010000000000001101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datab => \Update_Blocks|ALT_INV_Decoder1~49_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder0~54_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(49),
	dataf => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	combout => \Update_Blocks|blocks_t~77_combout\);

-- Location: LABCELL_X17_Y40_N3
\Update_Blocks|Decoder0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~3_combout\ = ( !\Update_Blocks|Add9~2_combout\ & ( (\Update_Blocks|Add7~3_combout\ & (!\Update_Blocks|Add7~2_combout\ & (\Update_Blocks|block_index1[5]~1_combout\ & \Update_Blocks|Mux0~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add7~3_combout\,
	datab => \Update_Blocks|ALT_INV_Add7~2_combout\,
	datac => \Update_Blocks|ALT_INV_block_index1[5]~1_combout\,
	datad => \Update_Blocks|ALT_INV_Mux0~4_combout\,
	dataf => \Update_Blocks|ALT_INV_Add9~2_combout\,
	combout => \Update_Blocks|Decoder0~3_combout\);

-- Location: LABCELL_X16_Y40_N33
\Update_Blocks|Decoder0~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~55_combout\ = ( \Update_Blocks|block_index1[4]~2_combout\ & ( \Update_Blocks|Mux4~19_combout\ & ( (!\Update_Blocks|block_index1[3]~3_combout\ & (!\Update_Blocks|score_accumulator~0_combout\ & \Update_Blocks|Decoder0~3_combout\)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~3_combout\,
	datae => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	combout => \Update_Blocks|Decoder0~55_combout\);

-- Location: LABCELL_X16_Y40_N24
\Update_Blocks|Decoder1~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~50_combout\ = ( \Update_Blocks|block_index2[0]~2_combout\ & ( \Update_Blocks|points_per_block~0_combout\ & ( (\Update_Blocks|block_index2[3]~4_combout\ & (!\Update_Blocks|points_per_block~1_combout\ & 
-- (!\Update_Blocks|block_index2[1]~3_combout\ & !\Update_Blocks|block_index2[5]~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datab => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datad => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	datae => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	combout => \Update_Blocks|Decoder1~50_combout\);

-- Location: LABCELL_X12_Y41_N9
\Update_Blocks|blocks_t~240\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~240_combout\ = ( !\Update_Blocks|Equal1~0_combout\ & ( (\Update_Blocks|Decoder1~50_combout\ & \Update_Blocks|Mux5~19_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder1~50_combout\,
	datad => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	combout => \Update_Blocks|blocks_t~240_combout\);

-- Location: LABCELL_X10_Y41_N27
\Update_Blocks|blocks_t~239\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~239_combout\ = ( \Update_Blocks|block_index3[0]~1_combout\ & ( !\Update_Blocks|block_index3[5]~5_combout\ & ( (!\Update_Blocks|block_index3[1]~2_combout\ & (!\Update_Blocks|block_index3[4]~4_combout\ & 
-- (\Update_Blocks|LessThan22~0_combout\ & \Update_Blocks|block_index3[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datac => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	datad => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	datae => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	combout => \Update_Blocks|blocks_t~239_combout\);

-- Location: LABCELL_X11_Y41_N42
\Update_Blocks|blocks_t~138\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~138_combout\ = ( \Update_Blocks|Mux6~18_combout\ & ( !\Update_Blocks|blocks_buffer\(50) & ( (!\Update_Blocks|blocks_t~240_combout\ & (!\Update_Blocks|Decoder0~55_combout\ & ((!\Update_Blocks|blocks_t~239_combout\) # 
-- (\Update_Blocks|Equal2~0_combout\)))) ) ) ) # ( !\Update_Blocks|Mux6~18_combout\ & ( !\Update_Blocks|blocks_buffer\(50) & ( (!\Update_Blocks|blocks_t~240_combout\ & !\Update_Blocks|Decoder0~55_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000100000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_t~240_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_t~239_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder0~55_combout\,
	datad => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datae => \Update_Blocks|ALT_INV_Mux6~18_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(50),
	combout => \Update_Blocks|blocks_t~138_combout\);

-- Location: LABCELL_X10_Y38_N42
\Update_Blocks|Decoder3~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~54_combout\ = ( !\Update_Blocks|block_index4[5]~5_combout\ & ( \Update_Blocks|LessThan26~0_combout\ & ( (!\Update_Blocks|block_index4[1]~2_combout\ & (\Update_Blocks|block_index4[3]~3_combout\ & 
-- (!\Update_Blocks|block_index4[4]~4_combout\ & \Update_Blocks|block_index4[0]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datae => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	dataf => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	combout => \Update_Blocks|Decoder3~54_combout\);

-- Location: LABCELL_X11_Y41_N39
\Update_Blocks|blocks_buffer~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~54_combout\ = ( \Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & ((!\Update_Blocks|blocks_t~138_combout\) # ((!\Update_Blocks|Update_Blocks~1_combout\ & \Update_Blocks|Decoder3~54_combout\)))) ) ) # ( 
-- !\Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & !\Update_Blocks|blocks_t~138_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000110000001100100011000000110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datab => \ALT_INV_rst_blocks~0_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~138_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder3~54_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	combout => \Update_Blocks|blocks_buffer~54_combout\);

-- Location: FF_X11_Y41_N41
\Update_Blocks|blocks_buffer[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~54_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(50));

-- Location: LABCELL_X16_Y40_N54
\Update_Blocks|blocks_t~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~78_combout\ = ( \Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Decoder1~50_combout\ & ( (!\Update_Blocks|Decoder0~55_combout\ & (\Update_Blocks|Equal1~0_combout\ & !\Update_Blocks|blocks_buffer\(50))) ) ) ) # ( 
-- !\Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Decoder1~50_combout\ & ( (!\Update_Blocks|Decoder0~55_combout\ & !\Update_Blocks|blocks_buffer\(50)) ) ) ) # ( \Update_Blocks|Mux5~19_combout\ & ( !\Update_Blocks|Decoder1~50_combout\ & ( 
-- (!\Update_Blocks|Decoder0~55_combout\ & !\Update_Blocks|blocks_buffer\(50)) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( !\Update_Blocks|Decoder1~50_combout\ & ( (!\Update_Blocks|Decoder0~55_combout\ & !\Update_Blocks|blocks_buffer\(50)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000010100000101000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder0~55_combout\,
	datab => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(50),
	datae => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder1~50_combout\,
	combout => \Update_Blocks|blocks_t~78_combout\);

-- Location: MLABCELL_X15_Y40_N18
\Update_Blocks|Decoder1~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~48_combout\ = ( \Update_Blocks|block_index2[3]~4_combout\ & ( !\Update_Blocks|block_index2[5]~6_combout\ & ( (\Update_Blocks|block_index2[0]~2_combout\ & (\Update_Blocks|block_index2[1]~3_combout\ & 
-- (\Update_Blocks|points_per_block~0_combout\ & !\Update_Blocks|points_per_block~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datac => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datad => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	datae => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	combout => \Update_Blocks|Decoder1~48_combout\);

-- Location: LABCELL_X10_Y41_N57
\Update_Blocks|blocks_t~235\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~235_combout\ = ( \Update_Blocks|block_index3[0]~1_combout\ & ( !\Update_Blocks|block_index3[5]~5_combout\ & ( (\Update_Blocks|block_index3[1]~2_combout\ & (!\Update_Blocks|block_index3[4]~4_combout\ & 
-- (\Update_Blocks|LessThan22~0_combout\ & \Update_Blocks|block_index3[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datac => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	datad => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	datae => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	combout => \Update_Blocks|blocks_t~235_combout\);

-- Location: LABCELL_X11_Y41_N27
\Update_Blocks|blocks_t~236\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~236_combout\ = ( !\Update_Blocks|Equal1~0_combout\ & ( (\Update_Blocks|Mux5~19_combout\ & \Update_Blocks|Decoder1~48_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder1~48_combout\,
	dataf => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	combout => \Update_Blocks|blocks_t~236_combout\);

-- Location: MLABCELL_X15_Y40_N30
\Update_Blocks|Decoder0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~53_combout\ = (!\Update_Blocks|score_accumulator~0_combout\ & (\Update_Blocks|Mux4~19_combout\ & (!\Update_Blocks|block_index1[3]~3_combout\ & \Update_Blocks|Decoder0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datab => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	datac => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~10_combout\,
	combout => \Update_Blocks|Decoder0~53_combout\);

-- Location: LABCELL_X11_Y41_N54
\Update_Blocks|blocks_t~136\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~136_combout\ = ( \Update_Blocks|Mux6~18_combout\ & ( !\Update_Blocks|blocks_buffer\(48) & ( (!\Update_Blocks|blocks_t~236_combout\ & (!\Update_Blocks|Decoder0~53_combout\ & ((!\Update_Blocks|blocks_t~235_combout\) # 
-- (\Update_Blocks|Equal2~0_combout\)))) ) ) ) # ( !\Update_Blocks|Mux6~18_combout\ & ( !\Update_Blocks|blocks_buffer\(48) & ( (!\Update_Blocks|blocks_t~236_combout\ & !\Update_Blocks|Decoder0~53_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000110100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_t~235_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~236_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~53_combout\,
	datae => \Update_Blocks|ALT_INV_Mux6~18_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(48),
	combout => \Update_Blocks|blocks_t~136_combout\);

-- Location: MLABCELL_X8_Y39_N36
\Update_Blocks|Decoder3~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~52_combout\ = ( \Update_Blocks|LessThan26~0_combout\ & ( !\Update_Blocks|block_index4[4]~4_combout\ & ( (\Update_Blocks|block_index4[0]~1_combout\ & (!\Update_Blocks|block_index4[5]~5_combout\ & 
-- (\Update_Blocks|block_index4[1]~2_combout\ & \Update_Blocks|block_index4[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datae => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	combout => \Update_Blocks|Decoder3~52_combout\);

-- Location: LABCELL_X11_Y41_N24
\Update_Blocks|blocks_buffer~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~52_combout\ = ( \Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & ((!\Update_Blocks|blocks_t~136_combout\) # ((!\Update_Blocks|Update_Blocks~1_combout\ & \Update_Blocks|Decoder3~52_combout\)))) ) ) # ( 
-- !\Update_Blocks|Mux7~19_combout\ & ( (!\Update_Blocks|blocks_t~136_combout\ & \rst_blocks~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001100100010001000110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_t~136_combout\,
	datab => \ALT_INV_rst_blocks~0_combout\,
	datac => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder3~52_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	combout => \Update_Blocks|blocks_buffer~52_combout\);

-- Location: FF_X11_Y41_N26
\Update_Blocks|blocks_buffer[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~52_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(48));

-- Location: MLABCELL_X15_Y40_N24
\Update_Blocks|blocks_t~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~76_combout\ = ( !\Update_Blocks|Decoder0~53_combout\ & ( (!\Update_Blocks|blocks_buffer\(48) & ((!\Update_Blocks|Mux5~19_combout\) # ((!\Update_Blocks|Decoder1~48_combout\) # (\Update_Blocks|Equal1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101100000000111110110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	datab => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder1~48_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(48),
	dataf => \Update_Blocks|ALT_INV_Decoder0~53_combout\,
	combout => \Update_Blocks|blocks_t~76_combout\);

-- Location: LABCELL_X16_Y41_N18
\Update_Blocks|Mux6~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux6~15_combout\ = ( \Update_Blocks|blocks_t~78_combout\ & ( \Update_Blocks|blocks_t~76_combout\ & ( ((!\Update_Blocks|block_index3[1]~2_combout\ & (\Update_Blocks|blocks_t~79_combout\)) # (\Update_Blocks|block_index3[1]~2_combout\ & 
-- ((\Update_Blocks|blocks_t~77_combout\)))) # (\Update_Blocks|block_index3[0]~1_combout\) ) ) ) # ( !\Update_Blocks|blocks_t~78_combout\ & ( \Update_Blocks|blocks_t~76_combout\ & ( (!\Update_Blocks|block_index3[1]~2_combout\ & 
-- (\Update_Blocks|blocks_t~79_combout\ & ((!\Update_Blocks|block_index3[0]~1_combout\)))) # (\Update_Blocks|block_index3[1]~2_combout\ & (((\Update_Blocks|block_index3[0]~1_combout\) # (\Update_Blocks|blocks_t~77_combout\)))) ) ) ) # ( 
-- \Update_Blocks|blocks_t~78_combout\ & ( !\Update_Blocks|blocks_t~76_combout\ & ( (!\Update_Blocks|block_index3[1]~2_combout\ & (((\Update_Blocks|block_index3[0]~1_combout\)) # (\Update_Blocks|blocks_t~79_combout\))) # 
-- (\Update_Blocks|block_index3[1]~2_combout\ & (((\Update_Blocks|blocks_t~77_combout\ & !\Update_Blocks|block_index3[0]~1_combout\)))) ) ) ) # ( !\Update_Blocks|blocks_t~78_combout\ & ( !\Update_Blocks|blocks_t~76_combout\ & ( 
-- (!\Update_Blocks|block_index3[0]~1_combout\ & ((!\Update_Blocks|block_index3[1]~2_combout\ & (\Update_Blocks|blocks_t~79_combout\)) # (\Update_Blocks|block_index3[1]~2_combout\ & ((\Update_Blocks|blocks_t~77_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001111010101000100111010101010010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_t~79_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~77_combout\,
	datad => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~78_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~76_combout\,
	combout => \Update_Blocks|Mux6~15_combout\);

-- Location: LABCELL_X10_Y38_N54
\Update_Blocks|Decoder3~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~58_combout\ = ( \Update_Blocks|block_index4[3]~3_combout\ & ( !\Update_Blocks|block_index4[4]~4_combout\ & ( (!\Update_Blocks|block_index4[1]~2_combout\ & (!\Update_Blocks|block_index4[5]~5_combout\ & 
-- (\Update_Blocks|block_index4[0]~1_combout\ & !\Update_Blocks|LessThan26~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datad => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	datae => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	combout => \Update_Blocks|Decoder3~58_combout\);

-- Location: LABCELL_X13_Y39_N15
\Update_Blocks|blocks_buffer~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~58_combout\ = ( \Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & ((!\Update_Blocks|blocks_t~142_combout\) # ((!\Update_Blocks|Update_Blocks~1_combout\ & \Update_Blocks|Decoder3~58_combout\)))) ) ) # ( 
-- !\Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & !\Update_Blocks|blocks_t~142_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011000000100011001100000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datab => \ALT_INV_rst_blocks~0_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder3~58_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~142_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	combout => \Update_Blocks|blocks_buffer~58_combout\);

-- Location: FF_X13_Y39_N17
\Update_Blocks|blocks_buffer[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~58_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(54));

-- Location: MLABCELL_X15_Y39_N39
\Update_Blocks|Decoder0~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~46_combout\ = ( \Update_Blocks|Mux4~19_combout\ & ( (!\Update_Blocks|block_index1[2]~6_combout\ & (!\Update_Blocks|block_index1[3]~3_combout\ & !\Update_Blocks|score_accumulator~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Blocks|ALT_INV_block_index1[2]~6_combout\,
	datac => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	datad => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	combout => \Update_Blocks|Decoder0~46_combout\);

-- Location: MLABCELL_X15_Y41_N42
\Update_Blocks|Decoder1~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~54_combout\ = ( \Update_Blocks|block_index2[0]~2_combout\ & ( !\Update_Blocks|points_per_block~1_combout\ & ( (!\Update_Blocks|points_per_block~0_combout\ & (!\Update_Blocks|block_index2[1]~3_combout\ & 
-- (!\Update_Blocks|block_index2[5]~6_combout\ & \Update_Blocks|block_index2[3]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	datad => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datae => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	combout => \Update_Blocks|Decoder1~54_combout\);

-- Location: LABCELL_X16_Y41_N45
\Update_Blocks|blocks_t~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~82_combout\ = ( \Update_Blocks|Decoder1~54_combout\ & ( \Update_Blocks|Mux5~19_combout\ & ( (\Update_Blocks|Equal1~0_combout\ & (!\Update_Blocks|blocks_buffer\(54) & ((!\Update_Blocks|Decoder0~14_combout\) # 
-- (!\Update_Blocks|Decoder0~46_combout\)))) ) ) ) # ( !\Update_Blocks|Decoder1~54_combout\ & ( \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(54) & ((!\Update_Blocks|Decoder0~14_combout\) # (!\Update_Blocks|Decoder0~46_combout\))) ) ) ) 
-- # ( \Update_Blocks|Decoder1~54_combout\ & ( !\Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(54) & ((!\Update_Blocks|Decoder0~14_combout\) # (!\Update_Blocks|Decoder0~46_combout\))) ) ) ) # ( !\Update_Blocks|Decoder1~54_combout\ & ( 
-- !\Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(54) & ((!\Update_Blocks|Decoder0~14_combout\) # (!\Update_Blocks|Decoder0~46_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011000000110011001100000011001100110000000100010001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(54),
	datac => \Update_Blocks|ALT_INV_Decoder0~14_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~46_combout\,
	datae => \Update_Blocks|ALT_INV_Decoder1~54_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	combout => \Update_Blocks|blocks_t~82_combout\);

-- Location: MLABCELL_X8_Y39_N57
\Update_Blocks|Decoder3~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~59_combout\ = ( \Update_Blocks|block_index4[3]~3_combout\ & ( !\Update_Blocks|LessThan26~0_combout\ & ( (!\Update_Blocks|block_index4[0]~1_combout\ & (!\Update_Blocks|block_index4[4]~4_combout\ & 
-- (!\Update_Blocks|block_index4[5]~5_combout\ & !\Update_Blocks|block_index4[1]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datae => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	dataf => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	combout => \Update_Blocks|Decoder3~59_combout\);

-- Location: MLABCELL_X15_Y37_N45
\Update_Blocks|Decoder1~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~55_combout\ = ( !\Update_Blocks|points_per_block~1_combout\ & ( !\Update_Blocks|block_index2[0]~2_combout\ & ( (!\Update_Blocks|block_index2[1]~3_combout\ & (\Update_Blocks|block_index2[3]~4_combout\ & 
-- (!\Update_Blocks|block_index2[5]~6_combout\ & !\Update_Blocks|points_per_block~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	datad => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datae => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	combout => \Update_Blocks|Decoder1~55_combout\);

-- Location: LABCELL_X13_Y37_N42
\Update_Blocks|blocks_t~248\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~248_combout\ = ( \Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Equal1~0_combout\ & ( (!\Update_Blocks|blocks_buffer\(55) & ((!\Update_Blocks|Decoder0~15_combout\) # (!\Update_Blocks|Decoder0~46_combout\))) ) ) ) # ( 
-- !\Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Equal1~0_combout\ & ( (!\Update_Blocks|blocks_buffer\(55) & ((!\Update_Blocks|Decoder0~15_combout\) # (!\Update_Blocks|Decoder0~46_combout\))) ) ) ) # ( \Update_Blocks|Mux5~19_combout\ & ( 
-- !\Update_Blocks|Equal1~0_combout\ & ( (!\Update_Blocks|Decoder1~55_combout\ & (!\Update_Blocks|blocks_buffer\(55) & ((!\Update_Blocks|Decoder0~15_combout\) # (!\Update_Blocks|Decoder0~46_combout\)))) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( 
-- !\Update_Blocks|Equal1~0_combout\ & ( (!\Update_Blocks|blocks_buffer\(55) & ((!\Update_Blocks|Decoder0~15_combout\) # (!\Update_Blocks|Decoder0~46_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000000000101010000000000011111100000000001111110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder1~55_combout\,
	datab => \Update_Blocks|ALT_INV_Decoder0~15_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder0~46_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(55),
	datae => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	combout => \Update_Blocks|blocks_t~248_combout\);

-- Location: LABCELL_X13_Y39_N24
\Update_Blocks|blocks_t~143\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~143_combout\ = ( \Update_Blocks|Mux6~18_combout\ & ( \Update_Blocks|blocks_t~248_combout\ & ( (((!\Update_Blocks|blocks_t~163_combout\) # (\Update_Blocks|Equal2~0_combout\)) # (\Update_Blocks|block_index3[5]~5_combout\)) # 
-- (\Update_Blocks|block_index3[4]~4_combout\) ) ) ) # ( !\Update_Blocks|Mux6~18_combout\ & ( \Update_Blocks|blocks_t~248_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	datac => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~163_combout\,
	datae => \Update_Blocks|ALT_INV_Mux6~18_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~248_combout\,
	combout => \Update_Blocks|blocks_t~143_combout\);

-- Location: LABCELL_X13_Y39_N39
\Update_Blocks|blocks_buffer~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~59_combout\ = ( \Update_Blocks|blocks_t~143_combout\ & ( (!\Update_Blocks|Update_Blocks~1_combout\ & (\rst_blocks~0_combout\ & (\Update_Blocks|Mux7~19_combout\ & \Update_Blocks|Decoder3~59_combout\))) ) ) # ( 
-- !\Update_Blocks|blocks_t~143_combout\ & ( \rst_blocks~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datab => \ALT_INV_rst_blocks~0_combout\,
	datac => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder3~59_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~143_combout\,
	combout => \Update_Blocks|blocks_buffer~59_combout\);

-- Location: FF_X13_Y39_N41
\Update_Blocks|blocks_buffer[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~59_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(55));

-- Location: LABCELL_X16_Y41_N3
\Update_Blocks|blocks_t~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~83_combout\ = ( \Update_Blocks|Decoder0~46_combout\ & ( \Update_Blocks|Decoder1~55_combout\ & ( (!\Update_Blocks|blocks_buffer\(55) & (!\Update_Blocks|Decoder0~15_combout\ & ((!\Update_Blocks|Mux5~19_combout\) # 
-- (\Update_Blocks|Equal1~0_combout\)))) ) ) ) # ( !\Update_Blocks|Decoder0~46_combout\ & ( \Update_Blocks|Decoder1~55_combout\ & ( (!\Update_Blocks|blocks_buffer\(55) & ((!\Update_Blocks|Mux5~19_combout\) # (\Update_Blocks|Equal1~0_combout\))) ) ) ) # ( 
-- \Update_Blocks|Decoder0~46_combout\ & ( !\Update_Blocks|Decoder1~55_combout\ & ( (!\Update_Blocks|blocks_buffer\(55) & !\Update_Blocks|Decoder0~15_combout\) ) ) ) # ( !\Update_Blocks|Decoder0~46_combout\ & ( !\Update_Blocks|Decoder1~55_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(55) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011000000000011000100110001001100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(55),
	datac => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~15_combout\,
	datae => \Update_Blocks|ALT_INV_Decoder0~46_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder1~55_combout\,
	combout => \Update_Blocks|blocks_t~83_combout\);

-- Location: LABCELL_X16_Y41_N24
\Update_Blocks|Decoder0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~57_combout\ = ( \Update_Blocks|Mux4~19_combout\ & ( (!\Update_Blocks|block_index1[2]~6_combout\ & (!\Update_Blocks|block_index1[3]~3_combout\ & (\Update_Blocks|Decoder0~12_combout\ & !\Update_Blocks|score_accumulator~0_combout\))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index1[2]~6_combout\,
	datab => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder0~12_combout\,
	datad => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	combout => \Update_Blocks|Decoder0~57_combout\);

-- Location: MLABCELL_X8_Y39_N30
\Update_Blocks|Decoder3~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~56_combout\ = ( \Update_Blocks|block_index4[0]~1_combout\ & ( !\Update_Blocks|LessThan26~0_combout\ & ( (\Update_Blocks|block_index4[1]~2_combout\ & (!\Update_Blocks|block_index4[5]~5_combout\ & 
-- (!\Update_Blocks|block_index4[4]~4_combout\ & \Update_Blocks|block_index4[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datae => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	dataf => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	combout => \Update_Blocks|Decoder3~56_combout\);

-- Location: LABCELL_X16_Y41_N6
\Update_Blocks|Decoder1~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~52_combout\ = ( \Update_Blocks|block_index2[0]~2_combout\ & ( \Update_Blocks|block_index2[1]~3_combout\ & ( (!\Update_Blocks|points_per_block~0_combout\ & (!\Update_Blocks|points_per_block~1_combout\ & 
-- (\Update_Blocks|block_index2[3]~4_combout\ & !\Update_Blocks|block_index2[5]~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datab => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datad => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	datae => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	combout => \Update_Blocks|Decoder1~52_combout\);

-- Location: LABCELL_X16_Y41_N15
\Update_Blocks|blocks_t~244\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~244_combout\ = ( \Update_Blocks|Decoder1~52_combout\ & ( (\Update_Blocks|Mux5~19_combout\ & !\Update_Blocks|Equal1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	datad => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder1~52_combout\,
	combout => \Update_Blocks|blocks_t~244_combout\);

-- Location: MLABCELL_X15_Y41_N21
\Update_Blocks|blocks_t~243\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~243_combout\ = ( \Update_Blocks|block_index3[0]~1_combout\ & ( !\Update_Blocks|block_index3[5]~5_combout\ & ( (\Update_Blocks|block_index3[1]~2_combout\ & (!\Update_Blocks|LessThan22~0_combout\ & 
-- (\Update_Blocks|block_index3[3]~3_combout\ & !\Update_Blocks|block_index3[4]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datab => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	datad => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datae => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	combout => \Update_Blocks|blocks_t~243_combout\);

-- Location: LABCELL_X16_Y41_N30
\Update_Blocks|blocks_t~140\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~140_combout\ = ( \Update_Blocks|blocks_t~243_combout\ & ( \Update_Blocks|Mux6~18_combout\ & ( (!\Update_Blocks|Decoder0~57_combout\ & (!\Update_Blocks|blocks_t~244_combout\ & (!\Update_Blocks|blocks_buffer\(52) & 
-- \Update_Blocks|Equal2~0_combout\))) ) ) ) # ( !\Update_Blocks|blocks_t~243_combout\ & ( \Update_Blocks|Mux6~18_combout\ & ( (!\Update_Blocks|Decoder0~57_combout\ & (!\Update_Blocks|blocks_t~244_combout\ & !\Update_Blocks|blocks_buffer\(52))) ) ) ) # ( 
-- \Update_Blocks|blocks_t~243_combout\ & ( !\Update_Blocks|Mux6~18_combout\ & ( (!\Update_Blocks|Decoder0~57_combout\ & (!\Update_Blocks|blocks_t~244_combout\ & !\Update_Blocks|blocks_buffer\(52))) ) ) ) # ( !\Update_Blocks|blocks_t~243_combout\ & ( 
-- !\Update_Blocks|Mux6~18_combout\ & ( (!\Update_Blocks|Decoder0~57_combout\ & (!\Update_Blocks|blocks_t~244_combout\ & !\Update_Blocks|blocks_buffer\(52))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000010000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder0~57_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_t~244_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(52),
	datad => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~243_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux6~18_combout\,
	combout => \Update_Blocks|blocks_t~140_combout\);

-- Location: LABCELL_X11_Y41_N36
\Update_Blocks|blocks_buffer~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~56_combout\ = ( \Update_Blocks|blocks_t~140_combout\ & ( (!\Update_Blocks|Update_Blocks~1_combout\ & (\rst_blocks~0_combout\ & (\Update_Blocks|Decoder3~56_combout\ & \Update_Blocks|Mux7~19_combout\))) ) ) # ( 
-- !\Update_Blocks|blocks_t~140_combout\ & ( \rst_blocks~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datab => \ALT_INV_rst_blocks~0_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder3~56_combout\,
	datad => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~140_combout\,
	combout => \Update_Blocks|blocks_buffer~56_combout\);

-- Location: FF_X11_Y41_N38
\Update_Blocks|blocks_buffer[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~56_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(52));

-- Location: LABCELL_X16_Y41_N36
\Update_Blocks|blocks_t~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~80_combout\ = ( \Update_Blocks|Decoder1~52_combout\ & ( (!\Update_Blocks|Decoder0~57_combout\ & (!\Update_Blocks|blocks_buffer\(52) & ((!\Update_Blocks|Mux5~19_combout\) # (\Update_Blocks|Equal1~0_combout\)))) ) ) # ( 
-- !\Update_Blocks|Decoder1~52_combout\ & ( (!\Update_Blocks|Decoder0~57_combout\ & !\Update_Blocks|blocks_buffer\(52)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011010000000000001101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datab => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder0~57_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(52),
	dataf => \Update_Blocks|ALT_INV_Decoder1~52_combout\,
	combout => \Update_Blocks|blocks_t~80_combout\);

-- Location: MLABCELL_X15_Y41_N6
\Update_Blocks|blocks_t~245\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~245_combout\ = ( !\Update_Blocks|block_index3[4]~4_combout\ & ( \Update_Blocks|block_index3[1]~2_combout\ & ( (!\Update_Blocks|block_index3[0]~1_combout\ & (!\Update_Blocks|LessThan22~0_combout\ & 
-- (!\Update_Blocks|block_index3[5]~5_combout\ & \Update_Blocks|block_index3[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	datab => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	datad => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	datae => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	combout => \Update_Blocks|blocks_t~245_combout\);

-- Location: LABCELL_X16_Y41_N51
\Update_Blocks|Decoder1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~53_combout\ = ( !\Update_Blocks|points_per_block~1_combout\ & ( \Update_Blocks|block_index2[3]~4_combout\ & ( (!\Update_Blocks|points_per_block~0_combout\ & (\Update_Blocks|block_index2[1]~3_combout\ & 
-- (!\Update_Blocks|block_index2[5]~6_combout\ & !\Update_Blocks|block_index2[0]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	datad => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	datae => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	combout => \Update_Blocks|Decoder1~53_combout\);

-- Location: LABCELL_X13_Y39_N33
\Update_Blocks|blocks_t~246\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~246_combout\ = ( \Update_Blocks|Decoder1~53_combout\ & ( (\Update_Blocks|Mux5~19_combout\ & !\Update_Blocks|Equal1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	datad => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder1~53_combout\,
	combout => \Update_Blocks|blocks_t~246_combout\);

-- Location: LABCELL_X16_Y41_N27
\Update_Blocks|Decoder0~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~58_combout\ = ( \Update_Blocks|Mux4~19_combout\ & ( (!\Update_Blocks|block_index1[2]~6_combout\ & (!\Update_Blocks|block_index1[3]~3_combout\ & (\Update_Blocks|Decoder0~13_combout\ & !\Update_Blocks|score_accumulator~0_combout\))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index1[2]~6_combout\,
	datab => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder0~13_combout\,
	datad => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	combout => \Update_Blocks|Decoder0~58_combout\);

-- Location: LABCELL_X13_Y39_N48
\Update_Blocks|blocks_t~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~141_combout\ = ( \Update_Blocks|Mux6~18_combout\ & ( !\Update_Blocks|blocks_buffer\(53) & ( (!\Update_Blocks|blocks_t~246_combout\ & (!\Update_Blocks|Decoder0~58_combout\ & ((!\Update_Blocks|blocks_t~245_combout\) # 
-- (\Update_Blocks|Equal2~0_combout\)))) ) ) ) # ( !\Update_Blocks|Mux6~18_combout\ & ( !\Update_Blocks|blocks_buffer\(53) & ( (!\Update_Blocks|blocks_t~246_combout\ & !\Update_Blocks|Decoder0~58_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000110100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_t~245_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~246_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~58_combout\,
	datae => \Update_Blocks|ALT_INV_Mux6~18_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(53),
	combout => \Update_Blocks|blocks_t~141_combout\);

-- Location: LABCELL_X9_Y38_N42
\Update_Blocks|Decoder3~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~57_combout\ = ( \Update_Blocks|block_index4[1]~2_combout\ & ( !\Update_Blocks|LessThan26~0_combout\ & ( (!\Update_Blocks|block_index4[4]~4_combout\ & (\Update_Blocks|block_index4[3]~3_combout\ & 
-- (!\Update_Blocks|block_index4[5]~5_combout\ & !\Update_Blocks|block_index4[0]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datae => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	combout => \Update_Blocks|Decoder3~57_combout\);

-- Location: LABCELL_X13_Y39_N12
\Update_Blocks|blocks_buffer~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~57_combout\ = ( \Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & ((!\Update_Blocks|blocks_t~141_combout\) # ((!\Update_Blocks|Update_Blocks~1_combout\ & \Update_Blocks|Decoder3~57_combout\)))) ) ) # ( 
-- !\Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & !\Update_Blocks|blocks_t~141_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000110000001100100011000000110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datab => \ALT_INV_rst_blocks~0_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~141_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder3~57_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	combout => \Update_Blocks|blocks_buffer~57_combout\);

-- Location: FF_X13_Y39_N14
\Update_Blocks|blocks_buffer[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~57_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(53));

-- Location: LABCELL_X16_Y41_N39
\Update_Blocks|blocks_t~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~81_combout\ = ( \Update_Blocks|Decoder1~53_combout\ & ( (!\Update_Blocks|blocks_buffer\(53) & (!\Update_Blocks|Decoder0~58_combout\ & ((!\Update_Blocks|Mux5~19_combout\) # (\Update_Blocks|Equal1~0_combout\)))) ) ) # ( 
-- !\Update_Blocks|Decoder1~53_combout\ & ( (!\Update_Blocks|blocks_buffer\(53) & !\Update_Blocks|Decoder0~58_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011010000000000001101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datab => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(53),
	datad => \Update_Blocks|ALT_INV_Decoder0~58_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder1~53_combout\,
	combout => \Update_Blocks|blocks_t~81_combout\);

-- Location: LABCELL_X16_Y41_N54
\Update_Blocks|Mux6~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux6~16_combout\ = ( \Update_Blocks|blocks_t~80_combout\ & ( \Update_Blocks|blocks_t~81_combout\ & ( ((!\Update_Blocks|block_index3[0]~1_combout\ & ((\Update_Blocks|blocks_t~83_combout\))) # (\Update_Blocks|block_index3[0]~1_combout\ & 
-- (\Update_Blocks|blocks_t~82_combout\))) # (\Update_Blocks|block_index3[1]~2_combout\) ) ) ) # ( !\Update_Blocks|blocks_t~80_combout\ & ( \Update_Blocks|blocks_t~81_combout\ & ( (!\Update_Blocks|block_index3[1]~2_combout\ & 
-- ((!\Update_Blocks|block_index3[0]~1_combout\ & ((\Update_Blocks|blocks_t~83_combout\))) # (\Update_Blocks|block_index3[0]~1_combout\ & (\Update_Blocks|blocks_t~82_combout\)))) # (\Update_Blocks|block_index3[1]~2_combout\ & 
-- (((!\Update_Blocks|block_index3[0]~1_combout\)))) ) ) ) # ( \Update_Blocks|blocks_t~80_combout\ & ( !\Update_Blocks|blocks_t~81_combout\ & ( (!\Update_Blocks|block_index3[1]~2_combout\ & ((!\Update_Blocks|block_index3[0]~1_combout\ & 
-- ((\Update_Blocks|blocks_t~83_combout\))) # (\Update_Blocks|block_index3[0]~1_combout\ & (\Update_Blocks|blocks_t~82_combout\)))) # (\Update_Blocks|block_index3[1]~2_combout\ & (((\Update_Blocks|block_index3[0]~1_combout\)))) ) ) ) # ( 
-- !\Update_Blocks|blocks_t~80_combout\ & ( !\Update_Blocks|blocks_t~81_combout\ & ( (!\Update_Blocks|block_index3[1]~2_combout\ & ((!\Update_Blocks|block_index3[0]~1_combout\ & ((\Update_Blocks|blocks_t~83_combout\))) # 
-- (\Update_Blocks|block_index3[0]~1_combout\ & (\Update_Blocks|blocks_t~82_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011101011111001000100101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_t~82_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~83_combout\,
	datad => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~80_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~81_combout\,
	combout => \Update_Blocks|Mux6~16_combout\);

-- Location: LABCELL_X17_Y37_N3
\Update_Blocks|Decoder1~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~58_combout\ = ( \Update_Blocks|points_per_block~0_combout\ & ( \Update_Blocks|block_index2[0]~2_combout\ & ( (!\Update_Blocks|points_per_block~1_combout\ & (!\Update_Blocks|block_index2[3]~4_combout\ & 
-- (!\Update_Blocks|block_index2[1]~3_combout\ & !\Update_Blocks|block_index2[5]~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datad => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	datae => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	combout => \Update_Blocks|Decoder1~58_combout\);

-- Location: LABCELL_X24_Y38_N36
\Update_Blocks|Add9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add9~0_combout\ = ( \Update_Blocks|ball_col_next[9]~1_combout\ & ( \Update_Blocks|Add7~1_combout\ & ( (!\Update_Blocks|Add6~2_combout\ & (\Update_Blocks|Add6~1_combout\ & (\Update_Blocks|Add6~0_combout\))) # (\Update_Blocks|Add6~2_combout\ 
-- & (!\Update_Blocks|Add6~1_combout\ & ((!\Update_Blocks|Add6~0_combout\) # (\Update_Blocks|ball_col_next[8]~0_combout\)))) ) ) ) # ( !\Update_Blocks|ball_col_next[9]~1_combout\ & ( \Update_Blocks|Add7~1_combout\ & ( (!\Update_Blocks|Add6~2_combout\ & 
-- (!\Update_Blocks|Add6~1_combout\ $ (((\Update_Blocks|ball_col_next[8]~0_combout\) # (\Update_Blocks|Add6~0_combout\))))) # (\Update_Blocks|Add6~2_combout\ & (!\Update_Blocks|Add6~1_combout\ & ((!\Update_Blocks|Add6~0_combout\) # 
-- (!\Update_Blocks|ball_col_next[8]~0_combout\)))) ) ) ) # ( \Update_Blocks|ball_col_next[9]~1_combout\ & ( !\Update_Blocks|Add7~1_combout\ & ( (!\Update_Blocks|Add6~2_combout\ & ((!\Update_Blocks|Add6~1_combout\ & (!\Update_Blocks|Add6~0_combout\ & 
-- \Update_Blocks|ball_col_next[8]~0_combout\)) # (\Update_Blocks|Add6~1_combout\ & (\Update_Blocks|Add6~0_combout\)))) # (\Update_Blocks|Add6~2_combout\ & (!\Update_Blocks|Add6~1_combout\)) ) ) ) # ( !\Update_Blocks|ball_col_next[9]~1_combout\ & ( 
-- !\Update_Blocks|Add7~1_combout\ & ( (!\Update_Blocks|Add6~2_combout\ & (\Update_Blocks|Add6~1_combout\ & ((!\Update_Blocks|ball_col_next[8]~0_combout\) # (\Update_Blocks|Add6~0_combout\)))) # (\Update_Blocks|Add6~2_combout\ & 
-- (!\Update_Blocks|Add6~1_combout\ & (!\Update_Blocks|Add6~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001001000010010001101100011011000110011000100100001001000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add6~2_combout\,
	datab => \Update_Blocks|ALT_INV_Add6~1_combout\,
	datac => \Update_Blocks|ALT_INV_Add6~0_combout\,
	datad => \Update_Blocks|ALT_INV_ball_col_next[8]~0_combout\,
	datae => \Update_Blocks|ALT_INV_ball_col_next[9]~1_combout\,
	dataf => \Update_Blocks|ALT_INV_Add7~1_combout\,
	combout => \Update_Blocks|Add9~0_combout\);

-- Location: MLABCELL_X21_Y40_N48
\Update_Blocks|Decoder0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~18_combout\ = ( !\Update_Blocks|Add9~2_combout\ & ( (\Update_Blocks|block_index1[5]~1_combout\ & (\Update_Blocks|Mux0~4_combout\ & (\Update_Blocks|Add9~0_combout\ & \Update_Blocks|Add9~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index1[5]~1_combout\,
	datab => \Update_Blocks|ALT_INV_Mux0~4_combout\,
	datac => \Update_Blocks|ALT_INV_Add9~0_combout\,
	datad => \Update_Blocks|ALT_INV_Add9~3_combout\,
	dataf => \Update_Blocks|ALT_INV_Add9~2_combout\,
	combout => \Update_Blocks|Decoder0~18_combout\);

-- Location: LABCELL_X18_Y41_N45
\Update_Blocks|Decoder0~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~60_combout\ = ( \Update_Blocks|Decoder0~18_combout\ & ( (\Update_Blocks|Mux4~19_combout\ & \Update_Blocks|Decoder0~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder0~14_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder0~18_combout\,
	combout => \Update_Blocks|Decoder0~60_combout\);

-- Location: LABCELL_X9_Y38_N30
\Update_Blocks|Decoder3~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~50_combout\ = ( \Update_Blocks|LessThan26~0_combout\ & ( !\Update_Blocks|block_index4[5]~5_combout\ & ( (!\Update_Blocks|block_index4[1]~2_combout\ & (\Update_Blocks|block_index4[0]~1_combout\ & 
-- (!\Update_Blocks|block_index4[4]~4_combout\ & !\Update_Blocks|block_index4[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datae => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	combout => \Update_Blocks|Decoder3~50_combout\);

-- Location: LABCELL_X16_Y38_N51
\Update_Blocks|blocks_t~251\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~251_combout\ = ( !\Update_Blocks|block_index3[4]~4_combout\ & ( !\Update_Blocks|block_index3[5]~5_combout\ & ( (\Update_Blocks|block_index3[0]~1_combout\ & (!\Update_Blocks|block_index3[3]~3_combout\ & 
-- (!\Update_Blocks|block_index3[1]~2_combout\ & \Update_Blocks|LessThan22~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datad => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	datae => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	combout => \Update_Blocks|blocks_t~251_combout\);

-- Location: LABCELL_X17_Y39_N6
\Update_Blocks|blocks_t~252\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~252_combout\ = ( !\Update_Blocks|Equal1~0_combout\ & ( (\Update_Blocks|Mux5~19_combout\ & \Update_Blocks|Decoder1~58_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder1~58_combout\,
	dataf => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	combout => \Update_Blocks|blocks_t~252_combout\);

-- Location: LABCELL_X17_Y39_N30
\Update_Blocks|blocks_t~146\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~146_combout\ = ( \Update_Blocks|Mux6~18_combout\ & ( !\Update_Blocks|blocks_t~252_combout\ & ( (!\Update_Blocks|blocks_buffer\(58) & (!\Update_Blocks|Decoder0~60_combout\ & ((!\Update_Blocks|blocks_t~251_combout\) # 
-- (\Update_Blocks|Equal2~0_combout\)))) ) ) ) # ( !\Update_Blocks|Mux6~18_combout\ & ( !\Update_Blocks|blocks_t~252_combout\ & ( (!\Update_Blocks|blocks_buffer\(58) & !\Update_Blocks|Decoder0~60_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000101100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_t~251_combout\,
	datab => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(58),
	datad => \Update_Blocks|ALT_INV_Decoder0~60_combout\,
	datae => \Update_Blocks|ALT_INV_Mux6~18_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~252_combout\,
	combout => \Update_Blocks|blocks_t~146_combout\);

-- Location: MLABCELL_X15_Y39_N24
\Update_Blocks|blocks_buffer~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~50_combout\ = ( \Update_Blocks|blocks_t~146_combout\ & ( \Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & (!\Update_Blocks|Update_Blocks~1_combout\ & \Update_Blocks|Decoder3~50_combout\)) ) ) ) # ( 
-- !\Update_Blocks|blocks_t~146_combout\ & ( \Update_Blocks|Mux7~19_combout\ & ( \rst_blocks~0_combout\ ) ) ) # ( !\Update_Blocks|blocks_t~146_combout\ & ( !\Update_Blocks|Mux7~19_combout\ & ( \rst_blocks~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010101010101010000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_blocks~0_combout\,
	datab => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder3~50_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~146_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	combout => \Update_Blocks|blocks_buffer~50_combout\);

-- Location: FF_X15_Y39_N26
\Update_Blocks|blocks_buffer[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~50_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(58));

-- Location: LABCELL_X17_Y39_N48
\Update_Blocks|blocks_t~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~86_combout\ = ( !\Update_Blocks|blocks_buffer\(58) & ( (!\Update_Blocks|Decoder0~60_combout\ & (((!\Update_Blocks|Mux5~19_combout\) # (!\Update_Blocks|Decoder1~58_combout\)) # (\Update_Blocks|Equal1~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110100000000111111010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datab => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder1~58_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~60_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(58),
	combout => \Update_Blocks|blocks_t~86_combout\);

-- Location: MLABCELL_X21_Y40_N51
\Update_Blocks|Decoder0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~16_combout\ = ( \Update_Blocks|Add7~2_combout\ & ( (\Update_Blocks|Mux0~4_combout\ & (\Update_Blocks|Add7~3_combout\ & \Update_Blocks|block_index1[5]~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Blocks|ALT_INV_Mux0~4_combout\,
	datac => \Update_Blocks|ALT_INV_Add7~3_combout\,
	datad => \Update_Blocks|ALT_INV_block_index1[5]~1_combout\,
	dataf => \Update_Blocks|ALT_INV_Add7~2_combout\,
	combout => \Update_Blocks|Decoder0~16_combout\);

-- Location: LABCELL_X18_Y38_N57
\Update_Blocks|Decoder0~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~59_combout\ = ( \Update_Blocks|block_index1[4]~2_combout\ & ( \Update_Blocks|Mux4~19_combout\ & ( \Update_Blocks|Decoder0~18_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Blocks|ALT_INV_Decoder0~18_combout\,
	datae => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	combout => \Update_Blocks|Decoder0~59_combout\);

-- Location: LABCELL_X17_Y41_N18
\Update_Blocks|Decoder1~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~56_combout\ = ( \Update_Blocks|points_per_block~0_combout\ & ( !\Update_Blocks|points_per_block~1_combout\ & ( (!\Update_Blocks|block_index2[5]~6_combout\ & (!\Update_Blocks|block_index2[3]~4_combout\ & 
-- (\Update_Blocks|block_index2[0]~2_combout\ & \Update_Blocks|block_index2[1]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	datad => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datae => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	dataf => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	combout => \Update_Blocks|Decoder1~56_combout\);

-- Location: LABCELL_X17_Y39_N39
\Update_Blocks|blocks_t~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~84_combout\ = ( \Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Decoder1~56_combout\ & ( (\Update_Blocks|Equal1~0_combout\ & (!\Update_Blocks|blocks_buffer\(56) & ((!\Update_Blocks|Decoder0~16_combout\) # 
-- (!\Update_Blocks|Decoder0~59_combout\)))) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Decoder1~56_combout\ & ( (!\Update_Blocks|blocks_buffer\(56) & ((!\Update_Blocks|Decoder0~16_combout\) # (!\Update_Blocks|Decoder0~59_combout\))) ) ) ) 
-- # ( \Update_Blocks|Mux5~19_combout\ & ( !\Update_Blocks|Decoder1~56_combout\ & ( (!\Update_Blocks|blocks_buffer\(56) & ((!\Update_Blocks|Decoder0~16_combout\) # (!\Update_Blocks|Decoder0~59_combout\))) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( 
-- !\Update_Blocks|Decoder1~56_combout\ & ( (!\Update_Blocks|blocks_buffer\(56) & ((!\Update_Blocks|Decoder0~16_combout\) # (!\Update_Blocks|Decoder0~59_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111000000000111011100000000011101110000000000000111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder0~16_combout\,
	datab => \Update_Blocks|ALT_INV_Decoder0~59_combout\,
	datac => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(56),
	datae => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder1~56_combout\,
	combout => \Update_Blocks|blocks_t~84_combout\);

-- Location: MLABCELL_X8_Y39_N27
\Update_Blocks|Decoder3~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~49_combout\ = ( !\Update_Blocks|block_index4[5]~5_combout\ & ( \Update_Blocks|LessThan26~0_combout\ & ( (!\Update_Blocks|block_index4[0]~1_combout\ & (\Update_Blocks|block_index4[1]~2_combout\ & 
-- (!\Update_Blocks|block_index4[3]~3_combout\ & !\Update_Blocks|block_index4[4]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	datae => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	dataf => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	combout => \Update_Blocks|Decoder3~49_combout\);

-- Location: MLABCELL_X21_Y40_N36
\Update_Blocks|Decoder0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~17_combout\ = ( \Update_Blocks|Mux0~4_combout\ & ( (!\Update_Blocks|Add7~3_combout\ & (\Update_Blocks|Add7~2_combout\ & \Update_Blocks|block_index1[5]~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Blocks|ALT_INV_Add7~3_combout\,
	datac => \Update_Blocks|ALT_INV_Add7~2_combout\,
	datad => \Update_Blocks|ALT_INV_block_index1[5]~1_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux0~4_combout\,
	combout => \Update_Blocks|Decoder0~17_combout\);

-- Location: LABCELL_X18_Y41_N6
\Update_Blocks|Decoder1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~57_combout\ = ( !\Update_Blocks|points_per_block~1_combout\ & ( !\Update_Blocks|block_index2[0]~2_combout\ & ( (\Update_Blocks|block_index2[1]~3_combout\ & (\Update_Blocks|points_per_block~0_combout\ & 
-- (!\Update_Blocks|block_index2[3]~4_combout\ & !\Update_Blocks|block_index2[5]~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datab => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datad => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	datae => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	combout => \Update_Blocks|Decoder1~57_combout\);

-- Location: LABCELL_X17_Y39_N54
\Update_Blocks|blocks_t~250\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~250_combout\ = ( \Update_Blocks|Decoder1~57_combout\ & ( \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(57) & (\Update_Blocks|Equal1~0_combout\ & ((!\Update_Blocks|Decoder0~17_combout\) # 
-- (!\Update_Blocks|Decoder0~59_combout\)))) ) ) ) # ( !\Update_Blocks|Decoder1~57_combout\ & ( \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(57) & ((!\Update_Blocks|Decoder0~17_combout\) # (!\Update_Blocks|Decoder0~59_combout\))) ) ) ) 
-- # ( \Update_Blocks|Decoder1~57_combout\ & ( !\Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(57) & ((!\Update_Blocks|Decoder0~17_combout\) # (!\Update_Blocks|Decoder0~59_combout\))) ) ) ) # ( !\Update_Blocks|Decoder1~57_combout\ & ( 
-- !\Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(57) & ((!\Update_Blocks|Decoder0~17_combout\) # (!\Update_Blocks|Decoder0~59_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010001000101010101000100010101010100010000000101000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(57),
	datab => \Update_Blocks|ALT_INV_Decoder0~17_combout\,
	datac => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~59_combout\,
	datae => \Update_Blocks|ALT_INV_Decoder1~57_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	combout => \Update_Blocks|blocks_t~250_combout\);

-- Location: LABCELL_X18_Y42_N54
\Update_Blocks|blocks_t~222\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~222_combout\ = ( !\Update_Blocks|block_index3[0]~1_combout\ & ( \Update_Blocks|block_index3[1]~2_combout\ & ( (\Update_Blocks|LessThan22~0_combout\ & !\Update_Blocks|block_index3[3]~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000010100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	datae => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	combout => \Update_Blocks|blocks_t~222_combout\);

-- Location: LABCELL_X17_Y39_N3
\Update_Blocks|blocks_t~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~145_combout\ = ( \Update_Blocks|blocks_t~250_combout\ & ( \Update_Blocks|blocks_t~222_combout\ & ( (!\Update_Blocks|Mux6~18_combout\) # (((\Update_Blocks|block_index3[4]~4_combout\) # (\Update_Blocks|Equal2~0_combout\)) # 
-- (\Update_Blocks|block_index3[5]~5_combout\)) ) ) ) # ( \Update_Blocks|blocks_t~250_combout\ & ( !\Update_Blocks|blocks_t~222_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux6~18_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	datac => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datad => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~250_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~222_combout\,
	combout => \Update_Blocks|blocks_t~145_combout\);

-- Location: LABCELL_X9_Y39_N39
\Update_Blocks|blocks_buffer~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~49_combout\ = ( \Update_Blocks|blocks_t~145_combout\ & ( \Update_Blocks|Mux7~19_combout\ & ( (\Update_Blocks|Decoder3~49_combout\ & (!\Update_Blocks|Update_Blocks~1_combout\ & \rst_blocks~0_combout\)) ) ) ) # ( 
-- !\Update_Blocks|blocks_t~145_combout\ & ( \Update_Blocks|Mux7~19_combout\ & ( \rst_blocks~0_combout\ ) ) ) # ( !\Update_Blocks|blocks_t~145_combout\ & ( !\Update_Blocks|Mux7~19_combout\ & ( \rst_blocks~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000111111110000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder3~49_combout\,
	datac => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datad => \ALT_INV_rst_blocks~0_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~145_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	combout => \Update_Blocks|blocks_buffer~49_combout\);

-- Location: FF_X9_Y39_N41
\Update_Blocks|blocks_buffer[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~49_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(57));

-- Location: LABCELL_X17_Y39_N57
\Update_Blocks|blocks_t~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~85_combout\ = ( \Update_Blocks|Decoder1~57_combout\ & ( \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(57) & (\Update_Blocks|Equal1~0_combout\ & ((!\Update_Blocks|Decoder0~17_combout\) # 
-- (!\Update_Blocks|Decoder0~59_combout\)))) ) ) ) # ( !\Update_Blocks|Decoder1~57_combout\ & ( \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(57) & ((!\Update_Blocks|Decoder0~17_combout\) # (!\Update_Blocks|Decoder0~59_combout\))) ) ) ) 
-- # ( \Update_Blocks|Decoder1~57_combout\ & ( !\Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(57) & ((!\Update_Blocks|Decoder0~17_combout\) # (!\Update_Blocks|Decoder0~59_combout\))) ) ) ) # ( !\Update_Blocks|Decoder1~57_combout\ & ( 
-- !\Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(57) & ((!\Update_Blocks|Decoder0~17_combout\) # (!\Update_Blocks|Decoder0~59_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100010101000101010001010100010101000101010000000000010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(57),
	datab => \Update_Blocks|ALT_INV_Decoder0~17_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder0~59_combout\,
	datad => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datae => \Update_Blocks|ALT_INV_Decoder1~57_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	combout => \Update_Blocks|blocks_t~85_combout\);

-- Location: LABCELL_X17_Y41_N51
\Update_Blocks|Decoder1~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~59_combout\ = ( !\Update_Blocks|points_per_block~1_combout\ & ( \Update_Blocks|points_per_block~0_combout\ & ( (!\Update_Blocks|block_index2[0]~2_combout\ & (!\Update_Blocks|block_index2[1]~3_combout\ & 
-- (!\Update_Blocks|block_index2[3]~4_combout\ & !\Update_Blocks|block_index2[5]~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datad => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	datae => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	dataf => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	combout => \Update_Blocks|Decoder1~59_combout\);

-- Location: LABCELL_X17_Y39_N15
\Update_Blocks|blocks_t~254\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~254_combout\ = ( !\Update_Blocks|Equal1~0_combout\ & ( (\Update_Blocks|Mux5~19_combout\ & \Update_Blocks|Decoder1~59_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder1~59_combout\,
	dataf => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	combout => \Update_Blocks|blocks_t~254_combout\);

-- Location: LABCELL_X18_Y41_N48
\Update_Blocks|Decoder0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~61_combout\ = ( \Update_Blocks|Decoder0~18_combout\ & ( (\Update_Blocks|Mux4~19_combout\ & \Update_Blocks|Decoder0~15_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder0~15_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder0~18_combout\,
	combout => \Update_Blocks|Decoder0~61_combout\);

-- Location: LABCELL_X16_Y37_N18
\Update_Blocks|blocks_t~253\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~253_combout\ = ( \Update_Blocks|LessThan22~0_combout\ & ( !\Update_Blocks|block_index3[0]~1_combout\ & ( (!\Update_Blocks|block_index3[5]~5_combout\ & (!\Update_Blocks|block_index3[3]~3_combout\ & 
-- (!\Update_Blocks|block_index3[1]~2_combout\ & !\Update_Blocks|block_index3[4]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datad => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datae => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	combout => \Update_Blocks|blocks_t~253_combout\);

-- Location: LABCELL_X17_Y39_N24
\Update_Blocks|blocks_t~147\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~147_combout\ = ( \Update_Blocks|Mux6~18_combout\ & ( !\Update_Blocks|blocks_buffer\(59) & ( (!\Update_Blocks|blocks_t~254_combout\ & (!\Update_Blocks|Decoder0~61_combout\ & ((!\Update_Blocks|blocks_t~253_combout\) # 
-- (\Update_Blocks|Equal2~0_combout\)))) ) ) ) # ( !\Update_Blocks|Mux6~18_combout\ & ( !\Update_Blocks|blocks_buffer\(59) & ( (!\Update_Blocks|blocks_t~254_combout\ & !\Update_Blocks|Decoder0~61_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_t~254_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder0~61_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~253_combout\,
	datae => \Update_Blocks|ALT_INV_Mux6~18_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(59),
	combout => \Update_Blocks|blocks_t~147_combout\);

-- Location: MLABCELL_X8_Y39_N54
\Update_Blocks|Decoder3~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~51_combout\ = ( \Update_Blocks|LessThan26~0_combout\ & ( !\Update_Blocks|block_index4[3]~3_combout\ & ( (!\Update_Blocks|block_index4[0]~1_combout\ & (!\Update_Blocks|block_index4[4]~4_combout\ & 
-- (!\Update_Blocks|block_index4[1]~2_combout\ & !\Update_Blocks|block_index4[5]~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	datae => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	combout => \Update_Blocks|Decoder3~51_combout\);

-- Location: LABCELL_X17_Y39_N9
\Update_Blocks|blocks_buffer~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~51_combout\ = ( \Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & ((!\Update_Blocks|blocks_t~147_combout\) # ((!\Update_Blocks|Update_Blocks~1_combout\ & \Update_Blocks|Decoder3~51_combout\)))) ) ) # ( 
-- !\Update_Blocks|Mux7~19_combout\ & ( (!\Update_Blocks|blocks_t~147_combout\ & \rst_blocks~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101011100000000010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_t~147_combout\,
	datab => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder3~51_combout\,
	datad => \ALT_INV_rst_blocks~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	combout => \Update_Blocks|blocks_buffer~51_combout\);

-- Location: FF_X17_Y39_N11
\Update_Blocks|blocks_buffer[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~51_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(59));

-- Location: LABCELL_X17_Y39_N51
\Update_Blocks|blocks_t~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~87_combout\ = ( !\Update_Blocks|Decoder0~61_combout\ & ( (!\Update_Blocks|blocks_buffer\(59) & (((!\Update_Blocks|Mux5~19_combout\) # (!\Update_Blocks|Decoder1~59_combout\)) # (\Update_Blocks|Equal1~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011010000111100001101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datab => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(59),
	datad => \Update_Blocks|ALT_INV_Decoder1~59_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder0~61_combout\,
	combout => \Update_Blocks|blocks_t~87_combout\);

-- Location: LABCELL_X17_Y39_N42
\Update_Blocks|Mux6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux6~17_combout\ = ( \Update_Blocks|blocks_t~85_combout\ & ( \Update_Blocks|blocks_t~87_combout\ & ( (!\Update_Blocks|block_index3[0]~1_combout\) # ((!\Update_Blocks|block_index3[1]~2_combout\ & (\Update_Blocks|blocks_t~86_combout\)) # 
-- (\Update_Blocks|block_index3[1]~2_combout\ & ((\Update_Blocks|blocks_t~84_combout\)))) ) ) ) # ( !\Update_Blocks|blocks_t~85_combout\ & ( \Update_Blocks|blocks_t~87_combout\ & ( (!\Update_Blocks|block_index3[0]~1_combout\ & 
-- (!\Update_Blocks|block_index3[1]~2_combout\)) # (\Update_Blocks|block_index3[0]~1_combout\ & ((!\Update_Blocks|block_index3[1]~2_combout\ & (\Update_Blocks|blocks_t~86_combout\)) # (\Update_Blocks|block_index3[1]~2_combout\ & 
-- ((\Update_Blocks|blocks_t~84_combout\))))) ) ) ) # ( \Update_Blocks|blocks_t~85_combout\ & ( !\Update_Blocks|blocks_t~87_combout\ & ( (!\Update_Blocks|block_index3[0]~1_combout\ & (\Update_Blocks|block_index3[1]~2_combout\)) # 
-- (\Update_Blocks|block_index3[0]~1_combout\ & ((!\Update_Blocks|block_index3[1]~2_combout\ & (\Update_Blocks|blocks_t~86_combout\)) # (\Update_Blocks|block_index3[1]~2_combout\ & ((\Update_Blocks|blocks_t~84_combout\))))) ) ) ) # ( 
-- !\Update_Blocks|blocks_t~85_combout\ & ( !\Update_Blocks|blocks_t~87_combout\ & ( (\Update_Blocks|block_index3[0]~1_combout\ & ((!\Update_Blocks|block_index3[1]~2_combout\ & (\Update_Blocks|blocks_t~86_combout\)) # 
-- (\Update_Blocks|block_index3[1]~2_combout\ & ((\Update_Blocks|blocks_t~84_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~86_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~84_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~85_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~87_combout\,
	combout => \Update_Blocks|Mux6~17_combout\);

-- Location: LABCELL_X16_Y41_N12
\Update_Blocks|Mux6~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux6~18_combout\ = ( \Update_Blocks|Mux6~17_combout\ & ( (!\Update_Blocks|block_index3[3]~3_combout\ & (\Update_Blocks|LessThan22~0_combout\)) # (\Update_Blocks|block_index3[3]~3_combout\ & ((!\Update_Blocks|LessThan22~0_combout\ & 
-- ((\Update_Blocks|Mux6~16_combout\))) # (\Update_Blocks|LessThan22~0_combout\ & (\Update_Blocks|Mux6~15_combout\)))) ) ) # ( !\Update_Blocks|Mux6~17_combout\ & ( (\Update_Blocks|block_index3[3]~3_combout\ & ((!\Update_Blocks|LessThan22~0_combout\ & 
-- ((\Update_Blocks|Mux6~16_combout\))) # (\Update_Blocks|LessThan22~0_combout\ & (\Update_Blocks|Mux6~15_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010100100011011001110010001101100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	datab => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	datac => \Update_Blocks|ALT_INV_Mux6~15_combout\,
	datad => \Update_Blocks|ALT_INV_Mux6~16_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux6~17_combout\,
	combout => \Update_Blocks|Mux6~18_combout\);

-- Location: LABCELL_X17_Y39_N36
\Update_Blocks|blocks_t~249\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~249_combout\ = ( \Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Decoder1~56_combout\ & ( (!\Update_Blocks|blocks_buffer\(56) & (\Update_Blocks|Equal1~0_combout\ & ((!\Update_Blocks|Decoder0~16_combout\) # 
-- (!\Update_Blocks|Decoder0~59_combout\)))) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Decoder1~56_combout\ & ( (!\Update_Blocks|blocks_buffer\(56) & ((!\Update_Blocks|Decoder0~16_combout\) # (!\Update_Blocks|Decoder0~59_combout\))) ) ) ) 
-- # ( \Update_Blocks|Mux5~19_combout\ & ( !\Update_Blocks|Decoder1~56_combout\ & ( (!\Update_Blocks|blocks_buffer\(56) & ((!\Update_Blocks|Decoder0~16_combout\) # (!\Update_Blocks|Decoder0~59_combout\))) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( 
-- !\Update_Blocks|Decoder1~56_combout\ & ( (!\Update_Blocks|blocks_buffer\(56) & ((!\Update_Blocks|Decoder0~16_combout\) # (!\Update_Blocks|Decoder0~59_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011100000111000001110000011100000111000000000000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder0~16_combout\,
	datab => \Update_Blocks|ALT_INV_Decoder0~59_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(56),
	datad => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datae => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder1~56_combout\,
	combout => \Update_Blocks|blocks_t~249_combout\);

-- Location: LABCELL_X16_Y38_N39
\Update_Blocks|blocks_t~220\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~220_combout\ = ( \Update_Blocks|block_index3[0]~1_combout\ & ( (\Update_Blocks|LessThan22~0_combout\ & (\Update_Blocks|block_index3[1]~2_combout\ & !\Update_Blocks|block_index3[3]~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	combout => \Update_Blocks|blocks_t~220_combout\);

-- Location: LABCELL_X17_Y39_N0
\Update_Blocks|blocks_t~144\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~144_combout\ = ( \Update_Blocks|blocks_t~249_combout\ & ( \Update_Blocks|blocks_t~220_combout\ & ( (!\Update_Blocks|Mux6~18_combout\) # (((\Update_Blocks|Equal2~0_combout\) # (\Update_Blocks|block_index3[4]~4_combout\)) # 
-- (\Update_Blocks|block_index3[5]~5_combout\)) ) ) ) # ( \Update_Blocks|blocks_t~249_combout\ & ( !\Update_Blocks|blocks_t~220_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux6~18_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datad => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~249_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~220_combout\,
	combout => \Update_Blocks|blocks_t~144_combout\);

-- Location: LABCELL_X17_Y39_N12
\Update_Blocks|blocks_buffer~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~48_combout\ = ( \Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & ((!\Update_Blocks|blocks_t~144_combout\) # ((\Update_Blocks|Decoder3~48_combout\ & !\Update_Blocks|Update_Blocks~1_combout\)))) ) ) # ( 
-- !\Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & !\Update_Blocks|blocks_t~144_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010001010100000101000101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_blocks~0_combout\,
	datab => \Update_Blocks|ALT_INV_Decoder3~48_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~144_combout\,
	datad => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	combout => \Update_Blocks|blocks_buffer~48_combout\);

-- Location: FF_X17_Y39_N14
\Update_Blocks|blocks_buffer[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~48_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(56));

-- Location: MLABCELL_X21_Y38_N36
\Update_Blocks|Mux4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux4~17_combout\ = ( \Update_Blocks|block_index1[0]~4_combout\ & ( \Update_Blocks|block_index1[1]~5_combout\ & ( !\Update_Blocks|blocks_buffer\(56) ) ) ) # ( !\Update_Blocks|block_index1[0]~4_combout\ & ( 
-- \Update_Blocks|block_index1[1]~5_combout\ & ( !\Update_Blocks|blocks_buffer\(57) ) ) ) # ( \Update_Blocks|block_index1[0]~4_combout\ & ( !\Update_Blocks|block_index1[1]~5_combout\ & ( !\Update_Blocks|blocks_buffer\(58) ) ) ) # ( 
-- !\Update_Blocks|block_index1[0]~4_combout\ & ( !\Update_Blocks|block_index1[1]~5_combout\ & ( !\Update_Blocks|blocks_buffer\(59) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111111110000000011110000111100001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(56),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(59),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(57),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(58),
	datae => \Update_Blocks|ALT_INV_block_index1[0]~4_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index1[1]~5_combout\,
	combout => \Update_Blocks|Mux4~17_combout\);

-- Location: MLABCELL_X21_Y38_N18
\Update_Blocks|Mux4~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux4~15_combout\ = ( \Update_Blocks|block_index1[0]~4_combout\ & ( \Update_Blocks|block_index1[1]~5_combout\ & ( !\Update_Blocks|blocks_buffer\(48) ) ) ) # ( !\Update_Blocks|block_index1[0]~4_combout\ & ( 
-- \Update_Blocks|block_index1[1]~5_combout\ & ( !\Update_Blocks|blocks_buffer\(49) ) ) ) # ( \Update_Blocks|block_index1[0]~4_combout\ & ( !\Update_Blocks|block_index1[1]~5_combout\ & ( !\Update_Blocks|blocks_buffer\(50) ) ) ) # ( 
-- !\Update_Blocks|block_index1[0]~4_combout\ & ( !\Update_Blocks|block_index1[1]~5_combout\ & ( !\Update_Blocks|blocks_buffer\(51) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010111111110000000011110000111100001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(51),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(48),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(49),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(50),
	datae => \Update_Blocks|ALT_INV_block_index1[0]~4_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index1[1]~5_combout\,
	combout => \Update_Blocks|Mux4~15_combout\);

-- Location: MLABCELL_X21_Y38_N48
\Update_Blocks|Mux4~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux4~16_combout\ = ( \Update_Blocks|block_index1[0]~4_combout\ & ( \Update_Blocks|block_index1[1]~5_combout\ & ( !\Update_Blocks|blocks_buffer\(52) ) ) ) # ( !\Update_Blocks|block_index1[0]~4_combout\ & ( 
-- \Update_Blocks|block_index1[1]~5_combout\ & ( !\Update_Blocks|blocks_buffer\(53) ) ) ) # ( \Update_Blocks|block_index1[0]~4_combout\ & ( !\Update_Blocks|block_index1[1]~5_combout\ & ( !\Update_Blocks|blocks_buffer\(54) ) ) ) # ( 
-- !\Update_Blocks|block_index1[0]~4_combout\ & ( !\Update_Blocks|block_index1[1]~5_combout\ & ( !\Update_Blocks|blocks_buffer\(55) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000110011001100110011110000111100001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(52),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(54),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(53),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(55),
	datae => \Update_Blocks|ALT_INV_block_index1[0]~4_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index1[1]~5_combout\,
	combout => \Update_Blocks|Mux4~16_combout\);

-- Location: MLABCELL_X21_Y39_N42
\Update_Blocks|Mux4~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux4~18_combout\ = ( \Update_Blocks|Mux4~16_combout\ & ( (!\Update_Blocks|block_index1[2]~6_combout\ & (((!\Update_Blocks|block_index1[3]~3_combout\)))) # (\Update_Blocks|block_index1[2]~6_combout\ & 
-- ((!\Update_Blocks|block_index1[3]~3_combout\ & ((\Update_Blocks|Mux4~15_combout\))) # (\Update_Blocks|block_index1[3]~3_combout\ & (\Update_Blocks|Mux4~17_combout\)))) ) ) # ( !\Update_Blocks|Mux4~16_combout\ & ( (\Update_Blocks|block_index1[2]~6_combout\ 
-- & ((!\Update_Blocks|block_index1[3]~3_combout\ & ((\Update_Blocks|Mux4~15_combout\))) # (\Update_Blocks|block_index1[3]~3_combout\ & (\Update_Blocks|Mux4~17_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000000010101000110100001111100011010000111110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index1[2]~6_combout\,
	datab => \Update_Blocks|ALT_INV_Mux4~17_combout\,
	datac => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	datad => \Update_Blocks|ALT_INV_Mux4~15_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux4~16_combout\,
	combout => \Update_Blocks|Mux4~18_combout\);

-- Location: LABCELL_X9_Y38_N0
\Update_Blocks|Decoder3~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~36_combout\ = ( \Update_Blocks|block_index4[1]~2_combout\ & ( \Update_Blocks|block_index4[0]~1_combout\ & ( (!\Update_Blocks|LessThan26~0_combout\ & (\Update_Blocks|block_index4[3]~3_combout\ & 
-- (\Update_Blocks|block_index4[4]~4_combout\ & !\Update_Blocks|block_index4[5]~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	datae => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	combout => \Update_Blocks|Decoder3~36_combout\);

-- Location: LABCELL_X10_Y41_N33
\Update_Blocks|blocks_t~213\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~213_combout\ = ( \Update_Blocks|block_index3[0]~1_combout\ & ( !\Update_Blocks|block_index3[5]~5_combout\ & ( (\Update_Blocks|block_index3[1]~2_combout\ & (\Update_Blocks|block_index3[4]~4_combout\ & 
-- (!\Update_Blocks|LessThan22~0_combout\ & \Update_Blocks|block_index3[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datac => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	datad => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	datae => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	combout => \Update_Blocks|blocks_t~213_combout\);

-- Location: LABCELL_X19_Y39_N36
\Update_Blocks|Decoder0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~5_combout\ = ( \Update_Blocks|Mux0~4_combout\ & ( (\Update_Blocks|Add7~3_combout\ & (\Update_Blocks|block_index1[5]~1_combout\ & (\Update_Blocks|Add9~1_combout\ & \Update_Blocks|Add7~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add7~3_combout\,
	datab => \Update_Blocks|ALT_INV_block_index1[5]~1_combout\,
	datac => \Update_Blocks|ALT_INV_Add9~1_combout\,
	datad => \Update_Blocks|ALT_INV_Add7~2_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux0~4_combout\,
	combout => \Update_Blocks|Decoder0~5_combout\);

-- Location: LABCELL_X9_Y39_N45
\Update_Blocks|Decoder0~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~44_combout\ = ( \Update_Blocks|Decoder0~5_combout\ & ( (!\Update_Blocks|score_accumulator~0_combout\ & (!\Update_Blocks|block_index1[3]~3_combout\ & (\Update_Blocks|Mux4~19_combout\ & !\Update_Blocks|block_index1[2]~6_combout\))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	datad => \Update_Blocks|ALT_INV_block_index1[2]~6_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder0~5_combout\,
	combout => \Update_Blocks|Decoder0~44_combout\);

-- Location: LABCELL_X10_Y38_N24
\Update_Blocks|Decoder3~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~47_combout\ = ( !\Update_Blocks|block_index4[5]~5_combout\ & ( !\Update_Blocks|LessThan26~0_combout\ & ( (!\Update_Blocks|block_index4[1]~2_combout\ & (!\Update_Blocks|block_index4[3]~3_combout\ & 
-- (\Update_Blocks|block_index4[4]~4_combout\ & !\Update_Blocks|block_index4[0]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datae => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	dataf => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	combout => \Update_Blocks|Decoder3~47_combout\);

-- Location: LABCELL_X18_Y38_N0
\Update_Blocks|blocks_t~233\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~233_combout\ = ( !\Update_Blocks|block_index3[0]~1_combout\ & ( !\Update_Blocks|block_index3[3]~3_combout\ & ( (!\Update_Blocks|LessThan22~0_combout\ & (!\Update_Blocks|block_index3[1]~2_combout\ & 
-- (!\Update_Blocks|block_index3[5]~5_combout\ & \Update_Blocks|block_index3[4]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	datad => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datae => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	combout => \Update_Blocks|blocks_t~233_combout\);

-- Location: LABCELL_X17_Y41_N48
\Update_Blocks|Decoder1~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~47_combout\ = ( !\Update_Blocks|points_per_block~0_combout\ & ( \Update_Blocks|points_per_block~1_combout\ & ( (!\Update_Blocks|block_index2[0]~2_combout\ & (!\Update_Blocks|block_index2[1]~3_combout\ & 
-- (!\Update_Blocks|block_index2[5]~6_combout\ & !\Update_Blocks|block_index2[3]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	datad => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datae => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	dataf => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	combout => \Update_Blocks|Decoder1~47_combout\);

-- Location: LABCELL_X9_Y39_N48
\Update_Blocks|blocks_t~234\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~234_combout\ = ( \Update_Blocks|Mux5~19_combout\ & ( (\Update_Blocks|Decoder1~47_combout\ & !\Update_Blocks|Equal1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Decoder1~47_combout\,
	datad => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	combout => \Update_Blocks|blocks_t~234_combout\);

-- Location: MLABCELL_X21_Y40_N42
\Update_Blocks|score_accumulator~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|score_accumulator~1_combout\ = ( \Update_Blocks|Add9~1_combout\ & ( (\Update_Blocks|Mux0~4_combout\ & (\Update_Blocks|Add9~0_combout\ & \Update_Blocks|block_index1[5]~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Blocks|ALT_INV_Mux0~4_combout\,
	datac => \Update_Blocks|ALT_INV_Add9~0_combout\,
	datad => \Update_Blocks|ALT_INV_block_index1[5]~1_combout\,
	dataf => \Update_Blocks|ALT_INV_Add9~1_combout\,
	combout => \Update_Blocks|score_accumulator~1_combout\);

-- Location: LABCELL_X17_Y41_N39
\Update_Blocks|Decoder0~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~52_combout\ = ( \Update_Blocks|Mux4~19_combout\ & ( (\Update_Blocks|Update_Blocks~0_combout\ & (\Update_Blocks|score_accumulator~1_combout\ & (!\Update_Blocks|block_index1[0]~4_combout\ & 
-- !\Update_Blocks|block_index1[1]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Update_Blocks~0_combout\,
	datab => \Update_Blocks|ALT_INV_score_accumulator~1_combout\,
	datac => \Update_Blocks|ALT_INV_block_index1[0]~4_combout\,
	datad => \Update_Blocks|ALT_INV_block_index1[1]~5_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	combout => \Update_Blocks|Decoder0~52_combout\);

-- Location: LABCELL_X9_Y39_N6
\Update_Blocks|blocks_t~135\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~135_combout\ = ( \Update_Blocks|Mux6~14_combout\ & ( !\Update_Blocks|blocks_buffer\(47) & ( (!\Update_Blocks|blocks_t~234_combout\ & (!\Update_Blocks|Decoder0~52_combout\ & ((!\Update_Blocks|blocks_t~233_combout\) # 
-- (\Update_Blocks|Equal2~0_combout\)))) ) ) ) # ( !\Update_Blocks|Mux6~14_combout\ & ( !\Update_Blocks|blocks_buffer\(47) & ( (!\Update_Blocks|blocks_t~234_combout\ & !\Update_Blocks|Decoder0~52_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000100000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_t~233_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_t~234_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder0~52_combout\,
	datad => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datae => \Update_Blocks|ALT_INV_Mux6~14_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(47),
	combout => \Update_Blocks|blocks_t~135_combout\);

-- Location: LABCELL_X9_Y39_N30
\Update_Blocks|blocks_buffer~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~47_combout\ = ( \Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & ((!\Update_Blocks|blocks_t~135_combout\) # ((\Update_Blocks|Decoder3~47_combout\ & !\Update_Blocks|Update_Blocks~1_combout\)))) ) ) # ( 
-- !\Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & !\Update_Blocks|blocks_t~135_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000001000000111100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder3~47_combout\,
	datab => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datac => \ALT_INV_rst_blocks~0_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~135_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	combout => \Update_Blocks|blocks_buffer~47_combout\);

-- Location: FF_X9_Y39_N32
\Update_Blocks|blocks_buffer[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~47_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(47));

-- Location: LABCELL_X17_Y41_N12
\Update_Blocks|blocks_t~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~75_combout\ = ( \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(47) & (!\Update_Blocks|Decoder0~52_combout\ & ((!\Update_Blocks|Decoder1~47_combout\) # (\Update_Blocks|Equal1~0_combout\)))) ) ) # ( 
-- !\Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(47) & !\Update_Blocks|Decoder0~52_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010000000100010001000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(47),
	datab => \Update_Blocks|ALT_INV_Decoder0~52_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder1~47_combout\,
	datad => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	combout => \Update_Blocks|blocks_t~75_combout\);

-- Location: LABCELL_X17_Y41_N36
\Update_Blocks|Decoder0~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~51_combout\ = ( \Update_Blocks|Mux4~19_combout\ & ( (\Update_Blocks|Update_Blocks~0_combout\ & (\Update_Blocks|score_accumulator~1_combout\ & (!\Update_Blocks|block_index1[1]~5_combout\ & 
-- \Update_Blocks|block_index1[0]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Update_Blocks~0_combout\,
	datab => \Update_Blocks|ALT_INV_score_accumulator~1_combout\,
	datac => \Update_Blocks|ALT_INV_block_index1[1]~5_combout\,
	datad => \Update_Blocks|ALT_INV_block_index1[0]~4_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	combout => \Update_Blocks|Decoder0~51_combout\);

-- Location: LABCELL_X18_Y42_N51
\Update_Blocks|Decoder1~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~46_combout\ = ( !\Update_Blocks|block_index2[3]~4_combout\ & ( \Update_Blocks|block_index2[0]~2_combout\ & ( (\Update_Blocks|points_per_block~1_combout\ & (!\Update_Blocks|points_per_block~0_combout\ & 
-- (!\Update_Blocks|block_index2[1]~3_combout\ & !\Update_Blocks|block_index2[5]~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	datab => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datad => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	datae => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	combout => \Update_Blocks|Decoder1~46_combout\);

-- Location: LABCELL_X16_Y39_N39
\Update_Blocks|blocks_t~232\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~232_combout\ = ( \Update_Blocks|Mux5~19_combout\ & ( (\Update_Blocks|Decoder1~46_combout\ & !\Update_Blocks|Equal1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Decoder1~46_combout\,
	datad => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	combout => \Update_Blocks|blocks_t~232_combout\);

-- Location: MLABCELL_X15_Y41_N0
\Update_Blocks|blocks_t~231\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~231_combout\ = ( !\Update_Blocks|LessThan22~0_combout\ & ( !\Update_Blocks|block_index3[1]~2_combout\ & ( (!\Update_Blocks|block_index3[5]~5_combout\ & (!\Update_Blocks|block_index3[3]~3_combout\ & 
-- (\Update_Blocks|block_index3[4]~4_combout\ & \Update_Blocks|block_index3[0]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datad => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	datae => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	combout => \Update_Blocks|blocks_t~231_combout\);

-- Location: LABCELL_X16_Y39_N54
\Update_Blocks|blocks_t~134\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~134_combout\ = ( \Update_Blocks|blocks_t~231_combout\ & ( \Update_Blocks|Mux6~14_combout\ & ( (!\Update_Blocks|Decoder0~51_combout\ & (!\Update_Blocks|blocks_t~232_combout\ & (!\Update_Blocks|blocks_buffer\(46) & 
-- \Update_Blocks|Equal2~0_combout\))) ) ) ) # ( !\Update_Blocks|blocks_t~231_combout\ & ( \Update_Blocks|Mux6~14_combout\ & ( (!\Update_Blocks|Decoder0~51_combout\ & (!\Update_Blocks|blocks_t~232_combout\ & !\Update_Blocks|blocks_buffer\(46))) ) ) ) # ( 
-- \Update_Blocks|blocks_t~231_combout\ & ( !\Update_Blocks|Mux6~14_combout\ & ( (!\Update_Blocks|Decoder0~51_combout\ & (!\Update_Blocks|blocks_t~232_combout\ & !\Update_Blocks|blocks_buffer\(46))) ) ) ) # ( !\Update_Blocks|blocks_t~231_combout\ & ( 
-- !\Update_Blocks|Mux6~14_combout\ & ( (!\Update_Blocks|Decoder0~51_combout\ & (!\Update_Blocks|blocks_t~232_combout\ & !\Update_Blocks|blocks_buffer\(46))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000010000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder0~51_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_t~232_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(46),
	datad => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~231_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux6~14_combout\,
	combout => \Update_Blocks|blocks_t~134_combout\);

-- Location: LABCELL_X10_Y38_N57
\Update_Blocks|Decoder3~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~46_combout\ = ( \Update_Blocks|block_index4[4]~4_combout\ & ( !\Update_Blocks|block_index4[3]~3_combout\ & ( (!\Update_Blocks|block_index4[1]~2_combout\ & (!\Update_Blocks|block_index4[5]~5_combout\ & 
-- (!\Update_Blocks|LessThan26~0_combout\ & \Update_Blocks|block_index4[0]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	datac => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datae => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	combout => \Update_Blocks|Decoder3~46_combout\);

-- Location: LABCELL_X11_Y38_N21
\Update_Blocks|blocks_buffer~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~46_combout\ = ( \Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & ((!\Update_Blocks|blocks_t~134_combout\) # ((!\Update_Blocks|Update_Blocks~1_combout\ & \Update_Blocks|Decoder3~46_combout\)))) ) ) # ( 
-- !\Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & !\Update_Blocks|blocks_t~134_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000110000001100100011000000110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datab => \ALT_INV_rst_blocks~0_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~134_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder3~46_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	combout => \Update_Blocks|blocks_buffer~46_combout\);

-- Location: FF_X11_Y38_N23
\Update_Blocks|blocks_buffer[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~46_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(46));

-- Location: LABCELL_X17_Y41_N9
\Update_Blocks|blocks_t~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~74_combout\ = ( \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(46) & (!\Update_Blocks|Decoder0~51_combout\ & ((!\Update_Blocks|Decoder1~46_combout\) # (\Update_Blocks|Equal1~0_combout\)))) ) ) # ( 
-- !\Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(46) & !\Update_Blocks|Decoder0~51_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000010001010000000001000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(46),
	datab => \Update_Blocks|ALT_INV_Decoder1~46_combout\,
	datac => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~51_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	combout => \Update_Blocks|blocks_t~74_combout\);

-- Location: LABCELL_X11_Y38_N54
\Update_Blocks|Decoder3~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~44_combout\ = ( \Update_Blocks|block_index4[0]~1_combout\ & ( !\Update_Blocks|block_index4[3]~3_combout\ & ( (!\Update_Blocks|LessThan26~0_combout\ & (\Update_Blocks|block_index4[1]~2_combout\ & 
-- (\Update_Blocks|block_index4[4]~4_combout\ & !\Update_Blocks|block_index4[5]~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	datae => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	combout => \Update_Blocks|Decoder3~44_combout\);

-- Location: LABCELL_X17_Y41_N15
\Update_Blocks|Decoder0~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~50_combout\ = ( \Update_Blocks|Mux4~19_combout\ & ( (\Update_Blocks|score_accumulator~1_combout\ & \Update_Blocks|Update_Blocks~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_score_accumulator~1_combout\,
	datad => \Update_Blocks|ALT_INV_Update_Blocks~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	combout => \Update_Blocks|Decoder0~50_combout\);

-- Location: LABCELL_X17_Y41_N21
\Update_Blocks|Decoder1~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~44_combout\ = ( \Update_Blocks|points_per_block~1_combout\ & ( !\Update_Blocks|points_per_block~0_combout\ & ( (!\Update_Blocks|block_index2[5]~6_combout\ & (!\Update_Blocks|block_index2[3]~4_combout\ & 
-- (\Update_Blocks|block_index2[1]~3_combout\ & \Update_Blocks|block_index2[0]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datad => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	datae => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	dataf => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	combout => \Update_Blocks|Decoder1~44_combout\);

-- Location: LABCELL_X17_Y41_N3
\Update_Blocks|blocks_t~227\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~227_combout\ = ( \Update_Blocks|Decoder1~44_combout\ & ( \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(44) & (\Update_Blocks|Equal1~0_combout\ & ((!\Update_Blocks|Decoder0~50_combout\) # 
-- (!\Update_Blocks|Decoder0~16_combout\)))) ) ) ) # ( !\Update_Blocks|Decoder1~44_combout\ & ( \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(44) & ((!\Update_Blocks|Decoder0~50_combout\) # (!\Update_Blocks|Decoder0~16_combout\))) ) ) ) 
-- # ( \Update_Blocks|Decoder1~44_combout\ & ( !\Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(44) & ((!\Update_Blocks|Decoder0~50_combout\) # (!\Update_Blocks|Decoder0~16_combout\))) ) ) ) # ( !\Update_Blocks|Decoder1~44_combout\ & ( 
-- !\Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(44) & ((!\Update_Blocks|Decoder0~50_combout\) # (!\Update_Blocks|Decoder0~16_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010001000101010101000100010101010100010000000101000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(44),
	datab => \Update_Blocks|ALT_INV_Decoder0~50_combout\,
	datac => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~16_combout\,
	datae => \Update_Blocks|ALT_INV_Decoder1~44_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	combout => \Update_Blocks|blocks_t~227_combout\);

-- Location: LABCELL_X18_Y38_N18
\Update_Blocks|blocks_t~228\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~228_combout\ = ( \Update_Blocks|block_index3[0]~1_combout\ & ( \Update_Blocks|block_index3[1]~2_combout\ & ( (!\Update_Blocks|block_index3[3]~3_combout\ & !\Update_Blocks|LessThan22~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	datae => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	combout => \Update_Blocks|blocks_t~228_combout\);

-- Location: LABCELL_X16_Y39_N51
\Update_Blocks|blocks_t~132\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~132_combout\ = ( \Update_Blocks|blocks_t~227_combout\ & ( \Update_Blocks|blocks_t~228_combout\ & ( (((!\Update_Blocks|Mux6~14_combout\) # (!\Update_Blocks|block_index3[4]~4_combout\)) # (\Update_Blocks|Equal2~0_combout\)) # 
-- (\Update_Blocks|block_index3[5]~5_combout\) ) ) ) # ( \Update_Blocks|blocks_t~227_combout\ & ( !\Update_Blocks|blocks_t~228_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	datab => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datac => \Update_Blocks|ALT_INV_Mux6~14_combout\,
	datad => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~227_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~228_combout\,
	combout => \Update_Blocks|blocks_t~132_combout\);

-- Location: LABCELL_X9_Y39_N21
\Update_Blocks|blocks_buffer~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~44_combout\ = ( \Update_Blocks|blocks_t~132_combout\ & ( (\rst_blocks~0_combout\ & (!\Update_Blocks|Update_Blocks~1_combout\ & (\Update_Blocks|Decoder3~44_combout\ & \Update_Blocks|Mux7~19_combout\))) ) ) # ( 
-- !\Update_Blocks|blocks_t~132_combout\ & ( \rst_blocks~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_blocks~0_combout\,
	datab => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder3~44_combout\,
	datad => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~132_combout\,
	combout => \Update_Blocks|blocks_buffer~44_combout\);

-- Location: FF_X9_Y39_N23
\Update_Blocks|blocks_buffer[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~44_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(44));

-- Location: LABCELL_X17_Y41_N0
\Update_Blocks|blocks_t~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~72_combout\ = ( \Update_Blocks|Decoder1~44_combout\ & ( \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(44) & (\Update_Blocks|Equal1~0_combout\ & ((!\Update_Blocks|Decoder0~50_combout\) # 
-- (!\Update_Blocks|Decoder0~16_combout\)))) ) ) ) # ( !\Update_Blocks|Decoder1~44_combout\ & ( \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(44) & ((!\Update_Blocks|Decoder0~50_combout\) # (!\Update_Blocks|Decoder0~16_combout\))) ) ) ) 
-- # ( \Update_Blocks|Decoder1~44_combout\ & ( !\Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(44) & ((!\Update_Blocks|Decoder0~50_combout\) # (!\Update_Blocks|Decoder0~16_combout\))) ) ) ) # ( !\Update_Blocks|Decoder1~44_combout\ & ( 
-- !\Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(44) & ((!\Update_Blocks|Decoder0~50_combout\) # (!\Update_Blocks|Decoder0~16_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100010101000101010001010100010101000101010000000000010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(44),
	datab => \Update_Blocks|ALT_INV_Decoder0~50_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder0~16_combout\,
	datad => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datae => \Update_Blocks|ALT_INV_Decoder1~44_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	combout => \Update_Blocks|blocks_t~72_combout\);

-- Location: LABCELL_X11_Y38_N51
\Update_Blocks|Decoder3~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~45_combout\ = ( !\Update_Blocks|block_index4[0]~1_combout\ & ( \Update_Blocks|block_index4[4]~4_combout\ & ( (!\Update_Blocks|LessThan26~0_combout\ & (!\Update_Blocks|block_index4[5]~5_combout\ & 
-- (\Update_Blocks|block_index4[1]~2_combout\ & !\Update_Blocks|block_index4[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datae => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	combout => \Update_Blocks|Decoder3~45_combout\);

-- Location: LABCELL_X10_Y41_N3
\Update_Blocks|blocks_t~230\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~230_combout\ = ( !\Update_Blocks|LessThan22~0_combout\ & ( (\Update_Blocks|block_index3[1]~2_combout\ & (!\Update_Blocks|block_index3[0]~1_combout\ & !\Update_Blocks|block_index3[3]~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	datad => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	dataf => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	combout => \Update_Blocks|blocks_t~230_combout\);

-- Location: LABCELL_X16_Y41_N48
\Update_Blocks|Decoder1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~45_combout\ = ( !\Update_Blocks|block_index2[3]~4_combout\ & ( \Update_Blocks|points_per_block~1_combout\ & ( (!\Update_Blocks|points_per_block~0_combout\ & (\Update_Blocks|block_index2[1]~3_combout\ & 
-- (!\Update_Blocks|block_index2[0]~2_combout\ & !\Update_Blocks|block_index2[5]~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	datad => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	datae => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	dataf => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	combout => \Update_Blocks|Decoder1~45_combout\);

-- Location: LABCELL_X16_Y38_N6
\Update_Blocks|blocks_t~229\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~229_combout\ = ( \Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Decoder0~50_combout\ & ( (!\Update_Blocks|Decoder0~17_combout\ & (!\Update_Blocks|blocks_buffer\(45) & ((!\Update_Blocks|Decoder1~45_combout\) # 
-- (\Update_Blocks|Equal1~0_combout\)))) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Decoder0~50_combout\ & ( (!\Update_Blocks|Decoder0~17_combout\ & !\Update_Blocks|blocks_buffer\(45)) ) ) ) # ( \Update_Blocks|Mux5~19_combout\ & ( 
-- !\Update_Blocks|Decoder0~50_combout\ & ( (!\Update_Blocks|blocks_buffer\(45) & ((!\Update_Blocks|Decoder1~45_combout\) # (\Update_Blocks|Equal1~0_combout\))) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( !\Update_Blocks|Decoder0~50_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(45) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000101000001111000011000000110000001000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder1~45_combout\,
	datab => \Update_Blocks|ALT_INV_Decoder0~17_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(45),
	datad => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datae => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder0~50_combout\,
	combout => \Update_Blocks|blocks_t~229_combout\);

-- Location: LABCELL_X11_Y38_N15
\Update_Blocks|blocks_t~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~133_combout\ = ( \Update_Blocks|Equal2~0_combout\ & ( \Update_Blocks|Mux6~14_combout\ & ( \Update_Blocks|blocks_t~229_combout\ ) ) ) # ( !\Update_Blocks|Equal2~0_combout\ & ( \Update_Blocks|Mux6~14_combout\ & ( 
-- (\Update_Blocks|blocks_t~229_combout\ & ((!\Update_Blocks|blocks_t~230_combout\) # ((!\Update_Blocks|block_index3[4]~4_combout\) # (\Update_Blocks|block_index3[5]~5_combout\)))) ) ) ) # ( \Update_Blocks|Equal2~0_combout\ & ( 
-- !\Update_Blocks|Mux6~14_combout\ & ( \Update_Blocks|blocks_t~229_combout\ ) ) ) # ( !\Update_Blocks|Equal2~0_combout\ & ( !\Update_Blocks|Mux6~14_combout\ & ( \Update_Blocks|blocks_t~229_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000010110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_t~230_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~229_combout\,
	datad => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datae => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux6~14_combout\,
	combout => \Update_Blocks|blocks_t~133_combout\);

-- Location: LABCELL_X11_Y38_N24
\Update_Blocks|blocks_buffer~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~45_combout\ = ( \Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & ((!\Update_Blocks|blocks_t~133_combout\) # ((!\Update_Blocks|Update_Blocks~1_combout\ & \Update_Blocks|Decoder3~45_combout\)))) ) ) # ( 
-- !\Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & !\Update_Blocks|blocks_t~133_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011000000100011001100000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datab => \ALT_INV_rst_blocks~0_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder3~45_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~133_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	combout => \Update_Blocks|blocks_buffer~45_combout\);

-- Location: FF_X11_Y38_N26
\Update_Blocks|blocks_buffer[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~45_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(45));

-- Location: LABCELL_X17_Y41_N30
\Update_Blocks|blocks_t~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~73_combout\ = ( \Update_Blocks|Equal1~0_combout\ & ( \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(45) & ((!\Update_Blocks|Decoder0~17_combout\) # (!\Update_Blocks|Decoder0~50_combout\))) ) ) ) # ( 
-- !\Update_Blocks|Equal1~0_combout\ & ( \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(45) & (!\Update_Blocks|Decoder1~45_combout\ & ((!\Update_Blocks|Decoder0~17_combout\) # (!\Update_Blocks|Decoder0~50_combout\)))) ) ) ) # ( 
-- \Update_Blocks|Equal1~0_combout\ & ( !\Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(45) & ((!\Update_Blocks|Decoder0~17_combout\) # (!\Update_Blocks|Decoder0~50_combout\))) ) ) ) # ( !\Update_Blocks|Equal1~0_combout\ & ( 
-- !\Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(45) & ((!\Update_Blocks|Decoder0~17_combout\) # (!\Update_Blocks|Decoder0~50_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010100000101010101010000010001000100000001010101010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(45),
	datab => \Update_Blocks|ALT_INV_Decoder1~45_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder0~17_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~50_combout\,
	datae => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	combout => \Update_Blocks|blocks_t~73_combout\);

-- Location: LABCELL_X17_Y41_N42
\Update_Blocks|Mux6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux6~13_combout\ = ( \Update_Blocks|blocks_t~72_combout\ & ( \Update_Blocks|blocks_t~73_combout\ & ( ((!\Update_Blocks|block_index3[0]~1_combout\ & (\Update_Blocks|blocks_t~75_combout\)) # (\Update_Blocks|block_index3[0]~1_combout\ & 
-- ((\Update_Blocks|blocks_t~74_combout\)))) # (\Update_Blocks|block_index3[1]~2_combout\) ) ) ) # ( !\Update_Blocks|blocks_t~72_combout\ & ( \Update_Blocks|blocks_t~73_combout\ & ( (!\Update_Blocks|block_index3[1]~2_combout\ & 
-- ((!\Update_Blocks|block_index3[0]~1_combout\ & (\Update_Blocks|blocks_t~75_combout\)) # (\Update_Blocks|block_index3[0]~1_combout\ & ((\Update_Blocks|blocks_t~74_combout\))))) # (\Update_Blocks|block_index3[1]~2_combout\ & 
-- (((!\Update_Blocks|block_index3[0]~1_combout\)))) ) ) ) # ( \Update_Blocks|blocks_t~72_combout\ & ( !\Update_Blocks|blocks_t~73_combout\ & ( (!\Update_Blocks|block_index3[1]~2_combout\ & ((!\Update_Blocks|block_index3[0]~1_combout\ & 
-- (\Update_Blocks|blocks_t~75_combout\)) # (\Update_Blocks|block_index3[0]~1_combout\ & ((\Update_Blocks|blocks_t~74_combout\))))) # (\Update_Blocks|block_index3[1]~2_combout\ & (((\Update_Blocks|block_index3[0]~1_combout\)))) ) ) ) # ( 
-- !\Update_Blocks|blocks_t~72_combout\ & ( !\Update_Blocks|blocks_t~73_combout\ & ( (!\Update_Blocks|block_index3[1]~2_combout\ & ((!\Update_Blocks|block_index3[0]~1_combout\ & (\Update_Blocks|blocks_t~75_combout\)) # 
-- (\Update_Blocks|block_index3[0]~1_combout\ & ((\Update_Blocks|blocks_t~74_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_t~75_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~74_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~72_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~73_combout\,
	combout => \Update_Blocks|Mux6~13_combout\);

-- Location: MLABCELL_X15_Y39_N48
\Update_Blocks|Decoder1~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~36_combout\ = ( \Update_Blocks|block_index2[3]~4_combout\ & ( !\Update_Blocks|block_index2[5]~6_combout\ & ( (\Update_Blocks|block_index2[1]~3_combout\ & (\Update_Blocks|points_per_block~1_combout\ & 
-- (!\Update_Blocks|points_per_block~0_combout\ & \Update_Blocks|block_index2[0]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datab => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	datac => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datad => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	datae => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	combout => \Update_Blocks|Decoder1~36_combout\);

-- Location: MLABCELL_X15_Y39_N42
\Update_Blocks|blocks_t~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~64_combout\ = ( !\Update_Blocks|blocks_buffer\(36) & ( \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|Decoder0~44_combout\ & ((!\Update_Blocks|Decoder1~36_combout\) # (\Update_Blocks|Equal1~0_combout\))) ) ) ) # ( 
-- !\Update_Blocks|blocks_buffer\(36) & ( !\Update_Blocks|Mux5~19_combout\ & ( !\Update_Blocks|Decoder0~44_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000000000000000000010111011000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder1~36_combout\,
	datab => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~44_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_buffer\(36),
	dataf => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	combout => \Update_Blocks|blocks_t~64_combout\);

-- Location: LABCELL_X18_Y38_N30
\Update_Blocks|Decoder0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~7_combout\ = ( !\Update_Blocks|Add7~2_combout\ & ( \Update_Blocks|Mux0~4_combout\ & ( (\Update_Blocks|Add7~3_combout\ & (\Update_Blocks|block_index1[5]~1_combout\ & \Update_Blocks|Add9~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add7~3_combout\,
	datab => \Update_Blocks|ALT_INV_block_index1[5]~1_combout\,
	datac => \Update_Blocks|ALT_INV_Add9~1_combout\,
	datae => \Update_Blocks|ALT_INV_Add7~2_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux0~4_combout\,
	combout => \Update_Blocks|Decoder0~7_combout\);

-- Location: LABCELL_X9_Y38_N9
\Update_Blocks|Decoder3~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~38_combout\ = ( \Update_Blocks|block_index4[4]~4_combout\ & ( \Update_Blocks|block_index4[0]~1_combout\ & ( (!\Update_Blocks|LessThan26~0_combout\ & (!\Update_Blocks|block_index4[5]~5_combout\ & 
-- (\Update_Blocks|block_index4[3]~3_combout\ & !\Update_Blocks|block_index4[1]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datae => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	combout => \Update_Blocks|Decoder3~38_combout\);

-- Location: LABCELL_X16_Y40_N9
\Update_Blocks|Decoder1~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~38_combout\ = ( !\Update_Blocks|block_index2[1]~3_combout\ & ( \Update_Blocks|block_index2[0]~2_combout\ & ( (!\Update_Blocks|points_per_block~0_combout\ & (\Update_Blocks|points_per_block~1_combout\ & 
-- (!\Update_Blocks|block_index2[5]~6_combout\ & \Update_Blocks|block_index2[3]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datab => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	datad => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datae => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	combout => \Update_Blocks|Decoder1~38_combout\);

-- Location: MLABCELL_X15_Y39_N57
\Update_Blocks|blocks_t~217\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~217_combout\ = ( \Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Decoder1~38_combout\ & ( (\Update_Blocks|Equal1~0_combout\ & (!\Update_Blocks|blocks_buffer\(38) & ((!\Update_Blocks|Decoder0~7_combout\) # 
-- (!\Update_Blocks|Decoder0~46_combout\)))) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Decoder1~38_combout\ & ( (!\Update_Blocks|blocks_buffer\(38) & ((!\Update_Blocks|Decoder0~7_combout\) # (!\Update_Blocks|Decoder0~46_combout\))) ) ) ) 
-- # ( \Update_Blocks|Mux5~19_combout\ & ( !\Update_Blocks|Decoder1~38_combout\ & ( (!\Update_Blocks|blocks_buffer\(38) & ((!\Update_Blocks|Decoder0~7_combout\) # (!\Update_Blocks|Decoder0~46_combout\))) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( 
-- !\Update_Blocks|Decoder1~38_combout\ & ( (!\Update_Blocks|blocks_buffer\(38) & ((!\Update_Blocks|Decoder0~7_combout\) # (!\Update_Blocks|Decoder0~46_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101000000000111110100000000011111010000000000011001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder0~7_combout\,
	datab => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder0~46_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(38),
	datae => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder1~38_combout\,
	combout => \Update_Blocks|blocks_t~217_combout\);

-- Location: MLABCELL_X15_Y39_N30
\Update_Blocks|blocks_t~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~126_combout\ = ( \Update_Blocks|Mux6~14_combout\ & ( \Update_Blocks|block_index3[4]~4_combout\ & ( (\Update_Blocks|blocks_t~217_combout\ & (((!\Update_Blocks|blocks_t~161_combout\) # (\Update_Blocks|block_index3[5]~5_combout\)) # 
-- (\Update_Blocks|Equal2~0_combout\))) ) ) ) # ( !\Update_Blocks|Mux6~14_combout\ & ( \Update_Blocks|block_index3[4]~4_combout\ & ( \Update_Blocks|blocks_t~217_combout\ ) ) ) # ( \Update_Blocks|Mux6~14_combout\ & ( !\Update_Blocks|block_index3[4]~4_combout\ 
-- & ( \Update_Blocks|blocks_t~217_combout\ ) ) ) # ( !\Update_Blocks|Mux6~14_combout\ & ( !\Update_Blocks|block_index3[4]~4_combout\ & ( \Update_Blocks|blocks_t~217_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~161_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~217_combout\,
	datae => \Update_Blocks|ALT_INV_Mux6~14_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	combout => \Update_Blocks|blocks_t~126_combout\);

-- Location: LABCELL_X13_Y37_N24
\Update_Blocks|blocks_buffer~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~38_combout\ = ( \Update_Blocks|blocks_t~126_combout\ & ( \Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & (\Update_Blocks|Decoder3~38_combout\ & !\Update_Blocks|Update_Blocks~1_combout\)) ) ) ) # ( 
-- !\Update_Blocks|blocks_t~126_combout\ & ( \Update_Blocks|Mux7~19_combout\ & ( \rst_blocks~0_combout\ ) ) ) # ( !\Update_Blocks|blocks_t~126_combout\ & ( !\Update_Blocks|Mux7~19_combout\ & ( \rst_blocks~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100110000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_rst_blocks~0_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder3~38_combout\,
	datad => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~126_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	combout => \Update_Blocks|blocks_buffer~38_combout\);

-- Location: FF_X13_Y37_N26
\Update_Blocks|blocks_buffer[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~38_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(38));

-- Location: MLABCELL_X15_Y39_N54
\Update_Blocks|blocks_t~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~66_combout\ = ( \Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Decoder1~38_combout\ & ( (\Update_Blocks|Equal1~0_combout\ & (!\Update_Blocks|blocks_buffer\(38) & ((!\Update_Blocks|Decoder0~7_combout\) # 
-- (!\Update_Blocks|Decoder0~46_combout\)))) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Decoder1~38_combout\ & ( (!\Update_Blocks|blocks_buffer\(38) & ((!\Update_Blocks|Decoder0~7_combout\) # (!\Update_Blocks|Decoder0~46_combout\))) ) ) ) 
-- # ( \Update_Blocks|Mux5~19_combout\ & ( !\Update_Blocks|Decoder1~38_combout\ & ( (!\Update_Blocks|blocks_buffer\(38) & ((!\Update_Blocks|Decoder0~7_combout\) # (!\Update_Blocks|Decoder0~46_combout\))) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( 
-- !\Update_Blocks|Decoder1~38_combout\ & ( (!\Update_Blocks|blocks_buffer\(38) & ((!\Update_Blocks|Decoder0~7_combout\) # (!\Update_Blocks|Decoder0~46_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010100000111100001010000011110000101000000011000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder0~7_combout\,
	datab => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(38),
	datad => \Update_Blocks|ALT_INV_Decoder0~46_combout\,
	datae => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder1~38_combout\,
	combout => \Update_Blocks|blocks_t~66_combout\);

-- Location: LABCELL_X11_Y38_N57
\Update_Blocks|Decoder3~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~37_combout\ = ( \Update_Blocks|block_index4[3]~3_combout\ & ( !\Update_Blocks|block_index4[0]~1_combout\ & ( (!\Update_Blocks|LessThan26~0_combout\ & (\Update_Blocks|block_index4[1]~2_combout\ & 
-- (!\Update_Blocks|block_index4[5]~5_combout\ & \Update_Blocks|block_index4[4]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	datae => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	combout => \Update_Blocks|Decoder3~37_combout\);

-- Location: LABCELL_X18_Y37_N15
\Update_Blocks|blocks_t~215\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~215_combout\ = ( !\Update_Blocks|LessThan22~0_combout\ & ( \Update_Blocks|block_index3[4]~4_combout\ & ( (\Update_Blocks|block_index3[3]~3_combout\ & (\Update_Blocks|block_index3[1]~2_combout\ & 
-- (!\Update_Blocks|block_index3[0]~1_combout\ & !\Update_Blocks|block_index3[5]~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	datad => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	datae => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	combout => \Update_Blocks|blocks_t~215_combout\);

-- Location: LABCELL_X19_Y39_N27
\Update_Blocks|Decoder0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~6_combout\ = ( \Update_Blocks|Add9~1_combout\ & ( (!\Update_Blocks|Add7~3_combout\ & (\Update_Blocks|block_index1[5]~1_combout\ & (\Update_Blocks|Mux0~4_combout\ & \Update_Blocks|Add7~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add7~3_combout\,
	datab => \Update_Blocks|ALT_INV_block_index1[5]~1_combout\,
	datac => \Update_Blocks|ALT_INV_Mux0~4_combout\,
	datad => \Update_Blocks|ALT_INV_Add7~2_combout\,
	dataf => \Update_Blocks|ALT_INV_Add9~1_combout\,
	combout => \Update_Blocks|Decoder0~6_combout\);

-- Location: LABCELL_X16_Y40_N48
\Update_Blocks|Decoder0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~45_combout\ = ( !\Update_Blocks|block_index1[3]~3_combout\ & ( (\Update_Blocks|Mux4~19_combout\ & (!\Update_Blocks|score_accumulator~0_combout\ & (!\Update_Blocks|block_index1[2]~6_combout\ & \Update_Blocks|Decoder0~6_combout\))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	datab => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datac => \Update_Blocks|ALT_INV_block_index1[2]~6_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~6_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	combout => \Update_Blocks|Decoder0~45_combout\);

-- Location: LABCELL_X16_Y40_N6
\Update_Blocks|Decoder1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~37_combout\ = ( !\Update_Blocks|block_index2[0]~2_combout\ & ( \Update_Blocks|block_index2[1]~3_combout\ & ( (!\Update_Blocks|points_per_block~0_combout\ & (\Update_Blocks|points_per_block~1_combout\ & 
-- (\Update_Blocks|block_index2[3]~4_combout\ & !\Update_Blocks|block_index2[5]~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datab => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datad => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	datae => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	combout => \Update_Blocks|Decoder1~37_combout\);

-- Location: LABCELL_X16_Y40_N21
\Update_Blocks|blocks_t~216\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~216_combout\ = ( !\Update_Blocks|Equal1~0_combout\ & ( (\Update_Blocks|Decoder1~37_combout\ & \Update_Blocks|Mux5~19_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Decoder1~37_combout\,
	datad => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	combout => \Update_Blocks|blocks_t~216_combout\);

-- Location: MLABCELL_X15_Y40_N6
\Update_Blocks|blocks_t~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~125_combout\ = ( !\Update_Blocks|blocks_t~216_combout\ & ( \Update_Blocks|Mux6~14_combout\ & ( (!\Update_Blocks|blocks_buffer\(37) & (!\Update_Blocks|Decoder0~45_combout\ & ((!\Update_Blocks|blocks_t~215_combout\) # 
-- (\Update_Blocks|Equal2~0_combout\)))) ) ) ) # ( !\Update_Blocks|blocks_t~216_combout\ & ( !\Update_Blocks|Mux6~14_combout\ & ( (!\Update_Blocks|blocks_buffer\(37) & !\Update_Blocks|Decoder0~45_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000000000000000000010001100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_t~215_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(37),
	datac => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~45_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~216_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux6~14_combout\,
	combout => \Update_Blocks|blocks_t~125_combout\);

-- Location: LABCELL_X11_Y38_N27
\Update_Blocks|blocks_buffer~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~37_combout\ = ( \Update_Blocks|blocks_t~125_combout\ & ( (!\Update_Blocks|Update_Blocks~1_combout\ & (\rst_blocks~0_combout\ & (\Update_Blocks|Decoder3~37_combout\ & \Update_Blocks|Mux7~19_combout\))) ) ) # ( 
-- !\Update_Blocks|blocks_t~125_combout\ & ( \rst_blocks~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datab => \ALT_INV_rst_blocks~0_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder3~37_combout\,
	datad => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~125_combout\,
	combout => \Update_Blocks|blocks_buffer~37_combout\);

-- Location: FF_X11_Y38_N29
\Update_Blocks|blocks_buffer[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~37_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(37));

-- Location: LABCELL_X16_Y40_N3
\Update_Blocks|blocks_t~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~65_combout\ = ( \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(37) & (!\Update_Blocks|Decoder0~45_combout\ & ((!\Update_Blocks|Decoder1~37_combout\) # (\Update_Blocks|Equal1~0_combout\)))) ) ) # ( 
-- !\Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(37) & !\Update_Blocks|Decoder0~45_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000010100010000000001010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(37),
	datab => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder1~37_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~45_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	combout => \Update_Blocks|blocks_t~65_combout\);

-- Location: LABCELL_X19_Y39_N15
\Update_Blocks|Decoder0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~8_combout\ = ( \Update_Blocks|Add9~1_combout\ & ( (!\Update_Blocks|Add7~3_combout\ & (\Update_Blocks|block_index1[5]~1_combout\ & (\Update_Blocks|Mux0~4_combout\ & !\Update_Blocks|Add7~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add7~3_combout\,
	datab => \Update_Blocks|ALT_INV_block_index1[5]~1_combout\,
	datac => \Update_Blocks|ALT_INV_Mux0~4_combout\,
	datad => \Update_Blocks|ALT_INV_Add7~2_combout\,
	dataf => \Update_Blocks|ALT_INV_Add9~1_combout\,
	combout => \Update_Blocks|Decoder0~8_combout\);

-- Location: MLABCELL_X15_Y37_N3
\Update_Blocks|Decoder1~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~39_combout\ = ( \Update_Blocks|points_per_block~1_combout\ & ( !\Update_Blocks|block_index2[0]~2_combout\ & ( (!\Update_Blocks|block_index2[1]~3_combout\ & (\Update_Blocks|block_index2[3]~4_combout\ & 
-- (!\Update_Blocks|block_index2[5]~6_combout\ & !\Update_Blocks|points_per_block~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	datad => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datae => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	combout => \Update_Blocks|Decoder1~39_combout\);

-- Location: MLABCELL_X15_Y39_N12
\Update_Blocks|blocks_t~218\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~218_combout\ = ( \Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Decoder1~39_combout\ & ( (!\Update_Blocks|blocks_buffer\(39) & (\Update_Blocks|Equal1~0_combout\ & ((!\Update_Blocks|Decoder0~46_combout\) # 
-- (!\Update_Blocks|Decoder0~8_combout\)))) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Decoder1~39_combout\ & ( (!\Update_Blocks|blocks_buffer\(39) & ((!\Update_Blocks|Decoder0~46_combout\) # (!\Update_Blocks|Decoder0~8_combout\))) ) ) ) # 
-- ( \Update_Blocks|Mux5~19_combout\ & ( !\Update_Blocks|Decoder1~39_combout\ & ( (!\Update_Blocks|blocks_buffer\(39) & ((!\Update_Blocks|Decoder0~46_combout\) # (!\Update_Blocks|Decoder0~8_combout\))) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( 
-- !\Update_Blocks|Decoder1~39_combout\ & ( (!\Update_Blocks|blocks_buffer\(39) & ((!\Update_Blocks|Decoder0~46_combout\) # (!\Update_Blocks|Decoder0~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100010101000101010001010100010101000101010000000000010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(39),
	datab => \Update_Blocks|ALT_INV_Decoder0~46_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder0~8_combout\,
	datad => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datae => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder1~39_combout\,
	combout => \Update_Blocks|blocks_t~218_combout\);

-- Location: LABCELL_X16_Y39_N48
\Update_Blocks|blocks_t~127\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~127_combout\ = ( \Update_Blocks|blocks_t~218_combout\ & ( \Update_Blocks|blocks_t~163_combout\ & ( (((!\Update_Blocks|block_index3[4]~4_combout\) # (!\Update_Blocks|Mux6~14_combout\)) # (\Update_Blocks|Equal2~0_combout\)) # 
-- (\Update_Blocks|block_index3[5]~5_combout\) ) ) ) # ( \Update_Blocks|blocks_t~218_combout\ & ( !\Update_Blocks|blocks_t~163_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	datab => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datad => \Update_Blocks|ALT_INV_Mux6~14_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~218_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~163_combout\,
	combout => \Update_Blocks|blocks_t~127_combout\);

-- Location: MLABCELL_X8_Y39_N42
\Update_Blocks|Decoder3~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~39_combout\ = ( !\Update_Blocks|LessThan26~0_combout\ & ( \Update_Blocks|block_index4[3]~3_combout\ & ( (!\Update_Blocks|block_index4[0]~1_combout\ & (!\Update_Blocks|block_index4[5]~5_combout\ & 
-- (!\Update_Blocks|block_index4[1]~2_combout\ & \Update_Blocks|block_index4[4]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	datae => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	combout => \Update_Blocks|Decoder3~39_combout\);

-- Location: LABCELL_X12_Y39_N57
\Update_Blocks|blocks_buffer~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~39_combout\ = ( \Update_Blocks|Decoder3~39_combout\ & ( \Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & ((!\Update_Blocks|Update_Blocks~1_combout\) # (!\Update_Blocks|blocks_t~127_combout\))) ) ) ) # ( 
-- !\Update_Blocks|Decoder3~39_combout\ & ( \Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & !\Update_Blocks|blocks_t~127_combout\) ) ) ) # ( \Update_Blocks|Decoder3~39_combout\ & ( !\Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & 
-- !\Update_Blocks|blocks_t~127_combout\) ) ) ) # ( !\Update_Blocks|Decoder3~39_combout\ & ( !\Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & !\Update_Blocks|blocks_t~127_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000010100000101010001010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_blocks~0_combout\,
	datab => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~127_combout\,
	datae => \Update_Blocks|ALT_INV_Decoder3~39_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	combout => \Update_Blocks|blocks_buffer~39_combout\);

-- Location: FF_X12_Y39_N59
\Update_Blocks|blocks_buffer[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~39_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(39));

-- Location: MLABCELL_X15_Y39_N15
\Update_Blocks|blocks_t~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~67_combout\ = ( \Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Decoder1~39_combout\ & ( (!\Update_Blocks|blocks_buffer\(39) & (\Update_Blocks|Equal1~0_combout\ & ((!\Update_Blocks|Decoder0~46_combout\) # 
-- (!\Update_Blocks|Decoder0~8_combout\)))) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Decoder1~39_combout\ & ( (!\Update_Blocks|blocks_buffer\(39) & ((!\Update_Blocks|Decoder0~46_combout\) # (!\Update_Blocks|Decoder0~8_combout\))) ) ) ) # 
-- ( \Update_Blocks|Mux5~19_combout\ & ( !\Update_Blocks|Decoder1~39_combout\ & ( (!\Update_Blocks|blocks_buffer\(39) & ((!\Update_Blocks|Decoder0~46_combout\) # (!\Update_Blocks|Decoder0~8_combout\))) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( 
-- !\Update_Blocks|Decoder1~39_combout\ & ( (!\Update_Blocks|blocks_buffer\(39) & ((!\Update_Blocks|Decoder0~46_combout\) # (!\Update_Blocks|Decoder0~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010001000101010101000100010101010100010000000101000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(39),
	datab => \Update_Blocks|ALT_INV_Decoder0~46_combout\,
	datac => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~8_combout\,
	datae => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder1~39_combout\,
	combout => \Update_Blocks|blocks_t~67_combout\);

-- Location: MLABCELL_X15_Y39_N18
\Update_Blocks|Mux6~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux6~11_combout\ = ( \Update_Blocks|blocks_t~65_combout\ & ( \Update_Blocks|blocks_t~67_combout\ & ( (!\Update_Blocks|block_index3[0]~1_combout\) # ((!\Update_Blocks|block_index3[1]~2_combout\ & ((\Update_Blocks|blocks_t~66_combout\))) # 
-- (\Update_Blocks|block_index3[1]~2_combout\ & (\Update_Blocks|blocks_t~64_combout\))) ) ) ) # ( !\Update_Blocks|blocks_t~65_combout\ & ( \Update_Blocks|blocks_t~67_combout\ & ( (!\Update_Blocks|block_index3[1]~2_combout\ & 
-- (((!\Update_Blocks|block_index3[0]~1_combout\) # (\Update_Blocks|blocks_t~66_combout\)))) # (\Update_Blocks|block_index3[1]~2_combout\ & (\Update_Blocks|blocks_t~64_combout\ & ((\Update_Blocks|block_index3[0]~1_combout\)))) ) ) ) # ( 
-- \Update_Blocks|blocks_t~65_combout\ & ( !\Update_Blocks|blocks_t~67_combout\ & ( (!\Update_Blocks|block_index3[1]~2_combout\ & (((\Update_Blocks|blocks_t~66_combout\ & \Update_Blocks|block_index3[0]~1_combout\)))) # 
-- (\Update_Blocks|block_index3[1]~2_combout\ & (((!\Update_Blocks|block_index3[0]~1_combout\)) # (\Update_Blocks|blocks_t~64_combout\))) ) ) ) # ( !\Update_Blocks|blocks_t~65_combout\ & ( !\Update_Blocks|blocks_t~67_combout\ & ( 
-- (\Update_Blocks|block_index3[0]~1_combout\ & ((!\Update_Blocks|block_index3[1]~2_combout\ & ((\Update_Blocks|blocks_t~66_combout\))) # (\Update_Blocks|block_index3[1]~2_combout\ & (\Update_Blocks|blocks_t~64_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_t~64_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~66_combout\,
	datad => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~65_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~67_combout\,
	combout => \Update_Blocks|Mux6~11_combout\);

-- Location: LABCELL_X9_Y38_N24
\Update_Blocks|Decoder3~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~41_combout\ = ( \Update_Blocks|block_index4[4]~4_combout\ & ( \Update_Blocks|block_index4[1]~2_combout\ & ( (\Update_Blocks|LessThan26~0_combout\ & (!\Update_Blocks|block_index4[3]~3_combout\ & 
-- (!\Update_Blocks|block_index4[0]~1_combout\ & !\Update_Blocks|block_index4[5]~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	datae => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	combout => \Update_Blocks|Decoder3~41_combout\);

-- Location: LABCELL_X17_Y42_N57
\Update_Blocks|Decoder0~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~47_combout\ = ( \Update_Blocks|Mux4~19_combout\ & ( \Update_Blocks|Decoder0~9_combout\ & ( \Update_Blocks|score_accumulator~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_score_accumulator~1_combout\,
	datae => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder0~9_combout\,
	combout => \Update_Blocks|Decoder0~47_combout\);

-- Location: MLABCELL_X15_Y41_N33
\Update_Blocks|Decoder1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~41_combout\ = ( \Update_Blocks|points_per_block~1_combout\ & ( !\Update_Blocks|block_index2[3]~4_combout\ & ( (!\Update_Blocks|block_index2[5]~6_combout\ & (!\Update_Blocks|block_index2[0]~2_combout\ & 
-- (\Update_Blocks|block_index2[1]~3_combout\ & \Update_Blocks|points_per_block~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datad => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datae => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	combout => \Update_Blocks|Decoder1~41_combout\);

-- Location: MLABCELL_X15_Y38_N6
\Update_Blocks|blocks_t~221\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~221_combout\ = ( \Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Equal1~0_combout\ & ( (!\Update_Blocks|blocks_buffer\(41) & ((!\Update_Blocks|Decoder0~47_combout\) # (!\Update_Blocks|Decoder0~17_combout\))) ) ) ) # ( 
-- !\Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Equal1~0_combout\ & ( (!\Update_Blocks|blocks_buffer\(41) & ((!\Update_Blocks|Decoder0~47_combout\) # (!\Update_Blocks|Decoder0~17_combout\))) ) ) ) # ( \Update_Blocks|Mux5~19_combout\ & ( 
-- !\Update_Blocks|Equal1~0_combout\ & ( (!\Update_Blocks|blocks_buffer\(41) & (!\Update_Blocks|Decoder1~41_combout\ & ((!\Update_Blocks|Decoder0~47_combout\) # (!\Update_Blocks|Decoder0~17_combout\)))) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( 
-- !\Update_Blocks|Equal1~0_combout\ & ( (!\Update_Blocks|blocks_buffer\(41) & ((!\Update_Blocks|Decoder0~47_combout\) # (!\Update_Blocks|Decoder0~17_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110010001000110000001000000011001100100010001100110010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder0~47_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(41),
	datac => \Update_Blocks|ALT_INV_Decoder1~41_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~17_combout\,
	datae => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	combout => \Update_Blocks|blocks_t~221_combout\);

-- Location: MLABCELL_X15_Y38_N27
\Update_Blocks|blocks_t~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~129_combout\ = ( \Update_Blocks|blocks_t~221_combout\ & ( \Update_Blocks|blocks_t~222_combout\ & ( ((!\Update_Blocks|block_index3[4]~4_combout\) # ((!\Update_Blocks|Mux6~14_combout\) # (\Update_Blocks|block_index3[5]~5_combout\))) 
-- # (\Update_Blocks|Equal2~0_combout\) ) ) ) # ( \Update_Blocks|blocks_t~221_combout\ & ( !\Update_Blocks|blocks_t~222_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	datad => \Update_Blocks|ALT_INV_Mux6~14_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~221_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~222_combout\,
	combout => \Update_Blocks|blocks_t~129_combout\);

-- Location: MLABCELL_X15_Y38_N42
\Update_Blocks|blocks_buffer~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~41_combout\ = ( \Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & ((!\Update_Blocks|blocks_t~129_combout\) # ((\Update_Blocks|Decoder3~41_combout\ & !\Update_Blocks|Update_Blocks~1_combout\)))) ) ) # ( 
-- !\Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & !\Update_Blocks|blocks_t~129_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101000100000101010100010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_blocks~0_combout\,
	datab => \Update_Blocks|ALT_INV_Decoder3~41_combout\,
	datac => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~129_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	combout => \Update_Blocks|blocks_buffer~41_combout\);

-- Location: FF_X15_Y38_N44
\Update_Blocks|blocks_buffer[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~41_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(41));

-- Location: LABCELL_X16_Y39_N33
\Update_Blocks|blocks_t~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~69_combout\ = ( \Update_Blocks|Equal1~0_combout\ & ( \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(41) & ((!\Update_Blocks|Decoder0~17_combout\) # (!\Update_Blocks|Decoder0~47_combout\))) ) ) ) # ( 
-- !\Update_Blocks|Equal1~0_combout\ & ( \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(41) & (!\Update_Blocks|Decoder1~41_combout\ & ((!\Update_Blocks|Decoder0~17_combout\) # (!\Update_Blocks|Decoder0~47_combout\)))) ) ) ) # ( 
-- \Update_Blocks|Equal1~0_combout\ & ( !\Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(41) & ((!\Update_Blocks|Decoder0~17_combout\) # (!\Update_Blocks|Decoder0~47_combout\))) ) ) ) # ( !\Update_Blocks|Equal1~0_combout\ & ( 
-- !\Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(41) & ((!\Update_Blocks|Decoder0~17_combout\) # (!\Update_Blocks|Decoder0~47_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010100000101010101010000010001000100000001010101010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(41),
	datab => \Update_Blocks|ALT_INV_Decoder1~41_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder0~17_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~47_combout\,
	datae => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	combout => \Update_Blocks|blocks_t~69_combout\);

-- Location: LABCELL_X16_Y38_N18
\Update_Blocks|Decoder0~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~48_combout\ = ( !\Update_Blocks|block_index1[1]~5_combout\ & ( \Update_Blocks|Mux4~19_combout\ & ( (\Update_Blocks|block_index1[0]~4_combout\ & (\Update_Blocks|Decoder0~9_combout\ & \Update_Blocks|score_accumulator~1_combout\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Blocks|ALT_INV_block_index1[0]~4_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder0~9_combout\,
	datad => \Update_Blocks|ALT_INV_score_accumulator~1_combout\,
	datae => \Update_Blocks|ALT_INV_block_index1[1]~5_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	combout => \Update_Blocks|Decoder0~48_combout\);

-- Location: LABCELL_X17_Y38_N45
\Update_Blocks|Decoder1~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~42_combout\ = ( !\Update_Blocks|block_index2[5]~6_combout\ & ( \Update_Blocks|block_index2[0]~2_combout\ & ( (\Update_Blocks|points_per_block~0_combout\ & (!\Update_Blocks|block_index2[3]~4_combout\ & 
-- (!\Update_Blocks|block_index2[1]~3_combout\ & \Update_Blocks|points_per_block~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datad => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	datae => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	combout => \Update_Blocks|Decoder1~42_combout\);

-- Location: LABCELL_X16_Y39_N45
\Update_Blocks|blocks_t~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~70_combout\ = ( \Update_Blocks|Decoder1~42_combout\ & ( (!\Update_Blocks|Decoder0~48_combout\ & (!\Update_Blocks|blocks_buffer\(42) & ((!\Update_Blocks|Mux5~19_combout\) # (\Update_Blocks|Equal1~0_combout\)))) ) ) # ( 
-- !\Update_Blocks|Decoder1~42_combout\ & ( (!\Update_Blocks|Decoder0~48_combout\ & !\Update_Blocks|blocks_buffer\(42)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011010000000000001101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datab => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder0~48_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(42),
	dataf => \Update_Blocks|ALT_INV_Decoder1~42_combout\,
	combout => \Update_Blocks|blocks_t~70_combout\);

-- Location: LABCELL_X10_Y38_N36
\Update_Blocks|Decoder3~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~40_combout\ = ( \Update_Blocks|block_index4[1]~2_combout\ & ( !\Update_Blocks|block_index4[5]~5_combout\ & ( (!\Update_Blocks|block_index4[3]~3_combout\ & (\Update_Blocks|LessThan26~0_combout\ & 
-- (\Update_Blocks|block_index4[0]~1_combout\ & \Update_Blocks|block_index4[4]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datab => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	datae => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	combout => \Update_Blocks|Decoder3~40_combout\);

-- Location: LABCELL_X17_Y42_N36
\Update_Blocks|Decoder1~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~40_combout\ = ( \Update_Blocks|block_index2[0]~2_combout\ & ( !\Update_Blocks|block_index2[5]~6_combout\ & ( (\Update_Blocks|points_per_block~1_combout\ & (\Update_Blocks|points_per_block~0_combout\ & 
-- (\Update_Blocks|block_index2[1]~3_combout\ & !\Update_Blocks|block_index2[3]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	datab => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datad => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datae => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	combout => \Update_Blocks|Decoder1~40_combout\);

-- Location: MLABCELL_X15_Y38_N36
\Update_Blocks|blocks_t~219\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~219_combout\ = ( \Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Equal1~0_combout\ & ( (!\Update_Blocks|blocks_buffer\(40) & ((!\Update_Blocks|Decoder0~47_combout\) # (!\Update_Blocks|Decoder0~16_combout\))) ) ) ) # ( 
-- !\Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Equal1~0_combout\ & ( (!\Update_Blocks|blocks_buffer\(40) & ((!\Update_Blocks|Decoder0~47_combout\) # (!\Update_Blocks|Decoder0~16_combout\))) ) ) ) # ( \Update_Blocks|Mux5~19_combout\ & ( 
-- !\Update_Blocks|Equal1~0_combout\ & ( (!\Update_Blocks|Decoder1~40_combout\ & (!\Update_Blocks|blocks_buffer\(40) & ((!\Update_Blocks|Decoder0~47_combout\) # (!\Update_Blocks|Decoder0~16_combout\)))) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( 
-- !\Update_Blocks|Equal1~0_combout\ & ( (!\Update_Blocks|blocks_buffer\(40) & ((!\Update_Blocks|Decoder0~47_combout\) # (!\Update_Blocks|Decoder0~16_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010100000110000001000000011110000101000001111000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder0~47_combout\,
	datab => \Update_Blocks|ALT_INV_Decoder1~40_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(40),
	datad => \Update_Blocks|ALT_INV_Decoder0~16_combout\,
	datae => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	combout => \Update_Blocks|blocks_t~219_combout\);

-- Location: MLABCELL_X15_Y38_N24
\Update_Blocks|blocks_t~128\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~128_combout\ = ( \Update_Blocks|blocks_t~219_combout\ & ( \Update_Blocks|blocks_t~220_combout\ & ( ((!\Update_Blocks|block_index3[4]~4_combout\) # ((!\Update_Blocks|Mux6~14_combout\) # (\Update_Blocks|block_index3[5]~5_combout\))) 
-- # (\Update_Blocks|Equal2~0_combout\) ) ) ) # ( \Update_Blocks|blocks_t~219_combout\ & ( !\Update_Blocks|blocks_t~220_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datac => \Update_Blocks|ALT_INV_Mux6~14_combout\,
	datad => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~219_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~220_combout\,
	combout => \Update_Blocks|blocks_t~128_combout\);

-- Location: MLABCELL_X15_Y38_N3
\Update_Blocks|blocks_buffer~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~40_combout\ = ( \Update_Blocks|Update_Blocks~1_combout\ & ( \Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & !\Update_Blocks|blocks_t~128_combout\) ) ) ) # ( !\Update_Blocks|Update_Blocks~1_combout\ & ( 
-- \Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & ((!\Update_Blocks|blocks_t~128_combout\) # (\Update_Blocks|Decoder3~40_combout\))) ) ) ) # ( \Update_Blocks|Update_Blocks~1_combout\ & ( !\Update_Blocks|Mux7~19_combout\ & ( 
-- (\rst_blocks~0_combout\ & !\Update_Blocks|blocks_t~128_combout\) ) ) ) # ( !\Update_Blocks|Update_Blocks~1_combout\ & ( !\Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & !\Update_Blocks|blocks_t~128_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101000001010101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_blocks~0_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder3~40_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~128_combout\,
	datae => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	combout => \Update_Blocks|blocks_buffer~40_combout\);

-- Location: FF_X15_Y38_N5
\Update_Blocks|blocks_buffer[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~40_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(40));

-- Location: LABCELL_X17_Y42_N21
\Update_Blocks|blocks_t~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~68_combout\ = ( \Update_Blocks|Equal1~0_combout\ & ( \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(40) & ((!\Update_Blocks|Decoder0~16_combout\) # (!\Update_Blocks|Decoder0~47_combout\))) ) ) ) # ( 
-- !\Update_Blocks|Equal1~0_combout\ & ( \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(40) & (!\Update_Blocks|Decoder1~40_combout\ & ((!\Update_Blocks|Decoder0~16_combout\) # (!\Update_Blocks|Decoder0~47_combout\)))) ) ) ) # ( 
-- \Update_Blocks|Equal1~0_combout\ & ( !\Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(40) & ((!\Update_Blocks|Decoder0~16_combout\) # (!\Update_Blocks|Decoder0~47_combout\))) ) ) ) # ( !\Update_Blocks|Equal1~0_combout\ & ( 
-- !\Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(40) & ((!\Update_Blocks|Decoder0~16_combout\) # (!\Update_Blocks|Decoder0~47_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100010101000101010001010100010101000000000001010100010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(40),
	datab => \Update_Blocks|ALT_INV_Decoder0~16_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder0~47_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder1~40_combout\,
	datae => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	combout => \Update_Blocks|blocks_t~68_combout\);

-- Location: MLABCELL_X8_Y39_N45
\Update_Blocks|Decoder3~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~43_combout\ = ( !\Update_Blocks|block_index4[3]~3_combout\ & ( \Update_Blocks|LessThan26~0_combout\ & ( (!\Update_Blocks|block_index4[0]~1_combout\ & (!\Update_Blocks|block_index4[5]~5_combout\ & 
-- (\Update_Blocks|block_index4[4]~4_combout\ & !\Update_Blocks|block_index4[1]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datae => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	dataf => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	combout => \Update_Blocks|Decoder3~43_combout\);

-- Location: LABCELL_X16_Y38_N3
\Update_Blocks|blocks_t~225\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~225_combout\ = ( \Update_Blocks|block_index3[4]~4_combout\ & ( !\Update_Blocks|block_index3[5]~5_combout\ & ( (!\Update_Blocks|block_index3[0]~1_combout\ & (!\Update_Blocks|block_index3[3]~3_combout\ & 
-- (!\Update_Blocks|block_index3[1]~2_combout\ & \Update_Blocks|LessThan22~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datad => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	datae => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	combout => \Update_Blocks|blocks_t~225_combout\);

-- Location: LABCELL_X17_Y42_N33
\Update_Blocks|Decoder1~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~43_combout\ = ( !\Update_Blocks|block_index2[0]~2_combout\ & ( !\Update_Blocks|block_index2[5]~6_combout\ & ( (!\Update_Blocks|block_index2[1]~3_combout\ & (!\Update_Blocks|block_index2[3]~4_combout\ & 
-- (\Update_Blocks|points_per_block~0_combout\ & \Update_Blocks|points_per_block~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datac => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datad => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	datae => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	combout => \Update_Blocks|Decoder1~43_combout\);

-- Location: MLABCELL_X15_Y38_N33
\Update_Blocks|blocks_t~226\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~226_combout\ = ( !\Update_Blocks|Equal1~0_combout\ & ( (\Update_Blocks|Decoder1~43_combout\ & \Update_Blocks|Mux5~19_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Decoder1~43_combout\,
	datad => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	combout => \Update_Blocks|blocks_t~226_combout\);

-- Location: LABCELL_X17_Y42_N12
\Update_Blocks|Decoder0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~49_combout\ = ( \Update_Blocks|Mux4~19_combout\ & ( \Update_Blocks|Decoder0~9_combout\ & ( (\Update_Blocks|score_accumulator~1_combout\ & (!\Update_Blocks|block_index1[1]~5_combout\ & !\Update_Blocks|block_index1[0]~4_combout\)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Blocks|ALT_INV_score_accumulator~1_combout\,
	datac => \Update_Blocks|ALT_INV_block_index1[1]~5_combout\,
	datad => \Update_Blocks|ALT_INV_block_index1[0]~4_combout\,
	datae => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder0~9_combout\,
	combout => \Update_Blocks|Decoder0~49_combout\);

-- Location: MLABCELL_X15_Y38_N48
\Update_Blocks|blocks_t~131\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~131_combout\ = ( \Update_Blocks|Equal2~0_combout\ & ( \Update_Blocks|Mux6~14_combout\ & ( (!\Update_Blocks|blocks_buffer\(43) & (!\Update_Blocks|blocks_t~226_combout\ & !\Update_Blocks|Decoder0~49_combout\)) ) ) ) # ( 
-- !\Update_Blocks|Equal2~0_combout\ & ( \Update_Blocks|Mux6~14_combout\ & ( (!\Update_Blocks|blocks_t~225_combout\ & (!\Update_Blocks|blocks_buffer\(43) & (!\Update_Blocks|blocks_t~226_combout\ & !\Update_Blocks|Decoder0~49_combout\))) ) ) ) # ( 
-- \Update_Blocks|Equal2~0_combout\ & ( !\Update_Blocks|Mux6~14_combout\ & ( (!\Update_Blocks|blocks_buffer\(43) & (!\Update_Blocks|blocks_t~226_combout\ & !\Update_Blocks|Decoder0~49_combout\)) ) ) ) # ( !\Update_Blocks|Equal2~0_combout\ & ( 
-- !\Update_Blocks|Mux6~14_combout\ & ( (!\Update_Blocks|blocks_buffer\(43) & (!\Update_Blocks|blocks_t~226_combout\ & !\Update_Blocks|Decoder0~49_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000010000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_t~225_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(43),
	datac => \Update_Blocks|ALT_INV_blocks_t~226_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~49_combout\,
	datae => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux6~14_combout\,
	combout => \Update_Blocks|blocks_t~131_combout\);

-- Location: LABCELL_X11_Y38_N3
\Update_Blocks|blocks_buffer~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~43_combout\ = ( \Update_Blocks|blocks_t~131_combout\ & ( (!\Update_Blocks|Update_Blocks~1_combout\ & (\rst_blocks~0_combout\ & (\Update_Blocks|Decoder3~43_combout\ & \Update_Blocks|Mux7~19_combout\))) ) ) # ( 
-- !\Update_Blocks|blocks_t~131_combout\ & ( \rst_blocks~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datab => \ALT_INV_rst_blocks~0_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder3~43_combout\,
	datad => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~131_combout\,
	combout => \Update_Blocks|blocks_buffer~43_combout\);

-- Location: FF_X11_Y38_N5
\Update_Blocks|blocks_buffer[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~43_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(43));

-- Location: LABCELL_X17_Y42_N24
\Update_Blocks|blocks_t~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~71_combout\ = ( \Update_Blocks|Equal1~0_combout\ & ( \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(43) & !\Update_Blocks|Decoder0~49_combout\) ) ) ) # ( !\Update_Blocks|Equal1~0_combout\ & ( 
-- \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(43) & (!\Update_Blocks|Decoder0~49_combout\ & !\Update_Blocks|Decoder1~43_combout\)) ) ) ) # ( \Update_Blocks|Equal1~0_combout\ & ( !\Update_Blocks|Mux5~19_combout\ & ( 
-- (!\Update_Blocks|blocks_buffer\(43) & !\Update_Blocks|Decoder0~49_combout\) ) ) ) # ( !\Update_Blocks|Equal1~0_combout\ & ( !\Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(43) & !\Update_Blocks|Decoder0~49_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010000000100000001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(43),
	datab => \Update_Blocks|ALT_INV_Decoder0~49_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder1~43_combout\,
	datae => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	combout => \Update_Blocks|blocks_t~71_combout\);

-- Location: LABCELL_X16_Y39_N0
\Update_Blocks|Mux6~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux6~12_combout\ = ( \Update_Blocks|blocks_t~68_combout\ & ( \Update_Blocks|blocks_t~71_combout\ & ( (!\Update_Blocks|block_index3[1]~2_combout\ & ((!\Update_Blocks|block_index3[0]~1_combout\) # ((\Update_Blocks|blocks_t~70_combout\)))) # 
-- (\Update_Blocks|block_index3[1]~2_combout\ & (((\Update_Blocks|blocks_t~69_combout\)) # (\Update_Blocks|block_index3[0]~1_combout\))) ) ) ) # ( !\Update_Blocks|blocks_t~68_combout\ & ( \Update_Blocks|blocks_t~71_combout\ & ( 
-- (!\Update_Blocks|block_index3[1]~2_combout\ & ((!\Update_Blocks|block_index3[0]~1_combout\) # ((\Update_Blocks|blocks_t~70_combout\)))) # (\Update_Blocks|block_index3[1]~2_combout\ & (!\Update_Blocks|block_index3[0]~1_combout\ & 
-- (\Update_Blocks|blocks_t~69_combout\))) ) ) ) # ( \Update_Blocks|blocks_t~68_combout\ & ( !\Update_Blocks|blocks_t~71_combout\ & ( (!\Update_Blocks|block_index3[1]~2_combout\ & (\Update_Blocks|block_index3[0]~1_combout\ & 
-- ((\Update_Blocks|blocks_t~70_combout\)))) # (\Update_Blocks|block_index3[1]~2_combout\ & (((\Update_Blocks|blocks_t~69_combout\)) # (\Update_Blocks|block_index3[0]~1_combout\))) ) ) ) # ( !\Update_Blocks|blocks_t~68_combout\ & ( 
-- !\Update_Blocks|blocks_t~71_combout\ & ( (!\Update_Blocks|block_index3[1]~2_combout\ & (\Update_Blocks|block_index3[0]~1_combout\ & ((\Update_Blocks|blocks_t~70_combout\)))) # (\Update_Blocks|block_index3[1]~2_combout\ & 
-- (!\Update_Blocks|block_index3[0]~1_combout\ & (\Update_Blocks|blocks_t~69_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~69_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~70_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~68_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~71_combout\,
	combout => \Update_Blocks|Mux6~12_combout\);

-- Location: LABCELL_X16_Y39_N36
\Update_Blocks|blocks_t~149\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~149_combout\ = ( \Update_Blocks|block_index3[1]~2_combout\ & ( (\Update_Blocks|block_index3[0]~1_combout\ & (\Update_Blocks|block_index3[3]~3_combout\ & \Update_Blocks|LessThan22~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	datad => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	combout => \Update_Blocks|blocks_t~149_combout\);

-- Location: LABCELL_X17_Y40_N0
\Update_Blocks|Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~0_combout\ = ( !\Update_Blocks|Add9~2_combout\ & ( (\Update_Blocks|Add7~3_combout\ & (\Update_Blocks|Add7~2_combout\ & (\Update_Blocks|Mux0~4_combout\ & \Update_Blocks|block_index1[5]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add7~3_combout\,
	datab => \Update_Blocks|ALT_INV_Add7~2_combout\,
	datac => \Update_Blocks|ALT_INV_Mux0~4_combout\,
	datad => \Update_Blocks|ALT_INV_block_index1[5]~1_combout\,
	dataf => \Update_Blocks|ALT_INV_Add9~2_combout\,
	combout => \Update_Blocks|Decoder0~0_combout\);

-- Location: LABCELL_X17_Y40_N6
\Update_Blocks|Decoder0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~1_combout\ = ( \Update_Blocks|Mux4~19_combout\ & ( (!\Update_Blocks|block_index1[4]~2_combout\ & (!\Update_Blocks|block_index1[3]~3_combout\ & \Update_Blocks|Decoder0~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	datab => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder0~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	combout => \Update_Blocks|Decoder0~1_combout\);

-- Location: LABCELL_X19_Y41_N12
\Update_Blocks|Decoder1~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~32_combout\ = ( \Update_Blocks|block_index2[0]~2_combout\ & ( !\Update_Blocks|block_index2[5]~6_combout\ & ( (\Update_Blocks|points_per_block~0_combout\ & (\Update_Blocks|block_index2[3]~4_combout\ & 
-- (\Update_Blocks|block_index2[1]~3_combout\ & \Update_Blocks|points_per_block~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datad => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	datae => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	combout => \Update_Blocks|Decoder1~32_combout\);

-- Location: LABCELL_X16_Y39_N21
\Update_Blocks|blocks_t~206\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~206_combout\ = ( \Update_Blocks|Equal1~0_combout\ & ( \Update_Blocks|Decoder1~32_combout\ & ( (!\Update_Blocks|blocks_buffer\(32) & ((!\Update_Blocks|Decoder0~1_combout\) # (\Update_Blocks|score_accumulator~0_combout\))) ) ) ) # ( 
-- !\Update_Blocks|Equal1~0_combout\ & ( \Update_Blocks|Decoder1~32_combout\ & ( (!\Update_Blocks|blocks_buffer\(32) & (!\Update_Blocks|Mux5~19_combout\ & ((!\Update_Blocks|Decoder0~1_combout\) # (\Update_Blocks|score_accumulator~0_combout\)))) ) ) ) # ( 
-- \Update_Blocks|Equal1~0_combout\ & ( !\Update_Blocks|Decoder1~32_combout\ & ( (!\Update_Blocks|blocks_buffer\(32) & ((!\Update_Blocks|Decoder0~1_combout\) # (\Update_Blocks|score_accumulator~0_combout\))) ) ) ) # ( !\Update_Blocks|Equal1~0_combout\ & ( 
-- !\Update_Blocks|Decoder1~32_combout\ & ( (!\Update_Blocks|blocks_buffer\(32) & ((!\Update_Blocks|Decoder0~1_combout\) # (\Update_Blocks|score_accumulator~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010101010101000001010101010000000100010001010000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(32),
	datab => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder0~1_combout\,
	datad => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datae => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder1~32_combout\,
	combout => \Update_Blocks|blocks_t~206_combout\);

-- Location: MLABCELL_X15_Y39_N3
\Update_Blocks|blocks_t~120\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~120_combout\ = ( \Update_Blocks|Mux6~14_combout\ & ( \Update_Blocks|block_index3[4]~4_combout\ & ( (\Update_Blocks|blocks_t~206_combout\ & (((!\Update_Blocks|blocks_t~149_combout\) # (\Update_Blocks|block_index3[5]~5_combout\)) # 
-- (\Update_Blocks|Equal2~0_combout\))) ) ) ) # ( !\Update_Blocks|Mux6~14_combout\ & ( \Update_Blocks|block_index3[4]~4_combout\ & ( \Update_Blocks|blocks_t~206_combout\ ) ) ) # ( \Update_Blocks|Mux6~14_combout\ & ( !\Update_Blocks|block_index3[4]~4_combout\ 
-- & ( \Update_Blocks|blocks_t~206_combout\ ) ) ) # ( !\Update_Blocks|Mux6~14_combout\ & ( !\Update_Blocks|block_index3[4]~4_combout\ & ( \Update_Blocks|blocks_t~206_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_t~149_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~206_combout\,
	datae => \Update_Blocks|ALT_INV_Mux6~14_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	combout => \Update_Blocks|blocks_t~120_combout\);

-- Location: MLABCELL_X8_Y39_N6
\Update_Blocks|Decoder3~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~32_combout\ = ( \Update_Blocks|block_index4[4]~4_combout\ & ( !\Update_Blocks|block_index4[5]~5_combout\ & ( (\Update_Blocks|block_index4[1]~2_combout\ & (\Update_Blocks|block_index4[3]~3_combout\ & 
-- (\Update_Blocks|block_index4[0]~1_combout\ & \Update_Blocks|LessThan26~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datad => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	datae => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	combout => \Update_Blocks|Decoder3~32_combout\);

-- Location: LABCELL_X11_Y38_N18
\Update_Blocks|blocks_buffer~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~32_combout\ = ( \Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & ((!\Update_Blocks|blocks_t~120_combout\) # ((!\Update_Blocks|Update_Blocks~1_combout\ & \Update_Blocks|Decoder3~32_combout\)))) ) ) # ( 
-- !\Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & !\Update_Blocks|blocks_t~120_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000110000001100100011000000110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datab => \ALT_INV_rst_blocks~0_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~120_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder3~32_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	combout => \Update_Blocks|blocks_buffer~32_combout\);

-- Location: FF_X11_Y38_N20
\Update_Blocks|blocks_buffer[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~32_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(32));

-- Location: LABCELL_X16_Y39_N24
\Update_Blocks|blocks_t~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~60_combout\ = ( \Update_Blocks|score_accumulator~0_combout\ & ( \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(32) & ((!\Update_Blocks|Decoder1~32_combout\) # (\Update_Blocks|Equal1~0_combout\))) ) ) ) # ( 
-- !\Update_Blocks|score_accumulator~0_combout\ & ( \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(32) & (!\Update_Blocks|Decoder0~1_combout\ & ((!\Update_Blocks|Decoder1~32_combout\) # (\Update_Blocks|Equal1~0_combout\)))) ) ) ) # ( 
-- \Update_Blocks|score_accumulator~0_combout\ & ( !\Update_Blocks|Mux5~19_combout\ & ( !\Update_Blocks|blocks_buffer\(32) ) ) ) # ( !\Update_Blocks|score_accumulator~0_combout\ & ( !\Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(32) & 
-- !\Update_Blocks|Decoder0~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010101010101010001010000000001000101010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(32),
	datab => \Update_Blocks|ALT_INV_Decoder1~32_combout\,
	datac => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~1_combout\,
	datae => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	combout => \Update_Blocks|blocks_t~60_combout\);

-- Location: LABCELL_X17_Y38_N15
\Update_Blocks|Decoder0~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~42_combout\ = ( \Update_Blocks|Mux4~19_combout\ & ( (!\Update_Blocks|block_index1[4]~2_combout\ & (!\Update_Blocks|block_index1[3]~3_combout\ & (!\Update_Blocks|score_accumulator~0_combout\ & \Update_Blocks|Decoder0~3_combout\))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	datab => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~3_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	combout => \Update_Blocks|Decoder0~42_combout\);

-- Location: LABCELL_X11_Y37_N6
\Update_Blocks|blocks_t~209\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~209_combout\ = ( \Update_Blocks|block_index3[0]~1_combout\ & ( \Update_Blocks|block_index3[4]~4_combout\ & ( (!\Update_Blocks|block_index3[5]~5_combout\ & (!\Update_Blocks|block_index3[1]~2_combout\ & 
-- (\Update_Blocks|LessThan22~0_combout\ & \Update_Blocks|block_index3[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datac => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	datad => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	datae => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	combout => \Update_Blocks|blocks_t~209_combout\);

-- Location: LABCELL_X17_Y37_N18
\Update_Blocks|Decoder1~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~34_combout\ = ( \Update_Blocks|block_index2[3]~4_combout\ & ( \Update_Blocks|block_index2[0]~2_combout\ & ( (!\Update_Blocks|block_index2[5]~6_combout\ & (!\Update_Blocks|block_index2[1]~3_combout\ & 
-- (\Update_Blocks|points_per_block~1_combout\ & \Update_Blocks|points_per_block~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datac => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	datad => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datae => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	combout => \Update_Blocks|Decoder1~34_combout\);

-- Location: LABCELL_X12_Y37_N12
\Update_Blocks|blocks_t~210\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~210_combout\ = ( !\Update_Blocks|Equal1~0_combout\ & ( (\Update_Blocks|Decoder1~34_combout\ & \Update_Blocks|Mux5~19_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Decoder1~34_combout\,
	datad => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	combout => \Update_Blocks|blocks_t~210_combout\);

-- Location: LABCELL_X12_Y37_N54
\Update_Blocks|blocks_t~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~122_combout\ = ( \Update_Blocks|Equal2~0_combout\ & ( \Update_Blocks|Mux6~14_combout\ & ( (!\Update_Blocks|blocks_t~210_combout\ & (!\Update_Blocks|Decoder0~42_combout\ & !\Update_Blocks|blocks_buffer\(34))) ) ) ) # ( 
-- !\Update_Blocks|Equal2~0_combout\ & ( \Update_Blocks|Mux6~14_combout\ & ( (!\Update_Blocks|blocks_t~209_combout\ & (!\Update_Blocks|blocks_t~210_combout\ & (!\Update_Blocks|Decoder0~42_combout\ & !\Update_Blocks|blocks_buffer\(34)))) ) ) ) # ( 
-- \Update_Blocks|Equal2~0_combout\ & ( !\Update_Blocks|Mux6~14_combout\ & ( (!\Update_Blocks|blocks_t~210_combout\ & (!\Update_Blocks|Decoder0~42_combout\ & !\Update_Blocks|blocks_buffer\(34))) ) ) ) # ( !\Update_Blocks|Equal2~0_combout\ & ( 
-- !\Update_Blocks|Mux6~14_combout\ & ( (!\Update_Blocks|blocks_t~210_combout\ & (!\Update_Blocks|Decoder0~42_combout\ & !\Update_Blocks|blocks_buffer\(34))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000010000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_t~209_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_t~210_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder0~42_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(34),
	datae => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux6~14_combout\,
	combout => \Update_Blocks|blocks_t~122_combout\);

-- Location: LABCELL_X10_Y37_N33
\Update_Blocks|Decoder3~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~34_combout\ = ( \Update_Blocks|block_index4[4]~4_combout\ & ( \Update_Blocks|LessThan26~0_combout\ & ( (!\Update_Blocks|block_index4[1]~2_combout\ & (\Update_Blocks|block_index4[3]~3_combout\ & 
-- (\Update_Blocks|block_index4[0]~1_combout\ & !\Update_Blocks|block_index4[5]~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	datae => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	dataf => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	combout => \Update_Blocks|Decoder3~34_combout\);

-- Location: LABCELL_X12_Y37_N15
\Update_Blocks|blocks_buffer~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~34_combout\ = ( \Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & ((!\Update_Blocks|blocks_t~122_combout\) # ((!\Update_Blocks|Update_Blocks~1_combout\ & \Update_Blocks|Decoder3~34_combout\)))) ) ) # ( 
-- !\Update_Blocks|Mux7~19_combout\ & ( (!\Update_Blocks|blocks_t~122_combout\ & \rst_blocks~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101011100000000010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_t~122_combout\,
	datab => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder3~34_combout\,
	datad => \ALT_INV_rst_blocks~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	combout => \Update_Blocks|blocks_buffer~34_combout\);

-- Location: FF_X12_Y37_N17
\Update_Blocks|blocks_buffer[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~34_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(34));

-- Location: LABCELL_X16_Y39_N42
\Update_Blocks|blocks_t~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~62_combout\ = ( \Update_Blocks|Decoder1~34_combout\ & ( (!\Update_Blocks|Decoder0~42_combout\ & (!\Update_Blocks|blocks_buffer\(34) & ((!\Update_Blocks|Mux5~19_combout\) # (\Update_Blocks|Equal1~0_combout\)))) ) ) # ( 
-- !\Update_Blocks|Decoder1~34_combout\ & ( (!\Update_Blocks|Decoder0~42_combout\ & !\Update_Blocks|blocks_buffer\(34)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011010000000000001101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datab => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder0~42_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(34),
	dataf => \Update_Blocks|ALT_INV_Decoder1~34_combout\,
	combout => \Update_Blocks|blocks_t~62_combout\);

-- Location: LABCELL_X17_Y38_N12
\Update_Blocks|Decoder0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~41_combout\ = ( \Update_Blocks|Mux4~19_combout\ & ( (!\Update_Blocks|block_index1[4]~2_combout\ & (!\Update_Blocks|block_index1[3]~3_combout\ & (!\Update_Blocks|score_accumulator~0_combout\ & \Update_Blocks|Decoder0~2_combout\))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	datab => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~2_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	combout => \Update_Blocks|Decoder0~41_combout\);

-- Location: LABCELL_X17_Y38_N24
\Update_Blocks|blocks_t~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~61_combout\ = ( !\Update_Blocks|Decoder0~41_combout\ & ( (!\Update_Blocks|blocks_buffer\(33) & (((!\Update_Blocks|Decoder1~33_combout\) # (!\Update_Blocks|Mux5~19_combout\)) # (\Update_Blocks|Equal1~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011010000111100001101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datab => \Update_Blocks|ALT_INV_Decoder1~33_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(33),
	datad => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder0~41_combout\,
	combout => \Update_Blocks|blocks_t~61_combout\);

-- Location: LABCELL_X10_Y37_N27
\Update_Blocks|Decoder3~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~35_combout\ = ( \Update_Blocks|block_index4[4]~4_combout\ & ( \Update_Blocks|LessThan26~0_combout\ & ( (!\Update_Blocks|block_index4[1]~2_combout\ & (\Update_Blocks|block_index4[3]~3_combout\ & 
-- (!\Update_Blocks|block_index4[0]~1_combout\ & !\Update_Blocks|block_index4[5]~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	datae => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	dataf => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	combout => \Update_Blocks|Decoder3~35_combout\);

-- Location: LABCELL_X17_Y40_N39
\Update_Blocks|Decoder0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~4_combout\ = ( \Update_Blocks|Mux0~4_combout\ & ( !\Update_Blocks|Add9~2_combout\ & ( (!\Update_Blocks|Add7~3_combout\ & (\Update_Blocks|block_index1[5]~1_combout\ & !\Update_Blocks|Add7~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add7~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index1[5]~1_combout\,
	datad => \Update_Blocks|ALT_INV_Add7~2_combout\,
	datae => \Update_Blocks|ALT_INV_Mux0~4_combout\,
	dataf => \Update_Blocks|ALT_INV_Add9~2_combout\,
	combout => \Update_Blocks|Decoder0~4_combout\);

-- Location: LABCELL_X17_Y42_N48
\Update_Blocks|Decoder0~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~43_combout\ = ( !\Update_Blocks|block_index1[3]~3_combout\ & ( \Update_Blocks|Decoder0~4_combout\ & ( (!\Update_Blocks|score_accumulator~0_combout\ & (\Update_Blocks|Mux4~19_combout\ & !\Update_Blocks|block_index1[4]~2_combout\)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datab => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	datac => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	datae => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder0~4_combout\,
	combout => \Update_Blocks|Decoder0~43_combout\);

-- Location: LABCELL_X13_Y37_N54
\Update_Blocks|blocks_t~211\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~211_combout\ = ( \Update_Blocks|block_index3[3]~3_combout\ & ( !\Update_Blocks|block_index3[5]~5_combout\ & ( (!\Update_Blocks|block_index3[0]~1_combout\ & (!\Update_Blocks|block_index3[1]~2_combout\ & 
-- (\Update_Blocks|block_index3[4]~4_combout\ & \Update_Blocks|LessThan22~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datad => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	datae => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	combout => \Update_Blocks|blocks_t~211_combout\);

-- Location: LABCELL_X17_Y42_N42
\Update_Blocks|Decoder1~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~35_combout\ = ( !\Update_Blocks|block_index2[0]~2_combout\ & ( !\Update_Blocks|block_index2[5]~6_combout\ & ( (\Update_Blocks|points_per_block~1_combout\ & (\Update_Blocks|points_per_block~0_combout\ & 
-- (!\Update_Blocks|block_index2[1]~3_combout\ & \Update_Blocks|block_index2[3]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	datab => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datad => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datae => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	combout => \Update_Blocks|Decoder1~35_combout\);

-- Location: LABCELL_X13_Y37_N12
\Update_Blocks|blocks_t~212\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~212_combout\ = ( \Update_Blocks|Mux5~19_combout\ & ( !\Update_Blocks|Equal1~0_combout\ & ( \Update_Blocks|Decoder1~35_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder1~35_combout\,
	datae => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	combout => \Update_Blocks|blocks_t~212_combout\);

-- Location: LABCELL_X12_Y37_N48
\Update_Blocks|blocks_t~123\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~123_combout\ = ( !\Update_Blocks|blocks_t~212_combout\ & ( \Update_Blocks|Mux6~14_combout\ & ( (!\Update_Blocks|Decoder0~43_combout\ & (!\Update_Blocks|blocks_buffer\(35) & ((!\Update_Blocks|blocks_t~211_combout\) # 
-- (\Update_Blocks|Equal2~0_combout\)))) ) ) ) # ( !\Update_Blocks|blocks_t~212_combout\ & ( !\Update_Blocks|Mux6~14_combout\ & ( (!\Update_Blocks|Decoder0~43_combout\ & !\Update_Blocks|blocks_buffer\(35)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000000000000000000010001010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder0~43_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_t~211_combout\,
	datac => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(35),
	datae => \Update_Blocks|ALT_INV_blocks_t~212_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux6~14_combout\,
	combout => \Update_Blocks|blocks_t~123_combout\);

-- Location: LABCELL_X12_Y37_N42
\Update_Blocks|blocks_buffer~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~35_combout\ = ( \Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & ((!\Update_Blocks|blocks_t~123_combout\) # ((!\Update_Blocks|Update_Blocks~1_combout\ & \Update_Blocks|Decoder3~35_combout\)))) ) ) # ( 
-- !\Update_Blocks|Mux7~19_combout\ & ( (!\Update_Blocks|blocks_t~123_combout\ & \rst_blocks~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100100000000011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datab => \Update_Blocks|ALT_INV_Decoder3~35_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~123_combout\,
	datad => \ALT_INV_rst_blocks~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	combout => \Update_Blocks|blocks_buffer~35_combout\);

-- Location: FF_X12_Y37_N44
\Update_Blocks|blocks_buffer[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~35_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(35));

-- Location: LABCELL_X17_Y42_N3
\Update_Blocks|blocks_t~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~63_combout\ = ( \Update_Blocks|Equal1~0_combout\ & ( \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(35) & !\Update_Blocks|Decoder0~43_combout\) ) ) ) # ( !\Update_Blocks|Equal1~0_combout\ & ( 
-- \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(35) & (!\Update_Blocks|Decoder1~35_combout\ & !\Update_Blocks|Decoder0~43_combout\)) ) ) ) # ( \Update_Blocks|Equal1~0_combout\ & ( !\Update_Blocks|Mux5~19_combout\ & ( 
-- (!\Update_Blocks|blocks_buffer\(35) & !\Update_Blocks|Decoder0~43_combout\) ) ) ) # ( !\Update_Blocks|Equal1~0_combout\ & ( !\Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(35) & !\Update_Blocks|Decoder0~43_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000010001000000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(35),
	datab => \Update_Blocks|ALT_INV_Decoder1~35_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~43_combout\,
	datae => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	combout => \Update_Blocks|blocks_t~63_combout\);

-- Location: LABCELL_X16_Y39_N12
\Update_Blocks|Mux6~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux6~10_combout\ = ( \Update_Blocks|blocks_t~61_combout\ & ( \Update_Blocks|blocks_t~63_combout\ & ( (!\Update_Blocks|block_index3[0]~1_combout\) # ((!\Update_Blocks|block_index3[1]~2_combout\ & ((\Update_Blocks|blocks_t~62_combout\))) # 
-- (\Update_Blocks|block_index3[1]~2_combout\ & (\Update_Blocks|blocks_t~60_combout\))) ) ) ) # ( !\Update_Blocks|blocks_t~61_combout\ & ( \Update_Blocks|blocks_t~63_combout\ & ( (!\Update_Blocks|block_index3[1]~2_combout\ & 
-- ((!\Update_Blocks|block_index3[0]~1_combout\) # ((\Update_Blocks|blocks_t~62_combout\)))) # (\Update_Blocks|block_index3[1]~2_combout\ & (\Update_Blocks|block_index3[0]~1_combout\ & (\Update_Blocks|blocks_t~60_combout\))) ) ) ) # ( 
-- \Update_Blocks|blocks_t~61_combout\ & ( !\Update_Blocks|blocks_t~63_combout\ & ( (!\Update_Blocks|block_index3[1]~2_combout\ & (\Update_Blocks|block_index3[0]~1_combout\ & ((\Update_Blocks|blocks_t~62_combout\)))) # 
-- (\Update_Blocks|block_index3[1]~2_combout\ & ((!\Update_Blocks|block_index3[0]~1_combout\) # ((\Update_Blocks|blocks_t~60_combout\)))) ) ) ) # ( !\Update_Blocks|blocks_t~61_combout\ & ( !\Update_Blocks|blocks_t~63_combout\ & ( 
-- (\Update_Blocks|block_index3[0]~1_combout\ & ((!\Update_Blocks|block_index3[1]~2_combout\ & ((\Update_Blocks|blocks_t~62_combout\))) # (\Update_Blocks|block_index3[1]~2_combout\ & (\Update_Blocks|blocks_t~60_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~60_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~62_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~61_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~63_combout\,
	combout => \Update_Blocks|Mux6~10_combout\);

-- Location: LABCELL_X16_Y39_N6
\Update_Blocks|Mux6~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux6~14_combout\ = ( \Update_Blocks|Mux6~12_combout\ & ( \Update_Blocks|Mux6~10_combout\ & ( ((!\Update_Blocks|block_index3[3]~3_combout\ & (\Update_Blocks|Mux6~13_combout\)) # (\Update_Blocks|block_index3[3]~3_combout\ & 
-- ((\Update_Blocks|Mux6~11_combout\)))) # (\Update_Blocks|LessThan22~0_combout\) ) ) ) # ( !\Update_Blocks|Mux6~12_combout\ & ( \Update_Blocks|Mux6~10_combout\ & ( (!\Update_Blocks|LessThan22~0_combout\ & ((!\Update_Blocks|block_index3[3]~3_combout\ & 
-- (\Update_Blocks|Mux6~13_combout\)) # (\Update_Blocks|block_index3[3]~3_combout\ & ((\Update_Blocks|Mux6~11_combout\))))) # (\Update_Blocks|LessThan22~0_combout\ & (((\Update_Blocks|block_index3[3]~3_combout\)))) ) ) ) # ( \Update_Blocks|Mux6~12_combout\ & 
-- ( !\Update_Blocks|Mux6~10_combout\ & ( (!\Update_Blocks|LessThan22~0_combout\ & ((!\Update_Blocks|block_index3[3]~3_combout\ & (\Update_Blocks|Mux6~13_combout\)) # (\Update_Blocks|block_index3[3]~3_combout\ & ((\Update_Blocks|Mux6~11_combout\))))) # 
-- (\Update_Blocks|LessThan22~0_combout\ & (((!\Update_Blocks|block_index3[3]~3_combout\)))) ) ) ) # ( !\Update_Blocks|Mux6~12_combout\ & ( !\Update_Blocks|Mux6~10_combout\ & ( (!\Update_Blocks|LessThan22~0_combout\ & 
-- ((!\Update_Blocks|block_index3[3]~3_combout\ & (\Update_Blocks|Mux6~13_combout\)) # (\Update_Blocks|block_index3[3]~3_combout\ & ((\Update_Blocks|Mux6~11_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	datab => \Update_Blocks|ALT_INV_Mux6~13_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	datad => \Update_Blocks|ALT_INV_Mux6~11_combout\,
	datae => \Update_Blocks|ALT_INV_Mux6~12_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux6~10_combout\,
	combout => \Update_Blocks|Mux6~14_combout\);

-- Location: LABCELL_X9_Y39_N42
\Update_Blocks|blocks_t~214\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~214_combout\ = ( \Update_Blocks|Mux5~19_combout\ & ( (\Update_Blocks|Decoder1~36_combout\ & !\Update_Blocks|Equal1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Decoder1~36_combout\,
	datad => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	combout => \Update_Blocks|blocks_t~214_combout\);

-- Location: LABCELL_X9_Y39_N24
\Update_Blocks|blocks_t~124\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~124_combout\ = ( \Update_Blocks|Mux6~14_combout\ & ( !\Update_Blocks|blocks_t~214_combout\ & ( (!\Update_Blocks|blocks_buffer\(36) & (!\Update_Blocks|Decoder0~44_combout\ & ((!\Update_Blocks|blocks_t~213_combout\) # 
-- (\Update_Blocks|Equal2~0_combout\)))) ) ) ) # ( !\Update_Blocks|Mux6~14_combout\ & ( !\Update_Blocks|blocks_t~214_combout\ & ( (!\Update_Blocks|blocks_buffer\(36) & !\Update_Blocks|Decoder0~44_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000100011000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_t~213_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(36),
	datac => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~44_combout\,
	datae => \Update_Blocks|ALT_INV_Mux6~14_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~214_combout\,
	combout => \Update_Blocks|blocks_t~124_combout\);

-- Location: LABCELL_X12_Y39_N45
\Update_Blocks|blocks_buffer~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~36_combout\ = ( \Update_Blocks|blocks_t~124_combout\ & ( (\Update_Blocks|Mux7~19_combout\ & (!\Update_Blocks|Update_Blocks~1_combout\ & (\Update_Blocks|Decoder3~36_combout\ & \rst_blocks~0_combout\))) ) ) # ( 
-- !\Update_Blocks|blocks_t~124_combout\ & ( \rst_blocks~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	datab => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder3~36_combout\,
	datad => \ALT_INV_rst_blocks~0_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~124_combout\,
	combout => \Update_Blocks|blocks_buffer~36_combout\);

-- Location: FF_X12_Y39_N47
\Update_Blocks|blocks_buffer[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~36_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(36));

-- Location: LABCELL_X22_Y37_N12
\Update_Blocks|Mux4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux4~6_combout\ = ( \Update_Blocks|block_index1[0]~4_combout\ & ( \Update_Blocks|block_index1[1]~5_combout\ & ( !\Update_Blocks|blocks_buffer\(36) ) ) ) # ( !\Update_Blocks|block_index1[0]~4_combout\ & ( 
-- \Update_Blocks|block_index1[1]~5_combout\ & ( !\Update_Blocks|blocks_buffer\(37) ) ) ) # ( \Update_Blocks|block_index1[0]~4_combout\ & ( !\Update_Blocks|block_index1[1]~5_combout\ & ( !\Update_Blocks|blocks_buffer\(38) ) ) ) # ( 
-- !\Update_Blocks|block_index1[0]~4_combout\ & ( !\Update_Blocks|block_index1[1]~5_combout\ & ( !\Update_Blocks|blocks_buffer\(39) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000110011001100110011111111000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(36),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(38),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(39),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(37),
	datae => \Update_Blocks|ALT_INV_block_index1[0]~4_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index1[1]~5_combout\,
	combout => \Update_Blocks|Mux4~6_combout\);

-- Location: LABCELL_X22_Y40_N24
\Update_Blocks|Mux4~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux4~7_combout\ = ( \Update_Blocks|block_index1[0]~4_combout\ & ( \Update_Blocks|block_index1[1]~5_combout\ & ( !\Update_Blocks|blocks_buffer\(40) ) ) ) # ( !\Update_Blocks|block_index1[0]~4_combout\ & ( 
-- \Update_Blocks|block_index1[1]~5_combout\ & ( !\Update_Blocks|blocks_buffer\(41) ) ) ) # ( \Update_Blocks|block_index1[0]~4_combout\ & ( !\Update_Blocks|block_index1[1]~5_combout\ & ( !\Update_Blocks|blocks_buffer\(42) ) ) ) # ( 
-- !\Update_Blocks|block_index1[0]~4_combout\ & ( !\Update_Blocks|block_index1[1]~5_combout\ & ( !\Update_Blocks|blocks_buffer\(43) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000110011001100110010101010101010101111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(41),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(42),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(40),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(43),
	datae => \Update_Blocks|ALT_INV_block_index1[0]~4_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index1[1]~5_combout\,
	combout => \Update_Blocks|Mux4~7_combout\);

-- Location: MLABCELL_X21_Y40_N3
\Update_Blocks|Mux4~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux4~8_combout\ = ( \Update_Blocks|block_index1[0]~4_combout\ & ( \Update_Blocks|block_index1[1]~5_combout\ & ( !\Update_Blocks|blocks_buffer\(44) ) ) ) # ( !\Update_Blocks|block_index1[0]~4_combout\ & ( 
-- \Update_Blocks|block_index1[1]~5_combout\ & ( !\Update_Blocks|blocks_buffer\(45) ) ) ) # ( \Update_Blocks|block_index1[0]~4_combout\ & ( !\Update_Blocks|block_index1[1]~5_combout\ & ( !\Update_Blocks|blocks_buffer\(46) ) ) ) # ( 
-- !\Update_Blocks|block_index1[0]~4_combout\ & ( !\Update_Blocks|block_index1[1]~5_combout\ & ( !\Update_Blocks|blocks_buffer\(47) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000101010101010101011110000111100001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(46),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(44),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(45),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(47),
	datae => \Update_Blocks|ALT_INV_block_index1[0]~4_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index1[1]~5_combout\,
	combout => \Update_Blocks|Mux4~8_combout\);

-- Location: LABCELL_X22_Y37_N54
\Update_Blocks|Mux4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux4~5_combout\ = ( \Update_Blocks|block_index1[0]~4_combout\ & ( \Update_Blocks|block_index1[1]~5_combout\ & ( !\Update_Blocks|blocks_buffer\(32) ) ) ) # ( !\Update_Blocks|block_index1[0]~4_combout\ & ( 
-- \Update_Blocks|block_index1[1]~5_combout\ & ( !\Update_Blocks|blocks_buffer\(33) ) ) ) # ( \Update_Blocks|block_index1[0]~4_combout\ & ( !\Update_Blocks|block_index1[1]~5_combout\ & ( !\Update_Blocks|blocks_buffer\(34) ) ) ) # ( 
-- !\Update_Blocks|block_index1[0]~4_combout\ & ( !\Update_Blocks|block_index1[1]~5_combout\ & ( !\Update_Blocks|blocks_buffer\(35) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000110011001100110011111111000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(32),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(34),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(35),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(33),
	datae => \Update_Blocks|ALT_INV_block_index1[0]~4_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index1[1]~5_combout\,
	combout => \Update_Blocks|Mux4~5_combout\);

-- Location: MLABCELL_X21_Y39_N36
\Update_Blocks|Mux4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux4~9_combout\ = ( \Update_Blocks|Mux4~8_combout\ & ( \Update_Blocks|Mux4~5_combout\ & ( (!\Update_Blocks|block_index1[2]~6_combout\ & (((\Update_Blocks|block_index1[3]~3_combout\)) # (\Update_Blocks|Mux4~6_combout\))) # 
-- (\Update_Blocks|block_index1[2]~6_combout\ & (((!\Update_Blocks|block_index1[3]~3_combout\) # (\Update_Blocks|Mux4~7_combout\)))) ) ) ) # ( !\Update_Blocks|Mux4~8_combout\ & ( \Update_Blocks|Mux4~5_combout\ & ( (!\Update_Blocks|block_index1[2]~6_combout\ 
-- & (\Update_Blocks|Mux4~6_combout\ & ((!\Update_Blocks|block_index1[3]~3_combout\)))) # (\Update_Blocks|block_index1[2]~6_combout\ & (((!\Update_Blocks|block_index1[3]~3_combout\) # (\Update_Blocks|Mux4~7_combout\)))) ) ) ) # ( 
-- \Update_Blocks|Mux4~8_combout\ & ( !\Update_Blocks|Mux4~5_combout\ & ( (!\Update_Blocks|block_index1[2]~6_combout\ & (((\Update_Blocks|block_index1[3]~3_combout\)) # (\Update_Blocks|Mux4~6_combout\))) # (\Update_Blocks|block_index1[2]~6_combout\ & 
-- (((\Update_Blocks|Mux4~7_combout\ & \Update_Blocks|block_index1[3]~3_combout\)))) ) ) ) # ( !\Update_Blocks|Mux4~8_combout\ & ( !\Update_Blocks|Mux4~5_combout\ & ( (!\Update_Blocks|block_index1[2]~6_combout\ & (\Update_Blocks|Mux4~6_combout\ & 
-- ((!\Update_Blocks|block_index1[3]~3_combout\)))) # (\Update_Blocks|block_index1[2]~6_combout\ & (((\Update_Blocks|Mux4~7_combout\ & \Update_Blocks|block_index1[3]~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011010001001100111101110111000000110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux4~6_combout\,
	datab => \Update_Blocks|ALT_INV_block_index1[2]~6_combout\,
	datac => \Update_Blocks|ALT_INV_Mux4~7_combout\,
	datad => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	datae => \Update_Blocks|ALT_INV_Mux4~8_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux4~5_combout\,
	combout => \Update_Blocks|Mux4~9_combout\);

-- Location: LABCELL_X10_Y38_N48
\Update_Blocks|Decoder3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~6_combout\ = ( \Update_Blocks|block_index4[5]~5_combout\ & ( !\Update_Blocks|LessThan26~0_combout\ & ( (!\Update_Blocks|block_index4[1]~2_combout\ & (\Update_Blocks|block_index4[3]~3_combout\ & 
-- (\Update_Blocks|block_index4[4]~4_combout\ & \Update_Blocks|block_index4[0]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datae => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	dataf => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	combout => \Update_Blocks|Decoder3~6_combout\);

-- Location: LABCELL_X13_Y42_N15
\Update_Blocks|Decoder1~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~14_combout\ = ( \Update_Blocks|block_index2[0]~2_combout\ & ( \Update_Blocks|block_index2[5]~6_combout\ & ( (!\Update_Blocks|points_per_block~0_combout\ & (!\Update_Blocks|block_index2[1]~3_combout\ & 
-- (!\Update_Blocks|block_index2[3]~4_combout\ & \Update_Blocks|points_per_block~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datad => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	datae => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	combout => \Update_Blocks|Decoder1~14_combout\);

-- Location: LABCELL_X10_Y40_N45
\Update_Blocks|blocks_t~176\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~176_combout\ = ( \Update_Blocks|Equal1~0_combout\ & ( \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(14) & ((!\Update_Blocks|Decoder0~7_combout\) # (!\Update_Blocks|Decoder0~30_combout\))) ) ) ) # ( 
-- !\Update_Blocks|Equal1~0_combout\ & ( \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(14) & (!\Update_Blocks|Decoder1~14_combout\ & ((!\Update_Blocks|Decoder0~7_combout\) # (!\Update_Blocks|Decoder0~30_combout\)))) ) ) ) # ( 
-- \Update_Blocks|Equal1~0_combout\ & ( !\Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(14) & ((!\Update_Blocks|Decoder0~7_combout\) # (!\Update_Blocks|Decoder0~30_combout\))) ) ) ) # ( !\Update_Blocks|Equal1~0_combout\ & ( 
-- !\Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(14) & ((!\Update_Blocks|Decoder0~7_combout\) # (!\Update_Blocks|Decoder0~30_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010001000101010101000100010100000100000001010101010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(14),
	datab => \Update_Blocks|ALT_INV_Decoder0~7_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder1~14_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~30_combout\,
	datae => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	combout => \Update_Blocks|blocks_t~176_combout\);

-- Location: LABCELL_X10_Y39_N39
\Update_Blocks|blocks_t~177\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~177_combout\ = ( !\Update_Blocks|block_index3[1]~2_combout\ & ( (!\Update_Blocks|LessThan22~0_combout\ & (\Update_Blocks|block_index3[0]~1_combout\ & !\Update_Blocks|block_index3[3]~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	datad => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	combout => \Update_Blocks|blocks_t~177_combout\);

-- Location: LABCELL_X10_Y39_N6
\Update_Blocks|blocks_t~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~102_combout\ = ( \Update_Blocks|blocks_t~176_combout\ & ( \Update_Blocks|blocks_t~177_combout\ & ( ((!\Update_Blocks|block_index3[4]~4_combout\) # ((!\Update_Blocks|Mux6~4_combout\) # (!\Update_Blocks|block_index3[5]~5_combout\))) 
-- # (\Update_Blocks|Equal2~0_combout\) ) ) ) # ( \Update_Blocks|blocks_t~176_combout\ & ( !\Update_Blocks|blocks_t~177_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datac => \Update_Blocks|ALT_INV_Mux6~4_combout\,
	datad => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~176_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~177_combout\,
	combout => \Update_Blocks|blocks_t~102_combout\);

-- Location: LABCELL_X10_Y37_N48
\Update_Blocks|Decoder3~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~14_combout\ = ( \Update_Blocks|block_index4[4]~4_combout\ & ( !\Update_Blocks|LessThan26~0_combout\ & ( (\Update_Blocks|block_index4[5]~5_combout\ & (!\Update_Blocks|block_index4[3]~3_combout\ & 
-- (!\Update_Blocks|block_index4[1]~2_combout\ & \Update_Blocks|block_index4[0]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datae => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	dataf => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	combout => \Update_Blocks|Decoder3~14_combout\);

-- Location: LABCELL_X12_Y39_N39
\Update_Blocks|blocks_buffer~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~14_combout\ = ( \Update_Blocks|Decoder3~14_combout\ & ( (\rst_blocks~0_combout\ & ((!\Update_Blocks|blocks_t~102_combout\) # ((\Update_Blocks|Mux7~19_combout\ & !\Update_Blocks|Update_Blocks~1_combout\)))) ) ) # ( 
-- !\Update_Blocks|Decoder3~14_combout\ & ( (!\Update_Blocks|blocks_t~102_combout\ & \rst_blocks~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111101000000000011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	datab => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~102_combout\,
	datad => \ALT_INV_rst_blocks~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder3~14_combout\,
	combout => \Update_Blocks|blocks_buffer~14_combout\);

-- Location: FF_X12_Y39_N41
\Update_Blocks|blocks_buffer[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~14_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(14));

-- Location: LABCELL_X13_Y40_N0
\Update_Blocks|blocks_t~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~42_combout\ = ( \Update_Blocks|Decoder1~14_combout\ & ( \Update_Blocks|Mux5~19_combout\ & ( (\Update_Blocks|Equal1~0_combout\ & (!\Update_Blocks|blocks_buffer\(14) & ((!\Update_Blocks|Decoder0~30_combout\) # 
-- (!\Update_Blocks|Decoder0~7_combout\)))) ) ) ) # ( !\Update_Blocks|Decoder1~14_combout\ & ( \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(14) & ((!\Update_Blocks|Decoder0~30_combout\) # (!\Update_Blocks|Decoder0~7_combout\))) ) ) ) # 
-- ( \Update_Blocks|Decoder1~14_combout\ & ( !\Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(14) & ((!\Update_Blocks|Decoder0~30_combout\) # (!\Update_Blocks|Decoder0~7_combout\))) ) ) ) # ( !\Update_Blocks|Decoder1~14_combout\ & ( 
-- !\Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(14) & ((!\Update_Blocks|Decoder0~30_combout\) # (!\Update_Blocks|Decoder0~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111000000000111011100000000011101110000000000000111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder0~30_combout\,
	datab => \Update_Blocks|ALT_INV_Decoder0~7_combout\,
	datac => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(14),
	datae => \Update_Blocks|ALT_INV_Decoder1~14_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	combout => \Update_Blocks|blocks_t~42_combout\);

-- Location: LABCELL_X13_Y42_N33
\Update_Blocks|Decoder1~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~15_combout\ = ( !\Update_Blocks|block_index2[0]~2_combout\ & ( !\Update_Blocks|points_per_block~0_combout\ & ( (\Update_Blocks|block_index2[5]~6_combout\ & (!\Update_Blocks|block_index2[1]~3_combout\ & 
-- (!\Update_Blocks|block_index2[3]~4_combout\ & \Update_Blocks|points_per_block~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datad => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	datae => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	combout => \Update_Blocks|Decoder1~15_combout\);

-- Location: LABCELL_X13_Y40_N57
\Update_Blocks|blocks_t~178\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~178_combout\ = ( \Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Decoder1~15_combout\ & ( (\Update_Blocks|Equal1~0_combout\ & (!\Update_Blocks|blocks_buffer\(15) & ((!\Update_Blocks|Decoder0~30_combout\) # 
-- (!\Update_Blocks|Decoder0~8_combout\)))) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Decoder1~15_combout\ & ( (!\Update_Blocks|blocks_buffer\(15) & ((!\Update_Blocks|Decoder0~30_combout\) # (!\Update_Blocks|Decoder0~8_combout\))) ) ) ) # 
-- ( \Update_Blocks|Mux5~19_combout\ & ( !\Update_Blocks|Decoder1~15_combout\ & ( (!\Update_Blocks|blocks_buffer\(15) & ((!\Update_Blocks|Decoder0~30_combout\) # (!\Update_Blocks|Decoder0~8_combout\))) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( 
-- !\Update_Blocks|Decoder1~15_combout\ & ( (!\Update_Blocks|blocks_buffer\(15) & ((!\Update_Blocks|Decoder0~30_combout\) # (!\Update_Blocks|Decoder0~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010100000111100001010000011110000101000000011000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder0~30_combout\,
	datab => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(15),
	datad => \Update_Blocks|ALT_INV_Decoder0~8_combout\,
	datae => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder1~15_combout\,
	combout => \Update_Blocks|blocks_t~178_combout\);

-- Location: LABCELL_X10_Y39_N9
\Update_Blocks|blocks_t~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~103_combout\ = ( \Update_Blocks|blocks_t~178_combout\ & ( \Update_Blocks|blocks_t~179_combout\ & ( ((!\Update_Blocks|block_index3[4]~4_combout\) # ((!\Update_Blocks|block_index3[5]~5_combout\) # (!\Update_Blocks|Mux6~4_combout\))) 
-- # (\Update_Blocks|Equal2~0_combout\) ) ) ) # ( \Update_Blocks|blocks_t~178_combout\ & ( !\Update_Blocks|blocks_t~179_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	datad => \Update_Blocks|ALT_INV_Mux6~4_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~178_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~179_combout\,
	combout => \Update_Blocks|blocks_t~103_combout\);

-- Location: MLABCELL_X8_Y39_N3
\Update_Blocks|Decoder3~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~15_combout\ = ( !\Update_Blocks|block_index4[0]~1_combout\ & ( \Update_Blocks|block_index4[4]~4_combout\ & ( (!\Update_Blocks|LessThan26~0_combout\ & (!\Update_Blocks|block_index4[3]~3_combout\ & 
-- (\Update_Blocks|block_index4[5]~5_combout\ & !\Update_Blocks|block_index4[1]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datae => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	combout => \Update_Blocks|Decoder3~15_combout\);

-- Location: LABCELL_X9_Y39_N18
\Update_Blocks|blocks_buffer~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~15_combout\ = ( \Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & ((!\Update_Blocks|blocks_t~103_combout\) # ((!\Update_Blocks|Update_Blocks~1_combout\ & \Update_Blocks|Decoder3~15_combout\)))) ) ) # ( 
-- !\Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & !\Update_Blocks|blocks_t~103_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000010101000101000001010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_blocks~0_combout\,
	datab => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~103_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder3~15_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	combout => \Update_Blocks|blocks_buffer~15_combout\);

-- Location: FF_X9_Y39_N20
\Update_Blocks|blocks_buffer[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~15_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(15));

-- Location: LABCELL_X13_Y40_N54
\Update_Blocks|blocks_t~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~43_combout\ = ( \Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Decoder1~15_combout\ & ( (\Update_Blocks|Equal1~0_combout\ & (!\Update_Blocks|blocks_buffer\(15) & ((!\Update_Blocks|Decoder0~30_combout\) # 
-- (!\Update_Blocks|Decoder0~8_combout\)))) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Decoder1~15_combout\ & ( (!\Update_Blocks|blocks_buffer\(15) & ((!\Update_Blocks|Decoder0~30_combout\) # (!\Update_Blocks|Decoder0~8_combout\))) ) ) ) # 
-- ( \Update_Blocks|Mux5~19_combout\ & ( !\Update_Blocks|Decoder1~15_combout\ & ( (!\Update_Blocks|blocks_buffer\(15) & ((!\Update_Blocks|Decoder0~30_combout\) # (!\Update_Blocks|Decoder0~8_combout\))) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( 
-- !\Update_Blocks|Decoder1~15_combout\ & ( (!\Update_Blocks|blocks_buffer\(15) & ((!\Update_Blocks|Decoder0~30_combout\) # (!\Update_Blocks|Decoder0~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101000000000111110100000000011111010000000000011001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder0~30_combout\,
	datab => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder0~8_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(15),
	datae => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder1~15_combout\,
	combout => \Update_Blocks|blocks_t~43_combout\);

-- Location: LABCELL_X13_Y42_N42
\Update_Blocks|Decoder1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~13_combout\ = ( !\Update_Blocks|block_index2[0]~2_combout\ & ( \Update_Blocks|points_per_block~1_combout\ & ( (\Update_Blocks|block_index2[5]~6_combout\ & (!\Update_Blocks|block_index2[3]~4_combout\ & 
-- (!\Update_Blocks|points_per_block~0_combout\ & \Update_Blocks|block_index2[1]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datac => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datad => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datae => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	combout => \Update_Blocks|Decoder1~13_combout\);

-- Location: LABCELL_X10_Y39_N21
\Update_Blocks|blocks_t~175\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~175_combout\ = ( \Update_Blocks|Decoder1~13_combout\ & ( (!\Update_Blocks|Equal1~0_combout\ & \Update_Blocks|Mux5~19_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datad => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder1~13_combout\,
	combout => \Update_Blocks|blocks_t~175_combout\);

-- Location: LABCELL_X16_Y38_N54
\Update_Blocks|blocks_t~174\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~174_combout\ = ( !\Update_Blocks|LessThan22~0_combout\ & ( !\Update_Blocks|block_index3[0]~1_combout\ & ( (\Update_Blocks|block_index3[5]~5_combout\ & (!\Update_Blocks|block_index3[3]~3_combout\ & 
-- (\Update_Blocks|block_index3[4]~4_combout\ & \Update_Blocks|block_index3[1]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datad => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datae => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	combout => \Update_Blocks|blocks_t~174_combout\);

-- Location: LABCELL_X18_Y41_N42
\Update_Blocks|Decoder0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~29_combout\ = ( \Update_Blocks|score_accumulator~0_combout\ & ( (\Update_Blocks|Decoder0~6_combout\ & (\Update_Blocks|Mux4~19_combout\ & \Update_Blocks|Update_Blocks~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder0~6_combout\,
	datab => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	datad => \Update_Blocks|ALT_INV_Update_Blocks~0_combout\,
	dataf => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	combout => \Update_Blocks|Decoder0~29_combout\);

-- Location: LABCELL_X10_Y39_N12
\Update_Blocks|blocks_t~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~101_combout\ = ( !\Update_Blocks|Decoder0~29_combout\ & ( \Update_Blocks|Mux6~4_combout\ & ( (!\Update_Blocks|blocks_buffer\(13) & (!\Update_Blocks|blocks_t~175_combout\ & ((!\Update_Blocks|blocks_t~174_combout\) # 
-- (\Update_Blocks|Equal2~0_combout\)))) ) ) ) # ( !\Update_Blocks|Decoder0~29_combout\ & ( !\Update_Blocks|Mux6~4_combout\ & ( (!\Update_Blocks|blocks_buffer\(13) & !\Update_Blocks|blocks_t~175_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000000000000000000011000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(13),
	datac => \Update_Blocks|ALT_INV_blocks_t~175_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~174_combout\,
	datae => \Update_Blocks|ALT_INV_Decoder0~29_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux6~4_combout\,
	combout => \Update_Blocks|blocks_t~101_combout\);

-- Location: LABCELL_X10_Y37_N45
\Update_Blocks|Decoder3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~13_combout\ = ( \Update_Blocks|block_index4[4]~4_combout\ & ( !\Update_Blocks|LessThan26~0_combout\ & ( (\Update_Blocks|block_index4[1]~2_combout\ & (!\Update_Blocks|block_index4[3]~3_combout\ & 
-- (!\Update_Blocks|block_index4[0]~1_combout\ & \Update_Blocks|block_index4[5]~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	datae => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	dataf => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	combout => \Update_Blocks|Decoder3~13_combout\);

-- Location: LABCELL_X9_Y39_N12
\Update_Blocks|blocks_buffer~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~13_combout\ = ( \Update_Blocks|Decoder3~13_combout\ & ( \Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & ((!\Update_Blocks|blocks_t~101_combout\) # (!\Update_Blocks|Update_Blocks~1_combout\))) ) ) ) # ( 
-- !\Update_Blocks|Decoder3~13_combout\ & ( \Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & !\Update_Blocks|blocks_t~101_combout\) ) ) ) # ( \Update_Blocks|Decoder3~13_combout\ & ( !\Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & 
-- !\Update_Blocks|blocks_t~101_combout\) ) ) ) # ( !\Update_Blocks|Decoder3~13_combout\ & ( !\Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & !\Update_Blocks|blocks_t~101_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000010100000101010101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_blocks~0_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~101_combout\,
	datad => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datae => \Update_Blocks|ALT_INV_Decoder3~13_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	combout => \Update_Blocks|blocks_buffer~13_combout\);

-- Location: FF_X9_Y39_N14
\Update_Blocks|blocks_buffer[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~13_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(13));

-- Location: LABCELL_X13_Y40_N36
\Update_Blocks|blocks_t~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~41_combout\ = ( !\Update_Blocks|Decoder0~29_combout\ & ( (!\Update_Blocks|blocks_buffer\(13) & (((!\Update_Blocks|Mux5~19_combout\) # (!\Update_Blocks|Decoder1~13_combout\)) # (\Update_Blocks|Equal1~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011010000111100001101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datab => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(13),
	datad => \Update_Blocks|ALT_INV_Decoder1~13_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder0~29_combout\,
	combout => \Update_Blocks|blocks_t~41_combout\);

-- Location: MLABCELL_X15_Y39_N51
\Update_Blocks|Decoder1~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~12_combout\ = ( \Update_Blocks|block_index2[5]~6_combout\ & ( !\Update_Blocks|block_index2[3]~4_combout\ & ( (\Update_Blocks|block_index2[1]~3_combout\ & (\Update_Blocks|points_per_block~1_combout\ & 
-- (\Update_Blocks|block_index2[0]~2_combout\ & !\Update_Blocks|points_per_block~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datab => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	datad => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datae => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	combout => \Update_Blocks|Decoder1~12_combout\);

-- Location: LABCELL_X11_Y41_N33
\Update_Blocks|blocks_t~173\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~173_combout\ = ( !\Update_Blocks|Equal1~0_combout\ & ( (\Update_Blocks|Mux5~19_combout\ & \Update_Blocks|Decoder1~12_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder1~12_combout\,
	dataf => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	combout => \Update_Blocks|blocks_t~173_combout\);

-- Location: MLABCELL_X15_Y40_N42
\Update_Blocks|Decoder0~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~28_combout\ = ( \Update_Blocks|Decoder0~5_combout\ & ( (\Update_Blocks|score_accumulator~0_combout\ & (\Update_Blocks|Mux4~19_combout\ & \Update_Blocks|Update_Blocks~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datab => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	datac => \Update_Blocks|ALT_INV_Update_Blocks~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder0~5_combout\,
	combout => \Update_Blocks|Decoder0~28_combout\);

-- Location: LABCELL_X11_Y38_N9
\Update_Blocks|blocks_t~172\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~172_combout\ = ( !\Update_Blocks|LessThan22~0_combout\ & ( \Update_Blocks|block_index3[0]~1_combout\ & ( (\Update_Blocks|block_index3[4]~4_combout\ & (\Update_Blocks|block_index3[5]~5_combout\ & 
-- (\Update_Blocks|block_index3[1]~2_combout\ & !\Update_Blocks|block_index3[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datad => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	datae => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	combout => \Update_Blocks|blocks_t~172_combout\);

-- Location: LABCELL_X10_Y39_N30
\Update_Blocks|blocks_t~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~100_combout\ = ( !\Update_Blocks|blocks_buffer\(12) & ( \Update_Blocks|Mux6~4_combout\ & ( (!\Update_Blocks|blocks_t~173_combout\ & (!\Update_Blocks|Decoder0~28_combout\ & ((!\Update_Blocks|blocks_t~172_combout\) # 
-- (\Update_Blocks|Equal2~0_combout\)))) ) ) ) # ( !\Update_Blocks|blocks_buffer\(12) & ( !\Update_Blocks|Mux6~4_combout\ & ( (!\Update_Blocks|blocks_t~173_combout\ & !\Update_Blocks|Decoder0~28_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000000000000000000010001000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_t~173_combout\,
	datab => \Update_Blocks|ALT_INV_Decoder0~28_combout\,
	datac => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~172_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_buffer\(12),
	dataf => \Update_Blocks|ALT_INV_Mux6~4_combout\,
	combout => \Update_Blocks|blocks_t~100_combout\);

-- Location: LABCELL_X11_Y38_N36
\Update_Blocks|Decoder3~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~12_combout\ = ( !\Update_Blocks|LessThan26~0_combout\ & ( \Update_Blocks|block_index4[1]~2_combout\ & ( (!\Update_Blocks|block_index4[3]~3_combout\ & (\Update_Blocks|block_index4[5]~5_combout\ & 
-- (\Update_Blocks|block_index4[4]~4_combout\ & \Update_Blocks|block_index4[0]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datae => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	combout => \Update_Blocks|Decoder3~12_combout\);

-- Location: LABCELL_X11_Y38_N0
\Update_Blocks|blocks_buffer~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~12_combout\ = ( \Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & ((!\Update_Blocks|blocks_t~100_combout\) # ((!\Update_Blocks|Update_Blocks~1_combout\ & \Update_Blocks|Decoder3~12_combout\)))) ) ) # ( 
-- !\Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & !\Update_Blocks|blocks_t~100_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000110000001100100011000000110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datab => \ALT_INV_rst_blocks~0_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~100_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder3~12_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	combout => \Update_Blocks|blocks_buffer~12_combout\);

-- Location: FF_X11_Y38_N2
\Update_Blocks|blocks_buffer[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~12_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(12));

-- Location: LABCELL_X13_Y41_N6
\Update_Blocks|blocks_t~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~40_combout\ = ( \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(12) & (!\Update_Blocks|Decoder0~28_combout\ & ((!\Update_Blocks|Decoder1~12_combout\) # (\Update_Blocks|Equal1~0_combout\)))) ) ) # ( 
-- !\Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(12) & !\Update_Blocks|Decoder0~28_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011010000000000001101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datab => \Update_Blocks|ALT_INV_Decoder1~12_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(12),
	datad => \Update_Blocks|ALT_INV_Decoder0~28_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	combout => \Update_Blocks|blocks_t~40_combout\);

-- Location: LABCELL_X13_Y40_N24
\Update_Blocks|Mux6~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux6~3_combout\ = ( \Update_Blocks|blocks_t~41_combout\ & ( \Update_Blocks|blocks_t~40_combout\ & ( ((!\Update_Blocks|block_index3[0]~1_combout\ & ((\Update_Blocks|blocks_t~43_combout\))) # (\Update_Blocks|block_index3[0]~1_combout\ & 
-- (\Update_Blocks|blocks_t~42_combout\))) # (\Update_Blocks|block_index3[1]~2_combout\) ) ) ) # ( !\Update_Blocks|blocks_t~41_combout\ & ( \Update_Blocks|blocks_t~40_combout\ & ( (!\Update_Blocks|block_index3[1]~2_combout\ & 
-- ((!\Update_Blocks|block_index3[0]~1_combout\ & ((\Update_Blocks|blocks_t~43_combout\))) # (\Update_Blocks|block_index3[0]~1_combout\ & (\Update_Blocks|blocks_t~42_combout\)))) # (\Update_Blocks|block_index3[1]~2_combout\ & 
-- (((\Update_Blocks|block_index3[0]~1_combout\)))) ) ) ) # ( \Update_Blocks|blocks_t~41_combout\ & ( !\Update_Blocks|blocks_t~40_combout\ & ( (!\Update_Blocks|block_index3[1]~2_combout\ & ((!\Update_Blocks|block_index3[0]~1_combout\ & 
-- ((\Update_Blocks|blocks_t~43_combout\))) # (\Update_Blocks|block_index3[0]~1_combout\ & (\Update_Blocks|blocks_t~42_combout\)))) # (\Update_Blocks|block_index3[1]~2_combout\ & (((!\Update_Blocks|block_index3[0]~1_combout\)))) ) ) ) # ( 
-- !\Update_Blocks|blocks_t~41_combout\ & ( !\Update_Blocks|blocks_t~40_combout\ & ( (!\Update_Blocks|block_index3[1]~2_combout\ & ((!\Update_Blocks|block_index3[0]~1_combout\ & ((\Update_Blocks|blocks_t~43_combout\))) # 
-- (\Update_Blocks|block_index3[0]~1_combout\ & (\Update_Blocks|blocks_t~42_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110100010000001100011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_t~42_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~43_combout\,
	datad => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~41_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~40_combout\,
	combout => \Update_Blocks|Mux6~3_combout\);

-- Location: LABCELL_X17_Y38_N42
\Update_Blocks|Decoder1~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~11_combout\ = ( !\Update_Blocks|block_index2[0]~2_combout\ & ( \Update_Blocks|block_index2[5]~6_combout\ & ( (\Update_Blocks|points_per_block~0_combout\ & (!\Update_Blocks|block_index2[3]~4_combout\ & 
-- (\Update_Blocks|points_per_block~1_combout\ & !\Update_Blocks|block_index2[1]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datac => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	datad => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datae => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	combout => \Update_Blocks|Decoder1~11_combout\);

-- Location: LABCELL_X13_Y40_N48
\Update_Blocks|blocks_t~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~39_combout\ = ( \Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Decoder0~27_combout\ & ( (!\Update_Blocks|Decoder0~8_combout\ & (!\Update_Blocks|blocks_buffer\(11) & ((!\Update_Blocks|Decoder1~11_combout\) # 
-- (\Update_Blocks|Equal1~0_combout\)))) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Decoder0~27_combout\ & ( (!\Update_Blocks|Decoder0~8_combout\ & !\Update_Blocks|blocks_buffer\(11)) ) ) ) # ( \Update_Blocks|Mux5~19_combout\ & ( 
-- !\Update_Blocks|Decoder0~27_combout\ & ( (!\Update_Blocks|blocks_buffer\(11) & ((!\Update_Blocks|Decoder1~11_combout\) # (\Update_Blocks|Equal1~0_combout\))) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( !\Update_Blocks|Decoder0~27_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(11) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000110011110000000010101010000000001000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder0~8_combout\,
	datab => \Update_Blocks|ALT_INV_Decoder1~11_combout\,
	datac => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(11),
	datae => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder0~27_combout\,
	combout => \Update_Blocks|blocks_t~39_combout\);

-- Location: LABCELL_X10_Y38_N39
\Update_Blocks|Decoder3~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~10_combout\ = ( \Update_Blocks|block_index4[5]~5_combout\ & ( !\Update_Blocks|block_index4[1]~2_combout\ & ( (!\Update_Blocks|block_index4[3]~3_combout\ & (\Update_Blocks|LessThan26~0_combout\ & 
-- (\Update_Blocks|block_index4[4]~4_combout\ & \Update_Blocks|block_index4[0]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datab => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datae => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	combout => \Update_Blocks|Decoder3~10_combout\);

-- Location: LABCELL_X17_Y38_N36
\Update_Blocks|Decoder1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~10_combout\ = ( \Update_Blocks|block_index2[0]~2_combout\ & ( !\Update_Blocks|block_index2[1]~3_combout\ & ( (\Update_Blocks|points_per_block~1_combout\ & (\Update_Blocks|block_index2[5]~6_combout\ & 
-- (\Update_Blocks|points_per_block~0_combout\ & !\Update_Blocks|block_index2[3]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	datac => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datad => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datae => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	combout => \Update_Blocks|Decoder1~10_combout\);

-- Location: LABCELL_X12_Y38_N36
\Update_Blocks|blocks_t~168\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~168_combout\ = ( !\Update_Blocks|blocks_buffer\(10) & ( \Update_Blocks|Decoder1~10_combout\ & ( (!\Update_Blocks|Mux5~19_combout\ & (((!\Update_Blocks|Decoder0~7_combout\) # (!\Update_Blocks|Decoder0~27_combout\)))) # 
-- (\Update_Blocks|Mux5~19_combout\ & (\Update_Blocks|Equal1~0_combout\ & ((!\Update_Blocks|Decoder0~7_combout\) # (!\Update_Blocks|Decoder0~27_combout\)))) ) ) ) # ( !\Update_Blocks|blocks_buffer\(10) & ( !\Update_Blocks|Decoder1~10_combout\ & ( 
-- (!\Update_Blocks|Decoder0~7_combout\) # (!\Update_Blocks|Decoder0~27_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000000000000000000010111011101100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	datab => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder0~7_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~27_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_buffer\(10),
	dataf => \Update_Blocks|ALT_INV_Decoder1~10_combout\,
	combout => \Update_Blocks|blocks_t~168_combout\);

-- Location: LABCELL_X12_Y38_N48
\Update_Blocks|blocks_t~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~98_combout\ = ( \Update_Blocks|blocks_t~168_combout\ & ( \Update_Blocks|blocks_t~169_combout\ & ( (!\Update_Blocks|block_index3[5]~5_combout\) # ((!\Update_Blocks|block_index3[4]~4_combout\) # ((!\Update_Blocks|Mux6~4_combout\) # 
-- (\Update_Blocks|Equal2~0_combout\))) ) ) ) # ( \Update_Blocks|blocks_t~168_combout\ & ( !\Update_Blocks|blocks_t~169_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datac => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datad => \Update_Blocks|ALT_INV_Mux6~4_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~168_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~169_combout\,
	combout => \Update_Blocks|blocks_t~98_combout\);

-- Location: LABCELL_X9_Y39_N57
\Update_Blocks|blocks_buffer~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~10_combout\ = ( \Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & ((!\Update_Blocks|blocks_t~98_combout\) # ((!\Update_Blocks|Update_Blocks~1_combout\ & \Update_Blocks|Decoder3~10_combout\)))) ) ) # ( 
-- !\Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & !\Update_Blocks|blocks_t~98_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101000001000101010100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_blocks~0_combout\,
	datab => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder3~10_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~98_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	combout => \Update_Blocks|blocks_buffer~10_combout\);

-- Location: FF_X9_Y39_N59
\Update_Blocks|blocks_buffer[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~10_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(10));

-- Location: LABCELL_X13_Y40_N42
\Update_Blocks|blocks_t~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~38_combout\ = ( \Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Decoder1~10_combout\ & ( (\Update_Blocks|Equal1~0_combout\ & (!\Update_Blocks|blocks_buffer\(10) & ((!\Update_Blocks|Decoder0~27_combout\) # 
-- (!\Update_Blocks|Decoder0~7_combout\)))) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Decoder1~10_combout\ & ( (!\Update_Blocks|blocks_buffer\(10) & ((!\Update_Blocks|Decoder0~27_combout\) # (!\Update_Blocks|Decoder0~7_combout\))) ) ) ) # 
-- ( \Update_Blocks|Mux5~19_combout\ & ( !\Update_Blocks|Decoder1~10_combout\ & ( (!\Update_Blocks|blocks_buffer\(10) & ((!\Update_Blocks|Decoder0~27_combout\) # (!\Update_Blocks|Decoder0~7_combout\))) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( 
-- !\Update_Blocks|Decoder1~10_combout\ & ( (!\Update_Blocks|blocks_buffer\(10) & ((!\Update_Blocks|Decoder0~27_combout\) # (!\Update_Blocks|Decoder0~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011000000110011001100000011001100110000000100010001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(10),
	datac => \Update_Blocks|ALT_INV_Decoder0~27_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~7_combout\,
	datae => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder1~10_combout\,
	combout => \Update_Blocks|blocks_t~38_combout\);

-- Location: LABCELL_X18_Y38_N12
\Update_Blocks|Decoder0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~25_combout\ = ( \Update_Blocks|Decoder0~5_combout\ & ( \Update_Blocks|Mux4~19_combout\ & ( (\Update_Blocks|score_accumulator~0_combout\ & \Update_Blocks|Decoder0~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~9_combout\,
	datae => \Update_Blocks|ALT_INV_Decoder0~5_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	combout => \Update_Blocks|Decoder0~25_combout\);

-- Location: LABCELL_X12_Y38_N30
\Update_Blocks|blocks_t~164\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~164_combout\ = ( \Update_Blocks|block_index3[0]~1_combout\ & ( !\Update_Blocks|block_index3[3]~3_combout\ & ( (\Update_Blocks|block_index3[5]~5_combout\ & (\Update_Blocks|block_index3[4]~4_combout\ & 
-- (\Update_Blocks|block_index3[1]~2_combout\ & \Update_Blocks|LessThan22~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datad => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	datae => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	combout => \Update_Blocks|blocks_t~164_combout\);

-- Location: LABCELL_X17_Y38_N48
\Update_Blocks|Decoder1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~8_combout\ = ( \Update_Blocks|block_index2[1]~3_combout\ & ( \Update_Blocks|points_per_block~1_combout\ & ( (\Update_Blocks|points_per_block~0_combout\ & (!\Update_Blocks|block_index2[3]~4_combout\ & 
-- (\Update_Blocks|block_index2[5]~6_combout\ & \Update_Blocks|block_index2[0]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	datad => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	datae => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	dataf => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	combout => \Update_Blocks|Decoder1~8_combout\);

-- Location: LABCELL_X12_Y38_N15
\Update_Blocks|blocks_t~165\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~165_combout\ = ( \Update_Blocks|Decoder1~8_combout\ & ( (!\Update_Blocks|Equal1~0_combout\ & \Update_Blocks|Mux5~19_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datad => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder1~8_combout\,
	combout => \Update_Blocks|blocks_t~165_combout\);

-- Location: LABCELL_X12_Y38_N0
\Update_Blocks|blocks_t~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~96_combout\ = ( \Update_Blocks|Mux6~4_combout\ & ( !\Update_Blocks|blocks_buffer\(8) & ( (!\Update_Blocks|Decoder0~25_combout\ & (!\Update_Blocks|blocks_t~165_combout\ & ((!\Update_Blocks|blocks_t~164_combout\) # 
-- (\Update_Blocks|Equal2~0_combout\)))) ) ) ) # ( !\Update_Blocks|Mux6~4_combout\ & ( !\Update_Blocks|blocks_buffer\(8) & ( (!\Update_Blocks|Decoder0~25_combout\ & !\Update_Blocks|blocks_t~165_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000100010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder0~25_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_t~164_combout\,
	datac => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~165_combout\,
	datae => \Update_Blocks|ALT_INV_Mux6~4_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(8),
	combout => \Update_Blocks|blocks_t~96_combout\);

-- Location: LABCELL_X11_Y41_N51
\Update_Blocks|Decoder3~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~8_combout\ = ( !\Update_Blocks|block_index4[3]~3_combout\ & ( \Update_Blocks|LessThan26~0_combout\ & ( (\Update_Blocks|block_index4[1]~2_combout\ & (\Update_Blocks|block_index4[5]~5_combout\ & 
-- (\Update_Blocks|block_index4[0]~1_combout\ & \Update_Blocks|block_index4[4]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	datae => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	dataf => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	combout => \Update_Blocks|Decoder3~8_combout\);

-- Location: LABCELL_X12_Y38_N12
\Update_Blocks|blocks_buffer~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~8_combout\ = ( \Update_Blocks|Decoder3~8_combout\ & ( (\rst_blocks~0_combout\ & ((!\Update_Blocks|blocks_t~96_combout\) # ((!\Update_Blocks|Update_Blocks~1_combout\ & \Update_Blocks|Mux7~19_combout\)))) ) ) # ( 
-- !\Update_Blocks|Decoder3~8_combout\ & ( (\rst_blocks~0_combout\ & !\Update_Blocks|blocks_t~96_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000010101000101000001010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_blocks~0_combout\,
	datab => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~96_combout\,
	datad => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder3~8_combout\,
	combout => \Update_Blocks|blocks_buffer~8_combout\);

-- Location: FF_X12_Y38_N14
\Update_Blocks|blocks_buffer[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~8_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(8));

-- Location: LABCELL_X17_Y38_N6
\Update_Blocks|blocks_t~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~36_combout\ = ( \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(8) & (!\Update_Blocks|Decoder0~25_combout\ & ((!\Update_Blocks|Decoder1~8_combout\) # (\Update_Blocks|Equal1~0_combout\)))) ) ) # ( 
-- !\Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(8) & !\Update_Blocks|Decoder0~25_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000011000100000000001100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(8),
	datac => \Update_Blocks|ALT_INV_Decoder1~8_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~25_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	combout => \Update_Blocks|blocks_t~36_combout\);

-- Location: LABCELL_X13_Y38_N18
\Update_Blocks|Decoder0~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~26_combout\ = ( \Update_Blocks|Decoder0~9_combout\ & ( (\Update_Blocks|score_accumulator~0_combout\ & (\Update_Blocks|Mux4~19_combout\ & \Update_Blocks|Decoder0~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datac => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~6_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder0~9_combout\,
	combout => \Update_Blocks|Decoder0~26_combout\);

-- Location: LABCELL_X17_Y38_N39
\Update_Blocks|Decoder1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~9_combout\ = ( \Update_Blocks|block_index2[1]~3_combout\ & ( !\Update_Blocks|block_index2[0]~2_combout\ & ( (\Update_Blocks|points_per_block~1_combout\ & (\Update_Blocks|block_index2[5]~6_combout\ & 
-- (!\Update_Blocks|block_index2[3]~4_combout\ & \Update_Blocks|points_per_block~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datad => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datae => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	combout => \Update_Blocks|Decoder1~9_combout\);

-- Location: LABCELL_X12_Y38_N9
\Update_Blocks|blocks_t~167\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~167_combout\ = ( \Update_Blocks|Decoder1~9_combout\ & ( (!\Update_Blocks|Equal1~0_combout\ & \Update_Blocks|Mux5~19_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datad => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder1~9_combout\,
	combout => \Update_Blocks|blocks_t~167_combout\);

-- Location: LABCELL_X11_Y38_N6
\Update_Blocks|blocks_t~166\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~166_combout\ = ( !\Update_Blocks|block_index3[0]~1_combout\ & ( \Update_Blocks|LessThan22~0_combout\ & ( (\Update_Blocks|block_index3[4]~4_combout\ & (\Update_Blocks|block_index3[5]~5_combout\ & 
-- (!\Update_Blocks|block_index3[3]~3_combout\ & \Update_Blocks|block_index3[1]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	datad => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datae => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	dataf => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	combout => \Update_Blocks|blocks_t~166_combout\);

-- Location: LABCELL_X12_Y38_N42
\Update_Blocks|blocks_t~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~97_combout\ = ( \Update_Blocks|blocks_t~166_combout\ & ( \Update_Blocks|Mux6~4_combout\ & ( (!\Update_Blocks|blocks_buffer\(9) & (!\Update_Blocks|blocks_t~167_combout\ & (\Update_Blocks|Equal2~0_combout\ & 
-- !\Update_Blocks|Decoder0~26_combout\))) ) ) ) # ( !\Update_Blocks|blocks_t~166_combout\ & ( \Update_Blocks|Mux6~4_combout\ & ( (!\Update_Blocks|blocks_buffer\(9) & (!\Update_Blocks|blocks_t~167_combout\ & !\Update_Blocks|Decoder0~26_combout\)) ) ) ) # ( 
-- \Update_Blocks|blocks_t~166_combout\ & ( !\Update_Blocks|Mux6~4_combout\ & ( (!\Update_Blocks|blocks_buffer\(9) & (!\Update_Blocks|blocks_t~167_combout\ & !\Update_Blocks|Decoder0~26_combout\)) ) ) ) # ( !\Update_Blocks|blocks_t~166_combout\ & ( 
-- !\Update_Blocks|Mux6~4_combout\ & ( (!\Update_Blocks|blocks_buffer\(9) & (!\Update_Blocks|blocks_t~167_combout\ & !\Update_Blocks|Decoder0~26_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000100010000000000010001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(9),
	datab => \Update_Blocks|ALT_INV_blocks_t~167_combout\,
	datac => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~26_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~166_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux6~4_combout\,
	combout => \Update_Blocks|blocks_t~97_combout\);

-- Location: LABCELL_X9_Y38_N21
\Update_Blocks|Decoder3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~9_combout\ = ( \Update_Blocks|block_index4[5]~5_combout\ & ( !\Update_Blocks|block_index4[3]~3_combout\ & ( (\Update_Blocks|block_index4[4]~4_combout\ & (!\Update_Blocks|block_index4[0]~1_combout\ & 
-- (\Update_Blocks|block_index4[1]~2_combout\ & \Update_Blocks|LessThan26~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datad => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	datae => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	combout => \Update_Blocks|Decoder3~9_combout\);

-- Location: LABCELL_X9_Y39_N51
\Update_Blocks|blocks_buffer~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~9_combout\ = ( \Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & ((!\Update_Blocks|blocks_t~97_combout\) # ((!\Update_Blocks|Update_Blocks~1_combout\ & \Update_Blocks|Decoder3~9_combout\)))) ) ) # ( 
-- !\Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & !\Update_Blocks|blocks_t~97_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000010101000101000001010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_blocks~0_combout\,
	datab => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~97_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder3~9_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	combout => \Update_Blocks|blocks_buffer~9_combout\);

-- Location: FF_X9_Y39_N53
\Update_Blocks|blocks_buffer[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~9_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(9));

-- Location: LABCELL_X13_Y38_N15
\Update_Blocks|blocks_t~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~37_combout\ = ( \Update_Blocks|Equal1~0_combout\ & ( \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|Decoder0~26_combout\ & !\Update_Blocks|blocks_buffer\(9)) ) ) ) # ( !\Update_Blocks|Equal1~0_combout\ & ( 
-- \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|Decoder0~26_combout\ & (!\Update_Blocks|Decoder1~9_combout\ & !\Update_Blocks|blocks_buffer\(9))) ) ) ) # ( \Update_Blocks|Equal1~0_combout\ & ( !\Update_Blocks|Mux5~19_combout\ & ( 
-- (!\Update_Blocks|Decoder0~26_combout\ & !\Update_Blocks|blocks_buffer\(9)) ) ) ) # ( !\Update_Blocks|Equal1~0_combout\ & ( !\Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|Decoder0~26_combout\ & !\Update_Blocks|blocks_buffer\(9)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000010000000100000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder0~26_combout\,
	datab => \Update_Blocks|ALT_INV_Decoder1~9_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(9),
	datae => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	combout => \Update_Blocks|blocks_t~37_combout\);

-- Location: LABCELL_X13_Y40_N6
\Update_Blocks|Mux6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux6~2_combout\ = ( \Update_Blocks|blocks_t~36_combout\ & ( \Update_Blocks|blocks_t~37_combout\ & ( ((!\Update_Blocks|block_index3[0]~1_combout\ & (\Update_Blocks|blocks_t~39_combout\)) # (\Update_Blocks|block_index3[0]~1_combout\ & 
-- ((\Update_Blocks|blocks_t~38_combout\)))) # (\Update_Blocks|block_index3[1]~2_combout\) ) ) ) # ( !\Update_Blocks|blocks_t~36_combout\ & ( \Update_Blocks|blocks_t~37_combout\ & ( (!\Update_Blocks|block_index3[0]~1_combout\ & 
-- (((\Update_Blocks|blocks_t~39_combout\)) # (\Update_Blocks|block_index3[1]~2_combout\))) # (\Update_Blocks|block_index3[0]~1_combout\ & (!\Update_Blocks|block_index3[1]~2_combout\ & ((\Update_Blocks|blocks_t~38_combout\)))) ) ) ) # ( 
-- \Update_Blocks|blocks_t~36_combout\ & ( !\Update_Blocks|blocks_t~37_combout\ & ( (!\Update_Blocks|block_index3[0]~1_combout\ & (!\Update_Blocks|block_index3[1]~2_combout\ & (\Update_Blocks|blocks_t~39_combout\))) # 
-- (\Update_Blocks|block_index3[0]~1_combout\ & (((\Update_Blocks|blocks_t~38_combout\)) # (\Update_Blocks|block_index3[1]~2_combout\))) ) ) ) # ( !\Update_Blocks|blocks_t~36_combout\ & ( !\Update_Blocks|blocks_t~37_combout\ & ( 
-- (!\Update_Blocks|block_index3[1]~2_combout\ & ((!\Update_Blocks|block_index3[0]~1_combout\ & (\Update_Blocks|blocks_t~39_combout\)) # (\Update_Blocks|block_index3[0]~1_combout\ & ((\Update_Blocks|blocks_t~38_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~39_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~38_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~36_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~37_combout\,
	combout => \Update_Blocks|Mux6~2_combout\);

-- Location: LABCELL_X10_Y38_N6
\Update_Blocks|Decoder3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~3_combout\ = ( !\Update_Blocks|block_index4[1]~2_combout\ & ( \Update_Blocks|LessThan26~0_combout\ & ( (\Update_Blocks|block_index4[5]~5_combout\ & (\Update_Blocks|block_index4[4]~4_combout\ & 
-- (!\Update_Blocks|block_index4[0]~1_combout\ & \Update_Blocks|block_index4[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datae => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	combout => \Update_Blocks|Decoder3~3_combout\);

-- Location: LABCELL_X17_Y40_N9
\Update_Blocks|Decoder0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~21_combout\ = ( \Update_Blocks|Mux4~19_combout\ & ( (!\Update_Blocks|block_index1[4]~2_combout\ & (!\Update_Blocks|block_index1[3]~3_combout\ & (\Update_Blocks|score_accumulator~0_combout\ & \Update_Blocks|Decoder0~4_combout\))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	datab => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~4_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	combout => \Update_Blocks|Decoder0~21_combout\);

-- Location: LABCELL_X13_Y37_N21
\Update_Blocks|blocks_t~154\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~154_combout\ = ( \Update_Blocks|block_index3[3]~3_combout\ & ( \Update_Blocks|block_index3[5]~5_combout\ & ( (\Update_Blocks|block_index3[4]~4_combout\ & (!\Update_Blocks|block_index3[1]~2_combout\ & 
-- (\Update_Blocks|LessThan22~0_combout\ & !\Update_Blocks|block_index3[0]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datac => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	datad => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	datae => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	combout => \Update_Blocks|blocks_t~154_combout\);

-- Location: LABCELL_X16_Y42_N15
\Update_Blocks|Decoder1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~3_combout\ = ( \Update_Blocks|points_per_block~1_combout\ & ( \Update_Blocks|block_index2[5]~6_combout\ & ( (!\Update_Blocks|block_index2[0]~2_combout\ & (\Update_Blocks|block_index2[3]~4_combout\ & 
-- (!\Update_Blocks|block_index2[1]~3_combout\ & \Update_Blocks|points_per_block~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datad => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datae => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	combout => \Update_Blocks|Decoder1~3_combout\);

-- Location: LABCELL_X13_Y38_N21
\Update_Blocks|blocks_t~155\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~155_combout\ = ( \Update_Blocks|Mux5~19_combout\ & ( (\Update_Blocks|Decoder1~3_combout\ & !\Update_Blocks|Equal1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Decoder1~3_combout\,
	datad => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	combout => \Update_Blocks|blocks_t~155_combout\);

-- Location: LABCELL_X13_Y38_N36
\Update_Blocks|blocks_t~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~91_combout\ = ( \Update_Blocks|Mux6~4_combout\ & ( !\Update_Blocks|blocks_buffer\(3) & ( (!\Update_Blocks|Decoder0~21_combout\ & (!\Update_Blocks|blocks_t~155_combout\ & ((!\Update_Blocks|blocks_t~154_combout\) # 
-- (\Update_Blocks|Equal2~0_combout\)))) ) ) ) # ( !\Update_Blocks|Mux6~4_combout\ & ( !\Update_Blocks|blocks_buffer\(3) & ( (!\Update_Blocks|Decoder0~21_combout\ & !\Update_Blocks|blocks_t~155_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000100010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder0~21_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_t~154_combout\,
	datac => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~155_combout\,
	datae => \Update_Blocks|ALT_INV_Mux6~4_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(3),
	combout => \Update_Blocks|blocks_t~91_combout\);

-- Location: LABCELL_X13_Y38_N24
\Update_Blocks|blocks_buffer~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~3_combout\ = ( \Update_Blocks|blocks_t~91_combout\ & ( \Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & (!\Update_Blocks|Update_Blocks~1_combout\ & \Update_Blocks|Decoder3~3_combout\)) ) ) ) # ( 
-- !\Update_Blocks|blocks_t~91_combout\ & ( \Update_Blocks|Mux7~19_combout\ & ( \rst_blocks~0_combout\ ) ) ) # ( !\Update_Blocks|blocks_t~91_combout\ & ( !\Update_Blocks|Mux7~19_combout\ & ( \rst_blocks~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100110000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_rst_blocks~0_combout\,
	datac => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder3~3_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~91_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	combout => \Update_Blocks|blocks_buffer~3_combout\);

-- Location: FF_X13_Y38_N26
\Update_Blocks|blocks_buffer[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~3_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(3));

-- Location: LABCELL_X17_Y40_N33
\Update_Blocks|blocks_t~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~31_combout\ = ( !\Update_Blocks|Decoder0~21_combout\ & ( (!\Update_Blocks|blocks_buffer\(3) & ((!\Update_Blocks|Mux5~19_combout\) # ((!\Update_Blocks|Decoder1~3_combout\) # (\Update_Blocks|Equal1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010110000111100001011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	datab => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(3),
	datad => \Update_Blocks|ALT_INV_Decoder1~3_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder0~21_combout\,
	combout => \Update_Blocks|blocks_t~31_combout\);

-- Location: LABCELL_X9_Y38_N36
\Update_Blocks|Decoder3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~0_combout\ = ( \Update_Blocks|block_index4[4]~4_combout\ & ( \Update_Blocks|block_index4[1]~2_combout\ & ( (\Update_Blocks|LessThan26~0_combout\ & (\Update_Blocks|block_index4[3]~3_combout\ & 
-- (\Update_Blocks|block_index4[0]~1_combout\ & \Update_Blocks|block_index4[5]~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	datae => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	combout => \Update_Blocks|Decoder3~0_combout\);

-- Location: LABCELL_X18_Y42_N15
\Update_Blocks|Decoder1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~0_combout\ = ( \Update_Blocks|points_per_block~0_combout\ & ( \Update_Blocks|block_index2[5]~6_combout\ & ( (\Update_Blocks|points_per_block~1_combout\ & (\Update_Blocks|block_index2[1]~3_combout\ & 
-- (\Update_Blocks|block_index2[3]~4_combout\ & \Update_Blocks|block_index2[0]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datad => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	datae => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	combout => \Update_Blocks|Decoder1~0_combout\);

-- Location: LABCELL_X17_Y40_N15
\Update_Blocks|blocks_t~148\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~148_combout\ = ( \Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Decoder1~0_combout\ & ( (\Update_Blocks|Equal1~0_combout\ & (!\Update_Blocks|blocks_buffer\(0) & ((!\Update_Blocks|score_accumulator~0_combout\) # 
-- (!\Update_Blocks|Decoder0~1_combout\)))) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Decoder1~0_combout\ & ( (!\Update_Blocks|blocks_buffer\(0) & ((!\Update_Blocks|score_accumulator~0_combout\) # (!\Update_Blocks|Decoder0~1_combout\))) ) 
-- ) ) # ( \Update_Blocks|Mux5~19_combout\ & ( !\Update_Blocks|Decoder1~0_combout\ & ( (!\Update_Blocks|blocks_buffer\(0) & ((!\Update_Blocks|score_accumulator~0_combout\) # (!\Update_Blocks|Decoder0~1_combout\))) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & 
-- ( !\Update_Blocks|Decoder1~0_combout\ & ( (!\Update_Blocks|blocks_buffer\(0) & ((!\Update_Blocks|score_accumulator~0_combout\) # (!\Update_Blocks|Decoder0~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000000000111111000000000011111100000000000101010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datab => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder0~1_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(0),
	datae => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder1~0_combout\,
	combout => \Update_Blocks|blocks_t~148_combout\);

-- Location: LABCELL_X13_Y38_N42
\Update_Blocks|blocks_t~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~88_combout\ = ( \Update_Blocks|Mux6~4_combout\ & ( \Update_Blocks|blocks_t~149_combout\ & ( (\Update_Blocks|blocks_t~148_combout\ & (((!\Update_Blocks|block_index3[4]~4_combout\) # (!\Update_Blocks|block_index3[5]~5_combout\)) # 
-- (\Update_Blocks|Equal2~0_combout\))) ) ) ) # ( !\Update_Blocks|Mux6~4_combout\ & ( \Update_Blocks|blocks_t~149_combout\ & ( \Update_Blocks|blocks_t~148_combout\ ) ) ) # ( \Update_Blocks|Mux6~4_combout\ & ( !\Update_Blocks|blocks_t~149_combout\ & ( 
-- \Update_Blocks|blocks_t~148_combout\ ) ) ) # ( !\Update_Blocks|Mux6~4_combout\ & ( !\Update_Blocks|blocks_t~149_combout\ & ( \Update_Blocks|blocks_t~148_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~148_combout\,
	datad => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	datae => \Update_Blocks|ALT_INV_Mux6~4_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~149_combout\,
	combout => \Update_Blocks|blocks_t~88_combout\);

-- Location: LABCELL_X13_Y38_N3
\Update_Blocks|blocks_buffer~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~0_combout\ = ( \Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & ((!\Update_Blocks|blocks_t~88_combout\) # ((\Update_Blocks|Decoder3~0_combout\ & !\Update_Blocks|Update_Blocks~1_combout\)))) ) ) # ( 
-- !\Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & !\Update_Blocks|blocks_t~88_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000110001001100000011000100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder3~0_combout\,
	datab => \ALT_INV_rst_blocks~0_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~88_combout\,
	datad => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	combout => \Update_Blocks|blocks_buffer~0_combout\);

-- Location: FF_X13_Y38_N5
\Update_Blocks|blocks_buffer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~0_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(0));

-- Location: LABCELL_X17_Y40_N12
\Update_Blocks|blocks_t~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~28_combout\ = ( \Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Decoder1~0_combout\ & ( (\Update_Blocks|Equal1~0_combout\ & (!\Update_Blocks|blocks_buffer\(0) & ((!\Update_Blocks|score_accumulator~0_combout\) # 
-- (!\Update_Blocks|Decoder0~1_combout\)))) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Decoder1~0_combout\ & ( (!\Update_Blocks|blocks_buffer\(0) & ((!\Update_Blocks|score_accumulator~0_combout\) # (!\Update_Blocks|Decoder0~1_combout\))) ) 
-- ) ) # ( \Update_Blocks|Mux5~19_combout\ & ( !\Update_Blocks|Decoder1~0_combout\ & ( (!\Update_Blocks|blocks_buffer\(0) & ((!\Update_Blocks|score_accumulator~0_combout\) # (!\Update_Blocks|Decoder0~1_combout\))) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & 
-- ( !\Update_Blocks|Decoder1~0_combout\ & ( (!\Update_Blocks|blocks_buffer\(0) & ((!\Update_Blocks|score_accumulator~0_combout\) # (!\Update_Blocks|Decoder0~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011000000111100001100000011110000110000000101000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datab => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(0),
	datad => \Update_Blocks|ALT_INV_Decoder0~1_combout\,
	datae => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder1~0_combout\,
	combout => \Update_Blocks|blocks_t~28_combout\);

-- Location: LABCELL_X10_Y38_N3
\Update_Blocks|Decoder3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~2_combout\ = ( !\Update_Blocks|block_index4[1]~2_combout\ & ( \Update_Blocks|block_index4[4]~4_combout\ & ( (\Update_Blocks|block_index4[3]~3_combout\ & (\Update_Blocks|LessThan26~0_combout\ & 
-- (\Update_Blocks|block_index4[0]~1_combout\ & \Update_Blocks|block_index4[5]~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datab => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	datae => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	combout => \Update_Blocks|Decoder3~2_combout\);

-- Location: LABCELL_X16_Y40_N15
\Update_Blocks|Decoder0~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~20_combout\ = ( \Update_Blocks|Decoder0~3_combout\ & ( \Update_Blocks|Mux4~19_combout\ & ( (!\Update_Blocks|block_index1[4]~2_combout\ & (\Update_Blocks|score_accumulator~0_combout\ & !\Update_Blocks|block_index1[3]~3_combout\)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	datac => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datad => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	datae => \Update_Blocks|ALT_INV_Decoder0~3_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	combout => \Update_Blocks|Decoder0~20_combout\);

-- Location: LABCELL_X17_Y38_N0
\Update_Blocks|Decoder1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~2_combout\ = ( !\Update_Blocks|block_index2[1]~3_combout\ & ( \Update_Blocks|points_per_block~1_combout\ & ( (\Update_Blocks|block_index2[5]~6_combout\ & (\Update_Blocks|block_index2[3]~4_combout\ & 
-- (\Update_Blocks|points_per_block~0_combout\ & \Update_Blocks|block_index2[0]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datac => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datad => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	datae => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	dataf => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	combout => \Update_Blocks|Decoder1~2_combout\);

-- Location: LABCELL_X17_Y38_N27
\Update_Blocks|blocks_t~153\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~153_combout\ = ( \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|Equal1~0_combout\ & \Update_Blocks|Decoder1~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder1~2_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	combout => \Update_Blocks|blocks_t~153_combout\);

-- Location: LABCELL_X18_Y38_N36
\Update_Blocks|blocks_t~152\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~152_combout\ = ( \Update_Blocks|block_index3[0]~1_combout\ & ( \Update_Blocks|block_index3[3]~3_combout\ & ( (\Update_Blocks|LessThan22~0_combout\ & (\Update_Blocks|block_index3[4]~4_combout\ & 
-- (!\Update_Blocks|block_index3[1]~2_combout\ & \Update_Blocks|block_index3[5]~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datad => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	datae => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	combout => \Update_Blocks|blocks_t~152_combout\);

-- Location: LABCELL_X13_Y38_N6
\Update_Blocks|blocks_t~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~90_combout\ = ( \Update_Blocks|Mux6~4_combout\ & ( !\Update_Blocks|blocks_buffer\(2) & ( (!\Update_Blocks|Decoder0~20_combout\ & (!\Update_Blocks|blocks_t~153_combout\ & ((!\Update_Blocks|blocks_t~152_combout\) # 
-- (\Update_Blocks|Equal2~0_combout\)))) ) ) ) # ( !\Update_Blocks|Mux6~4_combout\ & ( !\Update_Blocks|blocks_buffer\(2) & ( (!\Update_Blocks|Decoder0~20_combout\ & !\Update_Blocks|blocks_t~153_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datab => \Update_Blocks|ALT_INV_Decoder0~20_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~153_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~152_combout\,
	datae => \Update_Blocks|ALT_INV_Mux6~4_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(2),
	combout => \Update_Blocks|blocks_t~90_combout\);

-- Location: LABCELL_X13_Y38_N33
\Update_Blocks|blocks_buffer~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~2_combout\ = ( \Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & ((!\Update_Blocks|blocks_t~90_combout\) # ((!\Update_Blocks|Update_Blocks~1_combout\ & \Update_Blocks|Decoder3~2_combout\)))) ) ) # ( 
-- !\Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & !\Update_Blocks|blocks_t~90_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011000000100011001100000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datab => \ALT_INV_rst_blocks~0_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder3~2_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~90_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	combout => \Update_Blocks|blocks_buffer~2_combout\);

-- Location: FF_X13_Y38_N35
\Update_Blocks|blocks_buffer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~2_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(2));

-- Location: LABCELL_X17_Y40_N27
\Update_Blocks|blocks_t~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~30_combout\ = ( !\Update_Blocks|Decoder0~20_combout\ & ( (!\Update_Blocks|blocks_buffer\(2) & (((!\Update_Blocks|Decoder1~2_combout\) # (!\Update_Blocks|Mux5~19_combout\)) # (\Update_Blocks|Equal1~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010100010101010101010001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(2),
	datab => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder1~2_combout\,
	datad => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder0~20_combout\,
	combout => \Update_Blocks|blocks_t~30_combout\);

-- Location: LABCELL_X11_Y38_N42
\Update_Blocks|Decoder3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~1_combout\ = ( \Update_Blocks|LessThan26~0_combout\ & ( \Update_Blocks|block_index4[1]~2_combout\ & ( (\Update_Blocks|block_index4[3]~3_combout\ & (\Update_Blocks|block_index4[5]~5_combout\ & 
-- (!\Update_Blocks|block_index4[0]~1_combout\ & \Update_Blocks|block_index4[4]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	datae => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	combout => \Update_Blocks|Decoder3~1_combout\);

-- Location: LABCELL_X12_Y38_N33
\Update_Blocks|blocks_t~150\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~150_combout\ = ( \Update_Blocks|block_index3[3]~3_combout\ & ( !\Update_Blocks|block_index3[0]~1_combout\ & ( (\Update_Blocks|block_index3[5]~5_combout\ & (\Update_Blocks|block_index3[4]~4_combout\ & 
-- (\Update_Blocks|LessThan22~0_combout\ & \Update_Blocks|block_index3[1]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datac => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	datad => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datae => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	combout => \Update_Blocks|blocks_t~150_combout\);

-- Location: LABCELL_X19_Y41_N15
\Update_Blocks|Decoder1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~1_combout\ = ( \Update_Blocks|block_index2[5]~6_combout\ & ( !\Update_Blocks|block_index2[0]~2_combout\ & ( (\Update_Blocks|points_per_block~0_combout\ & (\Update_Blocks|block_index2[3]~4_combout\ & 
-- (\Update_Blocks|points_per_block~1_combout\ & \Update_Blocks|block_index2[1]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datac => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	datad => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datae => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	combout => \Update_Blocks|Decoder1~1_combout\);

-- Location: LABCELL_X13_Y38_N0
\Update_Blocks|blocks_t~151\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~151_combout\ = ( \Update_Blocks|Mux5~19_combout\ & ( (\Update_Blocks|Decoder1~1_combout\ & !\Update_Blocks|Equal1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Decoder1~1_combout\,
	datad => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	combout => \Update_Blocks|blocks_t~151_combout\);

-- Location: MLABCELL_X15_Y40_N12
\Update_Blocks|Decoder0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~19_combout\ = ( \Update_Blocks|Decoder0~2_combout\ & ( (\Update_Blocks|score_accumulator~0_combout\ & (\Update_Blocks|Mux4~19_combout\ & (!\Update_Blocks|block_index1[4]~2_combout\ & !\Update_Blocks|block_index1[3]~3_combout\))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datab => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	datac => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	datad => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder0~2_combout\,
	combout => \Update_Blocks|Decoder0~19_combout\);

-- Location: LABCELL_X13_Y38_N48
\Update_Blocks|blocks_t~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~89_combout\ = ( \Update_Blocks|Mux6~4_combout\ & ( !\Update_Blocks|blocks_buffer\(1) & ( (!\Update_Blocks|blocks_t~151_combout\ & (!\Update_Blocks|Decoder0~19_combout\ & ((!\Update_Blocks|blocks_t~150_combout\) # 
-- (\Update_Blocks|Equal2~0_combout\)))) ) ) ) # ( !\Update_Blocks|Mux6~4_combout\ & ( !\Update_Blocks|blocks_buffer\(1) & ( (!\Update_Blocks|blocks_t~151_combout\ & !\Update_Blocks|Decoder0~19_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000110100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_t~150_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~151_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~19_combout\,
	datae => \Update_Blocks|ALT_INV_Mux6~4_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(1),
	combout => \Update_Blocks|blocks_t~89_combout\);

-- Location: LABCELL_X13_Y38_N30
\Update_Blocks|blocks_buffer~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~1_combout\ = ( \Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & ((!\Update_Blocks|blocks_t~89_combout\) # ((!\Update_Blocks|Update_Blocks~1_combout\ & \Update_Blocks|Decoder3~1_combout\)))) ) ) # ( 
-- !\Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & !\Update_Blocks|blocks_t~89_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011000000100011001100000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datab => \ALT_INV_rst_blocks~0_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder3~1_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~89_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	combout => \Update_Blocks|blocks_buffer~1_combout\);

-- Location: FF_X13_Y38_N32
\Update_Blocks|blocks_buffer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~1_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(1));

-- Location: LABCELL_X17_Y40_N30
\Update_Blocks|blocks_t~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~29_combout\ = ( \Update_Blocks|Decoder1~1_combout\ & ( (!\Update_Blocks|blocks_buffer\(1) & (!\Update_Blocks|Decoder0~19_combout\ & ((!\Update_Blocks|Mux5~19_combout\) # (\Update_Blocks|Equal1~0_combout\)))) ) ) # ( 
-- !\Update_Blocks|Decoder1~1_combout\ & ( (!\Update_Blocks|blocks_buffer\(1) & !\Update_Blocks|Decoder0~19_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000010110000000000001011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	datab => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(1),
	datad => \Update_Blocks|ALT_INV_Decoder0~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder1~1_combout\,
	combout => \Update_Blocks|blocks_t~29_combout\);

-- Location: LABCELL_X17_Y40_N42
\Update_Blocks|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux6~0_combout\ = ( \Update_Blocks|blocks_t~30_combout\ & ( \Update_Blocks|blocks_t~29_combout\ & ( (!\Update_Blocks|block_index3[0]~1_combout\ & (((\Update_Blocks|blocks_t~31_combout\)) # (\Update_Blocks|block_index3[1]~2_combout\))) # 
-- (\Update_Blocks|block_index3[0]~1_combout\ & ((!\Update_Blocks|block_index3[1]~2_combout\) # ((\Update_Blocks|blocks_t~28_combout\)))) ) ) ) # ( !\Update_Blocks|blocks_t~30_combout\ & ( \Update_Blocks|blocks_t~29_combout\ & ( 
-- (!\Update_Blocks|block_index3[0]~1_combout\ & (((\Update_Blocks|blocks_t~31_combout\)) # (\Update_Blocks|block_index3[1]~2_combout\))) # (\Update_Blocks|block_index3[0]~1_combout\ & (\Update_Blocks|block_index3[1]~2_combout\ & 
-- ((\Update_Blocks|blocks_t~28_combout\)))) ) ) ) # ( \Update_Blocks|blocks_t~30_combout\ & ( !\Update_Blocks|blocks_t~29_combout\ & ( (!\Update_Blocks|block_index3[0]~1_combout\ & (!\Update_Blocks|block_index3[1]~2_combout\ & 
-- (\Update_Blocks|blocks_t~31_combout\))) # (\Update_Blocks|block_index3[0]~1_combout\ & ((!\Update_Blocks|block_index3[1]~2_combout\) # ((\Update_Blocks|blocks_t~28_combout\)))) ) ) ) # ( !\Update_Blocks|blocks_t~30_combout\ & ( 
-- !\Update_Blocks|blocks_t~29_combout\ & ( (!\Update_Blocks|block_index3[0]~1_combout\ & (!\Update_Blocks|block_index3[1]~2_combout\ & (\Update_Blocks|blocks_t~31_combout\))) # (\Update_Blocks|block_index3[0]~1_combout\ & 
-- (\Update_Blocks|block_index3[1]~2_combout\ & ((\Update_Blocks|blocks_t~28_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~31_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~28_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~30_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~29_combout\,
	combout => \Update_Blocks|Mux6~0_combout\);

-- Location: LABCELL_X13_Y42_N9
\Update_Blocks|Decoder1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~6_combout\ = ( \Update_Blocks|block_index2[0]~2_combout\ & ( \Update_Blocks|block_index2[5]~6_combout\ & ( (!\Update_Blocks|points_per_block~0_combout\ & (!\Update_Blocks|block_index2[1]~3_combout\ & 
-- (\Update_Blocks|block_index2[3]~4_combout\ & \Update_Blocks|points_per_block~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datad => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	datae => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	combout => \Update_Blocks|Decoder1~6_combout\);

-- Location: LABCELL_X13_Y41_N3
\Update_Blocks|blocks_t~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~34_combout\ = ( \Update_Blocks|Decoder1~6_combout\ & ( \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(6) & (\Update_Blocks|Equal1~0_combout\ & ((!\Update_Blocks|Decoder0~7_combout\) # 
-- (!\Update_Blocks|Decoder0~24_combout\)))) ) ) ) # ( !\Update_Blocks|Decoder1~6_combout\ & ( \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(6) & ((!\Update_Blocks|Decoder0~7_combout\) # (!\Update_Blocks|Decoder0~24_combout\))) ) ) ) # 
-- ( \Update_Blocks|Decoder1~6_combout\ & ( !\Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(6) & ((!\Update_Blocks|Decoder0~7_combout\) # (!\Update_Blocks|Decoder0~24_combout\))) ) ) ) # ( !\Update_Blocks|Decoder1~6_combout\ & ( 
-- !\Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(6) & ((!\Update_Blocks|Decoder0~7_combout\) # (!\Update_Blocks|Decoder0~24_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100011001000110010001100100011001000110010000000000011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder0~7_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(6),
	datac => \Update_Blocks|ALT_INV_Decoder0~24_combout\,
	datad => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datae => \Update_Blocks|ALT_INV_Decoder1~6_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	combout => \Update_Blocks|blocks_t~34_combout\);

-- Location: LABCELL_X10_Y38_N33
\Update_Blocks|Decoder3~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~7_combout\ = ( \Update_Blocks|block_index4[5]~5_combout\ & ( !\Update_Blocks|block_index4[1]~2_combout\ & ( (\Update_Blocks|block_index4[4]~4_combout\ & (!\Update_Blocks|block_index4[0]~1_combout\ & 
-- (\Update_Blocks|block_index4[3]~3_combout\ & !\Update_Blocks|LessThan26~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datad => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	datae => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	combout => \Update_Blocks|Decoder3~7_combout\);

-- Location: LABCELL_X13_Y42_N51
\Update_Blocks|Decoder1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~7_combout\ = ( !\Update_Blocks|block_index2[0]~2_combout\ & ( \Update_Blocks|block_index2[5]~6_combout\ & ( (!\Update_Blocks|points_per_block~0_combout\ & (!\Update_Blocks|block_index2[1]~3_combout\ & 
-- (\Update_Blocks|block_index2[3]~4_combout\ & \Update_Blocks|points_per_block~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datad => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	datae => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	combout => \Update_Blocks|Decoder1~7_combout\);

-- Location: LABCELL_X13_Y40_N33
\Update_Blocks|blocks_t~162\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~162_combout\ = ( \Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Decoder1~7_combout\ & ( (!\Update_Blocks|blocks_buffer\(7) & (\Update_Blocks|Equal1~0_combout\ & ((!\Update_Blocks|Decoder0~8_combout\) # 
-- (!\Update_Blocks|Decoder0~24_combout\)))) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Decoder1~7_combout\ & ( (!\Update_Blocks|blocks_buffer\(7) & ((!\Update_Blocks|Decoder0~8_combout\) # (!\Update_Blocks|Decoder0~24_combout\))) ) ) ) # 
-- ( \Update_Blocks|Mux5~19_combout\ & ( !\Update_Blocks|Decoder1~7_combout\ & ( (!\Update_Blocks|blocks_buffer\(7) & ((!\Update_Blocks|Decoder0~8_combout\) # (!\Update_Blocks|Decoder0~24_combout\))) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( 
-- !\Update_Blocks|Decoder1~7_combout\ & ( (!\Update_Blocks|blocks_buffer\(7) & ((!\Update_Blocks|Decoder0~8_combout\) # (!\Update_Blocks|Decoder0~24_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100011001000110010001100100011001000110010000000000011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder0~8_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(7),
	datac => \Update_Blocks|ALT_INV_Decoder0~24_combout\,
	datad => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datae => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder1~7_combout\,
	combout => \Update_Blocks|blocks_t~162_combout\);

-- Location: LABCELL_X13_Y41_N51
\Update_Blocks|blocks_t~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~95_combout\ = ( \Update_Blocks|blocks_t~162_combout\ & ( \Update_Blocks|blocks_t~163_combout\ & ( ((!\Update_Blocks|block_index3[4]~4_combout\) # ((!\Update_Blocks|block_index3[5]~5_combout\) # (!\Update_Blocks|Mux6~4_combout\))) # 
-- (\Update_Blocks|Equal2~0_combout\) ) ) ) # ( \Update_Blocks|blocks_t~162_combout\ & ( !\Update_Blocks|blocks_t~163_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	datad => \Update_Blocks|ALT_INV_Mux6~4_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~162_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~163_combout\,
	combout => \Update_Blocks|blocks_t~95_combout\);

-- Location: LABCELL_X13_Y41_N54
\Update_Blocks|blocks_buffer~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~7_combout\ = ( \Update_Blocks|blocks_t~95_combout\ & ( (\Update_Blocks|Mux7~19_combout\ & (\rst_blocks~0_combout\ & (\Update_Blocks|Decoder3~7_combout\ & !\Update_Blocks|Update_Blocks~1_combout\))) ) ) # ( 
-- !\Update_Blocks|blocks_t~95_combout\ & ( \rst_blocks~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	datab => \ALT_INV_rst_blocks~0_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder3~7_combout\,
	datad => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~95_combout\,
	combout => \Update_Blocks|blocks_buffer~7_combout\);

-- Location: FF_X13_Y41_N56
\Update_Blocks|blocks_buffer[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~7_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(7));

-- Location: LABCELL_X13_Y40_N30
\Update_Blocks|blocks_t~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~35_combout\ = ( \Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Decoder1~7_combout\ & ( (!\Update_Blocks|blocks_buffer\(7) & (\Update_Blocks|Equal1~0_combout\ & ((!\Update_Blocks|Decoder0~8_combout\) # 
-- (!\Update_Blocks|Decoder0~24_combout\)))) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Decoder1~7_combout\ & ( (!\Update_Blocks|blocks_buffer\(7) & ((!\Update_Blocks|Decoder0~8_combout\) # (!\Update_Blocks|Decoder0~24_combout\))) ) ) ) # 
-- ( \Update_Blocks|Mux5~19_combout\ & ( !\Update_Blocks|Decoder1~7_combout\ & ( (!\Update_Blocks|blocks_buffer\(7) & ((!\Update_Blocks|Decoder0~8_combout\) # (!\Update_Blocks|Decoder0~24_combout\))) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( 
-- !\Update_Blocks|Decoder1~7_combout\ & ( (!\Update_Blocks|blocks_buffer\(7) & ((!\Update_Blocks|Decoder0~8_combout\) # (!\Update_Blocks|Decoder0~24_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110010001000110011001000100011001100100010000000110000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder0~8_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(7),
	datac => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~24_combout\,
	datae => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder1~7_combout\,
	combout => \Update_Blocks|blocks_t~35_combout\);

-- Location: LABCELL_X16_Y40_N18
\Update_Blocks|Decoder0~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~23_combout\ = ( \Update_Blocks|Mux4~19_combout\ & ( (!\Update_Blocks|block_index1[2]~6_combout\ & (\Update_Blocks|Decoder0~6_combout\ & (!\Update_Blocks|block_index1[3]~3_combout\ & \Update_Blocks|score_accumulator~0_combout\))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index1[2]~6_combout\,
	datab => \Update_Blocks|ALT_INV_Decoder0~6_combout\,
	datac => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	datad => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	combout => \Update_Blocks|Decoder0~23_combout\);

-- Location: LABCELL_X17_Y38_N18
\Update_Blocks|Decoder1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~5_combout\ = ( !\Update_Blocks|block_index2[0]~2_combout\ & ( \Update_Blocks|points_per_block~1_combout\ & ( (!\Update_Blocks|points_per_block~0_combout\ & (\Update_Blocks|block_index2[3]~4_combout\ & 
-- (\Update_Blocks|block_index2[5]~6_combout\ & \Update_Blocks|block_index2[1]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	datad => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datae => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	combout => \Update_Blocks|Decoder1~5_combout\);

-- Location: MLABCELL_X15_Y41_N15
\Update_Blocks|blocks_t~159\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~159_combout\ = ( \Update_Blocks|Mux5~19_combout\ & ( !\Update_Blocks|Equal1~0_combout\ & ( \Update_Blocks|Decoder1~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder1~5_combout\,
	datae => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	combout => \Update_Blocks|blocks_t~159_combout\);

-- Location: LABCELL_X13_Y41_N42
\Update_Blocks|blocks_t~158\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~158_combout\ = ( !\Update_Blocks|block_index3[0]~1_combout\ & ( \Update_Blocks|block_index3[4]~4_combout\ & ( (!\Update_Blocks|LessThan22~0_combout\ & (\Update_Blocks|block_index3[1]~2_combout\ & 
-- (\Update_Blocks|block_index3[3]~3_combout\ & \Update_Blocks|block_index3[5]~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	datad => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	datae => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	combout => \Update_Blocks|blocks_t~158_combout\);

-- Location: LABCELL_X13_Y41_N30
\Update_Blocks|blocks_t~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~93_combout\ = ( \Update_Blocks|Mux6~4_combout\ & ( !\Update_Blocks|blocks_buffer\(5) & ( (!\Update_Blocks|blocks_t~159_combout\ & (!\Update_Blocks|Decoder0~23_combout\ & ((!\Update_Blocks|blocks_t~158_combout\) # 
-- (\Update_Blocks|Equal2~0_combout\)))) ) ) ) # ( !\Update_Blocks|Mux6~4_combout\ & ( !\Update_Blocks|blocks_buffer\(5) & ( (!\Update_Blocks|blocks_t~159_combout\ & !\Update_Blocks|Decoder0~23_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000100010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_t~159_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_t~158_combout\,
	datac => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~23_combout\,
	datae => \Update_Blocks|ALT_INV_Mux6~4_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(5),
	combout => \Update_Blocks|blocks_t~93_combout\);

-- Location: LABCELL_X10_Y38_N9
\Update_Blocks|Decoder3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~5_combout\ = ( !\Update_Blocks|LessThan26~0_combout\ & ( \Update_Blocks|block_index4[1]~2_combout\ & ( (\Update_Blocks|block_index4[5]~5_combout\ & (\Update_Blocks|block_index4[4]~4_combout\ & 
-- (\Update_Blocks|block_index4[3]~3_combout\ & !\Update_Blocks|block_index4[0]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datae => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	combout => \Update_Blocks|Decoder3~5_combout\);

-- Location: LABCELL_X13_Y41_N15
\Update_Blocks|blocks_buffer~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~5_combout\ = ( \Update_Blocks|Decoder3~5_combout\ & ( (\rst_blocks~0_combout\ & ((!\Update_Blocks|blocks_t~93_combout\) # ((\Update_Blocks|Mux7~19_combout\ & !\Update_Blocks|Update_Blocks~1_combout\)))) ) ) # ( 
-- !\Update_Blocks|Decoder3~5_combout\ & ( (\rst_blocks~0_combout\ & !\Update_Blocks|blocks_t~93_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000110001001100000011000100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	datab => \ALT_INV_rst_blocks~0_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~93_combout\,
	datad => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder3~5_combout\,
	combout => \Update_Blocks|blocks_buffer~5_combout\);

-- Location: FF_X13_Y41_N17
\Update_Blocks|blocks_buffer[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~5_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(5));

-- Location: LABCELL_X16_Y40_N36
\Update_Blocks|blocks_t~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~33_combout\ = ( \Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Equal1~0_combout\ & ( (!\Update_Blocks|Decoder0~23_combout\ & !\Update_Blocks|blocks_buffer\(5)) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( 
-- \Update_Blocks|Equal1~0_combout\ & ( (!\Update_Blocks|Decoder0~23_combout\ & !\Update_Blocks|blocks_buffer\(5)) ) ) ) # ( \Update_Blocks|Mux5~19_combout\ & ( !\Update_Blocks|Equal1~0_combout\ & ( (!\Update_Blocks|Decoder0~23_combout\ & 
-- (!\Update_Blocks|blocks_buffer\(5) & !\Update_Blocks|Decoder1~5_combout\)) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( !\Update_Blocks|Equal1~0_combout\ & ( (!\Update_Blocks|Decoder0~23_combout\ & !\Update_Blocks|blocks_buffer\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000000000000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder0~23_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(5),
	datad => \Update_Blocks|ALT_INV_Decoder1~5_combout\,
	datae => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	combout => \Update_Blocks|blocks_t~33_combout\);

-- Location: MLABCELL_X15_Y39_N6
\Update_Blocks|Decoder0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~22_combout\ = ( !\Update_Blocks|block_index1[2]~6_combout\ & ( \Update_Blocks|Mux4~19_combout\ & ( (\Update_Blocks|score_accumulator~0_combout\ & (\Update_Blocks|Decoder0~5_combout\ & !\Update_Blocks|block_index1[3]~3_combout\)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder0~5_combout\,
	datad => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	datae => \Update_Blocks|ALT_INV_block_index1[2]~6_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	combout => \Update_Blocks|Decoder0~22_combout\);

-- Location: LABCELL_X13_Y42_N39
\Update_Blocks|Decoder1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~4_combout\ = ( \Update_Blocks|block_index2[0]~2_combout\ & ( \Update_Blocks|block_index2[5]~6_combout\ & ( (!\Update_Blocks|points_per_block~0_combout\ & (\Update_Blocks|block_index2[1]~3_combout\ & 
-- (\Update_Blocks|block_index2[3]~4_combout\ & \Update_Blocks|points_per_block~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datad => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	datae => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	combout => \Update_Blocks|Decoder1~4_combout\);

-- Location: LABCELL_X13_Y40_N39
\Update_Blocks|blocks_t~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~32_combout\ = ( \Update_Blocks|Decoder1~4_combout\ & ( (!\Update_Blocks|blocks_buffer\(4) & (!\Update_Blocks|Decoder0~22_combout\ & ((!\Update_Blocks|Mux5~19_combout\) # (\Update_Blocks|Equal1~0_combout\)))) ) ) # ( 
-- !\Update_Blocks|Decoder1~4_combout\ & ( (!\Update_Blocks|blocks_buffer\(4) & !\Update_Blocks|Decoder0~22_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011010000000000001101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datab => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(4),
	datad => \Update_Blocks|ALT_INV_Decoder0~22_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder1~4_combout\,
	combout => \Update_Blocks|blocks_t~32_combout\);

-- Location: LABCELL_X13_Y40_N12
\Update_Blocks|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux6~1_combout\ = ( \Update_Blocks|blocks_t~33_combout\ & ( \Update_Blocks|blocks_t~32_combout\ & ( ((!\Update_Blocks|block_index3[0]~1_combout\ & ((\Update_Blocks|blocks_t~35_combout\))) # (\Update_Blocks|block_index3[0]~1_combout\ & 
-- (\Update_Blocks|blocks_t~34_combout\))) # (\Update_Blocks|block_index3[1]~2_combout\) ) ) ) # ( !\Update_Blocks|blocks_t~33_combout\ & ( \Update_Blocks|blocks_t~32_combout\ & ( (!\Update_Blocks|block_index3[0]~1_combout\ & 
-- (!\Update_Blocks|block_index3[1]~2_combout\ & ((\Update_Blocks|blocks_t~35_combout\)))) # (\Update_Blocks|block_index3[0]~1_combout\ & (((\Update_Blocks|blocks_t~34_combout\)) # (\Update_Blocks|block_index3[1]~2_combout\))) ) ) ) # ( 
-- \Update_Blocks|blocks_t~33_combout\ & ( !\Update_Blocks|blocks_t~32_combout\ & ( (!\Update_Blocks|block_index3[0]~1_combout\ & (((\Update_Blocks|blocks_t~35_combout\)) # (\Update_Blocks|block_index3[1]~2_combout\))) # 
-- (\Update_Blocks|block_index3[0]~1_combout\ & (!\Update_Blocks|block_index3[1]~2_combout\ & (\Update_Blocks|blocks_t~34_combout\))) ) ) ) # ( !\Update_Blocks|blocks_t~33_combout\ & ( !\Update_Blocks|blocks_t~32_combout\ & ( 
-- (!\Update_Blocks|block_index3[1]~2_combout\ & ((!\Update_Blocks|block_index3[0]~1_combout\ & ((\Update_Blocks|blocks_t~35_combout\))) # (\Update_Blocks|block_index3[0]~1_combout\ & (\Update_Blocks|blocks_t~34_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~34_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~35_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~33_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~32_combout\,
	combout => \Update_Blocks|Mux6~1_combout\);

-- Location: LABCELL_X13_Y40_N18
\Update_Blocks|Mux6~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux6~4_combout\ = ( \Update_Blocks|Mux6~0_combout\ & ( \Update_Blocks|Mux6~1_combout\ & ( ((!\Update_Blocks|LessThan22~0_combout\ & (\Update_Blocks|Mux6~3_combout\)) # (\Update_Blocks|LessThan22~0_combout\ & 
-- ((\Update_Blocks|Mux6~2_combout\)))) # (\Update_Blocks|block_index3[3]~3_combout\) ) ) ) # ( !\Update_Blocks|Mux6~0_combout\ & ( \Update_Blocks|Mux6~1_combout\ & ( (!\Update_Blocks|LessThan22~0_combout\ & (((\Update_Blocks|Mux6~3_combout\)) # 
-- (\Update_Blocks|block_index3[3]~3_combout\))) # (\Update_Blocks|LessThan22~0_combout\ & (!\Update_Blocks|block_index3[3]~3_combout\ & ((\Update_Blocks|Mux6~2_combout\)))) ) ) ) # ( \Update_Blocks|Mux6~0_combout\ & ( !\Update_Blocks|Mux6~1_combout\ & ( 
-- (!\Update_Blocks|LessThan22~0_combout\ & (!\Update_Blocks|block_index3[3]~3_combout\ & (\Update_Blocks|Mux6~3_combout\))) # (\Update_Blocks|LessThan22~0_combout\ & (((\Update_Blocks|Mux6~2_combout\)) # (\Update_Blocks|block_index3[3]~3_combout\))) ) ) ) # 
-- ( !\Update_Blocks|Mux6~0_combout\ & ( !\Update_Blocks|Mux6~1_combout\ & ( (!\Update_Blocks|block_index3[3]~3_combout\ & ((!\Update_Blocks|LessThan22~0_combout\ & (\Update_Blocks|Mux6~3_combout\)) # (\Update_Blocks|LessThan22~0_combout\ & 
-- ((\Update_Blocks|Mux6~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_Mux6~3_combout\,
	datad => \Update_Blocks|ALT_INV_Mux6~2_combout\,
	datae => \Update_Blocks|ALT_INV_Mux6~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux6~1_combout\,
	combout => \Update_Blocks|Mux6~4_combout\);

-- Location: LABCELL_X13_Y41_N0
\Update_Blocks|blocks_t~160\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~160_combout\ = ( \Update_Blocks|Decoder1~6_combout\ & ( \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(6) & (\Update_Blocks|Equal1~0_combout\ & ((!\Update_Blocks|Decoder0~7_combout\) # 
-- (!\Update_Blocks|Decoder0~24_combout\)))) ) ) ) # ( !\Update_Blocks|Decoder1~6_combout\ & ( \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(6) & ((!\Update_Blocks|Decoder0~7_combout\) # (!\Update_Blocks|Decoder0~24_combout\))) ) ) ) # 
-- ( \Update_Blocks|Decoder1~6_combout\ & ( !\Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(6) & ((!\Update_Blocks|Decoder0~7_combout\) # (!\Update_Blocks|Decoder0~24_combout\))) ) ) ) # ( !\Update_Blocks|Decoder1~6_combout\ & ( 
-- !\Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(6) & ((!\Update_Blocks|Decoder0~7_combout\) # (!\Update_Blocks|Decoder0~24_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110010001000110011001000100011001100100010000000110000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder0~7_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(6),
	datac => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~24_combout\,
	datae => \Update_Blocks|ALT_INV_Decoder1~6_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	combout => \Update_Blocks|blocks_t~160_combout\);

-- Location: LABCELL_X13_Y41_N48
\Update_Blocks|blocks_t~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~94_combout\ = ( \Update_Blocks|blocks_t~160_combout\ & ( \Update_Blocks|blocks_t~161_combout\ & ( ((!\Update_Blocks|block_index3[4]~4_combout\) # ((!\Update_Blocks|Mux6~4_combout\) # (!\Update_Blocks|block_index3[5]~5_combout\))) # 
-- (\Update_Blocks|Equal2~0_combout\) ) ) ) # ( \Update_Blocks|blocks_t~160_combout\ & ( !\Update_Blocks|blocks_t~161_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datac => \Update_Blocks|ALT_INV_Mux6~4_combout\,
	datad => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~160_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~161_combout\,
	combout => \Update_Blocks|blocks_t~94_combout\);

-- Location: LABCELL_X13_Y41_N57
\Update_Blocks|blocks_buffer~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~6_combout\ = ( \Update_Blocks|blocks_t~94_combout\ & ( (\Update_Blocks|Mux7~19_combout\ & (\rst_blocks~0_combout\ & (!\Update_Blocks|Update_Blocks~1_combout\ & \Update_Blocks|Decoder3~6_combout\))) ) ) # ( 
-- !\Update_Blocks|blocks_t~94_combout\ & ( \rst_blocks~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	datab => \ALT_INV_rst_blocks~0_combout\,
	datac => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder3~6_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~94_combout\,
	combout => \Update_Blocks|blocks_buffer~6_combout\);

-- Location: FF_X13_Y41_N59
\Update_Blocks|blocks_buffer[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~6_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(6));

-- Location: LABCELL_X22_Y39_N24
\Update_Blocks|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux4~1_combout\ = ( \Update_Blocks|blocks_buffer\(5) & ( \Update_Blocks|block_index1[0]~4_combout\ & ( (!\Update_Blocks|block_index1[1]~5_combout\ & ((!\Update_Blocks|blocks_buffer\(6)))) # (\Update_Blocks|block_index1[1]~5_combout\ & 
-- (!\Update_Blocks|blocks_buffer\(4))) ) ) ) # ( !\Update_Blocks|blocks_buffer\(5) & ( \Update_Blocks|block_index1[0]~4_combout\ & ( (!\Update_Blocks|block_index1[1]~5_combout\ & ((!\Update_Blocks|blocks_buffer\(6)))) # 
-- (\Update_Blocks|block_index1[1]~5_combout\ & (!\Update_Blocks|blocks_buffer\(4))) ) ) ) # ( \Update_Blocks|blocks_buffer\(5) & ( !\Update_Blocks|block_index1[0]~4_combout\ & ( (!\Update_Blocks|block_index1[1]~5_combout\ & 
-- !\Update_Blocks|blocks_buffer\(7)) ) ) ) # ( !\Update_Blocks|blocks_buffer\(5) & ( !\Update_Blocks|block_index1[0]~4_combout\ & ( (!\Update_Blocks|blocks_buffer\(7)) # (\Update_Blocks|block_index1[1]~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111100000000000011001010110010101100101011001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(4),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(6),
	datac => \Update_Blocks|ALT_INV_block_index1[1]~5_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(7),
	datae => \Update_Blocks|ALT_INV_blocks_buffer\(5),
	dataf => \Update_Blocks|ALT_INV_block_index1[0]~4_combout\,
	combout => \Update_Blocks|Mux4~1_combout\);

-- Location: LABCELL_X22_Y39_N12
\Update_Blocks|Mux4~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux4~3_combout\ = ( \Update_Blocks|block_index1[0]~4_combout\ & ( \Update_Blocks|block_index1[1]~5_combout\ & ( !\Update_Blocks|blocks_buffer\(12) ) ) ) # ( !\Update_Blocks|block_index1[0]~4_combout\ & ( 
-- \Update_Blocks|block_index1[1]~5_combout\ & ( !\Update_Blocks|blocks_buffer\(13) ) ) ) # ( \Update_Blocks|block_index1[0]~4_combout\ & ( !\Update_Blocks|block_index1[1]~5_combout\ & ( !\Update_Blocks|blocks_buffer\(14) ) ) ) # ( 
-- !\Update_Blocks|block_index1[0]~4_combout\ & ( !\Update_Blocks|block_index1[1]~5_combout\ & ( !\Update_Blocks|blocks_buffer\(15) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000101010101010101011111111000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(14),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(12),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(15),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(13),
	datae => \Update_Blocks|ALT_INV_block_index1[0]~4_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index1[1]~5_combout\,
	combout => \Update_Blocks|Mux4~3_combout\);

-- Location: LABCELL_X22_Y39_N54
\Update_Blocks|Mux4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux4~2_combout\ = ( \Update_Blocks|blocks_buffer\(11) & ( \Update_Blocks|block_index1[1]~5_combout\ & ( (!\Update_Blocks|block_index1[0]~4_combout\ & (!\Update_Blocks|blocks_buffer\(9))) # (\Update_Blocks|block_index1[0]~4_combout\ & 
-- ((!\Update_Blocks|blocks_buffer\(8)))) ) ) ) # ( !\Update_Blocks|blocks_buffer\(11) & ( \Update_Blocks|block_index1[1]~5_combout\ & ( (!\Update_Blocks|block_index1[0]~4_combout\ & (!\Update_Blocks|blocks_buffer\(9))) # 
-- (\Update_Blocks|block_index1[0]~4_combout\ & ((!\Update_Blocks|blocks_buffer\(8)))) ) ) ) # ( \Update_Blocks|blocks_buffer\(11) & ( !\Update_Blocks|block_index1[1]~5_combout\ & ( (!\Update_Blocks|blocks_buffer\(10) & 
-- \Update_Blocks|block_index1[0]~4_combout\) ) ) ) # ( !\Update_Blocks|blocks_buffer\(11) & ( !\Update_Blocks|block_index1[1]~5_combout\ & ( (!\Update_Blocks|blocks_buffer\(10)) # (!\Update_Blocks|block_index1[0]~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101010000000001010101011001100111100001100110011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(10),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(9),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(8),
	datad => \Update_Blocks|ALT_INV_block_index1[0]~4_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_buffer\(11),
	dataf => \Update_Blocks|ALT_INV_block_index1[1]~5_combout\,
	combout => \Update_Blocks|Mux4~2_combout\);

-- Location: MLABCELL_X21_Y38_N24
\Update_Blocks|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux4~0_combout\ = ( \Update_Blocks|block_index1[1]~5_combout\ & ( \Update_Blocks|block_index1[0]~4_combout\ & ( !\Update_Blocks|blocks_buffer\(0) ) ) ) # ( !\Update_Blocks|block_index1[1]~5_combout\ & ( 
-- \Update_Blocks|block_index1[0]~4_combout\ & ( !\Update_Blocks|blocks_buffer\(2) ) ) ) # ( \Update_Blocks|block_index1[1]~5_combout\ & ( !\Update_Blocks|block_index1[0]~4_combout\ & ( !\Update_Blocks|blocks_buffer\(1) ) ) ) # ( 
-- !\Update_Blocks|block_index1[1]~5_combout\ & ( !\Update_Blocks|block_index1[0]~4_combout\ & ( !\Update_Blocks|blocks_buffer\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000101010101010101011001100110011001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(1),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(2),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(3),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(0),
	datae => \Update_Blocks|ALT_INV_block_index1[1]~5_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index1[0]~4_combout\,
	combout => \Update_Blocks|Mux4~0_combout\);

-- Location: LABCELL_X22_Y39_N18
\Update_Blocks|Mux4~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux4~4_combout\ = ( \Update_Blocks|Mux4~2_combout\ & ( \Update_Blocks|Mux4~0_combout\ & ( ((!\Update_Blocks|block_index1[3]~3_combout\ & (\Update_Blocks|Mux4~1_combout\)) # (\Update_Blocks|block_index1[3]~3_combout\ & 
-- ((\Update_Blocks|Mux4~3_combout\)))) # (\Update_Blocks|block_index1[2]~6_combout\) ) ) ) # ( !\Update_Blocks|Mux4~2_combout\ & ( \Update_Blocks|Mux4~0_combout\ & ( (!\Update_Blocks|block_index1[2]~6_combout\ & ((!\Update_Blocks|block_index1[3]~3_combout\ 
-- & (\Update_Blocks|Mux4~1_combout\)) # (\Update_Blocks|block_index1[3]~3_combout\ & ((\Update_Blocks|Mux4~3_combout\))))) # (\Update_Blocks|block_index1[2]~6_combout\ & (((!\Update_Blocks|block_index1[3]~3_combout\)))) ) ) ) # ( 
-- \Update_Blocks|Mux4~2_combout\ & ( !\Update_Blocks|Mux4~0_combout\ & ( (!\Update_Blocks|block_index1[2]~6_combout\ & ((!\Update_Blocks|block_index1[3]~3_combout\ & (\Update_Blocks|Mux4~1_combout\)) # (\Update_Blocks|block_index1[3]~3_combout\ & 
-- ((\Update_Blocks|Mux4~3_combout\))))) # (\Update_Blocks|block_index1[2]~6_combout\ & (((\Update_Blocks|block_index1[3]~3_combout\)))) ) ) ) # ( !\Update_Blocks|Mux4~2_combout\ & ( !\Update_Blocks|Mux4~0_combout\ & ( 
-- (!\Update_Blocks|block_index1[2]~6_combout\ & ((!\Update_Blocks|block_index1[3]~3_combout\ & (\Update_Blocks|Mux4~1_combout\)) # (\Update_Blocks|block_index1[3]~3_combout\ & ((\Update_Blocks|Mux4~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux4~1_combout\,
	datab => \Update_Blocks|ALT_INV_block_index1[2]~6_combout\,
	datac => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	datad => \Update_Blocks|ALT_INV_Mux4~3_combout\,
	datae => \Update_Blocks|ALT_INV_Mux4~2_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux4~0_combout\,
	combout => \Update_Blocks|Mux4~4_combout\);

-- Location: MLABCELL_X21_Y39_N18
\Update_Blocks|Mux4~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux4~19_combout\ = ( \Update_Blocks|Mux4~9_combout\ & ( \Update_Blocks|Mux4~4_combout\ & ( (!\Update_Blocks|block_index1[4]~2_combout\) # ((!\Update_Blocks|score_accumulator~0_combout\ & ((\Update_Blocks|Mux4~18_combout\))) # 
-- (\Update_Blocks|score_accumulator~0_combout\ & (\Update_Blocks|Mux4~14_combout\))) ) ) ) # ( !\Update_Blocks|Mux4~9_combout\ & ( \Update_Blocks|Mux4~4_combout\ & ( (!\Update_Blocks|score_accumulator~0_combout\ & (\Update_Blocks|block_index1[4]~2_combout\ 
-- & ((\Update_Blocks|Mux4~18_combout\)))) # (\Update_Blocks|score_accumulator~0_combout\ & ((!\Update_Blocks|block_index1[4]~2_combout\) # ((\Update_Blocks|Mux4~14_combout\)))) ) ) ) # ( \Update_Blocks|Mux4~9_combout\ & ( !\Update_Blocks|Mux4~4_combout\ & ( 
-- (!\Update_Blocks|score_accumulator~0_combout\ & ((!\Update_Blocks|block_index1[4]~2_combout\) # ((\Update_Blocks|Mux4~18_combout\)))) # (\Update_Blocks|score_accumulator~0_combout\ & (\Update_Blocks|block_index1[4]~2_combout\ & 
-- (\Update_Blocks|Mux4~14_combout\))) ) ) ) # ( !\Update_Blocks|Mux4~9_combout\ & ( !\Update_Blocks|Mux4~4_combout\ & ( (\Update_Blocks|block_index1[4]~2_combout\ & ((!\Update_Blocks|score_accumulator~0_combout\ & ((\Update_Blocks|Mux4~18_combout\))) # 
-- (\Update_Blocks|score_accumulator~0_combout\ & (\Update_Blocks|Mux4~14_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	datac => \Update_Blocks|ALT_INV_Mux4~14_combout\,
	datad => \Update_Blocks|ALT_INV_Mux4~18_combout\,
	datae => \Update_Blocks|ALT_INV_Mux4~9_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux4~4_combout\,
	combout => \Update_Blocks|Mux4~19_combout\);

-- Location: LABCELL_X18_Y41_N51
\Update_Blocks|Decoder0~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~24_combout\ = ( \Update_Blocks|score_accumulator~0_combout\ & ( (!\Update_Blocks|block_index1[2]~6_combout\ & (\Update_Blocks|Mux4~19_combout\ & !\Update_Blocks|block_index1[3]~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index1[2]~6_combout\,
	datab => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	datac => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	dataf => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	combout => \Update_Blocks|Decoder0~24_combout\);

-- Location: LABCELL_X18_Y41_N24
\Update_Blocks|Decoder1~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~22_combout\ = ( !\Update_Blocks|points_per_block~1_combout\ & ( \Update_Blocks|block_index2[0]~2_combout\ & ( (\Update_Blocks|block_index2[3]~4_combout\ & (!\Update_Blocks|points_per_block~0_combout\ & 
-- (!\Update_Blocks|block_index2[1]~3_combout\ & \Update_Blocks|block_index2[5]~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datab => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datad => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	datae => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	combout => \Update_Blocks|Decoder1~22_combout\);

-- Location: LABCELL_X18_Y41_N54
\Update_Blocks|blocks_t~192\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~192_combout\ = ( \Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Equal1~0_combout\ & ( (!\Update_Blocks|blocks_buffer\(22) & ((!\Update_Blocks|Decoder0~24_combout\) # (!\Update_Blocks|Decoder0~14_combout\))) ) ) ) # ( 
-- !\Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Equal1~0_combout\ & ( (!\Update_Blocks|blocks_buffer\(22) & ((!\Update_Blocks|Decoder0~24_combout\) # (!\Update_Blocks|Decoder0~14_combout\))) ) ) ) # ( \Update_Blocks|Mux5~19_combout\ & ( 
-- !\Update_Blocks|Equal1~0_combout\ & ( (!\Update_Blocks|Decoder1~22_combout\ & (!\Update_Blocks|blocks_buffer\(22) & ((!\Update_Blocks|Decoder0~24_combout\) # (!\Update_Blocks|Decoder0~14_combout\)))) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( 
-- !\Update_Blocks|Equal1~0_combout\ & ( (!\Update_Blocks|blocks_buffer\(22) & ((!\Update_Blocks|Decoder0~24_combout\) # (!\Update_Blocks|Decoder0~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111000000000111000000000000011101110000000001110111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder0~24_combout\,
	datab => \Update_Blocks|ALT_INV_Decoder0~14_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder1~22_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(22),
	datae => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	combout => \Update_Blocks|blocks_t~192_combout\);

-- Location: LABCELL_X12_Y40_N42
\Update_Blocks|blocks_t~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~110_combout\ = ( \Update_Blocks|Equal2~0_combout\ & ( \Update_Blocks|Mux6~9_combout\ & ( \Update_Blocks|blocks_t~192_combout\ ) ) ) # ( !\Update_Blocks|Equal2~0_combout\ & ( \Update_Blocks|Mux6~9_combout\ & ( 
-- (\Update_Blocks|blocks_t~192_combout\ & ((!\Update_Blocks|block_index3[5]~5_combout\) # ((!\Update_Blocks|blocks_t~161_combout\) # (\Update_Blocks|block_index3[4]~4_combout\)))) ) ) ) # ( \Update_Blocks|Equal2~0_combout\ & ( 
-- !\Update_Blocks|Mux6~9_combout\ & ( \Update_Blocks|blocks_t~192_combout\ ) ) ) # ( !\Update_Blocks|Equal2~0_combout\ & ( !\Update_Blocks|Mux6~9_combout\ & ( \Update_Blocks|blocks_t~192_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111110110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~161_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~192_combout\,
	datae => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux6~9_combout\,
	combout => \Update_Blocks|blocks_t~110_combout\);

-- Location: LABCELL_X12_Y39_N12
\Update_Blocks|blocks_buffer~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~22_combout\ = ( \Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & ((!\Update_Blocks|blocks_t~110_combout\) # ((\Update_Blocks|Decoder3~22_combout\ & !\Update_Blocks|Update_Blocks~1_combout\)))) ) ) # ( 
-- !\Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & !\Update_Blocks|blocks_t~110_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000001000000111100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder3~22_combout\,
	datab => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datac => \ALT_INV_rst_blocks~0_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~110_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	combout => \Update_Blocks|blocks_buffer~22_combout\);

-- Location: FF_X12_Y39_N14
\Update_Blocks|blocks_buffer[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~22_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(22));

-- Location: LABCELL_X23_Y39_N36
\rtl~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~35_combout\ = ( \Update_Blocks|Add7~2_combout\ & ( \Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(20) ) ) ) # ( !\Update_Blocks|Add7~2_combout\ & ( \Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(22) ) ) ) # ( 
-- \Update_Blocks|Add7~2_combout\ & ( !\Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(21) ) ) ) # ( !\Update_Blocks|Add7~2_combout\ & ( !\Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(23) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111111110000000010101010101010101111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(22),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(23),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(20),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(21),
	datae => \Update_Blocks|ALT_INV_Add7~2_combout\,
	dataf => \Update_Blocks|ALT_INV_Add7~3_combout\,
	combout => \rtl~35_combout\);

-- Location: LABCELL_X23_Y39_N42
\rtl~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~33_combout\ = ( \Update_Blocks|Add7~2_combout\ & ( \Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(16) ) ) ) # ( !\Update_Blocks|Add7~2_combout\ & ( \Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(18) ) ) ) # ( 
-- \Update_Blocks|Add7~2_combout\ & ( !\Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(17) ) ) ) # ( !\Update_Blocks|Add7~2_combout\ & ( !\Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(19) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010111111110000000011001100110011001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(19),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(18),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(16),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(17),
	datae => \Update_Blocks|ALT_INV_Add7~2_combout\,
	dataf => \Update_Blocks|ALT_INV_Add7~3_combout\,
	combout => \rtl~33_combout\);

-- Location: LABCELL_X23_Y39_N24
\rtl~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~32_combout\ = ( \Update_Blocks|Add7~2_combout\ & ( \Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(0) ) ) ) # ( !\Update_Blocks|Add7~2_combout\ & ( \Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(2) ) ) ) # ( 
-- \Update_Blocks|Add7~2_combout\ & ( !\Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(1) ) ) ) # ( !\Update_Blocks|Add7~2_combout\ & ( !\Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100101010101010101011110000111100001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(1),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(3),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(2),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(0),
	datae => \Update_Blocks|ALT_INV_Add7~2_combout\,
	dataf => \Update_Blocks|ALT_INV_Add7~3_combout\,
	combout => \rtl~32_combout\);

-- Location: LABCELL_X23_Y39_N18
\Update_Blocks|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux0~2_combout\ = ( \Update_Blocks|Add9~1_combout\ & ( \rtl~34_combout\ & ( (\Update_Blocks|Add9~2_combout\) # (\rtl~32_combout\) ) ) ) # ( !\Update_Blocks|Add9~1_combout\ & ( \rtl~34_combout\ & ( (!\Update_Blocks|Add9~2_combout\ & 
-- ((\rtl~33_combout\))) # (\Update_Blocks|Add9~2_combout\ & (\rtl~35_combout\)) ) ) ) # ( \Update_Blocks|Add9~1_combout\ & ( !\rtl~34_combout\ & ( (\rtl~32_combout\ & !\Update_Blocks|Add9~2_combout\) ) ) ) # ( !\Update_Blocks|Add9~1_combout\ & ( 
-- !\rtl~34_combout\ & ( (!\Update_Blocks|Add9~2_combout\ & ((\rtl~33_combout\))) # (\Update_Blocks|Add9~2_combout\ & (\rtl~35_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101000011110000000000110011010101010000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~35_combout\,
	datab => \ALT_INV_rtl~33_combout\,
	datac => \ALT_INV_rtl~32_combout\,
	datad => \Update_Blocks|ALT_INV_Add9~2_combout\,
	datae => \Update_Blocks|ALT_INV_Add9~1_combout\,
	dataf => \ALT_INV_rtl~34_combout\,
	combout => \Update_Blocks|Mux0~2_combout\);

-- Location: LABCELL_X23_Y39_N48
\rtl~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~39_combout\ = ( \Update_Blocks|Add7~2_combout\ & ( \Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(52) ) ) ) # ( !\Update_Blocks|Add7~2_combout\ & ( \Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(54) ) ) ) # ( 
-- \Update_Blocks|Add7~2_combout\ & ( !\Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(53) ) ) ) # ( !\Update_Blocks|Add7~2_combout\ & ( !\Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(55) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010110011001100110011110000111100001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(55),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(53),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(54),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(52),
	datae => \Update_Blocks|ALT_INV_Add7~2_combout\,
	dataf => \Update_Blocks|ALT_INV_Add7~3_combout\,
	combout => \rtl~39_combout\);

-- Location: LABCELL_X23_Y39_N6
\rtl~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~38_combout\ = ( \Update_Blocks|Add7~2_combout\ & ( \Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(36) ) ) ) # ( !\Update_Blocks|Add7~2_combout\ & ( \Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(38) ) ) ) # ( 
-- \Update_Blocks|Add7~2_combout\ & ( !\Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(37) ) ) ) # ( !\Update_Blocks|Add7~2_combout\ & ( !\Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(39) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010110011001100110011110000111100001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(39),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(37),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(38),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(36),
	datae => \Update_Blocks|ALT_INV_Add7~2_combout\,
	dataf => \Update_Blocks|ALT_INV_Add7~3_combout\,
	combout => \rtl~38_combout\);

-- Location: LABCELL_X23_Y39_N0
\rtl~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~37_combout\ = ( \Update_Blocks|Add7~2_combout\ & ( \Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(48) ) ) ) # ( !\Update_Blocks|Add7~2_combout\ & ( \Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(50) ) ) ) # ( 
-- \Update_Blocks|Add7~2_combout\ & ( !\Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(49) ) ) ) # ( !\Update_Blocks|Add7~2_combout\ & ( !\Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(51) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100101010101010101011111111000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(49),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(51),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(48),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(50),
	datae => \Update_Blocks|ALT_INV_Add7~2_combout\,
	dataf => \Update_Blocks|ALT_INV_Add7~3_combout\,
	combout => \rtl~37_combout\);

-- Location: LABCELL_X23_Y40_N0
\rtl~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~36_combout\ = ( \Update_Blocks|Add7~3_combout\ & ( \Update_Blocks|Add7~2_combout\ & ( !\Update_Blocks|blocks_buffer\(32) ) ) ) # ( !\Update_Blocks|Add7~3_combout\ & ( \Update_Blocks|Add7~2_combout\ & ( !\Update_Blocks|blocks_buffer\(33) ) ) ) # ( 
-- \Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|Add7~2_combout\ & ( !\Update_Blocks|blocks_buffer\(34) ) ) ) # ( !\Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|Add7~2_combout\ & ( !\Update_Blocks|blocks_buffer\(35) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100101010101010101011110000111100001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(34),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(35),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(33),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(32),
	datae => \Update_Blocks|ALT_INV_Add7~3_combout\,
	dataf => \Update_Blocks|ALT_INV_Add7~2_combout\,
	combout => \rtl~36_combout\);

-- Location: LABCELL_X23_Y39_N54
\Update_Blocks|Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux0~3_combout\ = ( \Update_Blocks|Add9~1_combout\ & ( \rtl~36_combout\ & ( (!\Update_Blocks|Add9~2_combout\) # (\rtl~38_combout\) ) ) ) # ( !\Update_Blocks|Add9~1_combout\ & ( \rtl~36_combout\ & ( (!\Update_Blocks|Add9~2_combout\ & 
-- ((\rtl~37_combout\))) # (\Update_Blocks|Add9~2_combout\ & (\rtl~39_combout\)) ) ) ) # ( \Update_Blocks|Add9~1_combout\ & ( !\rtl~36_combout\ & ( (\rtl~38_combout\ & \Update_Blocks|Add9~2_combout\) ) ) ) # ( !\Update_Blocks|Add9~1_combout\ & ( 
-- !\rtl~36_combout\ & ( (!\Update_Blocks|Add9~2_combout\ & ((\rtl~37_combout\))) # (\Update_Blocks|Add9~2_combout\ & (\rtl~39_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100001111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~39_combout\,
	datab => \ALT_INV_rtl~38_combout\,
	datac => \ALT_INV_rtl~37_combout\,
	datad => \Update_Blocks|ALT_INV_Add9~2_combout\,
	datae => \Update_Blocks|ALT_INV_Add9~1_combout\,
	dataf => \ALT_INV_rtl~36_combout\,
	combout => \Update_Blocks|Mux0~3_combout\);

-- Location: LABCELL_X24_Y39_N0
\rtl~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~27_combout\ = ( \Update_Blocks|Add7~2_combout\ & ( \Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(12) ) ) ) # ( !\Update_Blocks|Add7~2_combout\ & ( \Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(14) ) ) ) # ( 
-- \Update_Blocks|Add7~2_combout\ & ( !\Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(13) ) ) ) # ( !\Update_Blocks|Add7~2_combout\ & ( !\Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(15) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000110011001100110011110000111100001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(12),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(13),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(14),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(15),
	datae => \Update_Blocks|ALT_INV_Add7~2_combout\,
	dataf => \Update_Blocks|ALT_INV_Add7~3_combout\,
	combout => \rtl~27_combout\);

-- Location: LABCELL_X24_Y39_N30
\rtl~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~26_combout\ = ( \Update_Blocks|Add7~2_combout\ & ( \Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(24) ) ) ) # ( !\Update_Blocks|Add7~2_combout\ & ( \Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(26) ) ) ) # ( 
-- \Update_Blocks|Add7~2_combout\ & ( !\Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(25) ) ) ) # ( !\Update_Blocks|Add7~2_combout\ & ( !\Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(27) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111100001111000010101010101010101111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(26),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(27),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(25),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(24),
	datae => \Update_Blocks|ALT_INV_Add7~2_combout\,
	dataf => \Update_Blocks|ALT_INV_Add7~3_combout\,
	combout => \rtl~26_combout\);

-- Location: LABCELL_X24_Y39_N36
\rtl~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~25_combout\ = ( \Update_Blocks|Add7~2_combout\ & ( \Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(8) ) ) ) # ( !\Update_Blocks|Add7~2_combout\ & ( \Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(10) ) ) ) # ( 
-- \Update_Blocks|Add7~2_combout\ & ( !\Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(9) ) ) ) # ( !\Update_Blocks|Add7~2_combout\ & ( !\Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(11) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010111100001111000011001100110011001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(11),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(10),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(9),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(8),
	datae => \Update_Blocks|ALT_INV_Add7~2_combout\,
	dataf => \Update_Blocks|ALT_INV_Add7~3_combout\,
	combout => \rtl~25_combout\);

-- Location: LABCELL_X24_Y39_N42
\rtl~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~28_combout\ = ( \Update_Blocks|Add7~2_combout\ & ( \Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(28) ) ) ) # ( !\Update_Blocks|Add7~2_combout\ & ( \Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(30) ) ) ) # ( 
-- \Update_Blocks|Add7~2_combout\ & ( !\Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(29) ) ) ) # ( !\Update_Blocks|Add7~2_combout\ & ( !\Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111111110000000011110000111100001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(28),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(31),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(30),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(29),
	datae => \Update_Blocks|ALT_INV_Add7~2_combout\,
	dataf => \Update_Blocks|ALT_INV_Add7~3_combout\,
	combout => \rtl~28_combout\);

-- Location: LABCELL_X24_Y39_N48
\Update_Blocks|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux0~0_combout\ = ( \rtl~25_combout\ & ( \rtl~28_combout\ & ( (!\Update_Blocks|Add9~1_combout\ & (((\rtl~26_combout\)) # (\Update_Blocks|Add9~2_combout\))) # (\Update_Blocks|Add9~1_combout\ & ((!\Update_Blocks|Add9~2_combout\) # 
-- ((\rtl~27_combout\)))) ) ) ) # ( !\rtl~25_combout\ & ( \rtl~28_combout\ & ( (!\Update_Blocks|Add9~1_combout\ & (((\rtl~26_combout\)) # (\Update_Blocks|Add9~2_combout\))) # (\Update_Blocks|Add9~1_combout\ & (\Update_Blocks|Add9~2_combout\ & 
-- (\rtl~27_combout\))) ) ) ) # ( \rtl~25_combout\ & ( !\rtl~28_combout\ & ( (!\Update_Blocks|Add9~1_combout\ & (!\Update_Blocks|Add9~2_combout\ & ((\rtl~26_combout\)))) # (\Update_Blocks|Add9~1_combout\ & ((!\Update_Blocks|Add9~2_combout\) # 
-- ((\rtl~27_combout\)))) ) ) ) # ( !\rtl~25_combout\ & ( !\rtl~28_combout\ & ( (!\Update_Blocks|Add9~1_combout\ & (!\Update_Blocks|Add9~2_combout\ & ((\rtl~26_combout\)))) # (\Update_Blocks|Add9~1_combout\ & (\Update_Blocks|Add9~2_combout\ & 
-- (\rtl~27_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add9~1_combout\,
	datab => \Update_Blocks|ALT_INV_Add9~2_combout\,
	datac => \ALT_INV_rtl~27_combout\,
	datad => \ALT_INV_rtl~26_combout\,
	datae => \ALT_INV_rtl~25_combout\,
	dataf => \ALT_INV_rtl~28_combout\,
	combout => \Update_Blocks|Mux0~0_combout\);

-- Location: LABCELL_X24_Y39_N24
\rtl~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~31_combout\ = ( \Update_Blocks|Add7~2_combout\ & ( \Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(44) ) ) ) # ( !\Update_Blocks|Add7~2_combout\ & ( \Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(46) ) ) ) # ( 
-- \Update_Blocks|Add7~2_combout\ & ( !\Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(45) ) ) ) # ( !\Update_Blocks|Add7~2_combout\ & ( !\Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(47) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010111111110000000011110000111100001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(47),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(44),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(46),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(45),
	datae => \Update_Blocks|ALT_INV_Add7~2_combout\,
	dataf => \Update_Blocks|ALT_INV_Add7~3_combout\,
	combout => \rtl~31_combout\);

-- Location: LABCELL_X24_Y39_N54
\rtl~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~29_combout\ = ( \Update_Blocks|Add7~2_combout\ & ( \Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(40) ) ) ) # ( !\Update_Blocks|Add7~2_combout\ & ( \Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(42) ) ) ) # ( 
-- \Update_Blocks|Add7~2_combout\ & ( !\Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(41) ) ) ) # ( !\Update_Blocks|Add7~2_combout\ & ( !\Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(43) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111100001111000011111111000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(40),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(43),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(41),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(42),
	datae => \Update_Blocks|ALT_INV_Add7~2_combout\,
	dataf => \Update_Blocks|ALT_INV_Add7~3_combout\,
	combout => \rtl~29_combout\);

-- Location: LABCELL_X24_Y39_N18
\rtl~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~30_combout\ = ( \Update_Blocks|Add7~2_combout\ & ( \Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(56) ) ) ) # ( !\Update_Blocks|Add7~2_combout\ & ( \Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(58) ) ) ) # ( 
-- \Update_Blocks|Add7~2_combout\ & ( !\Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(57) ) ) ) # ( !\Update_Blocks|Add7~2_combout\ & ( !\Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(59) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010111111110000000011001100110011001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(59),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(58),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(56),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(57),
	datae => \Update_Blocks|ALT_INV_Add7~2_combout\,
	dataf => \Update_Blocks|ALT_INV_Add7~3_combout\,
	combout => \rtl~30_combout\);

-- Location: LABCELL_X24_Y39_N12
\Update_Blocks|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux0~1_combout\ = ( \rtl~30_combout\ & ( (!\Update_Blocks|Add9~1_combout\ & (!\Update_Blocks|Add9~2_combout\)) # (\Update_Blocks|Add9~1_combout\ & ((!\Update_Blocks|Add9~2_combout\ & ((\rtl~29_combout\))) # (\Update_Blocks|Add9~2_combout\ & 
-- (\rtl~31_combout\)))) ) ) # ( !\rtl~30_combout\ & ( (\Update_Blocks|Add9~1_combout\ & ((!\Update_Blocks|Add9~2_combout\ & ((\rtl~29_combout\))) # (\Update_Blocks|Add9~2_combout\ & (\rtl~31_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010110001001110011011000100111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add9~1_combout\,
	datab => \Update_Blocks|ALT_INV_Add9~2_combout\,
	datac => \ALT_INV_rtl~31_combout\,
	datad => \ALT_INV_rtl~29_combout\,
	dataf => \ALT_INV_rtl~30_combout\,
	combout => \Update_Blocks|Mux0~1_combout\);

-- Location: LABCELL_X23_Y39_N12
\Update_Blocks|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux0~4_combout\ = ( \Update_Blocks|Mux0~0_combout\ & ( \Update_Blocks|Mux0~1_combout\ & ( ((!\Update_Blocks|Add9~0_combout\ & (\Update_Blocks|Mux0~2_combout\)) # (\Update_Blocks|Add9~0_combout\ & ((\Update_Blocks|Mux0~3_combout\)))) # 
-- (\Update_Blocks|Add9~3_combout\) ) ) ) # ( !\Update_Blocks|Mux0~0_combout\ & ( \Update_Blocks|Mux0~1_combout\ & ( (!\Update_Blocks|Add9~3_combout\ & ((!\Update_Blocks|Add9~0_combout\ & (\Update_Blocks|Mux0~2_combout\)) # (\Update_Blocks|Add9~0_combout\ & 
-- ((\Update_Blocks|Mux0~3_combout\))))) # (\Update_Blocks|Add9~3_combout\ & (((\Update_Blocks|Add9~0_combout\)))) ) ) ) # ( \Update_Blocks|Mux0~0_combout\ & ( !\Update_Blocks|Mux0~1_combout\ & ( (!\Update_Blocks|Add9~3_combout\ & 
-- ((!\Update_Blocks|Add9~0_combout\ & (\Update_Blocks|Mux0~2_combout\)) # (\Update_Blocks|Add9~0_combout\ & ((\Update_Blocks|Mux0~3_combout\))))) # (\Update_Blocks|Add9~3_combout\ & (((!\Update_Blocks|Add9~0_combout\)))) ) ) ) # ( 
-- !\Update_Blocks|Mux0~0_combout\ & ( !\Update_Blocks|Mux0~1_combout\ & ( (!\Update_Blocks|Add9~3_combout\ & ((!\Update_Blocks|Add9~0_combout\ & (\Update_Blocks|Mux0~2_combout\)) # (\Update_Blocks|Add9~0_combout\ & ((\Update_Blocks|Mux0~3_combout\))))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100011101110000110001000100001111110111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux0~2_combout\,
	datab => \Update_Blocks|ALT_INV_Add9~3_combout\,
	datac => \Update_Blocks|ALT_INV_Mux0~3_combout\,
	datad => \Update_Blocks|ALT_INV_Add9~0_combout\,
	datae => \Update_Blocks|ALT_INV_Mux0~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux0~1_combout\,
	combout => \Update_Blocks|Mux0~4_combout\);

-- Location: MLABCELL_X21_Y39_N3
\Update_Blocks|score_accumulator~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|score_accumulator~0_combout\ = ( !\Update_Blocks|Add9~0_combout\ & ( (\Update_Blocks|block_index1[5]~1_combout\ & \Update_Blocks|Mux0~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_block_index1[5]~1_combout\,
	datad => \Update_Blocks|ALT_INV_Mux0~4_combout\,
	dataf => \Update_Blocks|ALT_INV_Add9~0_combout\,
	combout => \Update_Blocks|score_accumulator~0_combout\);

-- Location: LABCELL_X11_Y40_N42
\Update_Blocks|Decoder0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~33_combout\ = ( \Update_Blocks|Decoder0~3_combout\ & ( (\Update_Blocks|score_accumulator~0_combout\ & (!\Update_Blocks|block_index1[3]~3_combout\ & (\Update_Blocks|Mux4~19_combout\ & \Update_Blocks|block_index1[4]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	datad => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder0~3_combout\,
	combout => \Update_Blocks|Decoder0~33_combout\);

-- Location: LABCELL_X10_Y41_N39
\Update_Blocks|blocks_t~184\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~184_combout\ = ( \Update_Blocks|block_index3[0]~1_combout\ & ( \Update_Blocks|block_index3[5]~5_combout\ & ( (!\Update_Blocks|block_index3[1]~2_combout\ & (!\Update_Blocks|block_index3[4]~4_combout\ & 
-- (\Update_Blocks|LessThan22~0_combout\ & \Update_Blocks|block_index3[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datac => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	datad => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	datae => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	combout => \Update_Blocks|blocks_t~184_combout\);

-- Location: LABCELL_X11_Y40_N36
\Update_Blocks|blocks_t~185\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~185_combout\ = ( !\Update_Blocks|Equal1~0_combout\ & ( (\Update_Blocks|Decoder1~18_combout\ & \Update_Blocks|Mux5~19_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Decoder1~18_combout\,
	datad => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	combout => \Update_Blocks|blocks_t~185_combout\);

-- Location: LABCELL_X11_Y40_N0
\Update_Blocks|blocks_t~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~106_combout\ = ( \Update_Blocks|Mux6~9_combout\ & ( !\Update_Blocks|blocks_buffer\(18) & ( (!\Update_Blocks|Decoder0~33_combout\ & (!\Update_Blocks|blocks_t~185_combout\ & ((!\Update_Blocks|blocks_t~184_combout\) # 
-- (\Update_Blocks|Equal2~0_combout\)))) ) ) ) # ( !\Update_Blocks|Mux6~9_combout\ & ( !\Update_Blocks|blocks_buffer\(18) & ( (!\Update_Blocks|Decoder0~33_combout\ & !\Update_Blocks|blocks_t~185_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datab => \Update_Blocks|ALT_INV_Decoder0~33_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~184_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~185_combout\,
	datae => \Update_Blocks|ALT_INV_Mux6~9_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(18),
	combout => \Update_Blocks|blocks_t~106_combout\);

-- Location: LABCELL_X11_Y40_N39
\Update_Blocks|blocks_buffer~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~18_combout\ = ( \Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & ((!\Update_Blocks|blocks_t~106_combout\) # ((!\Update_Blocks|Update_Blocks~1_combout\ & \Update_Blocks|Decoder3~18_combout\)))) ) ) # ( 
-- !\Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & !\Update_Blocks|blocks_t~106_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011000000100011001100000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datab => \ALT_INV_rst_blocks~0_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder3~18_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~106_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	combout => \Update_Blocks|blocks_buffer~18_combout\);

-- Location: FF_X11_Y40_N41
\Update_Blocks|blocks_buffer[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~18_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(18));

-- Location: LABCELL_X11_Y40_N54
\Update_Blocks|blocks_t~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~46_combout\ = ( !\Update_Blocks|Decoder0~33_combout\ & ( (!\Update_Blocks|blocks_buffer\(18) & ((!\Update_Blocks|Mux5~19_combout\) # ((!\Update_Blocks|Decoder1~18_combout\) # (\Update_Blocks|Equal1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101100000000111110110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	datab => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder1~18_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(18),
	dataf => \Update_Blocks|ALT_INV_Decoder0~33_combout\,
	combout => \Update_Blocks|blocks_t~46_combout\);

-- Location: LABCELL_X11_Y40_N57
\Update_Blocks|blocks_t~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~47_combout\ = ( \Update_Blocks|Decoder1~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(19) & (!\Update_Blocks|Decoder0~34_combout\ & ((!\Update_Blocks|Mux5~19_combout\) # (\Update_Blocks|Equal1~0_combout\)))) ) ) # ( 
-- !\Update_Blocks|Decoder1~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(19) & !\Update_Blocks|Decoder0~34_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000010110000000000001011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	datab => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(19),
	datad => \Update_Blocks|ALT_INV_Decoder0~34_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder1~19_combout\,
	combout => \Update_Blocks|blocks_t~47_combout\);

-- Location: LABCELL_X11_Y40_N21
\Update_Blocks|blocks_t~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~44_combout\ = ( \Update_Blocks|Decoder1~16_combout\ & ( (!\Update_Blocks|Decoder0~31_combout\ & (!\Update_Blocks|blocks_buffer\(16) & ((!\Update_Blocks|Mux5~19_combout\) # (\Update_Blocks|Equal1~0_combout\)))) ) ) # ( 
-- !\Update_Blocks|Decoder1~16_combout\ & ( (!\Update_Blocks|Decoder0~31_combout\ & !\Update_Blocks|blocks_buffer\(16)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000010110000000000001011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	datab => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder0~31_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(16),
	dataf => \Update_Blocks|ALT_INV_Decoder1~16_combout\,
	combout => \Update_Blocks|blocks_t~44_combout\);

-- Location: LABCELL_X11_Y40_N18
\Update_Blocks|blocks_t~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~45_combout\ = ( !\Update_Blocks|Decoder0~32_combout\ & ( (!\Update_Blocks|blocks_buffer\(17) & ((!\Update_Blocks|Mux5~19_combout\) # ((!\Update_Blocks|Decoder1~17_combout\) # (\Update_Blocks|Equal1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101100000000111110110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	datab => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder1~17_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(17),
	dataf => \Update_Blocks|ALT_INV_Decoder0~32_combout\,
	combout => \Update_Blocks|blocks_t~45_combout\);

-- Location: LABCELL_X11_Y40_N24
\Update_Blocks|Mux6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux6~5_combout\ = ( \Update_Blocks|blocks_t~44_combout\ & ( \Update_Blocks|blocks_t~45_combout\ & ( ((!\Update_Blocks|block_index3[0]~1_combout\ & ((\Update_Blocks|blocks_t~47_combout\))) # (\Update_Blocks|block_index3[0]~1_combout\ & 
-- (\Update_Blocks|blocks_t~46_combout\))) # (\Update_Blocks|block_index3[1]~2_combout\) ) ) ) # ( !\Update_Blocks|blocks_t~44_combout\ & ( \Update_Blocks|blocks_t~45_combout\ & ( (!\Update_Blocks|block_index3[1]~2_combout\ & 
-- ((!\Update_Blocks|block_index3[0]~1_combout\ & ((\Update_Blocks|blocks_t~47_combout\))) # (\Update_Blocks|block_index3[0]~1_combout\ & (\Update_Blocks|blocks_t~46_combout\)))) # (\Update_Blocks|block_index3[1]~2_combout\ & 
-- (!\Update_Blocks|block_index3[0]~1_combout\)) ) ) ) # ( \Update_Blocks|blocks_t~44_combout\ & ( !\Update_Blocks|blocks_t~45_combout\ & ( (!\Update_Blocks|block_index3[1]~2_combout\ & ((!\Update_Blocks|block_index3[0]~1_combout\ & 
-- ((\Update_Blocks|blocks_t~47_combout\))) # (\Update_Blocks|block_index3[0]~1_combout\ & (\Update_Blocks|blocks_t~46_combout\)))) # (\Update_Blocks|block_index3[1]~2_combout\ & (\Update_Blocks|block_index3[0]~1_combout\)) ) ) ) # ( 
-- !\Update_Blocks|blocks_t~44_combout\ & ( !\Update_Blocks|blocks_t~45_combout\ & ( (!\Update_Blocks|block_index3[1]~2_combout\ & ((!\Update_Blocks|block_index3[0]~1_combout\ & ((\Update_Blocks|blocks_t~47_combout\))) # 
-- (\Update_Blocks|block_index3[0]~1_combout\ & (\Update_Blocks|blocks_t~46_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~46_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~47_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~44_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~45_combout\,
	combout => \Update_Blocks|Mux6~5_combout\);

-- Location: MLABCELL_X15_Y40_N36
\Update_Blocks|blocks_t~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~54_combout\ = ( \Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Decoder1~26_combout\ & ( (!\Update_Blocks|blocks_buffer\(26) & (\Update_Blocks|Equal1~0_combout\ & ((!\Update_Blocks|Decoder0~27_combout\) # 
-- (!\Update_Blocks|Decoder0~14_combout\)))) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Decoder1~26_combout\ & ( (!\Update_Blocks|blocks_buffer\(26) & ((!\Update_Blocks|Decoder0~27_combout\) # (!\Update_Blocks|Decoder0~14_combout\))) ) ) ) 
-- # ( \Update_Blocks|Mux5~19_combout\ & ( !\Update_Blocks|Decoder1~26_combout\ & ( (!\Update_Blocks|blocks_buffer\(26) & ((!\Update_Blocks|Decoder0~27_combout\) # (!\Update_Blocks|Decoder0~14_combout\))) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( 
-- !\Update_Blocks|Decoder1~26_combout\ & ( (!\Update_Blocks|blocks_buffer\(26) & ((!\Update_Blocks|Decoder0~27_combout\) # (!\Update_Blocks|Decoder0~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100011001000110010001100100011001000110010000000000011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder0~27_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(26),
	datac => \Update_Blocks|ALT_INV_Decoder0~14_combout\,
	datad => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datae => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder1~26_combout\,
	combout => \Update_Blocks|blocks_t~54_combout\);

-- Location: MLABCELL_X15_Y40_N0
\Update_Blocks|blocks_t~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~53_combout\ = ( !\Update_Blocks|Decoder0~38_combout\ & ( (!\Update_Blocks|blocks_buffer\(25) & ((!\Update_Blocks|Mux5~19_combout\) # ((!\Update_Blocks|Decoder1~25_combout\) # (\Update_Blocks|Equal1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010110000111100001011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	datab => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(25),
	datad => \Update_Blocks|ALT_INV_Decoder1~25_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder0~38_combout\,
	combout => \Update_Blocks|blocks_t~53_combout\);

-- Location: MLABCELL_X15_Y40_N27
\Update_Blocks|blocks_t~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~52_combout\ = ( !\Update_Blocks|blocks_buffer\(24) & ( (!\Update_Blocks|Decoder0~37_combout\ & ((!\Update_Blocks|Mux5~19_combout\) # ((!\Update_Blocks|Decoder1~24_combout\) # (\Update_Blocks|Equal1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010110000111100001011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	datab => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder0~37_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder1~24_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(24),
	combout => \Update_Blocks|blocks_t~52_combout\);

-- Location: LABCELL_X22_Y40_N30
\Update_Blocks|blocks_t~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~55_combout\ = ( \Update_Blocks|Decoder1~27_combout\ & ( \Update_Blocks|Mux5~19_combout\ & ( (\Update_Blocks|Equal1~0_combout\ & (!\Update_Blocks|blocks_buffer\(27) & ((!\Update_Blocks|Decoder0~27_combout\) # 
-- (!\Update_Blocks|Decoder0~15_combout\)))) ) ) ) # ( !\Update_Blocks|Decoder1~27_combout\ & ( \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(27) & ((!\Update_Blocks|Decoder0~27_combout\) # (!\Update_Blocks|Decoder0~15_combout\))) ) ) ) 
-- # ( \Update_Blocks|Decoder1~27_combout\ & ( !\Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(27) & ((!\Update_Blocks|Decoder0~27_combout\) # (!\Update_Blocks|Decoder0~15_combout\))) ) ) ) # ( !\Update_Blocks|Decoder1~27_combout\ & ( 
-- !\Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(27) & ((!\Update_Blocks|Decoder0~27_combout\) # (!\Update_Blocks|Decoder0~15_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111000000000111011100000000011101110000000000000111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder0~27_combout\,
	datab => \Update_Blocks|ALT_INV_Decoder0~15_combout\,
	datac => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(27),
	datae => \Update_Blocks|ALT_INV_Decoder1~27_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	combout => \Update_Blocks|blocks_t~55_combout\);

-- Location: LABCELL_X12_Y40_N12
\Update_Blocks|Mux6~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux6~7_combout\ = ( \Update_Blocks|blocks_t~52_combout\ & ( \Update_Blocks|blocks_t~55_combout\ & ( (!\Update_Blocks|block_index3[1]~2_combout\ & ((!\Update_Blocks|block_index3[0]~1_combout\) # ((\Update_Blocks|blocks_t~54_combout\)))) # 
-- (\Update_Blocks|block_index3[1]~2_combout\ & (((\Update_Blocks|blocks_t~53_combout\)) # (\Update_Blocks|block_index3[0]~1_combout\))) ) ) ) # ( !\Update_Blocks|blocks_t~52_combout\ & ( \Update_Blocks|blocks_t~55_combout\ & ( 
-- (!\Update_Blocks|block_index3[1]~2_combout\ & ((!\Update_Blocks|block_index3[0]~1_combout\) # ((\Update_Blocks|blocks_t~54_combout\)))) # (\Update_Blocks|block_index3[1]~2_combout\ & (!\Update_Blocks|block_index3[0]~1_combout\ & 
-- ((\Update_Blocks|blocks_t~53_combout\)))) ) ) ) # ( \Update_Blocks|blocks_t~52_combout\ & ( !\Update_Blocks|blocks_t~55_combout\ & ( (!\Update_Blocks|block_index3[1]~2_combout\ & (\Update_Blocks|block_index3[0]~1_combout\ & 
-- (\Update_Blocks|blocks_t~54_combout\))) # (\Update_Blocks|block_index3[1]~2_combout\ & (((\Update_Blocks|blocks_t~53_combout\)) # (\Update_Blocks|block_index3[0]~1_combout\))) ) ) ) # ( !\Update_Blocks|blocks_t~52_combout\ & ( 
-- !\Update_Blocks|blocks_t~55_combout\ & ( (!\Update_Blocks|block_index3[1]~2_combout\ & (\Update_Blocks|block_index3[0]~1_combout\ & (\Update_Blocks|blocks_t~54_combout\))) # (\Update_Blocks|block_index3[1]~2_combout\ & 
-- (!\Update_Blocks|block_index3[0]~1_combout\ & ((\Update_Blocks|blocks_t~53_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~54_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~53_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~52_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~55_combout\,
	combout => \Update_Blocks|Mux6~7_combout\);

-- Location: LABCELL_X12_Y40_N18
\Update_Blocks|blocks_t~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~59_combout\ = ( \Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Decoder1~31_combout\ & ( (!\Update_Blocks|blocks_buffer\(31) & (\Update_Blocks|Equal1~0_combout\ & ((!\Update_Blocks|Decoder0~30_combout\) # 
-- (!\Update_Blocks|Decoder0~15_combout\)))) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Decoder1~31_combout\ & ( (!\Update_Blocks|blocks_buffer\(31) & ((!\Update_Blocks|Decoder0~30_combout\) # (!\Update_Blocks|Decoder0~15_combout\))) ) ) ) 
-- # ( \Update_Blocks|Mux5~19_combout\ & ( !\Update_Blocks|Decoder1~31_combout\ & ( (!\Update_Blocks|blocks_buffer\(31) & ((!\Update_Blocks|Decoder0~30_combout\) # (!\Update_Blocks|Decoder0~15_combout\))) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( 
-- !\Update_Blocks|Decoder1~31_combout\ & ( (!\Update_Blocks|blocks_buffer\(31) & ((!\Update_Blocks|Decoder0~30_combout\) # (!\Update_Blocks|Decoder0~15_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100010101000101010001010100010101000101010000000000010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(31),
	datab => \Update_Blocks|ALT_INV_Decoder0~30_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder0~15_combout\,
	datad => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datae => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder1~31_combout\,
	combout => \Update_Blocks|blocks_t~59_combout\);

-- Location: LABCELL_X13_Y42_N18
\Update_Blocks|Decoder1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~29_combout\ = ( !\Update_Blocks|block_index2[0]~2_combout\ & ( \Update_Blocks|block_index2[5]~6_combout\ & ( (!\Update_Blocks|points_per_block~1_combout\ & (!\Update_Blocks|block_index2[3]~4_combout\ & 
-- (!\Update_Blocks|points_per_block~0_combout\ & \Update_Blocks|block_index2[1]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datac => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datad => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datae => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	combout => \Update_Blocks|Decoder1~29_combout\);

-- Location: LABCELL_X10_Y39_N36
\Update_Blocks|Decoder0~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder0~40_combout\ = ( \Update_Blocks|Decoder0~13_combout\ & ( (\Update_Blocks|Update_Blocks~0_combout\ & (\Update_Blocks|score_accumulator~0_combout\ & \Update_Blocks|Mux4~19_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Blocks|ALT_INV_Update_Blocks~0_combout\,
	datac => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datad => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder0~13_combout\,
	combout => \Update_Blocks|Decoder0~40_combout\);

-- Location: LABCELL_X12_Y40_N57
\Update_Blocks|blocks_t~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~57_combout\ = ( !\Update_Blocks|Decoder0~40_combout\ & ( (!\Update_Blocks|blocks_buffer\(29) & ((!\Update_Blocks|Mux5~19_combout\) # ((!\Update_Blocks|Decoder1~29_combout\) # (\Update_Blocks|Equal1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101100000000111110110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	datab => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder1~29_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(29),
	dataf => \Update_Blocks|ALT_INV_Decoder0~40_combout\,
	combout => \Update_Blocks|blocks_t~57_combout\);

-- Location: LABCELL_X12_Y40_N54
\Update_Blocks|blocks_t~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~56_combout\ = ( !\Update_Blocks|Decoder0~39_combout\ & ( (!\Update_Blocks|blocks_buffer\(28) & ((!\Update_Blocks|Mux5~19_combout\) # ((!\Update_Blocks|Decoder1~28_combout\) # (\Update_Blocks|Equal1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101100000000111110110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	datab => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder1~28_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(28),
	dataf => \Update_Blocks|ALT_INV_Decoder0~39_combout\,
	combout => \Update_Blocks|blocks_t~56_combout\);

-- Location: LABCELL_X24_Y40_N39
\Update_Blocks|Decoder1~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~30_combout\ = ( !\Update_Blocks|points_per_block~0_combout\ & ( \Update_Blocks|block_index2[0]~2_combout\ & ( (!\Update_Blocks|points_per_block~1_combout\ & (!\Update_Blocks|block_index2[1]~3_combout\ & 
-- (\Update_Blocks|block_index2[5]~6_combout\ & !\Update_Blocks|block_index2[3]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	datad => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datae => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	combout => \Update_Blocks|Decoder1~30_combout\);

-- Location: LABCELL_X12_Y40_N24
\Update_Blocks|blocks_t~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~58_combout\ = ( \Update_Blocks|Decoder1~30_combout\ & ( \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(30) & (\Update_Blocks|Equal1~0_combout\ & ((!\Update_Blocks|Decoder0~14_combout\) # 
-- (!\Update_Blocks|Decoder0~30_combout\)))) ) ) ) # ( !\Update_Blocks|Decoder1~30_combout\ & ( \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(30) & ((!\Update_Blocks|Decoder0~14_combout\) # (!\Update_Blocks|Decoder0~30_combout\))) ) ) ) 
-- # ( \Update_Blocks|Decoder1~30_combout\ & ( !\Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(30) & ((!\Update_Blocks|Decoder0~14_combout\) # (!\Update_Blocks|Decoder0~30_combout\))) ) ) ) # ( !\Update_Blocks|Decoder1~30_combout\ & ( 
-- !\Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(30) & ((!\Update_Blocks|Decoder0~14_combout\) # (!\Update_Blocks|Decoder0~30_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010100000101010101010000010101010101000000010001000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(30),
	datab => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder0~14_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~30_combout\,
	datae => \Update_Blocks|ALT_INV_Decoder1~30_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	combout => \Update_Blocks|blocks_t~58_combout\);

-- Location: LABCELL_X12_Y40_N36
\Update_Blocks|Mux6~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux6~8_combout\ = ( \Update_Blocks|blocks_t~56_combout\ & ( \Update_Blocks|blocks_t~58_combout\ & ( ((!\Update_Blocks|block_index3[1]~2_combout\ & (\Update_Blocks|blocks_t~59_combout\)) # (\Update_Blocks|block_index3[1]~2_combout\ & 
-- ((\Update_Blocks|blocks_t~57_combout\)))) # (\Update_Blocks|block_index3[0]~1_combout\) ) ) ) # ( !\Update_Blocks|blocks_t~56_combout\ & ( \Update_Blocks|blocks_t~58_combout\ & ( (!\Update_Blocks|block_index3[1]~2_combout\ & 
-- (((\Update_Blocks|blocks_t~59_combout\)) # (\Update_Blocks|block_index3[0]~1_combout\))) # (\Update_Blocks|block_index3[1]~2_combout\ & (!\Update_Blocks|block_index3[0]~1_combout\ & ((\Update_Blocks|blocks_t~57_combout\)))) ) ) ) # ( 
-- \Update_Blocks|blocks_t~56_combout\ & ( !\Update_Blocks|blocks_t~58_combout\ & ( (!\Update_Blocks|block_index3[1]~2_combout\ & (!\Update_Blocks|block_index3[0]~1_combout\ & (\Update_Blocks|blocks_t~59_combout\))) # 
-- (\Update_Blocks|block_index3[1]~2_combout\ & (((\Update_Blocks|blocks_t~57_combout\)) # (\Update_Blocks|block_index3[0]~1_combout\))) ) ) ) # ( !\Update_Blocks|blocks_t~56_combout\ & ( !\Update_Blocks|blocks_t~58_combout\ & ( 
-- (!\Update_Blocks|block_index3[0]~1_combout\ & ((!\Update_Blocks|block_index3[1]~2_combout\ & (\Update_Blocks|blocks_t~59_combout\)) # (\Update_Blocks|block_index3[1]~2_combout\ & ((\Update_Blocks|blocks_t~57_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~59_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~57_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~56_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~58_combout\,
	combout => \Update_Blocks|Mux6~8_combout\);

-- Location: LABCELL_X12_Y40_N48
\Update_Blocks|blocks_t~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~51_combout\ = ( \Update_Blocks|Decoder1~23_combout\ & ( \Update_Blocks|Mux5~19_combout\ & ( (\Update_Blocks|Equal1~0_combout\ & (!\Update_Blocks|blocks_buffer\(23) & ((!\Update_Blocks|Decoder0~24_combout\) # 
-- (!\Update_Blocks|Decoder0~15_combout\)))) ) ) ) # ( !\Update_Blocks|Decoder1~23_combout\ & ( \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(23) & ((!\Update_Blocks|Decoder0~24_combout\) # (!\Update_Blocks|Decoder0~15_combout\))) ) ) ) 
-- # ( \Update_Blocks|Decoder1~23_combout\ & ( !\Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(23) & ((!\Update_Blocks|Decoder0~24_combout\) # (!\Update_Blocks|Decoder0~15_combout\))) ) ) ) # ( !\Update_Blocks|Decoder1~23_combout\ & ( 
-- !\Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(23) & ((!\Update_Blocks|Decoder0~24_combout\) # (!\Update_Blocks|Decoder0~15_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101000000000111110100000000011111010000000000011001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder0~24_combout\,
	datab => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder0~15_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(23),
	datae => \Update_Blocks|ALT_INV_Decoder1~23_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	combout => \Update_Blocks|blocks_t~51_combout\);

-- Location: LABCELL_X18_Y41_N21
\Update_Blocks|blocks_t~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~50_combout\ = ( \Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Equal1~0_combout\ & ( (!\Update_Blocks|blocks_buffer\(22) & ((!\Update_Blocks|Decoder0~24_combout\) # (!\Update_Blocks|Decoder0~14_combout\))) ) ) ) # ( 
-- !\Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Equal1~0_combout\ & ( (!\Update_Blocks|blocks_buffer\(22) & ((!\Update_Blocks|Decoder0~24_combout\) # (!\Update_Blocks|Decoder0~14_combout\))) ) ) ) # ( \Update_Blocks|Mux5~19_combout\ & ( 
-- !\Update_Blocks|Equal1~0_combout\ & ( (!\Update_Blocks|blocks_buffer\(22) & (!\Update_Blocks|Decoder1~22_combout\ & ((!\Update_Blocks|Decoder0~24_combout\) # (!\Update_Blocks|Decoder0~14_combout\)))) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( 
-- !\Update_Blocks|Equal1~0_combout\ & ( (!\Update_Blocks|blocks_buffer\(22) & ((!\Update_Blocks|Decoder0~24_combout\) # (!\Update_Blocks|Decoder0~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011100000111000000000000011100000111000001110000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder0~24_combout\,
	datab => \Update_Blocks|ALT_INV_Decoder0~14_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(22),
	datad => \Update_Blocks|ALT_INV_Decoder1~22_combout\,
	datae => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	combout => \Update_Blocks|blocks_t~50_combout\);

-- Location: LABCELL_X13_Y37_N39
\Update_Blocks|blocks_t~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~48_combout\ = ( \Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Equal1~0_combout\ & ( (!\Update_Blocks|blocks_buffer\(20) & !\Update_Blocks|Decoder0~35_combout\) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( 
-- \Update_Blocks|Equal1~0_combout\ & ( (!\Update_Blocks|blocks_buffer\(20) & !\Update_Blocks|Decoder0~35_combout\) ) ) ) # ( \Update_Blocks|Mux5~19_combout\ & ( !\Update_Blocks|Equal1~0_combout\ & ( (!\Update_Blocks|blocks_buffer\(20) & 
-- (!\Update_Blocks|Decoder0~35_combout\ & !\Update_Blocks|Decoder1~20_combout\)) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( !\Update_Blocks|Equal1~0_combout\ & ( (!\Update_Blocks|blocks_buffer\(20) & !\Update_Blocks|Decoder0~35_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100000001000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(20),
	datab => \Update_Blocks|ALT_INV_Decoder0~35_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder1~20_combout\,
	datae => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	combout => \Update_Blocks|blocks_t~48_combout\);

-- Location: MLABCELL_X15_Y40_N3
\Update_Blocks|blocks_t~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~49_combout\ = ( !\Update_Blocks|Decoder0~36_combout\ & ( (!\Update_Blocks|blocks_buffer\(21) & ((!\Update_Blocks|Mux5~19_combout\) # ((!\Update_Blocks|Decoder1~21_combout\) # (\Update_Blocks|Equal1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010110000111100001011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	datab => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(21),
	datad => \Update_Blocks|ALT_INV_Decoder1~21_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder0~36_combout\,
	combout => \Update_Blocks|blocks_t~49_combout\);

-- Location: LABCELL_X12_Y40_N30
\Update_Blocks|Mux6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux6~6_combout\ = ( \Update_Blocks|blocks_t~48_combout\ & ( \Update_Blocks|blocks_t~49_combout\ & ( ((!\Update_Blocks|block_index3[0]~1_combout\ & (\Update_Blocks|blocks_t~51_combout\)) # (\Update_Blocks|block_index3[0]~1_combout\ & 
-- ((\Update_Blocks|blocks_t~50_combout\)))) # (\Update_Blocks|block_index3[1]~2_combout\) ) ) ) # ( !\Update_Blocks|blocks_t~48_combout\ & ( \Update_Blocks|blocks_t~49_combout\ & ( (!\Update_Blocks|block_index3[0]~1_combout\ & 
-- (((\Update_Blocks|block_index3[1]~2_combout\)) # (\Update_Blocks|blocks_t~51_combout\))) # (\Update_Blocks|block_index3[0]~1_combout\ & (((!\Update_Blocks|block_index3[1]~2_combout\ & \Update_Blocks|blocks_t~50_combout\)))) ) ) ) # ( 
-- \Update_Blocks|blocks_t~48_combout\ & ( !\Update_Blocks|blocks_t~49_combout\ & ( (!\Update_Blocks|block_index3[0]~1_combout\ & (\Update_Blocks|blocks_t~51_combout\ & (!\Update_Blocks|block_index3[1]~2_combout\))) # 
-- (\Update_Blocks|block_index3[0]~1_combout\ & (((\Update_Blocks|blocks_t~50_combout\) # (\Update_Blocks|block_index3[1]~2_combout\)))) ) ) ) # ( !\Update_Blocks|blocks_t~48_combout\ & ( !\Update_Blocks|blocks_t~49_combout\ & ( 
-- (!\Update_Blocks|block_index3[1]~2_combout\ & ((!\Update_Blocks|block_index3[0]~1_combout\ & (\Update_Blocks|blocks_t~51_combout\)) # (\Update_Blocks|block_index3[0]~1_combout\ & ((\Update_Blocks|blocks_t~50_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_t~51_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~50_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~48_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~49_combout\,
	combout => \Update_Blocks|Mux6~6_combout\);

-- Location: LABCELL_X12_Y40_N6
\Update_Blocks|Mux6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux6~9_combout\ = ( \Update_Blocks|Mux6~8_combout\ & ( \Update_Blocks|Mux6~6_combout\ & ( (!\Update_Blocks|LessThan22~0_combout\) # ((!\Update_Blocks|block_index3[3]~3_combout\ & ((\Update_Blocks|Mux6~7_combout\))) # 
-- (\Update_Blocks|block_index3[3]~3_combout\ & (\Update_Blocks|Mux6~5_combout\))) ) ) ) # ( !\Update_Blocks|Mux6~8_combout\ & ( \Update_Blocks|Mux6~6_combout\ & ( (!\Update_Blocks|block_index3[3]~3_combout\ & (((\Update_Blocks|LessThan22~0_combout\ & 
-- \Update_Blocks|Mux6~7_combout\)))) # (\Update_Blocks|block_index3[3]~3_combout\ & (((!\Update_Blocks|LessThan22~0_combout\)) # (\Update_Blocks|Mux6~5_combout\))) ) ) ) # ( \Update_Blocks|Mux6~8_combout\ & ( !\Update_Blocks|Mux6~6_combout\ & ( 
-- (!\Update_Blocks|block_index3[3]~3_combout\ & (((!\Update_Blocks|LessThan22~0_combout\) # (\Update_Blocks|Mux6~7_combout\)))) # (\Update_Blocks|block_index3[3]~3_combout\ & (\Update_Blocks|Mux6~5_combout\ & (\Update_Blocks|LessThan22~0_combout\))) ) ) ) # 
-- ( !\Update_Blocks|Mux6~8_combout\ & ( !\Update_Blocks|Mux6~6_combout\ & ( (\Update_Blocks|LessThan22~0_combout\ & ((!\Update_Blocks|block_index3[3]~3_combout\ & ((\Update_Blocks|Mux6~7_combout\))) # (\Update_Blocks|block_index3[3]~3_combout\ & 
-- (\Update_Blocks|Mux6~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011101000011010101101010001010110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	datab => \Update_Blocks|ALT_INV_Mux6~5_combout\,
	datac => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	datad => \Update_Blocks|ALT_INV_Mux6~7_combout\,
	datae => \Update_Blocks|ALT_INV_Mux6~8_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux6~6_combout\,
	combout => \Update_Blocks|Mux6~9_combout\);

-- Location: LABCELL_X12_Y40_N27
\Update_Blocks|blocks_t~204\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~204_combout\ = ( \Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Decoder1~30_combout\ & ( (!\Update_Blocks|blocks_buffer\(30) & (\Update_Blocks|Equal1~0_combout\ & ((!\Update_Blocks|Decoder0~30_combout\) # 
-- (!\Update_Blocks|Decoder0~14_combout\)))) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Decoder1~30_combout\ & ( (!\Update_Blocks|blocks_buffer\(30) & ((!\Update_Blocks|Decoder0~30_combout\) # (!\Update_Blocks|Decoder0~14_combout\))) ) ) ) 
-- # ( \Update_Blocks|Mux5~19_combout\ & ( !\Update_Blocks|Decoder1~30_combout\ & ( (!\Update_Blocks|blocks_buffer\(30) & ((!\Update_Blocks|Decoder0~30_combout\) # (!\Update_Blocks|Decoder0~14_combout\))) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( 
-- !\Update_Blocks|Decoder1~30_combout\ & ( (!\Update_Blocks|blocks_buffer\(30) & ((!\Update_Blocks|Decoder0~30_combout\) # (!\Update_Blocks|Decoder0~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010100000101010101010000010101010101000000010001000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(30),
	datab => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder0~30_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~14_combout\,
	datae => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder1~30_combout\,
	combout => \Update_Blocks|blocks_t~204_combout\);

-- Location: LABCELL_X10_Y39_N0
\Update_Blocks|blocks_t~118\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~118_combout\ = ( \Update_Blocks|blocks_t~204_combout\ & ( \Update_Blocks|blocks_t~177_combout\ & ( ((!\Update_Blocks|block_index3[5]~5_combout\) # ((!\Update_Blocks|Mux6~9_combout\) # (\Update_Blocks|block_index3[4]~4_combout\))) # 
-- (\Update_Blocks|Equal2~0_combout\) ) ) ) # ( \Update_Blocks|blocks_t~204_combout\ & ( !\Update_Blocks|blocks_t~177_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	datac => \Update_Blocks|ALT_INV_Mux6~9_combout\,
	datad => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~204_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~177_combout\,
	combout => \Update_Blocks|blocks_t~118_combout\);

-- Location: LABCELL_X10_Y39_N18
\Update_Blocks|blocks_buffer~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~30_combout\ = ( \Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & ((!\Update_Blocks|blocks_t~118_combout\) # ((\Update_Blocks|Decoder3~30_combout\ & !\Update_Blocks|Update_Blocks~1_combout\)))) ) ) # ( 
-- !\Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & !\Update_Blocks|blocks_t~118_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011000100000011001100010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder3~30_combout\,
	datab => \ALT_INV_rst_blocks~0_combout\,
	datac => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~118_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	combout => \Update_Blocks|blocks_buffer~30_combout\);

-- Location: FF_X10_Y39_N20
\Update_Blocks|blocks_buffer[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~30_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(30));

-- Location: LABCELL_X18_Y39_N48
\Update_Blocks|blocks_t~275\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~275_combout\ = ( !\Update_Blocks|block_index1[4]~2_combout\ & ( (!\Update_Blocks|blocks_buffer\(30) & ((!\Update_Blocks|score_accumulator~0_combout\) # ((!\Update_Blocks|Mux4~4_combout\) # ((!\Update_Blocks|Decoder0~14_combout\) # 
-- (!\Update_Blocks|Update_Blocks~0_combout\))))) ) ) # ( \Update_Blocks|block_index1[4]~2_combout\ & ( (!\Update_Blocks|blocks_buffer\(30) & ((!\Update_Blocks|score_accumulator~0_combout\) # ((!\Update_Blocks|Mux4~14_combout\) # 
-- ((!\Update_Blocks|Decoder0~14_combout\) # (!\Update_Blocks|Update_Blocks~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1010101010101010101010101010101010101010101010001010101010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(30),
	datab => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datac => \Update_Blocks|ALT_INV_Mux4~14_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~14_combout\,
	datae => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_Update_Blocks~0_combout\,
	datag => \Update_Blocks|ALT_INV_Mux4~4_combout\,
	combout => \Update_Blocks|blocks_t~275_combout\);

-- Location: LABCELL_X18_Y39_N54
\Update_Blocks|blocks_t~279\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~279_combout\ = ( !\Update_Blocks|block_index1[4]~2_combout\ & ( (!\Update_Blocks|blocks_buffer\(29) & ((!\Update_Blocks|score_accumulator~0_combout\) # ((!\Update_Blocks|Mux4~4_combout\) # ((!\Update_Blocks|Decoder0~13_combout\) # 
-- (!\Update_Blocks|Update_Blocks~0_combout\))))) ) ) # ( \Update_Blocks|block_index1[4]~2_combout\ & ( (!\Update_Blocks|blocks_buffer\(29) & ((!\Update_Blocks|score_accumulator~0_combout\) # ((!\Update_Blocks|Mux4~14_combout\) # 
-- ((!\Update_Blocks|Decoder0~13_combout\) # (!\Update_Blocks|Update_Blocks~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1010101010101010101010101010101010101010101010001010101010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(29),
	datab => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datac => \Update_Blocks|ALT_INV_Mux4~14_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~13_combout\,
	datae => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_Update_Blocks~0_combout\,
	datag => \Update_Blocks|ALT_INV_Mux4~4_combout\,
	combout => \Update_Blocks|blocks_t~279_combout\);

-- Location: LABCELL_X18_Y41_N12
\Update_Blocks|blocks_t~283\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~283_combout\ = ( !\Update_Blocks|block_index1[4]~2_combout\ & ( (!\Update_Blocks|blocks_buffer\(28) & ((!\Update_Blocks|Decoder0~12_combout\) # ((!\Update_Blocks|Mux4~4_combout\) # ((!\Update_Blocks|Update_Blocks~0_combout\) # 
-- (!\Update_Blocks|score_accumulator~0_combout\))))) ) ) # ( \Update_Blocks|block_index1[4]~2_combout\ & ( (!\Update_Blocks|blocks_buffer\(28) & ((!\Update_Blocks|Decoder0~12_combout\) # ((!\Update_Blocks|Mux4~14_combout\) # 
-- ((!\Update_Blocks|Update_Blocks~0_combout\) # (!\Update_Blocks|score_accumulator~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1100110011001100110011001100110011001100110010001100110011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder0~12_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(28),
	datac => \Update_Blocks|ALT_INV_Mux4~14_combout\,
	datad => \Update_Blocks|ALT_INV_Update_Blocks~0_combout\,
	datae => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datag => \Update_Blocks|ALT_INV_Mux4~4_combout\,
	combout => \Update_Blocks|blocks_t~283_combout\);

-- Location: LABCELL_X19_Y41_N48
\Update_Blocks|blocks_t~271\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~271_combout\ = ( !\Update_Blocks|block_index1[4]~2_combout\ & ( (!\Update_Blocks|blocks_buffer\(31) & ((!\Update_Blocks|score_accumulator~0_combout\) # ((!\Update_Blocks|Mux4~4_combout\) # ((!\Update_Blocks|Decoder0~15_combout\) # 
-- (!\Update_Blocks|Update_Blocks~0_combout\))))) ) ) # ( \Update_Blocks|block_index1[4]~2_combout\ & ( (!\Update_Blocks|blocks_buffer\(31) & ((!\Update_Blocks|score_accumulator~0_combout\) # ((!\Update_Blocks|Mux4~14_combout\) # 
-- ((!\Update_Blocks|Decoder0~15_combout\) # (!\Update_Blocks|Update_Blocks~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1100110011001100110011001100110011001100110010001100110011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(31),
	datac => \Update_Blocks|ALT_INV_Mux4~14_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~15_combout\,
	datae => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_Update_Blocks~0_combout\,
	datag => \Update_Blocks|ALT_INV_Mux4~4_combout\,
	combout => \Update_Blocks|blocks_t~271_combout\);

-- Location: LABCELL_X18_Y40_N48
\Update_Blocks|Mux5~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux5~8_combout\ = ( \Update_Blocks|blocks_t~283_combout\ & ( \Update_Blocks|blocks_t~271_combout\ & ( (!\Update_Blocks|block_index2[0]~2_combout\ & (((!\Update_Blocks|block_index2[1]~3_combout\) # (\Update_Blocks|blocks_t~279_combout\)))) # 
-- (\Update_Blocks|block_index2[0]~2_combout\ & (((\Update_Blocks|block_index2[1]~3_combout\)) # (\Update_Blocks|blocks_t~275_combout\))) ) ) ) # ( !\Update_Blocks|blocks_t~283_combout\ & ( \Update_Blocks|blocks_t~271_combout\ & ( 
-- (!\Update_Blocks|block_index2[0]~2_combout\ & (((!\Update_Blocks|block_index2[1]~3_combout\) # (\Update_Blocks|blocks_t~279_combout\)))) # (\Update_Blocks|block_index2[0]~2_combout\ & (\Update_Blocks|blocks_t~275_combout\ & 
-- (!\Update_Blocks|block_index2[1]~3_combout\))) ) ) ) # ( \Update_Blocks|blocks_t~283_combout\ & ( !\Update_Blocks|blocks_t~271_combout\ & ( (!\Update_Blocks|block_index2[0]~2_combout\ & (((\Update_Blocks|block_index2[1]~3_combout\ & 
-- \Update_Blocks|blocks_t~279_combout\)))) # (\Update_Blocks|block_index2[0]~2_combout\ & (((\Update_Blocks|block_index2[1]~3_combout\)) # (\Update_Blocks|blocks_t~275_combout\))) ) ) ) # ( !\Update_Blocks|blocks_t~283_combout\ & ( 
-- !\Update_Blocks|blocks_t~271_combout\ & ( (!\Update_Blocks|block_index2[0]~2_combout\ & (((\Update_Blocks|block_index2[1]~3_combout\ & \Update_Blocks|blocks_t~279_combout\)))) # (\Update_Blocks|block_index2[0]~2_combout\ & 
-- (\Update_Blocks|blocks_t~275_combout\ & (!\Update_Blocks|block_index2[1]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_t~275_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~279_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~283_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~271_combout\,
	combout => \Update_Blocks|Mux5~8_combout\);

-- Location: LABCELL_X18_Y39_N9
\Update_Blocks|blocks_t~262\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~262_combout\ = ( !\Update_Blocks|block_index1[3]~3_combout\ & ( (\Update_Blocks|Decoder0~15_combout\ & !\Update_Blocks|block_index1[2]~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Decoder0~15_combout\,
	datad => \Update_Blocks|ALT_INV_block_index1[2]~6_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	combout => \Update_Blocks|blocks_t~262_combout\);

-- Location: LABCELL_X18_Y39_N3
\Update_Blocks|blocks_t~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~13_combout\ = ( !\Update_Blocks|blocks_buffer\(23) & ( \Update_Blocks|blocks_t~262_combout\ & ( (!\Update_Blocks|score_accumulator~0_combout\) # ((!\Update_Blocks|block_index1[4]~2_combout\ & ((!\Update_Blocks|Mux4~4_combout\))) # 
-- (\Update_Blocks|block_index1[4]~2_combout\ & (!\Update_Blocks|Mux4~14_combout\))) ) ) ) # ( !\Update_Blocks|blocks_buffer\(23) & ( !\Update_Blocks|blocks_t~262_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111110111100100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux4~14_combout\,
	datab => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	datac => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datad => \Update_Blocks|ALT_INV_Mux4~4_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_buffer\(23),
	dataf => \Update_Blocks|ALT_INV_blocks_t~262_combout\,
	combout => \Update_Blocks|blocks_t~13_combout\);

-- Location: LABCELL_X18_Y39_N15
\Update_Blocks|blocks_t~260\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~260_combout\ = ( !\Update_Blocks|block_index1[3]~3_combout\ & ( (!\Update_Blocks|block_index1[2]~6_combout\ & \Update_Blocks|Decoder0~13_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_block_index1[2]~6_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~13_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	combout => \Update_Blocks|blocks_t~260_combout\);

-- Location: LABCELL_X18_Y39_N0
\Update_Blocks|blocks_t~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~11_combout\ = ( !\Update_Blocks|blocks_buffer\(21) & ( \Update_Blocks|blocks_t~260_combout\ & ( (!\Update_Blocks|score_accumulator~0_combout\) # ((!\Update_Blocks|block_index1[4]~2_combout\ & ((!\Update_Blocks|Mux4~4_combout\))) # 
-- (\Update_Blocks|block_index1[4]~2_combout\ & (!\Update_Blocks|Mux4~14_combout\))) ) ) ) # ( !\Update_Blocks|blocks_buffer\(21) & ( !\Update_Blocks|blocks_t~260_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux4~14_combout\,
	datab => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	datac => \Update_Blocks|ALT_INV_Mux4~4_combout\,
	datad => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_buffer\(21),
	dataf => \Update_Blocks|ALT_INV_blocks_t~260_combout\,
	combout => \Update_Blocks|blocks_t~11_combout\);

-- Location: LABCELL_X18_Y39_N42
\Update_Blocks|blocks_t~261\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~261_combout\ = ( \Update_Blocks|Decoder0~14_combout\ & ( (!\Update_Blocks|block_index1[3]~3_combout\ & !\Update_Blocks|block_index1[2]~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	datad => \Update_Blocks|ALT_INV_block_index1[2]~6_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder0~14_combout\,
	combout => \Update_Blocks|blocks_t~261_combout\);

-- Location: LABCELL_X18_Y39_N36
\Update_Blocks|blocks_t~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~12_combout\ = ( !\Update_Blocks|blocks_buffer\(22) & ( \Update_Blocks|blocks_t~261_combout\ & ( (!\Update_Blocks|score_accumulator~0_combout\) # ((!\Update_Blocks|block_index1[4]~2_combout\ & ((!\Update_Blocks|Mux4~4_combout\))) # 
-- (\Update_Blocks|block_index1[4]~2_combout\ & (!\Update_Blocks|Mux4~14_combout\))) ) ) ) # ( !\Update_Blocks|blocks_buffer\(22) & ( !\Update_Blocks|blocks_t~261_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux4~14_combout\,
	datab => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	datac => \Update_Blocks|ALT_INV_Mux4~4_combout\,
	datad => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_buffer\(22),
	dataf => \Update_Blocks|ALT_INV_blocks_t~261_combout\,
	combout => \Update_Blocks|blocks_t~12_combout\);

-- Location: LABCELL_X18_Y39_N33
\Update_Blocks|blocks_t~259\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~259_combout\ = ( !\Update_Blocks|block_index1[3]~3_combout\ & ( (\Update_Blocks|Decoder0~12_combout\ & !\Update_Blocks|block_index1[2]~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Decoder0~12_combout\,
	datad => \Update_Blocks|ALT_INV_block_index1[2]~6_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	combout => \Update_Blocks|blocks_t~259_combout\);

-- Location: LABCELL_X18_Y39_N39
\Update_Blocks|blocks_t~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~10_combout\ = ( !\Update_Blocks|blocks_buffer\(20) & ( \Update_Blocks|blocks_t~259_combout\ & ( (!\Update_Blocks|score_accumulator~0_combout\) # ((!\Update_Blocks|block_index1[4]~2_combout\ & ((!\Update_Blocks|Mux4~4_combout\))) # 
-- (\Update_Blocks|block_index1[4]~2_combout\ & (!\Update_Blocks|Mux4~14_combout\))) ) ) ) # ( !\Update_Blocks|blocks_buffer\(20) & ( !\Update_Blocks|blocks_t~259_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111110111100100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux4~14_combout\,
	datab => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	datac => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datad => \Update_Blocks|ALT_INV_Mux4~4_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_buffer\(20),
	dataf => \Update_Blocks|ALT_INV_blocks_t~259_combout\,
	combout => \Update_Blocks|blocks_t~10_combout\);

-- Location: LABCELL_X18_Y39_N18
\Update_Blocks|Mux5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux5~6_combout\ = ( \Update_Blocks|blocks_t~12_combout\ & ( \Update_Blocks|blocks_t~10_combout\ & ( ((!\Update_Blocks|block_index2[1]~3_combout\ & (\Update_Blocks|blocks_t~13_combout\)) # (\Update_Blocks|block_index2[1]~3_combout\ & 
-- ((\Update_Blocks|blocks_t~11_combout\)))) # (\Update_Blocks|block_index2[0]~2_combout\) ) ) ) # ( !\Update_Blocks|blocks_t~12_combout\ & ( \Update_Blocks|blocks_t~10_combout\ & ( (!\Update_Blocks|block_index2[1]~3_combout\ & 
-- (\Update_Blocks|blocks_t~13_combout\ & ((!\Update_Blocks|block_index2[0]~2_combout\)))) # (\Update_Blocks|block_index2[1]~3_combout\ & (((\Update_Blocks|block_index2[0]~2_combout\) # (\Update_Blocks|blocks_t~11_combout\)))) ) ) ) # ( 
-- \Update_Blocks|blocks_t~12_combout\ & ( !\Update_Blocks|blocks_t~10_combout\ & ( (!\Update_Blocks|block_index2[1]~3_combout\ & (((\Update_Blocks|block_index2[0]~2_combout\)) # (\Update_Blocks|blocks_t~13_combout\))) # 
-- (\Update_Blocks|block_index2[1]~3_combout\ & (((\Update_Blocks|blocks_t~11_combout\ & !\Update_Blocks|block_index2[0]~2_combout\)))) ) ) ) # ( !\Update_Blocks|blocks_t~12_combout\ & ( !\Update_Blocks|blocks_t~10_combout\ & ( 
-- (!\Update_Blocks|block_index2[0]~2_combout\ & ((!\Update_Blocks|block_index2[1]~3_combout\ & (\Update_Blocks|blocks_t~13_combout\)) # (\Update_Blocks|block_index2[1]~3_combout\ & ((\Update_Blocks|blocks_t~11_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001111100110001000111001100110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_t~13_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~11_combout\,
	datad => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~12_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~10_combout\,
	combout => \Update_Blocks|Mux5~6_combout\);

-- Location: LABCELL_X19_Y38_N45
\Update_Blocks|blocks_t~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~9_combout\ = ( \Update_Blocks|Decoder0~3_combout\ & ( !\Update_Blocks|blocks_buffer\(18) & ( ((!\Update_Blocks|block_index1[4]~2_combout\) # ((!\Update_Blocks|score_accumulator~0_combout\) # (!\Update_Blocks|Mux4~14_combout\))) # 
-- (\Update_Blocks|block_index1[3]~3_combout\) ) ) ) # ( !\Update_Blocks|Decoder0~3_combout\ & ( !\Update_Blocks|blocks_buffer\(18) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111110100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	datab => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	datac => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datad => \Update_Blocks|ALT_INV_Mux4~14_combout\,
	datae => \Update_Blocks|ALT_INV_Decoder0~3_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(18),
	combout => \Update_Blocks|blocks_t~9_combout\);

-- Location: LABCELL_X19_Y38_N42
\Update_Blocks|blocks_t~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~8_combout\ = ( \Update_Blocks|Decoder0~2_combout\ & ( !\Update_Blocks|blocks_buffer\(17) & ( ((!\Update_Blocks|block_index1[4]~2_combout\) # ((!\Update_Blocks|Mux4~14_combout\) # (!\Update_Blocks|score_accumulator~0_combout\))) # 
-- (\Update_Blocks|block_index1[3]~3_combout\) ) ) ) # ( !\Update_Blocks|Decoder0~2_combout\ & ( !\Update_Blocks|blocks_buffer\(17) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111110100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	datab => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	datac => \Update_Blocks|ALT_INV_Mux4~14_combout\,
	datad => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datae => \Update_Blocks|ALT_INV_Decoder0~2_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(17),
	combout => \Update_Blocks|blocks_t~8_combout\);

-- Location: LABCELL_X19_Y38_N36
\Update_Blocks|blocks_t~303\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~303_combout\ = ( !\Update_Blocks|block_index1[4]~2_combout\ & ( (!\Update_Blocks|blocks_buffer\(19) & ((!\Update_Blocks|score_accumulator~0_combout\) # ((!\Update_Blocks|Decoder0~11_combout\) # ((!\Update_Blocks|Mux4~4_combout\) # 
-- (\Update_Blocks|block_index1[3]~3_combout\))))) ) ) # ( \Update_Blocks|block_index1[4]~2_combout\ & ( (!\Update_Blocks|blocks_buffer\(19) & ((!\Update_Blocks|score_accumulator~0_combout\) # ((!\Update_Blocks|Decoder0~11_combout\) # 
-- ((!\Update_Blocks|Mux4~14_combout\) # (\Update_Blocks|block_index1[3]~3_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1111111000000000111111100000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datab => \Update_Blocks|ALT_INV_Decoder0~11_combout\,
	datac => \Update_Blocks|ALT_INV_Mux4~14_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(19),
	datae => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	datag => \Update_Blocks|ALT_INV_Mux4~4_combout\,
	combout => \Update_Blocks|blocks_t~303_combout\);

-- Location: LABCELL_X19_Y38_N30
\Update_Blocks|blocks_t~307\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~307_combout\ = ( !\Update_Blocks|block_index1[4]~2_combout\ & ( (!\Update_Blocks|blocks_buffer\(16) & ((!\Update_Blocks|score_accumulator~0_combout\) # ((!\Update_Blocks|Decoder0~10_combout\) # ((!\Update_Blocks|Mux4~4_combout\) # 
-- (\Update_Blocks|block_index1[3]~3_combout\))))) ) ) # ( \Update_Blocks|block_index1[4]~2_combout\ & ( (!\Update_Blocks|blocks_buffer\(16) & ((!\Update_Blocks|score_accumulator~0_combout\) # ((!\Update_Blocks|Decoder0~10_combout\) # 
-- ((!\Update_Blocks|Mux4~14_combout\) # (\Update_Blocks|block_index1[3]~3_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1111111000000000111111100000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datab => \Update_Blocks|ALT_INV_Decoder0~10_combout\,
	datac => \Update_Blocks|ALT_INV_Mux4~14_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(16),
	datae => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	datag => \Update_Blocks|ALT_INV_Mux4~4_combout\,
	combout => \Update_Blocks|blocks_t~307_combout\);

-- Location: LABCELL_X19_Y38_N6
\Update_Blocks|Mux5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux5~5_combout\ = ( \Update_Blocks|blocks_t~303_combout\ & ( \Update_Blocks|blocks_t~307_combout\ & ( (!\Update_Blocks|block_index2[0]~2_combout\ & (((!\Update_Blocks|block_index2[1]~3_combout\) # (\Update_Blocks|blocks_t~8_combout\)))) # 
-- (\Update_Blocks|block_index2[0]~2_combout\ & (((\Update_Blocks|block_index2[1]~3_combout\)) # (\Update_Blocks|blocks_t~9_combout\))) ) ) ) # ( !\Update_Blocks|blocks_t~303_combout\ & ( \Update_Blocks|blocks_t~307_combout\ & ( 
-- (!\Update_Blocks|block_index2[0]~2_combout\ & (((\Update_Blocks|block_index2[1]~3_combout\ & \Update_Blocks|blocks_t~8_combout\)))) # (\Update_Blocks|block_index2[0]~2_combout\ & (((\Update_Blocks|block_index2[1]~3_combout\)) # 
-- (\Update_Blocks|blocks_t~9_combout\))) ) ) ) # ( \Update_Blocks|blocks_t~303_combout\ & ( !\Update_Blocks|blocks_t~307_combout\ & ( (!\Update_Blocks|block_index2[0]~2_combout\ & (((!\Update_Blocks|block_index2[1]~3_combout\) # 
-- (\Update_Blocks|blocks_t~8_combout\)))) # (\Update_Blocks|block_index2[0]~2_combout\ & (\Update_Blocks|blocks_t~9_combout\ & (!\Update_Blocks|block_index2[1]~3_combout\))) ) ) ) # ( !\Update_Blocks|blocks_t~303_combout\ & ( 
-- !\Update_Blocks|blocks_t~307_combout\ & ( (!\Update_Blocks|block_index2[0]~2_combout\ & (((\Update_Blocks|block_index2[1]~3_combout\ & \Update_Blocks|blocks_t~8_combout\)))) # (\Update_Blocks|block_index2[0]~2_combout\ & 
-- (\Update_Blocks|blocks_t~9_combout\ & (!\Update_Blocks|block_index2[1]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010101100001011101000010101000111111011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_t~9_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~8_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~303_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~307_combout\,
	combout => \Update_Blocks|Mux5~5_combout\);

-- Location: LABCELL_X18_Y41_N30
\Update_Blocks|blocks_t~287\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~287_combout\ = ( !\Update_Blocks|block_index1[4]~2_combout\ & ( (!\Update_Blocks|blocks_buffer\(27) & ((!\Update_Blocks|Decoder0~9_combout\) # ((!\Update_Blocks|Mux4~4_combout\) # ((!\Update_Blocks|score_accumulator~0_combout\) # 
-- (!\Update_Blocks|Decoder0~15_combout\))))) ) ) # ( \Update_Blocks|block_index1[4]~2_combout\ & ( (!\Update_Blocks|blocks_buffer\(27) & ((!\Update_Blocks|Decoder0~9_combout\) # ((!\Update_Blocks|Mux4~14_combout\) # 
-- ((!\Update_Blocks|score_accumulator~0_combout\) # (!\Update_Blocks|Decoder0~15_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1010101010101010101010101010101010101010101010001010101010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(27),
	datab => \Update_Blocks|ALT_INV_Decoder0~9_combout\,
	datac => \Update_Blocks|ALT_INV_Mux4~14_combout\,
	datad => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datae => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder0~15_combout\,
	datag => \Update_Blocks|ALT_INV_Mux4~4_combout\,
	combout => \Update_Blocks|blocks_t~287_combout\);

-- Location: LABCELL_X18_Y39_N24
\Update_Blocks|blocks_t~295\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~295_combout\ = ( !\Update_Blocks|block_index1[4]~2_combout\ & ( (!\Update_Blocks|blocks_buffer\(25) & ((!\Update_Blocks|Decoder0~13_combout\) # ((!\Update_Blocks|Mux4~4_combout\) # ((!\Update_Blocks|score_accumulator~0_combout\) # 
-- (!\Update_Blocks|Decoder0~9_combout\))))) ) ) # ( \Update_Blocks|block_index1[4]~2_combout\ & ( (!\Update_Blocks|blocks_buffer\(25) & ((!\Update_Blocks|Decoder0~13_combout\) # ((!\Update_Blocks|Mux4~14_combout\) # 
-- ((!\Update_Blocks|score_accumulator~0_combout\) # (!\Update_Blocks|Decoder0~9_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1010101010101010101010101010101010101010101010001010101010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(25),
	datab => \Update_Blocks|ALT_INV_Decoder0~13_combout\,
	datac => \Update_Blocks|ALT_INV_Mux4~14_combout\,
	datad => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datae => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder0~9_combout\,
	datag => \Update_Blocks|ALT_INV_Mux4~4_combout\,
	combout => \Update_Blocks|blocks_t~295_combout\);

-- Location: LABCELL_X19_Y41_N18
\Update_Blocks|blocks_t~291\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~291_combout\ = ( !\Update_Blocks|block_index1[4]~2_combout\ & ( (!\Update_Blocks|blocks_buffer\(26) & ((!\Update_Blocks|score_accumulator~0_combout\) # ((!\Update_Blocks|Mux4~4_combout\) # ((!\Update_Blocks|Decoder0~14_combout\) # 
-- (!\Update_Blocks|Decoder0~9_combout\))))) ) ) # ( \Update_Blocks|block_index1[4]~2_combout\ & ( (!\Update_Blocks|blocks_buffer\(26) & ((!\Update_Blocks|score_accumulator~0_combout\) # ((!\Update_Blocks|Mux4~14_combout\) # 
-- ((!\Update_Blocks|Decoder0~14_combout\) # (!\Update_Blocks|Decoder0~9_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1100110011001100110011001100110011001100110010001100110011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(26),
	datac => \Update_Blocks|ALT_INV_Mux4~14_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~14_combout\,
	datae => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder0~9_combout\,
	datag => \Update_Blocks|ALT_INV_Mux4~4_combout\,
	combout => \Update_Blocks|blocks_t~291_combout\);

-- Location: LABCELL_X19_Y41_N3
\Update_Blocks|blocks_t~299\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~299_combout\ = ( !\Update_Blocks|block_index1[4]~2_combout\ & ( (!\Update_Blocks|blocks_buffer\(24) & ((!\Update_Blocks|Decoder0~12_combout\) # ((!\Update_Blocks|Mux4~4_combout\) # ((!\Update_Blocks|score_accumulator~0_combout\) # 
-- (!\Update_Blocks|Decoder0~9_combout\))))) ) ) # ( \Update_Blocks|block_index1[4]~2_combout\ & ( (!\Update_Blocks|blocks_buffer\(24) & ((!\Update_Blocks|Decoder0~12_combout\) # ((!\Update_Blocks|Mux4~14_combout\) # 
-- ((!\Update_Blocks|score_accumulator~0_combout\) # (!\Update_Blocks|Decoder0~9_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1010101010101010101010101010101010101010101010001010101010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(24),
	datab => \Update_Blocks|ALT_INV_Decoder0~12_combout\,
	datac => \Update_Blocks|ALT_INV_Mux4~14_combout\,
	datad => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datae => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder0~9_combout\,
	datag => \Update_Blocks|ALT_INV_Mux4~4_combout\,
	combout => \Update_Blocks|blocks_t~299_combout\);

-- Location: LABCELL_X18_Y40_N42
\Update_Blocks|Mux5~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux5~7_combout\ = ( \Update_Blocks|blocks_t~291_combout\ & ( \Update_Blocks|blocks_t~299_combout\ & ( ((!\Update_Blocks|block_index2[1]~3_combout\ & (\Update_Blocks|blocks_t~287_combout\)) # (\Update_Blocks|block_index2[1]~3_combout\ & 
-- ((\Update_Blocks|blocks_t~295_combout\)))) # (\Update_Blocks|block_index2[0]~2_combout\) ) ) ) # ( !\Update_Blocks|blocks_t~291_combout\ & ( \Update_Blocks|blocks_t~299_combout\ & ( (!\Update_Blocks|block_index2[0]~2_combout\ & 
-- ((!\Update_Blocks|block_index2[1]~3_combout\ & (\Update_Blocks|blocks_t~287_combout\)) # (\Update_Blocks|block_index2[1]~3_combout\ & ((\Update_Blocks|blocks_t~295_combout\))))) # (\Update_Blocks|block_index2[0]~2_combout\ & 
-- (\Update_Blocks|block_index2[1]~3_combout\)) ) ) ) # ( \Update_Blocks|blocks_t~291_combout\ & ( !\Update_Blocks|blocks_t~299_combout\ & ( (!\Update_Blocks|block_index2[0]~2_combout\ & ((!\Update_Blocks|block_index2[1]~3_combout\ & 
-- (\Update_Blocks|blocks_t~287_combout\)) # (\Update_Blocks|block_index2[1]~3_combout\ & ((\Update_Blocks|blocks_t~295_combout\))))) # (\Update_Blocks|block_index2[0]~2_combout\ & (!\Update_Blocks|block_index2[1]~3_combout\)) ) ) ) # ( 
-- !\Update_Blocks|blocks_t~291_combout\ & ( !\Update_Blocks|blocks_t~299_combout\ & ( (!\Update_Blocks|block_index2[0]~2_combout\ & ((!\Update_Blocks|block_index2[1]~3_combout\ & (\Update_Blocks|blocks_t~287_combout\)) # 
-- (\Update_Blocks|block_index2[1]~3_combout\ & ((\Update_Blocks|blocks_t~295_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~287_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~295_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~291_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~299_combout\,
	combout => \Update_Blocks|Mux5~7_combout\);

-- Location: LABCELL_X18_Y40_N54
\Update_Blocks|Mux5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux5~9_combout\ = ( \Update_Blocks|Mux5~5_combout\ & ( \Update_Blocks|Mux5~7_combout\ & ( ((!\Update_Blocks|block_index2[3]~4_combout\ & (\Update_Blocks|Mux5~8_combout\)) # (\Update_Blocks|block_index2[3]~4_combout\ & 
-- ((\Update_Blocks|Mux5~6_combout\)))) # (\Update_Blocks|points_per_block~0_combout\) ) ) ) # ( !\Update_Blocks|Mux5~5_combout\ & ( \Update_Blocks|Mux5~7_combout\ & ( (!\Update_Blocks|points_per_block~0_combout\ & 
-- ((!\Update_Blocks|block_index2[3]~4_combout\ & (\Update_Blocks|Mux5~8_combout\)) # (\Update_Blocks|block_index2[3]~4_combout\ & ((\Update_Blocks|Mux5~6_combout\))))) # (\Update_Blocks|points_per_block~0_combout\ & 
-- (!\Update_Blocks|block_index2[3]~4_combout\)) ) ) ) # ( \Update_Blocks|Mux5~5_combout\ & ( !\Update_Blocks|Mux5~7_combout\ & ( (!\Update_Blocks|points_per_block~0_combout\ & ((!\Update_Blocks|block_index2[3]~4_combout\ & (\Update_Blocks|Mux5~8_combout\)) 
-- # (\Update_Blocks|block_index2[3]~4_combout\ & ((\Update_Blocks|Mux5~6_combout\))))) # (\Update_Blocks|points_per_block~0_combout\ & (\Update_Blocks|block_index2[3]~4_combout\)) ) ) ) # ( !\Update_Blocks|Mux5~5_combout\ & ( !\Update_Blocks|Mux5~7_combout\ 
-- & ( (!\Update_Blocks|points_per_block~0_combout\ & ((!\Update_Blocks|block_index2[3]~4_combout\ & (\Update_Blocks|Mux5~8_combout\)) # (\Update_Blocks|block_index2[3]~4_combout\ & ((\Update_Blocks|Mux5~6_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datac => \Update_Blocks|ALT_INV_Mux5~8_combout\,
	datad => \Update_Blocks|ALT_INV_Mux5~6_combout\,
	datae => \Update_Blocks|ALT_INV_Mux5~5_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux5~7_combout\,
	combout => \Update_Blocks|Mux5~9_combout\);

-- Location: LABCELL_X19_Y40_N24
\Update_Blocks|blocks_t~319\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~319_combout\ = ( !\Update_Blocks|block_index1[4]~2_combout\ & ( (!\Update_Blocks|blocks_buffer\(13) & ((!\Update_Blocks|score_accumulator~0_combout\) # ((!\Update_Blocks|Mux4~4_combout\) # ((!\Update_Blocks|Decoder0~6_combout\) # 
-- (!\Update_Blocks|Update_Blocks~0_combout\))))) ) ) # ( \Update_Blocks|block_index1[4]~2_combout\ & ( (!\Update_Blocks|blocks_buffer\(13) & ((!\Update_Blocks|score_accumulator~0_combout\) # ((!\Update_Blocks|Mux4~14_combout\) # 
-- ((!\Update_Blocks|Decoder0~6_combout\) # (!\Update_Blocks|Update_Blocks~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1100110011001100110011001100110011001100110010001100110011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(13),
	datac => \Update_Blocks|ALT_INV_Mux4~14_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~6_combout\,
	datae => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_Update_Blocks~0_combout\,
	datag => \Update_Blocks|ALT_INV_Mux4~4_combout\,
	combout => \Update_Blocks|blocks_t~319_combout\);

-- Location: LABCELL_X19_Y40_N6
\Update_Blocks|blocks_t~315\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~315_combout\ = ( !\Update_Blocks|block_index1[4]~2_combout\ & ( (!\Update_Blocks|blocks_buffer\(14) & ((!\Update_Blocks|Update_Blocks~0_combout\) # ((!\Update_Blocks|Mux4~4_combout\) # ((!\Update_Blocks|Decoder0~7_combout\) # 
-- (!\Update_Blocks|score_accumulator~0_combout\))))) ) ) # ( \Update_Blocks|block_index1[4]~2_combout\ & ( (!\Update_Blocks|blocks_buffer\(14) & ((!\Update_Blocks|Update_Blocks~0_combout\) # ((!\Update_Blocks|Mux4~14_combout\) # 
-- ((!\Update_Blocks|Decoder0~7_combout\) # (!\Update_Blocks|score_accumulator~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1100110011001100110011001100110011001100110010001100110011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Update_Blocks~0_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(14),
	datac => \Update_Blocks|ALT_INV_Mux4~14_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~7_combout\,
	datae => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datag => \Update_Blocks|ALT_INV_Mux4~4_combout\,
	combout => \Update_Blocks|blocks_t~315_combout\);

-- Location: LABCELL_X19_Y40_N36
\Update_Blocks|blocks_t~311\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~311_combout\ = ( !\Update_Blocks|block_index1[4]~2_combout\ & ( (!\Update_Blocks|blocks_buffer\(15) & ((!\Update_Blocks|score_accumulator~0_combout\) # ((!\Update_Blocks|Mux4~4_combout\) # ((!\Update_Blocks|Decoder0~8_combout\) # 
-- (!\Update_Blocks|Update_Blocks~0_combout\))))) ) ) # ( \Update_Blocks|block_index1[4]~2_combout\ & ( (!\Update_Blocks|blocks_buffer\(15) & ((!\Update_Blocks|score_accumulator~0_combout\) # ((!\Update_Blocks|Mux4~14_combout\) # 
-- ((!\Update_Blocks|Decoder0~8_combout\) # (!\Update_Blocks|Update_Blocks~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1100110011001100110011001100110011001100110010001100110011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(15),
	datac => \Update_Blocks|ALT_INV_Mux4~14_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~8_combout\,
	datae => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_Update_Blocks~0_combout\,
	datag => \Update_Blocks|ALT_INV_Mux4~4_combout\,
	combout => \Update_Blocks|blocks_t~311_combout\);

-- Location: LABCELL_X19_Y40_N30
\Update_Blocks|blocks_t~323\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~323_combout\ = ( !\Update_Blocks|block_index1[4]~2_combout\ & ( (!\Update_Blocks|blocks_buffer\(12) & ((!\Update_Blocks|score_accumulator~0_combout\) # ((!\Update_Blocks|Mux4~4_combout\) # ((!\Update_Blocks|Decoder0~5_combout\) # 
-- (!\Update_Blocks|Update_Blocks~0_combout\))))) ) ) # ( \Update_Blocks|block_index1[4]~2_combout\ & ( (!\Update_Blocks|blocks_buffer\(12) & ((!\Update_Blocks|score_accumulator~0_combout\) # ((!\Update_Blocks|Mux4~14_combout\) # 
-- ((!\Update_Blocks|Decoder0~5_combout\) # (!\Update_Blocks|Update_Blocks~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1100110011001100110011001100110011001100110010001100110011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(12),
	datac => \Update_Blocks|ALT_INV_Mux4~14_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~5_combout\,
	datae => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_Update_Blocks~0_combout\,
	datag => \Update_Blocks|ALT_INV_Mux4~4_combout\,
	combout => \Update_Blocks|blocks_t~323_combout\);

-- Location: LABCELL_X19_Y40_N18
\Update_Blocks|Mux5~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux5~3_combout\ = ( \Update_Blocks|blocks_t~311_combout\ & ( \Update_Blocks|blocks_t~323_combout\ & ( (!\Update_Blocks|block_index2[0]~2_combout\ & ((!\Update_Blocks|block_index2[1]~3_combout\) # ((\Update_Blocks|blocks_t~319_combout\)))) # 
-- (\Update_Blocks|block_index2[0]~2_combout\ & (((\Update_Blocks|blocks_t~315_combout\)) # (\Update_Blocks|block_index2[1]~3_combout\))) ) ) ) # ( !\Update_Blocks|blocks_t~311_combout\ & ( \Update_Blocks|blocks_t~323_combout\ & ( 
-- (!\Update_Blocks|block_index2[0]~2_combout\ & (\Update_Blocks|block_index2[1]~3_combout\ & (\Update_Blocks|blocks_t~319_combout\))) # (\Update_Blocks|block_index2[0]~2_combout\ & (((\Update_Blocks|blocks_t~315_combout\)) # 
-- (\Update_Blocks|block_index2[1]~3_combout\))) ) ) ) # ( \Update_Blocks|blocks_t~311_combout\ & ( !\Update_Blocks|blocks_t~323_combout\ & ( (!\Update_Blocks|block_index2[0]~2_combout\ & ((!\Update_Blocks|block_index2[1]~3_combout\) # 
-- ((\Update_Blocks|blocks_t~319_combout\)))) # (\Update_Blocks|block_index2[0]~2_combout\ & (!\Update_Blocks|block_index2[1]~3_combout\ & ((\Update_Blocks|blocks_t~315_combout\)))) ) ) ) # ( !\Update_Blocks|blocks_t~311_combout\ & ( 
-- !\Update_Blocks|blocks_t~323_combout\ & ( (!\Update_Blocks|block_index2[0]~2_combout\ & (\Update_Blocks|block_index2[1]~3_combout\ & (\Update_Blocks|blocks_t~319_combout\))) # (\Update_Blocks|block_index2[0]~2_combout\ & 
-- (!\Update_Blocks|block_index2[1]~3_combout\ & ((\Update_Blocks|blocks_t~315_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~319_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~315_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~311_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~323_combout\,
	combout => \Update_Blocks|Mux5~3_combout\);

-- Location: LABCELL_X19_Y40_N0
\Update_Blocks|blocks_t~327\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~327_combout\ = ( !\Update_Blocks|block_index1[4]~2_combout\ & ( (!\Update_Blocks|blocks_buffer\(11) & ((!\Update_Blocks|Decoder0~9_combout\) # ((!\Update_Blocks|Decoder0~8_combout\) # ((!\Update_Blocks|Mux4~4_combout\) # 
-- (!\Update_Blocks|score_accumulator~0_combout\))))) ) ) # ( \Update_Blocks|block_index1[4]~2_combout\ & ( (!\Update_Blocks|blocks_buffer\(11) & ((!\Update_Blocks|Decoder0~9_combout\) # ((!\Update_Blocks|Decoder0~8_combout\) # 
-- ((!\Update_Blocks|Mux4~14_combout\) # (!\Update_Blocks|score_accumulator~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1111111100000000111111110000000011111110000000001111111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder0~9_combout\,
	datab => \Update_Blocks|ALT_INV_Decoder0~8_combout\,
	datac => \Update_Blocks|ALT_INV_Mux4~14_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(11),
	datae => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datag => \Update_Blocks|ALT_INV_Mux4~4_combout\,
	combout => \Update_Blocks|blocks_t~327_combout\);

-- Location: LABCELL_X19_Y40_N12
\Update_Blocks|blocks_t~335\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~335_combout\ = ( !\Update_Blocks|block_index1[4]~2_combout\ & ( (!\Update_Blocks|blocks_buffer\(9) & ((!\Update_Blocks|Decoder0~9_combout\) # ((!\Update_Blocks|Mux4~4_combout\) # ((!\Update_Blocks|Decoder0~6_combout\) # 
-- (!\Update_Blocks|score_accumulator~0_combout\))))) ) ) # ( \Update_Blocks|block_index1[4]~2_combout\ & ( (!\Update_Blocks|blocks_buffer\(9) & ((!\Update_Blocks|Decoder0~9_combout\) # ((!\Update_Blocks|Mux4~14_combout\) # 
-- ((!\Update_Blocks|Decoder0~6_combout\) # (!\Update_Blocks|score_accumulator~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1100110011001100110011001100110011001100110010001100110011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder0~9_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(9),
	datac => \Update_Blocks|ALT_INV_Mux4~14_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~6_combout\,
	datae => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datag => \Update_Blocks|ALT_INV_Mux4~4_combout\,
	combout => \Update_Blocks|blocks_t~335_combout\);

-- Location: LABCELL_X19_Y40_N54
\Update_Blocks|blocks_t~339\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~339_combout\ = ( !\Update_Blocks|block_index1[4]~2_combout\ & ( (!\Update_Blocks|blocks_buffer\(8) & ((!\Update_Blocks|Decoder0~9_combout\) # ((!\Update_Blocks|Mux4~4_combout\) # ((!\Update_Blocks|Decoder0~5_combout\) # 
-- (!\Update_Blocks|score_accumulator~0_combout\))))) ) ) # ( \Update_Blocks|block_index1[4]~2_combout\ & ( (!\Update_Blocks|blocks_buffer\(8) & ((!\Update_Blocks|Decoder0~9_combout\) # ((!\Update_Blocks|Mux4~14_combout\) # 
-- ((!\Update_Blocks|Decoder0~5_combout\) # (!\Update_Blocks|score_accumulator~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1100110011001100110011001100110011001100110010001100110011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder0~9_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(8),
	datac => \Update_Blocks|ALT_INV_Mux4~14_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~5_combout\,
	datae => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datag => \Update_Blocks|ALT_INV_Mux4~4_combout\,
	combout => \Update_Blocks|blocks_t~339_combout\);

-- Location: LABCELL_X19_Y40_N42
\Update_Blocks|blocks_t~331\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~331_combout\ = ( !\Update_Blocks|block_index1[4]~2_combout\ & ( (!\Update_Blocks|blocks_buffer\(10) & ((!\Update_Blocks|Decoder0~7_combout\) # ((!\Update_Blocks|Decoder0~9_combout\) # ((!\Update_Blocks|Mux4~4_combout\) # 
-- (!\Update_Blocks|score_accumulator~0_combout\))))) ) ) # ( \Update_Blocks|block_index1[4]~2_combout\ & ( (!\Update_Blocks|blocks_buffer\(10) & ((!\Update_Blocks|Decoder0~7_combout\) # ((!\Update_Blocks|Decoder0~9_combout\) # 
-- ((!\Update_Blocks|Mux4~14_combout\) # (!\Update_Blocks|score_accumulator~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1111111100000000111111110000000011111110000000001111111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder0~7_combout\,
	datab => \Update_Blocks|ALT_INV_Decoder0~9_combout\,
	datac => \Update_Blocks|ALT_INV_Mux4~14_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(10),
	datae => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datag => \Update_Blocks|ALT_INV_Mux4~4_combout\,
	combout => \Update_Blocks|blocks_t~331_combout\);

-- Location: LABCELL_X19_Y40_N48
\Update_Blocks|Mux5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux5~2_combout\ = ( \Update_Blocks|blocks_t~339_combout\ & ( \Update_Blocks|blocks_t~331_combout\ & ( ((!\Update_Blocks|block_index2[1]~3_combout\ & (\Update_Blocks|blocks_t~327_combout\)) # (\Update_Blocks|block_index2[1]~3_combout\ & 
-- ((\Update_Blocks|blocks_t~335_combout\)))) # (\Update_Blocks|block_index2[0]~2_combout\) ) ) ) # ( !\Update_Blocks|blocks_t~339_combout\ & ( \Update_Blocks|blocks_t~331_combout\ & ( (!\Update_Blocks|block_index2[0]~2_combout\ & 
-- ((!\Update_Blocks|block_index2[1]~3_combout\ & (\Update_Blocks|blocks_t~327_combout\)) # (\Update_Blocks|block_index2[1]~3_combout\ & ((\Update_Blocks|blocks_t~335_combout\))))) # (\Update_Blocks|block_index2[0]~2_combout\ & 
-- (!\Update_Blocks|block_index2[1]~3_combout\)) ) ) ) # ( \Update_Blocks|blocks_t~339_combout\ & ( !\Update_Blocks|blocks_t~331_combout\ & ( (!\Update_Blocks|block_index2[0]~2_combout\ & ((!\Update_Blocks|block_index2[1]~3_combout\ & 
-- (\Update_Blocks|blocks_t~327_combout\)) # (\Update_Blocks|block_index2[1]~3_combout\ & ((\Update_Blocks|blocks_t~335_combout\))))) # (\Update_Blocks|block_index2[0]~2_combout\ & (\Update_Blocks|block_index2[1]~3_combout\)) ) ) ) # ( 
-- !\Update_Blocks|blocks_t~339_combout\ & ( !\Update_Blocks|blocks_t~331_combout\ & ( (!\Update_Blocks|block_index2[0]~2_combout\ & ((!\Update_Blocks|block_index2[1]~3_combout\ & (\Update_Blocks|blocks_t~327_combout\)) # 
-- (\Update_Blocks|block_index2[1]~3_combout\ & ((\Update_Blocks|blocks_t~335_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~327_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~335_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~339_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~331_combout\,
	combout => \Update_Blocks|Mux5~2_combout\);

-- Location: LABCELL_X19_Y39_N39
\Update_Blocks|blocks_t~256\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~256_combout\ = ( !\Update_Blocks|block_index1[3]~3_combout\ & ( (\Update_Blocks|Decoder0~6_combout\ & !\Update_Blocks|block_index1[2]~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Decoder0~6_combout\,
	datad => \Update_Blocks|ALT_INV_block_index1[2]~6_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	combout => \Update_Blocks|blocks_t~256_combout\);

-- Location: LABCELL_X19_Y39_N21
\Update_Blocks|blocks_t~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~5_combout\ = ( !\Update_Blocks|blocks_buffer\(5) & ( \Update_Blocks|blocks_t~256_combout\ & ( (!\Update_Blocks|score_accumulator~0_combout\) # ((!\Update_Blocks|block_index1[4]~2_combout\ & ((!\Update_Blocks|Mux4~4_combout\))) # 
-- (\Update_Blocks|block_index1[4]~2_combout\ & (!\Update_Blocks|Mux4~14_combout\))) ) ) ) # ( !\Update_Blocks|blocks_buffer\(5) & ( !\Update_Blocks|blocks_t~256_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111110110011100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux4~14_combout\,
	datab => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datac => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	datad => \Update_Blocks|ALT_INV_Mux4~4_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_buffer\(5),
	dataf => \Update_Blocks|ALT_INV_blocks_t~256_combout\,
	combout => \Update_Blocks|blocks_t~5_combout\);

-- Location: LABCELL_X19_Y39_N12
\Update_Blocks|blocks_t~255\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~255_combout\ = ( !\Update_Blocks|block_index1[3]~3_combout\ & ( (\Update_Blocks|Decoder0~5_combout\ & !\Update_Blocks|block_index1[2]~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Decoder0~5_combout\,
	datad => \Update_Blocks|ALT_INV_block_index1[2]~6_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	combout => \Update_Blocks|blocks_t~255_combout\);

-- Location: LABCELL_X19_Y39_N42
\Update_Blocks|blocks_t~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~4_combout\ = ( !\Update_Blocks|blocks_buffer\(4) & ( \Update_Blocks|blocks_t~255_combout\ & ( (!\Update_Blocks|score_accumulator~0_combout\) # ((!\Update_Blocks|block_index1[4]~2_combout\ & (!\Update_Blocks|Mux4~4_combout\)) # 
-- (\Update_Blocks|block_index1[4]~2_combout\ & ((!\Update_Blocks|Mux4~14_combout\)))) ) ) ) # ( !\Update_Blocks|blocks_buffer\(4) & ( !\Update_Blocks|blocks_t~255_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111101110000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux4~4_combout\,
	datab => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	datac => \Update_Blocks|ALT_INV_Mux4~14_combout\,
	datad => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_buffer\(4),
	dataf => \Update_Blocks|ALT_INV_blocks_t~255_combout\,
	combout => \Update_Blocks|blocks_t~4_combout\);

-- Location: LABCELL_X19_Y39_N57
\Update_Blocks|blocks_t~258\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~258_combout\ = ( !\Update_Blocks|block_index1[3]~3_combout\ & ( (\Update_Blocks|Decoder0~8_combout\ & !\Update_Blocks|block_index1[2]~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Decoder0~8_combout\,
	datad => \Update_Blocks|ALT_INV_block_index1[2]~6_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	combout => \Update_Blocks|blocks_t~258_combout\);

-- Location: LABCELL_X19_Y39_N45
\Update_Blocks|blocks_t~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~7_combout\ = ( !\Update_Blocks|blocks_buffer\(7) & ( \Update_Blocks|blocks_t~258_combout\ & ( (!\Update_Blocks|score_accumulator~0_combout\) # ((!\Update_Blocks|block_index1[4]~2_combout\ & (!\Update_Blocks|Mux4~4_combout\)) # 
-- (\Update_Blocks|block_index1[4]~2_combout\ & ((!\Update_Blocks|Mux4~14_combout\)))) ) ) ) # ( !\Update_Blocks|blocks_buffer\(7) & ( !\Update_Blocks|blocks_t~258_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111011111110000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux4~4_combout\,
	datab => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	datac => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datad => \Update_Blocks|ALT_INV_Mux4~14_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_buffer\(7),
	dataf => \Update_Blocks|ALT_INV_blocks_t~258_combout\,
	combout => \Update_Blocks|blocks_t~7_combout\);

-- Location: LABCELL_X19_Y39_N24
\Update_Blocks|blocks_t~257\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~257_combout\ = ( !\Update_Blocks|block_index1[3]~3_combout\ & ( (\Update_Blocks|Decoder0~7_combout\ & !\Update_Blocks|block_index1[2]~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Decoder0~7_combout\,
	datad => \Update_Blocks|ALT_INV_block_index1[2]~6_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	combout => \Update_Blocks|blocks_t~257_combout\);

-- Location: LABCELL_X19_Y39_N18
\Update_Blocks|blocks_t~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~6_combout\ = ( !\Update_Blocks|blocks_buffer\(6) & ( \Update_Blocks|blocks_t~257_combout\ & ( (!\Update_Blocks|score_accumulator~0_combout\) # ((!\Update_Blocks|block_index1[4]~2_combout\ & ((!\Update_Blocks|Mux4~4_combout\))) # 
-- (\Update_Blocks|block_index1[4]~2_combout\ & (!\Update_Blocks|Mux4~14_combout\))) ) ) ) # ( !\Update_Blocks|blocks_buffer\(6) & ( !\Update_Blocks|blocks_t~257_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111100111011100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux4~14_combout\,
	datab => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datac => \Update_Blocks|ALT_INV_Mux4~4_combout\,
	datad => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_buffer\(6),
	dataf => \Update_Blocks|ALT_INV_blocks_t~257_combout\,
	combout => \Update_Blocks|blocks_t~6_combout\);

-- Location: LABCELL_X19_Y39_N30
\Update_Blocks|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux5~1_combout\ = ( \Update_Blocks|blocks_t~7_combout\ & ( \Update_Blocks|blocks_t~6_combout\ & ( (!\Update_Blocks|block_index2[1]~3_combout\) # ((!\Update_Blocks|block_index2[0]~2_combout\ & (\Update_Blocks|blocks_t~5_combout\)) # 
-- (\Update_Blocks|block_index2[0]~2_combout\ & ((\Update_Blocks|blocks_t~4_combout\)))) ) ) ) # ( !\Update_Blocks|blocks_t~7_combout\ & ( \Update_Blocks|blocks_t~6_combout\ & ( (!\Update_Blocks|block_index2[1]~3_combout\ & 
-- (\Update_Blocks|block_index2[0]~2_combout\)) # (\Update_Blocks|block_index2[1]~3_combout\ & ((!\Update_Blocks|block_index2[0]~2_combout\ & (\Update_Blocks|blocks_t~5_combout\)) # (\Update_Blocks|block_index2[0]~2_combout\ & 
-- ((\Update_Blocks|blocks_t~4_combout\))))) ) ) ) # ( \Update_Blocks|blocks_t~7_combout\ & ( !\Update_Blocks|blocks_t~6_combout\ & ( (!\Update_Blocks|block_index2[1]~3_combout\ & (!\Update_Blocks|block_index2[0]~2_combout\)) # 
-- (\Update_Blocks|block_index2[1]~3_combout\ & ((!\Update_Blocks|block_index2[0]~2_combout\ & (\Update_Blocks|blocks_t~5_combout\)) # (\Update_Blocks|block_index2[0]~2_combout\ & ((\Update_Blocks|blocks_t~4_combout\))))) ) ) ) # ( 
-- !\Update_Blocks|blocks_t~7_combout\ & ( !\Update_Blocks|blocks_t~6_combout\ & ( (\Update_Blocks|block_index2[1]~3_combout\ & ((!\Update_Blocks|block_index2[0]~2_combout\ & (\Update_Blocks|blocks_t~5_combout\)) # (\Update_Blocks|block_index2[0]~2_combout\ 
-- & ((\Update_Blocks|blocks_t~4_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~5_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~4_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~7_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~6_combout\,
	combout => \Update_Blocks|Mux5~1_combout\);

-- Location: MLABCELL_X21_Y39_N51
\Update_Blocks|blocks_t~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~3_combout\ = ( \Update_Blocks|Decoder0~4_combout\ & ( !\Update_Blocks|blocks_buffer\(3) & ( (!\Update_Blocks|Mux4~4_combout\) # (((!\Update_Blocks|score_accumulator~0_combout\) # (\Update_Blocks|block_index1[4]~2_combout\)) # 
-- (\Update_Blocks|block_index1[3]~3_combout\)) ) ) ) # ( !\Update_Blocks|Decoder0~4_combout\ & ( !\Update_Blocks|blocks_buffer\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111011111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux4~4_combout\,
	datab => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	datad => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datae => \Update_Blocks|ALT_INV_Decoder0~4_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(3),
	combout => \Update_Blocks|blocks_t~3_combout\);

-- Location: MLABCELL_X21_Y39_N54
\Update_Blocks|blocks_t~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~1_combout\ = ( \Update_Blocks|Decoder0~2_combout\ & ( !\Update_Blocks|blocks_buffer\(1) & ( (!\Update_Blocks|Mux4~4_combout\) # (((!\Update_Blocks|score_accumulator~0_combout\) # (\Update_Blocks|block_index1[4]~2_combout\)) # 
-- (\Update_Blocks|block_index1[3]~3_combout\)) ) ) ) # ( !\Update_Blocks|Decoder0~2_combout\ & ( !\Update_Blocks|blocks_buffer\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111110111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux4~4_combout\,
	datab => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datad => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	datae => \Update_Blocks|ALT_INV_Decoder0~2_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(1),
	combout => \Update_Blocks|blocks_t~1_combout\);

-- Location: MLABCELL_X21_Y39_N57
\Update_Blocks|blocks_t~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~2_combout\ = ( \Update_Blocks|Decoder0~3_combout\ & ( !\Update_Blocks|blocks_buffer\(2) & ( (!\Update_Blocks|Mux4~4_combout\) # (((!\Update_Blocks|score_accumulator~0_combout\) # (\Update_Blocks|block_index1[4]~2_combout\)) # 
-- (\Update_Blocks|block_index1[3]~3_combout\)) ) ) ) # ( !\Update_Blocks|Decoder0~3_combout\ & ( !\Update_Blocks|blocks_buffer\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111011111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux4~4_combout\,
	datab => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	datad => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datae => \Update_Blocks|ALT_INV_Decoder0~3_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(2),
	combout => \Update_Blocks|blocks_t~2_combout\);

-- Location: MLABCELL_X21_Y39_N48
\Update_Blocks|blocks_t~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~0_combout\ = ( \Update_Blocks|Decoder0~0_combout\ & ( !\Update_Blocks|blocks_buffer\(0) & ( (!\Update_Blocks|Mux4~4_combout\) # (((!\Update_Blocks|score_accumulator~0_combout\) # (\Update_Blocks|block_index1[4]~2_combout\)) # 
-- (\Update_Blocks|block_index1[3]~3_combout\)) ) ) ) # ( !\Update_Blocks|Decoder0~0_combout\ & ( !\Update_Blocks|blocks_buffer\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111110111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux4~4_combout\,
	datab => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datad => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	datae => \Update_Blocks|ALT_INV_Decoder0~0_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(0),
	combout => \Update_Blocks|blocks_t~0_combout\);

-- Location: MLABCELL_X21_Y39_N30
\Update_Blocks|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux5~0_combout\ = ( \Update_Blocks|blocks_t~2_combout\ & ( \Update_Blocks|blocks_t~0_combout\ & ( ((!\Update_Blocks|block_index2[1]~3_combout\ & (\Update_Blocks|blocks_t~3_combout\)) # (\Update_Blocks|block_index2[1]~3_combout\ & 
-- ((\Update_Blocks|blocks_t~1_combout\)))) # (\Update_Blocks|block_index2[0]~2_combout\) ) ) ) # ( !\Update_Blocks|blocks_t~2_combout\ & ( \Update_Blocks|blocks_t~0_combout\ & ( (!\Update_Blocks|block_index2[1]~3_combout\ & 
-- (\Update_Blocks|blocks_t~3_combout\ & ((!\Update_Blocks|block_index2[0]~2_combout\)))) # (\Update_Blocks|block_index2[1]~3_combout\ & (((\Update_Blocks|block_index2[0]~2_combout\) # (\Update_Blocks|blocks_t~1_combout\)))) ) ) ) # ( 
-- \Update_Blocks|blocks_t~2_combout\ & ( !\Update_Blocks|blocks_t~0_combout\ & ( (!\Update_Blocks|block_index2[1]~3_combout\ & (((\Update_Blocks|block_index2[0]~2_combout\)) # (\Update_Blocks|blocks_t~3_combout\))) # 
-- (\Update_Blocks|block_index2[1]~3_combout\ & (((\Update_Blocks|blocks_t~1_combout\ & !\Update_Blocks|block_index2[0]~2_combout\)))) ) ) ) # ( !\Update_Blocks|blocks_t~2_combout\ & ( !\Update_Blocks|blocks_t~0_combout\ & ( 
-- (!\Update_Blocks|block_index2[0]~2_combout\ & ((!\Update_Blocks|block_index2[1]~3_combout\ & (\Update_Blocks|blocks_t~3_combout\)) # (\Update_Blocks|block_index2[1]~3_combout\ & ((\Update_Blocks|blocks_t~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001111100110001000111001100110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_t~3_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~1_combout\,
	datad => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~2_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~0_combout\,
	combout => \Update_Blocks|Mux5~0_combout\);

-- Location: LABCELL_X18_Y40_N24
\Update_Blocks|Mux5~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux5~4_combout\ = ( \Update_Blocks|Mux5~1_combout\ & ( \Update_Blocks|Mux5~0_combout\ & ( ((!\Update_Blocks|points_per_block~0_combout\ & (\Update_Blocks|Mux5~3_combout\)) # (\Update_Blocks|points_per_block~0_combout\ & 
-- ((\Update_Blocks|Mux5~2_combout\)))) # (\Update_Blocks|block_index2[3]~4_combout\) ) ) ) # ( !\Update_Blocks|Mux5~1_combout\ & ( \Update_Blocks|Mux5~0_combout\ & ( (!\Update_Blocks|points_per_block~0_combout\ & (\Update_Blocks|Mux5~3_combout\ & 
-- (!\Update_Blocks|block_index2[3]~4_combout\))) # (\Update_Blocks|points_per_block~0_combout\ & (((\Update_Blocks|Mux5~2_combout\) # (\Update_Blocks|block_index2[3]~4_combout\)))) ) ) ) # ( \Update_Blocks|Mux5~1_combout\ & ( !\Update_Blocks|Mux5~0_combout\ 
-- & ( (!\Update_Blocks|points_per_block~0_combout\ & (((\Update_Blocks|block_index2[3]~4_combout\)) # (\Update_Blocks|Mux5~3_combout\))) # (\Update_Blocks|points_per_block~0_combout\ & (((!\Update_Blocks|block_index2[3]~4_combout\ & 
-- \Update_Blocks|Mux5~2_combout\)))) ) ) ) # ( !\Update_Blocks|Mux5~1_combout\ & ( !\Update_Blocks|Mux5~0_combout\ & ( (!\Update_Blocks|block_index2[3]~4_combout\ & ((!\Update_Blocks|points_per_block~0_combout\ & (\Update_Blocks|Mux5~3_combout\)) # 
-- (\Update_Blocks|points_per_block~0_combout\ & ((\Update_Blocks|Mux5~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datab => \Update_Blocks|ALT_INV_Mux5~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datad => \Update_Blocks|ALT_INV_Mux5~2_combout\,
	datae => \Update_Blocks|ALT_INV_Mux5~1_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux5~0_combout\,
	combout => \Update_Blocks|Mux5~4_combout\);

-- Location: LABCELL_X22_Y40_N27
\Update_Blocks|Mux5~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux5~23_combout\ = ( \Update_Blocks|block_index2[0]~2_combout\ & ( \Update_Blocks|block_index2[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(40) ) ) ) # ( !\Update_Blocks|block_index2[0]~2_combout\ & ( 
-- \Update_Blocks|block_index2[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(41) ) ) ) # ( \Update_Blocks|block_index2[0]~2_combout\ & ( !\Update_Blocks|block_index2[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(42) ) ) ) # ( 
-- !\Update_Blocks|block_index2[0]~2_combout\ & ( !\Update_Blocks|block_index2[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(43) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000110011001100110010101010101010101111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(41),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(42),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(43),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(40),
	datae => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	combout => \Update_Blocks|Mux5~23_combout\);

-- Location: MLABCELL_X21_Y40_N12
\Update_Blocks|Mux5~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux5~20_combout\ = ( \Update_Blocks|score_accumulator~1_combout\ & ( \Update_Blocks|Decoder0~9_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Blocks|ALT_INV_Decoder0~9_combout\,
	dataf => \Update_Blocks|ALT_INV_score_accumulator~1_combout\,
	combout => \Update_Blocks|Mux5~20_combout\);

-- Location: MLABCELL_X21_Y40_N54
\Update_Blocks|Mux5~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux5~22_combout\ = ( \Update_Blocks|Decoder0~16_combout\ & ( (\Update_Blocks|Mux5~20_combout\ & ((\Update_Blocks|block_index2[0]~2_combout\) # (\Update_Blocks|Decoder0~17_combout\))) ) ) # ( !\Update_Blocks|Decoder0~16_combout\ & ( 
-- (\Update_Blocks|Mux5~20_combout\ & (\Update_Blocks|Decoder0~17_combout\ & !\Update_Blocks|block_index2[0]~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000011001100110000001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Blocks|ALT_INV_Mux5~20_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder0~17_combout\,
	datad => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder0~16_combout\,
	combout => \Update_Blocks|Mux5~22_combout\);

-- Location: MLABCELL_X21_Y40_N39
\Update_Blocks|Mux5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux5~21_combout\ = ( \Update_Blocks|Mux5~20_combout\ & ( (!\Update_Blocks|block_index1[1]~5_combout\ & (!\Update_Blocks|block_index1[0]~4_combout\ $ (\Update_Blocks|block_index2[0]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000000010101010000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index1[1]~5_combout\,
	datac => \Update_Blocks|ALT_INV_block_index1[0]~4_combout\,
	datad => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux5~20_combout\,
	combout => \Update_Blocks|Mux5~21_combout\);

-- Location: MLABCELL_X21_Y40_N30
\Update_Blocks|Mux5~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux5~12_combout\ = ( \Update_Blocks|Mux5~21_combout\ & ( (\Update_Blocks|Mux5~23_combout\ & ((!\Update_Blocks|Mux4~19_combout\) # ((\Update_Blocks|block_index2[1]~3_combout\ & !\Update_Blocks|Mux5~22_combout\)))) ) ) # ( 
-- !\Update_Blocks|Mux5~21_combout\ & ( (\Update_Blocks|Mux5~23_combout\ & ((!\Update_Blocks|block_index2[1]~3_combout\) # ((!\Update_Blocks|Mux4~19_combout\) # (!\Update_Blocks|Mux5~22_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001110000011110000111000001101000011000000110100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datab => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	datac => \Update_Blocks|ALT_INV_Mux5~23_combout\,
	datad => \Update_Blocks|ALT_INV_Mux5~22_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux5~21_combout\,
	combout => \Update_Blocks|Mux5~12_combout\);

-- Location: LABCELL_X19_Y39_N9
\Update_Blocks|blocks_t~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~21_combout\ = ( !\Update_Blocks|blocks_buffer\(39) & ( \Update_Blocks|blocks_t~258_combout\ & ( ((!\Update_Blocks|block_index1[4]~2_combout\ & (!\Update_Blocks|Mux4~9_combout\)) # (\Update_Blocks|block_index1[4]~2_combout\ & 
-- ((!\Update_Blocks|Mux4~18_combout\)))) # (\Update_Blocks|score_accumulator~0_combout\) ) ) ) # ( !\Update_Blocks|blocks_buffer\(39) & ( !\Update_Blocks|blocks_t~258_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000010111111100011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux4~9_combout\,
	datab => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	datac => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datad => \Update_Blocks|ALT_INV_Mux4~18_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_buffer\(39),
	dataf => \Update_Blocks|ALT_INV_blocks_t~258_combout\,
	combout => \Update_Blocks|blocks_t~21_combout\);

-- Location: LABCELL_X19_Y39_N51
\Update_Blocks|blocks_t~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~18_combout\ = ( !\Update_Blocks|blocks_buffer\(36) & ( \Update_Blocks|blocks_t~255_combout\ & ( ((!\Update_Blocks|block_index1[4]~2_combout\ & (!\Update_Blocks|Mux4~9_combout\)) # (\Update_Blocks|block_index1[4]~2_combout\ & 
-- ((!\Update_Blocks|Mux4~18_combout\)))) # (\Update_Blocks|score_accumulator~0_combout\) ) ) ) # ( !\Update_Blocks|blocks_buffer\(36) & ( !\Update_Blocks|blocks_t~255_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000010111111100011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux4~9_combout\,
	datab => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	datac => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datad => \Update_Blocks|ALT_INV_Mux4~18_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_buffer\(36),
	dataf => \Update_Blocks|ALT_INV_blocks_t~255_combout\,
	combout => \Update_Blocks|blocks_t~18_combout\);

-- Location: LABCELL_X19_Y39_N6
\Update_Blocks|blocks_t~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~19_combout\ = ( !\Update_Blocks|blocks_buffer\(37) & ( \Update_Blocks|blocks_t~256_combout\ & ( ((!\Update_Blocks|block_index1[4]~2_combout\ & (!\Update_Blocks|Mux4~9_combout\)) # (\Update_Blocks|block_index1[4]~2_combout\ & 
-- ((!\Update_Blocks|Mux4~18_combout\)))) # (\Update_Blocks|score_accumulator~0_combout\) ) ) ) # ( !\Update_Blocks|blocks_buffer\(37) & ( !\Update_Blocks|blocks_t~256_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000010111000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux4~9_combout\,
	datab => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	datac => \Update_Blocks|ALT_INV_Mux4~18_combout\,
	datad => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_buffer\(37),
	dataf => \Update_Blocks|ALT_INV_blocks_t~256_combout\,
	combout => \Update_Blocks|blocks_t~19_combout\);

-- Location: LABCELL_X19_Y39_N48
\Update_Blocks|blocks_t~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~20_combout\ = ( !\Update_Blocks|blocks_buffer\(38) & ( \Update_Blocks|blocks_t~257_combout\ & ( ((!\Update_Blocks|block_index1[4]~2_combout\ & (!\Update_Blocks|Mux4~9_combout\)) # (\Update_Blocks|block_index1[4]~2_combout\ & 
-- ((!\Update_Blocks|Mux4~18_combout\)))) # (\Update_Blocks|score_accumulator~0_combout\) ) ) ) # ( !\Update_Blocks|blocks_buffer\(38) & ( !\Update_Blocks|blocks_t~257_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000010111000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux4~9_combout\,
	datab => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	datac => \Update_Blocks|ALT_INV_Mux4~18_combout\,
	datad => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_buffer\(38),
	dataf => \Update_Blocks|ALT_INV_blocks_t~257_combout\,
	combout => \Update_Blocks|blocks_t~20_combout\);

-- Location: LABCELL_X19_Y39_N3
\Update_Blocks|Mux5~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux5~11_combout\ = ( \Update_Blocks|blocks_t~19_combout\ & ( \Update_Blocks|blocks_t~20_combout\ & ( (!\Update_Blocks|block_index2[1]~3_combout\ & (((\Update_Blocks|blocks_t~21_combout\)) # (\Update_Blocks|block_index2[0]~2_combout\))) # 
-- (\Update_Blocks|block_index2[1]~3_combout\ & ((!\Update_Blocks|block_index2[0]~2_combout\) # ((\Update_Blocks|blocks_t~18_combout\)))) ) ) ) # ( !\Update_Blocks|blocks_t~19_combout\ & ( \Update_Blocks|blocks_t~20_combout\ & ( 
-- (!\Update_Blocks|block_index2[1]~3_combout\ & (((\Update_Blocks|blocks_t~21_combout\)) # (\Update_Blocks|block_index2[0]~2_combout\))) # (\Update_Blocks|block_index2[1]~3_combout\ & (\Update_Blocks|block_index2[0]~2_combout\ & 
-- ((\Update_Blocks|blocks_t~18_combout\)))) ) ) ) # ( \Update_Blocks|blocks_t~19_combout\ & ( !\Update_Blocks|blocks_t~20_combout\ & ( (!\Update_Blocks|block_index2[1]~3_combout\ & (!\Update_Blocks|block_index2[0]~2_combout\ & 
-- (\Update_Blocks|blocks_t~21_combout\))) # (\Update_Blocks|block_index2[1]~3_combout\ & ((!\Update_Blocks|block_index2[0]~2_combout\) # ((\Update_Blocks|blocks_t~18_combout\)))) ) ) ) # ( !\Update_Blocks|blocks_t~19_combout\ & ( 
-- !\Update_Blocks|blocks_t~20_combout\ & ( (!\Update_Blocks|block_index2[1]~3_combout\ & (!\Update_Blocks|block_index2[0]~2_combout\ & (\Update_Blocks|blocks_t~21_combout\))) # (\Update_Blocks|block_index2[1]~3_combout\ & 
-- (\Update_Blocks|block_index2[0]~2_combout\ & ((\Update_Blocks|blocks_t~18_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~21_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~18_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~19_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~20_combout\,
	combout => \Update_Blocks|Mux5~11_combout\);

-- Location: MLABCELL_X21_Y40_N27
\Update_Blocks|Mux5~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux5~24_combout\ = ( \Update_Blocks|score_accumulator~1_combout\ & ( \Update_Blocks|Update_Blocks~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Blocks|ALT_INV_Update_Blocks~0_combout\,
	dataf => \Update_Blocks|ALT_INV_score_accumulator~1_combout\,
	combout => \Update_Blocks|Mux5~24_combout\);

-- Location: MLABCELL_X21_Y40_N9
\Update_Blocks|Mux5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux5~25_combout\ = ( !\Update_Blocks|block_index1[1]~5_combout\ & ( (\Update_Blocks|Mux5~24_combout\ & (!\Update_Blocks|block_index2[0]~2_combout\ $ (\Update_Blocks|block_index1[0]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100101000000001010010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	datac => \Update_Blocks|ALT_INV_block_index1[0]~4_combout\,
	datad => \Update_Blocks|ALT_INV_Mux5~24_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index1[1]~5_combout\,
	combout => \Update_Blocks|Mux5~25_combout\);

-- Location: MLABCELL_X21_Y40_N0
\Update_Blocks|Mux5~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux5~27_combout\ = ( \Update_Blocks|block_index2[0]~2_combout\ & ( \Update_Blocks|block_index2[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(44) ) ) ) # ( !\Update_Blocks|block_index2[0]~2_combout\ & ( 
-- \Update_Blocks|block_index2[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(45) ) ) ) # ( \Update_Blocks|block_index2[0]~2_combout\ & ( !\Update_Blocks|block_index2[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(46) ) ) ) # ( 
-- !\Update_Blocks|block_index2[0]~2_combout\ & ( !\Update_Blocks|block_index2[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(47) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000101010101010101011111111000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(46),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(44),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(47),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(45),
	datae => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	combout => \Update_Blocks|Mux5~27_combout\);

-- Location: MLABCELL_X21_Y40_N6
\Update_Blocks|Mux5~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux5~26_combout\ = ( \Update_Blocks|Decoder0~16_combout\ & ( (\Update_Blocks|Mux5~24_combout\ & ((\Update_Blocks|Decoder0~17_combout\) # (\Update_Blocks|block_index2[0]~2_combout\))) ) ) # ( !\Update_Blocks|Decoder0~16_combout\ & ( 
-- (!\Update_Blocks|block_index2[0]~2_combout\ & (\Update_Blocks|Mux5~24_combout\ & \Update_Blocks|Decoder0~17_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000101000011110000010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	datac => \Update_Blocks|ALT_INV_Mux5~24_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~17_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder0~16_combout\,
	combout => \Update_Blocks|Mux5~26_combout\);

-- Location: MLABCELL_X21_Y40_N33
\Update_Blocks|Mux5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux5~13_combout\ = ( \Update_Blocks|Mux5~26_combout\ & ( (\Update_Blocks|Mux5~27_combout\ & ((!\Update_Blocks|Mux4~19_combout\) # ((!\Update_Blocks|block_index2[1]~3_combout\ & !\Update_Blocks|Mux5~25_combout\)))) ) ) # ( 
-- !\Update_Blocks|Mux5~26_combout\ & ( (\Update_Blocks|Mux5~27_combout\ & (((!\Update_Blocks|Mux4~19_combout\) # (!\Update_Blocks|Mux5~25_combout\)) # (\Update_Blocks|block_index2[1]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111101000000001111110100000000111011000000000011101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datab => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	datac => \Update_Blocks|ALT_INV_Mux5~25_combout\,
	datad => \Update_Blocks|ALT_INV_Mux5~27_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux5~26_combout\,
	combout => \Update_Blocks|Mux5~13_combout\);

-- Location: LABCELL_X17_Y40_N51
\Update_Blocks|blocks_t~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~16_combout\ = ( \Update_Blocks|Decoder0~3_combout\ & ( !\Update_Blocks|blocks_buffer\(34) & ( (((!\Update_Blocks|Mux4~9_combout\) # (\Update_Blocks|block_index1[3]~3_combout\)) # (\Update_Blocks|score_accumulator~0_combout\)) # 
-- (\Update_Blocks|block_index1[4]~2_combout\) ) ) ) # ( !\Update_Blocks|Decoder0~3_combout\ & ( !\Update_Blocks|blocks_buffer\(34) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111110111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	datab => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datac => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	datad => \Update_Blocks|ALT_INV_Mux4~9_combout\,
	datae => \Update_Blocks|ALT_INV_Decoder0~3_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(34),
	combout => \Update_Blocks|blocks_t~16_combout\);

-- Location: LABCELL_X17_Y40_N57
\Update_Blocks|blocks_t~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~17_combout\ = ( \Update_Blocks|Decoder0~4_combout\ & ( !\Update_Blocks|blocks_buffer\(35) & ( (((!\Update_Blocks|Mux4~9_combout\) # (\Update_Blocks|block_index1[3]~3_combout\)) # (\Update_Blocks|score_accumulator~0_combout\)) # 
-- (\Update_Blocks|block_index1[4]~2_combout\) ) ) ) # ( !\Update_Blocks|Decoder0~4_combout\ & ( !\Update_Blocks|blocks_buffer\(35) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111110111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	datab => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datac => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	datad => \Update_Blocks|ALT_INV_Mux4~9_combout\,
	datae => \Update_Blocks|ALT_INV_Decoder0~4_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(35),
	combout => \Update_Blocks|blocks_t~17_combout\);

-- Location: LABCELL_X17_Y40_N54
\Update_Blocks|blocks_t~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~14_combout\ = ( \Update_Blocks|Decoder0~0_combout\ & ( !\Update_Blocks|blocks_buffer\(32) & ( (((!\Update_Blocks|Mux4~9_combout\) # (\Update_Blocks|block_index1[3]~3_combout\)) # (\Update_Blocks|score_accumulator~0_combout\)) # 
-- (\Update_Blocks|block_index1[4]~2_combout\) ) ) ) # ( !\Update_Blocks|Decoder0~0_combout\ & ( !\Update_Blocks|blocks_buffer\(32) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111101111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	datab => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datac => \Update_Blocks|ALT_INV_Mux4~9_combout\,
	datad => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	datae => \Update_Blocks|ALT_INV_Decoder0~0_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(32),
	combout => \Update_Blocks|blocks_t~14_combout\);

-- Location: LABCELL_X17_Y40_N48
\Update_Blocks|blocks_t~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~15_combout\ = ( \Update_Blocks|Decoder0~2_combout\ & ( !\Update_Blocks|blocks_buffer\(33) & ( (((!\Update_Blocks|Mux4~9_combout\) # (\Update_Blocks|block_index1[3]~3_combout\)) # (\Update_Blocks|score_accumulator~0_combout\)) # 
-- (\Update_Blocks|block_index1[4]~2_combout\) ) ) ) # ( !\Update_Blocks|Decoder0~2_combout\ & ( !\Update_Blocks|blocks_buffer\(33) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111101111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	datab => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datac => \Update_Blocks|ALT_INV_Mux4~9_combout\,
	datad => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	datae => \Update_Blocks|ALT_INV_Decoder0~2_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(33),
	combout => \Update_Blocks|blocks_t~15_combout\);

-- Location: LABCELL_X17_Y40_N18
\Update_Blocks|Mux5~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux5~10_combout\ = ( \Update_Blocks|blocks_t~14_combout\ & ( \Update_Blocks|blocks_t~15_combout\ & ( ((!\Update_Blocks|block_index2[0]~2_combout\ & ((\Update_Blocks|blocks_t~17_combout\))) # (\Update_Blocks|block_index2[0]~2_combout\ & 
-- (\Update_Blocks|blocks_t~16_combout\))) # (\Update_Blocks|block_index2[1]~3_combout\) ) ) ) # ( !\Update_Blocks|blocks_t~14_combout\ & ( \Update_Blocks|blocks_t~15_combout\ & ( (!\Update_Blocks|block_index2[1]~3_combout\ & 
-- ((!\Update_Blocks|block_index2[0]~2_combout\ & ((\Update_Blocks|blocks_t~17_combout\))) # (\Update_Blocks|block_index2[0]~2_combout\ & (\Update_Blocks|blocks_t~16_combout\)))) # (\Update_Blocks|block_index2[1]~3_combout\ & 
-- (!\Update_Blocks|block_index2[0]~2_combout\)) ) ) ) # ( \Update_Blocks|blocks_t~14_combout\ & ( !\Update_Blocks|blocks_t~15_combout\ & ( (!\Update_Blocks|block_index2[1]~3_combout\ & ((!\Update_Blocks|block_index2[0]~2_combout\ & 
-- ((\Update_Blocks|blocks_t~17_combout\))) # (\Update_Blocks|block_index2[0]~2_combout\ & (\Update_Blocks|blocks_t~16_combout\)))) # (\Update_Blocks|block_index2[1]~3_combout\ & (\Update_Blocks|block_index2[0]~2_combout\)) ) ) ) # ( 
-- !\Update_Blocks|blocks_t~14_combout\ & ( !\Update_Blocks|blocks_t~15_combout\ & ( (!\Update_Blocks|block_index2[1]~3_combout\ & ((!\Update_Blocks|block_index2[0]~2_combout\ & ((\Update_Blocks|blocks_t~17_combout\))) # 
-- (\Update_Blocks|block_index2[0]~2_combout\ & (\Update_Blocks|blocks_t~16_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~16_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~17_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~14_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~15_combout\,
	combout => \Update_Blocks|Mux5~10_combout\);

-- Location: LABCELL_X18_Y40_N36
\Update_Blocks|Mux5~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux5~14_combout\ = ( \Update_Blocks|Mux5~13_combout\ & ( \Update_Blocks|Mux5~10_combout\ & ( (!\Update_Blocks|points_per_block~0_combout\ & ((!\Update_Blocks|block_index2[3]~4_combout\) # ((\Update_Blocks|Mux5~11_combout\)))) # 
-- (\Update_Blocks|points_per_block~0_combout\ & (((\Update_Blocks|Mux5~12_combout\)) # (\Update_Blocks|block_index2[3]~4_combout\))) ) ) ) # ( !\Update_Blocks|Mux5~13_combout\ & ( \Update_Blocks|Mux5~10_combout\ & ( 
-- (!\Update_Blocks|points_per_block~0_combout\ & (\Update_Blocks|block_index2[3]~4_combout\ & ((\Update_Blocks|Mux5~11_combout\)))) # (\Update_Blocks|points_per_block~0_combout\ & (((\Update_Blocks|Mux5~12_combout\)) # 
-- (\Update_Blocks|block_index2[3]~4_combout\))) ) ) ) # ( \Update_Blocks|Mux5~13_combout\ & ( !\Update_Blocks|Mux5~10_combout\ & ( (!\Update_Blocks|points_per_block~0_combout\ & ((!\Update_Blocks|block_index2[3]~4_combout\) # 
-- ((\Update_Blocks|Mux5~11_combout\)))) # (\Update_Blocks|points_per_block~0_combout\ & (!\Update_Blocks|block_index2[3]~4_combout\ & (\Update_Blocks|Mux5~12_combout\))) ) ) ) # ( !\Update_Blocks|Mux5~13_combout\ & ( !\Update_Blocks|Mux5~10_combout\ & ( 
-- (!\Update_Blocks|points_per_block~0_combout\ & (\Update_Blocks|block_index2[3]~4_combout\ & ((\Update_Blocks|Mux5~11_combout\)))) # (\Update_Blocks|points_per_block~0_combout\ & (!\Update_Blocks|block_index2[3]~4_combout\ & 
-- (\Update_Blocks|Mux5~12_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datac => \Update_Blocks|ALT_INV_Mux5~12_combout\,
	datad => \Update_Blocks|ALT_INV_Mux5~11_combout\,
	datae => \Update_Blocks|ALT_INV_Mux5~13_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux5~10_combout\,
	combout => \Update_Blocks|Mux5~14_combout\);

-- Location: LABCELL_X18_Y40_N0
\Update_Blocks|blocks_t~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~25_combout\ = ( !\Update_Blocks|blocks_buffer\(53) & ( \Update_Blocks|blocks_t~260_combout\ & ( ((!\Update_Blocks|block_index1[4]~2_combout\ & (!\Update_Blocks|Mux4~9_combout\)) # (\Update_Blocks|block_index1[4]~2_combout\ & 
-- ((!\Update_Blocks|Mux4~18_combout\)))) # (\Update_Blocks|score_accumulator~0_combout\) ) ) ) # ( !\Update_Blocks|blocks_buffer\(53) & ( !\Update_Blocks|blocks_t~260_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011011111100011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	datab => \Update_Blocks|ALT_INV_Mux4~9_combout\,
	datac => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datad => \Update_Blocks|ALT_INV_Mux4~18_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_buffer\(53),
	dataf => \Update_Blocks|ALT_INV_blocks_t~260_combout\,
	combout => \Update_Blocks|blocks_t~25_combout\);

-- Location: LABCELL_X18_Y40_N30
\Update_Blocks|blocks_t~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~26_combout\ = ( !\Update_Blocks|blocks_buffer\(54) & ( \Update_Blocks|blocks_t~261_combout\ & ( ((!\Update_Blocks|block_index1[4]~2_combout\ & ((!\Update_Blocks|Mux4~9_combout\))) # (\Update_Blocks|block_index1[4]~2_combout\ & 
-- (!\Update_Blocks|Mux4~18_combout\))) # (\Update_Blocks|score_accumulator~0_combout\) ) ) ) # ( !\Update_Blocks|blocks_buffer\(54) & ( !\Update_Blocks|blocks_t~261_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111101010111010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datab => \Update_Blocks|ALT_INV_Mux4~18_combout\,
	datac => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	datad => \Update_Blocks|ALT_INV_Mux4~9_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_buffer\(54),
	dataf => \Update_Blocks|ALT_INV_blocks_t~261_combout\,
	combout => \Update_Blocks|blocks_t~26_combout\);

-- Location: LABCELL_X18_Y40_N3
\Update_Blocks|blocks_t~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~27_combout\ = ( !\Update_Blocks|blocks_buffer\(55) & ( \Update_Blocks|blocks_t~262_combout\ & ( ((!\Update_Blocks|block_index1[4]~2_combout\ & (!\Update_Blocks|Mux4~9_combout\)) # (\Update_Blocks|block_index1[4]~2_combout\ & 
-- ((!\Update_Blocks|Mux4~18_combout\)))) # (\Update_Blocks|score_accumulator~0_combout\) ) ) ) # ( !\Update_Blocks|blocks_buffer\(55) & ( !\Update_Blocks|blocks_t~262_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011011000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	datab => \Update_Blocks|ALT_INV_Mux4~9_combout\,
	datac => \Update_Blocks|ALT_INV_Mux4~18_combout\,
	datad => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_buffer\(55),
	dataf => \Update_Blocks|ALT_INV_blocks_t~262_combout\,
	combout => \Update_Blocks|blocks_t~27_combout\);

-- Location: LABCELL_X18_Y40_N33
\Update_Blocks|blocks_t~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~24_combout\ = ( !\Update_Blocks|blocks_buffer\(52) & ( \Update_Blocks|blocks_t~259_combout\ & ( ((!\Update_Blocks|block_index1[4]~2_combout\ & ((!\Update_Blocks|Mux4~9_combout\))) # (\Update_Blocks|block_index1[4]~2_combout\ & 
-- (!\Update_Blocks|Mux4~18_combout\))) # (\Update_Blocks|score_accumulator~0_combout\) ) ) ) # ( !\Update_Blocks|blocks_buffer\(52) & ( !\Update_Blocks|blocks_t~259_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011110101110111010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datab => \Update_Blocks|ALT_INV_Mux4~18_combout\,
	datac => \Update_Blocks|ALT_INV_Mux4~9_combout\,
	datad => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_buffer\(52),
	dataf => \Update_Blocks|ALT_INV_blocks_t~259_combout\,
	combout => \Update_Blocks|blocks_t~24_combout\);

-- Location: LABCELL_X18_Y40_N18
\Update_Blocks|Mux5~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux5~16_combout\ = ( \Update_Blocks|blocks_t~27_combout\ & ( \Update_Blocks|blocks_t~24_combout\ & ( (!\Update_Blocks|block_index2[0]~2_combout\ & ((!\Update_Blocks|block_index2[1]~3_combout\) # ((\Update_Blocks|blocks_t~25_combout\)))) # 
-- (\Update_Blocks|block_index2[0]~2_combout\ & (((\Update_Blocks|blocks_t~26_combout\)) # (\Update_Blocks|block_index2[1]~3_combout\))) ) ) ) # ( !\Update_Blocks|blocks_t~27_combout\ & ( \Update_Blocks|blocks_t~24_combout\ & ( 
-- (!\Update_Blocks|block_index2[0]~2_combout\ & (\Update_Blocks|block_index2[1]~3_combout\ & (\Update_Blocks|blocks_t~25_combout\))) # (\Update_Blocks|block_index2[0]~2_combout\ & (((\Update_Blocks|blocks_t~26_combout\)) # 
-- (\Update_Blocks|block_index2[1]~3_combout\))) ) ) ) # ( \Update_Blocks|blocks_t~27_combout\ & ( !\Update_Blocks|blocks_t~24_combout\ & ( (!\Update_Blocks|block_index2[0]~2_combout\ & ((!\Update_Blocks|block_index2[1]~3_combout\) # 
-- ((\Update_Blocks|blocks_t~25_combout\)))) # (\Update_Blocks|block_index2[0]~2_combout\ & (!\Update_Blocks|block_index2[1]~3_combout\ & ((\Update_Blocks|blocks_t~26_combout\)))) ) ) ) # ( !\Update_Blocks|blocks_t~27_combout\ & ( 
-- !\Update_Blocks|blocks_t~24_combout\ & ( (!\Update_Blocks|block_index2[0]~2_combout\ & (\Update_Blocks|block_index2[1]~3_combout\ & (\Update_Blocks|blocks_t~25_combout\))) # (\Update_Blocks|block_index2[0]~2_combout\ & 
-- (!\Update_Blocks|block_index2[1]~3_combout\ & ((\Update_Blocks|blocks_t~26_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~25_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~26_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~27_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~24_combout\,
	combout => \Update_Blocks|Mux5~16_combout\);

-- Location: MLABCELL_X21_Y40_N45
\Update_Blocks|Mux5~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux5~28_combout\ = ( \Update_Blocks|Decoder0~14_combout\ & ( (\Update_Blocks|Decoder0~18_combout\ & ((\Update_Blocks|block_index2[0]~2_combout\) # (\Update_Blocks|Decoder0~15_combout\))) ) ) # ( !\Update_Blocks|Decoder0~14_combout\ & ( 
-- (\Update_Blocks|Decoder0~18_combout\ & (\Update_Blocks|Decoder0~15_combout\ & !\Update_Blocks|block_index2[0]~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000000000101010101010000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder0~18_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder0~15_combout\,
	datad => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder0~14_combout\,
	combout => \Update_Blocks|Mux5~28_combout\);

-- Location: MLABCELL_X21_Y38_N3
\Update_Blocks|Mux5~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux5~30_combout\ = ( \Update_Blocks|block_index2[0]~2_combout\ & ( \Update_Blocks|block_index2[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(56) ) ) ) # ( !\Update_Blocks|block_index2[0]~2_combout\ & ( 
-- \Update_Blocks|block_index2[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(57) ) ) ) # ( \Update_Blocks|block_index2[0]~2_combout\ & ( !\Update_Blocks|block_index2[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(58) ) ) ) # ( 
-- !\Update_Blocks|block_index2[0]~2_combout\ & ( !\Update_Blocks|block_index2[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(59) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000110011001100110010101010101010101111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(57),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(58),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(59),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(56),
	datae => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	combout => \Update_Blocks|Mux5~30_combout\);

-- Location: MLABCELL_X21_Y40_N24
\Update_Blocks|Mux5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux5~29_combout\ = ( \Update_Blocks|Decoder0~18_combout\ & ( (\Update_Blocks|block_index1[4]~2_combout\ & ((!\Update_Blocks|block_index2[0]~2_combout\ & ((\Update_Blocks|Decoder0~17_combout\))) # (\Update_Blocks|block_index2[0]~2_combout\ & 
-- (\Update_Blocks|Decoder0~16_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000100010000001100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder0~16_combout\,
	datab => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder0~17_combout\,
	datad => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder0~18_combout\,
	combout => \Update_Blocks|Mux5~29_combout\);

-- Location: MLABCELL_X21_Y40_N15
\Update_Blocks|Mux5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux5~17_combout\ = ( \Update_Blocks|Mux4~19_combout\ & ( (\Update_Blocks|Mux5~30_combout\ & ((!\Update_Blocks|block_index2[1]~3_combout\ & (!\Update_Blocks|Mux5~28_combout\)) # (\Update_Blocks|block_index2[1]~3_combout\ & 
-- ((!\Update_Blocks|Mux5~29_combout\))))) ) ) # ( !\Update_Blocks|Mux4~19_combout\ & ( \Update_Blocks|Mux5~30_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001101000010000000110100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datab => \Update_Blocks|ALT_INV_Mux5~28_combout\,
	datac => \Update_Blocks|ALT_INV_Mux5~30_combout\,
	datad => \Update_Blocks|ALT_INV_Mux5~29_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	combout => \Update_Blocks|Mux5~17_combout\);

-- Location: LABCELL_X19_Y38_N18
\Update_Blocks|blocks_t~267\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~267_combout\ = ( !\Update_Blocks|block_index1[4]~2_combout\ & ( (!\Update_Blocks|blocks_buffer\(48) & (((!\Update_Blocks|Mux4~9_combout\) # ((!\Update_Blocks|Decoder0~10_combout\) # (\Update_Blocks|block_index1[3]~3_combout\))) # 
-- (\Update_Blocks|score_accumulator~0_combout\))) ) ) # ( \Update_Blocks|block_index1[4]~2_combout\ & ( (!\Update_Blocks|blocks_buffer\(48) & (((!\Update_Blocks|Mux4~18_combout\) # ((!\Update_Blocks|Decoder0~10_combout\) # 
-- (\Update_Blocks|block_index1[3]~3_combout\))) # (\Update_Blocks|score_accumulator~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1100110011000100110011001100010011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(48),
	datac => \Update_Blocks|ALT_INV_Mux4~18_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~10_combout\,
	datae => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	datag => \Update_Blocks|ALT_INV_Mux4~9_combout\,
	combout => \Update_Blocks|blocks_t~267_combout\);

-- Location: LABCELL_X19_Y38_N12
\Update_Blocks|blocks_t~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~22_combout\ = ( \Update_Blocks|Decoder0~2_combout\ & ( !\Update_Blocks|blocks_buffer\(49) & ( ((!\Update_Blocks|block_index1[4]~2_combout\) # ((!\Update_Blocks|Mux4~18_combout\) # (\Update_Blocks|score_accumulator~0_combout\))) # 
-- (\Update_Blocks|block_index1[3]~3_combout\) ) ) ) # ( !\Update_Blocks|Decoder0~2_combout\ & ( !\Update_Blocks|blocks_buffer\(49) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111101111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	datab => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	datac => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datad => \Update_Blocks|ALT_INV_Mux4~18_combout\,
	datae => \Update_Blocks|ALT_INV_Decoder0~2_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(49),
	combout => \Update_Blocks|blocks_t~22_combout\);

-- Location: LABCELL_X19_Y38_N0
\Update_Blocks|blocks_t~263\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~263_combout\ = ( !\Update_Blocks|block_index1[4]~2_combout\ & ( (!\Update_Blocks|blocks_buffer\(51) & (((!\Update_Blocks|Decoder0~11_combout\) # ((!\Update_Blocks|Mux4~9_combout\) # (\Update_Blocks|block_index1[3]~3_combout\))) # 
-- (\Update_Blocks|score_accumulator~0_combout\))) ) ) # ( \Update_Blocks|block_index1[4]~2_combout\ & ( (!\Update_Blocks|blocks_buffer\(51) & (((!\Update_Blocks|Decoder0~11_combout\) # ((!\Update_Blocks|Mux4~18_combout\) # 
-- (\Update_Blocks|block_index1[3]~3_combout\))) # (\Update_Blocks|score_accumulator~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1111110100000000111111010000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datab => \Update_Blocks|ALT_INV_Decoder0~11_combout\,
	datac => \Update_Blocks|ALT_INV_Mux4~18_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(51),
	datae => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	datag => \Update_Blocks|ALT_INV_Mux4~9_combout\,
	combout => \Update_Blocks|blocks_t~263_combout\);

-- Location: LABCELL_X19_Y38_N15
\Update_Blocks|blocks_t~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~23_combout\ = ( \Update_Blocks|Decoder0~3_combout\ & ( !\Update_Blocks|blocks_buffer\(50) & ( ((!\Update_Blocks|block_index1[4]~2_combout\) # ((!\Update_Blocks|Mux4~18_combout\) # (\Update_Blocks|score_accumulator~0_combout\))) # 
-- (\Update_Blocks|block_index1[3]~3_combout\) ) ) ) # ( !\Update_Blocks|Decoder0~3_combout\ & ( !\Update_Blocks|blocks_buffer\(50) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111011111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	datab => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	datac => \Update_Blocks|ALT_INV_Mux4~18_combout\,
	datad => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datae => \Update_Blocks|ALT_INV_Decoder0~3_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(50),
	combout => \Update_Blocks|blocks_t~23_combout\);

-- Location: LABCELL_X19_Y38_N54
\Update_Blocks|Mux5~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux5~15_combout\ = ( \Update_Blocks|blocks_t~263_combout\ & ( \Update_Blocks|blocks_t~23_combout\ & ( (!\Update_Blocks|block_index2[1]~3_combout\) # ((!\Update_Blocks|block_index2[0]~2_combout\ & ((\Update_Blocks|blocks_t~22_combout\))) # 
-- (\Update_Blocks|block_index2[0]~2_combout\ & (\Update_Blocks|blocks_t~267_combout\))) ) ) ) # ( !\Update_Blocks|blocks_t~263_combout\ & ( \Update_Blocks|blocks_t~23_combout\ & ( (!\Update_Blocks|block_index2[0]~2_combout\ & 
-- (\Update_Blocks|block_index2[1]~3_combout\ & ((\Update_Blocks|blocks_t~22_combout\)))) # (\Update_Blocks|block_index2[0]~2_combout\ & ((!\Update_Blocks|block_index2[1]~3_combout\) # ((\Update_Blocks|blocks_t~267_combout\)))) ) ) ) # ( 
-- \Update_Blocks|blocks_t~263_combout\ & ( !\Update_Blocks|blocks_t~23_combout\ & ( (!\Update_Blocks|block_index2[0]~2_combout\ & ((!\Update_Blocks|block_index2[1]~3_combout\) # ((\Update_Blocks|blocks_t~22_combout\)))) # 
-- (\Update_Blocks|block_index2[0]~2_combout\ & (\Update_Blocks|block_index2[1]~3_combout\ & (\Update_Blocks|blocks_t~267_combout\))) ) ) ) # ( !\Update_Blocks|blocks_t~263_combout\ & ( !\Update_Blocks|blocks_t~23_combout\ & ( 
-- (\Update_Blocks|block_index2[1]~3_combout\ & ((!\Update_Blocks|block_index2[0]~2_combout\ & ((\Update_Blocks|blocks_t~22_combout\))) # (\Update_Blocks|block_index2[0]~2_combout\ & (\Update_Blocks|blocks_t~267_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~267_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~22_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~263_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~23_combout\,
	combout => \Update_Blocks|Mux5~15_combout\);

-- Location: LABCELL_X18_Y40_N12
\Update_Blocks|Mux5~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux5~18_combout\ = ( \Update_Blocks|Mux5~15_combout\ & ( (!\Update_Blocks|points_per_block~0_combout\ & (\Update_Blocks|block_index2[3]~4_combout\ & (\Update_Blocks|Mux5~16_combout\))) # (\Update_Blocks|points_per_block~0_combout\ & 
-- (((\Update_Blocks|Mux5~17_combout\)) # (\Update_Blocks|block_index2[3]~4_combout\))) ) ) # ( !\Update_Blocks|Mux5~15_combout\ & ( (!\Update_Blocks|points_per_block~0_combout\ & (\Update_Blocks|block_index2[3]~4_combout\ & 
-- (\Update_Blocks|Mux5~16_combout\))) # (\Update_Blocks|points_per_block~0_combout\ & (!\Update_Blocks|block_index2[3]~4_combout\ & ((\Update_Blocks|Mux5~17_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000000100100011000010011010101110001001101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datac => \Update_Blocks|ALT_INV_Mux5~16_combout\,
	datad => \Update_Blocks|ALT_INV_Mux5~17_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux5~15_combout\,
	combout => \Update_Blocks|Mux5~18_combout\);

-- Location: LABCELL_X18_Y40_N6
\Update_Blocks|Mux5~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux5~19_combout\ = ( \Update_Blocks|Mux5~14_combout\ & ( \Update_Blocks|Mux5~18_combout\ & ( (!\Update_Blocks|block_index2[5]~6_combout\) # ((!\Update_Blocks|points_per_block~1_combout\ & (\Update_Blocks|Mux5~9_combout\)) # 
-- (\Update_Blocks|points_per_block~1_combout\ & ((\Update_Blocks|Mux5~4_combout\)))) ) ) ) # ( !\Update_Blocks|Mux5~14_combout\ & ( \Update_Blocks|Mux5~18_combout\ & ( (!\Update_Blocks|block_index2[5]~6_combout\ & 
-- (((!\Update_Blocks|points_per_block~1_combout\)))) # (\Update_Blocks|block_index2[5]~6_combout\ & ((!\Update_Blocks|points_per_block~1_combout\ & (\Update_Blocks|Mux5~9_combout\)) # (\Update_Blocks|points_per_block~1_combout\ & 
-- ((\Update_Blocks|Mux5~4_combout\))))) ) ) ) # ( \Update_Blocks|Mux5~14_combout\ & ( !\Update_Blocks|Mux5~18_combout\ & ( (!\Update_Blocks|block_index2[5]~6_combout\ & (((\Update_Blocks|points_per_block~1_combout\)))) # 
-- (\Update_Blocks|block_index2[5]~6_combout\ & ((!\Update_Blocks|points_per_block~1_combout\ & (\Update_Blocks|Mux5~9_combout\)) # (\Update_Blocks|points_per_block~1_combout\ & ((\Update_Blocks|Mux5~4_combout\))))) ) ) ) # ( !\Update_Blocks|Mux5~14_combout\ 
-- & ( !\Update_Blocks|Mux5~18_combout\ & ( (\Update_Blocks|block_index2[5]~6_combout\ & ((!\Update_Blocks|points_per_block~1_combout\ & (\Update_Blocks|Mux5~9_combout\)) # (\Update_Blocks|points_per_block~1_combout\ & ((\Update_Blocks|Mux5~4_combout\))))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux5~9_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	datac => \Update_Blocks|ALT_INV_Mux5~4_combout\,
	datad => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	datae => \Update_Blocks|ALT_INV_Mux5~14_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux5~18_combout\,
	combout => \Update_Blocks|Mux5~19_combout\);

-- Location: LABCELL_X13_Y41_N9
\Update_Blocks|blocks_t~157\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~157_combout\ = ( \Update_Blocks|Decoder1~4_combout\ & ( (!\Update_Blocks|Equal1~0_combout\ & \Update_Blocks|Mux5~19_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datac => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder1~4_combout\,
	combout => \Update_Blocks|blocks_t~157_combout\);

-- Location: LABCELL_X13_Y41_N24
\Update_Blocks|blocks_t~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~92_combout\ = ( \Update_Blocks|Mux6~4_combout\ & ( !\Update_Blocks|blocks_buffer\(4) & ( (!\Update_Blocks|blocks_t~157_combout\ & (!\Update_Blocks|Decoder0~22_combout\ & ((!\Update_Blocks|blocks_t~156_combout\) # 
-- (\Update_Blocks|Equal2~0_combout\)))) ) ) ) # ( !\Update_Blocks|Mux6~4_combout\ & ( !\Update_Blocks|blocks_buffer\(4) & ( (!\Update_Blocks|blocks_t~157_combout\ & !\Update_Blocks|Decoder0~22_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000100000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_t~156_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_t~157_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder0~22_combout\,
	datad => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datae => \Update_Blocks|ALT_INV_Mux6~4_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(4),
	combout => \Update_Blocks|blocks_t~92_combout\);

-- Location: LABCELL_X13_Y41_N12
\Update_Blocks|blocks_buffer~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~4_combout\ = ( \Update_Blocks|blocks_t~92_combout\ & ( (\Update_Blocks|Mux7~19_combout\ & (\rst_blocks~0_combout\ & (\Update_Blocks|Decoder3~4_combout\ & !\Update_Blocks|Update_Blocks~1_combout\))) ) ) # ( 
-- !\Update_Blocks|blocks_t~92_combout\ & ( \rst_blocks~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	datab => \ALT_INV_rst_blocks~0_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder3~4_combout\,
	datad => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~92_combout\,
	combout => \Update_Blocks|blocks_buffer~4_combout\);

-- Location: FF_X13_Y41_N14
\Update_Blocks|blocks_buffer[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~4_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(4));

-- Location: LABCELL_X22_Y39_N0
\rtl~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~34_combout\ = ( \Update_Blocks|Add7~2_combout\ & ( \Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(4) ) ) ) # ( !\Update_Blocks|Add7~2_combout\ & ( \Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(6) ) ) ) # ( 
-- \Update_Blocks|Add7~2_combout\ & ( !\Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(5) ) ) ) # ( !\Update_Blocks|Add7~2_combout\ & ( !\Update_Blocks|Add7~3_combout\ & ( !\Update_Blocks|blocks_buffer\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000110011001100110011110000111100001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(4),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(5),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(6),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(7),
	datae => \Update_Blocks|ALT_INV_Add7~2_combout\,
	dataf => \Update_Blocks|ALT_INV_Add7~3_combout\,
	combout => \rtl~34_combout\);

-- Location: LABCELL_X23_Y40_N24
\Update_Blocks|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux1~2_combout\ = ( \rtl~36_combout\ & ( \Update_Blocks|Add12~0_combout\ & ( (!\Update_Blocks|Add12~1_combout\ & (\rtl~34_combout\)) # (\Update_Blocks|Add12~1_combout\ & ((\rtl~38_combout\))) ) ) ) # ( !\rtl~36_combout\ & ( 
-- \Update_Blocks|Add12~0_combout\ & ( (!\Update_Blocks|Add12~1_combout\ & (\rtl~34_combout\)) # (\Update_Blocks|Add12~1_combout\ & ((\rtl~38_combout\))) ) ) ) # ( \rtl~36_combout\ & ( !\Update_Blocks|Add12~0_combout\ & ( (\rtl~32_combout\) # 
-- (\Update_Blocks|Add12~1_combout\) ) ) ) # ( !\rtl~36_combout\ & ( !\Update_Blocks|Add12~0_combout\ & ( (!\Update_Blocks|Add12~1_combout\ & \rtl~32_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add12~1_combout\,
	datab => \ALT_INV_rtl~34_combout\,
	datac => \ALT_INV_rtl~32_combout\,
	datad => \ALT_INV_rtl~38_combout\,
	datae => \ALT_INV_rtl~36_combout\,
	dataf => \Update_Blocks|ALT_INV_Add12~0_combout\,
	combout => \Update_Blocks|Mux1~2_combout\);

-- Location: LABCELL_X24_Y39_N6
\Update_Blocks|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux1~0_combout\ = ( \rtl~27_combout\ & ( \Update_Blocks|Add12~1_combout\ & ( (!\Update_Blocks|Add12~0_combout\ & (\rtl~29_combout\)) # (\Update_Blocks|Add12~0_combout\ & ((\rtl~31_combout\))) ) ) ) # ( !\rtl~27_combout\ & ( 
-- \Update_Blocks|Add12~1_combout\ & ( (!\Update_Blocks|Add12~0_combout\ & (\rtl~29_combout\)) # (\Update_Blocks|Add12~0_combout\ & ((\rtl~31_combout\))) ) ) ) # ( \rtl~27_combout\ & ( !\Update_Blocks|Add12~1_combout\ & ( (\Update_Blocks|Add12~0_combout\) # 
-- (\rtl~25_combout\) ) ) ) # ( !\rtl~27_combout\ & ( !\Update_Blocks|Add12~1_combout\ & ( (\rtl~25_combout\ & !\Update_Blocks|Add12~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~29_combout\,
	datab => \ALT_INV_rtl~31_combout\,
	datac => \ALT_INV_rtl~25_combout\,
	datad => \Update_Blocks|ALT_INV_Add12~0_combout\,
	datae => \ALT_INV_rtl~27_combout\,
	dataf => \Update_Blocks|ALT_INV_Add12~1_combout\,
	combout => \Update_Blocks|Mux1~0_combout\);

-- Location: LABCELL_X22_Y40_N54
\Update_Blocks|Mux1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux1~3_combout\ = ( \rtl~33_combout\ & ( \Update_Blocks|Add12~0_combout\ & ( (!\Update_Blocks|Add12~1_combout\ & (\rtl~35_combout\)) # (\Update_Blocks|Add12~1_combout\ & ((\rtl~39_combout\))) ) ) ) # ( !\rtl~33_combout\ & ( 
-- \Update_Blocks|Add12~0_combout\ & ( (!\Update_Blocks|Add12~1_combout\ & (\rtl~35_combout\)) # (\Update_Blocks|Add12~1_combout\ & ((\rtl~39_combout\))) ) ) ) # ( \rtl~33_combout\ & ( !\Update_Blocks|Add12~0_combout\ & ( (!\Update_Blocks|Add12~1_combout\) # 
-- (\rtl~37_combout\) ) ) ) # ( !\rtl~33_combout\ & ( !\Update_Blocks|Add12~0_combout\ & ( (\rtl~37_combout\ & \Update_Blocks|Add12~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~35_combout\,
	datab => \ALT_INV_rtl~39_combout\,
	datac => \ALT_INV_rtl~37_combout\,
	datad => \Update_Blocks|ALT_INV_Add12~1_combout\,
	datae => \ALT_INV_rtl~33_combout\,
	dataf => \Update_Blocks|ALT_INV_Add12~0_combout\,
	combout => \Update_Blocks|Mux1~3_combout\);

-- Location: MLABCELL_X21_Y39_N24
\Update_Blocks|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux1~1_combout\ = ( \Update_Blocks|Add12~1_combout\ & ( \rtl~30_combout\ & ( !\Update_Blocks|Add7~5_combout\ $ (\Update_Blocks|Add10~0_combout\) ) ) ) # ( !\Update_Blocks|Add12~1_combout\ & ( \rtl~30_combout\ & ( (!\rtl~28_combout\ & 
-- (\rtl~26_combout\ & (!\Update_Blocks|Add7~5_combout\ $ (\Update_Blocks|Add10~0_combout\)))) # (\rtl~28_combout\ & ((!\Update_Blocks|Add7~5_combout\ $ (!\Update_Blocks|Add10~0_combout\)) # (\rtl~26_combout\))) ) ) ) # ( !\Update_Blocks|Add12~1_combout\ & ( 
-- !\rtl~30_combout\ & ( (!\rtl~28_combout\ & (\rtl~26_combout\ & (!\Update_Blocks|Add7~5_combout\ $ (\Update_Blocks|Add10~0_combout\)))) # (\rtl~28_combout\ & ((!\Update_Blocks|Add7~5_combout\ $ (!\Update_Blocks|Add10~0_combout\)) # (\rtl~26_combout\))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110101000111000000000000000000011101010001111100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~28_combout\,
	datab => \Update_Blocks|ALT_INV_Add7~5_combout\,
	datac => \ALT_INV_rtl~26_combout\,
	datad => \Update_Blocks|ALT_INV_Add10~0_combout\,
	datae => \Update_Blocks|ALT_INV_Add12~1_combout\,
	dataf => \ALT_INV_rtl~30_combout\,
	combout => \Update_Blocks|Mux1~1_combout\);

-- Location: LABCELL_X22_Y40_N12
\Update_Blocks|Mux1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux1~4_combout\ = ( \Update_Blocks|Mux1~3_combout\ & ( \Update_Blocks|Mux1~1_combout\ & ( (!\Update_Blocks|Add12~2_combout\) # ((!\Update_Blocks|Add12~3_combout\ & (\Update_Blocks|Mux1~2_combout\)) # (\Update_Blocks|Add12~3_combout\ & 
-- ((\Update_Blocks|Mux1~0_combout\)))) ) ) ) # ( !\Update_Blocks|Mux1~3_combout\ & ( \Update_Blocks|Mux1~1_combout\ & ( (!\Update_Blocks|Add12~3_combout\ & (\Update_Blocks|Mux1~2_combout\ & (\Update_Blocks|Add12~2_combout\))) # 
-- (\Update_Blocks|Add12~3_combout\ & (((!\Update_Blocks|Add12~2_combout\) # (\Update_Blocks|Mux1~0_combout\)))) ) ) ) # ( \Update_Blocks|Mux1~3_combout\ & ( !\Update_Blocks|Mux1~1_combout\ & ( (!\Update_Blocks|Add12~3_combout\ & 
-- (((!\Update_Blocks|Add12~2_combout\)) # (\Update_Blocks|Mux1~2_combout\))) # (\Update_Blocks|Add12~3_combout\ & (((\Update_Blocks|Add12~2_combout\ & \Update_Blocks|Mux1~0_combout\)))) ) ) ) # ( !\Update_Blocks|Mux1~3_combout\ & ( 
-- !\Update_Blocks|Mux1~1_combout\ & ( (\Update_Blocks|Add12~2_combout\ & ((!\Update_Blocks|Add12~3_combout\ & (\Update_Blocks|Mux1~2_combout\)) # (\Update_Blocks|Add12~3_combout\ & ((\Update_Blocks|Mux1~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add12~3_combout\,
	datab => \Update_Blocks|ALT_INV_Mux1~2_combout\,
	datac => \Update_Blocks|ALT_INV_Add12~2_combout\,
	datad => \Update_Blocks|ALT_INV_Mux1~0_combout\,
	datae => \Update_Blocks|ALT_INV_Mux1~3_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux1~1_combout\,
	combout => \Update_Blocks|Mux1~4_combout\);

-- Location: LABCELL_X22_Y40_N21
\Update_Blocks|block_index2[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|block_index2[1]~5_combout\ = ( \Update_Blocks|Mux1~4_combout\ & ( (!\Update_Blocks|block_index2[1]~0_combout\ & (\Update_Blocks|block_index2[1]~1_combout\ & !\Update_Blocks|Add5~17_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000000000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[1]~0_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[1]~1_combout\,
	datad => \Update_Blocks|ALT_INV_Add5~17_sumout\,
	dataf => \Update_Blocks|ALT_INV_Mux1~4_combout\,
	combout => \Update_Blocks|block_index2[1]~5_combout\);

-- Location: LABCELL_X18_Y40_N15
\Update_Blocks|block_index2[5]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|block_index2[5]~6_combout\ = ( \Update_Blocks|block_index2[1]~5_combout\ & ( !\Update_Blocks|Add12~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Blocks|ALT_INV_Add12~1_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[1]~5_combout\,
	combout => \Update_Blocks|block_index2[5]~6_combout\);

-- Location: LABCELL_X17_Y38_N30
\Update_Blocks|Decoder1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder1~33_combout\ = ( \Update_Blocks|block_index2[1]~3_combout\ & ( \Update_Blocks|points_per_block~1_combout\ & ( (!\Update_Blocks|block_index2[5]~6_combout\ & (\Update_Blocks|block_index2[3]~4_combout\ & 
-- (\Update_Blocks|points_per_block~0_combout\ & !\Update_Blocks|block_index2[0]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	datab => \Update_Blocks|ALT_INV_block_index2[3]~4_combout\,
	datac => \Update_Blocks|ALT_INV_points_per_block~0_combout\,
	datad => \Update_Blocks|ALT_INV_block_index2[0]~2_combout\,
	datae => \Update_Blocks|ALT_INV_block_index2[1]~3_combout\,
	dataf => \Update_Blocks|ALT_INV_points_per_block~1_combout\,
	combout => \Update_Blocks|Decoder1~33_combout\);

-- Location: LABCELL_X12_Y37_N0
\Update_Blocks|blocks_t~208\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~208_combout\ = ( !\Update_Blocks|Equal1~0_combout\ & ( (\Update_Blocks|Decoder1~33_combout\ & \Update_Blocks|Mux5~19_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Decoder1~33_combout\,
	datad => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	combout => \Update_Blocks|blocks_t~208_combout\);

-- Location: LABCELL_X13_Y37_N51
\Update_Blocks|blocks_t~207\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~207_combout\ = ( \Update_Blocks|block_index3[1]~2_combout\ & ( !\Update_Blocks|block_index3[5]~5_combout\ & ( (!\Update_Blocks|block_index3[0]~1_combout\ & (\Update_Blocks|LessThan22~0_combout\ & 
-- (\Update_Blocks|block_index3[3]~3_combout\ & \Update_Blocks|block_index3[4]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	datab => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	datad => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datae => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	combout => \Update_Blocks|blocks_t~207_combout\);

-- Location: LABCELL_X12_Y37_N24
\Update_Blocks|blocks_t~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~121_combout\ = ( \Update_Blocks|blocks_t~207_combout\ & ( \Update_Blocks|Mux6~14_combout\ & ( (!\Update_Blocks|blocks_t~208_combout\ & (\Update_Blocks|Equal2~0_combout\ & (!\Update_Blocks|blocks_buffer\(33) & 
-- !\Update_Blocks|Decoder0~41_combout\))) ) ) ) # ( !\Update_Blocks|blocks_t~207_combout\ & ( \Update_Blocks|Mux6~14_combout\ & ( (!\Update_Blocks|blocks_t~208_combout\ & (!\Update_Blocks|blocks_buffer\(33) & !\Update_Blocks|Decoder0~41_combout\)) ) ) ) # ( 
-- \Update_Blocks|blocks_t~207_combout\ & ( !\Update_Blocks|Mux6~14_combout\ & ( (!\Update_Blocks|blocks_t~208_combout\ & (!\Update_Blocks|blocks_buffer\(33) & !\Update_Blocks|Decoder0~41_combout\)) ) ) ) # ( !\Update_Blocks|blocks_t~207_combout\ & ( 
-- !\Update_Blocks|Mux6~14_combout\ & ( (!\Update_Blocks|blocks_t~208_combout\ & (!\Update_Blocks|blocks_buffer\(33) & !\Update_Blocks|Decoder0~41_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000010100000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_t~208_combout\,
	datab => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(33),
	datad => \Update_Blocks|ALT_INV_Decoder0~41_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~207_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux6~14_combout\,
	combout => \Update_Blocks|blocks_t~121_combout\);

-- Location: LABCELL_X9_Y38_N18
\Update_Blocks|Decoder3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~33_combout\ = ( \Update_Blocks|block_index4[3]~3_combout\ & ( !\Update_Blocks|block_index4[5]~5_combout\ & ( (\Update_Blocks|block_index4[4]~4_combout\ & (!\Update_Blocks|block_index4[0]~1_combout\ & 
-- (\Update_Blocks|LessThan26~0_combout\ & \Update_Blocks|block_index4[1]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datac => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datae => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	combout => \Update_Blocks|Decoder3~33_combout\);

-- Location: LABCELL_X12_Y37_N33
\Update_Blocks|blocks_buffer~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~33_combout\ = ( \Update_Blocks|Decoder3~33_combout\ & ( \Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & ((!\Update_Blocks|Update_Blocks~1_combout\) # (!\Update_Blocks|blocks_t~121_combout\))) ) ) ) # ( 
-- !\Update_Blocks|Decoder3~33_combout\ & ( \Update_Blocks|Mux7~19_combout\ & ( (!\Update_Blocks|blocks_t~121_combout\ & \rst_blocks~0_combout\) ) ) ) # ( \Update_Blocks|Decoder3~33_combout\ & ( !\Update_Blocks|Mux7~19_combout\ & ( 
-- (!\Update_Blocks|blocks_t~121_combout\ & \rst_blocks~0_combout\) ) ) ) # ( !\Update_Blocks|Decoder3~33_combout\ & ( !\Update_Blocks|Mux7~19_combout\ & ( (!\Update_Blocks|blocks_t~121_combout\ & \rst_blocks~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~121_combout\,
	datad => \ALT_INV_rst_blocks~0_combout\,
	datae => \Update_Blocks|ALT_INV_Decoder3~33_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	combout => \Update_Blocks|blocks_buffer~33_combout\);

-- Location: FF_X12_Y37_N35
\Update_Blocks|blocks_buffer[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~33_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(33));

-- Location: LABCELL_X23_Y40_N33
\Update_Blocks|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux2~2_combout\ = ( \Update_Blocks|Add14~0_combout\ & ( \Update_Blocks|Add14~1_combout\ & ( !\Update_Blocks|blocks_buffer\(32) ) ) ) # ( !\Update_Blocks|Add14~0_combout\ & ( \Update_Blocks|Add14~1_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(33) ) ) ) # ( \Update_Blocks|Add14~0_combout\ & ( !\Update_Blocks|Add14~1_combout\ & ( !\Update_Blocks|blocks_buffer\(34) ) ) ) # ( !\Update_Blocks|Add14~0_combout\ & ( !\Update_Blocks|Add14~1_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(35) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111111110000000010101010101010101100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(33),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(32),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(35),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(34),
	datae => \Update_Blocks|ALT_INV_Add14~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Add14~1_combout\,
	combout => \Update_Blocks|Mux2~2_combout\);

-- Location: LABCELL_X22_Y37_N9
\Update_Blocks|Mux2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux2~3_combout\ = ( \Update_Blocks|blocks_buffer\(39) & ( \Update_Blocks|blocks_buffer\(37) & ( (\Update_Blocks|Add14~0_combout\ & ((!\Update_Blocks|Add14~1_combout\ & (!\Update_Blocks|blocks_buffer\(38))) # (\Update_Blocks|Add14~1_combout\ 
-- & ((!\Update_Blocks|blocks_buffer\(36)))))) ) ) ) # ( !\Update_Blocks|blocks_buffer\(39) & ( \Update_Blocks|blocks_buffer\(37) & ( (!\Update_Blocks|Add14~0_combout\ & (!\Update_Blocks|Add14~1_combout\)) # (\Update_Blocks|Add14~0_combout\ & 
-- ((!\Update_Blocks|Add14~1_combout\ & (!\Update_Blocks|blocks_buffer\(38))) # (\Update_Blocks|Add14~1_combout\ & ((!\Update_Blocks|blocks_buffer\(36)))))) ) ) ) # ( \Update_Blocks|blocks_buffer\(39) & ( !\Update_Blocks|blocks_buffer\(37) & ( 
-- (!\Update_Blocks|Add14~0_combout\ & (\Update_Blocks|Add14~1_combout\)) # (\Update_Blocks|Add14~0_combout\ & ((!\Update_Blocks|Add14~1_combout\ & (!\Update_Blocks|blocks_buffer\(38))) # (\Update_Blocks|Add14~1_combout\ & 
-- ((!\Update_Blocks|blocks_buffer\(36)))))) ) ) ) # ( !\Update_Blocks|blocks_buffer\(39) & ( !\Update_Blocks|blocks_buffer\(37) & ( (!\Update_Blocks|Add14~0_combout\) # ((!\Update_Blocks|Add14~1_combout\ & (!\Update_Blocks|blocks_buffer\(38))) # 
-- (\Update_Blocks|Add14~1_combout\ & ((!\Update_Blocks|blocks_buffer\(36))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101111101010011100110110001011011001110010000101000101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add14~0_combout\,
	datab => \Update_Blocks|ALT_INV_Add14~1_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(38),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(36),
	datae => \Update_Blocks|ALT_INV_blocks_buffer\(39),
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(37),
	combout => \Update_Blocks|Mux2~3_combout\);

-- Location: LABCELL_X23_Y41_N42
\Update_Blocks|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux2~1_combout\ = ( \Update_Blocks|blocks_buffer\(7) & ( \Update_Blocks|blocks_buffer\(5) & ( (\Update_Blocks|Add14~0_combout\ & ((!\Update_Blocks|Add14~1_combout\ & (!\Update_Blocks|blocks_buffer\(6))) # (\Update_Blocks|Add14~1_combout\ & 
-- ((!\Update_Blocks|blocks_buffer\(4)))))) ) ) ) # ( !\Update_Blocks|blocks_buffer\(7) & ( \Update_Blocks|blocks_buffer\(5) & ( (!\Update_Blocks|Add14~1_combout\ & ((!\Update_Blocks|blocks_buffer\(6)) # ((!\Update_Blocks|Add14~0_combout\)))) # 
-- (\Update_Blocks|Add14~1_combout\ & (((\Update_Blocks|Add14~0_combout\ & !\Update_Blocks|blocks_buffer\(4))))) ) ) ) # ( \Update_Blocks|blocks_buffer\(7) & ( !\Update_Blocks|blocks_buffer\(5) & ( (!\Update_Blocks|Add14~1_combout\ & 
-- (!\Update_Blocks|blocks_buffer\(6) & (\Update_Blocks|Add14~0_combout\))) # (\Update_Blocks|Add14~1_combout\ & (((!\Update_Blocks|Add14~0_combout\) # (!\Update_Blocks|blocks_buffer\(4))))) ) ) ) # ( !\Update_Blocks|blocks_buffer\(7) & ( 
-- !\Update_Blocks|blocks_buffer\(5) & ( (!\Update_Blocks|Add14~0_combout\) # ((!\Update_Blocks|Add14~1_combout\ & (!\Update_Blocks|blocks_buffer\(6))) # (\Update_Blocks|Add14~1_combout\ & ((!\Update_Blocks|blocks_buffer\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101111111000001110110011100011001011110010000000101100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(6),
	datab => \Update_Blocks|ALT_INV_Add14~1_combout\,
	datac => \Update_Blocks|ALT_INV_Add14~0_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(4),
	datae => \Update_Blocks|ALT_INV_blocks_buffer\(7),
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(5),
	combout => \Update_Blocks|Mux2~1_combout\);

-- Location: MLABCELL_X21_Y37_N42
\Update_Blocks|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux2~0_combout\ = ( \Update_Blocks|Add14~1_combout\ & ( \Update_Blocks|blocks_buffer\(0) & ( (!\Update_Blocks|blocks_buffer\(1) & !\Update_Blocks|Add14~0_combout\) ) ) ) # ( !\Update_Blocks|Add14~1_combout\ & ( 
-- \Update_Blocks|blocks_buffer\(0) & ( (!\Update_Blocks|Add14~0_combout\ & ((!\Update_Blocks|blocks_buffer\(3)))) # (\Update_Blocks|Add14~0_combout\ & (!\Update_Blocks|blocks_buffer\(2))) ) ) ) # ( \Update_Blocks|Add14~1_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(0) & ( (!\Update_Blocks|blocks_buffer\(1)) # (\Update_Blocks|Add14~0_combout\) ) ) ) # ( !\Update_Blocks|Add14~1_combout\ & ( !\Update_Blocks|blocks_buffer\(0) & ( (!\Update_Blocks|Add14~0_combout\ & 
-- ((!\Update_Blocks|blocks_buffer\(3)))) # (\Update_Blocks|Add14~0_combout\ & (!\Update_Blocks|blocks_buffer\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000001100101011111010111111111100000011001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(1),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(2),
	datac => \Update_Blocks|ALT_INV_Add14~0_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(3),
	datae => \Update_Blocks|ALT_INV_Add14~1_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(0),
	combout => \Update_Blocks|Mux2~0_combout\);

-- Location: LABCELL_X22_Y41_N42
\Update_Blocks|Mux2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux2~4_combout\ = ( \Update_Blocks|Mux2~0_combout\ & ( \Update_Blocks|Add16~5_sumout\ & ( (!\Update_Blocks|Add16~1_sumout\ & (\Update_Blocks|Mux2~2_combout\)) # (\Update_Blocks|Add16~1_sumout\ & ((\Update_Blocks|Mux2~3_combout\))) ) ) ) # ( 
-- !\Update_Blocks|Mux2~0_combout\ & ( \Update_Blocks|Add16~5_sumout\ & ( (!\Update_Blocks|Add16~1_sumout\ & (\Update_Blocks|Mux2~2_combout\)) # (\Update_Blocks|Add16~1_sumout\ & ((\Update_Blocks|Mux2~3_combout\))) ) ) ) # ( \Update_Blocks|Mux2~0_combout\ & 
-- ( !\Update_Blocks|Add16~5_sumout\ & ( (!\Update_Blocks|Add16~1_sumout\) # (\Update_Blocks|Mux2~1_combout\) ) ) ) # ( !\Update_Blocks|Mux2~0_combout\ & ( !\Update_Blocks|Add16~5_sumout\ & ( (\Update_Blocks|Add16~1_sumout\ & \Update_Blocks|Mux2~1_combout\) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add16~1_sumout\,
	datab => \Update_Blocks|ALT_INV_Mux2~2_combout\,
	datac => \Update_Blocks|ALT_INV_Mux2~3_combout\,
	datad => \Update_Blocks|ALT_INV_Mux2~1_combout\,
	datae => \Update_Blocks|ALT_INV_Mux2~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Add16~5_sumout\,
	combout => \Update_Blocks|Mux2~4_combout\);

-- Location: LABCELL_X24_Y39_N27
\Update_Blocks|Mux2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux2~13_combout\ = ( \Update_Blocks|Add14~1_combout\ & ( \Update_Blocks|Add14~0_combout\ & ( !\Update_Blocks|blocks_buffer\(44) ) ) ) # ( !\Update_Blocks|Add14~1_combout\ & ( \Update_Blocks|Add14~0_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(46) ) ) ) # ( \Update_Blocks|Add14~1_combout\ & ( !\Update_Blocks|Add14~0_combout\ & ( !\Update_Blocks|blocks_buffer\(45) ) ) ) # ( !\Update_Blocks|Add14~1_combout\ & ( !\Update_Blocks|Add14~0_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(47) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010111100001111000011111111000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(47),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(44),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(45),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(46),
	datae => \Update_Blocks|ALT_INV_Add14~1_combout\,
	dataf => \Update_Blocks|ALT_INV_Add14~0_combout\,
	combout => \Update_Blocks|Mux2~13_combout\);

-- Location: LABCELL_X24_Y39_N3
\Update_Blocks|Mux2~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux2~11_combout\ = ( \Update_Blocks|Add14~1_combout\ & ( \Update_Blocks|Add14~0_combout\ & ( !\Update_Blocks|blocks_buffer\(12) ) ) ) # ( !\Update_Blocks|Add14~1_combout\ & ( \Update_Blocks|Add14~0_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(14) ) ) ) # ( \Update_Blocks|Add14~1_combout\ & ( !\Update_Blocks|Add14~0_combout\ & ( !\Update_Blocks|blocks_buffer\(13) ) ) ) # ( !\Update_Blocks|Add14~1_combout\ & ( !\Update_Blocks|Add14~0_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(15) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000110011001100110011111111000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(12),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(13),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(15),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(14),
	datae => \Update_Blocks|ALT_INV_Add14~1_combout\,
	dataf => \Update_Blocks|ALT_INV_Add14~0_combout\,
	combout => \Update_Blocks|Mux2~11_combout\);

-- Location: LABCELL_X23_Y41_N21
\Update_Blocks|Mux2~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux2~12_combout\ = ( \Update_Blocks|Add14~1_combout\ & ( \Update_Blocks|Add14~0_combout\ & ( !\Update_Blocks|blocks_buffer\(40) ) ) ) # ( !\Update_Blocks|Add14~1_combout\ & ( \Update_Blocks|Add14~0_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(42) ) ) ) # ( \Update_Blocks|Add14~1_combout\ & ( !\Update_Blocks|Add14~0_combout\ & ( !\Update_Blocks|blocks_buffer\(41) ) ) ) # ( !\Update_Blocks|Add14~1_combout\ & ( !\Update_Blocks|Add14~0_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(43) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100101010101010101011110000111100001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(41),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(43),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(42),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(40),
	datae => \Update_Blocks|ALT_INV_Add14~1_combout\,
	dataf => \Update_Blocks|ALT_INV_Add14~0_combout\,
	combout => \Update_Blocks|Mux2~12_combout\);

-- Location: LABCELL_X24_Y39_N39
\Update_Blocks|Mux2~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux2~10_combout\ = ( \Update_Blocks|Add14~1_combout\ & ( \Update_Blocks|Add14~0_combout\ & ( !\Update_Blocks|blocks_buffer\(8) ) ) ) # ( !\Update_Blocks|Add14~1_combout\ & ( \Update_Blocks|Add14~0_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(10) ) ) ) # ( \Update_Blocks|Add14~1_combout\ & ( !\Update_Blocks|Add14~0_combout\ & ( !\Update_Blocks|blocks_buffer\(9) ) ) ) # ( !\Update_Blocks|Add14~1_combout\ & ( !\Update_Blocks|Add14~0_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(11) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010111111110000000011001100110011001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(11),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(10),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(8),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(9),
	datae => \Update_Blocks|ALT_INV_Add14~1_combout\,
	dataf => \Update_Blocks|ALT_INV_Add14~0_combout\,
	combout => \Update_Blocks|Mux2~10_combout\);

-- Location: LABCELL_X22_Y41_N12
\Update_Blocks|Mux2~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux2~14_combout\ = ( \Update_Blocks|Mux2~12_combout\ & ( \Update_Blocks|Mux2~10_combout\ & ( (!\Update_Blocks|Add16~1_sumout\) # ((!\Update_Blocks|Add16~5_sumout\ & ((\Update_Blocks|Mux2~11_combout\))) # (\Update_Blocks|Add16~5_sumout\ & 
-- (\Update_Blocks|Mux2~13_combout\))) ) ) ) # ( !\Update_Blocks|Mux2~12_combout\ & ( \Update_Blocks|Mux2~10_combout\ & ( (!\Update_Blocks|Add16~1_sumout\ & (((!\Update_Blocks|Add16~5_sumout\)))) # (\Update_Blocks|Add16~1_sumout\ & 
-- ((!\Update_Blocks|Add16~5_sumout\ & ((\Update_Blocks|Mux2~11_combout\))) # (\Update_Blocks|Add16~5_sumout\ & (\Update_Blocks|Mux2~13_combout\)))) ) ) ) # ( \Update_Blocks|Mux2~12_combout\ & ( !\Update_Blocks|Mux2~10_combout\ & ( 
-- (!\Update_Blocks|Add16~1_sumout\ & (((\Update_Blocks|Add16~5_sumout\)))) # (\Update_Blocks|Add16~1_sumout\ & ((!\Update_Blocks|Add16~5_sumout\ & ((\Update_Blocks|Mux2~11_combout\))) # (\Update_Blocks|Add16~5_sumout\ & (\Update_Blocks|Mux2~13_combout\)))) 
-- ) ) ) # ( !\Update_Blocks|Mux2~12_combout\ & ( !\Update_Blocks|Mux2~10_combout\ & ( (\Update_Blocks|Add16~1_sumout\ & ((!\Update_Blocks|Add16~5_sumout\ & ((\Update_Blocks|Mux2~11_combout\))) # (\Update_Blocks|Add16~5_sumout\ & 
-- (\Update_Blocks|Mux2~13_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add16~1_sumout\,
	datab => \Update_Blocks|ALT_INV_Mux2~13_combout\,
	datac => \Update_Blocks|ALT_INV_Mux2~11_combout\,
	datad => \Update_Blocks|ALT_INV_Add16~5_sumout\,
	datae => \Update_Blocks|ALT_INV_Mux2~12_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux2~10_combout\,
	combout => \Update_Blocks|Mux2~14_combout\);

-- Location: LABCELL_X23_Y37_N24
\Update_Blocks|Mux2~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux2~8_combout\ = ( \Update_Blocks|blocks_buffer\(55) & ( \Update_Blocks|Add14~0_combout\ & ( (!\Update_Blocks|Add14~1_combout\ & (!\Update_Blocks|blocks_buffer\(54))) # (\Update_Blocks|Add14~1_combout\ & 
-- ((!\Update_Blocks|blocks_buffer\(52)))) ) ) ) # ( !\Update_Blocks|blocks_buffer\(55) & ( \Update_Blocks|Add14~0_combout\ & ( (!\Update_Blocks|Add14~1_combout\ & (!\Update_Blocks|blocks_buffer\(54))) # (\Update_Blocks|Add14~1_combout\ & 
-- ((!\Update_Blocks|blocks_buffer\(52)))) ) ) ) # ( \Update_Blocks|blocks_buffer\(55) & ( !\Update_Blocks|Add14~0_combout\ & ( (!\Update_Blocks|blocks_buffer\(53) & \Update_Blocks|Add14~1_combout\) ) ) ) # ( !\Update_Blocks|blocks_buffer\(55) & ( 
-- !\Update_Blocks|Add14~0_combout\ & ( (!\Update_Blocks|blocks_buffer\(53)) # (!\Update_Blocks|Add14~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100000011000000110010101111101000001010111110100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(54),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(53),
	datac => \Update_Blocks|ALT_INV_Add14~1_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(52),
	datae => \Update_Blocks|ALT_INV_blocks_buffer\(55),
	dataf => \Update_Blocks|ALT_INV_Add14~0_combout\,
	combout => \Update_Blocks|Mux2~8_combout\);

-- Location: MLABCELL_X21_Y37_N36
\Update_Blocks|Mux2~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux2~7_combout\ = ( \Update_Blocks|blocks_buffer\(50) & ( \Update_Blocks|Add14~0_combout\ & ( (\Update_Blocks|Add14~1_combout\ & !\Update_Blocks|blocks_buffer\(48)) ) ) ) # ( !\Update_Blocks|blocks_buffer\(50) & ( 
-- \Update_Blocks|Add14~0_combout\ & ( (!\Update_Blocks|Add14~1_combout\) # (!\Update_Blocks|blocks_buffer\(48)) ) ) ) # ( \Update_Blocks|blocks_buffer\(50) & ( !\Update_Blocks|Add14~0_combout\ & ( (!\Update_Blocks|Add14~1_combout\ & 
-- ((!\Update_Blocks|blocks_buffer\(51)))) # (\Update_Blocks|Add14~1_combout\ & (!\Update_Blocks|blocks_buffer\(49))) ) ) ) # ( !\Update_Blocks|blocks_buffer\(50) & ( !\Update_Blocks|Add14~0_combout\ & ( (!\Update_Blocks|Add14~1_combout\ & 
-- ((!\Update_Blocks|blocks_buffer\(51)))) # (\Update_Blocks|Add14~1_combout\ & (!\Update_Blocks|blocks_buffer\(49))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111000100010111011100010001011111100111111000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(49),
	datab => \Update_Blocks|ALT_INV_Add14~1_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(48),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(51),
	datae => \Update_Blocks|ALT_INV_blocks_buffer\(50),
	dataf => \Update_Blocks|ALT_INV_Add14~0_combout\,
	combout => \Update_Blocks|Mux2~7_combout\);

-- Location: LABCELL_X23_Y37_N45
\Update_Blocks|Mux2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux2~6_combout\ = ( \Update_Blocks|blocks_buffer\(21) & ( \Update_Blocks|blocks_buffer\(23) & ( (\Update_Blocks|Add14~0_combout\ & ((!\Update_Blocks|Add14~1_combout\ & (!\Update_Blocks|blocks_buffer\(22))) # (\Update_Blocks|Add14~1_combout\ 
-- & ((!\Update_Blocks|blocks_buffer\(20)))))) ) ) ) # ( !\Update_Blocks|blocks_buffer\(21) & ( \Update_Blocks|blocks_buffer\(23) & ( (!\Update_Blocks|Add14~0_combout\ & (((\Update_Blocks|Add14~1_combout\)))) # (\Update_Blocks|Add14~0_combout\ & 
-- ((!\Update_Blocks|Add14~1_combout\ & (!\Update_Blocks|blocks_buffer\(22))) # (\Update_Blocks|Add14~1_combout\ & ((!\Update_Blocks|blocks_buffer\(20)))))) ) ) ) # ( \Update_Blocks|blocks_buffer\(21) & ( !\Update_Blocks|blocks_buffer\(23) & ( 
-- (!\Update_Blocks|Add14~0_combout\ & (((!\Update_Blocks|Add14~1_combout\)))) # (\Update_Blocks|Add14~0_combout\ & ((!\Update_Blocks|Add14~1_combout\ & (!\Update_Blocks|blocks_buffer\(22))) # (\Update_Blocks|Add14~1_combout\ & 
-- ((!\Update_Blocks|blocks_buffer\(20)))))) ) ) ) # ( !\Update_Blocks|blocks_buffer\(21) & ( !\Update_Blocks|blocks_buffer\(23) & ( (!\Update_Blocks|Add14~0_combout\) # ((!\Update_Blocks|Add14~1_combout\ & (!\Update_Blocks|blocks_buffer\(22))) # 
-- (\Update_Blocks|Add14~1_combout\ & ((!\Update_Blocks|blocks_buffer\(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011111010111011100101000001000100111110100100010001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add14~0_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(22),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(20),
	datad => \Update_Blocks|ALT_INV_Add14~1_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_buffer\(21),
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(23),
	combout => \Update_Blocks|Mux2~6_combout\);

-- Location: LABCELL_X22_Y39_N51
\Update_Blocks|Mux2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux2~5_combout\ = ( \Update_Blocks|Add14~0_combout\ & ( \Update_Blocks|Add14~1_combout\ & ( !\Update_Blocks|blocks_buffer\(16) ) ) ) # ( !\Update_Blocks|Add14~0_combout\ & ( \Update_Blocks|Add14~1_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(17) ) ) ) # ( \Update_Blocks|Add14~0_combout\ & ( !\Update_Blocks|Add14~1_combout\ & ( !\Update_Blocks|blocks_buffer\(18) ) ) ) # ( !\Update_Blocks|Add14~0_combout\ & ( !\Update_Blocks|Add14~1_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(19) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000101010101010101011001100110011001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(18),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(17),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(19),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(16),
	datae => \Update_Blocks|ALT_INV_Add14~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Add14~1_combout\,
	combout => \Update_Blocks|Mux2~5_combout\);

-- Location: LABCELL_X23_Y41_N48
\Update_Blocks|Mux2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux2~9_combout\ = ( \Update_Blocks|Mux2~6_combout\ & ( \Update_Blocks|Mux2~5_combout\ & ( (!\Update_Blocks|Add16~5_sumout\) # ((!\Update_Blocks|Add16~1_sumout\ & ((\Update_Blocks|Mux2~7_combout\))) # (\Update_Blocks|Add16~1_sumout\ & 
-- (\Update_Blocks|Mux2~8_combout\))) ) ) ) # ( !\Update_Blocks|Mux2~6_combout\ & ( \Update_Blocks|Mux2~5_combout\ & ( (!\Update_Blocks|Add16~1_sumout\ & (((!\Update_Blocks|Add16~5_sumout\) # (\Update_Blocks|Mux2~7_combout\)))) # 
-- (\Update_Blocks|Add16~1_sumout\ & (\Update_Blocks|Mux2~8_combout\ & ((\Update_Blocks|Add16~5_sumout\)))) ) ) ) # ( \Update_Blocks|Mux2~6_combout\ & ( !\Update_Blocks|Mux2~5_combout\ & ( (!\Update_Blocks|Add16~1_sumout\ & (((\Update_Blocks|Mux2~7_combout\ 
-- & \Update_Blocks|Add16~5_sumout\)))) # (\Update_Blocks|Add16~1_sumout\ & (((!\Update_Blocks|Add16~5_sumout\)) # (\Update_Blocks|Mux2~8_combout\))) ) ) ) # ( !\Update_Blocks|Mux2~6_combout\ & ( !\Update_Blocks|Mux2~5_combout\ & ( 
-- (\Update_Blocks|Add16~5_sumout\ & ((!\Update_Blocks|Add16~1_sumout\ & ((\Update_Blocks|Mux2~7_combout\))) # (\Update_Blocks|Add16~1_sumout\ & (\Update_Blocks|Mux2~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux2~8_combout\,
	datab => \Update_Blocks|ALT_INV_Add16~1_sumout\,
	datac => \Update_Blocks|ALT_INV_Mux2~7_combout\,
	datad => \Update_Blocks|ALT_INV_Add16~5_sumout\,
	datae => \Update_Blocks|ALT_INV_Mux2~6_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux2~5_combout\,
	combout => \Update_Blocks|Mux2~9_combout\);

-- Location: LABCELL_X24_Y39_N45
\Update_Blocks|Mux2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux2~17_combout\ = ( \Update_Blocks|Add14~1_combout\ & ( \Update_Blocks|Add14~0_combout\ & ( !\Update_Blocks|blocks_buffer\(28) ) ) ) # ( !\Update_Blocks|Add14~1_combout\ & ( \Update_Blocks|Add14~0_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(30) ) ) ) # ( \Update_Blocks|Add14~1_combout\ & ( !\Update_Blocks|Add14~0_combout\ & ( !\Update_Blocks|blocks_buffer\(29) ) ) ) # ( !\Update_Blocks|Add14~1_combout\ & ( !\Update_Blocks|Add14~0_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111100001111000011111111000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(28),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(31),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(29),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(30),
	datae => \Update_Blocks|ALT_INV_Add14~1_combout\,
	dataf => \Update_Blocks|ALT_INV_Add14~0_combout\,
	combout => \Update_Blocks|Mux2~17_combout\);

-- Location: LABCELL_X24_Y39_N21
\Update_Blocks|Mux2~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux2~15_combout\ = ( \Update_Blocks|Add14~1_combout\ & ( \Update_Blocks|Add14~0_combout\ & ( !\Update_Blocks|blocks_buffer\(56) ) ) ) # ( !\Update_Blocks|Add14~1_combout\ & ( \Update_Blocks|Add14~0_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(58) ) ) ) # ( \Update_Blocks|Add14~1_combout\ & ( !\Update_Blocks|Add14~0_combout\ & ( !\Update_Blocks|blocks_buffer\(57) ) ) ) # ( !\Update_Blocks|Add14~1_combout\ & ( !\Update_Blocks|Add14~0_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(59) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010111100001111000011001100110011001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(59),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(58),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(57),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(56),
	datae => \Update_Blocks|ALT_INV_Add14~1_combout\,
	dataf => \Update_Blocks|ALT_INV_Add14~0_combout\,
	combout => \Update_Blocks|Mux2~15_combout\);

-- Location: LABCELL_X24_Y39_N33
\Update_Blocks|Mux2~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux2~16_combout\ = ( \Update_Blocks|Add14~1_combout\ & ( \Update_Blocks|Add14~0_combout\ & ( !\Update_Blocks|blocks_buffer\(24) ) ) ) # ( !\Update_Blocks|Add14~1_combout\ & ( \Update_Blocks|Add14~0_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(26) ) ) ) # ( \Update_Blocks|Add14~1_combout\ & ( !\Update_Blocks|Add14~0_combout\ & ( !\Update_Blocks|blocks_buffer\(25) ) ) ) # ( !\Update_Blocks|Add14~1_combout\ & ( !\Update_Blocks|Add14~0_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(27) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111111110000000010101010101010101111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(26),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(27),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(24),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(25),
	datae => \Update_Blocks|ALT_INV_Add14~1_combout\,
	dataf => \Update_Blocks|ALT_INV_Add14~0_combout\,
	combout => \Update_Blocks|Mux2~16_combout\);

-- Location: LABCELL_X22_Y41_N18
\Update_Blocks|Mux2~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux2~18_combout\ = ( \Update_Blocks|Add16~5_sumout\ & ( (\Update_Blocks|Mux2~15_combout\ & !\Update_Blocks|Add16~1_sumout\) ) ) # ( !\Update_Blocks|Add16~5_sumout\ & ( (!\Update_Blocks|Add16~1_sumout\ & ((\Update_Blocks|Mux2~16_combout\))) 
-- # (\Update_Blocks|Add16~1_sumout\ & (\Update_Blocks|Mux2~17_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux2~17_combout\,
	datab => \Update_Blocks|ALT_INV_Mux2~15_combout\,
	datac => \Update_Blocks|ALT_INV_Add16~1_sumout\,
	datad => \Update_Blocks|ALT_INV_Mux2~16_combout\,
	dataf => \Update_Blocks|ALT_INV_Add16~5_sumout\,
	combout => \Update_Blocks|Mux2~18_combout\);

-- Location: LABCELL_X22_Y41_N24
\Update_Blocks|Mux2~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux2~19_combout\ = ( \Update_Blocks|Mux2~9_combout\ & ( \Update_Blocks|Mux2~18_combout\ & ( ((!\Update_Blocks|Add16~13_sumout\ & (\Update_Blocks|Mux2~4_combout\)) # (\Update_Blocks|Add16~13_sumout\ & ((\Update_Blocks|Mux2~14_combout\)))) # 
-- (\Update_Blocks|Add16~9_sumout\) ) ) ) # ( !\Update_Blocks|Mux2~9_combout\ & ( \Update_Blocks|Mux2~18_combout\ & ( (!\Update_Blocks|Add16~9_sumout\ & ((!\Update_Blocks|Add16~13_sumout\ & (\Update_Blocks|Mux2~4_combout\)) # (\Update_Blocks|Add16~13_sumout\ 
-- & ((\Update_Blocks|Mux2~14_combout\))))) # (\Update_Blocks|Add16~9_sumout\ & (((\Update_Blocks|Add16~13_sumout\)))) ) ) ) # ( \Update_Blocks|Mux2~9_combout\ & ( !\Update_Blocks|Mux2~18_combout\ & ( (!\Update_Blocks|Add16~9_sumout\ & 
-- ((!\Update_Blocks|Add16~13_sumout\ & (\Update_Blocks|Mux2~4_combout\)) # (\Update_Blocks|Add16~13_sumout\ & ((\Update_Blocks|Mux2~14_combout\))))) # (\Update_Blocks|Add16~9_sumout\ & (((!\Update_Blocks|Add16~13_sumout\)))) ) ) ) # ( 
-- !\Update_Blocks|Mux2~9_combout\ & ( !\Update_Blocks|Mux2~18_combout\ & ( (!\Update_Blocks|Add16~9_sumout\ & ((!\Update_Blocks|Add16~13_sumout\ & (\Update_Blocks|Mux2~4_combout\)) # (\Update_Blocks|Add16~13_sumout\ & ((\Update_Blocks|Mux2~14_combout\))))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add16~9_sumout\,
	datab => \Update_Blocks|ALT_INV_Mux2~4_combout\,
	datac => \Update_Blocks|ALT_INV_Add16~13_sumout\,
	datad => \Update_Blocks|ALT_INV_Mux2~14_combout\,
	datae => \Update_Blocks|ALT_INV_Mux2~9_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux2~18_combout\,
	combout => \Update_Blocks|Mux2~19_combout\);

-- Location: LABCELL_X22_Y41_N54
\Update_Blocks|block_index3[5]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|block_index3[5]~0_combout\ = ( \Update_Blocks|Mux2~19_combout\ & ( (!\Update_Blocks|find_block_index~0_combout\) # ((!\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(8) & (\Update_Blocks|LessThan8~0_combout\ & 
-- !\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(9))) # (\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(8) & (!\Update_Blocks|LessThan8~0_combout\ & \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(9)))) ) ) # ( 
-- !\Update_Blocks|Mux2~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110010111101001111001011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(8),
	datab => \Update_Blocks|ALT_INV_LessThan8~0_combout\,
	datac => \Update_Blocks|ALT_INV_find_block_index~0_combout\,
	datad => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(9),
	dataf => \Update_Blocks|ALT_INV_Mux2~19_combout\,
	combout => \Update_Blocks|block_index3[5]~0_combout\);

-- Location: LABCELL_X17_Y41_N6
\Update_Blocks|block_index3[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|block_index3[4]~4_combout\ = ( !\Update_Blocks|block_index3[5]~0_combout\ & ( !\Update_Blocks|Add16~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Add16~9_sumout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[5]~0_combout\,
	combout => \Update_Blocks|block_index3[4]~4_combout\);

-- Location: LABCELL_X16_Y41_N42
\Update_Blocks|blocks_t~247\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~247_combout\ = ( \Update_Blocks|Decoder1~54_combout\ & ( \Update_Blocks|Mux5~19_combout\ & ( (\Update_Blocks|Equal1~0_combout\ & (!\Update_Blocks|blocks_buffer\(54) & ((!\Update_Blocks|Decoder0~46_combout\) # 
-- (!\Update_Blocks|Decoder0~14_combout\)))) ) ) ) # ( !\Update_Blocks|Decoder1~54_combout\ & ( \Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(54) & ((!\Update_Blocks|Decoder0~46_combout\) # (!\Update_Blocks|Decoder0~14_combout\))) ) ) ) 
-- # ( \Update_Blocks|Decoder1~54_combout\ & ( !\Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(54) & ((!\Update_Blocks|Decoder0~46_combout\) # (!\Update_Blocks|Decoder0~14_combout\))) ) ) ) # ( !\Update_Blocks|Decoder1~54_combout\ & ( 
-- !\Update_Blocks|Mux5~19_combout\ & ( (!\Update_Blocks|blocks_buffer\(54) & ((!\Update_Blocks|Decoder0~46_combout\) # (!\Update_Blocks|Decoder0~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011000000110011001100000011001100110000000100010001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(54),
	datac => \Update_Blocks|ALT_INV_Decoder0~46_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~14_combout\,
	datae => \Update_Blocks|ALT_INV_Decoder1~54_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	combout => \Update_Blocks|blocks_t~247_combout\);

-- Location: LABCELL_X13_Y39_N54
\Update_Blocks|blocks_t~142\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~142_combout\ = ( \Update_Blocks|Mux6~18_combout\ & ( \Update_Blocks|blocks_t~161_combout\ & ( (\Update_Blocks|blocks_t~247_combout\ & (((\Update_Blocks|Equal2~0_combout\) # (\Update_Blocks|block_index3[5]~5_combout\)) # 
-- (\Update_Blocks|block_index3[4]~4_combout\))) ) ) ) # ( !\Update_Blocks|Mux6~18_combout\ & ( \Update_Blocks|blocks_t~161_combout\ & ( \Update_Blocks|blocks_t~247_combout\ ) ) ) # ( \Update_Blocks|Mux6~18_combout\ & ( !\Update_Blocks|blocks_t~161_combout\ 
-- & ( \Update_Blocks|blocks_t~247_combout\ ) ) ) # ( !\Update_Blocks|Mux6~18_combout\ & ( !\Update_Blocks|blocks_t~161_combout\ & ( \Update_Blocks|blocks_t~247_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	datac => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~247_combout\,
	datae => \Update_Blocks|ALT_INV_Mux6~18_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~161_combout\,
	combout => \Update_Blocks|blocks_t~142_combout\);

-- Location: LABCELL_X13_Y39_N42
\Update_Blocks|Mux7~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux7~16_combout\ = ( \Update_Blocks|blocks_t~140_combout\ & ( \Update_Blocks|blocks_t~141_combout\ & ( ((!\Update_Blocks|block_index4[0]~1_combout\ & ((\Update_Blocks|blocks_t~143_combout\))) # (\Update_Blocks|block_index4[0]~1_combout\ & 
-- (\Update_Blocks|blocks_t~142_combout\))) # (\Update_Blocks|block_index4[1]~2_combout\) ) ) ) # ( !\Update_Blocks|blocks_t~140_combout\ & ( \Update_Blocks|blocks_t~141_combout\ & ( (!\Update_Blocks|block_index4[0]~1_combout\ & 
-- (((\Update_Blocks|block_index4[1]~2_combout\) # (\Update_Blocks|blocks_t~143_combout\)))) # (\Update_Blocks|block_index4[0]~1_combout\ & (\Update_Blocks|blocks_t~142_combout\ & ((!\Update_Blocks|block_index4[1]~2_combout\)))) ) ) ) # ( 
-- \Update_Blocks|blocks_t~140_combout\ & ( !\Update_Blocks|blocks_t~141_combout\ & ( (!\Update_Blocks|block_index4[0]~1_combout\ & (((\Update_Blocks|blocks_t~143_combout\ & !\Update_Blocks|block_index4[1]~2_combout\)))) # 
-- (\Update_Blocks|block_index4[0]~1_combout\ & (((\Update_Blocks|block_index4[1]~2_combout\)) # (\Update_Blocks|blocks_t~142_combout\))) ) ) ) # ( !\Update_Blocks|blocks_t~140_combout\ & ( !\Update_Blocks|blocks_t~141_combout\ & ( 
-- (!\Update_Blocks|block_index4[1]~2_combout\ & ((!\Update_Blocks|block_index4[0]~1_combout\ & ((\Update_Blocks|blocks_t~143_combout\))) # (\Update_Blocks|block_index4[0]~1_combout\ & (\Update_Blocks|blocks_t~142_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_t~142_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~143_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~140_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~141_combout\,
	combout => \Update_Blocks|Mux7~16_combout\);

-- Location: LABCELL_X17_Y39_N18
\Update_Blocks|Mux7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux7~17_combout\ = ( \Update_Blocks|blocks_t~144_combout\ & ( \Update_Blocks|blocks_t~146_combout\ & ( ((!\Update_Blocks|block_index4[1]~2_combout\ & (\Update_Blocks|blocks_t~147_combout\)) # (\Update_Blocks|block_index4[1]~2_combout\ & 
-- ((\Update_Blocks|blocks_t~145_combout\)))) # (\Update_Blocks|block_index4[0]~1_combout\) ) ) ) # ( !\Update_Blocks|blocks_t~144_combout\ & ( \Update_Blocks|blocks_t~146_combout\ & ( (!\Update_Blocks|block_index4[0]~1_combout\ & 
-- ((!\Update_Blocks|block_index4[1]~2_combout\ & (\Update_Blocks|blocks_t~147_combout\)) # (\Update_Blocks|block_index4[1]~2_combout\ & ((\Update_Blocks|blocks_t~145_combout\))))) # (\Update_Blocks|block_index4[0]~1_combout\ & 
-- (((!\Update_Blocks|block_index4[1]~2_combout\)))) ) ) ) # ( \Update_Blocks|blocks_t~144_combout\ & ( !\Update_Blocks|blocks_t~146_combout\ & ( (!\Update_Blocks|block_index4[0]~1_combout\ & ((!\Update_Blocks|block_index4[1]~2_combout\ & 
-- (\Update_Blocks|blocks_t~147_combout\)) # (\Update_Blocks|block_index4[1]~2_combout\ & ((\Update_Blocks|blocks_t~145_combout\))))) # (\Update_Blocks|block_index4[0]~1_combout\ & (((\Update_Blocks|block_index4[1]~2_combout\)))) ) ) ) # ( 
-- !\Update_Blocks|blocks_t~144_combout\ & ( !\Update_Blocks|blocks_t~146_combout\ & ( (!\Update_Blocks|block_index4[0]~1_combout\ & ((!\Update_Blocks|block_index4[1]~2_combout\ & (\Update_Blocks|blocks_t~147_combout\)) # 
-- (\Update_Blocks|block_index4[1]~2_combout\ & ((\Update_Blocks|blocks_t~145_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_t~147_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~145_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~144_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~146_combout\,
	combout => \Update_Blocks|Mux7~17_combout\);

-- Location: LABCELL_X11_Y41_N18
\Update_Blocks|Mux7~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux7~15_combout\ = ( \Update_Blocks|blocks_t~136_combout\ & ( \Update_Blocks|blocks_t~139_combout\ & ( (!\Update_Blocks|block_index4[0]~1_combout\ & (((!\Update_Blocks|block_index4[1]~2_combout\)) # (\Update_Blocks|blocks_t~137_combout\))) 
-- # (\Update_Blocks|block_index4[0]~1_combout\ & (((\Update_Blocks|blocks_t~138_combout\) # (\Update_Blocks|block_index4[1]~2_combout\)))) ) ) ) # ( !\Update_Blocks|blocks_t~136_combout\ & ( \Update_Blocks|blocks_t~139_combout\ & ( 
-- (!\Update_Blocks|block_index4[0]~1_combout\ & (((!\Update_Blocks|block_index4[1]~2_combout\)) # (\Update_Blocks|blocks_t~137_combout\))) # (\Update_Blocks|block_index4[0]~1_combout\ & (((!\Update_Blocks|block_index4[1]~2_combout\ & 
-- \Update_Blocks|blocks_t~138_combout\)))) ) ) ) # ( \Update_Blocks|blocks_t~136_combout\ & ( !\Update_Blocks|blocks_t~139_combout\ & ( (!\Update_Blocks|block_index4[0]~1_combout\ & (\Update_Blocks|blocks_t~137_combout\ & 
-- (\Update_Blocks|block_index4[1]~2_combout\))) # (\Update_Blocks|block_index4[0]~1_combout\ & (((\Update_Blocks|blocks_t~138_combout\) # (\Update_Blocks|block_index4[1]~2_combout\)))) ) ) ) # ( !\Update_Blocks|blocks_t~136_combout\ & ( 
-- !\Update_Blocks|blocks_t~139_combout\ & ( (!\Update_Blocks|block_index4[0]~1_combout\ & (\Update_Blocks|blocks_t~137_combout\ & (\Update_Blocks|block_index4[1]~2_combout\))) # (\Update_Blocks|block_index4[0]~1_combout\ & 
-- (((!\Update_Blocks|block_index4[1]~2_combout\ & \Update_Blocks|blocks_t~138_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_t~137_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~138_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~136_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~139_combout\,
	combout => \Update_Blocks|Mux7~15_combout\);

-- Location: LABCELL_X12_Y39_N24
\Update_Blocks|Mux7~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux7~18_combout\ = ( \Update_Blocks|Mux7~17_combout\ & ( \Update_Blocks|Mux7~15_combout\ & ( (!\Update_Blocks|Add18~1_sumout\ & ((!\Update_Blocks|block_index4[5]~0_combout\) # ((\Update_Blocks|block_index4[3]~3_combout\ & 
-- \Update_Blocks|Mux7~16_combout\)))) # (\Update_Blocks|Add18~1_sumout\ & (\Update_Blocks|block_index4[3]~3_combout\ & ((\Update_Blocks|Mux7~16_combout\)))) ) ) ) # ( !\Update_Blocks|Mux7~17_combout\ & ( \Update_Blocks|Mux7~15_combout\ & ( 
-- (\Update_Blocks|block_index4[3]~3_combout\ & (((!\Update_Blocks|Add18~1_sumout\ & !\Update_Blocks|block_index4[5]~0_combout\)) # (\Update_Blocks|Mux7~16_combout\))) ) ) ) # ( \Update_Blocks|Mux7~17_combout\ & ( !\Update_Blocks|Mux7~15_combout\ & ( 
-- (!\Update_Blocks|block_index4[3]~3_combout\ & (!\Update_Blocks|Add18~1_sumout\ & (!\Update_Blocks|block_index4[5]~0_combout\))) # (\Update_Blocks|block_index4[3]~3_combout\ & (\Update_Blocks|Mux7~16_combout\ & ((\Update_Blocks|block_index4[5]~0_combout\) 
-- # (\Update_Blocks|Add18~1_sumout\)))) ) ) ) # ( !\Update_Blocks|Mux7~17_combout\ & ( !\Update_Blocks|Mux7~15_combout\ & ( (\Update_Blocks|block_index4[3]~3_combout\ & (\Update_Blocks|Mux7~16_combout\ & ((\Update_Blocks|block_index4[5]~0_combout\) # 
-- (\Update_Blocks|Add18~1_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010011100000001001001100100000001100111010000010110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add18~1_sumout\,
	datab => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[5]~0_combout\,
	datad => \Update_Blocks|ALT_INV_Mux7~16_combout\,
	datae => \Update_Blocks|ALT_INV_Mux7~17_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~15_combout\,
	combout => \Update_Blocks|Mux7~18_combout\);

-- Location: LABCELL_X12_Y39_N0
\Update_Blocks|Mux7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux7~13_combout\ = ( \Update_Blocks|blocks_t~132_combout\ & ( \Update_Blocks|blocks_t~133_combout\ & ( ((!\Update_Blocks|block_index4[0]~1_combout\ & (\Update_Blocks|blocks_t~135_combout\)) # (\Update_Blocks|block_index4[0]~1_combout\ & 
-- ((\Update_Blocks|blocks_t~134_combout\)))) # (\Update_Blocks|block_index4[1]~2_combout\) ) ) ) # ( !\Update_Blocks|blocks_t~132_combout\ & ( \Update_Blocks|blocks_t~133_combout\ & ( (!\Update_Blocks|block_index4[0]~1_combout\ & 
-- (((\Update_Blocks|block_index4[1]~2_combout\)) # (\Update_Blocks|blocks_t~135_combout\))) # (\Update_Blocks|block_index4[0]~1_combout\ & (((!\Update_Blocks|block_index4[1]~2_combout\ & \Update_Blocks|blocks_t~134_combout\)))) ) ) ) # ( 
-- \Update_Blocks|blocks_t~132_combout\ & ( !\Update_Blocks|blocks_t~133_combout\ & ( (!\Update_Blocks|block_index4[0]~1_combout\ & (\Update_Blocks|blocks_t~135_combout\ & (!\Update_Blocks|block_index4[1]~2_combout\))) # 
-- (\Update_Blocks|block_index4[0]~1_combout\ & (((\Update_Blocks|blocks_t~134_combout\) # (\Update_Blocks|block_index4[1]~2_combout\)))) ) ) ) # ( !\Update_Blocks|blocks_t~132_combout\ & ( !\Update_Blocks|blocks_t~133_combout\ & ( 
-- (!\Update_Blocks|block_index4[1]~2_combout\ & ((!\Update_Blocks|block_index4[0]~1_combout\ & (\Update_Blocks|blocks_t~135_combout\)) # (\Update_Blocks|block_index4[0]~1_combout\ & ((\Update_Blocks|blocks_t~134_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_t~135_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~134_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~132_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~133_combout\,
	combout => \Update_Blocks|Mux7~13_combout\);

-- Location: LABCELL_X12_Y39_N30
\Update_Blocks|Mux7~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux7~11_combout\ = ( \Update_Blocks|blocks_t~125_combout\ & ( \Update_Blocks|blocks_t~127_combout\ & ( (!\Update_Blocks|block_index4[0]~1_combout\) # ((!\Update_Blocks|block_index4[1]~2_combout\ & ((\Update_Blocks|blocks_t~126_combout\))) # 
-- (\Update_Blocks|block_index4[1]~2_combout\ & (\Update_Blocks|blocks_t~124_combout\))) ) ) ) # ( !\Update_Blocks|blocks_t~125_combout\ & ( \Update_Blocks|blocks_t~127_combout\ & ( (!\Update_Blocks|block_index4[0]~1_combout\ & 
-- (!\Update_Blocks|block_index4[1]~2_combout\)) # (\Update_Blocks|block_index4[0]~1_combout\ & ((!\Update_Blocks|block_index4[1]~2_combout\ & ((\Update_Blocks|blocks_t~126_combout\))) # (\Update_Blocks|block_index4[1]~2_combout\ & 
-- (\Update_Blocks|blocks_t~124_combout\)))) ) ) ) # ( \Update_Blocks|blocks_t~125_combout\ & ( !\Update_Blocks|blocks_t~127_combout\ & ( (!\Update_Blocks|block_index4[0]~1_combout\ & (\Update_Blocks|block_index4[1]~2_combout\)) # 
-- (\Update_Blocks|block_index4[0]~1_combout\ & ((!\Update_Blocks|block_index4[1]~2_combout\ & ((\Update_Blocks|blocks_t~126_combout\))) # (\Update_Blocks|block_index4[1]~2_combout\ & (\Update_Blocks|blocks_t~124_combout\)))) ) ) ) # ( 
-- !\Update_Blocks|blocks_t~125_combout\ & ( !\Update_Blocks|blocks_t~127_combout\ & ( (\Update_Blocks|block_index4[0]~1_combout\ & ((!\Update_Blocks|block_index4[1]~2_combout\ & ((\Update_Blocks|blocks_t~126_combout\))) # 
-- (\Update_Blocks|block_index4[1]~2_combout\ & (\Update_Blocks|blocks_t~124_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~124_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~126_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~125_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~127_combout\,
	combout => \Update_Blocks|Mux7~11_combout\);

-- Location: LABCELL_X12_Y37_N6
\Update_Blocks|Mux7~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux7~10_combout\ = ( \Update_Blocks|blocks_t~120_combout\ & ( \Update_Blocks|blocks_t~123_combout\ & ( (!\Update_Blocks|block_index4[1]~2_combout\ & (((!\Update_Blocks|block_index4[0]~1_combout\)) # (\Update_Blocks|blocks_t~122_combout\))) 
-- # (\Update_Blocks|block_index4[1]~2_combout\ & (((\Update_Blocks|block_index4[0]~1_combout\) # (\Update_Blocks|blocks_t~121_combout\)))) ) ) ) # ( !\Update_Blocks|blocks_t~120_combout\ & ( \Update_Blocks|blocks_t~123_combout\ & ( 
-- (!\Update_Blocks|block_index4[1]~2_combout\ & (((!\Update_Blocks|block_index4[0]~1_combout\)) # (\Update_Blocks|blocks_t~122_combout\))) # (\Update_Blocks|block_index4[1]~2_combout\ & (((\Update_Blocks|blocks_t~121_combout\ & 
-- !\Update_Blocks|block_index4[0]~1_combout\)))) ) ) ) # ( \Update_Blocks|blocks_t~120_combout\ & ( !\Update_Blocks|blocks_t~123_combout\ & ( (!\Update_Blocks|block_index4[1]~2_combout\ & (\Update_Blocks|blocks_t~122_combout\ & 
-- ((\Update_Blocks|block_index4[0]~1_combout\)))) # (\Update_Blocks|block_index4[1]~2_combout\ & (((\Update_Blocks|block_index4[0]~1_combout\) # (\Update_Blocks|blocks_t~121_combout\)))) ) ) ) # ( !\Update_Blocks|blocks_t~120_combout\ & ( 
-- !\Update_Blocks|blocks_t~123_combout\ & ( (!\Update_Blocks|block_index4[1]~2_combout\ & (\Update_Blocks|blocks_t~122_combout\ & ((\Update_Blocks|block_index4[0]~1_combout\)))) # (\Update_Blocks|block_index4[1]~2_combout\ & 
-- (((\Update_Blocks|blocks_t~121_combout\ & !\Update_Blocks|block_index4[0]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_t~122_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~121_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~120_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~123_combout\,
	combout => \Update_Blocks|Mux7~10_combout\);

-- Location: LABCELL_X16_Y38_N45
\Update_Blocks|blocks_t~223\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~223_combout\ = ( \Update_Blocks|block_index3[4]~4_combout\ & ( !\Update_Blocks|block_index3[5]~5_combout\ & ( (\Update_Blocks|block_index3[0]~1_combout\ & (!\Update_Blocks|block_index3[3]~3_combout\ & 
-- (!\Update_Blocks|block_index3[1]~2_combout\ & \Update_Blocks|LessThan22~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datad => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	datae => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	combout => \Update_Blocks|blocks_t~223_combout\);

-- Location: MLABCELL_X15_Y38_N45
\Update_Blocks|blocks_t~224\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~224_combout\ = ( !\Update_Blocks|Equal1~0_combout\ & ( (\Update_Blocks|Decoder1~42_combout\ & \Update_Blocks|Mux5~19_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Decoder1~42_combout\,
	datad => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	combout => \Update_Blocks|blocks_t~224_combout\);

-- Location: MLABCELL_X15_Y38_N54
\Update_Blocks|blocks_t~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~130_combout\ = ( \Update_Blocks|Equal2~0_combout\ & ( !\Update_Blocks|blocks_buffer\(42) & ( (!\Update_Blocks|blocks_t~224_combout\ & !\Update_Blocks|Decoder0~48_combout\) ) ) ) # ( !\Update_Blocks|Equal2~0_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(42) & ( (!\Update_Blocks|blocks_t~224_combout\ & (!\Update_Blocks|Decoder0~48_combout\ & ((!\Update_Blocks|blocks_t~223_combout\) # (!\Update_Blocks|Mux6~14_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100000000000110011000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_t~223_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_t~224_combout\,
	datac => \Update_Blocks|ALT_INV_Mux6~14_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~48_combout\,
	datae => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(42),
	combout => \Update_Blocks|blocks_t~130_combout\);

-- Location: MLABCELL_X15_Y38_N18
\Update_Blocks|Mux7~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux7~12_combout\ = ( \Update_Blocks|blocks_t~129_combout\ & ( \Update_Blocks|blocks_t~128_combout\ & ( ((!\Update_Blocks|block_index4[0]~1_combout\ & (\Update_Blocks|blocks_t~131_combout\)) # (\Update_Blocks|block_index4[0]~1_combout\ & 
-- ((\Update_Blocks|blocks_t~130_combout\)))) # (\Update_Blocks|block_index4[1]~2_combout\) ) ) ) # ( !\Update_Blocks|blocks_t~129_combout\ & ( \Update_Blocks|blocks_t~128_combout\ & ( (!\Update_Blocks|block_index4[1]~2_combout\ & 
-- ((!\Update_Blocks|block_index4[0]~1_combout\ & (\Update_Blocks|blocks_t~131_combout\)) # (\Update_Blocks|block_index4[0]~1_combout\ & ((\Update_Blocks|blocks_t~130_combout\))))) # (\Update_Blocks|block_index4[1]~2_combout\ & 
-- (((\Update_Blocks|block_index4[0]~1_combout\)))) ) ) ) # ( \Update_Blocks|blocks_t~129_combout\ & ( !\Update_Blocks|blocks_t~128_combout\ & ( (!\Update_Blocks|block_index4[1]~2_combout\ & ((!\Update_Blocks|block_index4[0]~1_combout\ & 
-- (\Update_Blocks|blocks_t~131_combout\)) # (\Update_Blocks|block_index4[0]~1_combout\ & ((\Update_Blocks|blocks_t~130_combout\))))) # (\Update_Blocks|block_index4[1]~2_combout\ & (((!\Update_Blocks|block_index4[0]~1_combout\)))) ) ) ) # ( 
-- !\Update_Blocks|blocks_t~129_combout\ & ( !\Update_Blocks|blocks_t~128_combout\ & ( (!\Update_Blocks|block_index4[1]~2_combout\ & ((!\Update_Blocks|block_index4[0]~1_combout\ & (\Update_Blocks|blocks_t~131_combout\)) # 
-- (\Update_Blocks|block_index4[0]~1_combout\ & ((\Update_Blocks|blocks_t~130_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100011101110000110001000100001111110111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_t~131_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~130_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~129_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~128_combout\,
	combout => \Update_Blocks|Mux7~12_combout\);

-- Location: LABCELL_X12_Y39_N6
\Update_Blocks|Mux7~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux7~14_combout\ = ( \Update_Blocks|Mux7~10_combout\ & ( \Update_Blocks|Mux7~12_combout\ & ( ((!\Update_Blocks|block_index4[3]~3_combout\ & (\Update_Blocks|Mux7~13_combout\)) # (\Update_Blocks|block_index4[3]~3_combout\ & 
-- ((\Update_Blocks|Mux7~11_combout\)))) # (\Update_Blocks|LessThan26~0_combout\) ) ) ) # ( !\Update_Blocks|Mux7~10_combout\ & ( \Update_Blocks|Mux7~12_combout\ & ( (!\Update_Blocks|LessThan26~0_combout\ & ((!\Update_Blocks|block_index4[3]~3_combout\ & 
-- (\Update_Blocks|Mux7~13_combout\)) # (\Update_Blocks|block_index4[3]~3_combout\ & ((\Update_Blocks|Mux7~11_combout\))))) # (\Update_Blocks|LessThan26~0_combout\ & (!\Update_Blocks|block_index4[3]~3_combout\)) ) ) ) # ( \Update_Blocks|Mux7~10_combout\ & ( 
-- !\Update_Blocks|Mux7~12_combout\ & ( (!\Update_Blocks|LessThan26~0_combout\ & ((!\Update_Blocks|block_index4[3]~3_combout\ & (\Update_Blocks|Mux7~13_combout\)) # (\Update_Blocks|block_index4[3]~3_combout\ & ((\Update_Blocks|Mux7~11_combout\))))) # 
-- (\Update_Blocks|LessThan26~0_combout\ & (\Update_Blocks|block_index4[3]~3_combout\)) ) ) ) # ( !\Update_Blocks|Mux7~10_combout\ & ( !\Update_Blocks|Mux7~12_combout\ & ( (!\Update_Blocks|LessThan26~0_combout\ & ((!\Update_Blocks|block_index4[3]~3_combout\ 
-- & (\Update_Blocks|Mux7~13_combout\)) # (\Update_Blocks|block_index4[3]~3_combout\ & ((\Update_Blocks|Mux7~11_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_Mux7~13_combout\,
	datad => \Update_Blocks|ALT_INV_Mux7~11_combout\,
	datae => \Update_Blocks|ALT_INV_Mux7~10_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~12_combout\,
	combout => \Update_Blocks|Mux7~14_combout\);

-- Location: LABCELL_X11_Y39_N0
\Update_Blocks|Mux7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux7~6_combout\ = ( \Update_Blocks|blocks_t~108_combout\ & ( \Update_Blocks|blocks_t~109_combout\ & ( ((!\Update_Blocks|block_index4[0]~1_combout\ & ((\Update_Blocks|blocks_t~111_combout\))) # (\Update_Blocks|block_index4[0]~1_combout\ & 
-- (\Update_Blocks|blocks_t~110_combout\))) # (\Update_Blocks|block_index4[1]~2_combout\) ) ) ) # ( !\Update_Blocks|blocks_t~108_combout\ & ( \Update_Blocks|blocks_t~109_combout\ & ( (!\Update_Blocks|block_index4[1]~2_combout\ & 
-- ((!\Update_Blocks|block_index4[0]~1_combout\ & ((\Update_Blocks|blocks_t~111_combout\))) # (\Update_Blocks|block_index4[0]~1_combout\ & (\Update_Blocks|blocks_t~110_combout\)))) # (\Update_Blocks|block_index4[1]~2_combout\ & 
-- (!\Update_Blocks|block_index4[0]~1_combout\)) ) ) ) # ( \Update_Blocks|blocks_t~108_combout\ & ( !\Update_Blocks|blocks_t~109_combout\ & ( (!\Update_Blocks|block_index4[1]~2_combout\ & ((!\Update_Blocks|block_index4[0]~1_combout\ & 
-- ((\Update_Blocks|blocks_t~111_combout\))) # (\Update_Blocks|block_index4[0]~1_combout\ & (\Update_Blocks|blocks_t~110_combout\)))) # (\Update_Blocks|block_index4[1]~2_combout\ & (\Update_Blocks|block_index4[0]~1_combout\)) ) ) ) # ( 
-- !\Update_Blocks|blocks_t~108_combout\ & ( !\Update_Blocks|blocks_t~109_combout\ & ( (!\Update_Blocks|block_index4[1]~2_combout\ & ((!\Update_Blocks|block_index4[0]~1_combout\ & ((\Update_Blocks|blocks_t~111_combout\))) # 
-- (\Update_Blocks|block_index4[0]~1_combout\ & (\Update_Blocks|blocks_t~110_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~110_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~111_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~108_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~109_combout\,
	combout => \Update_Blocks|Mux7~6_combout\);

-- Location: LABCELL_X11_Y39_N30
\Update_Blocks|Mux7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux7~5_combout\ = ( \Update_Blocks|blocks_t~105_combout\ & ( \Update_Blocks|blocks_t~106_combout\ & ( (!\Update_Blocks|block_index4[1]~2_combout\ & (((\Update_Blocks|blocks_t~107_combout\)) # (\Update_Blocks|block_index4[0]~1_combout\))) # 
-- (\Update_Blocks|block_index4[1]~2_combout\ & ((!\Update_Blocks|block_index4[0]~1_combout\) # ((\Update_Blocks|blocks_t~104_combout\)))) ) ) ) # ( !\Update_Blocks|blocks_t~105_combout\ & ( \Update_Blocks|blocks_t~106_combout\ & ( 
-- (!\Update_Blocks|block_index4[1]~2_combout\ & (((\Update_Blocks|blocks_t~107_combout\)) # (\Update_Blocks|block_index4[0]~1_combout\))) # (\Update_Blocks|block_index4[1]~2_combout\ & (\Update_Blocks|block_index4[0]~1_combout\ & 
-- ((\Update_Blocks|blocks_t~104_combout\)))) ) ) ) # ( \Update_Blocks|blocks_t~105_combout\ & ( !\Update_Blocks|blocks_t~106_combout\ & ( (!\Update_Blocks|block_index4[1]~2_combout\ & (!\Update_Blocks|block_index4[0]~1_combout\ & 
-- (\Update_Blocks|blocks_t~107_combout\))) # (\Update_Blocks|block_index4[1]~2_combout\ & ((!\Update_Blocks|block_index4[0]~1_combout\) # ((\Update_Blocks|blocks_t~104_combout\)))) ) ) ) # ( !\Update_Blocks|blocks_t~105_combout\ & ( 
-- !\Update_Blocks|blocks_t~106_combout\ & ( (!\Update_Blocks|block_index4[1]~2_combout\ & (!\Update_Blocks|block_index4[0]~1_combout\ & (\Update_Blocks|blocks_t~107_combout\))) # (\Update_Blocks|block_index4[1]~2_combout\ & 
-- (\Update_Blocks|block_index4[0]~1_combout\ & ((\Update_Blocks|blocks_t~104_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~107_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~104_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~105_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~106_combout\,
	combout => \Update_Blocks|Mux7~5_combout\);

-- Location: LABCELL_X10_Y39_N42
\Update_Blocks|blocks_t~202\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~202_combout\ = ( !\Update_Blocks|block_index3[4]~4_combout\ & ( \Update_Blocks|block_index3[5]~5_combout\ & ( (!\Update_Blocks|LessThan22~0_combout\ & (!\Update_Blocks|block_index3[0]~1_combout\ & 
-- (\Update_Blocks|block_index3[1]~2_combout\ & !\Update_Blocks|block_index3[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_LessThan22~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[0]~1_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[1]~2_combout\,
	datad => \Update_Blocks|ALT_INV_block_index3[3]~3_combout\,
	datae => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	combout => \Update_Blocks|blocks_t~202_combout\);

-- Location: LABCELL_X9_Y39_N33
\Update_Blocks|blocks_t~203\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~203_combout\ = ( \Update_Blocks|Mux5~19_combout\ & ( (\Update_Blocks|Decoder1~29_combout\ & !\Update_Blocks|Equal1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Decoder1~29_combout\,
	datad => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	combout => \Update_Blocks|blocks_t~203_combout\);

-- Location: LABCELL_X10_Y39_N54
\Update_Blocks|blocks_t~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~117_combout\ = ( !\Update_Blocks|blocks_buffer\(29) & ( \Update_Blocks|Mux6~9_combout\ & ( (!\Update_Blocks|Decoder0~40_combout\ & (!\Update_Blocks|blocks_t~203_combout\ & ((!\Update_Blocks|blocks_t~202_combout\) # 
-- (\Update_Blocks|Equal2~0_combout\)))) ) ) ) # ( !\Update_Blocks|blocks_buffer\(29) & ( !\Update_Blocks|Mux6~9_combout\ & ( (!\Update_Blocks|Decoder0~40_combout\ & !\Update_Blocks|blocks_t~203_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000000000000000000010001010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Decoder0~40_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_t~202_combout\,
	datac => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~203_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_buffer\(29),
	dataf => \Update_Blocks|ALT_INV_Mux6~9_combout\,
	combout => \Update_Blocks|blocks_t~117_combout\);

-- Location: LABCELL_X11_Y39_N36
\Update_Blocks|Mux7~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux7~8_combout\ = ( \Update_Blocks|blocks_t~118_combout\ & ( \Update_Blocks|blocks_t~119_combout\ & ( (!\Update_Blocks|block_index4[1]~2_combout\) # ((!\Update_Blocks|block_index4[0]~1_combout\ & (\Update_Blocks|blocks_t~117_combout\)) # 
-- (\Update_Blocks|block_index4[0]~1_combout\ & ((\Update_Blocks|blocks_t~116_combout\)))) ) ) ) # ( !\Update_Blocks|blocks_t~118_combout\ & ( \Update_Blocks|blocks_t~119_combout\ & ( (!\Update_Blocks|block_index4[0]~1_combout\ & 
-- (((!\Update_Blocks|block_index4[1]~2_combout\)) # (\Update_Blocks|blocks_t~117_combout\))) # (\Update_Blocks|block_index4[0]~1_combout\ & (((\Update_Blocks|blocks_t~116_combout\ & \Update_Blocks|block_index4[1]~2_combout\)))) ) ) ) # ( 
-- \Update_Blocks|blocks_t~118_combout\ & ( !\Update_Blocks|blocks_t~119_combout\ & ( (!\Update_Blocks|block_index4[0]~1_combout\ & (\Update_Blocks|blocks_t~117_combout\ & ((\Update_Blocks|block_index4[1]~2_combout\)))) # 
-- (\Update_Blocks|block_index4[0]~1_combout\ & (((!\Update_Blocks|block_index4[1]~2_combout\) # (\Update_Blocks|blocks_t~116_combout\)))) ) ) ) # ( !\Update_Blocks|blocks_t~118_combout\ & ( !\Update_Blocks|blocks_t~119_combout\ & ( 
-- (\Update_Blocks|block_index4[1]~2_combout\ & ((!\Update_Blocks|block_index4[0]~1_combout\ & (\Update_Blocks|blocks_t~117_combout\)) # (\Update_Blocks|block_index4[0]~1_combout\ & ((\Update_Blocks|blocks_t~116_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_t~117_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~116_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~118_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~119_combout\,
	combout => \Update_Blocks|Mux7~8_combout\);

-- Location: LABCELL_X11_Y39_N48
\Update_Blocks|Mux7~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux7~7_combout\ = ( \Update_Blocks|blocks_t~115_combout\ & ( \Update_Blocks|blocks_t~114_combout\ & ( (!\Update_Blocks|block_index4[1]~2_combout\) # ((!\Update_Blocks|block_index4[0]~1_combout\ & ((\Update_Blocks|blocks_t~113_combout\))) # 
-- (\Update_Blocks|block_index4[0]~1_combout\ & (\Update_Blocks|blocks_t~112_combout\))) ) ) ) # ( !\Update_Blocks|blocks_t~115_combout\ & ( \Update_Blocks|blocks_t~114_combout\ & ( (!\Update_Blocks|block_index4[1]~2_combout\ & 
-- (\Update_Blocks|block_index4[0]~1_combout\)) # (\Update_Blocks|block_index4[1]~2_combout\ & ((!\Update_Blocks|block_index4[0]~1_combout\ & ((\Update_Blocks|blocks_t~113_combout\))) # (\Update_Blocks|block_index4[0]~1_combout\ & 
-- (\Update_Blocks|blocks_t~112_combout\)))) ) ) ) # ( \Update_Blocks|blocks_t~115_combout\ & ( !\Update_Blocks|blocks_t~114_combout\ & ( (!\Update_Blocks|block_index4[1]~2_combout\ & (!\Update_Blocks|block_index4[0]~1_combout\)) # 
-- (\Update_Blocks|block_index4[1]~2_combout\ & ((!\Update_Blocks|block_index4[0]~1_combout\ & ((\Update_Blocks|blocks_t~113_combout\))) # (\Update_Blocks|block_index4[0]~1_combout\ & (\Update_Blocks|blocks_t~112_combout\)))) ) ) ) # ( 
-- !\Update_Blocks|blocks_t~115_combout\ & ( !\Update_Blocks|blocks_t~114_combout\ & ( (\Update_Blocks|block_index4[1]~2_combout\ & ((!\Update_Blocks|block_index4[0]~1_combout\ & ((\Update_Blocks|blocks_t~113_combout\))) # 
-- (\Update_Blocks|block_index4[0]~1_combout\ & (\Update_Blocks|blocks_t~112_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~112_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~113_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~115_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~114_combout\,
	combout => \Update_Blocks|Mux7~7_combout\);

-- Location: LABCELL_X11_Y39_N42
\Update_Blocks|Mux7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux7~9_combout\ = ( \Update_Blocks|Mux7~8_combout\ & ( \Update_Blocks|Mux7~7_combout\ & ( (!\Update_Blocks|block_index4[3]~3_combout\) # ((!\Update_Blocks|LessThan26~0_combout\ & (\Update_Blocks|Mux7~6_combout\)) # 
-- (\Update_Blocks|LessThan26~0_combout\ & ((\Update_Blocks|Mux7~5_combout\)))) ) ) ) # ( !\Update_Blocks|Mux7~8_combout\ & ( \Update_Blocks|Mux7~7_combout\ & ( (!\Update_Blocks|LessThan26~0_combout\ & (\Update_Blocks|block_index4[3]~3_combout\ & 
-- (\Update_Blocks|Mux7~6_combout\))) # (\Update_Blocks|LessThan26~0_combout\ & ((!\Update_Blocks|block_index4[3]~3_combout\) # ((\Update_Blocks|Mux7~5_combout\)))) ) ) ) # ( \Update_Blocks|Mux7~8_combout\ & ( !\Update_Blocks|Mux7~7_combout\ & ( 
-- (!\Update_Blocks|LessThan26~0_combout\ & ((!\Update_Blocks|block_index4[3]~3_combout\) # ((\Update_Blocks|Mux7~6_combout\)))) # (\Update_Blocks|LessThan26~0_combout\ & (\Update_Blocks|block_index4[3]~3_combout\ & ((\Update_Blocks|Mux7~5_combout\)))) ) ) ) 
-- # ( !\Update_Blocks|Mux7~8_combout\ & ( !\Update_Blocks|Mux7~7_combout\ & ( (\Update_Blocks|block_index4[3]~3_combout\ & ((!\Update_Blocks|LessThan26~0_combout\ & (\Update_Blocks|Mux7~6_combout\)) # (\Update_Blocks|LessThan26~0_combout\ & 
-- ((\Update_Blocks|Mux7~5_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_Mux7~6_combout\,
	datad => \Update_Blocks|ALT_INV_Mux7~5_combout\,
	datae => \Update_Blocks|ALT_INV_Mux7~8_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~7_combout\,
	combout => \Update_Blocks|Mux7~9_combout\);

-- Location: LABCELL_X13_Y38_N54
\Update_Blocks|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux7~0_combout\ = ( \Update_Blocks|blocks_t~91_combout\ & ( \Update_Blocks|blocks_t~89_combout\ & ( (!\Update_Blocks|block_index4[0]~1_combout\) # ((!\Update_Blocks|block_index4[1]~2_combout\ & ((\Update_Blocks|blocks_t~90_combout\))) # 
-- (\Update_Blocks|block_index4[1]~2_combout\ & (\Update_Blocks|blocks_t~88_combout\))) ) ) ) # ( !\Update_Blocks|blocks_t~91_combout\ & ( \Update_Blocks|blocks_t~89_combout\ & ( (!\Update_Blocks|block_index4[0]~1_combout\ & 
-- (((\Update_Blocks|block_index4[1]~2_combout\)))) # (\Update_Blocks|block_index4[0]~1_combout\ & ((!\Update_Blocks|block_index4[1]~2_combout\ & ((\Update_Blocks|blocks_t~90_combout\))) # (\Update_Blocks|block_index4[1]~2_combout\ & 
-- (\Update_Blocks|blocks_t~88_combout\)))) ) ) ) # ( \Update_Blocks|blocks_t~91_combout\ & ( !\Update_Blocks|blocks_t~89_combout\ & ( (!\Update_Blocks|block_index4[0]~1_combout\ & (((!\Update_Blocks|block_index4[1]~2_combout\)))) # 
-- (\Update_Blocks|block_index4[0]~1_combout\ & ((!\Update_Blocks|block_index4[1]~2_combout\ & ((\Update_Blocks|blocks_t~90_combout\))) # (\Update_Blocks|block_index4[1]~2_combout\ & (\Update_Blocks|blocks_t~88_combout\)))) ) ) ) # ( 
-- !\Update_Blocks|blocks_t~91_combout\ & ( !\Update_Blocks|blocks_t~89_combout\ & ( (\Update_Blocks|block_index4[0]~1_combout\ & ((!\Update_Blocks|block_index4[1]~2_combout\ & ((\Update_Blocks|blocks_t~90_combout\))) # 
-- (\Update_Blocks|block_index4[1]~2_combout\ & (\Update_Blocks|blocks_t~88_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001101000011111000100001011010110111010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_t~88_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~90_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~91_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~89_combout\,
	combout => \Update_Blocks|Mux7~0_combout\);

-- Location: LABCELL_X13_Y41_N18
\Update_Blocks|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux7~1_combout\ = ( \Update_Blocks|blocks_t~95_combout\ & ( \Update_Blocks|blocks_t~94_combout\ & ( (!\Update_Blocks|block_index4[1]~2_combout\) # ((!\Update_Blocks|block_index4[0]~1_combout\ & (\Update_Blocks|blocks_t~93_combout\)) # 
-- (\Update_Blocks|block_index4[0]~1_combout\ & ((\Update_Blocks|blocks_t~92_combout\)))) ) ) ) # ( !\Update_Blocks|blocks_t~95_combout\ & ( \Update_Blocks|blocks_t~94_combout\ & ( (!\Update_Blocks|block_index4[1]~2_combout\ & 
-- (((\Update_Blocks|block_index4[0]~1_combout\)))) # (\Update_Blocks|block_index4[1]~2_combout\ & ((!\Update_Blocks|block_index4[0]~1_combout\ & (\Update_Blocks|blocks_t~93_combout\)) # (\Update_Blocks|block_index4[0]~1_combout\ & 
-- ((\Update_Blocks|blocks_t~92_combout\))))) ) ) ) # ( \Update_Blocks|blocks_t~95_combout\ & ( !\Update_Blocks|blocks_t~94_combout\ & ( (!\Update_Blocks|block_index4[1]~2_combout\ & (((!\Update_Blocks|block_index4[0]~1_combout\)))) # 
-- (\Update_Blocks|block_index4[1]~2_combout\ & ((!\Update_Blocks|block_index4[0]~1_combout\ & (\Update_Blocks|blocks_t~93_combout\)) # (\Update_Blocks|block_index4[0]~1_combout\ & ((\Update_Blocks|blocks_t~92_combout\))))) ) ) ) # ( 
-- !\Update_Blocks|blocks_t~95_combout\ & ( !\Update_Blocks|blocks_t~94_combout\ & ( (\Update_Blocks|block_index4[1]~2_combout\ & ((!\Update_Blocks|block_index4[0]~1_combout\ & (\Update_Blocks|blocks_t~93_combout\)) # 
-- (\Update_Blocks|block_index4[0]~1_combout\ & ((\Update_Blocks|blocks_t~92_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101101110110000010100010001101011111011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_t~93_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~92_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~95_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~94_combout\,
	combout => \Update_Blocks|Mux7~1_combout\);

-- Location: LABCELL_X11_Y39_N12
\Update_Blocks|Mux7~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux7~3_combout\ = ( \Update_Blocks|blocks_t~102_combout\ & ( \Update_Blocks|blocks_t~103_combout\ & ( (!\Update_Blocks|block_index4[1]~2_combout\) # ((!\Update_Blocks|block_index4[0]~1_combout\ & ((\Update_Blocks|blocks_t~101_combout\))) # 
-- (\Update_Blocks|block_index4[0]~1_combout\ & (\Update_Blocks|blocks_t~100_combout\))) ) ) ) # ( !\Update_Blocks|blocks_t~102_combout\ & ( \Update_Blocks|blocks_t~103_combout\ & ( (!\Update_Blocks|block_index4[0]~1_combout\ & 
-- (((!\Update_Blocks|block_index4[1]~2_combout\) # (\Update_Blocks|blocks_t~101_combout\)))) # (\Update_Blocks|block_index4[0]~1_combout\ & (\Update_Blocks|blocks_t~100_combout\ & ((\Update_Blocks|block_index4[1]~2_combout\)))) ) ) ) # ( 
-- \Update_Blocks|blocks_t~102_combout\ & ( !\Update_Blocks|blocks_t~103_combout\ & ( (!\Update_Blocks|block_index4[0]~1_combout\ & (((\Update_Blocks|blocks_t~101_combout\ & \Update_Blocks|block_index4[1]~2_combout\)))) # 
-- (\Update_Blocks|block_index4[0]~1_combout\ & (((!\Update_Blocks|block_index4[1]~2_combout\)) # (\Update_Blocks|blocks_t~100_combout\))) ) ) ) # ( !\Update_Blocks|blocks_t~102_combout\ & ( !\Update_Blocks|blocks_t~103_combout\ & ( 
-- (\Update_Blocks|block_index4[1]~2_combout\ & ((!\Update_Blocks|block_index4[0]~1_combout\ & ((\Update_Blocks|blocks_t~101_combout\))) # (\Update_Blocks|block_index4[0]~1_combout\ & (\Update_Blocks|blocks_t~100_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_t~100_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~101_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~102_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~103_combout\,
	combout => \Update_Blocks|Mux7~3_combout\);

-- Location: LABCELL_X12_Y38_N54
\Update_Blocks|blocks_t~170\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~170_combout\ = ( \Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Decoder1~11_combout\ & ( (!\Update_Blocks|blocks_buffer\(11) & (\Update_Blocks|Equal1~0_combout\ & ((!\Update_Blocks|Decoder0~8_combout\) # 
-- (!\Update_Blocks|Decoder0~27_combout\)))) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( \Update_Blocks|Decoder1~11_combout\ & ( (!\Update_Blocks|blocks_buffer\(11) & ((!\Update_Blocks|Decoder0~8_combout\) # (!\Update_Blocks|Decoder0~27_combout\))) ) ) ) 
-- # ( \Update_Blocks|Mux5~19_combout\ & ( !\Update_Blocks|Decoder1~11_combout\ & ( (!\Update_Blocks|blocks_buffer\(11) & ((!\Update_Blocks|Decoder0~8_combout\) # (!\Update_Blocks|Decoder0~27_combout\))) ) ) ) # ( !\Update_Blocks|Mux5~19_combout\ & ( 
-- !\Update_Blocks|Decoder1~11_combout\ & ( (!\Update_Blocks|blocks_buffer\(11) & ((!\Update_Blocks|Decoder0~8_combout\) # (!\Update_Blocks|Decoder0~27_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010100000101010101010000010101010101000000010001000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(11),
	datab => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder0~8_combout\,
	datad => \Update_Blocks|ALT_INV_Decoder0~27_combout\,
	datae => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder1~11_combout\,
	combout => \Update_Blocks|blocks_t~170_combout\);

-- Location: LABCELL_X12_Y38_N51
\Update_Blocks|blocks_t~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_t~99_combout\ = ( \Update_Blocks|blocks_t~170_combout\ & ( \Update_Blocks|blocks_t~171_combout\ & ( (!\Update_Blocks|block_index3[5]~5_combout\) # ((!\Update_Blocks|block_index3[4]~4_combout\) # ((!\Update_Blocks|Mux6~4_combout\) # 
-- (\Update_Blocks|Equal2~0_combout\))) ) ) ) # ( \Update_Blocks|blocks_t~170_combout\ & ( !\Update_Blocks|blocks_t~171_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	datab => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datac => \Update_Blocks|ALT_INV_Mux6~4_combout\,
	datad => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~170_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~171_combout\,
	combout => \Update_Blocks|blocks_t~99_combout\);

-- Location: LABCELL_X12_Y38_N18
\Update_Blocks|Mux7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux7~2_combout\ = ( \Update_Blocks|blocks_t~96_combout\ & ( \Update_Blocks|blocks_t~98_combout\ & ( ((!\Update_Blocks|block_index4[1]~2_combout\ & ((\Update_Blocks|blocks_t~99_combout\))) # (\Update_Blocks|block_index4[1]~2_combout\ & 
-- (\Update_Blocks|blocks_t~97_combout\))) # (\Update_Blocks|block_index4[0]~1_combout\) ) ) ) # ( !\Update_Blocks|blocks_t~96_combout\ & ( \Update_Blocks|blocks_t~98_combout\ & ( (!\Update_Blocks|block_index4[0]~1_combout\ & 
-- ((!\Update_Blocks|block_index4[1]~2_combout\ & ((\Update_Blocks|blocks_t~99_combout\))) # (\Update_Blocks|block_index4[1]~2_combout\ & (\Update_Blocks|blocks_t~97_combout\)))) # (\Update_Blocks|block_index4[0]~1_combout\ & 
-- (((!\Update_Blocks|block_index4[1]~2_combout\)))) ) ) ) # ( \Update_Blocks|blocks_t~96_combout\ & ( !\Update_Blocks|blocks_t~98_combout\ & ( (!\Update_Blocks|block_index4[0]~1_combout\ & ((!\Update_Blocks|block_index4[1]~2_combout\ & 
-- ((\Update_Blocks|blocks_t~99_combout\))) # (\Update_Blocks|block_index4[1]~2_combout\ & (\Update_Blocks|blocks_t~97_combout\)))) # (\Update_Blocks|block_index4[0]~1_combout\ & (((\Update_Blocks|block_index4[1]~2_combout\)))) ) ) ) # ( 
-- !\Update_Blocks|blocks_t~96_combout\ & ( !\Update_Blocks|blocks_t~98_combout\ & ( (!\Update_Blocks|block_index4[0]~1_combout\ & ((!\Update_Blocks|block_index4[1]~2_combout\ & ((\Update_Blocks|blocks_t~99_combout\))) # 
-- (\Update_Blocks|block_index4[1]~2_combout\ & (\Update_Blocks|blocks_t~97_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011101011111001000100101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datab => \Update_Blocks|ALT_INV_blocks_t~97_combout\,
	datac => \Update_Blocks|ALT_INV_blocks_t~99_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~96_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~98_combout\,
	combout => \Update_Blocks|Mux7~2_combout\);

-- Location: LABCELL_X12_Y39_N48
\Update_Blocks|Mux7~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux7~4_combout\ = ( \Update_Blocks|Mux7~3_combout\ & ( \Update_Blocks|Mux7~2_combout\ & ( (!\Update_Blocks|block_index4[3]~3_combout\) # ((!\Update_Blocks|LessThan26~0_combout\ & ((\Update_Blocks|Mux7~1_combout\))) # 
-- (\Update_Blocks|LessThan26~0_combout\ & (\Update_Blocks|Mux7~0_combout\))) ) ) ) # ( !\Update_Blocks|Mux7~3_combout\ & ( \Update_Blocks|Mux7~2_combout\ & ( (!\Update_Blocks|LessThan26~0_combout\ & (\Update_Blocks|block_index4[3]~3_combout\ & 
-- ((\Update_Blocks|Mux7~1_combout\)))) # (\Update_Blocks|LessThan26~0_combout\ & ((!\Update_Blocks|block_index4[3]~3_combout\) # ((\Update_Blocks|Mux7~0_combout\)))) ) ) ) # ( \Update_Blocks|Mux7~3_combout\ & ( !\Update_Blocks|Mux7~2_combout\ & ( 
-- (!\Update_Blocks|LessThan26~0_combout\ & ((!\Update_Blocks|block_index4[3]~3_combout\) # ((\Update_Blocks|Mux7~1_combout\)))) # (\Update_Blocks|LessThan26~0_combout\ & (\Update_Blocks|block_index4[3]~3_combout\ & (\Update_Blocks|Mux7~0_combout\))) ) ) ) # 
-- ( !\Update_Blocks|Mux7~3_combout\ & ( !\Update_Blocks|Mux7~2_combout\ & ( (\Update_Blocks|block_index4[3]~3_combout\ & ((!\Update_Blocks|LessThan26~0_combout\ & ((\Update_Blocks|Mux7~1_combout\))) # (\Update_Blocks|LessThan26~0_combout\ & 
-- (\Update_Blocks|Mux7~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_Mux7~0_combout\,
	datad => \Update_Blocks|ALT_INV_Mux7~1_combout\,
	datae => \Update_Blocks|ALT_INV_Mux7~3_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~2_combout\,
	combout => \Update_Blocks|Mux7~4_combout\);

-- Location: LABCELL_X12_Y39_N18
\Update_Blocks|Mux7~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux7~19_combout\ = ( \Update_Blocks|Mux7~9_combout\ & ( \Update_Blocks|Mux7~4_combout\ & ( ((!\Update_Blocks|block_index4[4]~4_combout\ & (\Update_Blocks|Mux7~18_combout\)) # (\Update_Blocks|block_index4[4]~4_combout\ & 
-- ((\Update_Blocks|Mux7~14_combout\)))) # (\Update_Blocks|block_index4[5]~5_combout\) ) ) ) # ( !\Update_Blocks|Mux7~9_combout\ & ( \Update_Blocks|Mux7~4_combout\ & ( (!\Update_Blocks|block_index4[5]~5_combout\ & ((!\Update_Blocks|block_index4[4]~4_combout\ 
-- & (\Update_Blocks|Mux7~18_combout\)) # (\Update_Blocks|block_index4[4]~4_combout\ & ((\Update_Blocks|Mux7~14_combout\))))) # (\Update_Blocks|block_index4[5]~5_combout\ & (\Update_Blocks|block_index4[4]~4_combout\)) ) ) ) # ( \Update_Blocks|Mux7~9_combout\ 
-- & ( !\Update_Blocks|Mux7~4_combout\ & ( (!\Update_Blocks|block_index4[5]~5_combout\ & ((!\Update_Blocks|block_index4[4]~4_combout\ & (\Update_Blocks|Mux7~18_combout\)) # (\Update_Blocks|block_index4[4]~4_combout\ & ((\Update_Blocks|Mux7~14_combout\))))) # 
-- (\Update_Blocks|block_index4[5]~5_combout\ & (!\Update_Blocks|block_index4[4]~4_combout\)) ) ) ) # ( !\Update_Blocks|Mux7~9_combout\ & ( !\Update_Blocks|Mux7~4_combout\ & ( (!\Update_Blocks|block_index4[5]~5_combout\ & 
-- ((!\Update_Blocks|block_index4[4]~4_combout\ & (\Update_Blocks|Mux7~18_combout\)) # (\Update_Blocks|block_index4[4]~4_combout\ & ((\Update_Blocks|Mux7~14_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	datac => \Update_Blocks|ALT_INV_Mux7~18_combout\,
	datad => \Update_Blocks|ALT_INV_Mux7~14_combout\,
	datae => \Update_Blocks|ALT_INV_Mux7~9_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~4_combout\,
	combout => \Update_Blocks|Mux7~19_combout\);

-- Location: LABCELL_X9_Y38_N48
\Update_Blocks|Decoder3~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~11_combout\ = ( \Update_Blocks|block_index4[4]~4_combout\ & ( !\Update_Blocks|block_index4[1]~2_combout\ & ( (\Update_Blocks|LessThan26~0_combout\ & (!\Update_Blocks|block_index4[3]~3_combout\ & 
-- (!\Update_Blocks|block_index4[0]~1_combout\ & \Update_Blocks|block_index4[5]~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	datae => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	combout => \Update_Blocks|Decoder3~11_combout\);

-- Location: LABCELL_X12_Y39_N36
\Update_Blocks|blocks_buffer~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~11_combout\ = ( \Update_Blocks|blocks_t~99_combout\ & ( (\Update_Blocks|Mux7~19_combout\ & (!\Update_Blocks|Update_Blocks~1_combout\ & (\Update_Blocks|Decoder3~11_combout\ & \rst_blocks~0_combout\))) ) ) # ( 
-- !\Update_Blocks|blocks_t~99_combout\ & ( \rst_blocks~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	datab => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder3~11_combout\,
	datad => \ALT_INV_rst_blocks~0_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_t~99_combout\,
	combout => \Update_Blocks|blocks_buffer~11_combout\);

-- Location: FF_X12_Y39_N38
\Update_Blocks|blocks_buffer[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~11_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(11));

-- Location: LABCELL_X16_Y40_N42
\game_won~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \game_won~4_combout\ = ( \Update_Blocks|blocks_buffer\(8) & ( (\Update_Blocks|blocks_buffer\(9) & (\Update_Blocks|blocks_buffer\(6) & (\Update_Blocks|blocks_buffer\(5) & \Update_Blocks|blocks_buffer\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(9),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(6),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(5),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(7),
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(8),
	combout => \game_won~4_combout\);

-- Location: LABCELL_X17_Y40_N24
\game_won~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \game_won~5_combout\ = ( \Update_Blocks|blocks_buffer\(3) & ( (\Update_Blocks|blocks_buffer\(2) & (\Update_Blocks|blocks_buffer\(1) & \Update_Blocks|blocks_buffer\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(2),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(1),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(0),
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(3),
	combout => \game_won~5_combout\);

-- Location: LABCELL_X11_Y40_N30
\game_won~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \game_won~6_combout\ = ( \Update_Blocks|blocks_buffer\(10) & ( (\Update_Blocks|blocks_buffer\(11) & (\Update_Blocks|blocks_buffer\(4) & (\game_won~4_combout\ & \game_won~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(11),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(4),
	datac => \ALT_INV_game_won~4_combout\,
	datad => \ALT_INV_game_won~5_combout\,
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(10),
	combout => \game_won~6_combout\);

-- Location: LABCELL_X23_Y37_N54
\game_won~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \game_won~2_combout\ = ( \Update_Blocks|blocks_buffer\(18) & ( \Update_Blocks|blocks_buffer\(19) & ( (\Update_Blocks|blocks_buffer\(21) & (\Update_Blocks|blocks_buffer\(20) & (\Update_Blocks|blocks_buffer\(23) & \Update_Blocks|blocks_buffer\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(21),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(20),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(23),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(22),
	datae => \Update_Blocks|ALT_INV_blocks_buffer\(18),
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(19),
	combout => \game_won~2_combout\);

-- Location: LABCELL_X17_Y38_N54
\game_won~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \game_won~3_combout\ = ( \Update_Blocks|blocks_buffer\(13) & ( \Update_Blocks|blocks_buffer\(14) & ( (\Update_Blocks|blocks_buffer\(15) & (\Update_Blocks|blocks_buffer\(17) & (\Update_Blocks|blocks_buffer\(12) & \Update_Blocks|blocks_buffer\(16)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(15),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(17),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(12),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(16),
	datae => \Update_Blocks|ALT_INV_blocks_buffer\(13),
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(14),
	combout => \game_won~3_combout\);

-- Location: LABCELL_X24_Y37_N54
\game_won~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \game_won~7_combout\ = ( \game_won~3_combout\ & ( (\game_won~6_combout\ & \game_won~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_game_won~6_combout\,
	datac => \ALT_INV_game_won~2_combout\,
	dataf => \ALT_INV_game_won~3_combout\,
	combout => \game_won~7_combout\);

-- Location: LABCELL_X23_Y40_N6
\game_won~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \game_won~0_combout\ = ( \Update_Blocks|blocks_buffer\(31) & ( \Update_Blocks|blocks_buffer\(33) & ( (\Update_Blocks|blocks_buffer\(30) & (\Update_Blocks|blocks_buffer\(35) & (\Update_Blocks|blocks_buffer\(34) & \Update_Blocks|blocks_buffer\(32)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(30),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(35),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(34),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(32),
	datae => \Update_Blocks|ALT_INV_blocks_buffer\(31),
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(33),
	combout => \game_won~0_combout\);

-- Location: LABCELL_X24_Y37_N48
\game_won~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \game_won~14_combout\ = ( \game_won~0_combout\ & ( (\game_won~1_combout\ & \game_won~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_game_won~1_combout\,
	datad => \ALT_INV_game_won~7_combout\,
	dataf => \ALT_INV_game_won~0_combout\,
	combout => \game_won~14_combout\);

-- Location: LABCELL_X24_Y37_N30
\game_won~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \game_won~13_combout\ = ( \game_won~1_combout\ & ( \game_won~0_combout\ & ( (\game_won~12_combout\ & (\game_won~6_combout\ & (\game_won~2_combout\ & \game_won~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_game_won~12_combout\,
	datab => \ALT_INV_game_won~6_combout\,
	datac => \ALT_INV_game_won~2_combout\,
	datad => \ALT_INV_game_won~3_combout\,
	datae => \ALT_INV_game_won~1_combout\,
	dataf => \ALT_INV_game_won~0_combout\,
	combout => \game_won~13_combout\);

-- Location: LABCELL_X24_Y37_N42
\level[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \level[1]~0_combout\ = ( level(1) & ( \game_won~13_combout\ & ( (!\enable_rst~0_combout\) # ((!\rst_blocks~1_combout\ & ((level(0)) # (level(2))))) ) ) ) # ( !level(1) & ( \game_won~13_combout\ & ( (\enable_rst~0_combout\ & (!\rst_blocks~1_combout\ & 
-- !level(0))) ) ) ) # ( level(1) & ( !\game_won~13_combout\ & ( (!\enable_rst~0_combout\) # (!\rst_blocks~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110111001000100000000001010111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_enable_rst~0_combout\,
	datab => \ALT_INV_rst_blocks~1_combout\,
	datac => ALT_INV_level(2),
	datad => ALT_INV_level(0),
	datae => ALT_INV_level(1),
	dataf => \ALT_INV_game_won~13_combout\,
	combout => \level[1]~0_combout\);

-- Location: FF_X24_Y37_N44
\level[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \level[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => level(1));

-- Location: LABCELL_X24_Y37_N57
\game_won~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \game_won~15_combout\ = ( !level(0) & ( level(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_level(1),
	dataf => ALT_INV_level(0),
	combout => \game_won~15_combout\);

-- Location: LABCELL_X24_Y37_N51
\level[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \level[2]~1_combout\ = ( \game_won~12_combout\ & ( (!\rst_blocks~1_combout\ & (((\game_won~14_combout\ & \game_won~15_combout\)) # (level(2)))) ) ) # ( !\game_won~12_combout\ & ( (!\rst_blocks~1_combout\ & level(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000010000111100000001000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_game_won~14_combout\,
	datab => \ALT_INV_game_won~15_combout\,
	datac => \ALT_INV_rst_blocks~1_combout\,
	datad => ALT_INV_level(2),
	dataf => \ALT_INV_game_won~12_combout\,
	combout => \level[2]~1_combout\);

-- Location: FF_X24_Y37_N53
\level[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \level[2]~1_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => level(2));

-- Location: LABCELL_X24_Y37_N6
\level~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \level~2_combout\ = ( level(0) & ( level(1) & ( (!\rst_blocks~1_combout\ & ((!\game_won~12_combout\) # (!\game_won~14_combout\))) ) ) ) # ( !level(0) & ( level(1) & ( (\game_won~12_combout\ & (!\rst_blocks~1_combout\ & (!level(2) & 
-- \game_won~14_combout\))) ) ) ) # ( level(0) & ( !level(1) & ( (!\rst_blocks~1_combout\ & ((!\game_won~12_combout\) # (!\game_won~14_combout\))) ) ) ) # ( !level(0) & ( !level(1) & ( (\game_won~12_combout\ & (!\rst_blocks~1_combout\ & 
-- \game_won~14_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100110011001000100000000000010000001100110010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_game_won~12_combout\,
	datab => \ALT_INV_rst_blocks~1_combout\,
	datac => ALT_INV_level(2),
	datad => \ALT_INV_game_won~14_combout\,
	datae => ALT_INV_level(0),
	dataf => ALT_INV_level(1),
	combout => \level~2_combout\);

-- Location: FF_X24_Y37_N8
\level[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \level~2_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => level(0));

-- Location: LABCELL_X24_Y37_N24
\Add3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~0_combout\ = ( level(0) & ( level(1) ) ) # ( !level(0) & ( !level(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_level(1),
	dataf => ALT_INV_level(0),
	combout => \Add3~0_combout\);

-- Location: MLABCELL_X21_Y35_N39
\Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~0_combout\ = ( level(0) & ( !level(2) $ (!level(1)) ) ) # ( !level(0) & ( !level(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_level(2),
	datad => ALT_INV_level(1),
	dataf => ALT_INV_level(0),
	combout => \Add0~0_combout\);

-- Location: MLABCELL_X21_Y35_N45
\Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~1_combout\ = ( level(0) & ( (level(1)) # (level(2)) ) ) # ( !level(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_level(2),
	datad => ALT_INV_level(1),
	dataf => ALT_INV_level(0),
	combout => \Add0~1_combout\);

-- Location: IOIBUF_X36_Y0_N1
\paddle_right_n~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_paddle_right_n,
	o => \paddle_right_n~input_o\);

-- Location: LABCELL_X27_Y37_N0
\Update_Paddle|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add1~37_sumout\ = SUM(( \Update_Paddle|paddle_col_buffer\(0) ) + ( VCC ) + ( !VCC ))
-- \Update_Paddle|Add1~38\ = CARRY(( \Update_Paddle|paddle_col_buffer\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Paddle|ALT_INV_paddle_col_buffer\(0),
	cin => GND,
	sumout => \Update_Paddle|Add1~37_sumout\,
	cout => \Update_Paddle|Add1~38\);

-- Location: MLABCELL_X25_Y37_N24
\Update_Paddle|paddle_col_buffer~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|paddle_col_buffer~13_combout\ = ( \Update_Paddle|Add1~37_sumout\ & ( !\rst_paddle~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Update_Paddle|ALT_INV_Add1~37_sumout\,
	dataf => \ALT_INV_rst_paddle~combout\,
	combout => \Update_Paddle|paddle_col_buffer~13_combout\);

-- Location: LABCELL_X27_Y37_N12
\Update_Paddle|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add1~21_sumout\ = SUM(( ((\Update_Paddle|Add0~5_sumout\ & (\Update_Paddle|Add0~1_sumout\ & \Update_Paddle|LessThan0~0_combout\))) # (\paddle_right_n~input_o\) ) + ( !\Update_Paddle|paddle_col_buffer\(4) ) + ( \Update_Paddle|Add1~26\ ))
-- \Update_Paddle|Add1~22\ = CARRY(( ((\Update_Paddle|Add0~5_sumout\ & (\Update_Paddle|Add0~1_sumout\ & \Update_Paddle|LessThan0~0_combout\))) # (\paddle_right_n~input_o\) ) + ( !\Update_Paddle|paddle_col_buffer\(4) ) + ( \Update_Paddle|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000011001100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_Add0~5_sumout\,
	datab => \ALT_INV_paddle_right_n~input_o\,
	datac => \Update_Paddle|ALT_INV_Add0~1_sumout\,
	datad => \Update_Paddle|ALT_INV_LessThan0~0_combout\,
	dataf => \Update_Paddle|ALT_INV_paddle_col_buffer\(4),
	cin => \Update_Paddle|Add1~26\,
	sumout => \Update_Paddle|Add1~21_sumout\,
	cout => \Update_Paddle|Add1~22\);

-- Location: LABCELL_X27_Y37_N15
\Update_Paddle|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add1~17_sumout\ = SUM(( \Update_Paddle|paddle_col_buffer\(5) ) + ( ((\Update_Paddle|Add0~5_sumout\ & (\Update_Paddle|Add0~1_sumout\ & \Update_Paddle|LessThan0~0_combout\))) # (\paddle_right_n~input_o\) ) + ( \Update_Paddle|Add1~22\ ))
-- \Update_Paddle|Add1~18\ = CARRY(( \Update_Paddle|paddle_col_buffer\(5) ) + ( ((\Update_Paddle|Add0~5_sumout\ & (\Update_Paddle|Add0~1_sumout\ & \Update_Paddle|LessThan0~0_combout\))) # (\paddle_right_n~input_o\) ) + ( \Update_Paddle|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100100000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_Add0~5_sumout\,
	datab => \ALT_INV_paddle_right_n~input_o\,
	datac => \Update_Paddle|ALT_INV_Add0~1_sumout\,
	datad => \Update_Paddle|ALT_INV_paddle_col_buffer\(5),
	dataf => \Update_Paddle|ALT_INV_LessThan0~0_combout\,
	cin => \Update_Paddle|Add1~22\,
	sumout => \Update_Paddle|Add1~17_sumout\,
	cout => \Update_Paddle|Add1~18\);

-- Location: LABCELL_X27_Y37_N57
\Update_Paddle|paddle_col_buffer~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|paddle_col_buffer~8_combout\ = ( \Update_Paddle|Add1~17_sumout\ & ( !\rst_paddle~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_rst_paddle~combout\,
	dataf => \Update_Paddle|ALT_INV_Add1~17_sumout\,
	combout => \Update_Paddle|paddle_col_buffer~8_combout\);

-- Location: FF_X27_Y37_N59
\Update_Paddle|paddle_col_buffer[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Paddle|paddle_col_buffer~8_combout\,
	ena => \Update_Paddle|paddle_col_buffer[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Paddle|paddle_col_buffer\(5));

-- Location: LABCELL_X27_Y37_N18
\Update_Paddle|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add1~13_sumout\ = SUM(( ((\Update_Paddle|Add0~5_sumout\ & (\Update_Paddle|Add0~1_sumout\ & \Update_Paddle|LessThan0~0_combout\))) # (\paddle_right_n~input_o\) ) + ( !\Update_Paddle|paddle_col_buffer\(6) ) + ( \Update_Paddle|Add1~18\ ))
-- \Update_Paddle|Add1~14\ = CARRY(( ((\Update_Paddle|Add0~5_sumout\ & (\Update_Paddle|Add0~1_sumout\ & \Update_Paddle|LessThan0~0_combout\))) # (\paddle_right_n~input_o\) ) + ( !\Update_Paddle|paddle_col_buffer\(6) ) + ( \Update_Paddle|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000011001100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_Add0~5_sumout\,
	datab => \ALT_INV_paddle_right_n~input_o\,
	datac => \Update_Paddle|ALT_INV_Add0~1_sumout\,
	datad => \Update_Paddle|ALT_INV_LessThan0~0_combout\,
	dataf => \Update_Paddle|ALT_INV_paddle_col_buffer\(6),
	cin => \Update_Paddle|Add1~18\,
	sumout => \Update_Paddle|Add1~13_sumout\,
	cout => \Update_Paddle|Add1~14\);

-- Location: LABCELL_X27_Y37_N39
\Update_Paddle|paddle_col_buffer~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|paddle_col_buffer~7_combout\ = ( !\Update_Paddle|Add1~13_sumout\ & ( !\rst_paddle~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_paddle~combout\,
	dataf => \Update_Paddle|ALT_INV_Add1~13_sumout\,
	combout => \Update_Paddle|paddle_col_buffer~7_combout\);

-- Location: FF_X27_Y37_N41
\Update_Paddle|paddle_col_buffer[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Paddle|paddle_col_buffer~7_combout\,
	ena => \Update_Paddle|paddle_col_buffer[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Paddle|paddle_col_buffer\(6));

-- Location: LABCELL_X24_Y36_N36
\Update_Paddle|paddle_col_buffer[9]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|paddle_col_buffer[9]~1_combout\ = ( !\Update_Paddle|paddle_col_buffer\(5) & ( (\Update_Paddle|paddle_col_buffer\(4) & (!\Update_Paddle|paddle_col_buffer\(7) & \Update_Paddle|paddle_col_buffer\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Paddle|ALT_INV_paddle_col_buffer\(4),
	datac => \Update_Paddle|ALT_INV_paddle_col_buffer\(7),
	datad => \Update_Paddle|ALT_INV_paddle_col_buffer\(6),
	dataf => \Update_Paddle|ALT_INV_paddle_col_buffer\(5),
	combout => \Update_Paddle|paddle_col_buffer[9]~1_combout\);

-- Location: IOIBUF_X36_Y0_N18
\paddle_left_n~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_paddle_left_n,
	o => \paddle_left_n~input_o\);

-- Location: LABCELL_X24_Y36_N39
\Update_Paddle|paddle_col_buffer[9]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|paddle_col_buffer[9]~2_combout\ = ( !\paddle_left_n~input_o\ & ( ((!\Update_Paddle|paddle_col_buffer\(8)) # (!\Update_Paddle|paddle_col_buffer[9]~1_combout\)) # (\Update_Paddle|paddle_col_buffer\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110101111111111111010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_paddle_col_buffer\(9),
	datac => \Update_Paddle|ALT_INV_paddle_col_buffer\(8),
	datad => \Update_Paddle|ALT_INV_paddle_col_buffer[9]~1_combout\,
	dataf => \ALT_INV_paddle_left_n~input_o\,
	combout => \Update_Paddle|paddle_col_buffer[9]~2_combout\);

-- Location: MLABCELL_X28_Y38_N0
\Update_Paddle|counter_paddle|auto_generated|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita0~sumout\ = SUM(( \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita0~COUT\ = CARRY(( \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita0~sumout\,
	cout => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita0~COUT\);

-- Location: LABCELL_X27_Y37_N30
\Update_Paddle|clear_paddle_counter~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|clear_paddle_counter~0_combout\ = ( \enable_rst~q\ ) # ( !\enable_rst~q\ & ( (\Update_Paddle|Equal0~3_combout\) # (\pause~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_pause~input_o\,
	datac => \Update_Paddle|ALT_INV_Equal0~3_combout\,
	dataf => \ALT_INV_enable_rst~q\,
	combout => \Update_Paddle|clear_paddle_counter~0_combout\);

-- Location: FF_X28_Y38_N1
\Update_Paddle|counter_paddle|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita0~sumout\,
	sclr => \Update_Paddle|clear_paddle_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(0));

-- Location: MLABCELL_X28_Y38_N3
\Update_Paddle|counter_paddle|auto_generated|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita1~sumout\ = SUM(( \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(1) ) + ( GND ) + ( \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita0~COUT\ ))
-- \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita1~COUT\ = CARRY(( \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(1) ) + ( GND ) + ( \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(1),
	cin => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita0~COUT\,
	sumout => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita1~sumout\,
	cout => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita1~COUT\);

-- Location: FF_X28_Y38_N4
\Update_Paddle|counter_paddle|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita1~sumout\,
	sclr => \Update_Paddle|clear_paddle_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(1));

-- Location: MLABCELL_X28_Y38_N6
\Update_Paddle|counter_paddle|auto_generated|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita2~sumout\ = SUM(( \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(2) ) + ( GND ) + ( \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita1~COUT\ ))
-- \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita2~COUT\ = CARRY(( \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(2) ) + ( GND ) + ( \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(2),
	cin => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita1~COUT\,
	sumout => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita2~sumout\,
	cout => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita2~COUT\);

-- Location: FF_X28_Y38_N7
\Update_Paddle|counter_paddle|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita2~sumout\,
	sclr => \Update_Paddle|clear_paddle_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(2));

-- Location: MLABCELL_X28_Y38_N9
\Update_Paddle|counter_paddle|auto_generated|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita3~sumout\ = SUM(( \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(3) ) + ( GND ) + ( \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita2~COUT\ ))
-- \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita3~COUT\ = CARRY(( \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(3) ) + ( GND ) + ( \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(3),
	cin => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita2~COUT\,
	sumout => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita3~sumout\,
	cout => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita3~COUT\);

-- Location: FF_X28_Y38_N10
\Update_Paddle|counter_paddle|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita3~sumout\,
	sclr => \Update_Paddle|clear_paddle_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(3));

-- Location: MLABCELL_X28_Y38_N12
\Update_Paddle|counter_paddle|auto_generated|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita4~sumout\ = SUM(( \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(4) ) + ( GND ) + ( \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita3~COUT\ ))
-- \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita4~COUT\ = CARRY(( \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(4) ) + ( GND ) + ( \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(4),
	cin => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita3~COUT\,
	sumout => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita4~sumout\,
	cout => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita4~COUT\);

-- Location: FF_X28_Y38_N13
\Update_Paddle|counter_paddle|auto_generated|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita4~sumout\,
	sclr => \Update_Paddle|clear_paddle_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(4));

-- Location: MLABCELL_X28_Y38_N15
\Update_Paddle|counter_paddle|auto_generated|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita5~sumout\ = SUM(( \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(5) ) + ( GND ) + ( \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita4~COUT\ ))
-- \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita5~COUT\ = CARRY(( \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(5) ) + ( GND ) + ( \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(5),
	cin => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita4~COUT\,
	sumout => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita5~sumout\,
	cout => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita5~COUT\);

-- Location: FF_X28_Y38_N16
\Update_Paddle|counter_paddle|auto_generated|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita5~sumout\,
	sclr => \Update_Paddle|clear_paddle_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(5));

-- Location: MLABCELL_X28_Y38_N18
\Update_Paddle|counter_paddle|auto_generated|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita6~sumout\ = SUM(( \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(6) ) + ( GND ) + ( \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita5~COUT\ ))
-- \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita6~COUT\ = CARRY(( \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(6) ) + ( GND ) + ( \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(6),
	cin => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita5~COUT\,
	sumout => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita6~sumout\,
	cout => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita6~COUT\);

-- Location: FF_X28_Y38_N19
\Update_Paddle|counter_paddle|auto_generated|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita6~sumout\,
	sclr => \Update_Paddle|clear_paddle_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(6));

-- Location: MLABCELL_X28_Y38_N21
\Update_Paddle|counter_paddle|auto_generated|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita7~sumout\ = SUM(( \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(7) ) + ( GND ) + ( \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita6~COUT\ ))
-- \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita7~COUT\ = CARRY(( \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(7) ) + ( GND ) + ( \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(7),
	cin => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita6~COUT\,
	sumout => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita7~sumout\,
	cout => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita7~COUT\);

-- Location: FF_X28_Y38_N22
\Update_Paddle|counter_paddle|auto_generated|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita7~sumout\,
	sclr => \Update_Paddle|clear_paddle_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(7));

-- Location: MLABCELL_X28_Y38_N24
\Update_Paddle|counter_paddle|auto_generated|counter_comb_bita8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita8~sumout\ = SUM(( \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(8) ) + ( GND ) + ( \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita7~COUT\ ))
-- \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita8~COUT\ = CARRY(( \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(8) ) + ( GND ) + ( \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita7~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(8),
	cin => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita7~COUT\,
	sumout => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita8~sumout\,
	cout => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita8~COUT\);

-- Location: FF_X28_Y38_N25
\Update_Paddle|counter_paddle|auto_generated|counter_reg_bit[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita8~sumout\,
	sclr => \Update_Paddle|clear_paddle_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(8));

-- Location: MLABCELL_X28_Y38_N27
\Update_Paddle|counter_paddle|auto_generated|counter_comb_bita9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita9~sumout\ = SUM(( \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(9) ) + ( GND ) + ( \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita8~COUT\ ))
-- \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita9~COUT\ = CARRY(( \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(9) ) + ( GND ) + ( \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita8~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(9),
	cin => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita8~COUT\,
	sumout => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita9~sumout\,
	cout => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita9~COUT\);

-- Location: FF_X28_Y38_N28
\Update_Paddle|counter_paddle|auto_generated|counter_reg_bit[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita9~sumout\,
	sclr => \Update_Paddle|clear_paddle_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(9));

-- Location: MLABCELL_X28_Y38_N30
\Update_Paddle|counter_paddle|auto_generated|counter_comb_bita10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita10~sumout\ = SUM(( \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(10) ) + ( GND ) + ( \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita9~COUT\ ))
-- \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita10~COUT\ = CARRY(( \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(10) ) + ( GND ) + ( \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita9~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(10),
	cin => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita9~COUT\,
	sumout => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita10~sumout\,
	cout => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita10~COUT\);

-- Location: FF_X28_Y38_N31
\Update_Paddle|counter_paddle|auto_generated|counter_reg_bit[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita10~sumout\,
	sclr => \Update_Paddle|clear_paddle_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(10));

-- Location: MLABCELL_X28_Y38_N33
\Update_Paddle|counter_paddle|auto_generated|counter_comb_bita11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita11~sumout\ = SUM(( \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(11) ) + ( GND ) + ( \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita10~COUT\ ))
-- \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita11~COUT\ = CARRY(( \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(11) ) + ( GND ) + ( \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita10~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(11),
	cin => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita10~COUT\,
	sumout => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita11~sumout\,
	cout => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita11~COUT\);

-- Location: FF_X28_Y38_N34
\Update_Paddle|counter_paddle|auto_generated|counter_reg_bit[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita11~sumout\,
	sclr => \Update_Paddle|clear_paddle_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(11));

-- Location: MLABCELL_X28_Y38_N36
\Update_Paddle|counter_paddle|auto_generated|counter_comb_bita12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita12~sumout\ = SUM(( \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(12) ) + ( GND ) + ( \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita11~COUT\ ))
-- \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita12~COUT\ = CARRY(( \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(12) ) + ( GND ) + ( \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita11~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(12),
	cin => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita11~COUT\,
	sumout => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita12~sumout\,
	cout => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita12~COUT\);

-- Location: FF_X28_Y38_N37
\Update_Paddle|counter_paddle|auto_generated|counter_reg_bit[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita12~sumout\,
	sclr => \Update_Paddle|clear_paddle_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(12));

-- Location: LABCELL_X29_Y38_N21
\Update_Paddle|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Equal0~2_combout\ = ( \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(7) & ( \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(8) & ( (\Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(9) & 
-- (\Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(10) & \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(11))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(9),
	datab => \Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(10),
	datac => \Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(11),
	datae => \Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(7),
	dataf => \Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(8),
	combout => \Update_Paddle|Equal0~2_combout\);

-- Location: MLABCELL_X28_Y38_N39
\Update_Paddle|counter_paddle|auto_generated|counter_comb_bita13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita13~sumout\ = SUM(( \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(13) ) + ( GND ) + ( \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita12~COUT\ ))
-- \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita13~COUT\ = CARRY(( \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(13) ) + ( GND ) + ( \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita12~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(13),
	cin => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita12~COUT\,
	sumout => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita13~sumout\,
	cout => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita13~COUT\);

-- Location: FF_X28_Y38_N41
\Update_Paddle|counter_paddle|auto_generated|counter_reg_bit[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita13~sumout\,
	sclr => \Update_Paddle|clear_paddle_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(13));

-- Location: MLABCELL_X28_Y38_N42
\Update_Paddle|counter_paddle|auto_generated|counter_comb_bita14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita14~sumout\ = SUM(( \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(14) ) + ( GND ) + ( \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita13~COUT\ ))
-- \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita14~COUT\ = CARRY(( \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(14) ) + ( GND ) + ( \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita13~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(14),
	cin => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita13~COUT\,
	sumout => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita14~sumout\,
	cout => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita14~COUT\);

-- Location: FF_X28_Y38_N44
\Update_Paddle|counter_paddle|auto_generated|counter_reg_bit[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita14~sumout\,
	sclr => \Update_Paddle|clear_paddle_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(14));

-- Location: MLABCELL_X28_Y38_N45
\Update_Paddle|counter_paddle|auto_generated|counter_comb_bita15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita15~sumout\ = SUM(( \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(15) ) + ( GND ) + ( \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita14~COUT\ ))
-- \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita15~COUT\ = CARRY(( \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(15) ) + ( GND ) + ( \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita14~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(15),
	cin => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita14~COUT\,
	sumout => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita15~sumout\,
	cout => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita15~COUT\);

-- Location: FF_X28_Y38_N47
\Update_Paddle|counter_paddle|auto_generated|counter_reg_bit[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita15~sumout\,
	sclr => \Update_Paddle|clear_paddle_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(15));

-- Location: MLABCELL_X28_Y38_N48
\Update_Paddle|counter_paddle|auto_generated|counter_comb_bita16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita16~sumout\ = SUM(( \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(16) ) + ( GND ) + ( \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita15~COUT\ ))
-- \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita16~COUT\ = CARRY(( \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(16) ) + ( GND ) + ( \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita15~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(16),
	cin => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita15~COUT\,
	sumout => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita16~sumout\,
	cout => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita16~COUT\);

-- Location: FF_X28_Y38_N50
\Update_Paddle|counter_paddle|auto_generated|counter_reg_bit[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita16~sumout\,
	sclr => \Update_Paddle|clear_paddle_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(16));

-- Location: MLABCELL_X28_Y38_N51
\Update_Paddle|counter_paddle|auto_generated|counter_comb_bita17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita17~sumout\ = SUM(( \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(17) ) + ( GND ) + ( \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita16~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(17),
	cin => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita16~COUT\,
	sumout => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita17~sumout\);

-- Location: FF_X28_Y38_N53
\Update_Paddle|counter_paddle|auto_generated|counter_reg_bit[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Paddle|counter_paddle|auto_generated|counter_comb_bita17~sumout\,
	sclr => \Update_Paddle|clear_paddle_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(17));

-- Location: MLABCELL_X28_Y38_N54
\Update_Paddle|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Equal0~1_combout\ = ( !\Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(15) & ( !\Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(17) & ( (\Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(13) & 
-- (\Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(16) & !\Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(14))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(13),
	datac => \Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(16),
	datad => \Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(14),
	datae => \Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(15),
	dataf => \Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(17),
	combout => \Update_Paddle|Equal0~1_combout\);

-- Location: LABCELL_X29_Y38_N51
\Update_Paddle|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Equal0~0_combout\ = ( \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(4) & ( \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(1) & ( (\Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(2) & 
-- (\Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(3) & \Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(5))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(2),
	datab => \Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(3),
	datac => \Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(5),
	datae => \Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(4),
	dataf => \Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(1),
	combout => \Update_Paddle|Equal0~0_combout\);

-- Location: LABCELL_X29_Y38_N39
\Update_Paddle|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Equal0~3_combout\ = ( \Update_Paddle|Equal0~1_combout\ & ( \Update_Paddle|Equal0~0_combout\ & ( (\Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(12) & (\Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(6) & 
-- (\Update_Paddle|counter_paddle|auto_generated|counter_reg_bit\(0) & \Update_Paddle|Equal0~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(12),
	datab => \Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(6),
	datac => \Update_Paddle|counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(0),
	datad => \Update_Paddle|ALT_INV_Equal0~2_combout\,
	datae => \Update_Paddle|ALT_INV_Equal0~1_combout\,
	dataf => \Update_Paddle|ALT_INV_Equal0~0_combout\,
	combout => \Update_Paddle|Equal0~3_combout\);

-- Location: LABCELL_X27_Y37_N54
\Update_Paddle|paddle_col_buffer[9]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|paddle_col_buffer[9]~3_combout\ = ( \pause~input_o\ & ( (!\paddle_left_n~input_o\ & !\paddle_right_n~input_o\) ) ) # ( !\pause~input_o\ & ( (!\Update_Paddle|Equal0~3_combout\ & ((!\enable_rst~q\) # ((!\paddle_left_n~input_o\ & 
-- !\paddle_right_n~input_o\)))) # (\Update_Paddle|Equal0~3_combout\ & (!\paddle_left_n~input_o\ & ((!\paddle_right_n~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110110010100000111011001010000011001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_Equal0~3_combout\,
	datab => \ALT_INV_paddle_left_n~input_o\,
	datac => \ALT_INV_enable_rst~q\,
	datad => \ALT_INV_paddle_right_n~input_o\,
	dataf => \ALT_INV_pause~input_o\,
	combout => \Update_Paddle|paddle_col_buffer[9]~3_combout\);

-- Location: LABCELL_X24_Y36_N0
\Update_Paddle|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add0~33_sumout\ = SUM(( \Update_Paddle|paddle_col_buffer\(0) ) + ( VCC ) + ( !VCC ))
-- \Update_Paddle|Add0~34\ = CARRY(( \Update_Paddle|paddle_col_buffer\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Paddle|ALT_INV_paddle_col_buffer\(0),
	cin => GND,
	sumout => \Update_Paddle|Add0~33_sumout\,
	cout => \Update_Paddle|Add0~34\);

-- Location: LABCELL_X24_Y36_N3
\Update_Paddle|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add0~37_sumout\ = SUM(( \Update_Paddle|paddle_col_buffer\(1) ) + ( VCC ) + ( \Update_Paddle|Add0~34\ ))
-- \Update_Paddle|Add0~38\ = CARRY(( \Update_Paddle|paddle_col_buffer\(1) ) + ( VCC ) + ( \Update_Paddle|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Paddle|ALT_INV_paddle_col_buffer\(1),
	cin => \Update_Paddle|Add0~34\,
	sumout => \Update_Paddle|Add0~37_sumout\,
	cout => \Update_Paddle|Add0~38\);

-- Location: LABCELL_X24_Y36_N6
\Update_Paddle|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add0~29_sumout\ = SUM(( \Update_Paddle|paddle_col_buffer\(2) ) + ( VCC ) + ( \Update_Paddle|Add0~38\ ))
-- \Update_Paddle|Add0~30\ = CARRY(( \Update_Paddle|paddle_col_buffer\(2) ) + ( VCC ) + ( \Update_Paddle|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Paddle|ALT_INV_paddle_col_buffer\(2),
	cin => \Update_Paddle|Add0~38\,
	sumout => \Update_Paddle|Add0~29_sumout\,
	cout => \Update_Paddle|Add0~30\);

-- Location: LABCELL_X24_Y36_N9
\Update_Paddle|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add0~25_sumout\ = SUM(( \Update_Paddle|paddle_col_buffer\(3) ) + ( VCC ) + ( \Update_Paddle|Add0~30\ ))
-- \Update_Paddle|Add0~26\ = CARRY(( \Update_Paddle|paddle_col_buffer\(3) ) + ( VCC ) + ( \Update_Paddle|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_paddle_col_buffer\(3),
	cin => \Update_Paddle|Add0~30\,
	sumout => \Update_Paddle|Add0~25_sumout\,
	cout => \Update_Paddle|Add0~26\);

-- Location: LABCELL_X24_Y36_N12
\Update_Paddle|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add0~17_sumout\ = SUM(( !\Update_Paddle|paddle_col_buffer\(4) ) + ( VCC ) + ( \Update_Paddle|Add0~26\ ))
-- \Update_Paddle|Add0~18\ = CARRY(( !\Update_Paddle|paddle_col_buffer\(4) ) + ( VCC ) + ( \Update_Paddle|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Paddle|ALT_INV_paddle_col_buffer\(4),
	cin => \Update_Paddle|Add0~26\,
	sumout => \Update_Paddle|Add0~17_sumout\,
	cout => \Update_Paddle|Add0~18\);

-- Location: LABCELL_X24_Y36_N15
\Update_Paddle|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add0~21_sumout\ = SUM(( \Update_Paddle|paddle_col_buffer\(5) ) + ( VCC ) + ( \Update_Paddle|Add0~18\ ))
-- \Update_Paddle|Add0~22\ = CARRY(( \Update_Paddle|paddle_col_buffer\(5) ) + ( VCC ) + ( \Update_Paddle|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Paddle|ALT_INV_paddle_col_buffer\(5),
	cin => \Update_Paddle|Add0~18\,
	sumout => \Update_Paddle|Add0~21_sumout\,
	cout => \Update_Paddle|Add0~22\);

-- Location: LABCELL_X24_Y36_N18
\Update_Paddle|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add0~13_sumout\ = SUM(( !\Update_Paddle|paddle_col_buffer\(6) ) + ( VCC ) + ( \Update_Paddle|Add0~22\ ))
-- \Update_Paddle|Add0~14\ = CARRY(( !\Update_Paddle|paddle_col_buffer\(6) ) + ( VCC ) + ( \Update_Paddle|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Paddle|ALT_INV_paddle_col_buffer\(6),
	cin => \Update_Paddle|Add0~22\,
	sumout => \Update_Paddle|Add0~13_sumout\,
	cout => \Update_Paddle|Add0~14\);

-- Location: LABCELL_X24_Y36_N21
\Update_Paddle|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add0~9_sumout\ = SUM(( \Update_Paddle|paddle_col_buffer\(7) ) + ( GND ) + ( \Update_Paddle|Add0~14\ ))
-- \Update_Paddle|Add0~10\ = CARRY(( \Update_Paddle|paddle_col_buffer\(7) ) + ( GND ) + ( \Update_Paddle|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_paddle_col_buffer\(7),
	cin => \Update_Paddle|Add0~14\,
	sumout => \Update_Paddle|Add0~9_sumout\,
	cout => \Update_Paddle|Add0~10\);

-- Location: LABCELL_X24_Y36_N57
\Update_Paddle|Update_Paddle~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Update_Paddle~0_combout\ = ( \Update_Paddle|Add0~9_sumout\ & ( \Update_Paddle|Add0~21_sumout\ & ( (\Update_Paddle|Add0~5_sumout\ & \Update_Paddle|Add0~1_sumout\) ) ) ) # ( !\Update_Paddle|Add0~9_sumout\ & ( \Update_Paddle|Add0~21_sumout\ & 
-- ( (\Update_Paddle|Add0~5_sumout\ & \Update_Paddle|Add0~1_sumout\) ) ) ) # ( \Update_Paddle|Add0~9_sumout\ & ( !\Update_Paddle|Add0~21_sumout\ & ( (\Update_Paddle|Add0~5_sumout\ & \Update_Paddle|Add0~1_sumout\) ) ) ) # ( !\Update_Paddle|Add0~9_sumout\ & ( 
-- !\Update_Paddle|Add0~21_sumout\ & ( (\Update_Paddle|Add0~5_sumout\ & (\Update_Paddle|Add0~1_sumout\ & ((\Update_Paddle|Add0~17_sumout\) # (\Update_Paddle|Add0~13_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_Add0~13_sumout\,
	datab => \Update_Paddle|ALT_INV_Add0~5_sumout\,
	datac => \Update_Paddle|ALT_INV_Add0~17_sumout\,
	datad => \Update_Paddle|ALT_INV_Add0~1_sumout\,
	datae => \Update_Paddle|ALT_INV_Add0~9_sumout\,
	dataf => \Update_Paddle|ALT_INV_Add0~21_sumout\,
	combout => \Update_Paddle|Update_Paddle~0_combout\);

-- Location: LABCELL_X24_Y36_N30
\Update_Paddle|paddle_col_buffer[9]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|paddle_col_buffer[9]~4_combout\ = ( \Update_Paddle|Update_Paddle~0_combout\ & ( \enable_rst~0_combout\ & ( ((\Update_Paddle|paddle_col_buffer[9]~2_combout\ & !\Update_Paddle|paddle_col_buffer[9]~3_combout\)) # (\rst_paddle~combout\) ) ) ) # 
-- ( !\Update_Paddle|Update_Paddle~0_combout\ & ( \enable_rst~0_combout\ & ( ((!\Update_Paddle|paddle_col_buffer[9]~3_combout\ & ((!\paddle_right_n~input_o\) # (\Update_Paddle|paddle_col_buffer[9]~2_combout\)))) # (\rst_paddle~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010111111000011110011111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_paddle_right_n~input_o\,
	datab => \Update_Paddle|ALT_INV_paddle_col_buffer[9]~2_combout\,
	datac => \ALT_INV_rst_paddle~combout\,
	datad => \Update_Paddle|ALT_INV_paddle_col_buffer[9]~3_combout\,
	datae => \Update_Paddle|ALT_INV_Update_Paddle~0_combout\,
	dataf => \ALT_INV_enable_rst~0_combout\,
	combout => \Update_Paddle|paddle_col_buffer[9]~4_combout\);

-- Location: FF_X25_Y37_N26
\Update_Paddle|paddle_col_buffer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Paddle|paddle_col_buffer~13_combout\,
	ena => \Update_Paddle|paddle_col_buffer[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Paddle|paddle_col_buffer\(0));

-- Location: LABCELL_X27_Y37_N3
\Update_Paddle|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add1~33_sumout\ = SUM(( ((\Update_Paddle|Add0~5_sumout\ & (\Update_Paddle|Add0~1_sumout\ & \Update_Paddle|LessThan0~0_combout\))) # (\paddle_right_n~input_o\) ) + ( \Update_Paddle|paddle_col_buffer\(1) ) + ( \Update_Paddle|Add1~38\ ))
-- \Update_Paddle|Add1~34\ = CARRY(( ((\Update_Paddle|Add0~5_sumout\ & (\Update_Paddle|Add0~1_sumout\ & \Update_Paddle|LessThan0~0_combout\))) # (\paddle_right_n~input_o\) ) + ( \Update_Paddle|paddle_col_buffer\(1) ) + ( \Update_Paddle|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_Add0~5_sumout\,
	datab => \Update_Paddle|ALT_INV_Add0~1_sumout\,
	datac => \ALT_INV_paddle_right_n~input_o\,
	datad => \Update_Paddle|ALT_INV_LessThan0~0_combout\,
	dataf => \Update_Paddle|ALT_INV_paddle_col_buffer\(1),
	cin => \Update_Paddle|Add1~38\,
	sumout => \Update_Paddle|Add1~33_sumout\,
	cout => \Update_Paddle|Add1~34\);

-- Location: LABCELL_X27_Y37_N51
\Update_Paddle|paddle_col_buffer~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|paddle_col_buffer~12_combout\ = (!\rst_paddle~combout\ & \Update_Paddle|Add1~33_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_paddle~combout\,
	datad => \Update_Paddle|ALT_INV_Add1~33_sumout\,
	combout => \Update_Paddle|paddle_col_buffer~12_combout\);

-- Location: FF_X27_Y37_N53
\Update_Paddle|paddle_col_buffer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Paddle|paddle_col_buffer~12_combout\,
	ena => \Update_Paddle|paddle_col_buffer[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Paddle|paddle_col_buffer\(1));

-- Location: LABCELL_X27_Y37_N6
\Update_Paddle|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add1~29_sumout\ = SUM(( ((\Update_Paddle|Add0~5_sumout\ & (\Update_Paddle|Add0~1_sumout\ & \Update_Paddle|LessThan0~0_combout\))) # (\paddle_right_n~input_o\) ) + ( \Update_Paddle|paddle_col_buffer\(2) ) + ( \Update_Paddle|Add1~34\ ))
-- \Update_Paddle|Add1~30\ = CARRY(( ((\Update_Paddle|Add0~5_sumout\ & (\Update_Paddle|Add0~1_sumout\ & \Update_Paddle|LessThan0~0_combout\))) # (\paddle_right_n~input_o\) ) + ( \Update_Paddle|paddle_col_buffer\(2) ) + ( \Update_Paddle|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011001100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_Add0~5_sumout\,
	datab => \ALT_INV_paddle_right_n~input_o\,
	datac => \Update_Paddle|ALT_INV_Add0~1_sumout\,
	datad => \Update_Paddle|ALT_INV_LessThan0~0_combout\,
	dataf => \Update_Paddle|ALT_INV_paddle_col_buffer\(2),
	cin => \Update_Paddle|Add1~34\,
	sumout => \Update_Paddle|Add1~29_sumout\,
	cout => \Update_Paddle|Add1~30\);

-- Location: MLABCELL_X25_Y37_N30
\Update_Paddle|paddle_col_buffer~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|paddle_col_buffer~11_combout\ = ( \Update_Paddle|Add1~29_sumout\ & ( !\rst_paddle~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Update_Paddle|ALT_INV_Add1~29_sumout\,
	dataf => \ALT_INV_rst_paddle~combout\,
	combout => \Update_Paddle|paddle_col_buffer~11_combout\);

-- Location: FF_X25_Y37_N32
\Update_Paddle|paddle_col_buffer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Paddle|paddle_col_buffer~11_combout\,
	ena => \Update_Paddle|paddle_col_buffer[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Paddle|paddle_col_buffer\(2));

-- Location: LABCELL_X27_Y37_N9
\Update_Paddle|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add1~25_sumout\ = SUM(( ((\Update_Paddle|Add0~5_sumout\ & (\Update_Paddle|Add0~1_sumout\ & \Update_Paddle|LessThan0~0_combout\))) # (\paddle_right_n~input_o\) ) + ( \Update_Paddle|paddle_col_buffer\(3) ) + ( \Update_Paddle|Add1~30\ ))
-- \Update_Paddle|Add1~26\ = CARRY(( ((\Update_Paddle|Add0~5_sumout\ & (\Update_Paddle|Add0~1_sumout\ & \Update_Paddle|LessThan0~0_combout\))) # (\paddle_right_n~input_o\) ) + ( \Update_Paddle|paddle_col_buffer\(3) ) + ( \Update_Paddle|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011001100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_Add0~5_sumout\,
	datab => \ALT_INV_paddle_right_n~input_o\,
	datac => \Update_Paddle|ALT_INV_Add0~1_sumout\,
	datad => \Update_Paddle|ALT_INV_LessThan0~0_combout\,
	dataf => \Update_Paddle|ALT_INV_paddle_col_buffer\(3),
	cin => \Update_Paddle|Add1~30\,
	sumout => \Update_Paddle|Add1~25_sumout\,
	cout => \Update_Paddle|Add1~26\);

-- Location: LABCELL_X27_Y37_N48
\Update_Paddle|paddle_col_buffer~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|paddle_col_buffer~10_combout\ = ( \Update_Paddle|Add1~25_sumout\ & ( !\rst_paddle~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_paddle~combout\,
	dataf => \Update_Paddle|ALT_INV_Add1~25_sumout\,
	combout => \Update_Paddle|paddle_col_buffer~10_combout\);

-- Location: FF_X27_Y37_N50
\Update_Paddle|paddle_col_buffer[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Paddle|paddle_col_buffer~10_combout\,
	ena => \Update_Paddle|paddle_col_buffer[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Paddle|paddle_col_buffer\(3));

-- Location: MLABCELL_X25_Y37_N48
\Update_Paddle|paddle_col_buffer~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|paddle_col_buffer~9_combout\ = ( !\Update_Paddle|Add1~21_sumout\ & ( !\rst_paddle~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_rst_paddle~combout\,
	dataf => \Update_Paddle|ALT_INV_Add1~21_sumout\,
	combout => \Update_Paddle|paddle_col_buffer~9_combout\);

-- Location: FF_X25_Y37_N50
\Update_Paddle|paddle_col_buffer[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Paddle|paddle_col_buffer~9_combout\,
	ena => \Update_Paddle|paddle_col_buffer[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Paddle|paddle_col_buffer\(4));

-- Location: MLABCELL_X25_Y36_N15
\Update_Paddle|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|LessThan0~0_combout\ = ( \Update_Paddle|Add0~9_sumout\ & ( \Update_Paddle|Add0~21_sumout\ ) ) # ( !\Update_Paddle|Add0~9_sumout\ & ( \Update_Paddle|Add0~21_sumout\ ) ) # ( \Update_Paddle|Add0~9_sumout\ & ( !\Update_Paddle|Add0~21_sumout\ ) 
-- ) # ( !\Update_Paddle|Add0~9_sumout\ & ( !\Update_Paddle|Add0~21_sumout\ & ( (\Update_Paddle|Add0~13_sumout\) # (\Update_Paddle|Add0~17_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_Add0~17_sumout\,
	datac => \Update_Paddle|ALT_INV_Add0~13_sumout\,
	datae => \Update_Paddle|ALT_INV_Add0~9_sumout\,
	dataf => \Update_Paddle|ALT_INV_Add0~21_sumout\,
	combout => \Update_Paddle|LessThan0~0_combout\);

-- Location: LABCELL_X27_Y37_N21
\Update_Paddle|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add1~5_sumout\ = SUM(( \Update_Paddle|paddle_col_buffer\(7) ) + ( ((\Update_Paddle|Add0~5_sumout\ & (\Update_Paddle|Add0~1_sumout\ & \Update_Paddle|LessThan0~0_combout\))) # (\paddle_right_n~input_o\) ) + ( \Update_Paddle|Add1~14\ ))
-- \Update_Paddle|Add1~6\ = CARRY(( \Update_Paddle|paddle_col_buffer\(7) ) + ( ((\Update_Paddle|Add0~5_sumout\ & (\Update_Paddle|Add0~1_sumout\ & \Update_Paddle|LessThan0~0_combout\))) # (\paddle_right_n~input_o\) ) + ( \Update_Paddle|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100100000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_Add0~5_sumout\,
	datab => \ALT_INV_paddle_right_n~input_o\,
	datac => \Update_Paddle|ALT_INV_Add0~1_sumout\,
	datad => \Update_Paddle|ALT_INV_paddle_col_buffer\(7),
	dataf => \Update_Paddle|ALT_INV_LessThan0~0_combout\,
	cin => \Update_Paddle|Add1~14\,
	sumout => \Update_Paddle|Add1~5_sumout\,
	cout => \Update_Paddle|Add1~6\);

-- Location: LABCELL_X27_Y37_N24
\Update_Paddle|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add1~9_sumout\ = SUM(( ((\Update_Paddle|Add0~5_sumout\ & (\Update_Paddle|Add0~1_sumout\ & \Update_Paddle|LessThan0~0_combout\))) # (\paddle_right_n~input_o\) ) + ( !\Update_Paddle|paddle_col_buffer\(8) ) + ( \Update_Paddle|Add1~6\ ))
-- \Update_Paddle|Add1~10\ = CARRY(( ((\Update_Paddle|Add0~5_sumout\ & (\Update_Paddle|Add0~1_sumout\ & \Update_Paddle|LessThan0~0_combout\))) # (\paddle_right_n~input_o\) ) + ( !\Update_Paddle|paddle_col_buffer\(8) ) + ( \Update_Paddle|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000011001100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_Add0~5_sumout\,
	datab => \ALT_INV_paddle_right_n~input_o\,
	datac => \Update_Paddle|ALT_INV_Add0~1_sumout\,
	datad => \Update_Paddle|ALT_INV_LessThan0~0_combout\,
	dataf => \Update_Paddle|ALT_INV_paddle_col_buffer\(8),
	cin => \Update_Paddle|Add1~6\,
	sumout => \Update_Paddle|Add1~9_sumout\,
	cout => \Update_Paddle|Add1~10\);

-- Location: LABCELL_X27_Y37_N27
\Update_Paddle|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add1~1_sumout\ = SUM(( ((\Update_Paddle|Add0~5_sumout\ & (\Update_Paddle|Add0~1_sumout\ & \Update_Paddle|LessThan0~0_combout\))) # (\paddle_right_n~input_o\) ) + ( \Update_Paddle|paddle_col_buffer\(9) ) + ( \Update_Paddle|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011001100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_Add0~5_sumout\,
	datab => \ALT_INV_paddle_right_n~input_o\,
	datac => \Update_Paddle|ALT_INV_Add0~1_sumout\,
	datad => \Update_Paddle|ALT_INV_LessThan0~0_combout\,
	dataf => \Update_Paddle|ALT_INV_paddle_col_buffer\(9),
	cin => \Update_Paddle|Add1~10\,
	sumout => \Update_Paddle|Add1~1_sumout\);

-- Location: LABCELL_X27_Y37_N42
\Update_Paddle|paddle_col_buffer~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|paddle_col_buffer~0_combout\ = (!\rst_paddle~combout\ & \Update_Paddle|Add1~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_paddle~combout\,
	datac => \Update_Paddle|ALT_INV_Add1~1_sumout\,
	combout => \Update_Paddle|paddle_col_buffer~0_combout\);

-- Location: FF_X27_Y37_N44
\Update_Paddle|paddle_col_buffer[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Paddle|paddle_col_buffer~0_combout\,
	ena => \Update_Paddle|paddle_col_buffer[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Paddle|paddle_col_buffer\(9));

-- Location: LABCELL_X24_Y36_N24
\Update_Paddle|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add0~5_sumout\ = SUM(( !\Update_Paddle|paddle_col_buffer\(8) ) + ( GND ) + ( \Update_Paddle|Add0~10\ ))
-- \Update_Paddle|Add0~6\ = CARRY(( !\Update_Paddle|paddle_col_buffer\(8) ) + ( GND ) + ( \Update_Paddle|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Paddle|ALT_INV_paddle_col_buffer\(8),
	cin => \Update_Paddle|Add0~10\,
	sumout => \Update_Paddle|Add0~5_sumout\,
	cout => \Update_Paddle|Add0~6\);

-- Location: LABCELL_X24_Y36_N27
\Update_Paddle|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add0~1_sumout\ = SUM(( \Update_Paddle|paddle_col_buffer\(9) ) + ( GND ) + ( \Update_Paddle|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_paddle_col_buffer\(9),
	cin => \Update_Paddle|Add0~6\,
	sumout => \Update_Paddle|Add0~1_sumout\);

-- Location: LABCELL_X27_Y37_N45
\Update_Paddle|paddle_col_buffer~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|paddle_col_buffer~6_combout\ = ( !\Update_Paddle|Add1~9_sumout\ & ( !\rst_paddle~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_paddle~combout\,
	dataf => \Update_Paddle|ALT_INV_Add1~9_sumout\,
	combout => \Update_Paddle|paddle_col_buffer~6_combout\);

-- Location: FF_X27_Y37_N47
\Update_Paddle|paddle_col_buffer[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Paddle|paddle_col_buffer~6_combout\,
	ena => \Update_Paddle|paddle_col_buffer[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Paddle|paddle_col_buffer\(8));

-- Location: LABCELL_X27_Y37_N36
\Update_Paddle|paddle_col_buffer~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|paddle_col_buffer~5_combout\ = (!\rst_paddle~combout\ & \Update_Paddle|Add1~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_paddle~combout\,
	datac => \Update_Paddle|ALT_INV_Add1~5_sumout\,
	combout => \Update_Paddle|paddle_col_buffer~5_combout\);

-- Location: FF_X27_Y37_N38
\Update_Paddle|paddle_col_buffer[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Paddle|paddle_col_buffer~5_combout\,
	ena => \Update_Paddle|paddle_col_buffer[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Paddle|paddle_col_buffer\(7));

-- Location: MLABCELL_X25_Y36_N30
\Update_Paddle|Add3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add3~29_sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \Update_Paddle|Add3~30\ = CARRY(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \Update_Paddle|Add3~29_sumout\,
	cout => \Update_Paddle|Add3~30\);

-- Location: MLABCELL_X25_Y36_N33
\Update_Paddle|Add3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add3~25_sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(1) ) + ( !\Update_Ball|ball_col_up_buffer~q\ ) + ( \Update_Paddle|Add3~30\ ))
-- \Update_Paddle|Add3~26\ = CARRY(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(1) ) + ( !\Update_Ball|ball_col_up_buffer~q\ ) + ( \Update_Paddle|Add3~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(1),
	datac => \Update_Ball|ALT_INV_ball_col_up_buffer~q\,
	cin => \Update_Paddle|Add3~30\,
	sumout => \Update_Paddle|Add3~25_sumout\,
	cout => \Update_Paddle|Add3~26\);

-- Location: MLABCELL_X25_Y36_N36
\Update_Paddle|Add3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add3~21_sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(2) ) + ( !\Update_Ball|ball_col_up_buffer~q\ ) + ( \Update_Paddle|Add3~26\ ))
-- \Update_Paddle|Add3~22\ = CARRY(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(2) ) + ( !\Update_Ball|ball_col_up_buffer~q\ ) + ( \Update_Paddle|Add3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Ball|ALT_INV_ball_col_up_buffer~q\,
	datac => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(2),
	cin => \Update_Paddle|Add3~26\,
	sumout => \Update_Paddle|Add3~21_sumout\,
	cout => \Update_Paddle|Add3~22\);

-- Location: MLABCELL_X25_Y36_N39
\Update_Paddle|Add3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add3~17_sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(3) ) + ( !\Update_Ball|ball_col_up_buffer~q\ ) + ( \Update_Paddle|Add3~22\ ))
-- \Update_Paddle|Add3~18\ = CARRY(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(3) ) + ( !\Update_Ball|ball_col_up_buffer~q\ ) + ( \Update_Paddle|Add3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Ball|ALT_INV_ball_col_up_buffer~q\,
	datac => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(3),
	cin => \Update_Paddle|Add3~22\,
	sumout => \Update_Paddle|Add3~17_sumout\,
	cout => \Update_Paddle|Add3~18\);

-- Location: MLABCELL_X25_Y36_N42
\Update_Paddle|Add3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add3~13_sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(4) ) + ( !\Update_Ball|ball_col_up_buffer~q\ ) + ( \Update_Paddle|Add3~18\ ))
-- \Update_Paddle|Add3~14\ = CARRY(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(4) ) + ( !\Update_Ball|ball_col_up_buffer~q\ ) + ( \Update_Paddle|Add3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Ball|ALT_INV_ball_col_up_buffer~q\,
	datad => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(4),
	cin => \Update_Paddle|Add3~18\,
	sumout => \Update_Paddle|Add3~13_sumout\,
	cout => \Update_Paddle|Add3~14\);

-- Location: MLABCELL_X25_Y36_N45
\Update_Paddle|Add3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add3~9_sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(5) ) + ( !\Update_Ball|ball_col_up_buffer~q\ ) + ( \Update_Paddle|Add3~14\ ))
-- \Update_Paddle|Add3~10\ = CARRY(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(5) ) + ( !\Update_Ball|ball_col_up_buffer~q\ ) + ( \Update_Paddle|Add3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Ball|ALT_INV_ball_col_up_buffer~q\,
	datac => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(5),
	cin => \Update_Paddle|Add3~14\,
	sumout => \Update_Paddle|Add3~9_sumout\,
	cout => \Update_Paddle|Add3~10\);

-- Location: MLABCELL_X25_Y36_N48
\Update_Paddle|Add3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add3~5_sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(6) ) + ( !\Update_Ball|ball_col_up_buffer~q\ ) + ( \Update_Paddle|Add3~10\ ))
-- \Update_Paddle|Add3~6\ = CARRY(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(6) ) + ( !\Update_Ball|ball_col_up_buffer~q\ ) + ( \Update_Paddle|Add3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Ball|ALT_INV_ball_col_up_buffer~q\,
	datac => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(6),
	cin => \Update_Paddle|Add3~10\,
	sumout => \Update_Paddle|Add3~5_sumout\,
	cout => \Update_Paddle|Add3~6\);

-- Location: MLABCELL_X25_Y36_N51
\Update_Paddle|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add3~1_sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(7) ) + ( !\Update_Ball|ball_col_up_buffer~q\ ) + ( \Update_Paddle|Add3~6\ ))
-- \Update_Paddle|Add3~2\ = CARRY(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(7) ) + ( !\Update_Ball|ball_col_up_buffer~q\ ) + ( \Update_Paddle|Add3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Ball|ALT_INV_ball_col_up_buffer~q\,
	datac => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(7),
	cin => \Update_Paddle|Add3~6\,
	sumout => \Update_Paddle|Add3~1_sumout\,
	cout => \Update_Paddle|Add3~2\);

-- Location: MLABCELL_X28_Y36_N0
\Update_Paddle|ball_col_relative[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|ball_col_relative[0]~1_sumout\ = SUM(( !\Update_Paddle|paddle_col_buffer\(0) $ (!\Update_Paddle|Add3~29_sumout\) ) + ( !VCC ) + ( !VCC ))
-- \Update_Paddle|ball_col_relative[0]~2\ = CARRY(( !\Update_Paddle|paddle_col_buffer\(0) $ (!\Update_Paddle|Add3~29_sumout\) ) + ( !VCC ) + ( !VCC ))
-- \Update_Paddle|ball_col_relative[0]~3\ = SHARE((!\Update_Paddle|paddle_col_buffer\(0)) # (\Update_Paddle|Add3~29_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011111100111100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \Update_Paddle|ALT_INV_paddle_col_buffer\(0),
	datac => \Update_Paddle|ALT_INV_Add3~29_sumout\,
	cin => GND,
	sharein => GND,
	sumout => \Update_Paddle|ball_col_relative[0]~1_sumout\,
	cout => \Update_Paddle|ball_col_relative[0]~2\,
	shareout => \Update_Paddle|ball_col_relative[0]~3\);

-- Location: MLABCELL_X28_Y36_N3
\Update_Paddle|ball_col_relative[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|ball_col_relative[1]~5_sumout\ = SUM(( !\Update_Paddle|Add3~25_sumout\ $ (\Update_Paddle|paddle_col_buffer\(1)) ) + ( \Update_Paddle|ball_col_relative[0]~3\ ) + ( \Update_Paddle|ball_col_relative[0]~2\ ))
-- \Update_Paddle|ball_col_relative[1]~6\ = CARRY(( !\Update_Paddle|Add3~25_sumout\ $ (\Update_Paddle|paddle_col_buffer\(1)) ) + ( \Update_Paddle|ball_col_relative[0]~3\ ) + ( \Update_Paddle|ball_col_relative[0]~2\ ))
-- \Update_Paddle|ball_col_relative[1]~7\ = SHARE((\Update_Paddle|Add3~25_sumout\ & !\Update_Paddle|paddle_col_buffer\(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_Add3~25_sumout\,
	datac => \Update_Paddle|ALT_INV_paddle_col_buffer\(1),
	cin => \Update_Paddle|ball_col_relative[0]~2\,
	sharein => \Update_Paddle|ball_col_relative[0]~3\,
	sumout => \Update_Paddle|ball_col_relative[1]~5_sumout\,
	cout => \Update_Paddle|ball_col_relative[1]~6\,
	shareout => \Update_Paddle|ball_col_relative[1]~7\);

-- Location: MLABCELL_X28_Y36_N6
\Update_Paddle|ball_col_relative[2]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|ball_col_relative[2]~17_sumout\ = SUM(( !\Update_Paddle|paddle_col_buffer\(2) $ (\Update_Paddle|Add3~21_sumout\) ) + ( \Update_Paddle|ball_col_relative[1]~7\ ) + ( \Update_Paddle|ball_col_relative[1]~6\ ))
-- \Update_Paddle|ball_col_relative[2]~18\ = CARRY(( !\Update_Paddle|paddle_col_buffer\(2) $ (\Update_Paddle|Add3~21_sumout\) ) + ( \Update_Paddle|ball_col_relative[1]~7\ ) + ( \Update_Paddle|ball_col_relative[1]~6\ ))
-- \Update_Paddle|ball_col_relative[2]~19\ = SHARE((!\Update_Paddle|paddle_col_buffer\(2) & \Update_Paddle|Add3~21_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \Update_Paddle|ALT_INV_paddle_col_buffer\(2),
	datac => \Update_Paddle|ALT_INV_Add3~21_sumout\,
	cin => \Update_Paddle|ball_col_relative[1]~6\,
	sharein => \Update_Paddle|ball_col_relative[1]~7\,
	sumout => \Update_Paddle|ball_col_relative[2]~17_sumout\,
	cout => \Update_Paddle|ball_col_relative[2]~18\,
	shareout => \Update_Paddle|ball_col_relative[2]~19\);

-- Location: MLABCELL_X28_Y36_N9
\Update_Paddle|ball_col_relative[3]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|ball_col_relative[3]~13_sumout\ = SUM(( !\Update_Paddle|paddle_col_buffer\(3) $ (\Update_Paddle|Add3~17_sumout\) ) + ( \Update_Paddle|ball_col_relative[2]~19\ ) + ( \Update_Paddle|ball_col_relative[2]~18\ ))
-- \Update_Paddle|ball_col_relative[3]~14\ = CARRY(( !\Update_Paddle|paddle_col_buffer\(3) $ (\Update_Paddle|Add3~17_sumout\) ) + ( \Update_Paddle|ball_col_relative[2]~19\ ) + ( \Update_Paddle|ball_col_relative[2]~18\ ))
-- \Update_Paddle|ball_col_relative[3]~15\ = SHARE((!\Update_Paddle|paddle_col_buffer\(3) & \Update_Paddle|Add3~17_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \Update_Paddle|ALT_INV_paddle_col_buffer\(3),
	datad => \Update_Paddle|ALT_INV_Add3~17_sumout\,
	cin => \Update_Paddle|ball_col_relative[2]~18\,
	sharein => \Update_Paddle|ball_col_relative[2]~19\,
	sumout => \Update_Paddle|ball_col_relative[3]~13_sumout\,
	cout => \Update_Paddle|ball_col_relative[3]~14\,
	shareout => \Update_Paddle|ball_col_relative[3]~15\);

-- Location: MLABCELL_X28_Y36_N12
\Update_Paddle|ball_col_relative[4]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|ball_col_relative[4]~9_sumout\ = SUM(( !\Update_Paddle|paddle_col_buffer\(4) $ (!\Update_Paddle|Add3~13_sumout\) ) + ( \Update_Paddle|ball_col_relative[3]~15\ ) + ( \Update_Paddle|ball_col_relative[3]~14\ ))
-- \Update_Paddle|ball_col_relative[4]~10\ = CARRY(( !\Update_Paddle|paddle_col_buffer\(4) $ (!\Update_Paddle|Add3~13_sumout\) ) + ( \Update_Paddle|ball_col_relative[3]~15\ ) + ( \Update_Paddle|ball_col_relative[3]~14\ ))
-- \Update_Paddle|ball_col_relative[4]~11\ = SHARE((\Update_Paddle|paddle_col_buffer\(4) & \Update_Paddle|Add3~13_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000101101001011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_paddle_col_buffer\(4),
	datac => \Update_Paddle|ALT_INV_Add3~13_sumout\,
	cin => \Update_Paddle|ball_col_relative[3]~14\,
	sharein => \Update_Paddle|ball_col_relative[3]~15\,
	sumout => \Update_Paddle|ball_col_relative[4]~9_sumout\,
	cout => \Update_Paddle|ball_col_relative[4]~10\,
	shareout => \Update_Paddle|ball_col_relative[4]~11\);

-- Location: MLABCELL_X28_Y36_N15
\Update_Paddle|ball_col_relative[5]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|ball_col_relative[5]~33_sumout\ = SUM(( !\Update_Paddle|Add3~9_sumout\ $ (\Update_Paddle|paddle_col_buffer\(5)) ) + ( \Update_Paddle|ball_col_relative[4]~11\ ) + ( \Update_Paddle|ball_col_relative[4]~10\ ))
-- \Update_Paddle|ball_col_relative[5]~34\ = CARRY(( !\Update_Paddle|Add3~9_sumout\ $ (\Update_Paddle|paddle_col_buffer\(5)) ) + ( \Update_Paddle|ball_col_relative[4]~11\ ) + ( \Update_Paddle|ball_col_relative[4]~10\ ))
-- \Update_Paddle|ball_col_relative[5]~35\ = SHARE((\Update_Paddle|Add3~9_sumout\ & !\Update_Paddle|paddle_col_buffer\(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \Update_Paddle|ALT_INV_Add3~9_sumout\,
	datad => \Update_Paddle|ALT_INV_paddle_col_buffer\(5),
	cin => \Update_Paddle|ball_col_relative[4]~10\,
	sharein => \Update_Paddle|ball_col_relative[4]~11\,
	sumout => \Update_Paddle|ball_col_relative[5]~33_sumout\,
	cout => \Update_Paddle|ball_col_relative[5]~34\,
	shareout => \Update_Paddle|ball_col_relative[5]~35\);

-- Location: MLABCELL_X28_Y36_N18
\Update_Paddle|ball_col_relative[6]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|ball_col_relative[6]~37_sumout\ = SUM(( !\Update_Paddle|Add3~5_sumout\ $ (!\Update_Paddle|paddle_col_buffer\(6)) ) + ( \Update_Paddle|ball_col_relative[5]~35\ ) + ( \Update_Paddle|ball_col_relative[5]~34\ ))
-- \Update_Paddle|ball_col_relative[6]~38\ = CARRY(( !\Update_Paddle|Add3~5_sumout\ $ (!\Update_Paddle|paddle_col_buffer\(6)) ) + ( \Update_Paddle|ball_col_relative[5]~35\ ) + ( \Update_Paddle|ball_col_relative[5]~34\ ))
-- \Update_Paddle|ball_col_relative[6]~39\ = SHARE((\Update_Paddle|Add3~5_sumout\ & \Update_Paddle|paddle_col_buffer\(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \Update_Paddle|ALT_INV_Add3~5_sumout\,
	datad => \Update_Paddle|ALT_INV_paddle_col_buffer\(6),
	cin => \Update_Paddle|ball_col_relative[5]~34\,
	sharein => \Update_Paddle|ball_col_relative[5]~35\,
	sumout => \Update_Paddle|ball_col_relative[6]~37_sumout\,
	cout => \Update_Paddle|ball_col_relative[6]~38\,
	shareout => \Update_Paddle|ball_col_relative[6]~39\);

-- Location: MLABCELL_X28_Y36_N21
\Update_Paddle|ball_col_relative[7]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|ball_col_relative[7]~21_sumout\ = SUM(( !\Update_Paddle|paddle_col_buffer\(7) $ (\Update_Paddle|Add3~1_sumout\) ) + ( \Update_Paddle|ball_col_relative[6]~39\ ) + ( \Update_Paddle|ball_col_relative[6]~38\ ))
-- \Update_Paddle|ball_col_relative[7]~22\ = CARRY(( !\Update_Paddle|paddle_col_buffer\(7) $ (\Update_Paddle|Add3~1_sumout\) ) + ( \Update_Paddle|ball_col_relative[6]~39\ ) + ( \Update_Paddle|ball_col_relative[6]~38\ ))
-- \Update_Paddle|ball_col_relative[7]~23\ = SHARE((!\Update_Paddle|paddle_col_buffer\(7) & \Update_Paddle|Add3~1_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_paddle_col_buffer\(7),
	datac => \Update_Paddle|ALT_INV_Add3~1_sumout\,
	cin => \Update_Paddle|ball_col_relative[6]~38\,
	sharein => \Update_Paddle|ball_col_relative[6]~39\,
	sumout => \Update_Paddle|ball_col_relative[7]~21_sumout\,
	cout => \Update_Paddle|ball_col_relative[7]~22\,
	shareout => \Update_Paddle|ball_col_relative[7]~23\);

-- Location: MLABCELL_X28_Y36_N36
\Update_Paddle|Update_Collisions~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Update_Collisions~3_combout\ = ( \Update_Paddle|ball_col_relative[0]~1_sumout\ & ( \Update_Paddle|ball_col_relative[4]~9_sumout\ & ( (!\Update_Paddle|ball_col_relative[5]~33_sumout\) # (!\Update_Paddle|ball_col_relative[3]~13_sumout\) ) ) ) 
-- # ( !\Update_Paddle|ball_col_relative[0]~1_sumout\ & ( \Update_Paddle|ball_col_relative[4]~9_sumout\ & ( (!\Update_Paddle|ball_col_relative[5]~33_sumout\) # ((!\Update_Paddle|ball_col_relative[3]~13_sumout\) # 
-- ((!\Update_Paddle|ball_col_relative[2]~17_sumout\ & !\Update_Paddle|ball_col_relative[1]~5_sumout\))) ) ) ) # ( \Update_Paddle|ball_col_relative[0]~1_sumout\ & ( !\Update_Paddle|ball_col_relative[4]~9_sumout\ ) ) # ( 
-- !\Update_Paddle|ball_col_relative[0]~1_sumout\ & ( !\Update_Paddle|ball_col_relative[4]~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111011001111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_ball_col_relative[2]~17_sumout\,
	datab => \Update_Paddle|ALT_INV_ball_col_relative[5]~33_sumout\,
	datac => \Update_Paddle|ALT_INV_ball_col_relative[1]~5_sumout\,
	datad => \Update_Paddle|ALT_INV_ball_col_relative[3]~13_sumout\,
	datae => \Update_Paddle|ALT_INV_ball_col_relative[0]~1_sumout\,
	dataf => \Update_Paddle|ALT_INV_ball_col_relative[4]~9_sumout\,
	combout => \Update_Paddle|Update_Collisions~3_combout\);

-- Location: MLABCELL_X25_Y36_N54
\Update_Paddle|Add3~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add3~37_sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(8) ) + ( !\Update_Ball|ball_col_up_buffer~q\ ) + ( \Update_Paddle|Add3~2\ ))
-- \Update_Paddle|Add3~38\ = CARRY(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(8) ) + ( !\Update_Ball|ball_col_up_buffer~q\ ) + ( \Update_Paddle|Add3~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Ball|ALT_INV_ball_col_up_buffer~q\,
	datac => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(8),
	cin => \Update_Paddle|Add3~2\,
	sumout => \Update_Paddle|Add3~37_sumout\,
	cout => \Update_Paddle|Add3~38\);

-- Location: MLABCELL_X25_Y36_N57
\Update_Paddle|Add3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add3~33_sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(9) ) + ( !\Update_Ball|ball_col_up_buffer~q\ ) + ( \Update_Paddle|Add3~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Ball|ALT_INV_ball_col_up_buffer~q\,
	datac => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(9),
	cin => \Update_Paddle|Add3~38\,
	sumout => \Update_Paddle|Add3~33_sumout\);

-- Location: MLABCELL_X28_Y36_N24
\Update_Paddle|ball_col_relative[8]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|ball_col_relative[8]~25_sumout\ = SUM(( !\Update_Paddle|paddle_col_buffer\(8) $ (!\Update_Paddle|Add3~37_sumout\) ) + ( \Update_Paddle|ball_col_relative[7]~23\ ) + ( \Update_Paddle|ball_col_relative[7]~22\ ))
-- \Update_Paddle|ball_col_relative[8]~26\ = CARRY(( !\Update_Paddle|paddle_col_buffer\(8) $ (!\Update_Paddle|Add3~37_sumout\) ) + ( \Update_Paddle|ball_col_relative[7]~23\ ) + ( \Update_Paddle|ball_col_relative[7]~22\ ))
-- \Update_Paddle|ball_col_relative[8]~27\ = SHARE((\Update_Paddle|paddle_col_buffer\(8) & \Update_Paddle|Add3~37_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \Update_Paddle|ALT_INV_paddle_col_buffer\(8),
	datac => \Update_Paddle|ALT_INV_Add3~37_sumout\,
	cin => \Update_Paddle|ball_col_relative[7]~22\,
	sharein => \Update_Paddle|ball_col_relative[7]~23\,
	sumout => \Update_Paddle|ball_col_relative[8]~25_sumout\,
	cout => \Update_Paddle|ball_col_relative[8]~26\,
	shareout => \Update_Paddle|ball_col_relative[8]~27\);

-- Location: MLABCELL_X28_Y36_N27
\Update_Paddle|ball_col_relative[9]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|ball_col_relative[9]~29_sumout\ = SUM(( !\Update_Paddle|Add3~33_sumout\ $ (\Update_Paddle|paddle_col_buffer\(9)) ) + ( \Update_Paddle|ball_col_relative[8]~27\ ) + ( \Update_Paddle|ball_col_relative[8]~26\ ))
-- \Update_Paddle|ball_col_relative[9]~30\ = CARRY(( !\Update_Paddle|Add3~33_sumout\ $ (\Update_Paddle|paddle_col_buffer\(9)) ) + ( \Update_Paddle|ball_col_relative[8]~27\ ) + ( \Update_Paddle|ball_col_relative[8]~26\ ))
-- \Update_Paddle|ball_col_relative[9]~31\ = SHARE((\Update_Paddle|Add3~33_sumout\ & !\Update_Paddle|paddle_col_buffer\(9)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \Update_Paddle|ALT_INV_Add3~33_sumout\,
	datad => \Update_Paddle|ALT_INV_paddle_col_buffer\(9),
	cin => \Update_Paddle|ball_col_relative[8]~26\,
	sharein => \Update_Paddle|ball_col_relative[8]~27\,
	sumout => \Update_Paddle|ball_col_relative[9]~29_sumout\,
	cout => \Update_Paddle|ball_col_relative[9]~30\,
	shareout => \Update_Paddle|ball_col_relative[9]~31\);

-- Location: MLABCELL_X28_Y36_N30
\Update_Paddle|Add7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add7~1_sumout\ = SUM(( VCC ) + ( \Update_Paddle|ball_col_relative[9]~31\ ) + ( \Update_Paddle|ball_col_relative[9]~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \Update_Paddle|ball_col_relative[9]~30\,
	sharein => \Update_Paddle|ball_col_relative[9]~31\,
	sumout => \Update_Paddle|Add7~1_sumout\);

-- Location: LABCELL_X29_Y36_N54
\Update_Paddle|Update_Collisions~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Update_Collisions~4_combout\ = ( \Update_Paddle|ball_col_relative[5]~33_sumout\ ) # ( !\Update_Paddle|ball_col_relative[5]~33_sumout\ & ( (\Update_Paddle|ball_col_relative[6]~37_sumout\) # (\Update_Paddle|ball_col_relative[4]~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_ball_col_relative[4]~9_sumout\,
	datac => \Update_Paddle|ALT_INV_ball_col_relative[6]~37_sumout\,
	dataf => \Update_Paddle|ALT_INV_ball_col_relative[5]~33_sumout\,
	combout => \Update_Paddle|Update_Collisions~4_combout\);

-- Location: LABCELL_X29_Y36_N24
\Update_Paddle|Update_Collisions~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Update_Collisions~6_combout\ = ( !\Update_Paddle|ball_col_relative[8]~25_sumout\ & ( ((((\Update_Paddle|Add7~1_sumout\) # (\Update_Paddle|ball_col_relative[9]~29_sumout\)) # (\Update_Paddle|Update_Collisions~4_combout\))) # 
-- (\Update_Paddle|ball_col_relative[7]~21_sumout\) ) ) # ( \Update_Paddle|ball_col_relative[8]~25_sumout\ & ( (!\Update_Paddle|ball_col_relative[7]~21_sumout\) # (((!\Update_Paddle|ball_col_relative[6]~37_sumout\) # 
-- ((!\Update_Paddle|ball_col_relative[9]~29_sumout\) # (!\Update_Paddle|Add7~1_sumout\))) # (\Update_Paddle|Update_Collisions~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101111111111111111111111111111111111111111111111111111111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_ball_col_relative[7]~21_sumout\,
	datab => \Update_Paddle|ALT_INV_Update_Collisions~3_combout\,
	datac => \Update_Paddle|ALT_INV_ball_col_relative[6]~37_sumout\,
	datad => \Update_Paddle|ALT_INV_ball_col_relative[9]~29_sumout\,
	datae => \Update_Paddle|ALT_INV_ball_col_relative[8]~25_sumout\,
	dataf => \Update_Paddle|ALT_INV_Add7~1_sumout\,
	datag => \Update_Paddle|ALT_INV_Update_Collisions~4_combout\,
	combout => \Update_Paddle|Update_Collisions~6_combout\);

-- Location: LABCELL_X29_Y36_N45
\Update_Paddle|Update_Collisions~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Update_Collisions~2_combout\ = ( \Update_Paddle|ball_col_relative[5]~33_sumout\ & ( \Update_Paddle|ball_col_relative[4]~9_sumout\ ) ) # ( !\Update_Paddle|ball_col_relative[5]~33_sumout\ & ( !\Update_Paddle|ball_col_relative[4]~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Paddle|ALT_INV_ball_col_relative[4]~9_sumout\,
	dataf => \Update_Paddle|ALT_INV_ball_col_relative[5]~33_sumout\,
	combout => \Update_Paddle|Update_Collisions~2_combout\);

-- Location: LABCELL_X29_Y36_N33
\Update_Paddle|Update_Collisions~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Update_Collisions~0_combout\ = ( !\Update_Paddle|ball_col_relative[8]~25_sumout\ & ( !\Update_Paddle|ball_col_relative[7]~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_ball_col_relative[7]~21_sumout\,
	dataf => \Update_Paddle|ALT_INV_ball_col_relative[8]~25_sumout\,
	combout => \Update_Paddle|Update_Collisions~0_combout\);

-- Location: MLABCELL_X28_Y36_N42
\Update_Paddle|Update_Collisions~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Update_Collisions~1_combout\ = ( \Update_Paddle|ball_col_relative[4]~9_sumout\ & ( (\Update_Paddle|ball_col_relative[5]~33_sumout\ & ((!\Update_Paddle|ball_col_relative[3]~13_sumout\) # (!\Update_Paddle|ball_col_relative[2]~17_sumout\))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010100010101000101010001010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_ball_col_relative[5]~33_sumout\,
	datab => \Update_Paddle|ALT_INV_ball_col_relative[3]~13_sumout\,
	datac => \Update_Paddle|ALT_INV_ball_col_relative[2]~17_sumout\,
	dataf => \Update_Paddle|ALT_INV_ball_col_relative[4]~9_sumout\,
	combout => \Update_Paddle|Update_Collisions~1_combout\);

-- Location: LABCELL_X29_Y36_N12
\Update_Paddle|col_bounce_buffer~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|col_bounce_buffer~0_combout\ = ( \Update_Paddle|Update_Collisions~1_combout\ & ( !\Update_Paddle|Add7~1_sumout\ & ( (!\Update_Paddle|ball_col_relative[6]~37_sumout\ & (\Update_Paddle|Update_Collisions~0_combout\ & 
-- !\Update_Paddle|ball_col_relative[9]~29_sumout\)) ) ) ) # ( !\Update_Paddle|Update_Collisions~1_combout\ & ( !\Update_Paddle|Add7~1_sumout\ & ( (!\Update_Paddle|ball_col_relative[6]~37_sumout\ & (!\Update_Paddle|Update_Collisions~2_combout\ & 
-- (\Update_Paddle|Update_Collisions~0_combout\ & !\Update_Paddle|ball_col_relative[9]~29_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_ball_col_relative[6]~37_sumout\,
	datab => \Update_Paddle|ALT_INV_Update_Collisions~2_combout\,
	datac => \Update_Paddle|ALT_INV_Update_Collisions~0_combout\,
	datad => \Update_Paddle|ALT_INV_ball_col_relative[9]~29_sumout\,
	datae => \Update_Paddle|ALT_INV_Update_Collisions~1_combout\,
	dataf => \Update_Paddle|ALT_INV_Add7~1_sumout\,
	combout => \Update_Paddle|col_bounce_buffer~0_combout\);

-- Location: MLABCELL_X28_Y36_N45
\Update_Paddle|Equal2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Equal2~2_combout\ = ( \Update_Paddle|ball_col_relative[4]~9_sumout\ & ( (\Update_Paddle|ball_col_relative[3]~13_sumout\ & (\Update_Paddle|ball_col_relative[5]~33_sumout\ & \Update_Paddle|ball_col_relative[2]~17_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Paddle|ALT_INV_ball_col_relative[3]~13_sumout\,
	datac => \Update_Paddle|ALT_INV_ball_col_relative[5]~33_sumout\,
	datad => \Update_Paddle|ALT_INV_ball_col_relative[2]~17_sumout\,
	dataf => \Update_Paddle|ALT_INV_ball_col_relative[4]~9_sumout\,
	combout => \Update_Paddle|Equal2~2_combout\);

-- Location: MLABCELL_X28_Y36_N48
\Update_Paddle|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Equal2~0_combout\ = (!\Update_Paddle|ball_col_relative[1]~5_sumout\ & !\Update_Paddle|ball_col_relative[0]~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Paddle|ALT_INV_ball_col_relative[1]~5_sumout\,
	datad => \Update_Paddle|ALT_INV_ball_col_relative[0]~1_sumout\,
	combout => \Update_Paddle|Equal2~0_combout\);

-- Location: MLABCELL_X28_Y36_N51
\Update_Paddle|LessThan12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|LessThan12~0_combout\ = ( !\Update_Paddle|ball_col_relative[4]~9_sumout\ & ( (!\Update_Paddle|ball_col_relative[3]~13_sumout\) # ((!\Update_Paddle|ball_col_relative[0]~1_sumout\ & (!\Update_Paddle|ball_col_relative[2]~17_sumout\ & 
-- !\Update_Paddle|ball_col_relative[1]~5_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100011110000111110001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_ball_col_relative[0]~1_sumout\,
	datab => \Update_Paddle|ALT_INV_ball_col_relative[2]~17_sumout\,
	datac => \Update_Paddle|ALT_INV_ball_col_relative[3]~13_sumout\,
	datad => \Update_Paddle|ALT_INV_ball_col_relative[1]~5_sumout\,
	dataf => \Update_Paddle|ALT_INV_ball_col_relative[4]~9_sumout\,
	combout => \Update_Paddle|LessThan12~0_combout\);

-- Location: LABCELL_X29_Y36_N30
\Update_Paddle|Equal2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Equal2~1_combout\ = ( !\Update_Paddle|Add7~1_sumout\ & ( (!\Update_Paddle|ball_col_relative[7]~21_sumout\ & (!\Update_Paddle|ball_col_relative[8]~25_sumout\ & !\Update_Paddle|ball_col_relative[9]~29_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_ball_col_relative[7]~21_sumout\,
	datab => \Update_Paddle|ALT_INV_ball_col_relative[8]~25_sumout\,
	datac => \Update_Paddle|ALT_INV_ball_col_relative[9]~29_sumout\,
	dataf => \Update_Paddle|ALT_INV_Add7~1_sumout\,
	combout => \Update_Paddle|Equal2~1_combout\);

-- Location: LABCELL_X29_Y36_N48
\Update_Paddle|col_period_buffer[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|col_period_buffer[1]~0_combout\ = ( \Update_Paddle|ball_col_relative[6]~37_sumout\ & ( \Update_Paddle|Equal2~1_combout\ & ( (!\Update_Paddle|ball_col_relative[5]~33_sumout\) # (\Update_Paddle|LessThan12~0_combout\) ) ) ) # ( 
-- !\Update_Paddle|ball_col_relative[6]~37_sumout\ & ( \Update_Paddle|Equal2~1_combout\ & ( (\Update_Paddle|Equal2~2_combout\ & (((\Update_Paddle|ball_col_relative[5]~33_sumout\) # (\Update_Paddle|LessThan12~0_combout\)) # 
-- (\Update_Paddle|Equal2~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010101010101011111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_Equal2~2_combout\,
	datab => \Update_Paddle|ALT_INV_Equal2~0_combout\,
	datac => \Update_Paddle|ALT_INV_LessThan12~0_combout\,
	datad => \Update_Paddle|ALT_INV_ball_col_relative[5]~33_sumout\,
	datae => \Update_Paddle|ALT_INV_ball_col_relative[6]~37_sumout\,
	dataf => \Update_Paddle|ALT_INV_Equal2~1_combout\,
	combout => \Update_Paddle|col_period_buffer[1]~0_combout\);

-- Location: LABCELL_X29_Y36_N57
\Update_Paddle|col_period_buffer~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|col_period_buffer~1_combout\ = ( !\Update_Paddle|col_period_buffer[1]~0_combout\ & ( !\Update_Paddle|col_bounce_buffer~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Paddle|ALT_INV_col_bounce_buffer~0_combout\,
	dataf => \Update_Paddle|ALT_INV_col_period_buffer[1]~0_combout\,
	combout => \Update_Paddle|col_period_buffer~1_combout\);

-- Location: LABCELL_X29_Y36_N0
\Update_Paddle|row_period_buffer~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|row_period_buffer~0_combout\ = ( \Update_Paddle|col_period_buffer~1_combout\ & ( !\rst_paddle~combout\ ) ) # ( !\Update_Paddle|col_period_buffer~1_combout\ & ( (!\Update_Paddle|Update_Collisions~6_combout\ & !\rst_paddle~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_Update_Collisions~6_combout\,
	datad => \ALT_INV_rst_paddle~combout\,
	dataf => \Update_Paddle|ALT_INV_col_period_buffer~1_combout\,
	combout => \Update_Paddle|row_period_buffer~0_combout\);

-- Location: LABCELL_X29_Y36_N36
\Update_Paddle|col_period_buffer[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|col_period_buffer[1]~2_combout\ = ( \Update_Paddle|Equal2~0_combout\ & ( \Update_Paddle|Equal2~2_combout\ & ( \Update_Paddle|Equal2~1_combout\ ) ) ) # ( !\Update_Paddle|Equal2~0_combout\ & ( \Update_Paddle|Equal2~2_combout\ & ( 
-- (\Update_Paddle|Equal2~1_combout\ & (((\Update_Paddle|LessThan12~0_combout\) # (\Update_Paddle|ball_col_relative[5]~33_sumout\)) # (\Update_Paddle|ball_col_relative[6]~37_sumout\))) ) ) ) # ( \Update_Paddle|Equal2~0_combout\ & ( 
-- !\Update_Paddle|Equal2~2_combout\ & ( (\Update_Paddle|ball_col_relative[6]~37_sumout\ & \Update_Paddle|Equal2~1_combout\) ) ) ) # ( !\Update_Paddle|Equal2~0_combout\ & ( !\Update_Paddle|Equal2~2_combout\ & ( (\Update_Paddle|ball_col_relative[6]~37_sumout\ 
-- & \Update_Paddle|Equal2~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000011111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_ball_col_relative[6]~37_sumout\,
	datab => \Update_Paddle|ALT_INV_ball_col_relative[5]~33_sumout\,
	datac => \Update_Paddle|ALT_INV_LessThan12~0_combout\,
	datad => \Update_Paddle|ALT_INV_Equal2~1_combout\,
	datae => \Update_Paddle|ALT_INV_Equal2~0_combout\,
	dataf => \Update_Paddle|ALT_INV_Equal2~2_combout\,
	combout => \Update_Paddle|col_period_buffer[1]~2_combout\);

-- Location: MLABCELL_X28_Y39_N48
\Update_Paddle|col_period_buffer[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|col_period_buffer[1]~3_combout\ = ( \Update_Paddle|row_bounce_buffer~0_combout\ & ( \Update_Paddle|Update_Collisions~6_combout\ & ( (\enable_rst~0_combout\ & (((\Update_Paddle|col_bounce_buffer~0_combout\) # (\rst_paddle~combout\)) # 
-- (\Update_Paddle|col_period_buffer[1]~2_combout\))) ) ) ) # ( !\Update_Paddle|row_bounce_buffer~0_combout\ & ( \Update_Paddle|Update_Collisions~6_combout\ & ( (\enable_rst~0_combout\ & \rst_paddle~combout\) ) ) ) # ( 
-- \Update_Paddle|row_bounce_buffer~0_combout\ & ( !\Update_Paddle|Update_Collisions~6_combout\ & ( \enable_rst~0_combout\ ) ) ) # ( !\Update_Paddle|row_bounce_buffer~0_combout\ & ( !\Update_Paddle|Update_Collisions~6_combout\ & ( (\enable_rst~0_combout\ & 
-- \rst_paddle~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011001100110011001100000011000000110001001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_col_period_buffer[1]~2_combout\,
	datab => \ALT_INV_enable_rst~0_combout\,
	datac => \ALT_INV_rst_paddle~combout\,
	datad => \Update_Paddle|ALT_INV_col_bounce_buffer~0_combout\,
	datae => \Update_Paddle|ALT_INV_row_bounce_buffer~0_combout\,
	dataf => \Update_Paddle|ALT_INV_Update_Collisions~6_combout\,
	combout => \Update_Paddle|col_period_buffer[1]~3_combout\);

-- Location: FF_X29_Y36_N52
\Update_Paddle|col_period_buffer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \Update_Paddle|row_period_buffer~0_combout\,
	sload => VCC,
	ena => \Update_Paddle|col_period_buffer[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Paddle|col_period_buffer\(1));

-- Location: MLABCELL_X28_Y36_N54
\Update_Paddle|Update_Collisions~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Update_Collisions~5_combout\ = ( \Update_Paddle|ball_col_relative[0]~1_sumout\ & ( \Update_Paddle|ball_col_relative[4]~9_sumout\ & ( (\Update_Paddle|ball_col_relative[2]~17_sumout\ & (\Update_Paddle|ball_col_relative[5]~33_sumout\ & 
-- \Update_Paddle|ball_col_relative[3]~13_sumout\)) ) ) ) # ( !\Update_Paddle|ball_col_relative[0]~1_sumout\ & ( \Update_Paddle|ball_col_relative[4]~9_sumout\ & ( (\Update_Paddle|ball_col_relative[2]~17_sumout\ & 
-- (\Update_Paddle|ball_col_relative[5]~33_sumout\ & (\Update_Paddle|ball_col_relative[1]~5_sumout\ & \Update_Paddle|ball_col_relative[3]~13_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_ball_col_relative[2]~17_sumout\,
	datab => \Update_Paddle|ALT_INV_ball_col_relative[5]~33_sumout\,
	datac => \Update_Paddle|ALT_INV_ball_col_relative[1]~5_sumout\,
	datad => \Update_Paddle|ALT_INV_ball_col_relative[3]~13_sumout\,
	datae => \Update_Paddle|ALT_INV_ball_col_relative[0]~1_sumout\,
	dataf => \Update_Paddle|ALT_INV_ball_col_relative[4]~9_sumout\,
	combout => \Update_Paddle|Update_Collisions~5_combout\);

-- Location: LABCELL_X29_Y36_N6
\Update_Paddle|col_period_buffer~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|col_period_buffer~4_combout\ = ( \Update_Paddle|ball_col_relative[6]~37_sumout\ & ( \Update_Paddle|Equal2~1_combout\ & ( (\Update_Paddle|LessThan12~0_combout\ & !\Update_Paddle|ball_col_relative[5]~33_sumout\) ) ) ) # ( 
-- !\Update_Paddle|ball_col_relative[6]~37_sumout\ & ( \Update_Paddle|Equal2~1_combout\ & ( ((\Update_Paddle|Update_Collisions~5_combout\ & ((\Update_Paddle|ball_col_relative[5]~33_sumout\) # (\Update_Paddle|LessThan12~0_combout\)))) # 
-- (\Update_Paddle|Update_Collisions~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110111001111110101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_LessThan12~0_combout\,
	datab => \Update_Paddle|ALT_INV_Update_Collisions~1_combout\,
	datac => \Update_Paddle|ALT_INV_Update_Collisions~5_combout\,
	datad => \Update_Paddle|ALT_INV_ball_col_relative[5]~33_sumout\,
	datae => \Update_Paddle|ALT_INV_ball_col_relative[6]~37_sumout\,
	dataf => \Update_Paddle|ALT_INV_Equal2~1_combout\,
	combout => \Update_Paddle|col_period_buffer~4_combout\);

-- Location: LABCELL_X29_Y36_N18
\Update_Paddle|col_period_buffer~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|col_period_buffer~5_combout\ = ( !\rst_paddle~combout\ & ( \Update_Paddle|Equal2~1_combout\ & ( (\Update_Paddle|col_period_buffer~4_combout\ & (\Update_Paddle|Update_Collisions~6_combout\ & ((\Update_Paddle|Update_Collisions~2_combout\) # 
-- (\Update_Paddle|ball_col_relative[6]~37_sumout\)))) ) ) ) # ( !\rst_paddle~combout\ & ( !\Update_Paddle|Equal2~1_combout\ & ( (\Update_Paddle|col_period_buffer~4_combout\ & \Update_Paddle|Update_Collisions~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000000000000000000001000000110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_ball_col_relative[6]~37_sumout\,
	datab => \Update_Paddle|ALT_INV_col_period_buffer~4_combout\,
	datac => \Update_Paddle|ALT_INV_Update_Collisions~6_combout\,
	datad => \Update_Paddle|ALT_INV_Update_Collisions~2_combout\,
	datae => \ALT_INV_rst_paddle~combout\,
	dataf => \Update_Paddle|ALT_INV_Equal2~1_combout\,
	combout => \Update_Paddle|col_period_buffer~5_combout\);

-- Location: FF_X29_Y36_N16
\Update_Paddle|col_period_buffer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \Update_Paddle|col_period_buffer~5_combout\,
	sload => VCC,
	ena => \Update_Paddle|col_period_buffer[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Paddle|col_period_buffer\(2));

-- Location: DSP_X20_Y35_N0
\Mult0~mac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 5,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 4,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m9x9",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \Mult0~mac_AX_bus\,
	ay => \Mult0~mac_AY_bus\,
	resulta => \Mult0~mac_RESULTA_bus\);

-- Location: MLABCELL_X21_Y35_N0
\Update_Ball|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|Add1~21_sumout\ = SUM(( col_period(0) ) + ( VCC ) + ( !VCC ))
-- \Update_Ball|Add1~22\ = CARRY(( col_period(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_col_period(0),
	cin => GND,
	sumout => \Update_Ball|Add1~21_sumout\,
	cout => \Update_Ball|Add1~22\);

-- Location: MLABCELL_X21_Y35_N3
\Update_Ball|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|Add1~13_sumout\ = SUM(( col_period(1) ) + ( VCC ) + ( \Update_Ball|Add1~22\ ))
-- \Update_Ball|Add1~14\ = CARRY(( col_period(1) ) + ( VCC ) + ( \Update_Ball|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_col_period(1),
	cin => \Update_Ball|Add1~22\,
	sumout => \Update_Ball|Add1~13_sumout\,
	cout => \Update_Ball|Add1~14\);

-- Location: MLABCELL_X21_Y35_N6
\Update_Ball|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|Add1~9_sumout\ = SUM(( col_period(2) ) + ( VCC ) + ( \Update_Ball|Add1~14\ ))
-- \Update_Ball|Add1~10\ = CARRY(( col_period(2) ) + ( VCC ) + ( \Update_Ball|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_col_period(2),
	cin => \Update_Ball|Add1~14\,
	sumout => \Update_Ball|Add1~9_sumout\,
	cout => \Update_Ball|Add1~10\);

-- Location: MLABCELL_X21_Y35_N9
\Update_Ball|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|Add1~1_sumout\ = SUM(( col_period(3) ) + ( VCC ) + ( \Update_Ball|Add1~10\ ))
-- \Update_Ball|Add1~2\ = CARRY(( col_period(3) ) + ( VCC ) + ( \Update_Ball|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_col_period(3),
	cin => \Update_Ball|Add1~10\,
	sumout => \Update_Ball|Add1~1_sumout\,
	cout => \Update_Ball|Add1~2\);

-- Location: MLABCELL_X21_Y35_N12
\Update_Ball|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|Add1~25_sumout\ = SUM(( col_period(4) ) + ( VCC ) + ( \Update_Ball|Add1~2\ ))
-- \Update_Ball|Add1~26\ = CARRY(( col_period(4) ) + ( VCC ) + ( \Update_Ball|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_col_period(4),
	cin => \Update_Ball|Add1~2\,
	sumout => \Update_Ball|Add1~25_sumout\,
	cout => \Update_Ball|Add1~26\);

-- Location: MLABCELL_X21_Y35_N15
\Update_Ball|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|Add1~17_sumout\ = SUM(( col_period(5) ) + ( VCC ) + ( \Update_Ball|Add1~26\ ))
-- \Update_Ball|Add1~18\ = CARRY(( col_period(5) ) + ( VCC ) + ( \Update_Ball|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_col_period(5),
	cin => \Update_Ball|Add1~26\,
	sumout => \Update_Ball|Add1~17_sumout\,
	cout => \Update_Ball|Add1~18\);

-- Location: MLABCELL_X21_Y35_N18
\Update_Ball|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|Add1~29_sumout\ = SUM(( col_period(6) ) + ( VCC ) + ( \Update_Ball|Add1~18\ ))
-- \Update_Ball|Add1~30\ = CARRY(( col_period(6) ) + ( VCC ) + ( \Update_Ball|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_col_period(6),
	cin => \Update_Ball|Add1~18\,
	sumout => \Update_Ball|Add1~29_sumout\,
	cout => \Update_Ball|Add1~30\);

-- Location: MLABCELL_X21_Y35_N21
\Update_Ball|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|Add1~5_sumout\ = SUM(( col_period(7) ) + ( VCC ) + ( \Update_Ball|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_col_period(7),
	cin => \Update_Ball|Add1~30\,
	sumout => \Update_Ball|Add1~5_sumout\);

-- Location: LABCELL_X22_Y35_N0
\Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita0~sumout\ = SUM(( \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita0~COUT\ = CARRY(( \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita0~sumout\,
	cout => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita0~COUT\);

-- Location: LABCELL_X22_Y35_N39
\Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita13~sumout\ = SUM(( \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(13) ) + ( GND ) + ( \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita12~COUT\ 
-- ))
-- \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita13~COUT\ = CARRY(( \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(13) ) + ( GND ) + ( \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita12~COUT\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(13),
	cin => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita12~COUT\,
	sumout => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita13~sumout\,
	cout => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita13~COUT\);

-- Location: LABCELL_X22_Y35_N42
\Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita14~sumout\ = SUM(( \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(14) ) + ( GND ) + ( \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita13~COUT\ 
-- ))
-- \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita14~COUT\ = CARRY(( \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(14) ) + ( GND ) + ( \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita13~COUT\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(14),
	cin => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita13~COUT\,
	sumout => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita14~sumout\,
	cout => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita14~COUT\);

-- Location: FF_X22_Y35_N44
\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita14~sumout\,
	sclr => \Update_Ball|clear_ball_col_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(14));

-- Location: LABCELL_X22_Y35_N45
\Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita15~sumout\ = SUM(( \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(15) ) + ( GND ) + ( \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita14~COUT\ 
-- ))
-- \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita15~COUT\ = CARRY(( \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(15) ) + ( GND ) + ( \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita14~COUT\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(15),
	cin => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita14~COUT\,
	sumout => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita15~sumout\,
	cout => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita15~COUT\);

-- Location: FF_X22_Y35_N47
\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita15~sumout\,
	sclr => \Update_Ball|clear_ball_col_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(15));

-- Location: LABCELL_X22_Y35_N48
\Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita16~sumout\ = SUM(( \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(16) ) + ( GND ) + ( \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita15~COUT\ 
-- ))
-- \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita16~COUT\ = CARRY(( \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(16) ) + ( GND ) + ( \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita15~COUT\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(16),
	cin => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita15~COUT\,
	sumout => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita16~sumout\,
	cout => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita16~COUT\);

-- Location: FF_X22_Y35_N49
\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita16~sumout\,
	sclr => \Update_Ball|clear_ball_col_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(16));

-- Location: MLABCELL_X21_Y35_N24
\Update_Ball|Equal0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|Equal0~6_combout\ = ( \Update_Ball|Add1~29_sumout\ & ( (!\cheats~input_o\ & (\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(16) & (!\Update_Ball|Add1~9_sumout\ $ 
-- (\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(12))))) # (\cheats~input_o\ & (((!\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(16) & \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(12))))) 
-- ) ) # ( !\Update_Ball|Add1~29_sumout\ & ( (!\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(16) & (!\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(12) $ (((\Update_Ball|Add1~9_sumout\ & !\cheats~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000001000000101100000100000000001000001101000000100000110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|ALT_INV_Add1~9_sumout\,
	datab => \ALT_INV_cheats~input_o\,
	datac => \Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(16),
	datad => \Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(12),
	dataf => \Update_Ball|ALT_INV_Add1~29_sumout\,
	combout => \Update_Ball|Equal0~6_combout\);

-- Location: MLABCELL_X21_Y35_N36
\Update_Ball|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|Equal0~5_combout\ = ( \Update_Ball|Add1~25_sumout\ & ( (!\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(14) & (\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(10) & ((\cheats~input_o\)))) # 
-- (\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(14) & (!\cheats~input_o\ & (!\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(10) $ (\Update_Ball|Add1~21_sumout\)))) ) ) # ( !\Update_Ball|Add1~25_sumout\ & ( 
-- (!\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(14) & (!\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(10) $ (((\Update_Ball|Add1~21_sumout\ & !\cheats~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010010001000100001001000100000100001010001000010000101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(10),
	datab => \Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(14),
	datac => \Update_Ball|ALT_INV_Add1~21_sumout\,
	datad => \ALT_INV_cheats~input_o\,
	dataf => \Update_Ball|ALT_INV_Add1~25_sumout\,
	combout => \Update_Ball|Equal0~5_combout\);

-- Location: MLABCELL_X21_Y35_N27
\Update_Ball|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|Equal0~0_combout\ = ( \Update_Ball|Add1~1_sumout\ & ( (\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(9) & (!\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(8) $ (((!\cheats~input_o\) # 
-- (\Update_Ball|Add1~9_sumout\))))) ) ) # ( !\Update_Ball|Add1~1_sumout\ & ( (!\cheats~input_o\ & (((\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(8) & \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(9))))) # 
-- (\cheats~input_o\ & (!\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(9) & (!\Update_Ball|Add1~9_sumout\ $ (\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(8))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100001100001000010000110000000000001011010000000000101101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|ALT_INV_Add1~9_sumout\,
	datab => \ALT_INV_cheats~input_o\,
	datac => \Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(8),
	datad => \Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(9),
	dataf => \Update_Ball|ALT_INV_Add1~1_sumout\,
	combout => \Update_Ball|Equal0~0_combout\);

-- Location: LABCELL_X22_Y35_N54
\Update_Ball|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|Equal0~2_combout\ = ( \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(1) & ( \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(5) & ( 
-- (\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(3) & (\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(2) & (\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(0) & 
-- \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(3),
	datab => \Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(2),
	datac => \Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(0),
	datad => \Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(4),
	datae => \Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(1),
	dataf => \Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(5),
	combout => \Update_Ball|Equal0~2_combout\);

-- Location: MLABCELL_X21_Y35_N48
\Update_Ball|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|Equal0~3_combout\ = ( \Update_Ball|Add1~13_sumout\ & ( \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(6) & ( (\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(7) & (\Update_Ball|Equal0~2_combout\ & 
-- ((!\cheats~input_o\) # (\Update_Ball|Add1~21_sumout\)))) ) ) ) # ( !\Update_Ball|Add1~13_sumout\ & ( \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(6) & ( (\Update_Ball|Equal0~2_combout\ & 
-- ((!\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(7) & (\cheats~input_o\ & \Update_Ball|Add1~21_sumout\)) # (\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(7) & (!\cheats~input_o\)))) ) ) ) # ( 
-- \Update_Ball|Add1~13_sumout\ & ( !\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(6) & ( (\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(7) & (\cheats~input_o\ & (!\Update_Ball|Add1~21_sumout\ & 
-- \Update_Ball|Equal0~2_combout\))) ) ) ) # ( !\Update_Ball|Add1~13_sumout\ & ( !\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(6) & ( (!\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(7) & (\cheats~input_o\ & 
-- (!\Update_Ball|Add1~21_sumout\ & \Update_Ball|Equal0~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000001000000000000010001100000000001000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(7),
	datab => \ALT_INV_cheats~input_o\,
	datac => \Update_Ball|ALT_INV_Add1~21_sumout\,
	datad => \Update_Ball|ALT_INV_Equal0~2_combout\,
	datae => \Update_Ball|ALT_INV_Add1~13_sumout\,
	dataf => \Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(6),
	combout => \Update_Ball|Equal0~3_combout\);

-- Location: MLABCELL_X21_Y35_N54
\Update_Ball|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|Equal0~4_combout\ = ( \Update_Ball|Add1~13_sumout\ & ( \Update_Ball|Equal0~3_combout\ & ( (!\cheats~input_o\ & (\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(11) & 
-- (!\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(15) $ (\Update_Ball|Add1~17_sumout\)))) # (\cheats~input_o\ & (!\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(15) & 
-- (!\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(11) $ (\Update_Ball|Add1~17_sumout\)))) ) ) ) # ( !\Update_Ball|Add1~13_sumout\ & ( \Update_Ball|Equal0~3_combout\ & ( (!\cheats~input_o\ & 
-- (!\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(11) & (!\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(15) $ (\Update_Ball|Add1~17_sumout\)))) # (\cheats~input_o\ & 
-- (!\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(15) & (!\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(11) $ (\Update_Ball|Add1~17_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000010000100010100000000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(15),
	datab => \ALT_INV_cheats~input_o\,
	datac => \Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(11),
	datad => \Update_Ball|ALT_INV_Add1~17_sumout\,
	datae => \Update_Ball|ALT_INV_Add1~13_sumout\,
	dataf => \Update_Ball|ALT_INV_Equal0~3_combout\,
	combout => \Update_Ball|Equal0~4_combout\);

-- Location: LABCELL_X22_Y35_N51
\Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita17~sumout\ = SUM(( \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(17) ) + ( GND ) + ( \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita16~COUT\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(17),
	cin => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita16~COUT\,
	sumout => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita17~sumout\);

-- Location: FF_X22_Y35_N53
\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita17~sumout\,
	sclr => \Update_Ball|clear_ball_col_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(17));

-- Location: MLABCELL_X21_Y35_N42
\Update_Ball|Equal0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|Equal0~7_combout\ = ( \Update_Ball|Add1~1_sumout\ & ( (!\cheats~input_o\ & (\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(13) & (!\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(17) $ 
-- (\Update_Ball|Add1~5_sumout\)))) # (\cheats~input_o\ & (!\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(17) & (!\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(13) $ (\Update_Ball|Add1~5_sumout\)))) ) ) # ( 
-- !\Update_Ball|Add1~1_sumout\ & ( (!\cheats~input_o\ & (!\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(13) & (!\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(17) $ (\Update_Ball|Add1~5_sumout\)))) # 
-- (\cheats~input_o\ & (!\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(17) & (!\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(13) $ (\Update_Ball|Add1~5_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000011000101000000001100001100000000101000110000000010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(13),
	datab => \ALT_INV_cheats~input_o\,
	datac => \Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(17),
	datad => \Update_Ball|ALT_INV_Add1~5_sumout\,
	dataf => \Update_Ball|ALT_INV_Add1~1_sumout\,
	combout => \Update_Ball|Equal0~7_combout\);

-- Location: MLABCELL_X21_Y36_N6
\Update_Ball|clear_ball_col_update~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|clear_ball_col_update~0_combout\ = ( \Update_Ball|Equal0~4_combout\ & ( \Update_Ball|Equal0~7_combout\ & ( (!\enable_rst~0_combout\) # ((\Update_Ball|Equal0~6_combout\ & (\Update_Ball|Equal0~5_combout\ & \Update_Ball|Equal0~0_combout\))) ) ) 
-- ) # ( !\Update_Ball|Equal0~4_combout\ & ( \Update_Ball|Equal0~7_combout\ & ( !\enable_rst~0_combout\ ) ) ) # ( \Update_Ball|Equal0~4_combout\ & ( !\Update_Ball|Equal0~7_combout\ & ( !\enable_rst~0_combout\ ) ) ) # ( !\Update_Ball|Equal0~4_combout\ & ( 
-- !\Update_Ball|Equal0~7_combout\ & ( !\enable_rst~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|ALT_INV_Equal0~6_combout\,
	datab => \ALT_INV_enable_rst~0_combout\,
	datac => \Update_Ball|ALT_INV_Equal0~5_combout\,
	datad => \Update_Ball|ALT_INV_Equal0~0_combout\,
	datae => \Update_Ball|ALT_INV_Equal0~4_combout\,
	dataf => \Update_Ball|ALT_INV_Equal0~7_combout\,
	combout => \Update_Ball|clear_ball_col_update~0_combout\);

-- Location: FF_X22_Y35_N2
\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita0~sumout\,
	sclr => \Update_Ball|clear_ball_col_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(0));

-- Location: LABCELL_X22_Y35_N3
\Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita1~sumout\ = SUM(( \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(1) ) + ( GND ) + ( \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita0~COUT\ ))
-- \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita1~COUT\ = CARRY(( \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(1) ) + ( GND ) + ( \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(1),
	cin => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita0~COUT\,
	sumout => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita1~sumout\,
	cout => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita1~COUT\);

-- Location: FF_X22_Y35_N5
\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita1~sumout\,
	sclr => \Update_Ball|clear_ball_col_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(1));

-- Location: LABCELL_X22_Y35_N6
\Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita2~sumout\ = SUM(( \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(2) ) + ( GND ) + ( \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita1~COUT\ ))
-- \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita2~COUT\ = CARRY(( \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(2) ) + ( GND ) + ( \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(2),
	cin => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita1~COUT\,
	sumout => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita2~sumout\,
	cout => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita2~COUT\);

-- Location: FF_X22_Y35_N8
\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita2~sumout\,
	sclr => \Update_Ball|clear_ball_col_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(2));

-- Location: LABCELL_X22_Y35_N9
\Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita3~sumout\ = SUM(( \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(3) ) + ( GND ) + ( \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita2~COUT\ ))
-- \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita3~COUT\ = CARRY(( \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(3) ) + ( GND ) + ( \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(3),
	cin => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita2~COUT\,
	sumout => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita3~sumout\,
	cout => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita3~COUT\);

-- Location: FF_X22_Y35_N10
\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita3~sumout\,
	sclr => \Update_Ball|clear_ball_col_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(3));

-- Location: LABCELL_X22_Y35_N12
\Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita4~sumout\ = SUM(( \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(4) ) + ( GND ) + ( \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita3~COUT\ ))
-- \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita4~COUT\ = CARRY(( \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(4) ) + ( GND ) + ( \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(4),
	cin => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita3~COUT\,
	sumout => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita4~sumout\,
	cout => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita4~COUT\);

-- Location: FF_X22_Y35_N14
\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita4~sumout\,
	sclr => \Update_Ball|clear_ball_col_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(4));

-- Location: LABCELL_X22_Y35_N15
\Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita5~sumout\ = SUM(( \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(5) ) + ( GND ) + ( \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita4~COUT\ ))
-- \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita5~COUT\ = CARRY(( \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(5) ) + ( GND ) + ( \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(5),
	cin => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita4~COUT\,
	sumout => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita5~sumout\,
	cout => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita5~COUT\);

-- Location: FF_X22_Y35_N17
\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita5~sumout\,
	sclr => \Update_Ball|clear_ball_col_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(5));

-- Location: LABCELL_X22_Y35_N18
\Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita6~sumout\ = SUM(( \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(6) ) + ( GND ) + ( \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita5~COUT\ ))
-- \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita6~COUT\ = CARRY(( \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(6) ) + ( GND ) + ( \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(6),
	cin => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita5~COUT\,
	sumout => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita6~sumout\,
	cout => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita6~COUT\);

-- Location: FF_X22_Y35_N20
\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita6~sumout\,
	sclr => \Update_Ball|clear_ball_col_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(6));

-- Location: LABCELL_X22_Y35_N21
\Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita7~sumout\ = SUM(( \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(7) ) + ( GND ) + ( \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita6~COUT\ ))
-- \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita7~COUT\ = CARRY(( \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(7) ) + ( GND ) + ( \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(7),
	cin => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita6~COUT\,
	sumout => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita7~sumout\,
	cout => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita7~COUT\);

-- Location: FF_X22_Y35_N23
\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita7~sumout\,
	sclr => \Update_Ball|clear_ball_col_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(7));

-- Location: LABCELL_X22_Y35_N24
\Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita8~sumout\ = SUM(( \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(8) ) + ( GND ) + ( \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita7~COUT\ ))
-- \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita8~COUT\ = CARRY(( \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(8) ) + ( GND ) + ( \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita7~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(8),
	cin => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita7~COUT\,
	sumout => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita8~sumout\,
	cout => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita8~COUT\);

-- Location: FF_X22_Y35_N26
\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita8~sumout\,
	sclr => \Update_Ball|clear_ball_col_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(8));

-- Location: LABCELL_X22_Y35_N27
\Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita9~sumout\ = SUM(( \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(9) ) + ( GND ) + ( \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita8~COUT\ ))
-- \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita9~COUT\ = CARRY(( \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(9) ) + ( GND ) + ( \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita8~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(9),
	cin => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita8~COUT\,
	sumout => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita9~sumout\,
	cout => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita9~COUT\);

-- Location: FF_X22_Y35_N28
\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita9~sumout\,
	sclr => \Update_Ball|clear_ball_col_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(9));

-- Location: LABCELL_X22_Y35_N30
\Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita10~sumout\ = SUM(( \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(10) ) + ( GND ) + ( \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita9~COUT\ 
-- ))
-- \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita10~COUT\ = CARRY(( \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(10) ) + ( GND ) + ( \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita9~COUT\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(10),
	cin => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita9~COUT\,
	sumout => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita10~sumout\,
	cout => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita10~COUT\);

-- Location: FF_X22_Y35_N32
\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita10~sumout\,
	sclr => \Update_Ball|clear_ball_col_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(10));

-- Location: LABCELL_X22_Y35_N33
\Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita11~sumout\ = SUM(( \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(11) ) + ( GND ) + ( \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita10~COUT\ 
-- ))
-- \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita11~COUT\ = CARRY(( \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(11) ) + ( GND ) + ( \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita10~COUT\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(11),
	cin => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita10~COUT\,
	sumout => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita11~sumout\,
	cout => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita11~COUT\);

-- Location: FF_X22_Y35_N35
\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita11~sumout\,
	sclr => \Update_Ball|clear_ball_col_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(11));

-- Location: LABCELL_X22_Y35_N36
\Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita12~sumout\ = SUM(( \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(12) ) + ( GND ) + ( \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita11~COUT\ 
-- ))
-- \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita12~COUT\ = CARRY(( \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(12) ) + ( GND ) + ( \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita11~COUT\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(12),
	cin => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita11~COUT\,
	sumout => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita12~sumout\,
	cout => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita12~COUT\);

-- Location: FF_X22_Y35_N37
\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita12~sumout\,
	sclr => \Update_Ball|clear_ball_col_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(12));

-- Location: FF_X22_Y35_N41
\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_col_update|auto_generated|counter_comb_bita13~sumout\,
	sclr => \Update_Ball|clear_ball_col_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(13));

-- Location: MLABCELL_X21_Y35_N30
\Update_Ball|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|Equal0~1_combout\ = ( \Update_Ball|Equal0~0_combout\ & ( \Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(17) & ( (\Update_Ball|Add1~5_sumout\ & (!\cheats~input_o\ & 
-- (!\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(13) $ (\Update_Ball|Add1~1_sumout\)))) ) ) ) # ( \Update_Ball|Equal0~0_combout\ & ( !\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(17) & ( 
-- (!\Update_Ball|Add1~5_sumout\ & (!\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(13) $ (((!\cheats~input_o\ & \Update_Ball|Add1~1_sumout\))))) # (\Update_Ball|Add1~5_sumout\ & (\cheats~input_o\ & 
-- (\Update_Ball|counter_ball_col_update|auto_generated|counter_reg_bit\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000010010100100000000000000000100000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|ALT_INV_Add1~5_sumout\,
	datab => \ALT_INV_cheats~input_o\,
	datac => \Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(13),
	datad => \Update_Ball|ALT_INV_Add1~1_sumout\,
	datae => \Update_Ball|ALT_INV_Equal0~0_combout\,
	dataf => \Update_Ball|counter_ball_col_update|auto_generated|ALT_INV_counter_reg_bit\(17),
	combout => \Update_Ball|Equal0~1_combout\);

-- Location: MLABCELL_X21_Y36_N36
\Update_Ball|counter_ball_col|auto_generated|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_col|auto_generated|_~0_combout\ = ( \Update_Ball|Equal0~4_combout\ & ( \Update_Ball|Equal0~6_combout\ & ( (\enable_rst~0_combout\ & (((\Update_Ball|Equal0~1_combout\ & \Update_Ball|Equal0~5_combout\)) # (\rst_paddle~combout\))) ) 
-- ) ) # ( !\Update_Ball|Equal0~4_combout\ & ( \Update_Ball|Equal0~6_combout\ & ( (\enable_rst~0_combout\ & \rst_paddle~combout\) ) ) ) # ( \Update_Ball|Equal0~4_combout\ & ( !\Update_Ball|Equal0~6_combout\ & ( (\enable_rst~0_combout\ & \rst_paddle~combout\) 
-- ) ) ) # ( !\Update_Ball|Equal0~4_combout\ & ( !\Update_Ball|Equal0~6_combout\ & ( (\enable_rst~0_combout\ & \rst_paddle~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|ALT_INV_Equal0~1_combout\,
	datab => \ALT_INV_enable_rst~0_combout\,
	datac => \Update_Ball|ALT_INV_Equal0~5_combout\,
	datad => \ALT_INV_rst_paddle~combout\,
	datae => \Update_Ball|ALT_INV_Equal0~4_combout\,
	dataf => \Update_Ball|ALT_INV_Equal0~6_combout\,
	combout => \Update_Ball|counter_ball_col|auto_generated|_~0_combout\);

-- Location: FF_X22_Y38_N32
\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita0~sumout\,
	asdata => \~GND~combout\,
	sload => \Update_Ball|enabled_rst~combout\,
	ena => \Update_Ball|counter_ball_col|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(0));

-- Location: LABCELL_X22_Y38_N33
\Update_Ball|counter_ball_col|auto_generated|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita1~sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(1) ) + ( !\Update_Ball|ball_col_up_buffer~q\ ) + ( 
-- \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita0~COUT\ ))
-- \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita1~COUT\ = CARRY(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(1) ) + ( !\Update_Ball|ball_col_up_buffer~q\ ) + ( 
-- \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|ALT_INV_ball_col_up_buffer~q\,
	datad => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(1),
	cin => \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita0~COUT\,
	sumout => \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita1~sumout\,
	cout => \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita1~COUT\);

-- Location: FF_X22_Y38_N35
\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita1~sumout\,
	asdata => \~GND~combout\,
	sload => \Update_Ball|enabled_rst~combout\,
	ena => \Update_Ball|counter_ball_col|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(1));

-- Location: LABCELL_X22_Y38_N36
\Update_Ball|counter_ball_col|auto_generated|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita2~sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(2) ) + ( !\Update_Ball|ball_col_up_buffer~q\ ) + ( 
-- \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita1~COUT\ ))
-- \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita2~COUT\ = CARRY(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(2) ) + ( !\Update_Ball|ball_col_up_buffer~q\ ) + ( 
-- \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Ball|ALT_INV_ball_col_up_buffer~q\,
	datad => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(2),
	cin => \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita1~COUT\,
	sumout => \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita2~sumout\,
	cout => \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita2~COUT\);

-- Location: FF_X22_Y38_N38
\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita2~sumout\,
	asdata => VCC,
	sload => \Update_Ball|enabled_rst~combout\,
	ena => \Update_Ball|counter_ball_col|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(2));

-- Location: LABCELL_X22_Y38_N39
\Update_Ball|counter_ball_col|auto_generated|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita3~sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(3) ) + ( !\Update_Ball|ball_col_up_buffer~q\ ) + ( 
-- \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita2~COUT\ ))
-- \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita3~COUT\ = CARRY(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(3) ) + ( !\Update_Ball|ball_col_up_buffer~q\ ) + ( 
-- \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|ALT_INV_ball_col_up_buffer~q\,
	datad => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(3),
	cin => \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita2~COUT\,
	sumout => \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita3~sumout\,
	cout => \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita3~COUT\);

-- Location: FF_X22_Y38_N41
\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita3~sumout\,
	asdata => VCC,
	sload => \Update_Ball|enabled_rst~combout\,
	ena => \Update_Ball|counter_ball_col|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(3));

-- Location: LABCELL_X22_Y38_N42
\Update_Ball|counter_ball_col|auto_generated|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita4~sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(4) ) + ( !\Update_Ball|ball_col_up_buffer~q\ ) + ( 
-- \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita3~COUT\ ))
-- \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita4~COUT\ = CARRY(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(4) ) + ( !\Update_Ball|ball_col_up_buffer~q\ ) + ( 
-- \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|ALT_INV_ball_col_up_buffer~q\,
	datad => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(4),
	cin => \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita3~COUT\,
	sumout => \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita4~sumout\,
	cout => \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita4~COUT\);

-- Location: FF_X22_Y38_N44
\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita4~sumout\,
	asdata => \~GND~combout\,
	sload => \Update_Ball|enabled_rst~combout\,
	ena => \Update_Ball|counter_ball_col|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(4));

-- Location: LABCELL_X22_Y38_N45
\Update_Ball|counter_ball_col|auto_generated|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita5~sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(5) ) + ( !\Update_Ball|ball_col_up_buffer~q\ ) + ( 
-- \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita4~COUT\ ))
-- \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita5~COUT\ = CARRY(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(5) ) + ( !\Update_Ball|ball_col_up_buffer~q\ ) + ( 
-- \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|ALT_INV_ball_col_up_buffer~q\,
	datad => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(5),
	cin => \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita4~COUT\,
	sumout => \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita5~sumout\,
	cout => \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita5~COUT\);

-- Location: FF_X22_Y38_N47
\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita5~sumout\,
	asdata => \~GND~combout\,
	sload => \Update_Ball|enabled_rst~combout\,
	ena => \Update_Ball|counter_ball_col|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(5));

-- Location: LABCELL_X22_Y38_N48
\Update_Ball|counter_ball_col|auto_generated|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita6~sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(6) ) + ( !\Update_Ball|ball_col_up_buffer~q\ ) + ( 
-- \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita5~COUT\ ))
-- \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita6~COUT\ = CARRY(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(6) ) + ( !\Update_Ball|ball_col_up_buffer~q\ ) + ( 
-- \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|ALT_INV_ball_col_up_buffer~q\,
	datad => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(6),
	cin => \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita5~COUT\,
	sumout => \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita6~sumout\,
	cout => \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita6~COUT\);

-- Location: LABCELL_X22_Y38_N51
\Update_Ball|counter_ball_col|auto_generated|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita7~sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(7) ) + ( !\Update_Ball|ball_col_up_buffer~q\ ) + ( 
-- \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita6~COUT\ ))
-- \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita7~COUT\ = CARRY(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(7) ) + ( !\Update_Ball|ball_col_up_buffer~q\ ) + ( 
-- \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|ALT_INV_ball_col_up_buffer~q\,
	datad => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(7),
	cin => \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita6~COUT\,
	sumout => \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita7~sumout\,
	cout => \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita7~COUT\);

-- Location: FF_X22_Y38_N53
\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita7~sumout\,
	asdata => VCC,
	sload => \Update_Ball|enabled_rst~combout\,
	ena => \Update_Ball|counter_ball_col|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(7));

-- Location: FF_X22_Y38_N56
\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita8~sumout\,
	asdata => VCC,
	sload => \Update_Ball|enabled_rst~combout\,
	ena => \Update_Ball|counter_ball_col|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(8));

-- Location: MLABCELL_X25_Y41_N24
\Update_Blocks|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add2~13_sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(8) ) + ( GND ) + ( \Update_Blocks|Add2~18\ ))
-- \Update_Blocks|Add2~14\ = CARRY(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(8) ) + ( GND ) + ( \Update_Blocks|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(8),
	cin => \Update_Blocks|Add2~18\,
	sumout => \Update_Blocks|Add2~13_sumout\,
	cout => \Update_Blocks|Add2~14\);

-- Location: MLABCELL_X25_Y41_N27
\Update_Blocks|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add2~21_sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(9) ) + ( GND ) + ( \Update_Blocks|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(9),
	cin => \Update_Blocks|Add2~14\,
	sumout => \Update_Blocks|Add2~21_sumout\);

-- Location: LABCELL_X24_Y41_N54
\Update_Blocks|Add17~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add17~3_combout\ = ( \Update_Blocks|Add2~21_sumout\ & ( (\Update_Blocks|LessThan10~0_combout\ & !\Update_Blocks|Add2~13_sumout\) ) ) # ( !\Update_Blocks|Add2~21_sumout\ & ( (!\Update_Blocks|LessThan10~0_combout\) # 
-- (\Update_Blocks|Add2~13_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111110011111100111100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Blocks|ALT_INV_LessThan10~0_combout\,
	datac => \Update_Blocks|ALT_INV_Add2~13_sumout\,
	dataf => \Update_Blocks|ALT_INV_Add2~21_sumout\,
	combout => \Update_Blocks|Add17~3_combout\);

-- Location: LABCELL_X23_Y41_N36
\Update_Blocks|Add18~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add18~9_sumout\ = SUM(( GND ) + ( !\Update_Blocks|Add15~0_combout\ ) + ( \Update_Blocks|Add18~14\ ))
-- \Update_Blocks|Add18~10\ = CARRY(( GND ) + ( !\Update_Blocks|Add15~0_combout\ ) + ( \Update_Blocks|Add18~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Update_Blocks|ALT_INV_Add15~0_combout\,
	cin => \Update_Blocks|Add18~14\,
	sumout => \Update_Blocks|Add18~9_sumout\,
	cout => \Update_Blocks|Add18~10\);

-- Location: LABCELL_X12_Y37_N3
\Update_Blocks|block_index4[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|block_index4[4]~4_combout\ = ( !\Update_Blocks|block_index4[5]~0_combout\ & ( !\Update_Blocks|Add18~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add18~9_sumout\,
	dataf => \Update_Blocks|ALT_INV_block_index4[5]~0_combout\,
	combout => \Update_Blocks|block_index4[4]~4_combout\);

-- Location: LABCELL_X10_Y38_N15
\Update_Blocks|Decoder3~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~42_combout\ = ( !\Update_Blocks|block_index4[5]~5_combout\ & ( !\Update_Blocks|block_index4[1]~2_combout\ & ( (\Update_Blocks|block_index4[4]~4_combout\ & (\Update_Blocks|block_index4[0]~1_combout\ & 
-- (!\Update_Blocks|block_index4[3]~3_combout\ & \Update_Blocks|LessThan26~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datad => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	datae => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	combout => \Update_Blocks|Decoder3~42_combout\);

-- Location: MLABCELL_X15_Y38_N12
\Update_Blocks|blocks_buffer~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~42_combout\ = ( \Update_Blocks|blocks_t~130_combout\ & ( \Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & (!\Update_Blocks|Update_Blocks~1_combout\ & \Update_Blocks|Decoder3~42_combout\)) ) ) ) # ( 
-- !\Update_Blocks|blocks_t~130_combout\ & ( \Update_Blocks|Mux7~19_combout\ & ( \rst_blocks~0_combout\ ) ) ) # ( !\Update_Blocks|blocks_t~130_combout\ & ( !\Update_Blocks|Mux7~19_combout\ & ( \rst_blocks~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010101010101010000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_blocks~0_combout\,
	datab => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder3~42_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_t~130_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	combout => \Update_Blocks|blocks_buffer~42_combout\);

-- Location: FF_X15_Y38_N14
\Update_Blocks|blocks_buffer[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~42_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(42));

-- Location: LABCELL_X16_Y38_N15
\game_won~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \game_won~10_combout\ = ( \Update_Blocks|blocks_buffer\(44) & ( \Update_Blocks|blocks_buffer\(45) & ( (\Update_Blocks|blocks_buffer\(42) & (\Update_Blocks|blocks_buffer\(46) & (\Update_Blocks|blocks_buffer\(47) & \Update_Blocks|blocks_buffer\(43)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(42),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(46),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(47),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(43),
	datae => \Update_Blocks|ALT_INV_blocks_buffer\(44),
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(45),
	combout => \game_won~10_combout\);

-- Location: MLABCELL_X15_Y37_N36
\game_won~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \game_won~11_combout\ = ( \Update_Blocks|blocks_buffer\(40) & ( \Update_Blocks|blocks_buffer\(39) & ( (\Update_Blocks|blocks_buffer\(36) & (\Update_Blocks|blocks_buffer\(41) & (\Update_Blocks|blocks_buffer\(37) & \Update_Blocks|blocks_buffer\(38)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(36),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(41),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(37),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(38),
	datae => \Update_Blocks|ALT_INV_blocks_buffer\(40),
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(39),
	combout => \game_won~11_combout\);

-- Location: LABCELL_X23_Y37_N0
\game_won~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \game_won~8_combout\ = ( \Update_Blocks|blocks_buffer\(58) & ( \Update_Blocks|blocks_buffer\(56) & ( (\Update_Blocks|blocks_buffer\(59) & (\Update_Blocks|blocks_buffer\(55) & (\Update_Blocks|blocks_buffer\(54) & \Update_Blocks|blocks_buffer\(57)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(59),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(55),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(54),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(57),
	datae => \Update_Blocks|ALT_INV_blocks_buffer\(58),
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(56),
	combout => \game_won~8_combout\);

-- Location: MLABCELL_X21_Y38_N54
\game_won~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \game_won~9_combout\ = ( \Update_Blocks|blocks_buffer\(49) & ( \Update_Blocks|blocks_buffer\(51) & ( (\Update_Blocks|blocks_buffer\(52) & (\Update_Blocks|blocks_buffer\(50) & (\Update_Blocks|blocks_buffer\(53) & \Update_Blocks|blocks_buffer\(48)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(52),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(50),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(53),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(48),
	datae => \Update_Blocks|ALT_INV_blocks_buffer\(49),
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(51),
	combout => \game_won~9_combout\);

-- Location: LABCELL_X17_Y37_N42
\game_won~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \game_won~12_combout\ = ( \game_won~9_combout\ & ( \rst_blocks~0_combout\ & ( (\game_won~10_combout\ & (\game_won~11_combout\ & \game_won~8_combout\)) ) ) ) # ( \game_won~9_combout\ & ( !\rst_blocks~0_combout\ & ( (\game_won~10_combout\ & 
-- (\game_won~11_combout\ & (\game_won~8_combout\ & !\enable_rst~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_game_won~10_combout\,
	datab => \ALT_INV_game_won~11_combout\,
	datac => \ALT_INV_game_won~8_combout\,
	datad => \ALT_INV_enable_rst~0_combout\,
	datae => \ALT_INV_game_won~9_combout\,
	dataf => \ALT_INV_rst_blocks~0_combout\,
	combout => \game_won~12_combout\);

-- Location: LABCELL_X24_Y37_N27
\Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal1~0_combout\ = ( level(1) & ( (!level(0) & level(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_level(0),
	datad => ALT_INV_level(2),
	dataf => ALT_INV_level(1),
	combout => \Equal1~0_combout\);

-- Location: LABCELL_X24_Y37_N36
\level_cleared~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \level_cleared~0_combout\ = ( \game_won~1_combout\ & ( !\Equal1~0_combout\ & ( (\game_won~12_combout\ & (\game_won~0_combout\ & (\game_won~7_combout\ & !\rst_blocks~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_game_won~12_combout\,
	datab => \ALT_INV_game_won~0_combout\,
	datac => \ALT_INV_game_won~7_combout\,
	datad => \ALT_INV_rst_blocks~1_combout\,
	datae => \ALT_INV_game_won~1_combout\,
	dataf => \ALT_INV_Equal1~0_combout\,
	combout => \level_cleared~0_combout\);

-- Location: FF_X24_Y37_N38
level_cleared : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \level_cleared~0_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \level_cleared~q\);

-- Location: LABCELL_X30_Y37_N39
\game_state_internal~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \game_state_internal~14_combout\ = (!\game_won~q\ & (!\game_over~q\ & !\level_cleared~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_game_won~q\,
	datab => \ALT_INV_game_over~q\,
	datac => \ALT_INV_level_cleared~q\,
	combout => \game_state_internal~14_combout\);

-- Location: LABCELL_X30_Y37_N6
\game_state_internal~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \game_state_internal~15_combout\ = ( \game_state_internal~14_combout\ & ( (!\pause~input_o\ & (((\game_state_internal.s_reset~q\)) # (\rst~combout\))) # (\pause~input_o\ & (\enable_rst~q\ & ((\game_state_internal.s_reset~q\) # (\rst~combout\)))) ) ) # ( 
-- !\game_state_internal~14_combout\ & ( (\rst~combout\ & ((!\pause~input_o\) # (\enable_rst~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100100011001000110010001100100011101011110010001110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_pause~input_o\,
	datab => \ALT_INV_rst~combout\,
	datac => \ALT_INV_enable_rst~q\,
	datad => \ALT_INV_game_state_internal.s_reset~q\,
	dataf => \ALT_INV_game_state_internal~14_combout\,
	combout => \game_state_internal~15_combout\);

-- Location: FF_X30_Y37_N8
\game_state_internal.s_reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \game_state_internal~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_state_internal.s_reset~q\);

-- Location: IOIBUF_X40_Y0_N1
\continue_n~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_continue_n,
	o => \continue_n~input_o\);

-- Location: LABCELL_X30_Y37_N18
\enable_rst~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \enable_rst~1_combout\ = ( \enable_rst~q\ & ( \game_state_internal~14_combout\ & ( ((\continue_n~input_o\ & ((!\rst~combout\) # (\game_state_internal.s_reset~q\)))) # (\pause~input_o\) ) ) ) # ( !\enable_rst~q\ & ( \game_state_internal~14_combout\ & ( 
-- (\rst~combout\ & !\pause~input_o\) ) ) ) # ( \enable_rst~q\ & ( !\game_state_internal~14_combout\ & ( ((\continue_n~input_o\ & ((!\rst~combout\) # (\game_state_internal.s_reset~q\)))) # (\pause~input_o\) ) ) ) # ( !\enable_rst~q\ & ( 
-- !\game_state_internal~14_combout\ & ( !\pause~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000000010111111111101010101000000000000101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst~combout\,
	datab => \ALT_INV_game_state_internal.s_reset~q\,
	datac => \ALT_INV_continue_n~input_o\,
	datad => \ALT_INV_pause~input_o\,
	datae => \ALT_INV_enable_rst~q\,
	dataf => \ALT_INV_game_state_internal~14_combout\,
	combout => \enable_rst~1_combout\);

-- Location: FF_X30_Y37_N20
enable_rst : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \enable_rst~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \enable_rst~q\);

-- Location: MLABCELL_X21_Y37_N30
\enable_rst~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \enable_rst~0_combout\ = ( !\pause~input_o\ & ( !\enable_rst~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_pause~input_o\,
	dataf => \ALT_INV_enable_rst~q\,
	combout => \enable_rst~0_combout\);

-- Location: MLABCELL_X28_Y39_N15
\Update_Ball|enabled_rst\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|enabled_rst~combout\ = ( \rst_paddle~combout\ & ( \enable_rst~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_enable_rst~0_combout\,
	dataf => \ALT_INV_rst_paddle~combout\,
	combout => \Update_Ball|enabled_rst~combout\);

-- Location: FF_X29_Y36_N19
\Update_Paddle|row_period_buffer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Paddle|col_period_buffer~5_combout\,
	ena => \Update_Paddle|col_period_buffer[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Paddle|row_period_buffer\(1));

-- Location: FF_X29_Y36_N1
\Update_Paddle|row_period_buffer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Paddle|row_period_buffer~0_combout\,
	ena => \Update_Paddle|col_period_buffer[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Paddle|row_period_buffer\(2));

-- Location: DSP_X20_Y37_N0
\Mult1~mac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 5,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 4,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m9x9",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \Mult1~mac_AX_bus\,
	ay => \Mult1~mac_AY_bus\,
	resulta => \Mult1~mac_RESULTA_bus\);

-- Location: LABCELL_X23_Y36_N30
\Update_Ball|Add3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|Add3~21_sumout\ = SUM(( row_period(0) ) + ( VCC ) + ( !VCC ))
-- \Update_Ball|Add3~22\ = CARRY(( row_period(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_row_period(0),
	cin => GND,
	sumout => \Update_Ball|Add3~21_sumout\,
	cout => \Update_Ball|Add3~22\);

-- Location: LABCELL_X23_Y36_N33
\Update_Ball|Add3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|Add3~13_sumout\ = SUM(( row_period(1) ) + ( VCC ) + ( \Update_Ball|Add3~22\ ))
-- \Update_Ball|Add3~14\ = CARRY(( row_period(1) ) + ( VCC ) + ( \Update_Ball|Add3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_row_period(1),
	cin => \Update_Ball|Add3~22\,
	sumout => \Update_Ball|Add3~13_sumout\,
	cout => \Update_Ball|Add3~14\);

-- Location: LABCELL_X23_Y36_N36
\Update_Ball|Add3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|Add3~9_sumout\ = SUM(( row_period(2) ) + ( VCC ) + ( \Update_Ball|Add3~14\ ))
-- \Update_Ball|Add3~10\ = CARRY(( row_period(2) ) + ( VCC ) + ( \Update_Ball|Add3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_row_period(2),
	cin => \Update_Ball|Add3~14\,
	sumout => \Update_Ball|Add3~9_sumout\,
	cout => \Update_Ball|Add3~10\);

-- Location: LABCELL_X22_Y36_N0
\Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita0~sumout\ = SUM(( \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita0~COUT\ = CARRY(( \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita0~sumout\,
	cout => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita0~COUT\);

-- Location: LABCELL_X23_Y36_N39
\Update_Ball|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|Add3~1_sumout\ = SUM(( row_period(3) ) + ( VCC ) + ( \Update_Ball|Add3~10\ ))
-- \Update_Ball|Add3~2\ = CARRY(( row_period(3) ) + ( VCC ) + ( \Update_Ball|Add3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_row_period(3),
	cin => \Update_Ball|Add3~10\,
	sumout => \Update_Ball|Add3~1_sumout\,
	cout => \Update_Ball|Add3~2\);

-- Location: LABCELL_X23_Y36_N42
\Update_Ball|Add3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|Add3~25_sumout\ = SUM(( row_period(4) ) + ( VCC ) + ( \Update_Ball|Add3~2\ ))
-- \Update_Ball|Add3~26\ = CARRY(( row_period(4) ) + ( VCC ) + ( \Update_Ball|Add3~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_row_period(4),
	cin => \Update_Ball|Add3~2\,
	sumout => \Update_Ball|Add3~25_sumout\,
	cout => \Update_Ball|Add3~26\);

-- Location: LABCELL_X22_Y36_N36
\Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita12~sumout\ = SUM(( \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(12) ) + ( GND ) + ( \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita11~COUT\ 
-- ))
-- \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita12~COUT\ = CARRY(( \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(12) ) + ( GND ) + ( \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita11~COUT\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(12),
	cin => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita11~COUT\,
	sumout => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita12~sumout\,
	cout => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita12~COUT\);

-- Location: LABCELL_X22_Y36_N39
\Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita13~sumout\ = SUM(( \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(13) ) + ( GND ) + ( \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita12~COUT\ 
-- ))
-- \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita13~COUT\ = CARRY(( \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(13) ) + ( GND ) + ( \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita12~COUT\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(13),
	cin => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita12~COUT\,
	sumout => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita13~sumout\,
	cout => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita13~COUT\);

-- Location: FF_X22_Y36_N41
\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita13~sumout\,
	sclr => \Update_Ball|clear_ball_row_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(13));

-- Location: LABCELL_X22_Y36_N42
\Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita14~sumout\ = SUM(( \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(14) ) + ( GND ) + ( \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita13~COUT\ 
-- ))
-- \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita14~COUT\ = CARRY(( \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(14) ) + ( GND ) + ( \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita13~COUT\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(14),
	cin => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita13~COUT\,
	sumout => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita14~sumout\,
	cout => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita14~COUT\);

-- Location: FF_X22_Y36_N43
\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita14~sumout\,
	sclr => \Update_Ball|clear_ball_row_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(14));

-- Location: LABCELL_X23_Y36_N12
\Update_Ball|Equal1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|Equal1~5_combout\ = ( \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(14) & ( \Update_Ball|Add3~21_sumout\ & ( (!\cheats~input_o\ & (\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(10) & 
-- \Update_Ball|Add3~25_sumout\)) ) ) ) # ( !\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(14) & ( \Update_Ball|Add3~21_sumout\ & ( (!\cheats~input_o\ & (\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(10) & 
-- !\Update_Ball|Add3~25_sumout\)) # (\cheats~input_o\ & (!\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(10) $ (\Update_Ball|Add3~25_sumout\))) ) ) ) # ( \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(14) & ( 
-- !\Update_Ball|Add3~21_sumout\ & ( (!\cheats~input_o\ & (!\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(10) & \Update_Ball|Add3~25_sumout\)) ) ) ) # ( !\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(14) & ( 
-- !\Update_Ball|Add3~21_sumout\ & ( (!\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(10) & ((!\Update_Ball|Add3~25_sumout\))) # (\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(10) & (\cheats~input_o\ & 
-- \Update_Ball|Add3~25_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000011000000001100000000111100000000110000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_cheats~input_o\,
	datac => \Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(10),
	datad => \Update_Ball|ALT_INV_Add3~25_sumout\,
	datae => \Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(14),
	dataf => \Update_Ball|ALT_INV_Add3~21_sumout\,
	combout => \Update_Ball|Equal1~5_combout\);

-- Location: LABCELL_X23_Y36_N45
\Update_Ball|Add3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|Add3~17_sumout\ = SUM(( row_period(5) ) + ( VCC ) + ( \Update_Ball|Add3~26\ ))
-- \Update_Ball|Add3~18\ = CARRY(( row_period(5) ) + ( VCC ) + ( \Update_Ball|Add3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_row_period(5),
	cin => \Update_Ball|Add3~26\,
	sumout => \Update_Ball|Add3~17_sumout\,
	cout => \Update_Ball|Add3~18\);

-- Location: LABCELL_X23_Y36_N48
\Update_Ball|Add3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|Add3~29_sumout\ = SUM(( row_period(6) ) + ( VCC ) + ( \Update_Ball|Add3~18\ ))
-- \Update_Ball|Add3~30\ = CARRY(( row_period(6) ) + ( VCC ) + ( \Update_Ball|Add3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_row_period(6),
	cin => \Update_Ball|Add3~18\,
	sumout => \Update_Ball|Add3~29_sumout\,
	cout => \Update_Ball|Add3~30\);

-- Location: LABCELL_X23_Y36_N51
\Update_Ball|Add3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|Add3~5_sumout\ = SUM(( row_period(7) ) + ( VCC ) + ( \Update_Ball|Add3~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_row_period(7),
	cin => \Update_Ball|Add3~30\,
	sumout => \Update_Ball|Add3~5_sumout\);

-- Location: LABCELL_X22_Y36_N45
\Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita15~sumout\ = SUM(( \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(15) ) + ( GND ) + ( \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita14~COUT\ 
-- ))
-- \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita15~COUT\ = CARRY(( \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(15) ) + ( GND ) + ( \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita14~COUT\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(15),
	cin => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita14~COUT\,
	sumout => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita15~sumout\,
	cout => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita15~COUT\);

-- Location: FF_X22_Y36_N46
\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita15~sumout\,
	sclr => \Update_Ball|clear_ball_row_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(15));

-- Location: LABCELL_X22_Y36_N48
\Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita16~sumout\ = SUM(( \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(16) ) + ( GND ) + ( \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita15~COUT\ 
-- ))
-- \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita16~COUT\ = CARRY(( \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(16) ) + ( GND ) + ( \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita15~COUT\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(16),
	cin => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita15~COUT\,
	sumout => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita16~sumout\,
	cout => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita16~COUT\);

-- Location: FF_X22_Y36_N49
\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita16~sumout\,
	sclr => \Update_Ball|clear_ball_row_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(16));

-- Location: LABCELL_X22_Y36_N51
\Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita17~sumout\ = SUM(( \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(17) ) + ( GND ) + ( \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita16~COUT\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(17),
	cin => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita16~COUT\,
	sumout => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita17~sumout\);

-- Location: FF_X22_Y36_N53
\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita17~sumout\,
	sclr => \Update_Ball|clear_ball_row_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(17));

-- Location: LABCELL_X23_Y36_N18
\Update_Ball|Equal1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|Equal1~7_combout\ = ( \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(13) & ( \Update_Ball|Add3~1_sumout\ & ( (!\Update_Ball|Add3~5_sumout\ & (!\cheats~input_o\ & 
-- !\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(17))) # (\Update_Ball|Add3~5_sumout\ & (!\cheats~input_o\ $ (!\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(17)))) ) ) ) # ( 
-- !\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(13) & ( \Update_Ball|Add3~1_sumout\ & ( (!\Update_Ball|Add3~5_sumout\ & (\cheats~input_o\ & !\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(17))) ) ) ) # ( 
-- \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(13) & ( !\Update_Ball|Add3~1_sumout\ & ( (\Update_Ball|Add3~5_sumout\ & (\cheats~input_o\ & !\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(17))) ) ) ) # ( 
-- !\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(13) & ( !\Update_Ball|Add3~1_sumout\ & ( (!\Update_Ball|Add3~5_sumout\ & ((!\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(17)))) # (\Update_Ball|Add3~5_sumout\ & 
-- (!\cheats~input_o\ & \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(17))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010010100100000100000001000000100000001000001001010010010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|ALT_INV_Add3~5_sumout\,
	datab => \ALT_INV_cheats~input_o\,
	datac => \Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(17),
	datae => \Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(13),
	dataf => \Update_Ball|ALT_INV_Add3~1_sumout\,
	combout => \Update_Ball|Equal1~7_combout\);

-- Location: LABCELL_X23_Y36_N3
\Update_Ball|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|Equal1~0_combout\ = ( \Update_Ball|Add3~1_sumout\ & ( (\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(9) & (!\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(8) $ (((!\cheats~input_o\) # 
-- (\Update_Ball|Add3~9_sumout\))))) ) ) # ( !\Update_Ball|Add3~1_sumout\ & ( (!\cheats~input_o\ & (((\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(8) & \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(9))))) # 
-- (\cheats~input_o\ & (!\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(9) & (!\Update_Ball|Add3~9_sumout\ $ (\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(8))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100001100001000010000110000000000001011010000000000101101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|ALT_INV_Add3~9_sumout\,
	datab => \ALT_INV_cheats~input_o\,
	datac => \Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(8),
	datad => \Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(9),
	dataf => \Update_Ball|ALT_INV_Add3~1_sumout\,
	combout => \Update_Ball|Equal1~0_combout\);

-- Location: LABCELL_X22_Y36_N54
\Update_Ball|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|Equal1~2_combout\ = ( \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(1) & ( \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(5) & ( 
-- (\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(3) & (\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(4) & (\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(0) & 
-- \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(3),
	datab => \Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(4),
	datac => \Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(0),
	datad => \Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(2),
	datae => \Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(1),
	dataf => \Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(5),
	combout => \Update_Ball|Equal1~2_combout\);

-- Location: LABCELL_X23_Y36_N24
\Update_Ball|Equal1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|Equal1~3_combout\ = ( \cheats~input_o\ & ( \Update_Ball|Add3~13_sumout\ & ( (\Update_Ball|Equal1~2_combout\ & (\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(7) & 
-- (!\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(6) $ (\Update_Ball|Add3~21_sumout\)))) ) ) ) # ( !\cheats~input_o\ & ( \Update_Ball|Add3~13_sumout\ & ( (\Update_Ball|Equal1~2_combout\ & 
-- (\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(6) & \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(7))) ) ) ) # ( \cheats~input_o\ & ( !\Update_Ball|Add3~13_sumout\ & ( (\Update_Ball|Equal1~2_combout\ & 
-- (!\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(7) & (!\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(6) $ (\Update_Ball|Add3~21_sumout\)))) ) ) ) # ( !\cheats~input_o\ & ( !\Update_Ball|Add3~13_sumout\ & ( 
-- (\Update_Ball|Equal1~2_combout\ & (\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(6) & \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001010000000001000000000001000000010000010000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|ALT_INV_Equal1~2_combout\,
	datab => \Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(6),
	datac => \Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(7),
	datad => \Update_Ball|ALT_INV_Add3~21_sumout\,
	datae => \ALT_INV_cheats~input_o\,
	dataf => \Update_Ball|ALT_INV_Add3~13_sumout\,
	combout => \Update_Ball|Equal1~3_combout\);

-- Location: LABCELL_X23_Y36_N6
\Update_Ball|Equal1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|Equal1~4_combout\ = ( \Update_Ball|Add3~17_sumout\ & ( \Update_Ball|Add3~13_sumout\ & ( (\Update_Ball|Equal1~3_combout\ & (\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(11) & 
-- (!\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(15) $ (!\cheats~input_o\)))) ) ) ) # ( !\Update_Ball|Add3~17_sumout\ & ( \Update_Ball|Add3~13_sumout\ & ( (!\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(15) & 
-- (\Update_Ball|Equal1~3_combout\ & (!\cheats~input_o\ $ (!\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(11))))) ) ) ) # ( \Update_Ball|Add3~17_sumout\ & ( !\Update_Ball|Add3~13_sumout\ & ( (\Update_Ball|Equal1~3_combout\ & 
-- ((!\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(15) & (\cheats~input_o\ & \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(11))) # (\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(15) & 
-- (!\cheats~input_o\ & !\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(11))))) ) ) ) # ( !\Update_Ball|Add3~17_sumout\ & ( !\Update_Ball|Add3~13_sumout\ & ( (!\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(15) & 
-- (\Update_Ball|Equal1~3_combout\ & !\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(11))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000001000000001000000010000010000000000000000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(15),
	datab => \ALT_INV_cheats~input_o\,
	datac => \Update_Ball|ALT_INV_Equal1~3_combout\,
	datad => \Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(11),
	datae => \Update_Ball|ALT_INV_Add3~17_sumout\,
	dataf => \Update_Ball|ALT_INV_Add3~13_sumout\,
	combout => \Update_Ball|Equal1~4_combout\);

-- Location: LABCELL_X24_Y36_N42
\Update_Ball|clear_ball_row_update~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|clear_ball_row_update~0_combout\ = ( \Update_Ball|Equal1~4_combout\ & ( \Update_Ball|Equal1~6_combout\ & ( (!\enable_rst~0_combout\) # ((\Update_Ball|Equal1~5_combout\ & (\Update_Ball|Equal1~7_combout\ & \Update_Ball|Equal1~0_combout\))) ) ) 
-- ) # ( !\Update_Ball|Equal1~4_combout\ & ( \Update_Ball|Equal1~6_combout\ & ( !\enable_rst~0_combout\ ) ) ) # ( \Update_Ball|Equal1~4_combout\ & ( !\Update_Ball|Equal1~6_combout\ & ( !\enable_rst~0_combout\ ) ) ) # ( !\Update_Ball|Equal1~4_combout\ & ( 
-- !\Update_Ball|Equal1~6_combout\ & ( !\enable_rst~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|ALT_INV_Equal1~5_combout\,
	datab => \Update_Ball|ALT_INV_Equal1~7_combout\,
	datac => \ALT_INV_enable_rst~0_combout\,
	datad => \Update_Ball|ALT_INV_Equal1~0_combout\,
	datae => \Update_Ball|ALT_INV_Equal1~4_combout\,
	dataf => \Update_Ball|ALT_INV_Equal1~6_combout\,
	combout => \Update_Ball|clear_ball_row_update~0_combout\);

-- Location: FF_X22_Y36_N2
\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita0~sumout\,
	sclr => \Update_Ball|clear_ball_row_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(0));

-- Location: LABCELL_X22_Y36_N3
\Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita1~sumout\ = SUM(( \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(1) ) + ( GND ) + ( \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita0~COUT\ ))
-- \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita1~COUT\ = CARRY(( \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(1) ) + ( GND ) + ( \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(1),
	cin => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita0~COUT\,
	sumout => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita1~sumout\,
	cout => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita1~COUT\);

-- Location: FF_X22_Y36_N5
\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita1~sumout\,
	sclr => \Update_Ball|clear_ball_row_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(1));

-- Location: LABCELL_X22_Y36_N6
\Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita2~sumout\ = SUM(( \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(2) ) + ( GND ) + ( \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita1~COUT\ ))
-- \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita2~COUT\ = CARRY(( \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(2) ) + ( GND ) + ( \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(2),
	cin => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita1~COUT\,
	sumout => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita2~sumout\,
	cout => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita2~COUT\);

-- Location: FF_X22_Y36_N8
\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita2~sumout\,
	sclr => \Update_Ball|clear_ball_row_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(2));

-- Location: LABCELL_X22_Y36_N9
\Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita3~sumout\ = SUM(( \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(3) ) + ( GND ) + ( \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita2~COUT\ ))
-- \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita3~COUT\ = CARRY(( \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(3) ) + ( GND ) + ( \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(3),
	cin => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita2~COUT\,
	sumout => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita3~sumout\,
	cout => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita3~COUT\);

-- Location: FF_X22_Y36_N10
\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita3~sumout\,
	sclr => \Update_Ball|clear_ball_row_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(3));

-- Location: LABCELL_X22_Y36_N12
\Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita4~sumout\ = SUM(( \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(4) ) + ( GND ) + ( \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita3~COUT\ ))
-- \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita4~COUT\ = CARRY(( \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(4) ) + ( GND ) + ( \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(4),
	cin => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita3~COUT\,
	sumout => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita4~sumout\,
	cout => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita4~COUT\);

-- Location: FF_X22_Y36_N14
\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita4~sumout\,
	sclr => \Update_Ball|clear_ball_row_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(4));

-- Location: LABCELL_X22_Y36_N15
\Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita5~sumout\ = SUM(( \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(5) ) + ( GND ) + ( \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita4~COUT\ ))
-- \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita5~COUT\ = CARRY(( \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(5) ) + ( GND ) + ( \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(5),
	cin => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita4~COUT\,
	sumout => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita5~sumout\,
	cout => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita5~COUT\);

-- Location: FF_X22_Y36_N17
\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita5~sumout\,
	sclr => \Update_Ball|clear_ball_row_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(5));

-- Location: LABCELL_X22_Y36_N18
\Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita6~sumout\ = SUM(( \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(6) ) + ( GND ) + ( \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita5~COUT\ ))
-- \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita6~COUT\ = CARRY(( \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(6) ) + ( GND ) + ( \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(6),
	cin => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita5~COUT\,
	sumout => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita6~sumout\,
	cout => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita6~COUT\);

-- Location: FF_X22_Y36_N19
\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita6~sumout\,
	sclr => \Update_Ball|clear_ball_row_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(6));

-- Location: LABCELL_X22_Y36_N21
\Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita7~sumout\ = SUM(( \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(7) ) + ( GND ) + ( \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita6~COUT\ ))
-- \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita7~COUT\ = CARRY(( \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(7) ) + ( GND ) + ( \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(7),
	cin => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita6~COUT\,
	sumout => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita7~sumout\,
	cout => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita7~COUT\);

-- Location: FF_X22_Y36_N22
\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita7~sumout\,
	sclr => \Update_Ball|clear_ball_row_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(7));

-- Location: LABCELL_X22_Y36_N24
\Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita8~sumout\ = SUM(( \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(8) ) + ( GND ) + ( \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita7~COUT\ ))
-- \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita8~COUT\ = CARRY(( \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(8) ) + ( GND ) + ( \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita7~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(8),
	cin => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita7~COUT\,
	sumout => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita8~sumout\,
	cout => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita8~COUT\);

-- Location: FF_X22_Y36_N25
\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita8~sumout\,
	sclr => \Update_Ball|clear_ball_row_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(8));

-- Location: LABCELL_X22_Y36_N27
\Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita9~sumout\ = SUM(( \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(9) ) + ( GND ) + ( \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita8~COUT\ ))
-- \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita9~COUT\ = CARRY(( \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(9) ) + ( GND ) + ( \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita8~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(9),
	cin => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita8~COUT\,
	sumout => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita9~sumout\,
	cout => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita9~COUT\);

-- Location: FF_X22_Y36_N28
\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita9~sumout\,
	sclr => \Update_Ball|clear_ball_row_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(9));

-- Location: LABCELL_X22_Y36_N30
\Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita10~sumout\ = SUM(( \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(10) ) + ( GND ) + ( \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita9~COUT\ 
-- ))
-- \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita10~COUT\ = CARRY(( \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(10) ) + ( GND ) + ( \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita9~COUT\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(10),
	cin => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita9~COUT\,
	sumout => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita10~sumout\,
	cout => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita10~COUT\);

-- Location: FF_X22_Y36_N31
\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita10~sumout\,
	sclr => \Update_Ball|clear_ball_row_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(10));

-- Location: LABCELL_X22_Y36_N33
\Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita11~sumout\ = SUM(( \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(11) ) + ( GND ) + ( \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita10~COUT\ 
-- ))
-- \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita11~COUT\ = CARRY(( \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(11) ) + ( GND ) + ( \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita10~COUT\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(11),
	cin => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita10~COUT\,
	sumout => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita11~sumout\,
	cout => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita11~COUT\);

-- Location: FF_X22_Y36_N34
\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita11~sumout\,
	sclr => \Update_Ball|clear_ball_row_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(11));

-- Location: FF_X22_Y36_N37
\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_row_update|auto_generated|counter_comb_bita12~sumout\,
	sclr => \Update_Ball|clear_ball_row_update~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(12));

-- Location: LABCELL_X23_Y36_N0
\Update_Ball|Equal1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|Equal1~6_combout\ = ( \Update_Ball|Add3~29_sumout\ & ( (!\cheats~input_o\ & (\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(16) & (!\Update_Ball|Add3~9_sumout\ $ 
-- (\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(12))))) # (\cheats~input_o\ & (((\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(12) & !\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(16))))) 
-- ) ) # ( !\Update_Ball|Add3~29_sumout\ & ( (!\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(16) & (!\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(12) $ (((\Update_Ball|Add3~9_sumout\ & !\cheats~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011010000000000101101000000000000000011100001000000001110000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|ALT_INV_Add3~9_sumout\,
	datab => \ALT_INV_cheats~input_o\,
	datac => \Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(12),
	datad => \Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(16),
	dataf => \Update_Ball|ALT_INV_Add3~29_sumout\,
	combout => \Update_Ball|Equal1~6_combout\);

-- Location: LABCELL_X23_Y36_N54
\Update_Ball|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|Equal1~1_combout\ = ( \Update_Ball|Equal1~0_combout\ & ( \Update_Ball|Add3~1_sumout\ & ( (!\Update_Ball|Add3~5_sumout\ & (!\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(17) & 
-- (!\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(13) $ (!\cheats~input_o\)))) # (\Update_Ball|Add3~5_sumout\ & (\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(13) & 
-- (!\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(17) $ (!\cheats~input_o\)))) ) ) ) # ( \Update_Ball|Equal1~0_combout\ & ( !\Update_Ball|Add3~1_sumout\ & ( (!\cheats~input_o\ & 
-- (!\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(13) & (!\Update_Ball|Add3~5_sumout\ $ (\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(17))))) # (\cheats~input_o\ & 
-- (!\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(17) & (!\Update_Ball|Add3~5_sumout\ $ (\Update_Ball|counter_ball_row_update|auto_generated|counter_reg_bit\(13))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100001001001000000000000000000000010000110010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|ALT_INV_Add3~5_sumout\,
	datab => \Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(13),
	datac => \Update_Ball|counter_ball_row_update|auto_generated|ALT_INV_counter_reg_bit\(17),
	datad => \ALT_INV_cheats~input_o\,
	datae => \Update_Ball|ALT_INV_Equal1~0_combout\,
	dataf => \Update_Ball|ALT_INV_Add3~1_sumout\,
	combout => \Update_Ball|Equal1~1_combout\);

-- Location: LABCELL_X24_Y36_N48
\Update_Ball|counter_ball_row|auto_generated|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_row|auto_generated|_~0_combout\ = ( \Update_Ball|Equal1~4_combout\ & ( \Update_Ball|Equal1~1_combout\ & ( (\enable_rst~0_combout\ & (((\Update_Ball|Equal1~6_combout\ & \Update_Ball|Equal1~5_combout\)) # (\rst_paddle~combout\))) ) 
-- ) ) # ( !\Update_Ball|Equal1~4_combout\ & ( \Update_Ball|Equal1~1_combout\ & ( (\rst_paddle~combout\ & \enable_rst~0_combout\) ) ) ) # ( \Update_Ball|Equal1~4_combout\ & ( !\Update_Ball|Equal1~1_combout\ & ( (\rst_paddle~combout\ & \enable_rst~0_combout\) 
-- ) ) ) # ( !\Update_Ball|Equal1~4_combout\ & ( !\Update_Ball|Equal1~1_combout\ & ( (\rst_paddle~combout\ & \enable_rst~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_paddle~combout\,
	datab => \Update_Ball|ALT_INV_Equal1~6_combout\,
	datac => \Update_Ball|ALT_INV_Equal1~5_combout\,
	datad => \ALT_INV_enable_rst~0_combout\,
	datae => \Update_Ball|ALT_INV_Equal1~4_combout\,
	dataf => \Update_Ball|ALT_INV_Equal1~1_combout\,
	combout => \Update_Ball|counter_ball_row|auto_generated|_~0_combout\);

-- Location: FF_X24_Y38_N2
\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita0~sumout\,
	asdata => \~GND~combout\,
	sload => \Update_Ball|enabled_rst~combout\,
	ena => \Update_Ball|counter_ball_row|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(0));

-- Location: LABCELL_X24_Y38_N3
\Update_Ball|counter_ball_row|auto_generated|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita1~sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(1) ) + ( !\Update_Ball|ball_row_up_buffer~q\ ) + ( 
-- \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita0~COUT\ ))
-- \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita1~COUT\ = CARRY(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(1) ) + ( !\Update_Ball|ball_row_up_buffer~q\ ) + ( 
-- \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|ALT_INV_ball_row_up_buffer~q\,
	datad => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(1),
	cin => \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita0~COUT\,
	sumout => \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita1~sumout\,
	cout => \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita1~COUT\);

-- Location: FF_X24_Y38_N5
\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita1~sumout\,
	asdata => \~GND~combout\,
	sload => \Update_Ball|enabled_rst~combout\,
	ena => \Update_Ball|counter_ball_row|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(1));

-- Location: LABCELL_X24_Y38_N6
\Update_Ball|counter_ball_row|auto_generated|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita2~sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(2) ) + ( !\Update_Ball|ball_row_up_buffer~q\ ) + ( 
-- \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita1~COUT\ ))
-- \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita2~COUT\ = CARRY(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(2) ) + ( !\Update_Ball|ball_row_up_buffer~q\ ) + ( 
-- \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Ball|ALT_INV_ball_row_up_buffer~q\,
	datad => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(2),
	cin => \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita1~COUT\,
	sumout => \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita2~sumout\,
	cout => \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita2~COUT\);

-- Location: FF_X24_Y38_N8
\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita2~sumout\,
	asdata => \~GND~combout\,
	sload => \Update_Ball|enabled_rst~combout\,
	ena => \Update_Ball|counter_ball_row|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(2));

-- Location: LABCELL_X24_Y38_N9
\Update_Ball|counter_ball_row|auto_generated|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita3~sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(3) ) + ( !\Update_Ball|ball_row_up_buffer~q\ ) + ( 
-- \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita2~COUT\ ))
-- \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita3~COUT\ = CARRY(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(3) ) + ( !\Update_Ball|ball_row_up_buffer~q\ ) + ( 
-- \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|ALT_INV_ball_row_up_buffer~q\,
	datad => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(3),
	cin => \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita2~COUT\,
	sumout => \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita3~sumout\,
	cout => \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita3~COUT\);

-- Location: FF_X24_Y38_N11
\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita3~sumout\,
	asdata => VCC,
	sload => \Update_Ball|enabled_rst~combout\,
	ena => \Update_Ball|counter_ball_row|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(3));

-- Location: LABCELL_X24_Y38_N12
\Update_Ball|counter_ball_row|auto_generated|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita4~sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(4) ) + ( !\Update_Ball|ball_row_up_buffer~q\ ) + ( 
-- \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita3~COUT\ ))
-- \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita4~COUT\ = CARRY(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(4) ) + ( !\Update_Ball|ball_row_up_buffer~q\ ) + ( 
-- \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|ALT_INV_ball_row_up_buffer~q\,
	datad => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(4),
	cin => \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita3~COUT\,
	sumout => \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita4~sumout\,
	cout => \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita4~COUT\);

-- Location: FF_X24_Y38_N14
\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita4~sumout\,
	asdata => \~GND~combout\,
	sload => \Update_Ball|enabled_rst~combout\,
	ena => \Update_Ball|counter_ball_row|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(4));

-- Location: LABCELL_X24_Y38_N15
\Update_Ball|counter_ball_row|auto_generated|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita5~sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(5) ) + ( !\Update_Ball|ball_row_up_buffer~q\ ) + ( 
-- \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita4~COUT\ ))
-- \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita5~COUT\ = CARRY(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(5) ) + ( !\Update_Ball|ball_row_up_buffer~q\ ) + ( 
-- \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|ALT_INV_ball_row_up_buffer~q\,
	datad => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(5),
	cin => \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita4~COUT\,
	sumout => \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita5~sumout\,
	cout => \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita5~COUT\);

-- Location: FF_X24_Y38_N17
\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita5~sumout\,
	asdata => \~GND~combout\,
	sload => \Update_Ball|enabled_rst~combout\,
	ena => \Update_Ball|counter_ball_row|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(5));

-- Location: LABCELL_X24_Y38_N18
\Update_Ball|counter_ball_row|auto_generated|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita6~sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(6) ) + ( !\Update_Ball|ball_row_up_buffer~q\ ) + ( 
-- \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita5~COUT\ ))
-- \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita6~COUT\ = CARRY(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(6) ) + ( !\Update_Ball|ball_row_up_buffer~q\ ) + ( 
-- \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|ALT_INV_ball_row_up_buffer~q\,
	datad => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(6),
	cin => \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita5~COUT\,
	sumout => \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita6~sumout\,
	cout => \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita6~COUT\);

-- Location: FF_X24_Y38_N20
\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita6~sumout\,
	asdata => \~GND~combout\,
	sload => \Update_Ball|enabled_rst~combout\,
	ena => \Update_Ball|counter_ball_row|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(6));

-- Location: LABCELL_X24_Y38_N21
\Update_Ball|counter_ball_row|auto_generated|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita7~sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(7) ) + ( !\Update_Ball|ball_row_up_buffer~q\ ) + ( 
-- \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita6~COUT\ ))
-- \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita7~COUT\ = CARRY(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(7) ) + ( !\Update_Ball|ball_row_up_buffer~q\ ) + ( 
-- \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|ALT_INV_ball_row_up_buffer~q\,
	datad => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(7),
	cin => \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita6~COUT\,
	sumout => \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita7~sumout\,
	cout => \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita7~COUT\);

-- Location: FF_X24_Y38_N23
\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita7~sumout\,
	asdata => \~GND~combout\,
	sload => \Update_Ball|enabled_rst~combout\,
	ena => \Update_Ball|counter_ball_row|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(7));

-- Location: LABCELL_X24_Y38_N24
\Update_Ball|counter_ball_row|auto_generated|counter_comb_bita8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita8~sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(8) ) + ( !\Update_Ball|ball_row_up_buffer~q\ ) + ( 
-- \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita7~COUT\ ))
-- \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita8~COUT\ = CARRY(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(8) ) + ( !\Update_Ball|ball_row_up_buffer~q\ ) + ( 
-- \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita7~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Ball|ALT_INV_ball_row_up_buffer~q\,
	datad => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(8),
	cin => \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita7~COUT\,
	sumout => \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita8~sumout\,
	cout => \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita8~COUT\);

-- Location: FF_X24_Y38_N26
\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita8~sumout\,
	asdata => \~GND~combout\,
	sload => \Update_Ball|enabled_rst~combout\,
	ena => \Update_Ball|counter_ball_row|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(8));

-- Location: MLABCELL_X25_Y38_N0
\Update_Paddle|Add6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add6~25_sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(1) ) + ( VCC ) + ( !VCC ))
-- \Update_Paddle|Add6~26\ = CARRY(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(1) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(1),
	cin => GND,
	sumout => \Update_Paddle|Add6~25_sumout\,
	cout => \Update_Paddle|Add6~26\);

-- Location: MLABCELL_X25_Y38_N3
\Update_Paddle|Add6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add6~29_sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(2) ) + ( VCC ) + ( \Update_Paddle|Add6~26\ ))
-- \Update_Paddle|Add6~30\ = CARRY(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(2) ) + ( VCC ) + ( \Update_Paddle|Add6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(2),
	cin => \Update_Paddle|Add6~26\,
	sumout => \Update_Paddle|Add6~29_sumout\,
	cout => \Update_Paddle|Add6~30\);

-- Location: MLABCELL_X25_Y38_N6
\Update_Paddle|Add6~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add6~33_sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(3) ) + ( GND ) + ( \Update_Paddle|Add6~30\ ))
-- \Update_Paddle|Add6~34\ = CARRY(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(3) ) + ( GND ) + ( \Update_Paddle|Add6~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(3),
	cin => \Update_Paddle|Add6~30\,
	sumout => \Update_Paddle|Add6~33_sumout\,
	cout => \Update_Paddle|Add6~34\);

-- Location: MLABCELL_X25_Y38_N9
\Update_Paddle|Add6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add6~21_sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(4) ) + ( GND ) + ( \Update_Paddle|Add6~34\ ))
-- \Update_Paddle|Add6~22\ = CARRY(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(4) ) + ( GND ) + ( \Update_Paddle|Add6~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(4),
	cin => \Update_Paddle|Add6~34\,
	sumout => \Update_Paddle|Add6~21_sumout\,
	cout => \Update_Paddle|Add6~22\);

-- Location: MLABCELL_X25_Y38_N12
\Update_Paddle|Add6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add6~9_sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(5) ) + ( GND ) + ( \Update_Paddle|Add6~22\ ))
-- \Update_Paddle|Add6~10\ = CARRY(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(5) ) + ( GND ) + ( \Update_Paddle|Add6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(5),
	cin => \Update_Paddle|Add6~22\,
	sumout => \Update_Paddle|Add6~9_sumout\,
	cout => \Update_Paddle|Add6~10\);

-- Location: MLABCELL_X25_Y38_N15
\Update_Paddle|Add6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add6~13_sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(6) ) + ( GND ) + ( \Update_Paddle|Add6~10\ ))
-- \Update_Paddle|Add6~14\ = CARRY(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(6) ) + ( GND ) + ( \Update_Paddle|Add6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(6),
	cin => \Update_Paddle|Add6~10\,
	sumout => \Update_Paddle|Add6~13_sumout\,
	cout => \Update_Paddle|Add6~14\);

-- Location: MLABCELL_X25_Y38_N18
\Update_Paddle|Add6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add6~17_sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(7) ) + ( GND ) + ( \Update_Paddle|Add6~14\ ))
-- \Update_Paddle|Add6~18\ = CARRY(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(7) ) + ( GND ) + ( \Update_Paddle|Add6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(7),
	cin => \Update_Paddle|Add6~14\,
	sumout => \Update_Paddle|Add6~17_sumout\,
	cout => \Update_Paddle|Add6~18\);

-- Location: MLABCELL_X25_Y38_N21
\Update_Paddle|Add6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add6~1_sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(8) ) + ( GND ) + ( \Update_Paddle|Add6~18\ ))
-- \Update_Paddle|Add6~2\ = CARRY(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(8) ) + ( GND ) + ( \Update_Paddle|Add6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(8),
	cin => \Update_Paddle|Add6~18\,
	sumout => \Update_Paddle|Add6~1_sumout\,
	cout => \Update_Paddle|Add6~2\);

-- Location: LABCELL_X27_Y41_N21
\Update_Paddle|ball_row_next[8]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|ball_row_next[8]~0_combout\ = ( \Update_Paddle|Add6~1_sumout\ & ( !\Update_Ball|ball_row_up_buffer~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Ball|ALT_INV_ball_row_up_buffer~q\,
	dataf => \Update_Paddle|ALT_INV_Add6~1_sumout\,
	combout => \Update_Paddle|ball_row_next[8]~0_combout\);

-- Location: MLABCELL_X25_Y38_N51
\Update_Paddle|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Equal1~2_combout\ = ( \Update_Ball|ball_row_up_buffer~q\ & ( (!\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(2) & (!\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(1) & 
-- !\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(0))) ) ) # ( !\Update_Ball|ball_row_up_buffer~q\ & ( !\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(2),
	datac => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(1),
	datad => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(0),
	dataf => \Update_Ball|ALT_INV_ball_row_up_buffer~q\,
	combout => \Update_Paddle|Equal1~2_combout\);

-- Location: MLABCELL_X25_Y38_N30
\Update_Paddle|Equal1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Equal1~3_combout\ = ( !\Update_Paddle|Add6~25_sumout\ & ( \Update_Blocks|Add3~25_sumout\ & ( (!\Update_Paddle|Add6~29_sumout\ & (\Update_Paddle|Equal1~2_combout\ & (!\Update_Ball|ball_row_up_buffer~q\ & !\Update_Paddle|Add6~33_sumout\))) ) 
-- ) ) # ( \Update_Paddle|Add6~25_sumout\ & ( !\Update_Blocks|Add3~25_sumout\ & ( (\Update_Paddle|Equal1~2_combout\ & \Update_Ball|ball_row_up_buffer~q\) ) ) ) # ( !\Update_Paddle|Add6~25_sumout\ & ( !\Update_Blocks|Add3~25_sumout\ & ( 
-- (\Update_Paddle|Equal1~2_combout\ & (((!\Update_Paddle|Add6~29_sumout\ & !\Update_Paddle|Add6~33_sumout\)) # (\Update_Ball|ball_row_up_buffer~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100000011000000110000001100100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_Add6~29_sumout\,
	datab => \Update_Paddle|ALT_INV_Equal1~2_combout\,
	datac => \Update_Ball|ALT_INV_ball_row_up_buffer~q\,
	datad => \Update_Paddle|ALT_INV_Add6~33_sumout\,
	datae => \Update_Paddle|ALT_INV_Add6~25_sumout\,
	dataf => \Update_Blocks|ALT_INV_Add3~25_sumout\,
	combout => \Update_Paddle|Equal1~3_combout\);

-- Location: MLABCELL_X25_Y38_N24
\Update_Paddle|Add6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add6~5_sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(9) ) + ( GND ) + ( \Update_Paddle|Add6~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(9),
	cin => \Update_Paddle|Add6~2\,
	sumout => \Update_Paddle|Add6~5_sumout\);

-- Location: LABCELL_X27_Y41_N18
\Update_Paddle|ball_row_next[9]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|ball_row_next[9]~1_combout\ = ( \Update_Paddle|Add6~5_sumout\ & ( (!\Update_Ball|ball_row_up_buffer~q\) # (\Update_Blocks|Add3~21_sumout\) ) ) # ( !\Update_Paddle|Add6~5_sumout\ & ( (\Update_Ball|ball_row_up_buffer~q\ & 
-- \Update_Blocks|Add3~21_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Ball|ALT_INV_ball_row_up_buffer~q\,
	datac => \Update_Blocks|ALT_INV_Add3~21_sumout\,
	dataf => \Update_Paddle|ALT_INV_Add6~5_sumout\,
	combout => \Update_Paddle|ball_row_next[9]~1_combout\);

-- Location: LABCELL_X27_Y41_N12
\Update_Paddle|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Equal1~1_combout\ = ( \Update_Blocks|Add3~9_sumout\ & ( (!\Update_Ball|ball_row_up_buffer~q\ & \Update_Paddle|Add6~21_sumout\) ) ) # ( !\Update_Blocks|Add3~9_sumout\ & ( (!\Update_Ball|ball_row_up_buffer~q\ & 
-- (((\Update_Paddle|Add6~21_sumout\)))) # (\Update_Ball|ball_row_up_buffer~q\ & (\Update_Blocks|Add3~1_sumout\ & ((!\Update_Blocks|Add3~5_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100001100000111010000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add3~1_sumout\,
	datab => \Update_Ball|ALT_INV_ball_row_up_buffer~q\,
	datac => \Update_Paddle|ALT_INV_Add6~21_sumout\,
	datad => \Update_Blocks|ALT_INV_Add3~5_sumout\,
	dataf => \Update_Blocks|ALT_INV_Add3~9_sumout\,
	combout => \Update_Paddle|Equal1~1_combout\);

-- Location: LABCELL_X27_Y41_N33
\Update_Paddle|Equal1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Equal1~4_combout\ = ( \Update_Ball|ball_row_up_buffer~q\ & ( \Update_Paddle|Add6~5_sumout\ & ( (\Update_Paddle|Equal1~1_combout\ & \Update_Blocks|Add3~21_sumout\) ) ) ) # ( !\Update_Ball|ball_row_up_buffer~q\ & ( 
-- \Update_Paddle|Add6~5_sumout\ & ( (!\Update_Paddle|Add6~1_sumout\ & \Update_Paddle|Equal1~1_combout\) ) ) ) # ( \Update_Ball|ball_row_up_buffer~q\ & ( !\Update_Paddle|Add6~5_sumout\ & ( (\Update_Paddle|Equal1~1_combout\ & \Update_Blocks|Add3~21_sumout\) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100001100000011000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Paddle|ALT_INV_Add6~1_sumout\,
	datac => \Update_Paddle|ALT_INV_Equal1~1_combout\,
	datad => \Update_Blocks|ALT_INV_Add3~21_sumout\,
	datae => \Update_Ball|ALT_INV_ball_row_up_buffer~q\,
	dataf => \Update_Paddle|ALT_INV_Add6~5_sumout\,
	combout => \Update_Paddle|Equal1~4_combout\);

-- Location: LABCELL_X29_Y36_N42
\Update_Paddle|col_bounce_buffer~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|col_bounce_buffer~14_combout\ = ( \Update_Paddle|Equal2~1_combout\ & ( ((\Update_Paddle|Update_Collisions~5_combout\ & ((\Update_Paddle|LessThan12~0_combout\) # (\Update_Paddle|ball_col_relative[5]~33_sumout\)))) # 
-- (\Update_Paddle|ball_col_relative[6]~37_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010101111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_Update_Collisions~5_combout\,
	datab => \Update_Paddle|ALT_INV_ball_col_relative[5]~33_sumout\,
	datac => \Update_Paddle|ALT_INV_LessThan12~0_combout\,
	datad => \Update_Paddle|ALT_INV_ball_col_relative[6]~37_sumout\,
	dataf => \Update_Paddle|ALT_INV_Equal2~1_combout\,
	combout => \Update_Paddle|col_bounce_buffer~14_combout\);

-- Location: MLABCELL_X28_Y39_N6
\Update_Paddle|col_bounce_buffer~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|col_bounce_buffer~15_combout\ = ( \Update_Paddle|col_bounce_buffer~0_combout\ & ( \Update_Paddle|Update_Collisions~6_combout\ & ( \Update_Ball|ball_col_up_buffer~q\ ) ) ) # ( !\Update_Paddle|col_bounce_buffer~0_combout\ & ( 
-- \Update_Paddle|Update_Collisions~6_combout\ & ( (\Update_Paddle|col_bounce_buffer~14_combout\ & !\Update_Ball|ball_col_up_buffer~q\) ) ) ) # ( \Update_Paddle|col_bounce_buffer~0_combout\ & ( !\Update_Paddle|Update_Collisions~6_combout\ & ( 
-- \Update_Ball|ball_col_up_buffer~q\ ) ) ) # ( !\Update_Paddle|col_bounce_buffer~0_combout\ & ( !\Update_Paddle|Update_Collisions~6_combout\ & ( \Update_Ball|ball_col_up_buffer~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110000001100000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Paddle|ALT_INV_col_bounce_buffer~14_combout\,
	datac => \Update_Ball|ALT_INV_ball_col_up_buffer~q\,
	datae => \Update_Paddle|ALT_INV_col_bounce_buffer~0_combout\,
	dataf => \Update_Paddle|ALT_INV_Update_Collisions~6_combout\,
	combout => \Update_Paddle|col_bounce_buffer~15_combout\);

-- Location: MLABCELL_X25_Y38_N36
\Update_Paddle|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Equal1~0_combout\ = ( \Update_Blocks|Add3~13_sumout\ & ( \Update_Blocks|Add3~17_sumout\ & ( (!\Update_Paddle|Add6~17_sumout\ & (!\Update_Paddle|Add6~13_sumout\ & (!\Update_Ball|ball_row_up_buffer~q\ & !\Update_Paddle|Add6~9_sumout\))) ) ) ) 
-- # ( !\Update_Blocks|Add3~13_sumout\ & ( \Update_Blocks|Add3~17_sumout\ & ( (!\Update_Paddle|Add6~17_sumout\ & (!\Update_Paddle|Add6~13_sumout\ & (!\Update_Ball|ball_row_up_buffer~q\ & !\Update_Paddle|Add6~9_sumout\))) ) ) ) # ( 
-- \Update_Blocks|Add3~13_sumout\ & ( !\Update_Blocks|Add3~17_sumout\ & ( (!\Update_Paddle|Add6~17_sumout\ & (!\Update_Paddle|Add6~13_sumout\ & (!\Update_Ball|ball_row_up_buffer~q\ & !\Update_Paddle|Add6~9_sumout\))) ) ) ) # ( !\Update_Blocks|Add3~13_sumout\ 
-- & ( !\Update_Blocks|Add3~17_sumout\ & ( ((!\Update_Paddle|Add6~17_sumout\ & (!\Update_Paddle|Add6~13_sumout\ & !\Update_Paddle|Add6~9_sumout\))) # (\Update_Ball|ball_row_up_buffer~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111100001111100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_Add6~17_sumout\,
	datab => \Update_Paddle|ALT_INV_Add6~13_sumout\,
	datac => \Update_Ball|ALT_INV_ball_row_up_buffer~q\,
	datad => \Update_Paddle|ALT_INV_Add6~9_sumout\,
	datae => \Update_Blocks|ALT_INV_Add3~13_sumout\,
	dataf => \Update_Blocks|ALT_INV_Add3~17_sumout\,
	combout => \Update_Paddle|Equal1~0_combout\);

-- Location: LABCELL_X27_Y36_N30
\Update_Paddle|Add8~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add8~38_cout\ = CARRY(( \Update_Paddle|Add3~29_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Paddle|ALT_INV_Add3~29_sumout\,
	cin => GND,
	cout => \Update_Paddle|Add8~38_cout\);

-- Location: LABCELL_X27_Y36_N33
\Update_Paddle|Add8~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add8~33_sumout\ = SUM(( \Update_Paddle|Add3~25_sumout\ ) + ( VCC ) + ( \Update_Paddle|Add8~38_cout\ ))
-- \Update_Paddle|Add8~34\ = CARRY(( \Update_Paddle|Add3~25_sumout\ ) + ( VCC ) + ( \Update_Paddle|Add8~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Paddle|ALT_INV_Add3~25_sumout\,
	cin => \Update_Paddle|Add8~38_cout\,
	sumout => \Update_Paddle|Add8~33_sumout\,
	cout => \Update_Paddle|Add8~34\);

-- Location: LABCELL_X27_Y36_N36
\Update_Paddle|Add8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add8~25_sumout\ = SUM(( \Update_Paddle|Add3~21_sumout\ ) + ( VCC ) + ( \Update_Paddle|Add8~34\ ))
-- \Update_Paddle|Add8~26\ = CARRY(( \Update_Paddle|Add3~21_sumout\ ) + ( VCC ) + ( \Update_Paddle|Add8~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Paddle|ALT_INV_Add3~21_sumout\,
	cin => \Update_Paddle|Add8~34\,
	sumout => \Update_Paddle|Add8~25_sumout\,
	cout => \Update_Paddle|Add8~26\);

-- Location: LABCELL_X27_Y36_N39
\Update_Paddle|Add8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add8~17_sumout\ = SUM(( \Update_Paddle|Add3~17_sumout\ ) + ( GND ) + ( \Update_Paddle|Add8~26\ ))
-- \Update_Paddle|Add8~18\ = CARRY(( \Update_Paddle|Add3~17_sumout\ ) + ( GND ) + ( \Update_Paddle|Add8~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Paddle|ALT_INV_Add3~17_sumout\,
	cin => \Update_Paddle|Add8~26\,
	sumout => \Update_Paddle|Add8~17_sumout\,
	cout => \Update_Paddle|Add8~18\);

-- Location: LABCELL_X27_Y36_N42
\Update_Paddle|Add8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add8~21_sumout\ = SUM(( \Update_Paddle|Add3~13_sumout\ ) + ( GND ) + ( \Update_Paddle|Add8~18\ ))
-- \Update_Paddle|Add8~22\ = CARRY(( \Update_Paddle|Add3~13_sumout\ ) + ( GND ) + ( \Update_Paddle|Add8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Paddle|ALT_INV_Add3~13_sumout\,
	cin => \Update_Paddle|Add8~18\,
	sumout => \Update_Paddle|Add8~21_sumout\,
	cout => \Update_Paddle|Add8~22\);

-- Location: LABCELL_X27_Y36_N45
\Update_Paddle|Add8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add8~13_sumout\ = SUM(( \Update_Paddle|Add3~9_sumout\ ) + ( GND ) + ( \Update_Paddle|Add8~22\ ))
-- \Update_Paddle|Add8~14\ = CARRY(( \Update_Paddle|Add3~9_sumout\ ) + ( GND ) + ( \Update_Paddle|Add8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_Add3~9_sumout\,
	cin => \Update_Paddle|Add8~22\,
	sumout => \Update_Paddle|Add8~13_sumout\,
	cout => \Update_Paddle|Add8~14\);

-- Location: LABCELL_X27_Y36_N48
\Update_Paddle|Add8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add8~5_sumout\ = SUM(( \Update_Paddle|Add3~5_sumout\ ) + ( GND ) + ( \Update_Paddle|Add8~14\ ))
-- \Update_Paddle|Add8~6\ = CARRY(( \Update_Paddle|Add3~5_sumout\ ) + ( GND ) + ( \Update_Paddle|Add8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Paddle|ALT_INV_Add3~5_sumout\,
	cin => \Update_Paddle|Add8~14\,
	sumout => \Update_Paddle|Add8~5_sumout\,
	cout => \Update_Paddle|Add8~6\);

-- Location: LABCELL_X27_Y36_N51
\Update_Paddle|Add8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add8~9_sumout\ = SUM(( \Update_Paddle|Add3~1_sumout\ ) + ( GND ) + ( \Update_Paddle|Add8~6\ ))
-- \Update_Paddle|Add8~10\ = CARRY(( \Update_Paddle|Add3~1_sumout\ ) + ( GND ) + ( \Update_Paddle|Add8~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Paddle|ALT_INV_Add3~1_sumout\,
	cin => \Update_Paddle|Add8~6\,
	sumout => \Update_Paddle|Add8~9_sumout\,
	cout => \Update_Paddle|Add8~10\);

-- Location: LABCELL_X27_Y36_N0
\Update_Paddle|col_bounce_buffer~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|col_bounce_buffer~2_combout\ = ( !\Update_Paddle|paddle_col_buffer\(6) & ( \Update_Paddle|Add8~5_sumout\ & ( !\Update_Paddle|paddle_col_buffer\(7) $ (\Update_Paddle|Add8~9_sumout\) ) ) ) # ( \Update_Paddle|paddle_col_buffer\(6) & ( 
-- !\Update_Paddle|Add8~5_sumout\ & ( !\Update_Paddle|paddle_col_buffer\(7) $ (\Update_Paddle|Add8~9_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010110100101101001010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_paddle_col_buffer\(7),
	datac => \Update_Paddle|ALT_INV_Add8~9_sumout\,
	datae => \Update_Paddle|ALT_INV_paddle_col_buffer\(6),
	dataf => \Update_Paddle|ALT_INV_Add8~5_sumout\,
	combout => \Update_Paddle|col_bounce_buffer~2_combout\);

-- Location: MLABCELL_X25_Y36_N6
\Update_Paddle|col_bounce_buffer~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|col_bounce_buffer~9_combout\ = ( \Update_Paddle|Add0~37_sumout\ & ( \Update_Paddle|Add3~29_sumout\ & ( (\Update_Paddle|Add0~33_sumout\ & (\Update_Paddle|Add3~25_sumout\ & !\Update_Ball|ball_col_up_buffer~q\)) ) ) ) # ( 
-- !\Update_Paddle|Add0~37_sumout\ & ( \Update_Paddle|Add3~29_sumout\ & ( (\Update_Paddle|Add0~33_sumout\ & (!\Update_Paddle|Add3~25_sumout\ & !\Update_Ball|ball_col_up_buffer~q\)) ) ) ) # ( \Update_Paddle|Add0~37_sumout\ & ( !\Update_Paddle|Add3~29_sumout\ 
-- & ( (!\Update_Paddle|Add0~33_sumout\ & (\Update_Paddle|Add3~25_sumout\ & !\Update_Ball|ball_col_up_buffer~q\)) ) ) ) # ( !\Update_Paddle|Add0~37_sumout\ & ( !\Update_Paddle|Add3~29_sumout\ & ( (!\Update_Paddle|Add0~33_sumout\ & 
-- (!\Update_Paddle|Add3~25_sumout\ & !\Update_Ball|ball_col_up_buffer~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000011000000000000110000000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Paddle|ALT_INV_Add0~33_sumout\,
	datac => \Update_Paddle|ALT_INV_Add3~25_sumout\,
	datad => \Update_Ball|ALT_INV_ball_col_up_buffer~q\,
	datae => \Update_Paddle|ALT_INV_Add0~37_sumout\,
	dataf => \Update_Paddle|ALT_INV_Add3~29_sumout\,
	combout => \Update_Paddle|col_bounce_buffer~9_combout\);

-- Location: MLABCELL_X25_Y36_N27
\Update_Paddle|col_bounce_buffer~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|col_bounce_buffer~8_combout\ = ( \Update_Paddle|Add0~25_sumout\ & ( (\Update_Paddle|Add3~17_sumout\ & (!\Update_Paddle|Add0~29_sumout\ $ (\Update_Paddle|Add3~21_sumout\))) ) ) # ( !\Update_Paddle|Add0~25_sumout\ & ( 
-- (!\Update_Paddle|Add3~17_sumout\ & (!\Update_Paddle|Add0~29_sumout\ $ (\Update_Paddle|Add3~21_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001010000101000000101000000001010000001010000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_Add0~29_sumout\,
	datac => \Update_Paddle|ALT_INV_Add3~17_sumout\,
	datad => \Update_Paddle|ALT_INV_Add3~21_sumout\,
	dataf => \Update_Paddle|ALT_INV_Add0~25_sumout\,
	combout => \Update_Paddle|col_bounce_buffer~8_combout\);

-- Location: MLABCELL_X25_Y36_N24
\Update_Paddle|col_bounce_buffer~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|col_bounce_buffer~10_combout\ = ( \Update_Paddle|Add3~33_sumout\ & ( (\Update_Paddle|Add0~1_sumout\ & (!\Update_Paddle|Add0~5_sumout\ $ (\Update_Paddle|Add3~37_sumout\))) ) ) # ( !\Update_Paddle|Add3~33_sumout\ & ( 
-- (!\Update_Paddle|Add0~1_sumout\ & (!\Update_Paddle|Add0~5_sumout\ $ (\Update_Paddle|Add3~37_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000110000110000000011000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Paddle|ALT_INV_Add0~5_sumout\,
	datac => \Update_Paddle|ALT_INV_Add0~1_sumout\,
	datad => \Update_Paddle|ALT_INV_Add3~37_sumout\,
	dataf => \Update_Paddle|ALT_INV_Add3~33_sumout\,
	combout => \Update_Paddle|col_bounce_buffer~10_combout\);

-- Location: MLABCELL_X25_Y36_N0
\Update_Paddle|col_bounce_buffer~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|col_bounce_buffer~11_combout\ = ( \Update_Paddle|col_bounce_buffer~8_combout\ & ( \Update_Paddle|col_bounce_buffer~10_combout\ & ( (\Update_Paddle|col_bounce_buffer~9_combout\ & (!\Update_Paddle|Add3~13_sumout\ $ 
-- (\Update_Paddle|Add0~17_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Paddle|ALT_INV_Add3~13_sumout\,
	datac => \Update_Paddle|ALT_INV_Add0~17_sumout\,
	datad => \Update_Paddle|ALT_INV_col_bounce_buffer~9_combout\,
	datae => \Update_Paddle|ALT_INV_col_bounce_buffer~8_combout\,
	dataf => \Update_Paddle|ALT_INV_col_bounce_buffer~10_combout\,
	combout => \Update_Paddle|col_bounce_buffer~11_combout\);

-- Location: MLABCELL_X25_Y36_N18
\Update_Paddle|col_bounce_buffer~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|col_bounce_buffer~7_combout\ = ( \Update_Paddle|Add0~21_sumout\ & ( (\Update_Paddle|Add3~9_sumout\ & (!\Update_Paddle|Add0~13_sumout\ $ (\Update_Paddle|Add3~5_sumout\))) ) ) # ( !\Update_Paddle|Add0~21_sumout\ & ( 
-- (!\Update_Paddle|Add3~9_sumout\ & (!\Update_Paddle|Add0~13_sumout\ $ (\Update_Paddle|Add3~5_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100000000110000110000000000000000110000110000000011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Paddle|ALT_INV_Add0~13_sumout\,
	datac => \Update_Paddle|ALT_INV_Add3~5_sumout\,
	datad => \Update_Paddle|ALT_INV_Add3~9_sumout\,
	dataf => \Update_Paddle|ALT_INV_Add0~21_sumout\,
	combout => \Update_Paddle|col_bounce_buffer~7_combout\);

-- Location: MLABCELL_X25_Y36_N21
\Update_Paddle|col_bounce_buffer~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|col_bounce_buffer~12_combout\ = ( \Update_Paddle|col_bounce_buffer~7_combout\ & ( (\Update_Paddle|col_bounce_buffer~11_combout\ & (!\Update_Paddle|Add0~9_sumout\ $ (\Update_Paddle|Add3~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101001010000000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_Add0~9_sumout\,
	datac => \Update_Paddle|ALT_INV_Add3~1_sumout\,
	datad => \Update_Paddle|ALT_INV_col_bounce_buffer~11_combout\,
	dataf => \Update_Paddle|ALT_INV_col_bounce_buffer~7_combout\,
	combout => \Update_Paddle|col_bounce_buffer~12_combout\);

-- Location: LABCELL_X27_Y36_N54
\Update_Paddle|Add8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add8~1_sumout\ = SUM(( \Update_Paddle|Add3~37_sumout\ ) + ( GND ) + ( \Update_Paddle|Add8~10\ ))
-- \Update_Paddle|Add8~2\ = CARRY(( \Update_Paddle|Add3~37_sumout\ ) + ( GND ) + ( \Update_Paddle|Add8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Paddle|ALT_INV_Add3~37_sumout\,
	cin => \Update_Paddle|Add8~10\,
	sumout => \Update_Paddle|Add8~1_sumout\,
	cout => \Update_Paddle|Add8~2\);

-- Location: LABCELL_X27_Y36_N6
\Update_Paddle|col_bounce_buffer~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|col_bounce_buffer~3_combout\ = ( \Update_Paddle|Add8~17_sumout\ & ( (\Update_Paddle|paddle_col_buffer\(3) & (!\Update_Paddle|Add8~21_sumout\ $ (!\Update_Paddle|paddle_col_buffer\(4)))) ) ) # ( !\Update_Paddle|Add8~17_sumout\ & ( 
-- (!\Update_Paddle|paddle_col_buffer\(3) & (!\Update_Paddle|Add8~21_sumout\ $ (!\Update_Paddle|paddle_col_buffer\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000000000001111000000000000000000001111000000000000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Paddle|ALT_INV_Add8~21_sumout\,
	datac => \Update_Paddle|ALT_INV_paddle_col_buffer\(4),
	datad => \Update_Paddle|ALT_INV_paddle_col_buffer\(3),
	dataf => \Update_Paddle|ALT_INV_Add8~17_sumout\,
	combout => \Update_Paddle|col_bounce_buffer~3_combout\);

-- Location: LABCELL_X27_Y36_N57
\Update_Paddle|Add8~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|Add8~29_sumout\ = SUM(( \Update_Paddle|Add3~33_sumout\ ) + ( GND ) + ( \Update_Paddle|Add8~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Paddle|ALT_INV_Add3~33_sumout\,
	cin => \Update_Paddle|Add8~2\,
	sumout => \Update_Paddle|Add8~29_sumout\);

-- Location: LABCELL_X27_Y36_N12
\Update_Paddle|col_bounce_buffer~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|col_bounce_buffer~4_combout\ = ( \Update_Paddle|paddle_col_buffer\(1) & ( \Update_Paddle|Add8~33_sumout\ & ( (\Update_Ball|ball_col_up_buffer~q\ & (!\Update_Paddle|paddle_col_buffer\(0) $ 
-- (\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(0)))) ) ) ) # ( !\Update_Paddle|paddle_col_buffer\(1) & ( !\Update_Paddle|Add8~33_sumout\ & ( (\Update_Ball|ball_col_up_buffer~q\ & (!\Update_Paddle|paddle_col_buffer\(0) $ 
-- (\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000011000000000000000000000000000000000000000011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Paddle|ALT_INV_paddle_col_buffer\(0),
	datac => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(0),
	datad => \Update_Ball|ALT_INV_ball_col_up_buffer~q\,
	datae => \Update_Paddle|ALT_INV_paddle_col_buffer\(1),
	dataf => \Update_Paddle|ALT_INV_Add8~33_sumout\,
	combout => \Update_Paddle|col_bounce_buffer~4_combout\);

-- Location: LABCELL_X27_Y36_N18
\Update_Paddle|col_bounce_buffer~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|col_bounce_buffer~5_combout\ = ( \Update_Paddle|Add8~25_sumout\ & ( \Update_Paddle|col_bounce_buffer~4_combout\ & ( (\Update_Paddle|paddle_col_buffer\(2) & (!\Update_Paddle|paddle_col_buffer\(9) $ (\Update_Paddle|Add8~29_sumout\))) ) ) ) # 
-- ( !\Update_Paddle|Add8~25_sumout\ & ( \Update_Paddle|col_bounce_buffer~4_combout\ & ( (!\Update_Paddle|paddle_col_buffer\(2) & (!\Update_Paddle|paddle_col_buffer\(9) $ (\Update_Paddle|Add8~29_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000000011000011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Paddle|ALT_INV_paddle_col_buffer\(2),
	datac => \Update_Paddle|ALT_INV_paddle_col_buffer\(9),
	datad => \Update_Paddle|ALT_INV_Add8~29_sumout\,
	datae => \Update_Paddle|ALT_INV_Add8~25_sumout\,
	dataf => \Update_Paddle|ALT_INV_col_bounce_buffer~4_combout\,
	combout => \Update_Paddle|col_bounce_buffer~5_combout\);

-- Location: LABCELL_X27_Y36_N9
\Update_Paddle|col_bounce_buffer~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|col_bounce_buffer~6_combout\ = ( \Update_Paddle|col_bounce_buffer~5_combout\ & ( (\Update_Paddle|col_bounce_buffer~3_combout\ & (!\Update_Paddle|paddle_col_buffer\(5) $ (\Update_Paddle|Add8~13_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000001010000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_paddle_col_buffer\(5),
	datac => \Update_Paddle|ALT_INV_col_bounce_buffer~3_combout\,
	datad => \Update_Paddle|ALT_INV_Add8~13_sumout\,
	dataf => \Update_Paddle|ALT_INV_col_bounce_buffer~5_combout\,
	combout => \Update_Paddle|col_bounce_buffer~6_combout\);

-- Location: LABCELL_X27_Y36_N24
\Update_Paddle|col_bounce_buffer~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|col_bounce_buffer~13_combout\ = ( \Update_Paddle|Add8~1_sumout\ & ( \Update_Paddle|col_bounce_buffer~6_combout\ & ( ((\Update_Paddle|col_bounce_buffer~2_combout\ & !\Update_Paddle|paddle_col_buffer\(8))) # 
-- (\Update_Paddle|col_bounce_buffer~12_combout\) ) ) ) # ( !\Update_Paddle|Add8~1_sumout\ & ( \Update_Paddle|col_bounce_buffer~6_combout\ & ( ((\Update_Paddle|col_bounce_buffer~2_combout\ & \Update_Paddle|paddle_col_buffer\(8))) # 
-- (\Update_Paddle|col_bounce_buffer~12_combout\) ) ) ) # ( \Update_Paddle|Add8~1_sumout\ & ( !\Update_Paddle|col_bounce_buffer~6_combout\ & ( \Update_Paddle|col_bounce_buffer~12_combout\ ) ) ) # ( !\Update_Paddle|Add8~1_sumout\ & ( 
-- !\Update_Paddle|col_bounce_buffer~6_combout\ & ( \Update_Paddle|col_bounce_buffer~12_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100011111000111110100111101001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_col_bounce_buffer~2_combout\,
	datab => \Update_Paddle|ALT_INV_paddle_col_buffer\(8),
	datac => \Update_Paddle|ALT_INV_col_bounce_buffer~12_combout\,
	datae => \Update_Paddle|ALT_INV_Add8~1_sumout\,
	dataf => \Update_Paddle|ALT_INV_col_bounce_buffer~6_combout\,
	combout => \Update_Paddle|col_bounce_buffer~13_combout\);

-- Location: LABCELL_X27_Y41_N48
\Update_Paddle|col_bounce_buffer~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|col_bounce_buffer~16_combout\ = ( !\Update_Paddle|Equal1~3_combout\ & ( (\Update_Paddle|Equal1~4_combout\ & (!\rst_paddle~combout\ & (\Update_Paddle|col_bounce_buffer~13_combout\ & (\Update_Paddle|Equal1~0_combout\ & 
-- \Update_Paddle|col_bounce_buffer~1_combout\)))) ) ) # ( \Update_Paddle|Equal1~3_combout\ & ( (\Update_Paddle|Equal1~4_combout\ & (!\rst_paddle~combout\ & (\Update_Paddle|col_bounce_buffer~15_combout\ & (\Update_Paddle|Equal1~0_combout\ & 
-- \Update_Paddle|col_bounce_buffer~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_Equal1~4_combout\,
	datab => \ALT_INV_rst_paddle~combout\,
	datac => \Update_Paddle|ALT_INV_col_bounce_buffer~15_combout\,
	datad => \Update_Paddle|ALT_INV_Equal1~0_combout\,
	datae => \Update_Paddle|ALT_INV_Equal1~3_combout\,
	dataf => \Update_Paddle|ALT_INV_col_bounce_buffer~1_combout\,
	datag => \Update_Paddle|ALT_INV_col_bounce_buffer~13_combout\,
	combout => \Update_Paddle|col_bounce_buffer~16_combout\);

-- Location: FF_X27_Y41_N50
\Update_Paddle|col_bounce_buffer\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Paddle|col_bounce_buffer~16_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Paddle|col_bounce_buffer~q\);

-- Location: LABCELL_X27_Y41_N15
\Update_Paddle|col_bounce_buffer~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|col_bounce_buffer~1_combout\ = ( !\Update_Paddle|col_bounce_buffer~q\ & ( !\Update_Paddle|row_bounce_buffer~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Paddle|ALT_INV_row_bounce_buffer~q\,
	dataf => \Update_Paddle|ALT_INV_col_bounce_buffer~q\,
	combout => \Update_Paddle|col_bounce_buffer~1_combout\);

-- Location: LABCELL_X27_Y41_N42
\Update_Paddle|row_bounce_buffer~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|row_bounce_buffer~0_combout\ = ( \Update_Paddle|Equal1~0_combout\ & ( \Update_Paddle|Equal1~1_combout\ & ( (!\Update_Paddle|ball_row_next[8]~0_combout\ & (\Update_Paddle|Equal1~3_combout\ & (\Update_Paddle|ball_row_next[9]~1_combout\ & 
-- \Update_Paddle|col_bounce_buffer~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_ball_row_next[8]~0_combout\,
	datab => \Update_Paddle|ALT_INV_Equal1~3_combout\,
	datac => \Update_Paddle|ALT_INV_ball_row_next[9]~1_combout\,
	datad => \Update_Paddle|ALT_INV_col_bounce_buffer~1_combout\,
	datae => \Update_Paddle|ALT_INV_Equal1~0_combout\,
	dataf => \Update_Paddle|ALT_INV_Equal1~1_combout\,
	combout => \Update_Paddle|row_bounce_buffer~0_combout\);

-- Location: LABCELL_X29_Y36_N3
\Update_Paddle|row_bounce_buffer~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|row_bounce_buffer~1_combout\ = ( \Update_Paddle|LessThan12~0_combout\ & ( \Update_Paddle|Update_Collisions~6_combout\ ) ) # ( !\Update_Paddle|LessThan12~0_combout\ & ( (\Update_Paddle|Update_Collisions~6_combout\ & 
-- ((!\Update_Paddle|ball_col_relative[5]~33_sumout\) # ((!\Update_Paddle|Equal2~1_combout\) # (!\Update_Paddle|ball_col_relative[6]~37_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010100010101010101010001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_Update_Collisions~6_combout\,
	datab => \Update_Paddle|ALT_INV_ball_col_relative[5]~33_sumout\,
	datac => \Update_Paddle|ALT_INV_Equal2~1_combout\,
	datad => \Update_Paddle|ALT_INV_ball_col_relative[6]~37_sumout\,
	dataf => \Update_Paddle|ALT_INV_LessThan12~0_combout\,
	combout => \Update_Paddle|row_bounce_buffer~1_combout\);

-- Location: MLABCELL_X28_Y39_N24
\Update_Paddle|row_bounce_buffer~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Paddle|row_bounce_buffer~2_combout\ = ( !\Update_Paddle|row_bounce_buffer~1_combout\ & ( \Update_Paddle|col_period_buffer~1_combout\ & ( (\Update_Paddle|row_bounce_buffer~0_combout\ & !\rst_paddle~combout\) ) ) ) # ( 
-- \Update_Paddle|row_bounce_buffer~1_combout\ & ( !\Update_Paddle|col_period_buffer~1_combout\ & ( (\Update_Paddle|row_bounce_buffer~0_combout\ & !\rst_paddle~combout\) ) ) ) # ( !\Update_Paddle|row_bounce_buffer~1_combout\ & ( 
-- !\Update_Paddle|col_period_buffer~1_combout\ & ( (\Update_Paddle|row_bounce_buffer~0_combout\ & !\rst_paddle~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000110000001100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Paddle|ALT_INV_row_bounce_buffer~0_combout\,
	datac => \ALT_INV_rst_paddle~combout\,
	datae => \Update_Paddle|ALT_INV_row_bounce_buffer~1_combout\,
	dataf => \Update_Paddle|ALT_INV_col_period_buffer~1_combout\,
	combout => \Update_Paddle|row_bounce_buffer~2_combout\);

-- Location: FF_X28_Y39_N26
\Update_Paddle|row_bounce_buffer\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Paddle|row_bounce_buffer~2_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Paddle|row_bounce_buffer~q\);

-- Location: LABCELL_X12_Y41_N12
\Update_Blocks|Mux6~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux6~19_combout\ = ( \Update_Blocks|Mux6~18_combout\ & ( \Update_Blocks|Mux6~14_combout\ & ( (!\Update_Blocks|block_index3[5]~5_combout\) # ((!\Update_Blocks|block_index3[4]~4_combout\ & (\Update_Blocks|Mux6~9_combout\)) # 
-- (\Update_Blocks|block_index3[4]~4_combout\ & ((\Update_Blocks|Mux6~4_combout\)))) ) ) ) # ( !\Update_Blocks|Mux6~18_combout\ & ( \Update_Blocks|Mux6~14_combout\ & ( (!\Update_Blocks|block_index3[4]~4_combout\ & (\Update_Blocks|Mux6~9_combout\ & 
-- ((\Update_Blocks|block_index3[5]~5_combout\)))) # (\Update_Blocks|block_index3[4]~4_combout\ & (((!\Update_Blocks|block_index3[5]~5_combout\) # (\Update_Blocks|Mux6~4_combout\)))) ) ) ) # ( \Update_Blocks|Mux6~18_combout\ & ( 
-- !\Update_Blocks|Mux6~14_combout\ & ( (!\Update_Blocks|block_index3[4]~4_combout\ & (((!\Update_Blocks|block_index3[5]~5_combout\)) # (\Update_Blocks|Mux6~9_combout\))) # (\Update_Blocks|block_index3[4]~4_combout\ & (((\Update_Blocks|Mux6~4_combout\ & 
-- \Update_Blocks|block_index3[5]~5_combout\)))) ) ) ) # ( !\Update_Blocks|Mux6~18_combout\ & ( !\Update_Blocks|Mux6~14_combout\ & ( (\Update_Blocks|block_index3[5]~5_combout\ & ((!\Update_Blocks|block_index3[4]~4_combout\ & (\Update_Blocks|Mux6~9_combout\)) 
-- # (\Update_Blocks|block_index3[4]~4_combout\ & ((\Update_Blocks|Mux6~4_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011111100000101001100001111010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux6~9_combout\,
	datab => \Update_Blocks|ALT_INV_Mux6~4_combout\,
	datac => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	datad => \Update_Blocks|ALT_INV_block_index3[5]~5_combout\,
	datae => \Update_Blocks|ALT_INV_Mux6~18_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux6~14_combout\,
	combout => \Update_Blocks|Mux6~19_combout\);

-- Location: LABCELL_X12_Y41_N6
\Update_Blocks|Update_Blocks~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Update_Blocks~2_combout\ = ( \Update_Blocks|Mux6~19_combout\ & ( !\Update_Blocks|Equal2~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux6~19_combout\,
	combout => \Update_Blocks|Update_Blocks~2_combout\);

-- Location: LABCELL_X12_Y42_N12
\Update_Blocks|row_bounce~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|row_bounce~0_combout\ = ( \Update_Blocks|Update_Blocks~2_combout\ & ( \Update_Blocks|Mux7~19_combout\ & ( \rst_blocks~0_combout\ ) ) ) # ( !\Update_Blocks|Update_Blocks~2_combout\ & ( \Update_Blocks|Mux7~19_combout\ & ( 
-- (\rst_blocks~0_combout\ & !\Update_Blocks|Update_Blocks~1_combout\) ) ) ) # ( \Update_Blocks|Update_Blocks~2_combout\ & ( !\Update_Blocks|Mux7~19_combout\ & ( \rst_blocks~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100110000001100000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_rst_blocks~0_combout\,
	datac => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datae => \Update_Blocks|ALT_INV_Update_Blocks~2_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	combout => \Update_Blocks|row_bounce~0_combout\);

-- Location: FF_X12_Y42_N13
\Update_Blocks|row_bounce\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|row_bounce~0_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|row_bounce~q\);

-- Location: MLABCELL_X25_Y40_N36
\Update_Ball|ball_row_up_buffer~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|ball_row_up_buffer~0_combout\ = ( \Update_Ball|ball_row_up_buffer~q\ & ( !\rst_paddle~combout\ & ( (!\Update_Paddle|row_bounce_buffer~q\ & (!\Update_Wall|row_bounce_buffer~q\ & !\Update_Blocks|row_bounce~q\)) ) ) ) # ( 
-- !\Update_Ball|ball_row_up_buffer~q\ & ( !\rst_paddle~combout\ & ( ((\Update_Blocks|row_bounce~q\) # (\Update_Wall|row_bounce_buffer~q\)) # (\Update_Paddle|row_bounce_buffer~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111101111111100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_row_bounce_buffer~q\,
	datab => \Update_Wall|ALT_INV_row_bounce_buffer~q\,
	datac => \Update_Blocks|ALT_INV_row_bounce~q\,
	datae => \Update_Ball|ALT_INV_ball_row_up_buffer~q\,
	dataf => \ALT_INV_rst_paddle~combout\,
	combout => \Update_Ball|ball_row_up_buffer~0_combout\);

-- Location: FF_X25_Y40_N38
\Update_Ball|ball_row_up_buffer\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|ball_row_up_buffer~0_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|ball_row_up_buffer~q\);

-- Location: LABCELL_X24_Y38_N27
\Update_Ball|counter_ball_row|auto_generated|counter_comb_bita9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita9~sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(9) ) + ( !\Update_Ball|ball_row_up_buffer~q\ ) + ( 
-- \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita8~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|ALT_INV_ball_row_up_buffer~q\,
	datad => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(9),
	cin => \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita8~COUT\,
	sumout => \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita9~sumout\);

-- Location: FF_X24_Y38_N29
\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_row|auto_generated|counter_comb_bita9~sumout\,
	asdata => VCC,
	sload => \Update_Ball|enabled_rst~combout\,
	ena => \Update_Ball|counter_ball_row|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(9));

-- Location: LABCELL_X24_Y41_N48
\Update_Blocks|Add3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add3~21_sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(9) ) + ( GND ) + ( \Update_Blocks|Add3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(9),
	cin => \Update_Blocks|Add3~18\,
	sumout => \Update_Blocks|Add3~21_sumout\);

-- Location: LABCELL_X27_Y41_N54
\Update_Wall|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Wall|Equal0~4_combout\ = ( !\Update_Ball|ball_row_up_buffer~q\ & ( (((!\Update_Blocks|Add4~33_sumout\ & (\Update_Blocks|Add4~21_sumout\ & !\Update_Blocks|Add4~29_sumout\)))) ) ) # ( \Update_Ball|ball_row_up_buffer~q\ & ( 
-- (\Update_Blocks|Add3~21_sumout\ & (!\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(1) & (!\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011110000010000000100000000000000000000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add3~21_sumout\,
	datab => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(1),
	datac => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(0),
	datad => \Update_Blocks|ALT_INV_Add4~21_sumout\,
	datae => \Update_Ball|ALT_INV_ball_row_up_buffer~q\,
	dataf => \Update_Blocks|ALT_INV_Add4~29_sumout\,
	datag => \Update_Blocks|ALT_INV_Add4~33_sumout\,
	combout => \Update_Wall|Equal0~4_combout\);

-- Location: LABCELL_X27_Y40_N57
\Update_Wall|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Wall|Equal0~1_combout\ = ( \Update_Blocks|Add4~37_sumout\ & ( (\Update_Ball|ball_row_up_buffer~q\ & (!\Update_Blocks|Add3~25_sumout\ & !\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(2))) ) ) # ( !\Update_Blocks|Add4~37_sumout\ & ( 
-- (!\Update_Ball|ball_row_up_buffer~q\ & (!\Update_Blocks|Add4~25_sumout\)) # (\Update_Ball|ball_row_up_buffer~q\ & (((!\Update_Blocks|Add3~25_sumout\ & !\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101100010001000110110001000100001010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|ALT_INV_ball_row_up_buffer~q\,
	datab => \Update_Blocks|ALT_INV_Add4~25_sumout\,
	datac => \Update_Blocks|ALT_INV_Add3~25_sumout\,
	datad => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(2),
	dataf => \Update_Blocks|ALT_INV_Add4~37_sumout\,
	combout => \Update_Wall|Equal0~1_combout\);

-- Location: LABCELL_X27_Y41_N27
\Update_Wall|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Wall|Equal0~2_combout\ = ( \Update_Blocks|Add3~17_sumout\ & ( (\Update_Blocks|ball_row_next[5]~1_combout\ & (!\Update_Ball|ball_row_up_buffer~q\ & !\Update_Blocks|Add4~17_sumout\)) ) ) # ( !\Update_Blocks|Add3~17_sumout\ & ( 
-- (\Update_Blocks|ball_row_next[5]~1_combout\ & ((!\Update_Blocks|Add4~17_sumout\) # (\Update_Ball|ball_row_up_buffer~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000011001100110000001100110000000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Blocks|ALT_INV_ball_row_next[5]~1_combout\,
	datac => \Update_Ball|ALT_INV_ball_row_up_buffer~q\,
	datad => \Update_Blocks|ALT_INV_Add4~17_sumout\,
	dataf => \Update_Blocks|ALT_INV_Add3~17_sumout\,
	combout => \Update_Wall|Equal0~2_combout\);

-- Location: LABCELL_X27_Y41_N9
\Update_Wall|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Wall|Equal0~0_combout\ = ( !\Update_Blocks|ball_row_next[7]~3_combout\ & ( (!\Update_Blocks|ball_row_next[6]~2_combout\ & !\Update_Blocks|ball_row_next[4]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_ball_row_next[6]~2_combout\,
	datad => \Update_Blocks|ALT_INV_ball_row_next[4]~0_combout\,
	dataf => \Update_Blocks|ALT_INV_ball_row_next[7]~3_combout\,
	combout => \Update_Wall|Equal0~0_combout\);

-- Location: LABCELL_X27_Y41_N24
\Update_Wall|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Wall|Equal0~3_combout\ = ( \Update_Wall|Equal0~0_combout\ & ( (\Update_Wall|Equal0~4_combout\ & (\Update_Wall|Equal0~1_combout\ & \Update_Wall|Equal0~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Wall|ALT_INV_Equal0~4_combout\,
	datac => \Update_Wall|ALT_INV_Equal0~1_combout\,
	datad => \Update_Wall|ALT_INV_Equal0~2_combout\,
	dataf => \Update_Wall|ALT_INV_Equal0~0_combout\,
	combout => \Update_Wall|Equal0~3_combout\);

-- Location: LABCELL_X22_Y37_N3
\Update_Wall|ball_lost_buffer~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Wall|ball_lost_buffer~0_combout\ = ( \Update_Wall|col_bounce_buffer~0_combout\ & ( (!\cheats~input_o\ & (\Update_Wall|Equal0~3_combout\ & !\rst_paddle~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000010000000000000000000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_cheats~input_o\,
	datab => \Update_Wall|ALT_INV_Equal0~3_combout\,
	datac => \ALT_INV_rst_paddle~combout\,
	datae => \Update_Wall|ALT_INV_col_bounce_buffer~0_combout\,
	combout => \Update_Wall|ball_lost_buffer~0_combout\);

-- Location: FF_X22_Y37_N5
\Update_Wall|ball_lost_buffer\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Wall|ball_lost_buffer~0_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Wall|ball_lost_buffer~q\);

-- Location: LABCELL_X29_Y37_N39
\life~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \life~2_combout\ = ( !\rst_blocks~1_combout\ & ( !life(1) $ (((!life(0)) # (!\Update_Wall|ball_lost_buffer~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111111010000001011111101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_life(0),
	datac => \Update_Wall|ALT_INV_ball_lost_buffer~q\,
	datad => ALT_INV_life(1),
	dataf => \ALT_INV_rst_blocks~1_combout\,
	combout => \life~2_combout\);

-- Location: FF_X29_Y37_N41
\life[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \life~2_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => life(1));

-- Location: LABCELL_X29_Y37_N30
\life~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \life~3_combout\ = ( life(1) & ( (!\rst_blocks~1_combout\ & life(2)) ) ) # ( !life(1) & ( (!\rst_blocks~1_combout\ & (!life(0) $ (!life(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011000000001100001100000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_life(0),
	datac => \ALT_INV_rst_blocks~1_combout\,
	datad => ALT_INV_life(2),
	dataf => ALT_INV_life(1),
	combout => \life~3_combout\);

-- Location: LABCELL_X29_Y37_N15
\life[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \life[2]~1_combout\ = ( \rst_blocks~1_combout\ & ( \enable_rst~0_combout\ ) ) # ( !\rst_blocks~1_combout\ & ( (\Update_Wall|ball_lost_buffer~q\ & \enable_rst~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Wall|ALT_INV_ball_lost_buffer~q\,
	datad => \ALT_INV_enable_rst~0_combout\,
	dataf => \ALT_INV_rst_blocks~1_combout\,
	combout => \life[2]~1_combout\);

-- Location: FF_X29_Y37_N32
\life[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \life~3_combout\,
	ena => \life[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => life(2));

-- Location: LABCELL_X29_Y37_N21
\game_over~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \game_over~0_combout\ = ( !life(1) & ( (!\rst_blocks~1_combout\ & (life(2) & (\Update_Wall|ball_lost_buffer~q\ & !life(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_blocks~1_combout\,
	datab => ALT_INV_life(2),
	datac => \Update_Wall|ALT_INV_ball_lost_buffer~q\,
	datad => ALT_INV_life(0),
	dataf => ALT_INV_life(1),
	combout => \game_over~0_combout\);

-- Location: FF_X29_Y37_N23
game_over : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \game_over~0_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_over~q\);

-- Location: FF_X29_Y37_N50
game_over_delayed : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \game_over~q\,
	sload => VCC,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_over_delayed~q\);

-- Location: LABCELL_X29_Y37_N18
\life_lost~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \life_lost~0_combout\ = ( life(1) & ( (!\rst_blocks~1_combout\ & \Update_Wall|ball_lost_buffer~q\) ) ) # ( !life(1) & ( (!\rst_blocks~1_combout\ & (\Update_Wall|ball_lost_buffer~q\ & ((!life(2)) # (life(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001010000000001000101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_blocks~1_combout\,
	datab => ALT_INV_life(2),
	datac => ALT_INV_life(0),
	datad => \Update_Wall|ALT_INV_ball_lost_buffer~q\,
	dataf => ALT_INV_life(1),
	combout => \life_lost~0_combout\);

-- Location: FF_X29_Y37_N20
life_lost : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \life_lost~0_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \life_lost~q\);

-- Location: LABCELL_X29_Y37_N51
rst_paddle : cyclonev_lcell_comb
-- Equation(s):
-- \rst_paddle~combout\ = ( \level_cleared~q\ & ( \startup~q\ ) ) # ( !\level_cleared~q\ & ( \startup~q\ ) ) # ( \level_cleared~q\ & ( !\startup~q\ ) ) # ( !\level_cleared~q\ & ( !\startup~q\ & ( ((!\rst_n~input_o\) # ((\life_lost~q\) # 
-- (\game_won_delayed~q\))) # (\game_over_delayed~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_game_over_delayed~q\,
	datab => \ALT_INV_rst_n~input_o\,
	datac => \ALT_INV_game_won_delayed~q\,
	datad => \ALT_INV_life_lost~q\,
	datae => \ALT_INV_level_cleared~q\,
	dataf => \ALT_INV_startup~q\,
	combout => \rst_paddle~combout\);

-- Location: LABCELL_X27_Y41_N0
\Update_Wall|row_bounce_buffer~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Wall|row_bounce_buffer~1_combout\ = ( \Update_Blocks|Add4~33_sumout\ & ( \Update_Blocks|Add4~29_sumout\ & ( (!\Update_Ball|ball_row_up_buffer~q\) # ((\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(1) & 
-- \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(0))) ) ) ) # ( !\Update_Blocks|Add4~33_sumout\ & ( \Update_Blocks|Add4~29_sumout\ & ( (\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(1) & 
-- (\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(0) & \Update_Ball|ball_row_up_buffer~q\)) ) ) ) # ( \Update_Blocks|Add4~33_sumout\ & ( !\Update_Blocks|Add4~29_sumout\ & ( (\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(1) & 
-- (\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(0) & \Update_Ball|ball_row_up_buffer~q\)) ) ) ) # ( !\Update_Blocks|Add4~33_sumout\ & ( !\Update_Blocks|Add4~29_sumout\ & ( (\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(1) & 
-- (\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(0) & \Update_Ball|ball_row_up_buffer~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000000000111111111100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(1),
	datac => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(0),
	datad => \Update_Ball|ALT_INV_ball_row_up_buffer~q\,
	datae => \Update_Blocks|ALT_INV_Add4~33_sumout\,
	dataf => \Update_Blocks|ALT_INV_Add4~29_sumout\,
	combout => \Update_Wall|row_bounce_buffer~1_combout\);

-- Location: LABCELL_X27_Y40_N54
\Update_Wall|row_bounce_buffer~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Wall|row_bounce_buffer~2_combout\ = ( \Update_Blocks|Add4~37_sumout\ & ( (!\Update_Ball|ball_row_up_buffer~q\ & (\Update_Blocks|Add4~25_sumout\)) # (\Update_Ball|ball_row_up_buffer~q\ & 
-- (((\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(2) & \Update_Blocks|Add3~25_sumout\)))) ) ) # ( !\Update_Blocks|Add4~37_sumout\ & ( (\Update_Ball|ball_row_up_buffer~q\ & (\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(2) & 
-- \Update_Blocks|Add3~25_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100100010001001110010001000100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|ALT_INV_ball_row_up_buffer~q\,
	datab => \Update_Blocks|ALT_INV_Add4~25_sumout\,
	datac => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(2),
	datad => \Update_Blocks|ALT_INV_Add3~25_sumout\,
	dataf => \Update_Blocks|ALT_INV_Add4~37_sumout\,
	combout => \Update_Wall|row_bounce_buffer~2_combout\);

-- Location: LABCELL_X27_Y41_N6
\Update_Wall|row_bounce_buffer~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Wall|row_bounce_buffer~3_combout\ = ( \Update_Wall|Equal0~0_combout\ & ( (\Update_Wall|row_bounce_buffer~1_combout\ & (!\Update_Blocks|ball_row_next[5]~1_combout\ & (\Update_Wall|row_bounce_buffer~2_combout\ & 
-- \Update_Wall|row_bounce_buffer~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Wall|ALT_INV_row_bounce_buffer~1_combout\,
	datab => \Update_Blocks|ALT_INV_ball_row_next[5]~1_combout\,
	datac => \Update_Wall|ALT_INV_row_bounce_buffer~2_combout\,
	datad => \Update_Wall|ALT_INV_row_bounce_buffer~0_combout\,
	dataf => \Update_Wall|ALT_INV_Equal0~0_combout\,
	combout => \Update_Wall|row_bounce_buffer~3_combout\);

-- Location: LABCELL_X22_Y37_N33
\Update_Wall|row_bounce_buffer~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Wall|row_bounce_buffer~4_combout\ = ( \Update_Wall|row_bounce_buffer~3_combout\ & ( (\Update_Wall|col_bounce_buffer~0_combout\ & !\rst_paddle~combout\) ) ) # ( !\Update_Wall|row_bounce_buffer~3_combout\ & ( 
-- (\Update_Wall|col_bounce_buffer~0_combout\ & (!\rst_paddle~combout\ & (\Update_Wall|Equal0~3_combout\ & \cheats~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Wall|ALT_INV_col_bounce_buffer~0_combout\,
	datab => \ALT_INV_rst_paddle~combout\,
	datac => \Update_Wall|ALT_INV_Equal0~3_combout\,
	datad => \ALT_INV_cheats~input_o\,
	dataf => \Update_Wall|ALT_INV_row_bounce_buffer~3_combout\,
	combout => \Update_Wall|row_bounce_buffer~4_combout\);

-- Location: FF_X22_Y37_N35
\Update_Wall|row_bounce_buffer\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Wall|row_bounce_buffer~4_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Wall|row_bounce_buffer~q\);

-- Location: LABCELL_X22_Y37_N36
\Update_Wall|col_bounce_buffer~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Wall|col_bounce_buffer~0_combout\ = (!\Update_Wall|col_bounce_buffer~q\ & (!\Update_Wall|row_bounce_buffer~q\ & !\Update_Wall|ball_lost_buffer~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Wall|ALT_INV_col_bounce_buffer~q\,
	datac => \Update_Wall|ALT_INV_row_bounce_buffer~q\,
	datad => \Update_Wall|ALT_INV_ball_lost_buffer~q\,
	combout => \Update_Wall|col_bounce_buffer~0_combout\);

-- Location: MLABCELL_X21_Y41_N3
\Update_Wall|col_bounce_buffer~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Wall|col_bounce_buffer~4_combout\ = ( \Update_Blocks|Add1~33_sumout\ & ( (\Update_Blocks|Add1~29_sumout\ & (\Update_Blocks|Add1~37_sumout\ & \Update_Blocks|Add1~25_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add1~29_sumout\,
	datac => \Update_Blocks|ALT_INV_Add1~37_sumout\,
	datad => \Update_Blocks|ALT_INV_Add1~25_sumout\,
	dataf => \Update_Blocks|ALT_INV_Add1~33_sumout\,
	combout => \Update_Wall|col_bounce_buffer~4_combout\);

-- Location: MLABCELL_X21_Y41_N54
\Update_Wall|col_bounce_buffer~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Wall|col_bounce_buffer~3_combout\ = ( !\Update_Blocks|Add1~33_sumout\ & ( (!\Update_Blocks|Add1~25_sumout\ & (!\Update_Blocks|Add1~29_sumout\ & !\Update_Blocks|Add1~37_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Blocks|ALT_INV_Add1~25_sumout\,
	datac => \Update_Blocks|ALT_INV_Add1~29_sumout\,
	datad => \Update_Blocks|ALT_INV_Add1~37_sumout\,
	dataf => \Update_Blocks|ALT_INV_Add1~33_sumout\,
	combout => \Update_Wall|col_bounce_buffer~3_combout\);

-- Location: LABCELL_X23_Y37_N6
\Update_Wall|col_bounce_buffer~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Wall|col_bounce_buffer~5_combout\ = ( \Update_Blocks|Add1~1_sumout\ & ( \Update_Wall|col_bounce_buffer~3_combout\ & ( (\Update_Blocks|Add1~17_sumout\ & \Update_Blocks|Add1~21_sumout\) ) ) ) # ( !\Update_Blocks|Add1~1_sumout\ & ( 
-- \Update_Wall|col_bounce_buffer~3_combout\ & ( (!\Update_Blocks|Add1~17_sumout\ & (!\Update_Blocks|Add1~21_sumout\ & \Update_Wall|col_bounce_buffer~4_combout\)) ) ) ) # ( !\Update_Blocks|Add1~1_sumout\ & ( !\Update_Wall|col_bounce_buffer~3_combout\ & ( 
-- (!\Update_Blocks|Add1~17_sumout\ & (!\Update_Blocks|Add1~21_sumout\ & \Update_Wall|col_bounce_buffer~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000000000000000000001000000010000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add1~17_sumout\,
	datab => \Update_Blocks|ALT_INV_Add1~21_sumout\,
	datac => \Update_Wall|ALT_INV_col_bounce_buffer~4_combout\,
	datae => \Update_Blocks|ALT_INV_Add1~1_sumout\,
	dataf => \Update_Wall|ALT_INV_col_bounce_buffer~3_combout\,
	combout => \Update_Wall|col_bounce_buffer~5_combout\);

-- Location: LABCELL_X22_Y37_N18
\Update_Wall|col_bounce_buffer~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Wall|col_bounce_buffer~1_combout\ = ( !\Update_Blocks|Add0~25_sumout\ & ( !\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(1) & ( (!\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(0) & 
-- !\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(0),
	datac => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(2),
	datae => \Update_Blocks|ALT_INV_Add0~25_sumout\,
	dataf => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(1),
	combout => \Update_Wall|col_bounce_buffer~1_combout\);

-- Location: LABCELL_X22_Y37_N39
\Update_Wall|col_bounce_buffer~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Wall|col_bounce_buffer~2_combout\ = ( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(1) & ( (\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(2) & (\Update_Blocks|Add0~25_sumout\ & 
-- \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(2),
	datac => \Update_Blocks|ALT_INV_Add0~25_sumout\,
	datad => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(0),
	dataf => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(1),
	combout => \Update_Wall|col_bounce_buffer~2_combout\);

-- Location: LABCELL_X22_Y37_N24
\Update_Wall|col_bounce_buffer~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Wall|col_bounce_buffer~7_combout\ = ( !\Update_Blocks|Add0~21_sumout\ & ( (!\Update_Ball|ball_col_up_buffer~q\ & (\Update_Wall|col_bounce_buffer~5_combout\)) # (\Update_Ball|ball_col_up_buffer~q\ & (((!\Update_Blocks|Add0~1_sumout\ & 
-- (\Update_Wall|col_bounce_buffer~2_combout\ & !\Update_Blocks|Add0~17_sumout\))))) ) ) # ( \Update_Blocks|Add0~21_sumout\ & ( (!\Update_Ball|ball_col_up_buffer~q\ & (\Update_Wall|col_bounce_buffer~5_combout\)) # (\Update_Ball|ball_col_up_buffer~q\ & 
-- (((\Update_Blocks|Add0~1_sumout\ & (\Update_Wall|col_bounce_buffer~1_combout\ & \Update_Blocks|Add0~17_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100001100010101010000000001010101000000000101010100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Wall|ALT_INV_col_bounce_buffer~5_combout\,
	datab => \Update_Blocks|ALT_INV_Add0~1_sumout\,
	datac => \Update_Wall|ALT_INV_col_bounce_buffer~1_combout\,
	datad => \Update_Ball|ALT_INV_ball_col_up_buffer~q\,
	datae => \Update_Blocks|ALT_INV_Add0~21_sumout\,
	dataf => \Update_Blocks|ALT_INV_Add0~17_sumout\,
	datag => \Update_Wall|ALT_INV_col_bounce_buffer~2_combout\,
	combout => \Update_Wall|col_bounce_buffer~7_combout\);

-- Location: LABCELL_X22_Y37_N30
\Update_Wall|col_bounce_buffer~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Wall|col_bounce_buffer~6_combout\ = ( \Update_Wall|col_bounce_buffer~7_combout\ & ( (\Update_Wall|col_bounce_buffer~0_combout\ & (!\rst_paddle~combout\ & (\Update_Blocks|LessThan2~0_combout\ & !\Update_Blocks|ball_col_next[7]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Wall|ALT_INV_col_bounce_buffer~0_combout\,
	datab => \ALT_INV_rst_paddle~combout\,
	datac => \Update_Blocks|ALT_INV_LessThan2~0_combout\,
	datad => \Update_Blocks|ALT_INV_ball_col_next[7]~4_combout\,
	dataf => \Update_Wall|ALT_INV_col_bounce_buffer~7_combout\,
	combout => \Update_Wall|col_bounce_buffer~6_combout\);

-- Location: FF_X22_Y37_N32
\Update_Wall|col_bounce_buffer\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Wall|col_bounce_buffer~6_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Wall|col_bounce_buffer~q\);

-- Location: MLABCELL_X21_Y41_N48
\Update_Blocks|Update_Blocks~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Update_Blocks~3_combout\ = ( \Update_Blocks|Decoder0~15_combout\ & ( (\Update_Blocks|Mux4~19_combout\ & ((!\Update_Blocks|Update_Blocks~0_combout\) # (\Update_Blocks|score_accumulator~0_combout\))) ) ) # ( 
-- !\Update_Blocks|Decoder0~15_combout\ & ( \Update_Blocks|Mux4~19_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110000001100110011000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Blocks|ALT_INV_Mux4~19_combout\,
	datac => \Update_Blocks|ALT_INV_Update_Blocks~0_combout\,
	datad => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Decoder0~15_combout\,
	combout => \Update_Blocks|Update_Blocks~3_combout\);

-- Location: MLABCELL_X21_Y37_N3
\Update_Blocks|col_bounce~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|col_bounce~0_combout\ = ( \Update_Blocks|Update_Blocks~3_combout\ & ( \Update_Blocks|Mux5~19_combout\ & ( \rst_blocks~0_combout\ ) ) ) # ( !\Update_Blocks|Update_Blocks~3_combout\ & ( \Update_Blocks|Mux5~19_combout\ & ( 
-- (!\Update_Blocks|Equal1~0_combout\ & \rst_blocks~0_combout\) ) ) ) # ( \Update_Blocks|Update_Blocks~3_combout\ & ( !\Update_Blocks|Mux5~19_combout\ & ( \rst_blocks~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100001010000010100000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datac => \ALT_INV_rst_blocks~0_combout\,
	datae => \Update_Blocks|ALT_INV_Update_Blocks~3_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	combout => \Update_Blocks|col_bounce~0_combout\);

-- Location: FF_X21_Y37_N5
\Update_Blocks|col_bounce\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|col_bounce~0_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|col_bounce~q\);

-- Location: LABCELL_X23_Y38_N0
\Update_Ball|ball_col_up_buffer~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball|ball_col_up_buffer~0_combout\ = ( \Update_Blocks|col_bounce~q\ & ( (!\Update_Ball|ball_col_up_buffer~q\ & !\rst_paddle~combout\) ) ) # ( !\Update_Blocks|col_bounce~q\ & ( (!\rst_paddle~combout\ & (!\Update_Ball|ball_col_up_buffer~q\ $ 
-- (((!\Update_Wall|col_bounce_buffer~q\ & !\Update_Paddle|col_bounce_buffer~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110110000000000011011000000000011001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Wall|ALT_INV_col_bounce_buffer~q\,
	datab => \Update_Ball|ALT_INV_ball_col_up_buffer~q\,
	datac => \Update_Paddle|ALT_INV_col_bounce_buffer~q\,
	datad => \ALT_INV_rst_paddle~combout\,
	dataf => \Update_Blocks|ALT_INV_col_bounce~q\,
	combout => \Update_Ball|ball_col_up_buffer~0_combout\);

-- Location: FF_X23_Y38_N17
\Update_Ball|ball_col_up_buffer\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \Update_Ball|ball_col_up_buffer~0_combout\,
	sload => VCC,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|ball_col_up_buffer~q\);

-- Location: FF_X22_Y38_N50
\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball|counter_ball_col|auto_generated|counter_comb_bita6~sumout\,
	asdata => \~GND~combout\,
	sload => \Update_Ball|enabled_rst~combout\,
	ena => \Update_Ball|counter_ball_col|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(6));

-- Location: LABCELL_X24_Y41_N6
\Update_Blocks|LessThan10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|LessThan10~0_combout\ = ( !\Update_Blocks|Add2~9_sumout\ & ( !\Update_Blocks|Add2~5_sumout\ & ( (!\Update_Blocks|Add2~1_sumout\ & !\Update_Blocks|Add2~17_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Blocks|ALT_INV_Add2~1_sumout\,
	datac => \Update_Blocks|ALT_INV_Add2~17_sumout\,
	datae => \Update_Blocks|ALT_INV_Add2~9_sumout\,
	dataf => \Update_Blocks|ALT_INV_Add2~5_sumout\,
	combout => \Update_Blocks|LessThan10~0_combout\);

-- Location: LABCELL_X24_Y42_N36
\Update_Blocks|Mux3~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux3~10_combout\ = ( \Update_Blocks|Add17~0_combout\ & ( \Update_Blocks|Add17~1_combout\ & ( !\Update_Blocks|blocks_buffer\(8) ) ) ) # ( !\Update_Blocks|Add17~0_combout\ & ( \Update_Blocks|Add17~1_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(9) ) ) ) # ( \Update_Blocks|Add17~0_combout\ & ( !\Update_Blocks|Add17~1_combout\ & ( !\Update_Blocks|blocks_buffer\(10) ) ) ) # ( !\Update_Blocks|Add17~0_combout\ & ( !\Update_Blocks|Add17~1_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(11) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000110011001100110011110000111100001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(8),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(10),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(9),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(11),
	datae => \Update_Blocks|ALT_INV_Add17~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Add17~1_combout\,
	combout => \Update_Blocks|Mux3~10_combout\);

-- Location: LABCELL_X24_Y42_N30
\Update_Blocks|Mux3~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux3~11_combout\ = ( \Update_Blocks|Add17~0_combout\ & ( \Update_Blocks|Add17~1_combout\ & ( !\Update_Blocks|blocks_buffer\(12) ) ) ) # ( !\Update_Blocks|Add17~0_combout\ & ( \Update_Blocks|Add17~1_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(13) ) ) ) # ( \Update_Blocks|Add17~0_combout\ & ( !\Update_Blocks|Add17~1_combout\ & ( !\Update_Blocks|blocks_buffer\(14) ) ) ) # ( !\Update_Blocks|Add17~0_combout\ & ( !\Update_Blocks|Add17~1_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(15) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000101010101010101011001100110011001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(14),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(13),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(12),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(15),
	datae => \Update_Blocks|ALT_INV_Add17~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Add17~1_combout\,
	combout => \Update_Blocks|Mux3~11_combout\);

-- Location: LABCELL_X24_Y42_N0
\Update_Blocks|Mux3~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux3~12_combout\ = ( \Update_Blocks|Add17~0_combout\ & ( \Update_Blocks|Add17~1_combout\ & ( !\Update_Blocks|blocks_buffer\(40) ) ) ) # ( !\Update_Blocks|Add17~0_combout\ & ( \Update_Blocks|Add17~1_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(41) ) ) ) # ( \Update_Blocks|Add17~0_combout\ & ( !\Update_Blocks|Add17~1_combout\ & ( !\Update_Blocks|blocks_buffer\(42) ) ) ) # ( !\Update_Blocks|Add17~0_combout\ & ( !\Update_Blocks|Add17~1_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(43) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000101010101010101011110000111100001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(42),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(40),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(41),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(43),
	datae => \Update_Blocks|ALT_INV_Add17~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Add17~1_combout\,
	combout => \Update_Blocks|Mux3~12_combout\);

-- Location: LABCELL_X24_Y42_N42
\Update_Blocks|Mux3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux3~13_combout\ = ( \Update_Blocks|Add17~0_combout\ & ( \Update_Blocks|Add17~1_combout\ & ( !\Update_Blocks|blocks_buffer\(44) ) ) ) # ( !\Update_Blocks|Add17~0_combout\ & ( \Update_Blocks|Add17~1_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(45) ) ) ) # ( \Update_Blocks|Add17~0_combout\ & ( !\Update_Blocks|Add17~1_combout\ & ( !\Update_Blocks|blocks_buffer\(46) ) ) ) # ( !\Update_Blocks|Add17~0_combout\ & ( !\Update_Blocks|Add17~1_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(47) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010111100001111000011111111000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(47),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(44),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(46),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(45),
	datae => \Update_Blocks|ALT_INV_Add17~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Add17~1_combout\,
	combout => \Update_Blocks|Mux3~13_combout\);

-- Location: LABCELL_X23_Y41_N39
\Update_Blocks|Add18~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add18~5_sumout\ = SUM(( (!\Update_Blocks|Add13~1_combout\ & (\Update_Blocks|Add13~2_combout\ & (!\Update_Blocks|ball_row_next[4]~0_combout\ $ (\Update_Blocks|ball_row_next[5]~1_combout\)))) # (\Update_Blocks|Add13~1_combout\ & 
-- (((!\Update_Blocks|Add13~2_combout\)))) ) + ( GND ) + ( \Update_Blocks|Add18~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111110010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_ball_row_next[4]~0_combout\,
	datab => \Update_Blocks|ALT_INV_ball_row_next[5]~1_combout\,
	datac => \Update_Blocks|ALT_INV_Add13~1_combout\,
	datad => \Update_Blocks|ALT_INV_Add13~2_combout\,
	cin => \Update_Blocks|Add18~10\,
	sumout => \Update_Blocks|Add18~5_sumout\);

-- Location: LABCELL_X24_Y42_N54
\Update_Blocks|Mux3~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux3~14_combout\ = ( \Update_Blocks|Add18~5_sumout\ & ( \Update_Blocks|Add18~1_sumout\ & ( \Update_Blocks|Mux3~13_combout\ ) ) ) # ( !\Update_Blocks|Add18~5_sumout\ & ( \Update_Blocks|Add18~1_sumout\ & ( \Update_Blocks|Mux3~11_combout\ ) ) 
-- ) # ( \Update_Blocks|Add18~5_sumout\ & ( !\Update_Blocks|Add18~1_sumout\ & ( \Update_Blocks|Mux3~12_combout\ ) ) ) # ( !\Update_Blocks|Add18~5_sumout\ & ( !\Update_Blocks|Add18~1_sumout\ & ( \Update_Blocks|Mux3~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux3~10_combout\,
	datab => \Update_Blocks|ALT_INV_Mux3~11_combout\,
	datac => \Update_Blocks|ALT_INV_Mux3~12_combout\,
	datad => \Update_Blocks|ALT_INV_Mux3~13_combout\,
	datae => \Update_Blocks|ALT_INV_Add18~5_sumout\,
	dataf => \Update_Blocks|ALT_INV_Add18~1_sumout\,
	combout => \Update_Blocks|Mux3~14_combout\);

-- Location: MLABCELL_X21_Y38_N39
\Update_Blocks|Mux3~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux3~15_combout\ = ( \Update_Blocks|Add17~0_combout\ & ( \Update_Blocks|Add17~1_combout\ & ( !\Update_Blocks|blocks_buffer\(56) ) ) ) # ( !\Update_Blocks|Add17~0_combout\ & ( \Update_Blocks|Add17~1_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(57) ) ) ) # ( \Update_Blocks|Add17~0_combout\ & ( !\Update_Blocks|Add17~1_combout\ & ( !\Update_Blocks|blocks_buffer\(58) ) ) ) # ( !\Update_Blocks|Add17~0_combout\ & ( !\Update_Blocks|Add17~1_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(59) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111100001111000011111111000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(56),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(59),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(58),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(57),
	datae => \Update_Blocks|ALT_INV_Add17~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Add17~1_combout\,
	combout => \Update_Blocks|Mux3~15_combout\);

-- Location: LABCELL_X23_Y40_N12
\Update_Blocks|Mux3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux3~17_combout\ = ( \Update_Blocks|Add17~0_combout\ & ( \Update_Blocks|Add17~1_combout\ & ( !\Update_Blocks|blocks_buffer\(28) ) ) ) # ( !\Update_Blocks|Add17~0_combout\ & ( \Update_Blocks|Add17~1_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(29) ) ) ) # ( \Update_Blocks|Add17~0_combout\ & ( !\Update_Blocks|Add17~1_combout\ & ( !\Update_Blocks|blocks_buffer\(30) ) ) ) # ( !\Update_Blocks|Add17~0_combout\ & ( !\Update_Blocks|Add17~1_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010111100001111000011111111000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(31),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(28),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(30),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(29),
	datae => \Update_Blocks|ALT_INV_Add17~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Add17~1_combout\,
	combout => \Update_Blocks|Mux3~17_combout\);

-- Location: MLABCELL_X25_Y38_N57
\Update_Blocks|Mux3~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux3~16_combout\ = ( \Update_Blocks|Add17~0_combout\ & ( \Update_Blocks|Add17~1_combout\ & ( !\Update_Blocks|blocks_buffer\(24) ) ) ) # ( !\Update_Blocks|Add17~0_combout\ & ( \Update_Blocks|Add17~1_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(25) ) ) ) # ( \Update_Blocks|Add17~0_combout\ & ( !\Update_Blocks|Add17~1_combout\ & ( !\Update_Blocks|blocks_buffer\(26) ) ) ) # ( !\Update_Blocks|Add17~0_combout\ & ( !\Update_Blocks|Add17~1_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(27) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111111110000000011001100110011001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(24),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(25),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(27),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(26),
	datae => \Update_Blocks|ALT_INV_Add17~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Add17~1_combout\,
	combout => \Update_Blocks|Mux3~16_combout\);

-- Location: MLABCELL_X21_Y38_N33
\Update_Blocks|Mux3~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux3~18_combout\ = ( \Update_Blocks|Mux3~16_combout\ & ( (!\Update_Blocks|Add18~1_sumout\ & (((!\Update_Blocks|Add18~5_sumout\)) # (\Update_Blocks|Mux3~15_combout\))) # (\Update_Blocks|Add18~1_sumout\ & (((\Update_Blocks|Mux3~17_combout\ & 
-- !\Update_Blocks|Add18~5_sumout\)))) ) ) # ( !\Update_Blocks|Mux3~16_combout\ & ( (!\Update_Blocks|Add18~1_sumout\ & (\Update_Blocks|Mux3~15_combout\ & ((\Update_Blocks|Add18~5_sumout\)))) # (\Update_Blocks|Add18~1_sumout\ & 
-- (((\Update_Blocks|Mux3~17_combout\ & !\Update_Blocks|Add18~5_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010010001010101111001000101010111100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add18~1_sumout\,
	datab => \Update_Blocks|ALT_INV_Mux3~15_combout\,
	datac => \Update_Blocks|ALT_INV_Mux3~17_combout\,
	datad => \Update_Blocks|ALT_INV_Add18~5_sumout\,
	dataf => \Update_Blocks|ALT_INV_Mux3~16_combout\,
	combout => \Update_Blocks|Mux3~18_combout\);

-- Location: LABCELL_X24_Y42_N18
\Update_Blocks|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux3~1_combout\ = ( \Update_Blocks|Add17~0_combout\ & ( \Update_Blocks|Add17~1_combout\ & ( !\Update_Blocks|blocks_buffer\(4) ) ) ) # ( !\Update_Blocks|Add17~0_combout\ & ( \Update_Blocks|Add17~1_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(5) ) ) ) # ( \Update_Blocks|Add17~0_combout\ & ( !\Update_Blocks|Add17~1_combout\ & ( !\Update_Blocks|blocks_buffer\(6) ) ) ) # ( !\Update_Blocks|Add17~0_combout\ & ( !\Update_Blocks|Add17~1_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111111110000000010101010101010101111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(5),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(7),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(4),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(6),
	datae => \Update_Blocks|ALT_INV_Add17~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Add17~1_combout\,
	combout => \Update_Blocks|Mux3~1_combout\);

-- Location: LABCELL_X24_Y42_N6
\Update_Blocks|Mux3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux3~3_combout\ = ( \Update_Blocks|Add17~0_combout\ & ( \Update_Blocks|Add17~1_combout\ & ( !\Update_Blocks|blocks_buffer\(36) ) ) ) # ( !\Update_Blocks|Add17~0_combout\ & ( \Update_Blocks|Add17~1_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(37) ) ) ) # ( \Update_Blocks|Add17~0_combout\ & ( !\Update_Blocks|Add17~1_combout\ & ( !\Update_Blocks|blocks_buffer\(38) ) ) ) # ( !\Update_Blocks|Add17~0_combout\ & ( !\Update_Blocks|Add17~1_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(39) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111111110000000011001100110011001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(36),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(37),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(39),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(38),
	datae => \Update_Blocks|ALT_INV_Add17~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Add17~1_combout\,
	combout => \Update_Blocks|Mux3~3_combout\);

-- Location: LABCELL_X24_Y42_N48
\Update_Blocks|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux3~0_combout\ = ( \Update_Blocks|Add17~0_combout\ & ( \Update_Blocks|Add17~1_combout\ & ( !\Update_Blocks|blocks_buffer\(0) ) ) ) # ( !\Update_Blocks|Add17~0_combout\ & ( \Update_Blocks|Add17~1_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(1) ) ) ) # ( \Update_Blocks|Add17~0_combout\ & ( !\Update_Blocks|Add17~1_combout\ & ( !\Update_Blocks|blocks_buffer\(2) ) ) ) # ( !\Update_Blocks|Add17~0_combout\ & ( !\Update_Blocks|Add17~1_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111100001111000010101010101010101111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(1),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(3),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(2),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(0),
	datae => \Update_Blocks|ALT_INV_Add17~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Add17~1_combout\,
	combout => \Update_Blocks|Mux3~0_combout\);

-- Location: LABCELL_X23_Y40_N30
\Update_Blocks|Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux3~2_combout\ = ( \Update_Blocks|Add17~0_combout\ & ( \Update_Blocks|Add17~1_combout\ & ( !\Update_Blocks|blocks_buffer\(32) ) ) ) # ( !\Update_Blocks|Add17~0_combout\ & ( \Update_Blocks|Add17~1_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(33) ) ) ) # ( \Update_Blocks|Add17~0_combout\ & ( !\Update_Blocks|Add17~1_combout\ & ( !\Update_Blocks|blocks_buffer\(34) ) ) ) # ( !\Update_Blocks|Add17~0_combout\ & ( !\Update_Blocks|Add17~1_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(35) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111100001111000010101010101010101100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(33),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(32),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(34),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(35),
	datae => \Update_Blocks|ALT_INV_Add17~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Add17~1_combout\,
	combout => \Update_Blocks|Mux3~2_combout\);

-- Location: LABCELL_X24_Y42_N24
\Update_Blocks|Mux3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux3~4_combout\ = ( \Update_Blocks|Add18~5_sumout\ & ( \Update_Blocks|Add18~1_sumout\ & ( \Update_Blocks|Mux3~3_combout\ ) ) ) # ( !\Update_Blocks|Add18~5_sumout\ & ( \Update_Blocks|Add18~1_sumout\ & ( \Update_Blocks|Mux3~1_combout\ ) ) ) # 
-- ( \Update_Blocks|Add18~5_sumout\ & ( !\Update_Blocks|Add18~1_sumout\ & ( \Update_Blocks|Mux3~2_combout\ ) ) ) # ( !\Update_Blocks|Add18~5_sumout\ & ( !\Update_Blocks|Add18~1_sumout\ & ( \Update_Blocks|Mux3~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux3~1_combout\,
	datab => \Update_Blocks|ALT_INV_Mux3~3_combout\,
	datac => \Update_Blocks|ALT_INV_Mux3~0_combout\,
	datad => \Update_Blocks|ALT_INV_Mux3~2_combout\,
	datae => \Update_Blocks|ALT_INV_Add18~5_sumout\,
	dataf => \Update_Blocks|ALT_INV_Add18~1_sumout\,
	combout => \Update_Blocks|Mux3~4_combout\);

-- Location: MLABCELL_X21_Y38_N51
\Update_Blocks|Mux3~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux3~8_combout\ = ( \Update_Blocks|Add17~0_combout\ & ( \Update_Blocks|Add17~1_combout\ & ( !\Update_Blocks|blocks_buffer\(52) ) ) ) # ( !\Update_Blocks|Add17~0_combout\ & ( \Update_Blocks|Add17~1_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(53) ) ) ) # ( \Update_Blocks|Add17~0_combout\ & ( !\Update_Blocks|Add17~1_combout\ & ( !\Update_Blocks|blocks_buffer\(54) ) ) ) # ( !\Update_Blocks|Add17~0_combout\ & ( !\Update_Blocks|Add17~1_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(55) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000110011001100110011111111000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(52),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(54),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(55),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(53),
	datae => \Update_Blocks|ALT_INV_Add17~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Add17~1_combout\,
	combout => \Update_Blocks|Mux3~8_combout\);

-- Location: LABCELL_X23_Y40_N39
\Update_Blocks|Mux3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux3~5_combout\ = ( \Update_Blocks|Add17~0_combout\ & ( \Update_Blocks|Add17~1_combout\ & ( !\Update_Blocks|blocks_buffer\(16) ) ) ) # ( !\Update_Blocks|Add17~0_combout\ & ( \Update_Blocks|Add17~1_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(17) ) ) ) # ( \Update_Blocks|Add17~0_combout\ & ( !\Update_Blocks|Add17~1_combout\ & ( !\Update_Blocks|blocks_buffer\(18) ) ) ) # ( !\Update_Blocks|Add17~0_combout\ & ( !\Update_Blocks|Add17~1_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(19) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111111110000000011001100110011001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(16),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(17),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(19),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(18),
	datae => \Update_Blocks|ALT_INV_Add17~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Add17~1_combout\,
	combout => \Update_Blocks|Mux3~5_combout\);

-- Location: MLABCELL_X21_Y38_N21
\Update_Blocks|Mux3~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux3~7_combout\ = ( \Update_Blocks|Add17~0_combout\ & ( \Update_Blocks|Add17~1_combout\ & ( !\Update_Blocks|blocks_buffer\(48) ) ) ) # ( !\Update_Blocks|Add17~0_combout\ & ( \Update_Blocks|Add17~1_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(49) ) ) ) # ( \Update_Blocks|Add17~0_combout\ & ( !\Update_Blocks|Add17~1_combout\ & ( !\Update_Blocks|blocks_buffer\(50) ) ) ) # ( !\Update_Blocks|Add17~0_combout\ & ( !\Update_Blocks|Add17~1_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(51) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010111100001111000011111111000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(51),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(48),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(50),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(49),
	datae => \Update_Blocks|ALT_INV_Add17~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Add17~1_combout\,
	combout => \Update_Blocks|Mux3~7_combout\);

-- Location: LABCELL_X23_Y40_N45
\Update_Blocks|Mux3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux3~6_combout\ = ( \Update_Blocks|Add17~0_combout\ & ( \Update_Blocks|Add17~1_combout\ & ( !\Update_Blocks|blocks_buffer\(20) ) ) ) # ( !\Update_Blocks|Add17~0_combout\ & ( \Update_Blocks|Add17~1_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(21) ) ) ) # ( \Update_Blocks|Add17~0_combout\ & ( !\Update_Blocks|Add17~1_combout\ & ( !\Update_Blocks|blocks_buffer\(22) ) ) ) # ( !\Update_Blocks|Add17~0_combout\ & ( !\Update_Blocks|Add17~1_combout\ & ( 
-- !\Update_Blocks|blocks_buffer\(23) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100101010101010101011111111000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(22),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(23),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(20),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(21),
	datae => \Update_Blocks|ALT_INV_Add17~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Add17~1_combout\,
	combout => \Update_Blocks|Mux3~6_combout\);

-- Location: MLABCELL_X21_Y38_N42
\Update_Blocks|Mux3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux3~9_combout\ = ( \Update_Blocks|Add18~5_sumout\ & ( \Update_Blocks|Add18~1_sumout\ & ( \Update_Blocks|Mux3~8_combout\ ) ) ) # ( !\Update_Blocks|Add18~5_sumout\ & ( \Update_Blocks|Add18~1_sumout\ & ( \Update_Blocks|Mux3~6_combout\ ) ) ) # 
-- ( \Update_Blocks|Add18~5_sumout\ & ( !\Update_Blocks|Add18~1_sumout\ & ( \Update_Blocks|Mux3~7_combout\ ) ) ) # ( !\Update_Blocks|Add18~5_sumout\ & ( !\Update_Blocks|Add18~1_sumout\ & ( \Update_Blocks|Mux3~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux3~8_combout\,
	datab => \Update_Blocks|ALT_INV_Mux3~5_combout\,
	datac => \Update_Blocks|ALT_INV_Mux3~7_combout\,
	datad => \Update_Blocks|ALT_INV_Mux3~6_combout\,
	datae => \Update_Blocks|ALT_INV_Add18~5_sumout\,
	dataf => \Update_Blocks|ALT_INV_Add18~1_sumout\,
	combout => \Update_Blocks|Mux3~9_combout\);

-- Location: MLABCELL_X21_Y38_N12
\Update_Blocks|Mux3~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Mux3~19_combout\ = ( \Update_Blocks|Mux3~4_combout\ & ( \Update_Blocks|Mux3~9_combout\ & ( (!\Update_Blocks|Add18~13_sumout\) # ((!\Update_Blocks|Add18~9_sumout\ & (\Update_Blocks|Mux3~14_combout\)) # (\Update_Blocks|Add18~9_sumout\ & 
-- ((\Update_Blocks|Mux3~18_combout\)))) ) ) ) # ( !\Update_Blocks|Mux3~4_combout\ & ( \Update_Blocks|Mux3~9_combout\ & ( (!\Update_Blocks|Add18~9_sumout\ & (\Update_Blocks|Mux3~14_combout\ & ((\Update_Blocks|Add18~13_sumout\)))) # 
-- (\Update_Blocks|Add18~9_sumout\ & (((!\Update_Blocks|Add18~13_sumout\) # (\Update_Blocks|Mux3~18_combout\)))) ) ) ) # ( \Update_Blocks|Mux3~4_combout\ & ( !\Update_Blocks|Mux3~9_combout\ & ( (!\Update_Blocks|Add18~9_sumout\ & 
-- (((!\Update_Blocks|Add18~13_sumout\)) # (\Update_Blocks|Mux3~14_combout\))) # (\Update_Blocks|Add18~9_sumout\ & (((\Update_Blocks|Mux3~18_combout\ & \Update_Blocks|Add18~13_sumout\)))) ) ) ) # ( !\Update_Blocks|Mux3~4_combout\ & ( 
-- !\Update_Blocks|Mux3~9_combout\ & ( (\Update_Blocks|Add18~13_sumout\ & ((!\Update_Blocks|Add18~9_sumout\ & (\Update_Blocks|Mux3~14_combout\)) # (\Update_Blocks|Add18~9_sumout\ & ((\Update_Blocks|Mux3~18_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111110011000100011100110011010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux3~14_combout\,
	datab => \Update_Blocks|ALT_INV_Add18~9_sumout\,
	datac => \Update_Blocks|ALT_INV_Mux3~18_combout\,
	datad => \Update_Blocks|ALT_INV_Add18~13_sumout\,
	datae => \Update_Blocks|ALT_INV_Mux3~4_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux3~9_combout\,
	combout => \Update_Blocks|Mux3~19_combout\);

-- Location: MLABCELL_X21_Y38_N6
\Update_Blocks|block_index4[5]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|block_index4[5]~0_combout\ = ( \Update_Blocks|Mux3~19_combout\ & ( (!\Update_Blocks|find_block_index~0_combout\) # ((!\Update_Blocks|LessThan10~0_combout\ & (\Update_Blocks|Add2~13_sumout\ & \Update_Blocks|Add2~21_sumout\)) # 
-- (\Update_Blocks|LessThan10~0_combout\ & (!\Update_Blocks|Add2~13_sumout\ & !\Update_Blocks|Add2~21_sumout\))) ) ) # ( !\Update_Blocks|Mux3~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111010000101111111101000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_LessThan10~0_combout\,
	datab => \Update_Blocks|ALT_INV_Add2~13_sumout\,
	datac => \Update_Blocks|ALT_INV_Add2~21_sumout\,
	datad => \Update_Blocks|ALT_INV_find_block_index~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux3~19_combout\,
	combout => \Update_Blocks|block_index4[5]~0_combout\);

-- Location: MLABCELL_X15_Y38_N30
\Update_Blocks|block_index4[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|block_index4[5]~5_combout\ = ( !\Update_Blocks|Add18~5_sumout\ & ( !\Update_Blocks|block_index4[5]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_block_index4[5]~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Add18~5_sumout\,
	combout => \Update_Blocks|block_index4[5]~5_combout\);

-- Location: LABCELL_X10_Y37_N39
\Update_Blocks|Update_Blocks~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Update_Blocks~1_combout\ = ( !\Update_Blocks|block_index4[3]~3_combout\ & ( !\Update_Blocks|block_index4[1]~2_combout\ & ( (!\Update_Blocks|block_index4[5]~5_combout\ & (!\Update_Blocks|LessThan26~0_combout\ & 
-- (!\Update_Blocks|block_index4[0]~1_combout\ & !\Update_Blocks|block_index4[4]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	datab => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	datae => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	combout => \Update_Blocks|Update_Blocks~1_combout\);

-- Location: MLABCELL_X8_Y39_N24
\Update_Blocks|Decoder3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Decoder3~29_combout\ = ( !\Update_Blocks|LessThan26~0_combout\ & ( \Update_Blocks|block_index4[5]~5_combout\ & ( (!\Update_Blocks|block_index4[0]~1_combout\ & (\Update_Blocks|block_index4[1]~2_combout\ & 
-- (!\Update_Blocks|block_index4[4]~4_combout\ & !\Update_Blocks|block_index4[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_block_index4[0]~1_combout\,
	datab => \Update_Blocks|ALT_INV_block_index4[1]~2_combout\,
	datac => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	datad => \Update_Blocks|ALT_INV_block_index4[3]~3_combout\,
	datae => \Update_Blocks|ALT_INV_LessThan26~0_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index4[5]~5_combout\,
	combout => \Update_Blocks|Decoder3~29_combout\);

-- Location: LABCELL_X10_Y39_N27
\Update_Blocks|blocks_buffer~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|blocks_buffer~29_combout\ = ( \Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & ((!\Update_Blocks|blocks_t~117_combout\) # ((!\Update_Blocks|Update_Blocks~1_combout\ & \Update_Blocks|Decoder3~29_combout\)))) ) ) # ( 
-- !\Update_Blocks|Mux7~19_combout\ & ( (\rst_blocks~0_combout\ & !\Update_Blocks|blocks_t~117_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011000000100011001100000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	datab => \ALT_INV_rst_blocks~0_combout\,
	datac => \Update_Blocks|ALT_INV_Decoder3~29_combout\,
	datad => \Update_Blocks|ALT_INV_blocks_t~117_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	combout => \Update_Blocks|blocks_buffer~29_combout\);

-- Location: FF_X10_Y39_N29
\Update_Blocks|blocks_buffer[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|blocks_buffer~29_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|blocks_buffer\(29));

-- Location: MLABCELL_X25_Y40_N54
\game_won~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \game_won~1_combout\ = ( \Update_Blocks|blocks_buffer\(27) & ( \Update_Blocks|blocks_buffer\(24) & ( (\Update_Blocks|blocks_buffer\(29) & (\Update_Blocks|blocks_buffer\(25) & (\Update_Blocks|blocks_buffer\(28) & \Update_Blocks|blocks_buffer\(26)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(29),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(25),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(28),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(26),
	datae => \Update_Blocks|ALT_INV_blocks_buffer\(27),
	dataf => \Update_Blocks|ALT_INV_blocks_buffer\(24),
	combout => \game_won~1_combout\);

-- Location: LABCELL_X29_Y37_N0
\game_won~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \game_won~16_combout\ = ( level(2) & ( (!\startup~q\ & (!\game_won_delayed~q\ & (!\game_over_delayed~q\ & \rst_n~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_startup~q\,
	datab => \ALT_INV_game_won_delayed~q\,
	datac => \ALT_INV_game_over_delayed~q\,
	datad => \ALT_INV_rst_n~input_o\,
	dataf => ALT_INV_level(2),
	combout => \game_won~16_combout\);

-- Location: LABCELL_X24_Y37_N0
\game_won~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \game_won~17_combout\ = ( \game_won~16_combout\ & ( \game_won~12_combout\ & ( (\game_won~1_combout\ & (\game_won~0_combout\ & (\game_won~7_combout\ & \game_won~15_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_game_won~1_combout\,
	datab => \ALT_INV_game_won~0_combout\,
	datac => \ALT_INV_game_won~7_combout\,
	datad => \ALT_INV_game_won~15_combout\,
	datae => \ALT_INV_game_won~16_combout\,
	dataf => \ALT_INV_game_won~12_combout\,
	combout => \game_won~17_combout\);

-- Location: FF_X24_Y37_N2
game_won : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \game_won~17_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_won~q\);

-- Location: FF_X29_Y37_N47
game_won_delayed : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \game_won~q\,
	sload => VCC,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_won_delayed~q\);

-- Location: LABCELL_X29_Y37_N33
\rst_blocks~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \rst_blocks~1_combout\ = ( \game_over_delayed~q\ ) # ( !\game_over_delayed~q\ & ( ((!\rst_n~input_o\) # (\game_won_delayed~q\)) # (\startup~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111111111111101011111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_startup~q\,
	datac => \ALT_INV_rst_n~input_o\,
	datad => \ALT_INV_game_won_delayed~q\,
	dataf => \ALT_INV_game_over_delayed~q\,
	combout => \rst_blocks~1_combout\);

-- Location: LABCELL_X29_Y38_N42
\life~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \life~0_combout\ = ( !life(0) & ( !\rst_blocks~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => ALT_INV_life(0),
	dataf => \ALT_INV_rst_blocks~1_combout\,
	combout => \life~0_combout\);

-- Location: FF_X29_Y38_N44
\life[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \life~0_combout\,
	ena => \life[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => life(0));

-- Location: MLABCELL_X34_Y38_N45
\VGA_Generator|VGA|column[4]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|column[4]~3_combout\ = ( \VGA_Generator|VGA|column[9]~0_combout\ & ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) ) ) # ( !\VGA_Generator|VGA|column[9]~0_combout\ & ( 
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) ) ) # ( \VGA_Generator|VGA|column[9]~0_combout\ & ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) ) ) 
-- ) # ( !\VGA_Generator|VGA|column[9]~0_combout\ & ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111110000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	datae => \VGA_Generator|VGA|ALT_INV_column[9]~0_combout\,
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	combout => \VGA_Generator|VGA|column[4]~3_combout\);

-- Location: LABCELL_X31_Y40_N33
\rtl~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~61_combout\ = ( \VGA_Generator|VGA|column[4]~3_combout\ & ( (!life(0) & ((!life(2)) # ((life(1) & \VGA_Generator|VGA|column[5]~4_combout\)))) # (life(0) & (!life(2) & ((\VGA_Generator|VGA|column[5]~4_combout\) # (life(1))))) ) ) # ( 
-- !\VGA_Generator|VGA|column[4]~3_combout\ & ( (!life(2) & ((\VGA_Generator|VGA|column[5]~4_combout\) # (life(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100000000001111110000000010111111000000101011111100000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_life(0),
	datab => ALT_INV_life(1),
	datac => \VGA_Generator|VGA|ALT_INV_column[5]~4_combout\,
	datad => ALT_INV_life(2),
	dataf => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	combout => \rtl~61_combout\);

-- Location: LABCELL_X31_Y40_N30
\VGA_Generator|Text_Generator|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux6~0_combout\ = ( !\VGA_Generator|VGA|column[5]~4_combout\ & ( ((!life(2)) # ((!life(0) & \VGA_Generator|VGA|column[4]~3_combout\))) # (life(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100111011111111110011101100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_life(0),
	datab => ALT_INV_life(1),
	datac => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	datad => ALT_INV_life(2),
	dataf => \VGA_Generator|VGA|ALT_INV_column[5]~4_combout\,
	combout => \VGA_Generator|Text_Generator|Mux6~0_combout\);

-- Location: LABCELL_X31_Y40_N15
\VGA_Generator|Text_Generator|LessThan35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|LessThan35~0_combout\ = ( !life(0) & ( (!life(2) & life(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_life(2),
	datad => ALT_INV_life(1),
	dataf => ALT_INV_life(0),
	combout => \VGA_Generator|Text_Generator|LessThan35~0_combout\);

-- Location: MLABCELL_X34_Y38_N15
\VGA_Generator|VGA|column[9]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|column[9]~11_combout\ = ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & ( \VGA_Generator|VGA|column[9]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|ALT_INV_column[9]~0_combout\,
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	combout => \VGA_Generator|VGA|column[9]~11_combout\);

-- Location: LABCELL_X31_Y40_N12
\VGA_Generator|Text_Generator|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux6~1_combout\ = ( \VGA_Generator|VGA|column[9]~11_combout\ & ( (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\ & (\VGA_Generator|VGA|column[9]~2_combout\ & 
-- ((\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4)) # (\VGA_Generator|Text_Generator|LessThan35~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100110000000000010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_LessThan35~0_combout\,
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\,
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	datad => \VGA_Generator|VGA|ALT_INV_column[9]~2_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[9]~11_combout\,
	combout => \VGA_Generator|Text_Generator|Mux6~1_combout\);

-- Location: LABCELL_X31_Y40_N42
\rtl~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~40_combout\ = ( \VGA_Generator|VGA|column[9]~2_combout\ & ( \VGA_Generator|Text_Generator|Mux6~1_combout\ & ( (!\VGA_Generator|VGA|column[7]~9_combout\) # ((!\VGA_Generator|VGA|column[6]~10_combout\ & 
-- ((\VGA_Generator|Text_Generator|Mux6~0_combout\))) # (\VGA_Generator|VGA|column[6]~10_combout\ & (\rtl~61_combout\))) ) ) ) # ( !\VGA_Generator|VGA|column[9]~2_combout\ & ( \VGA_Generator|Text_Generator|Mux6~1_combout\ & ( 
-- (!\VGA_Generator|VGA|column[7]~9_combout\ & !\VGA_Generator|VGA|column[6]~10_combout\) ) ) ) # ( \VGA_Generator|VGA|column[9]~2_combout\ & ( !\VGA_Generator|Text_Generator|Mux6~1_combout\ & ( (!\VGA_Generator|VGA|column[7]~9_combout\ & 
-- (\VGA_Generator|VGA|column[6]~10_combout\)) # (\VGA_Generator|VGA|column[7]~9_combout\ & ((!\VGA_Generator|VGA|column[6]~10_combout\ & ((\VGA_Generator|Text_Generator|Mux6~0_combout\))) # (\VGA_Generator|VGA|column[6]~10_combout\ & (\rtl~61_combout\)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000110110011110001000100010001010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[7]~9_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[6]~10_combout\,
	datac => \ALT_INV_rtl~61_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_Mux6~0_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_column[9]~2_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_Mux6~1_combout\,
	combout => \rtl~40_combout\);

-- Location: LABCELL_X31_Y40_N48
\VGA_Generator|Text_Generator|rgb[16]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|rgb[16]~2_combout\ = ( \VGA_Generator|VGA|column[7]~9_combout\ & ( (\VGA_Generator|VGA|column[9]~2_combout\ & ((\VGA_Generator|VGA|column[6]~10_combout\) # (\VGA_Generator|VGA|column[5]~4_combout\))) ) ) # ( 
-- !\VGA_Generator|VGA|column[7]~9_combout\ & ( (\VGA_Generator|VGA|column[9]~2_combout\ & ((!\VGA_Generator|VGA|column[5]~4_combout\) # ((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4)) # (\VGA_Generator|VGA|column[6]~10_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010001010101010101000101010100010001010101010001000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[9]~2_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[5]~4_combout\,
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	datad => \VGA_Generator|VGA|ALT_INV_column[6]~10_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[7]~9_combout\,
	combout => \VGA_Generator|Text_Generator|rgb[16]~2_combout\);

-- Location: LABCELL_X31_Y40_N57
\VGA_Generator|Text_Generator|rgb[16]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|rgb[16]~3_combout\ = ( \VGA_Generator|VGA|column[8]~1_combout\ & ( ((\VGA_Generator|Text_Generator|Equal0~1_combout\ & \rtl~40_combout\)) # (\VGA_Generator|Text_Generator|rgb[16]~1_combout\) ) ) # ( 
-- !\VGA_Generator|VGA|column[8]~1_combout\ & ( ((\VGA_Generator|Text_Generator|Equal0~1_combout\ & \VGA_Generator|Text_Generator|rgb[16]~2_combout\)) # (\VGA_Generator|Text_Generator|rgb[16]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101110111010101010111011101010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_rgb[16]~1_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_Equal0~1_combout\,
	datac => \ALT_INV_rtl~40_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_rgb[16]~2_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[8]~1_combout\,
	combout => \VGA_Generator|Text_Generator|rgb[16]~3_combout\);

-- Location: FF_X31_Y40_N58
\VGA_Generator|reg3|dffs[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|Text_Generator|rgb[16]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|reg3|dffs\(16));

-- Location: LABCELL_X29_Y42_N18
\VGA_Generator|VGA|blanking~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|blanking~0_combout\ = ( !\VGA_Generator|VGA|LessThan0~0_combout\ & ( !\VGA_Generator|VGA|LessThan1~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_LessThan1~2_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_LessThan0~0_combout\,
	combout => \VGA_Generator|VGA|blanking~0_combout\);

-- Location: LABCELL_X33_Y38_N42
\VGA_Generator|VGA|LessThan3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|LessThan3~0_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) & ( (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7) & (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8) & 
-- ((\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5)) # (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001110000000000000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(5),
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(7),
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(8),
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(6),
	combout => \VGA_Generator|VGA|LessThan3~0_combout\);

-- Location: LABCELL_X30_Y38_N12
\VGA_Generator|VGA|blanking~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|blanking~1_combout\ = ( !\VGA_Generator|VGA|LessThan3~0_combout\ & ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(9) & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & 
-- \VGA_Generator|VGA|blanking~0_combout\) ) ) ) # ( \VGA_Generator|VGA|LessThan3~0_combout\ & ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(9) & ( (!\VGA_Generator|VGA|LessThan2~1_combout\ & 
-- (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & \VGA_Generator|VGA|blanking~0_combout\)) ) ) ) # ( !\VGA_Generator|VGA|LessThan3~0_combout\ & ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(9) & ( 
-- (!\VGA_Generator|VGA|LessThan2~1_combout\ & (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & \VGA_Generator|VGA|blanking~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000000000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_LessThan2~1_combout\,
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datad => \VGA_Generator|VGA|ALT_INV_blanking~0_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_LessThan3~0_combout\,
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(9),
	combout => \VGA_Generator|VGA|blanking~1_combout\);

-- Location: LABCELL_X27_Y40_N12
\VGA_Generator|VGA|row[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|row[0]~4_combout\ = ( !\VGA_Generator|VGA|Add0~37_sumout\ & ( (!\VGA_Generator|VGA|LessThan0~0_combout\ & !\VGA_Generator|VGA|LessThan1~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_LessThan0~0_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_LessThan1~2_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add0~37_sumout\,
	combout => \VGA_Generator|VGA|row[0]~4_combout\);

-- Location: LABCELL_X27_Y40_N15
\VGA_Generator|VGA|row[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|row[1]~1_combout\ = ( \VGA_Generator|VGA|Add0~25_sumout\ ) # ( !\VGA_Generator|VGA|Add0~25_sumout\ & ( (\VGA_Generator|VGA|LessThan1~2_combout\) # (\VGA_Generator|VGA|LessThan0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_LessThan0~0_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_LessThan1~2_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add0~25_sumout\,
	combout => \VGA_Generator|VGA|row[1]~1_combout\);

-- Location: LABCELL_X27_Y40_N24
\VGA_Generator|VGA|row[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|row[2]~3_combout\ = ( \VGA_Generator|VGA|Add0~33_sumout\ ) # ( !\VGA_Generator|VGA|Add0~33_sumout\ & ( (\VGA_Generator|VGA|LessThan1~2_combout\) # (\VGA_Generator|VGA|LessThan0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_LessThan0~0_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_LessThan1~2_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add0~33_sumout\,
	combout => \VGA_Generator|VGA|row[2]~3_combout\);

-- Location: LABCELL_X27_Y40_N9
\VGA_Generator|VGA|row[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|row[3]~2_combout\ = ( !\VGA_Generator|VGA|LessThan0~0_combout\ & ( \VGA_Generator|VGA|Add0~29_sumout\ & ( !\VGA_Generator|VGA|LessThan1~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|ALT_INV_LessThan1~2_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_LessThan0~0_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add0~29_sumout\,
	combout => \VGA_Generator|VGA|row[3]~2_combout\);

-- Location: LABCELL_X30_Y38_N48
\VGA_Generator|VGA|column[0]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|column[0]~8_combout\ = ( \VGA_Generator|VGA|column[9]~0_combout\ & ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(0),
	datae => \VGA_Generator|VGA|ALT_INV_column[9]~0_combout\,
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	combout => \VGA_Generator|VGA|column[0]~8_combout\);

-- Location: LABCELL_X27_Y38_N15
\VGA_Generator|VGA|column[2]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|column[2]~6_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) ) # ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & ( (!\VGA_Generator|VGA|column[9]~0_combout\) # 
-- (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111111101010101111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[9]~0_combout\,
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(2),
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	combout => \VGA_Generator|VGA|column[2]~6_combout\);

-- Location: LABCELL_X27_Y38_N9
\VGA_Generator|VGA|column[3]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|column[3]~5_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) ) # ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & ( (!\VGA_Generator|VGA|column[9]~0_combout\) # 
-- (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|ALT_INV_column[9]~0_combout\,
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(3),
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	combout => \VGA_Generator|VGA|column[3]~5_combout\);

-- Location: LABCELL_X30_Y38_N9
\VGA_Generator|VGA|column[1]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|column[1]~7_combout\ = ( \VGA_Generator|VGA|column[9]~0_combout\ & ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) ) ) # ( !\VGA_Generator|VGA|column[9]~0_combout\ & ( 
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) ) ) # ( \VGA_Generator|VGA|column[9]~0_combout\ & ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(1) ) ) 
-- ) # ( !\VGA_Generator|VGA|column[9]~0_combout\ & ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(1),
	datae => \VGA_Generator|VGA|ALT_INV_column[9]~0_combout\,
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	combout => \VGA_Generator|VGA|column[1]~7_combout\);

-- Location: LABCELL_X27_Y38_N48
\VGA_Generator|Block_Generator|show_bit~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|show_bit~0_combout\ = ( \VGA_Generator|VGA|column[1]~7_combout\ & ( !\VGA_Generator|VGA|column[5]~4_combout\ & ( (!\VGA_Generator|VGA|column[0]~8_combout\ & (\VGA_Generator|VGA|column[2]~6_combout\ & 
-- (!\VGA_Generator|VGA|column[4]~3_combout\ & \VGA_Generator|VGA|column[3]~5_combout\))) ) ) ) # ( !\VGA_Generator|VGA|column[1]~7_combout\ & ( !\VGA_Generator|VGA|column[5]~4_combout\ & ( (\VGA_Generator|VGA|column[0]~8_combout\ & 
-- (!\VGA_Generator|VGA|column[2]~6_combout\ & (\VGA_Generator|VGA|column[4]~3_combout\ & !\VGA_Generator|VGA|column[3]~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[0]~8_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[2]~6_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[3]~5_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_column[1]~7_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[5]~4_combout\,
	combout => \VGA_Generator|Block_Generator|show_bit~0_combout\);

-- Location: LABCELL_X27_Y41_N36
\VGA_Generator|VGA|row[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|row[4]~0_combout\ = ( \VGA_Generator|VGA|Add0~13_sumout\ & ( \VGA_Generator|VGA|LessThan1~2_combout\ ) ) # ( !\VGA_Generator|VGA|Add0~13_sumout\ & ( \VGA_Generator|VGA|LessThan1~2_combout\ ) ) # ( \VGA_Generator|VGA|Add0~13_sumout\ & ( 
-- !\VGA_Generator|VGA|LessThan1~2_combout\ ) ) # ( !\VGA_Generator|VGA|Add0~13_sumout\ & ( !\VGA_Generator|VGA|LessThan1~2_combout\ & ( \VGA_Generator|VGA|LessThan0~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|ALT_INV_LessThan0~0_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_Add0~13_sumout\,
	dataf => \VGA_Generator|VGA|ALT_INV_LessThan1~2_combout\,
	combout => \VGA_Generator|VGA|row[4]~0_combout\);

-- Location: LABCELL_X27_Y40_N18
\VGA_Generator|Block_Generator|show_bit~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|show_bit~1_combout\ = ( !\VGA_Generator|Block_Generator|show_bit~0_combout\ & ( \VGA_Generator|VGA|row[4]~0_combout\ & ( (!\VGA_Generator|VGA|row[0]~4_combout\) # (((\VGA_Generator|VGA|row[3]~2_combout\) # 
-- (\VGA_Generator|VGA|row[2]~3_combout\)) # (\VGA_Generator|VGA|row[1]~1_combout\)) ) ) ) # ( !\VGA_Generator|Block_Generator|show_bit~0_combout\ & ( !\VGA_Generator|VGA|row[4]~0_combout\ & ( ((!\VGA_Generator|VGA|row[1]~1_combout\) # 
-- ((!\VGA_Generator|VGA|row[2]~3_combout\) # (!\VGA_Generator|VGA|row[3]~2_combout\))) # (\VGA_Generator|VGA|row[0]~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111101000000000000000010111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_row[0]~4_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_row[1]~1_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_row[2]~3_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_row[3]~2_combout\,
	datae => \VGA_Generator|Block_Generator|ALT_INV_show_bit~0_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_row[4]~0_combout\,
	combout => \VGA_Generator|Block_Generator|show_bit~1_combout\);

-- Location: LABCELL_X29_Y38_N3
\VGA_Generator|Text_Generator|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux4~0_combout\ = ( \VGA_Generator|VGA|Add1~1_combout\ & ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) ) ) # ( !\VGA_Generator|VGA|Add1~1_combout\ & ( 
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) ) ) # ( \VGA_Generator|VGA|Add1~1_combout\ & ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & ( (!\VGA_Generator|VGA|column[9]~0_combout\) # 
-- (!\VGA_Generator|VGA|Add1~0_combout\) ) ) ) # ( !\VGA_Generator|VGA|Add1~1_combout\ & ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & ( !\VGA_Generator|VGA|column[9]~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111111001111110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|ALT_INV_column[9]~0_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_Add1~0_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_Add1~1_combout\,
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	combout => \VGA_Generator|Text_Generator|Mux4~0_combout\);

-- Location: LABCELL_X29_Y40_N33
\VGA_Generator|Block_Generator|LessThan2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|LessThan2~0_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & 
-- (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\ & (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7) & \VGA_Generator|VGA|Equal0~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\,
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(7),
	datad => \VGA_Generator|VGA|ALT_INV_Equal0~0_combout\,
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	combout => \VGA_Generator|Block_Generator|LessThan2~0_combout\);

-- Location: LABCELL_X29_Y40_N30
\rtl~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~60_combout\ = ( \VGA_Generator|VGA|column[9]~0_combout\ & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\ & 
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\,
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	dataf => \VGA_Generator|VGA|ALT_INV_column[9]~0_combout\,
	combout => \rtl~60_combout\);

-- Location: MLABCELL_X28_Y40_N24
\VGA_Generator|Block_Generator|index~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|index~1_combout\ = ( \VGA_Generator|VGA|column[8]~1_combout\ & ( \rtl~60_combout\ & ( (!\VGA_Generator|VGA|Add0~21_sumout\ & (!\VGA_Generator|Block_Generator|LessThan2~0_combout\ & ((\VGA_Generator|VGA|column[9]~2_combout\) 
-- # (\VGA_Generator|Text_Generator|Mux4~0_combout\)))) ) ) ) # ( !\VGA_Generator|VGA|column[8]~1_combout\ & ( \rtl~60_combout\ & ( (!\VGA_Generator|VGA|Add0~21_sumout\ & !\VGA_Generator|Block_Generator|LessThan2~0_combout\) ) ) ) # ( 
-- \VGA_Generator|VGA|column[8]~1_combout\ & ( !\rtl~60_combout\ & ( (!\VGA_Generator|VGA|Add0~21_sumout\ & (\VGA_Generator|VGA|column[9]~2_combout\ & !\VGA_Generator|Block_Generator|LessThan2~0_combout\)) ) ) ) # ( !\VGA_Generator|VGA|column[8]~1_combout\ & 
-- ( !\rtl~60_combout\ & ( (!\VGA_Generator|VGA|Add0~21_sumout\ & !\VGA_Generator|Block_Generator|LessThan2~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000000011000000000011001100000000000100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_Mux4~0_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_Add0~21_sumout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[9]~2_combout\,
	datad => \VGA_Generator|Block_Generator|ALT_INV_LessThan2~0_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_column[8]~1_combout\,
	dataf => \ALT_INV_rtl~60_combout\,
	combout => \VGA_Generator|Block_Generator|index~1_combout\);

-- Location: LABCELL_X29_Y42_N12
\VGA_Generator|Paddle_Generator|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Paddle_Generator|LessThan1~0_combout\ = ( !\VGA_Generator|VGA|Add0~5_sumout\ & ( (!\VGA_Generator|VGA|LessThan1~2_combout\ & (!\VGA_Generator|VGA|LessThan0~0_combout\ & !\VGA_Generator|VGA|Add0~1_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_LessThan1~2_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_LessThan0~0_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_Add0~1_sumout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add0~5_sumout\,
	combout => \VGA_Generator|Paddle_Generator|LessThan1~0_combout\);

-- Location: LABCELL_X29_Y42_N51
\VGA_Generator|Paddle_Generator|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Paddle_Generator|LessThan0~0_combout\ = ( !\VGA_Generator|VGA|Add0~21_sumout\ & ( (!\VGA_Generator|VGA|Add0~13_sumout\ & !\VGA_Generator|VGA|Add0~17_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|ALT_INV_Add0~13_sumout\,
	datad => \VGA_Generator|VGA|ALT_INV_Add0~17_sumout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add0~21_sumout\,
	combout => \VGA_Generator|Paddle_Generator|LessThan0~0_combout\);

-- Location: LABCELL_X29_Y42_N6
\VGA_Generator|Block_Generator|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|LessThan1~0_combout\ = ( \VGA_Generator|VGA|Add0~1_sumout\ & ( \VGA_Generator|VGA|Add0~5_sumout\ & ( \VGA_Generator|VGA|Add0~17_sumout\ ) ) ) # ( !\VGA_Generator|VGA|Add0~1_sumout\ & ( \VGA_Generator|VGA|Add0~5_sumout\ & ( 
-- \VGA_Generator|VGA|Add0~17_sumout\ ) ) ) # ( \VGA_Generator|VGA|Add0~1_sumout\ & ( !\VGA_Generator|VGA|Add0~5_sumout\ & ( (\VGA_Generator|VGA|Add0~17_sumout\ & (((\VGA_Generator|VGA|LessThan0~0_combout\) # (\VGA_Generator|VGA|Add0~13_sumout\)) # 
-- (\VGA_Generator|VGA|LessThan1~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_LessThan1~2_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_Add0~13_sumout\,
	datac => \VGA_Generator|VGA|ALT_INV_Add0~17_sumout\,
	datad => \VGA_Generator|VGA|ALT_INV_LessThan0~0_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_Add0~1_sumout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add0~5_sumout\,
	combout => \VGA_Generator|Block_Generator|LessThan1~0_combout\);

-- Location: MLABCELL_X28_Y40_N9
\VGA_Generator|Block_Generator|index~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|index~4_combout\ = ( !\VGA_Generator|Block_Generator|LessThan1~0_combout\ & ( (\VGA_Generator|Block_Generator|index~1_combout\ & (\VGA_Generator|Block_Generator|index~0_combout\ & 
-- ((!\VGA_Generator|Paddle_Generator|LessThan1~0_combout\) # (!\VGA_Generator|Paddle_Generator|LessThan0~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000100000001010000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Block_Generator|ALT_INV_index~1_combout\,
	datab => \VGA_Generator|Paddle_Generator|ALT_INV_LessThan1~0_combout\,
	datac => \VGA_Generator|Block_Generator|ALT_INV_index~0_combout\,
	datad => \VGA_Generator|Paddle_Generator|ALT_INV_LessThan0~0_combout\,
	dataf => \VGA_Generator|Block_Generator|ALT_INV_LessThan1~0_combout\,
	combout => \VGA_Generator|Block_Generator|index~4_combout\);

-- Location: MLABCELL_X28_Y40_N18
\VGA_Generator|Block_Generator|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|Add1~0_combout\ = ( \VGA_Generator|VGA|column[9]~0_combout\ & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(6),
	dataf => \VGA_Generator|VGA|ALT_INV_column[9]~0_combout\,
	combout => \VGA_Generator|Block_Generator|Add1~0_combout\);

-- Location: MLABCELL_X28_Y40_N3
\VGA_Generator|Block_Generator|index[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|index[0]~2_combout\ = ( !\VGA_Generator|Block_Generator|LessThan1~0_combout\ & ( !\VGA_Generator|Block_Generator|Add1~0_combout\ & ( (\VGA_Generator|Block_Generator|index~1_combout\ & 
-- (\VGA_Generator|Block_Generator|index~0_combout\ & ((!\VGA_Generator|Paddle_Generator|LessThan1~0_combout\) # (!\VGA_Generator|Paddle_Generator|LessThan0~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Block_Generator|ALT_INV_index~1_combout\,
	datab => \VGA_Generator|Block_Generator|ALT_INV_index~0_combout\,
	datac => \VGA_Generator|Paddle_Generator|ALT_INV_LessThan1~0_combout\,
	datad => \VGA_Generator|Paddle_Generator|ALT_INV_LessThan0~0_combout\,
	datae => \VGA_Generator|Block_Generator|ALT_INV_LessThan1~0_combout\,
	dataf => \VGA_Generator|Block_Generator|ALT_INV_Add1~0_combout\,
	combout => \VGA_Generator|Block_Generator|index[0]~2_combout\);

-- Location: MLABCELL_X28_Y40_N21
\VGA_Generator|Block_Generator|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|Add1~1_combout\ = ( \VGA_Generator|VGA|column[9]~0_combout\ & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7) $ 
-- (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100110000000000110011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(7),
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(6),
	dataf => \VGA_Generator|VGA|ALT_INV_column[9]~0_combout\,
	combout => \VGA_Generator|Block_Generator|Add1~1_combout\);

-- Location: MLABCELL_X28_Y40_N0
\VGA_Generator|Block_Generator|index[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|index[1]~3_combout\ = ( !\VGA_Generator|Block_Generator|Add1~1_combout\ & ( !\VGA_Generator|Block_Generator|LessThan1~0_combout\ & ( (\VGA_Generator|Block_Generator|index~1_combout\ & 
-- (\VGA_Generator|Block_Generator|index~0_combout\ & ((!\VGA_Generator|Paddle_Generator|LessThan0~0_combout\) # (!\VGA_Generator|Paddle_Generator|LessThan1~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Block_Generator|ALT_INV_index~1_combout\,
	datab => \VGA_Generator|Block_Generator|ALT_INV_index~0_combout\,
	datac => \VGA_Generator|Paddle_Generator|ALT_INV_LessThan0~0_combout\,
	datad => \VGA_Generator|Paddle_Generator|ALT_INV_LessThan1~0_combout\,
	datae => \VGA_Generator|Block_Generator|ALT_INV_Add1~1_combout\,
	dataf => \VGA_Generator|Block_Generator|ALT_INV_LessThan1~0_combout\,
	combout => \VGA_Generator|Block_Generator|index[1]~3_combout\);

-- Location: LABCELL_X23_Y40_N36
\VGA_Generator|Block_Generator|Mux0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|Mux0~5_combout\ = ( \VGA_Generator|Block_Generator|index[0]~2_combout\ & ( \VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(16) ) ) ) # ( 
-- !\VGA_Generator|Block_Generator|index[0]~2_combout\ & ( \VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(17) ) ) ) # ( \VGA_Generator|Block_Generator|index[0]~2_combout\ & ( 
-- !\VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(18) ) ) ) # ( !\VGA_Generator|Block_Generator|index[0]~2_combout\ & ( !\VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(19) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111100001111000011001100110011001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(16),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(17),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(18),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(19),
	datae => \VGA_Generator|Block_Generator|ALT_INV_index[0]~2_combout\,
	dataf => \VGA_Generator|Block_Generator|ALT_INV_index[1]~3_combout\,
	combout => \VGA_Generator|Block_Generator|Mux0~5_combout\);

-- Location: LABCELL_X23_Y40_N42
\VGA_Generator|Block_Generator|Mux0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|Mux0~6_combout\ = ( \VGA_Generator|Block_Generator|index[0]~2_combout\ & ( \VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(20) ) ) ) # ( 
-- !\VGA_Generator|Block_Generator|index[0]~2_combout\ & ( \VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(21) ) ) ) # ( \VGA_Generator|Block_Generator|index[0]~2_combout\ & ( 
-- !\VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(22) ) ) ) # ( !\VGA_Generator|Block_Generator|index[0]~2_combout\ & ( !\VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(23) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100101010101010101011110000111100001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(22),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(23),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(21),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(20),
	datae => \VGA_Generator|Block_Generator|ALT_INV_index[0]~2_combout\,
	dataf => \VGA_Generator|Block_Generator|ALT_INV_index[1]~3_combout\,
	combout => \VGA_Generator|Block_Generator|Mux0~6_combout\);

-- Location: MLABCELL_X25_Y38_N54
\VGA_Generator|Block_Generator|Mux0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|Mux0~7_combout\ = ( \VGA_Generator|Block_Generator|index[0]~2_combout\ & ( \VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(24) ) ) ) # ( 
-- !\VGA_Generator|Block_Generator|index[0]~2_combout\ & ( \VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(25) ) ) ) # ( \VGA_Generator|Block_Generator|index[0]~2_combout\ & ( 
-- !\VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(26) ) ) ) # ( !\VGA_Generator|Block_Generator|index[0]~2_combout\ & ( !\VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(27) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111100001111000011001100110011001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(24),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(25),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(26),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(27),
	datae => \VGA_Generator|Block_Generator|ALT_INV_index[0]~2_combout\,
	dataf => \VGA_Generator|Block_Generator|ALT_INV_index[1]~3_combout\,
	combout => \VGA_Generator|Block_Generator|Mux0~7_combout\);

-- Location: LABCELL_X23_Y40_N15
\VGA_Generator|Block_Generator|Mux0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|Mux0~8_combout\ = ( \VGA_Generator|Block_Generator|index[0]~2_combout\ & ( \VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(28) ) ) ) # ( 
-- !\VGA_Generator|Block_Generator|index[0]~2_combout\ & ( \VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(29) ) ) ) # ( \VGA_Generator|Block_Generator|index[0]~2_combout\ & ( 
-- !\VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(30) ) ) ) # ( !\VGA_Generator|Block_Generator|index[0]~2_combout\ & ( !\VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010111111110000000011110000111100001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(31),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(28),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(29),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(30),
	datae => \VGA_Generator|Block_Generator|ALT_INV_index[0]~2_combout\,
	dataf => \VGA_Generator|Block_Generator|ALT_INV_index[1]~3_combout\,
	combout => \VGA_Generator|Block_Generator|Mux0~8_combout\);

-- Location: LABCELL_X29_Y42_N48
\VGA_Generator|Block_Generator|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|Add0~0_combout\ = ( \VGA_Generator|VGA|Add0~5_sumout\ & ( (!\VGA_Generator|VGA|Add0~1_sumout\ & (!\VGA_Generator|VGA|Add0~13_sumout\ & (!\VGA_Generator|VGA|LessThan1~2_combout\ & !\VGA_Generator|VGA|LessThan0~0_combout\))) ) 
-- ) # ( !\VGA_Generator|VGA|Add0~5_sumout\ & ( (!\VGA_Generator|VGA|LessThan1~2_combout\ & (!\VGA_Generator|VGA|LessThan0~0_combout\ & ((\VGA_Generator|VGA|Add0~13_sumout\) # (\VGA_Generator|VGA|Add0~1_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000000000000011100000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_Add0~1_sumout\,
	datab => \VGA_Generator|VGA|ALT_INV_Add0~13_sumout\,
	datac => \VGA_Generator|VGA|ALT_INV_LessThan1~2_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_LessThan0~0_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add0~5_sumout\,
	combout => \VGA_Generator|Block_Generator|Add0~0_combout\);

-- Location: LABCELL_X29_Y40_N24
\VGA_Generator|Block_Generator|Add1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|Add1~2_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) & ( ((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\) # ((!\VGA_Generator|VGA|column[9]~0_combout\) # 
-- (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10)))) # (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6)) ) ) # ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111110111111111111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(6),
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\,
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datad => \VGA_Generator|VGA|ALT_INV_column[9]~0_combout\,
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	combout => \VGA_Generator|Block_Generator|Add1~2_combout\);

-- Location: LABCELL_X29_Y40_N39
\VGA_Generator|Block_Generator|Add1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|Add1~4_combout\ = ( \VGA_Generator|VGA|column[7]~9_combout\ & ( \VGA_Generator|VGA|column[9]~2_combout\ ) ) # ( !\VGA_Generator|VGA|column[7]~9_combout\ & ( !\VGA_Generator|VGA|column[9]~2_combout\ $ 
-- (((\VGA_Generator|VGA|column[8]~1_combout\) # (\VGA_Generator|Block_Generator|Add1~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000011110000111100001111000011100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Block_Generator|ALT_INV_Add1~2_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[8]~1_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[9]~2_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[7]~9_combout\,
	combout => \VGA_Generator|Block_Generator|Add1~4_combout\);

-- Location: LABCELL_X29_Y40_N36
\VGA_Generator|Block_Generator|Add1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|Add1~3_combout\ = ( \VGA_Generator|Block_Generator|Add1~2_combout\ & ( !\VGA_Generator|VGA|column[8]~1_combout\ ) ) # ( !\VGA_Generator|Block_Generator|Add1~2_combout\ & ( !\VGA_Generator|VGA|column[8]~1_combout\ $ 
-- (!\VGA_Generator|VGA|column[7]~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|ALT_INV_column[8]~1_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[7]~9_combout\,
	dataf => \VGA_Generator|Block_Generator|ALT_INV_Add1~2_combout\,
	combout => \VGA_Generator|Block_Generator|Add1~3_combout\);

-- Location: LABCELL_X29_Y41_N6
\VGA_Generator|Block_Generator|Add3~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|Add3~30_cout\ = CARRY(( GND ) + ( GND ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \VGA_Generator|Block_Generator|Add3~30_cout\);

-- Location: LABCELL_X29_Y41_N9
\VGA_Generator|Block_Generator|Add3~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|Add3~26_cout\ = CARRY(( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\ & \VGA_Generator|VGA|column[9]~0_combout\)) ) + ( GND 
-- ) + ( \VGA_Generator|Block_Generator|Add3~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\,
	datad => \VGA_Generator|VGA|ALT_INV_column[9]~0_combout\,
	cin => \VGA_Generator|Block_Generator|Add3~30_cout\,
	cout => \VGA_Generator|Block_Generator|Add3~26_cout\);

-- Location: LABCELL_X29_Y41_N12
\VGA_Generator|Block_Generator|Add3~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|Add3~22_cout\ = CARRY(( GND ) + ( !\rtl~60_combout\ $ (((!\VGA_Generator|VGA|column[9]~0_combout\) # ((\VGA_Generator|VGA|Add1~1_combout\) # (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10))))) ) + ( 
-- \VGA_Generator|Block_Generator|Add3~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101101001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[9]~0_combout\,
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datac => \ALT_INV_rtl~60_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add1~1_combout\,
	cin => \VGA_Generator|Block_Generator|Add3~26_cout\,
	cout => \VGA_Generator|Block_Generator|Add3~22_cout\);

-- Location: LABCELL_X29_Y41_N15
\VGA_Generator|Block_Generator|Add3~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|Add3~18_cout\ = CARRY(( !\VGA_Generator|Block_Generator|Add1~2_combout\ $ (((\VGA_Generator|VGA|column[9]~0_combout\ & (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & 
-- \VGA_Generator|VGA|Add1~0_combout\)))) ) + ( GND ) + ( \VGA_Generator|Block_Generator|Add3~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[9]~0_combout\,
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datac => \VGA_Generator|VGA|ALT_INV_Add1~0_combout\,
	datad => \VGA_Generator|Block_Generator|ALT_INV_Add1~2_combout\,
	cin => \VGA_Generator|Block_Generator|Add3~22_cout\,
	cout => \VGA_Generator|Block_Generator|Add3~18_cout\);

-- Location: LABCELL_X29_Y41_N18
\VGA_Generator|Block_Generator|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|Add3~1_sumout\ = SUM(( !\VGA_Generator|Block_Generator|Add1~3_combout\ ) + ( (\VGA_Generator|VGA|blanking~0_combout\ & (!\VGA_Generator|VGA|Add0~1_sumout\ $ (\VGA_Generator|VGA|Add0~13_sumout\))) ) + ( 
-- \VGA_Generator|Block_Generator|Add3~18_cout\ ))
-- \VGA_Generator|Block_Generator|Add3~2\ = CARRY(( !\VGA_Generator|Block_Generator|Add1~3_combout\ ) + ( (\VGA_Generator|VGA|blanking~0_combout\ & (!\VGA_Generator|VGA|Add0~1_sumout\ $ (\VGA_Generator|VGA|Add0~13_sumout\))) ) + ( 
-- \VGA_Generator|Block_Generator|Add3~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111101101111000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_Add0~1_sumout\,
	datab => \VGA_Generator|VGA|ALT_INV_blanking~0_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_Add0~13_sumout\,
	datad => \VGA_Generator|Block_Generator|ALT_INV_Add1~3_combout\,
	cin => \VGA_Generator|Block_Generator|Add3~18_cout\,
	sumout => \VGA_Generator|Block_Generator|Add3~1_sumout\,
	cout => \VGA_Generator|Block_Generator|Add3~2\);

-- Location: LABCELL_X29_Y41_N21
\VGA_Generator|Block_Generator|Add3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|Add3~5_sumout\ = SUM(( !\VGA_Generator|Block_Generator|Add1~4_combout\ ) + ( !\VGA_Generator|Block_Generator|Add0~0_combout\ $ (((\VGA_Generator|VGA|blanking~0_combout\ & (!\VGA_Generator|VGA|Add0~1_sumout\ $ 
-- (\VGA_Generator|VGA|Add0~13_sumout\))))) ) + ( \VGA_Generator|Block_Generator|Add3~2\ ))
-- \VGA_Generator|Block_Generator|Add3~6\ = CARRY(( !\VGA_Generator|Block_Generator|Add1~4_combout\ ) + ( !\VGA_Generator|Block_Generator|Add0~0_combout\ $ (((\VGA_Generator|VGA|blanking~0_combout\ & (!\VGA_Generator|VGA|Add0~1_sumout\ $ 
-- (\VGA_Generator|VGA|Add0~13_sumout\))))) ) + ( \VGA_Generator|Block_Generator|Add3~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001011010001111000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_Add0~1_sumout\,
	datab => \VGA_Generator|VGA|ALT_INV_blanking~0_combout\,
	datac => \VGA_Generator|Block_Generator|ALT_INV_Add0~0_combout\,
	datad => \VGA_Generator|Block_Generator|ALT_INV_Add1~4_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add0~13_sumout\,
	cin => \VGA_Generator|Block_Generator|Add3~2\,
	sumout => \VGA_Generator|Block_Generator|Add3~5_sumout\,
	cout => \VGA_Generator|Block_Generator|Add3~6\);

-- Location: MLABCELL_X28_Y40_N39
\VGA_Generator|Block_Generator|index[3]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|index[3]~6_combout\ = (\VGA_Generator|Block_Generator|index~4_combout\ & !\VGA_Generator|Block_Generator|Add3~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|Block_Generator|ALT_INV_index~4_combout\,
	datad => \VGA_Generator|Block_Generator|ALT_INV_Add3~5_sumout\,
	combout => \VGA_Generator|Block_Generator|index[3]~6_combout\);

-- Location: LABCELL_X29_Y41_N30
\VGA_Generator|Block_Generator|index[2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|index[2]~5_combout\ = ( !\VGA_Generator|Block_Generator|Add3~1_sumout\ & ( \VGA_Generator|Block_Generator|index~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|Block_Generator|ALT_INV_index~4_combout\,
	dataf => \VGA_Generator|Block_Generator|ALT_INV_Add3~1_sumout\,
	combout => \VGA_Generator|Block_Generator|index[2]~5_combout\);

-- Location: LABCELL_X23_Y40_N54
\VGA_Generator|Block_Generator|Mux0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|Mux0~9_combout\ = ( \VGA_Generator|Block_Generator|index[3]~6_combout\ & ( \VGA_Generator|Block_Generator|index[2]~5_combout\ & ( \VGA_Generator|Block_Generator|Mux0~5_combout\ ) ) ) # ( 
-- !\VGA_Generator|Block_Generator|index[3]~6_combout\ & ( \VGA_Generator|Block_Generator|index[2]~5_combout\ & ( \VGA_Generator|Block_Generator|Mux0~7_combout\ ) ) ) # ( \VGA_Generator|Block_Generator|index[3]~6_combout\ & ( 
-- !\VGA_Generator|Block_Generator|index[2]~5_combout\ & ( \VGA_Generator|Block_Generator|Mux0~6_combout\ ) ) ) # ( !\VGA_Generator|Block_Generator|index[3]~6_combout\ & ( !\VGA_Generator|Block_Generator|index[2]~5_combout\ & ( 
-- \VGA_Generator|Block_Generator|Mux0~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Block_Generator|ALT_INV_Mux0~5_combout\,
	datab => \VGA_Generator|Block_Generator|ALT_INV_Mux0~6_combout\,
	datac => \VGA_Generator|Block_Generator|ALT_INV_Mux0~7_combout\,
	datad => \VGA_Generator|Block_Generator|ALT_INV_Mux0~8_combout\,
	datae => \VGA_Generator|Block_Generator|ALT_INV_index[3]~6_combout\,
	dataf => \VGA_Generator|Block_Generator|ALT_INV_index[2]~5_combout\,
	combout => \VGA_Generator|Block_Generator|Mux0~9_combout\);

-- Location: LABCELL_X24_Y42_N45
\VGA_Generator|Block_Generator|Mux0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|Mux0~13_combout\ = ( \VGA_Generator|Block_Generator|index[0]~2_combout\ & ( \VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(44) ) ) ) # ( 
-- !\VGA_Generator|Block_Generator|index[0]~2_combout\ & ( \VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(45) ) ) ) # ( \VGA_Generator|Block_Generator|index[0]~2_combout\ & ( 
-- !\VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(46) ) ) ) # ( !\VGA_Generator|Block_Generator|index[0]~2_combout\ & ( !\VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(47) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010111111110000000011110000111100001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(47),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(44),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(45),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(46),
	datae => \VGA_Generator|Block_Generator|ALT_INV_index[0]~2_combout\,
	dataf => \VGA_Generator|Block_Generator|ALT_INV_index[1]~3_combout\,
	combout => \VGA_Generator|Block_Generator|Mux0~13_combout\);

-- Location: LABCELL_X23_Y40_N3
\VGA_Generator|Block_Generator|Mux0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|Mux0~10_combout\ = ( \VGA_Generator|Block_Generator|index[0]~2_combout\ & ( \VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(32) ) ) ) # ( 
-- !\VGA_Generator|Block_Generator|index[0]~2_combout\ & ( \VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(33) ) ) ) # ( \VGA_Generator|Block_Generator|index[0]~2_combout\ & ( 
-- !\VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(34) ) ) ) # ( !\VGA_Generator|Block_Generator|index[0]~2_combout\ & ( !\VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(35) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100101010101010101011111111000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(34),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(35),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(32),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(33),
	datae => \VGA_Generator|Block_Generator|ALT_INV_index[0]~2_combout\,
	dataf => \VGA_Generator|Block_Generator|ALT_INV_index[1]~3_combout\,
	combout => \VGA_Generator|Block_Generator|Mux0~10_combout\);

-- Location: LABCELL_X24_Y42_N3
\VGA_Generator|Block_Generator|Mux0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|Mux0~12_combout\ = ( \VGA_Generator|Block_Generator|index[0]~2_combout\ & ( \VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(40) ) ) ) # ( 
-- !\VGA_Generator|Block_Generator|index[0]~2_combout\ & ( \VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(41) ) ) ) # ( \VGA_Generator|Block_Generator|index[0]~2_combout\ & ( 
-- !\VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(42) ) ) ) # ( !\VGA_Generator|Block_Generator|index[0]~2_combout\ & ( !\VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(43) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000101010101010101011111111000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(42),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(40),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(43),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(41),
	datae => \VGA_Generator|Block_Generator|ALT_INV_index[0]~2_combout\,
	dataf => \VGA_Generator|Block_Generator|ALT_INV_index[1]~3_combout\,
	combout => \VGA_Generator|Block_Generator|Mux0~12_combout\);

-- Location: LABCELL_X24_Y42_N9
\VGA_Generator|Block_Generator|Mux0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|Mux0~11_combout\ = ( \VGA_Generator|Block_Generator|index[0]~2_combout\ & ( \VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(36) ) ) ) # ( 
-- !\VGA_Generator|Block_Generator|index[0]~2_combout\ & ( \VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(37) ) ) ) # ( \VGA_Generator|Block_Generator|index[0]~2_combout\ & ( 
-- !\VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(38) ) ) ) # ( !\VGA_Generator|Block_Generator|index[0]~2_combout\ & ( !\VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(39) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111100001111000011001100110011001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(36),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(37),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(38),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(39),
	datae => \VGA_Generator|Block_Generator|ALT_INV_index[0]~2_combout\,
	dataf => \VGA_Generator|Block_Generator|ALT_INV_index[1]~3_combout\,
	combout => \VGA_Generator|Block_Generator|Mux0~11_combout\);

-- Location: LABCELL_X24_Y40_N54
\VGA_Generator|Block_Generator|Mux0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|Mux0~14_combout\ = ( \VGA_Generator|Block_Generator|Mux0~12_combout\ & ( \VGA_Generator|Block_Generator|Mux0~11_combout\ & ( (!\VGA_Generator|Block_Generator|index[2]~5_combout\ & 
-- (((\VGA_Generator|Block_Generator|index[3]~6_combout\)) # (\VGA_Generator|Block_Generator|Mux0~13_combout\))) # (\VGA_Generator|Block_Generator|index[2]~5_combout\ & (((!\VGA_Generator|Block_Generator|index[3]~6_combout\) # 
-- (\VGA_Generator|Block_Generator|Mux0~10_combout\)))) ) ) ) # ( !\VGA_Generator|Block_Generator|Mux0~12_combout\ & ( \VGA_Generator|Block_Generator|Mux0~11_combout\ & ( (!\VGA_Generator|Block_Generator|index[2]~5_combout\ & 
-- (((\VGA_Generator|Block_Generator|index[3]~6_combout\)) # (\VGA_Generator|Block_Generator|Mux0~13_combout\))) # (\VGA_Generator|Block_Generator|index[2]~5_combout\ & (((\VGA_Generator|Block_Generator|Mux0~10_combout\ & 
-- \VGA_Generator|Block_Generator|index[3]~6_combout\)))) ) ) ) # ( \VGA_Generator|Block_Generator|Mux0~12_combout\ & ( !\VGA_Generator|Block_Generator|Mux0~11_combout\ & ( (!\VGA_Generator|Block_Generator|index[2]~5_combout\ & 
-- (\VGA_Generator|Block_Generator|Mux0~13_combout\ & ((!\VGA_Generator|Block_Generator|index[3]~6_combout\)))) # (\VGA_Generator|Block_Generator|index[2]~5_combout\ & (((!\VGA_Generator|Block_Generator|index[3]~6_combout\) # 
-- (\VGA_Generator|Block_Generator|Mux0~10_combout\)))) ) ) ) # ( !\VGA_Generator|Block_Generator|Mux0~12_combout\ & ( !\VGA_Generator|Block_Generator|Mux0~11_combout\ & ( (!\VGA_Generator|Block_Generator|index[2]~5_combout\ & 
-- (\VGA_Generator|Block_Generator|Mux0~13_combout\ & ((!\VGA_Generator|Block_Generator|index[3]~6_combout\)))) # (\VGA_Generator|Block_Generator|index[2]~5_combout\ & (((\VGA_Generator|Block_Generator|Mux0~10_combout\ & 
-- \VGA_Generator|Block_Generator|index[3]~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010111110000001101010000111100110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Block_Generator|ALT_INV_Mux0~13_combout\,
	datab => \VGA_Generator|Block_Generator|ALT_INV_Mux0~10_combout\,
	datac => \VGA_Generator|Block_Generator|ALT_INV_index[2]~5_combout\,
	datad => \VGA_Generator|Block_Generator|ALT_INV_index[3]~6_combout\,
	datae => \VGA_Generator|Block_Generator|ALT_INV_Mux0~12_combout\,
	dataf => \VGA_Generator|Block_Generator|ALT_INV_Mux0~11_combout\,
	combout => \VGA_Generator|Block_Generator|Mux0~14_combout\);

-- Location: LABCELL_X23_Y37_N15
\VGA_Generator|Block_Generator|Mux0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|Mux0~17_combout\ = ( \Update_Blocks|blocks_buffer\(52) & ( \VGA_Generator|Block_Generator|index[1]~3_combout\ & ( (!\Update_Blocks|blocks_buffer\(53) & !\VGA_Generator|Block_Generator|index[0]~2_combout\) ) ) ) # ( 
-- !\Update_Blocks|blocks_buffer\(52) & ( \VGA_Generator|Block_Generator|index[1]~3_combout\ & ( (!\Update_Blocks|blocks_buffer\(53)) # (\VGA_Generator|Block_Generator|index[0]~2_combout\) ) ) ) # ( \Update_Blocks|blocks_buffer\(52) & ( 
-- !\VGA_Generator|Block_Generator|index[1]~3_combout\ & ( (!\VGA_Generator|Block_Generator|index[0]~2_combout\ & ((!\Update_Blocks|blocks_buffer\(55)))) # (\VGA_Generator|Block_Generator|index[0]~2_combout\ & (!\Update_Blocks|blocks_buffer\(54))) ) ) ) # ( 
-- !\Update_Blocks|blocks_buffer\(52) & ( !\VGA_Generator|Block_Generator|index[1]~3_combout\ & ( (!\VGA_Generator|Block_Generator|index[0]~2_combout\ & ((!\Update_Blocks|blocks_buffer\(55)))) # (\VGA_Generator|Block_Generator|index[0]~2_combout\ & 
-- (!\Update_Blocks|blocks_buffer\(54))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010101010111100001010101011001100111111111100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(54),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(53),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(55),
	datad => \VGA_Generator|Block_Generator|ALT_INV_index[0]~2_combout\,
	datae => \Update_Blocks|ALT_INV_blocks_buffer\(52),
	dataf => \VGA_Generator|Block_Generator|ALT_INV_index[1]~3_combout\,
	combout => \VGA_Generator|Block_Generator|Mux0~17_combout\);

-- Location: MLABCELL_X21_Y38_N0
\VGA_Generator|Block_Generator|Mux0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|Mux0~15_combout\ = ( \VGA_Generator|Block_Generator|index[0]~2_combout\ & ( \VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(56) ) ) ) # ( 
-- !\VGA_Generator|Block_Generator|index[0]~2_combout\ & ( \VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(57) ) ) ) # ( \VGA_Generator|Block_Generator|index[0]~2_combout\ & ( 
-- !\VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(58) ) ) ) # ( !\VGA_Generator|Block_Generator|index[0]~2_combout\ & ( !\VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(59) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000110011001100110010101010101010101111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(57),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(58),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(56),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(59),
	datae => \VGA_Generator|Block_Generator|ALT_INV_index[0]~2_combout\,
	dataf => \VGA_Generator|Block_Generator|ALT_INV_index[1]~3_combout\,
	combout => \VGA_Generator|Block_Generator|Mux0~15_combout\);

-- Location: MLABCELL_X21_Y37_N48
\VGA_Generator|Block_Generator|Mux0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|Mux0~16_combout\ = ( \VGA_Generator|Block_Generator|index[0]~2_combout\ & ( \VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(48) ) ) ) # ( 
-- !\VGA_Generator|Block_Generator|index[0]~2_combout\ & ( \VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(49) ) ) ) # ( \VGA_Generator|Block_Generator|index[0]~2_combout\ & ( 
-- !\VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(50) ) ) ) # ( !\VGA_Generator|Block_Generator|index[0]~2_combout\ & ( !\VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(51) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000110011001100110010101010101010101111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(49),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(50),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(48),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(51),
	datae => \VGA_Generator|Block_Generator|ALT_INV_index[0]~2_combout\,
	dataf => \VGA_Generator|Block_Generator|ALT_INV_index[1]~3_combout\,
	combout => \VGA_Generator|Block_Generator|Mux0~16_combout\);

-- Location: LABCELL_X29_Y41_N48
\VGA_Generator|Block_Generator|Mux0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|Mux0~18_combout\ = ( \VGA_Generator|Block_Generator|Add3~5_sumout\ & ( \VGA_Generator|Block_Generator|Mux0~16_combout\ & ( (\VGA_Generator|Block_Generator|index~4_combout\ & (!\VGA_Generator|Block_Generator|Add3~1_sumout\ & 
-- \VGA_Generator|Block_Generator|Mux0~15_combout\)) ) ) ) # ( !\VGA_Generator|Block_Generator|Add3~5_sumout\ & ( \VGA_Generator|Block_Generator|Mux0~16_combout\ & ( (\VGA_Generator|Block_Generator|index~4_combout\ & 
-- ((!\VGA_Generator|Block_Generator|Add3~1_sumout\) # (\VGA_Generator|Block_Generator|Mux0~17_combout\))) ) ) ) # ( \VGA_Generator|Block_Generator|Add3~5_sumout\ & ( !\VGA_Generator|Block_Generator|Mux0~16_combout\ & ( 
-- (\VGA_Generator|Block_Generator|index~4_combout\ & (!\VGA_Generator|Block_Generator|Add3~1_sumout\ & \VGA_Generator|Block_Generator|Mux0~15_combout\)) ) ) ) # ( !\VGA_Generator|Block_Generator|Add3~5_sumout\ & ( 
-- !\VGA_Generator|Block_Generator|Mux0~16_combout\ & ( (\VGA_Generator|Block_Generator|index~4_combout\ & (\VGA_Generator|Block_Generator|Mux0~17_combout\ & \VGA_Generator|Block_Generator|Add3~1_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000000101000001010001010100010000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Block_Generator|ALT_INV_index~4_combout\,
	datab => \VGA_Generator|Block_Generator|ALT_INV_Mux0~17_combout\,
	datac => \VGA_Generator|Block_Generator|ALT_INV_Add3~1_sumout\,
	datad => \VGA_Generator|Block_Generator|ALT_INV_Mux0~15_combout\,
	datae => \VGA_Generator|Block_Generator|ALT_INV_Add3~5_sumout\,
	dataf => \VGA_Generator|Block_Generator|ALT_INV_Mux0~16_combout\,
	combout => \VGA_Generator|Block_Generator|Mux0~18_combout\);

-- Location: LABCELL_X29_Y42_N42
\VGA_Generator|Block_Generator|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|Add0~1_combout\ = ( \VGA_Generator|VGA|Add0~17_sumout\ & ( \VGA_Generator|VGA|LessThan0~0_combout\ ) ) # ( !\VGA_Generator|VGA|Add0~17_sumout\ & ( \VGA_Generator|VGA|LessThan0~0_combout\ ) ) # ( 
-- \VGA_Generator|VGA|Add0~17_sumout\ & ( !\VGA_Generator|VGA|LessThan0~0_combout\ & ( ((!\VGA_Generator|VGA|Add0~13_sumout\ & (!\VGA_Generator|VGA|Add0~1_sumout\ & !\VGA_Generator|VGA|Add0~5_sumout\))) # (\VGA_Generator|VGA|LessThan1~2_combout\) ) ) ) # ( 
-- !\VGA_Generator|VGA|Add0~17_sumout\ & ( !\VGA_Generator|VGA|LessThan0~0_combout\ & ( (((\VGA_Generator|VGA|Add0~5_sumout\) # (\VGA_Generator|VGA|Add0~1_sumout\)) # (\VGA_Generator|VGA|Add0~13_sumout\)) # (\VGA_Generator|VGA|LessThan1~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111111111111110101010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_LessThan1~2_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_Add0~13_sumout\,
	datac => \VGA_Generator|VGA|ALT_INV_Add0~1_sumout\,
	datad => \VGA_Generator|VGA|ALT_INV_Add0~5_sumout\,
	datae => \VGA_Generator|VGA|ALT_INV_Add0~17_sumout\,
	dataf => \VGA_Generator|VGA|ALT_INV_LessThan0~0_combout\,
	combout => \VGA_Generator|Block_Generator|Add0~1_combout\);

-- Location: LABCELL_X29_Y42_N0
\VGA_Generator|Block_Generator|Add2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|Add2~0_combout\ = ( \VGA_Generator|VGA|Add0~17_sumout\ & ( !\VGA_Generator|VGA|LessThan0~0_combout\ & ( (!\VGA_Generator|VGA|LessThan1~2_combout\ & ((!\VGA_Generator|VGA|Add0~13_sumout\ & (!\VGA_Generator|VGA|Add0~1_sumout\ 
-- $ (\VGA_Generator|VGA|Add0~5_sumout\))) # (\VGA_Generator|VGA|Add0~13_sumout\ & (!\VGA_Generator|VGA|Add0~1_sumout\ & \VGA_Generator|VGA|Add0~5_sumout\)))) ) ) ) # ( !\VGA_Generator|VGA|Add0~17_sumout\ & ( !\VGA_Generator|VGA|LessThan0~0_combout\ & ( 
-- (!\VGA_Generator|VGA|LessThan1~2_combout\ & ((!\VGA_Generator|VGA|Add0~13_sumout\ & (!\VGA_Generator|VGA|Add0~1_sumout\ $ (!\VGA_Generator|VGA|Add0~5_sumout\))) # (\VGA_Generator|VGA|Add0~13_sumout\ & ((!\VGA_Generator|VGA|Add0~5_sumout\) # 
-- (\VGA_Generator|VGA|Add0~1_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101010000010100000000010100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_LessThan1~2_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_Add0~13_sumout\,
	datac => \VGA_Generator|VGA|ALT_INV_Add0~1_sumout\,
	datad => \VGA_Generator|VGA|ALT_INV_Add0~5_sumout\,
	datae => \VGA_Generator|VGA|ALT_INV_Add0~17_sumout\,
	dataf => \VGA_Generator|VGA|ALT_INV_LessThan0~0_combout\,
	combout => \VGA_Generator|Block_Generator|Add2~0_combout\);

-- Location: LABCELL_X29_Y41_N24
\VGA_Generator|Block_Generator|Add3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|Add3~9_sumout\ = SUM(( !\VGA_Generator|Block_Generator|Add2~0_combout\ ) + ( GND ) + ( \VGA_Generator|Block_Generator|Add3~6\ ))
-- \VGA_Generator|Block_Generator|Add3~10\ = CARRY(( !\VGA_Generator|Block_Generator|Add2~0_combout\ ) + ( GND ) + ( \VGA_Generator|Block_Generator|Add3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|Block_Generator|ALT_INV_Add2~0_combout\,
	cin => \VGA_Generator|Block_Generator|Add3~6\,
	sumout => \VGA_Generator|Block_Generator|Add3~9_sumout\,
	cout => \VGA_Generator|Block_Generator|Add3~10\);

-- Location: LABCELL_X29_Y41_N27
\VGA_Generator|Block_Generator|Add3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|Add3~13_sumout\ = SUM(( GND ) + ( (!\VGA_Generator|Block_Generator|Add0~0_combout\ & (\VGA_Generator|Block_Generator|Add0~1_combout\ & (!\VGA_Generator|VGA|row[4]~0_combout\ $ (\VGA_Generator|VGA|row[5]~7_combout\)))) # 
-- (\VGA_Generator|Block_Generator|Add0~0_combout\ & (((!\VGA_Generator|Block_Generator|Add0~1_combout\)))) ) + ( \VGA_Generator|Block_Generator|Add3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110001111100101100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_row[4]~0_combout\,
	datab => \VGA_Generator|Block_Generator|ALT_INV_Add0~0_combout\,
	datac => \VGA_Generator|Block_Generator|ALT_INV_Add0~1_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_row[5]~7_combout\,
	cin => \VGA_Generator|Block_Generator|Add3~10\,
	sumout => \VGA_Generator|Block_Generator|Add3~13_sumout\);

-- Location: LABCELL_X24_Y42_N33
\VGA_Generator|Block_Generator|Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|Mux0~3_combout\ = ( \VGA_Generator|Block_Generator|index[0]~2_combout\ & ( \VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(12) ) ) ) # ( 
-- !\VGA_Generator|Block_Generator|index[0]~2_combout\ & ( \VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(13) ) ) ) # ( \VGA_Generator|Block_Generator|index[0]~2_combout\ & ( 
-- !\VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(14) ) ) ) # ( !\VGA_Generator|Block_Generator|index[0]~2_combout\ & ( !\VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(15) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000101010101010101011001100110011001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(14),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(13),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(15),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(12),
	datae => \VGA_Generator|Block_Generator|ALT_INV_index[0]~2_combout\,
	dataf => \VGA_Generator|Block_Generator|ALT_INV_index[1]~3_combout\,
	combout => \VGA_Generator|Block_Generator|Mux0~3_combout\);

-- Location: LABCELL_X24_Y42_N51
\VGA_Generator|Block_Generator|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|Mux0~0_combout\ = ( \VGA_Generator|Block_Generator|index[0]~2_combout\ & ( \VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(0) ) ) ) # ( 
-- !\VGA_Generator|Block_Generator|index[0]~2_combout\ & ( \VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(1) ) ) ) # ( \VGA_Generator|Block_Generator|index[0]~2_combout\ & ( 
-- !\VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(2) ) ) ) # ( !\VGA_Generator|Block_Generator|index[0]~2_combout\ & ( !\VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111111110000000010101010101010101111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(1),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(3),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(0),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(2),
	datae => \VGA_Generator|Block_Generator|ALT_INV_index[0]~2_combout\,
	dataf => \VGA_Generator|Block_Generator|ALT_INV_index[1]~3_combout\,
	combout => \VGA_Generator|Block_Generator|Mux0~0_combout\);

-- Location: LABCELL_X24_Y42_N39
\VGA_Generator|Block_Generator|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|Mux0~2_combout\ = ( \VGA_Generator|Block_Generator|index[0]~2_combout\ & ( \VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(8) ) ) ) # ( 
-- !\VGA_Generator|Block_Generator|index[0]~2_combout\ & ( \VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(9) ) ) ) # ( \VGA_Generator|Block_Generator|index[0]~2_combout\ & ( 
-- !\VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(10) ) ) ) # ( !\VGA_Generator|Block_Generator|index[0]~2_combout\ & ( !\VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(11) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000110011001100110011111111000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(8),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(10),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(11),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(9),
	datae => \VGA_Generator|Block_Generator|ALT_INV_index[0]~2_combout\,
	dataf => \VGA_Generator|Block_Generator|ALT_INV_index[1]~3_combout\,
	combout => \VGA_Generator|Block_Generator|Mux0~2_combout\);

-- Location: LABCELL_X24_Y42_N21
\VGA_Generator|Block_Generator|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|Mux0~1_combout\ = ( \VGA_Generator|Block_Generator|index[0]~2_combout\ & ( \VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(4) ) ) ) # ( 
-- !\VGA_Generator|Block_Generator|index[0]~2_combout\ & ( \VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(5) ) ) ) # ( \VGA_Generator|Block_Generator|index[0]~2_combout\ & ( 
-- !\VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(6) ) ) ) # ( !\VGA_Generator|Block_Generator|index[0]~2_combout\ & ( !\VGA_Generator|Block_Generator|index[1]~3_combout\ & ( !\Update_Blocks|blocks_buffer\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111100001111000010101010101010101111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_blocks_buffer\(5),
	datab => \Update_Blocks|ALT_INV_blocks_buffer\(7),
	datac => \Update_Blocks|ALT_INV_blocks_buffer\(6),
	datad => \Update_Blocks|ALT_INV_blocks_buffer\(4),
	datae => \VGA_Generator|Block_Generator|ALT_INV_index[0]~2_combout\,
	dataf => \VGA_Generator|Block_Generator|ALT_INV_index[1]~3_combout\,
	combout => \VGA_Generator|Block_Generator|Mux0~1_combout\);

-- Location: LABCELL_X24_Y42_N12
\VGA_Generator|Block_Generator|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|Mux0~4_combout\ = ( \VGA_Generator|Block_Generator|Mux0~1_combout\ & ( \VGA_Generator|Block_Generator|index[2]~5_combout\ & ( (!\VGA_Generator|Block_Generator|index[3]~6_combout\ & 
-- ((\VGA_Generator|Block_Generator|Mux0~2_combout\))) # (\VGA_Generator|Block_Generator|index[3]~6_combout\ & (\VGA_Generator|Block_Generator|Mux0~0_combout\)) ) ) ) # ( !\VGA_Generator|Block_Generator|Mux0~1_combout\ & ( 
-- \VGA_Generator|Block_Generator|index[2]~5_combout\ & ( (!\VGA_Generator|Block_Generator|index[3]~6_combout\ & ((\VGA_Generator|Block_Generator|Mux0~2_combout\))) # (\VGA_Generator|Block_Generator|index[3]~6_combout\ & 
-- (\VGA_Generator|Block_Generator|Mux0~0_combout\)) ) ) ) # ( \VGA_Generator|Block_Generator|Mux0~1_combout\ & ( !\VGA_Generator|Block_Generator|index[2]~5_combout\ & ( (\VGA_Generator|Block_Generator|index[3]~6_combout\) # 
-- (\VGA_Generator|Block_Generator|Mux0~3_combout\) ) ) ) # ( !\VGA_Generator|Block_Generator|Mux0~1_combout\ & ( !\VGA_Generator|Block_Generator|index[2]~5_combout\ & ( (\VGA_Generator|Block_Generator|Mux0~3_combout\ & 
-- !\VGA_Generator|Block_Generator|index[3]~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Block_Generator|ALT_INV_Mux0~3_combout\,
	datab => \VGA_Generator|Block_Generator|ALT_INV_index[3]~6_combout\,
	datac => \VGA_Generator|Block_Generator|ALT_INV_Mux0~0_combout\,
	datad => \VGA_Generator|Block_Generator|ALT_INV_Mux0~2_combout\,
	datae => \VGA_Generator|Block_Generator|ALT_INV_Mux0~1_combout\,
	dataf => \VGA_Generator|Block_Generator|ALT_INV_index[2]~5_combout\,
	combout => \VGA_Generator|Block_Generator|Mux0~4_combout\);

-- Location: LABCELL_X29_Y41_N36
\VGA_Generator|Block_Generator|Mux0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|Mux0~19_combout\ = ( !\VGA_Generator|Block_Generator|Add3~13_sumout\ & ( (!\VGA_Generator|Block_Generator|index~4_combout\ & ((((\VGA_Generator|Block_Generator|Mux0~18_combout\))))) # 
-- (\VGA_Generator|Block_Generator|index~4_combout\ & (((!\VGA_Generator|Block_Generator|Add3~9_sumout\ & ((\VGA_Generator|Block_Generator|Mux0~4_combout\))) # (\VGA_Generator|Block_Generator|Add3~9_sumout\ & 
-- (\VGA_Generator|Block_Generator|Mux0~9_combout\))))) ) ) # ( \VGA_Generator|Block_Generator|Add3~13_sumout\ & ( (!\VGA_Generator|Block_Generator|index~4_combout\ & ((((\VGA_Generator|Block_Generator|Mux0~18_combout\))))) # 
-- (\VGA_Generator|Block_Generator|index~4_combout\ & (((!\VGA_Generator|Block_Generator|Add3~9_sumout\ & (\VGA_Generator|Block_Generator|Mux0~14_combout\)) # (\VGA_Generator|Block_Generator|Add3~9_sumout\ & 
-- ((\VGA_Generator|Block_Generator|Mux0~18_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010110101111000001011010111100010001101110110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Block_Generator|ALT_INV_index~4_combout\,
	datab => \VGA_Generator|Block_Generator|ALT_INV_Mux0~9_combout\,
	datac => \VGA_Generator|Block_Generator|ALT_INV_Mux0~14_combout\,
	datad => \VGA_Generator|Block_Generator|ALT_INV_Mux0~18_combout\,
	datae => \VGA_Generator|Block_Generator|ALT_INV_Add3~13_sumout\,
	dataf => \VGA_Generator|Block_Generator|ALT_INV_Add3~9_sumout\,
	datag => \VGA_Generator|Block_Generator|ALT_INV_Mux0~4_combout\,
	combout => \VGA_Generator|Block_Generator|Mux0~19_combout\);

-- Location: LABCELL_X29_Y41_N33
\VGA_Generator|Block_Generator|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|Equal0~0_combout\ = ( !\VGA_Generator|Block_Generator|index[1]~3_combout\ & ( (!\VGA_Generator|Block_Generator|index[0]~2_combout\ & ((!\VGA_Generator|Block_Generator|index~4_combout\) # 
-- (\VGA_Generator|Block_Generator|Add3~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001010000111100000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Block_Generator|ALT_INV_Add3~1_sumout\,
	datac => \VGA_Generator|Block_Generator|ALT_INV_index[0]~2_combout\,
	datad => \VGA_Generator|Block_Generator|ALT_INV_index~4_combout\,
	dataf => \VGA_Generator|Block_Generator|ALT_INV_index[1]~3_combout\,
	combout => \VGA_Generator|Block_Generator|Equal0~0_combout\);

-- Location: LABCELL_X29_Y41_N42
\VGA_Generator|Block_Generator|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|Equal0~1_combout\ = ( \VGA_Generator|Block_Generator|Equal0~0_combout\ & ( (!\VGA_Generator|Block_Generator|index~4_combout\) # ((\VGA_Generator|Block_Generator|Add3~9_sumout\ & (\VGA_Generator|Block_Generator|Add3~5_sumout\ 
-- & \VGA_Generator|Block_Generator|Add3~13_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100011111000011110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Block_Generator|ALT_INV_Add3~9_sumout\,
	datab => \VGA_Generator|Block_Generator|ALT_INV_Add3~5_sumout\,
	datac => \VGA_Generator|Block_Generator|ALT_INV_index~4_combout\,
	datad => \VGA_Generator|Block_Generator|ALT_INV_Add3~13_sumout\,
	dataf => \VGA_Generator|Block_Generator|ALT_INV_Equal0~0_combout\,
	combout => \VGA_Generator|Block_Generator|Equal0~1_combout\);

-- Location: LABCELL_X29_Y41_N0
\VGA_Generator|r[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|r[0]~0_combout\ = ( \VGA_Generator|Block_Generator|Add3~9_sumout\ & ( (\VGA_Generator|Block_Generator|Add3~5_sumout\ & (!\VGA_Generator|Block_Generator|Add3~13_sumout\ & \VGA_Generator|Block_Generator|index~4_combout\)) ) ) # ( 
-- !\VGA_Generator|Block_Generator|Add3~9_sumout\ & ( (\VGA_Generator|Block_Generator|Add3~13_sumout\ & \VGA_Generator|Block_Generator|index~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Block_Generator|ALT_INV_Add3~5_sumout\,
	datab => \VGA_Generator|Block_Generator|ALT_INV_Add3~13_sumout\,
	datac => \VGA_Generator|Block_Generator|ALT_INV_index~4_combout\,
	dataf => \VGA_Generator|Block_Generator|ALT_INV_Add3~9_sumout\,
	combout => \VGA_Generator|r[0]~0_combout\);

-- Location: MLABCELL_X28_Y41_N24
\VGA_Generator|r[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|r[0]~1_combout\ = ( !\VGA_Generator|r[0]~0_combout\ & ( (\VGA_Generator|Block_Generator|show_bit~1_combout\ & (\VGA_Generator|Block_Generator|Mux0~19_combout\ & !\VGA_Generator|Block_Generator|Equal0~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Block_Generator|ALT_INV_show_bit~1_combout\,
	datab => \VGA_Generator|Block_Generator|ALT_INV_Mux0~19_combout\,
	datad => \VGA_Generator|Block_Generator|ALT_INV_Equal0~1_combout\,
	dataf => \VGA_Generator|ALT_INV_r[0]~0_combout\,
	combout => \VGA_Generator|r[0]~1_combout\);

-- Location: LABCELL_X29_Y42_N36
\VGA_Generator|Paddle_Generator|LessThan1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Paddle_Generator|LessThan1~1_combout\ = ( !\VGA_Generator|VGA|Add0~17_sumout\ & ( !\VGA_Generator|VGA|Add0~5_sumout\ & ( (!\VGA_Generator|VGA|Add0~1_sumout\ & (!\VGA_Generator|VGA|LessThan0~0_combout\ & 
-- (!\VGA_Generator|VGA|LessThan1~2_combout\ & !\VGA_Generator|VGA|Add0~21_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_Add0~1_sumout\,
	datab => \VGA_Generator|VGA|ALT_INV_LessThan0~0_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_LessThan1~2_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_Add0~21_sumout\,
	datae => \VGA_Generator|VGA|ALT_INV_Add0~17_sumout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add0~5_sumout\,
	combout => \VGA_Generator|Paddle_Generator|LessThan1~1_combout\);

-- Location: MLABCELL_X28_Y40_N30
\VGA_Generator|Wall_Generator|rgb[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Wall_Generator|rgb[0]~0_combout\ = ( \VGA_Generator|VGA|column[9]~2_combout\ & ( \rtl~60_combout\ & ( (\VGA_Generator|Text_Generator|Mux4~0_combout\ & !\VGA_Generator|VGA|column[8]~1_combout\) ) ) ) # ( 
-- !\VGA_Generator|VGA|column[9]~2_combout\ & ( \rtl~60_combout\ & ( (!\VGA_Generator|Text_Generator|Mux4~0_combout\ & \VGA_Generator|VGA|column[8]~1_combout\) ) ) ) # ( !\VGA_Generator|VGA|column[9]~2_combout\ & ( !\rtl~60_combout\ & ( 
-- \VGA_Generator|VGA|column[8]~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001010000010100101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_Mux4~0_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[8]~1_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_column[9]~2_combout\,
	dataf => \ALT_INV_rtl~60_combout\,
	combout => \VGA_Generator|Wall_Generator|rgb[0]~0_combout\);

-- Location: MLABCELL_X28_Y40_N36
\VGA_Generator|Wall_Generator|rgb[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Wall_Generator|rgb[0]~1_combout\ = ( \VGA_Generator|Wall_Generator|rgb[0]~0_combout\ & ( (\VGA_Generator|Block_Generator|index~0_combout\) # (\VGA_Generator|Paddle_Generator|LessThan1~1_combout\) ) ) # ( 
-- !\VGA_Generator|Wall_Generator|rgb[0]~0_combout\ & ( (\VGA_Generator|Paddle_Generator|LessThan0~0_combout\ & (\VGA_Generator|Paddle_Generator|LessThan1~0_combout\ & \VGA_Generator|Block_Generator|index~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Paddle_Generator|ALT_INV_LessThan0~0_combout\,
	datab => \VGA_Generator|Paddle_Generator|ALT_INV_LessThan1~0_combout\,
	datac => \VGA_Generator|Paddle_Generator|ALT_INV_LessThan1~1_combout\,
	datad => \VGA_Generator|Block_Generator|ALT_INV_index~0_combout\,
	dataf => \VGA_Generator|Wall_Generator|ALT_INV_rgb[0]~0_combout\,
	combout => \VGA_Generator|Wall_Generator|rgb[0]~1_combout\);

-- Location: FF_X28_Y41_N2
\VGA_Generator|reg1|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|VGA|column[3]~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|reg1|dffs\(2));

-- Location: FF_X27_Y40_N52
\VGA_Generator|reg2|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|VGA|row[1]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|reg2|dffs\(0));

-- Location: FF_X27_Y40_N34
\VGA_Generator|reg2|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|VGA|row[2]~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|reg2|dffs\(1));

-- Location: FF_X27_Y40_N46
\VGA_Generator|reg2|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|VGA|row[3]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|reg2|dffs\(2));

-- Location: FF_X27_Y40_N22
\VGA_Generator|reg2|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|VGA|row[4]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|reg2|dffs\(3));

-- Location: LABCELL_X29_Y38_N54
\game_state.s_playing~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \game_state.s_playing~0_combout\ = ( !\enable_rst~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_enable_rst~0_combout\,
	combout => \game_state.s_playing~0_combout\);

-- Location: LABCELL_X30_Y38_N21
\game_state.s_playing~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \game_state.s_playing~feeder_combout\ = ( \game_state.s_playing~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_game_state.s_playing~0_combout\,
	combout => \game_state.s_playing~feeder_combout\);

-- Location: FF_X30_Y38_N23
\game_state.s_playing\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \game_state.s_playing~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_state.s_playing~q\);

-- Location: LABCELL_X30_Y37_N36
\game_state_internal~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \game_state_internal~19_combout\ = ( \game_state_internal.s_game_won~q\ & ( !\game_over~q\ ) ) # ( !\game_state_internal.s_game_won~q\ & ( (\game_won~q\ & !\game_over~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_game_won~q\,
	datab => \ALT_INV_game_over~q\,
	dataf => \ALT_INV_game_state_internal.s_game_won~q\,
	combout => \game_state_internal~19_combout\);

-- Location: LABCELL_X30_Y37_N9
\game_state_internal~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \game_state_internal~20_combout\ = ( \enable_rst~q\ & ( (!\rst~combout\ & (!\level_cleared~q\ & \game_state_internal~19_combout\)) ) ) # ( !\enable_rst~q\ & ( (!\pause~input_o\ & (!\rst~combout\ & (!\level_cleared~q\ & \game_state_internal~19_combout\))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_pause~input_o\,
	datab => \ALT_INV_rst~combout\,
	datac => \ALT_INV_level_cleared~q\,
	datad => \ALT_INV_game_state_internal~19_combout\,
	dataf => \ALT_INV_enable_rst~q\,
	combout => \game_state_internal~20_combout\);

-- Location: FF_X30_Y37_N11
\game_state_internal.s_game_won\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \game_state_internal~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_state_internal.s_game_won~q\);

-- Location: LABCELL_X30_Y37_N15
\game_state~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \game_state~11_combout\ = ( !\enable_rst~0_combout\ & ( \game_state_internal.s_game_won~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_game_state_internal.s_game_won~q\,
	dataf => \ALT_INV_enable_rst~0_combout\,
	combout => \game_state~11_combout\);

-- Location: FF_X30_Y37_N17
\game_state.s_game_won\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \game_state~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_state.s_game_won~q\);

-- Location: LABCELL_X30_Y37_N27
\game_state_internal~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \game_state_internal~18_combout\ = ( \enable_rst~q\ & ( (!\rst~combout\ & (!\level_cleared~q\ & \game_over~q\)) ) ) # ( !\enable_rst~q\ & ( (!\rst~combout\ & (!\level_cleared~q\ & (\game_over~q\ & !\pause~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst~combout\,
	datab => \ALT_INV_level_cleared~q\,
	datac => \ALT_INV_game_over~q\,
	datad => \ALT_INV_pause~input_o\,
	dataf => \ALT_INV_enable_rst~q\,
	combout => \game_state_internal~18_combout\);

-- Location: LABCELL_X30_Y37_N12
\game_state_internal~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \game_state_internal~17_combout\ = ( \enable_rst~q\ & ( ((!\game_state_internal~14_combout\) # (!\rst_n~input_o\)) # (\startup~q\) ) ) # ( !\enable_rst~q\ & ( ((!\game_state_internal~14_combout\) # ((!\rst_n~input_o\) # (\pause~input_o\))) # (\startup~q\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111011111111111111101111111111111110111011111111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_startup~q\,
	datab => \ALT_INV_game_state_internal~14_combout\,
	datac => \ALT_INV_pause~input_o\,
	datad => \ALT_INV_rst_n~input_o\,
	dataf => \ALT_INV_enable_rst~q\,
	combout => \game_state_internal~17_combout\);

-- Location: FF_X30_Y37_N28
\game_state_internal.s_game_over\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \game_state_internal~18_combout\,
	ena => \game_state_internal~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_state_internal.s_game_over~q\);

-- Location: LABCELL_X30_Y37_N0
\game_state~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \game_state~9_combout\ = ( \game_state_internal.s_game_over~q\ & ( !\enable_rst~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_enable_rst~0_combout\,
	dataf => \ALT_INV_game_state_internal.s_game_over~q\,
	combout => \game_state~9_combout\);

-- Location: FF_X30_Y37_N2
\game_state.s_game_over\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \game_state~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_state.s_game_over~q\);

-- Location: LABCELL_X33_Y39_N18
\VGA_Generator|Text_Generator|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux17~0_combout\ = ( \VGA_Generator|VGA|column[5]~4_combout\ & ( (\game_state.s_playing~q\ & (\VGA_Generator|VGA|column[6]~10_combout\ & !\game_state.s_game_won~q\)) ) ) # ( !\VGA_Generator|VGA|column[5]~4_combout\ & ( 
-- \game_state.s_game_over~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_game_state.s_playing~q\,
	datab => \VGA_Generator|VGA|ALT_INV_column[6]~10_combout\,
	datac => \ALT_INV_game_state.s_game_won~q\,
	datad => \ALT_INV_game_state.s_game_over~q\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[5]~4_combout\,
	combout => \VGA_Generator|Text_Generator|Mux17~0_combout\);

-- Location: LABCELL_X30_Y37_N45
\game_state_internal.s_paused~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \game_state_internal.s_paused~0_combout\ = ( \enable_rst~q\ & ( ((!\game_state_internal~14_combout\) # (\game_state_internal.s_paused~q\)) # (\rst~combout\) ) ) # ( !\enable_rst~q\ & ( (!\pause~input_o\ & (((!\game_state_internal~14_combout\) # 
-- (\game_state_internal.s_paused~q\)) # (\rst~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001010101010101000101010101011110011111111111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_pause~input_o\,
	datab => \ALT_INV_rst~combout\,
	datac => \ALT_INV_game_state_internal~14_combout\,
	datad => \ALT_INV_game_state_internal.s_paused~q\,
	dataf => \ALT_INV_enable_rst~q\,
	combout => \game_state_internal.s_paused~0_combout\);

-- Location: FF_X30_Y37_N46
\game_state_internal.s_paused\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \game_state_internal.s_paused~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_state_internal.s_paused~q\);

-- Location: LABCELL_X30_Y37_N42
\game_state~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \game_state~12_combout\ = ( !\game_state_internal.s_paused~q\ & ( !\enable_rst~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_enable_rst~0_combout\,
	dataf => \ALT_INV_game_state_internal.s_paused~q\,
	combout => \game_state~12_combout\);

-- Location: FF_X30_Y37_N44
\game_state.s_paused\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \game_state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_state.s_paused~q\);

-- Location: LABCELL_X30_Y38_N27
\game_state~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \game_state~10_combout\ = ( \game_state_internal.s_reset~q\ & ( !\enable_rst~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_enable_rst~0_combout\,
	dataf => \ALT_INV_game_state_internal.s_reset~q\,
	combout => \game_state~10_combout\);

-- Location: FF_X30_Y38_N29
\game_state.s_reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \game_state~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_state.s_reset~q\);

-- Location: MLABCELL_X34_Y39_N24
\VGA_Generator|Text_Generator|Mux17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux17~1_combout\ = ( !\game_state.s_game_over~q\ & ( (\game_state.s_playing~q\ & !\game_state.s_reset~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000000000000000000000110000001100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_game_state.s_playing~q\,
	datac => \ALT_INV_game_state.s_reset~q\,
	datae => \ALT_INV_game_state.s_game_over~q\,
	combout => \VGA_Generator|Text_Generator|Mux17~1_combout\);

-- Location: LABCELL_X30_Y37_N24
\game_state_internal~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \game_state_internal~16_combout\ = ( \enable_rst~q\ & ( (!\rst~combout\ & \level_cleared~q\) ) ) # ( !\enable_rst~q\ & ( (!\rst~combout\ & (\level_cleared~q\ & !\pause~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst~combout\,
	datab => \ALT_INV_level_cleared~q\,
	datac => \ALT_INV_pause~input_o\,
	dataf => \ALT_INV_enable_rst~q\,
	combout => \game_state_internal~16_combout\);

-- Location: FF_X30_Y37_N25
\game_state_internal.s_level_cleared\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \game_state_internal~16_combout\,
	ena => \game_state_internal~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_state_internal.s_level_cleared~q\);

-- Location: LABCELL_X30_Y39_N21
\game_state~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \game_state~8_combout\ = (\game_state_internal.s_level_cleared~q\ & !\enable_rst~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_game_state_internal.s_level_cleared~q\,
	datad => \ALT_INV_enable_rst~0_combout\,
	combout => \game_state~8_combout\);

-- Location: FF_X30_Y39_N23
\game_state.s_level_cleared\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \game_state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_state.s_level_cleared~q\);

-- Location: LABCELL_X33_Y39_N21
\VGA_Generator|Text_Generator|WideOr5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|WideOr5~0_combout\ = ( !\game_state.s_level_cleared~q\ & ( !\game_state.s_reset~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_game_state.s_reset~q\,
	dataf => \ALT_INV_game_state.s_level_cleared~q\,
	combout => \VGA_Generator|Text_Generator|WideOr5~0_combout\);

-- Location: LABCELL_X33_Y39_N36
\VGA_Generator|Text_Generator|Mux17~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux17~2_combout\ = ( \VGA_Generator|Text_Generator|WideOr5~0_combout\ & ( \VGA_Generator|VGA|column[5]~4_combout\ & ( (!\VGA_Generator|VGA|column[4]~3_combout\ & (\VGA_Generator|VGA|column[6]~10_combout\ & 
-- \VGA_Generator|Text_Generator|Mux17~1_combout\)) ) ) ) # ( !\VGA_Generator|Text_Generator|WideOr5~0_combout\ & ( \VGA_Generator|VGA|column[5]~4_combout\ & ( (!\VGA_Generator|VGA|column[4]~3_combout\ & (\VGA_Generator|VGA|column[6]~10_combout\ & 
-- \VGA_Generator|Text_Generator|Mux17~1_combout\)) ) ) ) # ( \VGA_Generator|Text_Generator|WideOr5~0_combout\ & ( !\VGA_Generator|VGA|column[5]~4_combout\ & ( (!\VGA_Generator|VGA|column[6]~10_combout\ & (!\VGA_Generator|VGA|column[4]~3_combout\ & 
-- ((\VGA_Generator|Text_Generator|Mux17~1_combout\)))) # (\VGA_Generator|VGA|column[6]~10_combout\ & (((\game_state.s_paused~q\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|WideOr5~0_combout\ & ( !\VGA_Generator|VGA|column[5]~4_combout\ & ( 
-- (!\VGA_Generator|VGA|column[4]~3_combout\ & (((\VGA_Generator|Text_Generator|Mux17~1_combout\) # (\VGA_Generator|VGA|column[6]~10_combout\)))) # (\VGA_Generator|VGA|column[4]~3_combout\ & (\game_state.s_paused~q\ & 
-- (\VGA_Generator|VGA|column[6]~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101110101011000000111010001100000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	datab => \ALT_INV_game_state.s_paused~q\,
	datac => \VGA_Generator|VGA|ALT_INV_column[6]~10_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_Mux17~1_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_WideOr5~0_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[5]~4_combout\,
	combout => \VGA_Generator|Text_Generator|Mux17~2_combout\);

-- Location: LABCELL_X33_Y39_N0
\VGA_Generator|Text_Generator|Mux17~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux17~5_combout\ = ( !\VGA_Generator|VGA|column[4]~3_combout\ & ( ((!\VGA_Generator|VGA|column[5]~4_combout\ & (((\game_state.s_level_cleared~q\)))) # (\VGA_Generator|VGA|column[5]~4_combout\ & (((\game_state.s_game_won~q\)) 
-- # (\game_state.s_reset~q\)))) # (\game_state.s_game_over~q\) ) ) # ( \VGA_Generator|VGA|column[4]~3_combout\ & ( (!\VGA_Generator|VGA|column[5]~4_combout\ & ((((\game_state.s_level_cleared~q\))) # (\game_state.s_game_over~q\))) # 
-- (\VGA_Generator|VGA|column[5]~4_combout\ & (((!\game_state.s_reset~q\ & (\game_state.s_playing~q\ & !\game_state.s_level_cleared~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010101111111010101010000110011111111011111111111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_game_state.s_game_over~q\,
	datab => \ALT_INV_game_state.s_reset~q\,
	datac => \ALT_INV_game_state.s_playing~q\,
	datad => \VGA_Generator|VGA|ALT_INV_column[5]~4_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	dataf => \ALT_INV_game_state.s_level_cleared~q\,
	datag => \ALT_INV_game_state.s_game_won~q\,
	combout => \VGA_Generator|Text_Generator|Mux17~5_combout\);

-- Location: LABCELL_X33_Y39_N42
\VGA_Generator|Text_Generator|Mux17~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux17~3_combout\ = ( \VGA_Generator|Text_Generator|Mux17~5_combout\ & ( \VGA_Generator|VGA|column[7]~9_combout\ & ( ((\VGA_Generator|Text_Generator|Mux17~0_combout\ & \VGA_Generator|VGA|column[4]~3_combout\)) # 
-- (\VGA_Generator|Text_Generator|Mux17~2_combout\) ) ) ) # ( !\VGA_Generator|Text_Generator|Mux17~5_combout\ & ( \VGA_Generator|VGA|column[7]~9_combout\ & ( ((\VGA_Generator|Text_Generator|Mux17~0_combout\ & \VGA_Generator|VGA|column[4]~3_combout\)) # 
-- (\VGA_Generator|Text_Generator|Mux17~2_combout\) ) ) ) # ( \VGA_Generator|Text_Generator|Mux17~5_combout\ & ( !\VGA_Generator|VGA|column[7]~9_combout\ & ( !\VGA_Generator|VGA|column[6]~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_Mux17~0_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[6]~10_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_Mux17~2_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_Mux17~5_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[7]~9_combout\,
	combout => \VGA_Generator|Text_Generator|Mux17~3_combout\);

-- Location: LABCELL_X30_Y40_N0
\VGA_Generator|Text_Generator|Mux6~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux6~3_combout\ = ( !\VGA_Generator|VGA|column[5]~4_combout\ & ( life(0) & ( (\VGA_Generator|VGA|column[9]~2_combout\ & ((!life(2)) # (life(1)))) ) ) ) # ( !\VGA_Generator|VGA|column[5]~4_combout\ & ( !life(0) & ( 
-- (\VGA_Generator|VGA|column[9]~2_combout\ & (((!life(2)) # (\VGA_Generator|VGA|column[4]~3_combout\)) # (life(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000101010101000000000000000001010001010100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[9]~2_combout\,
	datab => ALT_INV_life(1),
	datac => ALT_INV_life(2),
	datad => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_column[5]~4_combout\,
	dataf => ALT_INV_life(0),
	combout => \VGA_Generator|Text_Generator|Mux6~3_combout\);

-- Location: LABCELL_X30_Y40_N54
\rtl~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~15_combout\ = ( \VGA_Generator|VGA|column[5]~4_combout\ & ( life(0) & ( (\VGA_Generator|VGA|column[9]~2_combout\ & !life(2)) ) ) ) # ( !\VGA_Generator|VGA|column[5]~4_combout\ & ( life(0) & ( (\VGA_Generator|VGA|column[9]~2_combout\ & (life(1) & 
-- !life(2))) ) ) ) # ( \VGA_Generator|VGA|column[5]~4_combout\ & ( !life(0) & ( (\VGA_Generator|VGA|column[9]~2_combout\ & ((!life(2)) # ((life(1) & \VGA_Generator|VGA|column[4]~3_combout\)))) ) ) ) # ( !\VGA_Generator|VGA|column[5]~4_combout\ & ( !life(0) 
-- & ( (\VGA_Generator|VGA|column[9]~2_combout\ & (!life(2) & ((\VGA_Generator|VGA|column[4]~3_combout\) # (life(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000001010000010100000101000100010000000100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[9]~2_combout\,
	datab => ALT_INV_life(1),
	datac => ALT_INV_life(2),
	datad => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_column[5]~4_combout\,
	dataf => ALT_INV_life(0),
	combout => \rtl~15_combout\);

-- Location: LABCELL_X12_Y41_N21
\Update_Blocks|points_per_block~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|points_per_block~4_combout\ = ( \Update_Blocks|Add18~5_sumout\ & ( (((!\Update_Blocks|Add18~1_sumout\ & !\Update_Blocks|Add18~13_sumout\)) # (\Update_Blocks|Add18~9_sumout\)) # (\Update_Blocks|block_index4[5]~0_combout\) ) ) # ( 
-- !\Update_Blocks|Add18~5_sumout\ & ( ((\Update_Blocks|Add18~13_sumout\ & \Update_Blocks|Add18~9_sumout\)) # (\Update_Blocks|block_index4[5]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100111111001100110011111110110011111111111011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add18~1_sumout\,
	datab => \Update_Blocks|ALT_INV_block_index4[5]~0_combout\,
	datac => \Update_Blocks|ALT_INV_Add18~13_sumout\,
	datad => \Update_Blocks|ALT_INV_Add18~9_sumout\,
	dataf => \Update_Blocks|ALT_INV_Add18~5_sumout\,
	combout => \Update_Blocks|points_per_block~4_combout\);

-- Location: MLABCELL_X21_Y41_N45
\Update_Blocks|points_per_block~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|points_per_block~5_combout\ = ( \Update_Blocks|Add16~9_sumout\ & ( ((\Update_Blocks|Add16~5_sumout\) # (\Update_Blocks|block_index3[5]~0_combout\)) # (\Update_Blocks|Add16~13_sumout\) ) ) # ( !\Update_Blocks|Add16~9_sumout\ & ( 
-- ((!\Update_Blocks|Add16~13_sumout\ & (!\Update_Blocks|Add16~1_sumout\ & \Update_Blocks|Add16~5_sumout\))) # (\Update_Blocks|block_index3[5]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110001111000011111000111101011111111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add16~13_sumout\,
	datab => \Update_Blocks|ALT_INV_Add16~1_sumout\,
	datac => \Update_Blocks|ALT_INV_block_index3[5]~0_combout\,
	datad => \Update_Blocks|ALT_INV_Add16~5_sumout\,
	dataf => \Update_Blocks|ALT_INV_Add16~9_sumout\,
	combout => \Update_Blocks|points_per_block~5_combout\);

-- Location: MLABCELL_X21_Y41_N6
\Update_Blocks|points_per_block~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|points_per_block~2_combout\ = ( \Update_Blocks|Add12~3_combout\ & ( (\Update_Blocks|Add12~2_combout\ & (\Update_Blocks|block_index2[1]~5_combout\ & ((\Update_Blocks|Add12~0_combout\) # (\Update_Blocks|Add12~1_combout\)))) ) ) # ( 
-- !\Update_Blocks|Add12~3_combout\ & ( (\Update_Blocks|block_index2[1]~5_combout\ & ((!\Update_Blocks|Add12~1_combout\ & (!\Update_Blocks|Add12~2_combout\)) # (\Update_Blocks|Add12~1_combout\ & (\Update_Blocks|Add12~2_combout\ & 
-- \Update_Blocks|Add12~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001001000010000000100100000001000000110000000100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add12~1_combout\,
	datab => \Update_Blocks|ALT_INV_Add12~2_combout\,
	datac => \Update_Blocks|ALT_INV_block_index2[1]~5_combout\,
	datad => \Update_Blocks|ALT_INV_Add12~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Add12~3_combout\,
	combout => \Update_Blocks|points_per_block~2_combout\);

-- Location: LABCELL_X17_Y41_N57
\Update_Blocks|block_index1[5]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|block_index1[5]~7_combout\ = (\Update_Blocks|block_index1[5]~1_combout\ & \Update_Blocks|Mux0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_block_index1[5]~1_combout\,
	datad => \Update_Blocks|ALT_INV_Mux0~4_combout\,
	combout => \Update_Blocks|block_index1[5]~7_combout\);

-- Location: MLABCELL_X21_Y41_N12
\Update_Blocks|score_accumulator~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|score_accumulator~2_combout\ = ( \Update_Blocks|score_accumulator~0_combout\ & ( \Update_Blocks|Update_Blocks~3_combout\ & ( (!\Update_Blocks|block_index1[5]~7_combout\) # ((!\Update_Blocks|Add9~1_combout\ & 
-- (\Update_Blocks|Add9~3_combout\)) # (\Update_Blocks|Add9~1_combout\ & ((!\Update_Blocks|Add9~3_combout\) # (!\Update_Blocks|Add9~2_combout\)))) ) ) ) # ( !\Update_Blocks|score_accumulator~0_combout\ & ( \Update_Blocks|Update_Blocks~3_combout\ & ( 
-- (!\Update_Blocks|Add9~1_combout\) # ((!\Update_Blocks|block_index1[5]~7_combout\) # ((!\Update_Blocks|Add9~3_combout\ & !\Update_Blocks|Add9~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111010101111111101110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add9~1_combout\,
	datab => \Update_Blocks|ALT_INV_Add9~3_combout\,
	datac => \Update_Blocks|ALT_INV_Add9~2_combout\,
	datad => \Update_Blocks|ALT_INV_block_index1[5]~7_combout\,
	datae => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Update_Blocks~3_combout\,
	combout => \Update_Blocks|score_accumulator~2_combout\);

-- Location: LABCELL_X19_Y41_N54
\Update_Blocks|score_accumulator~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|score_accumulator~3_combout\ = ( \Update_Blocks|Equal1~0_combout\ & ( \Update_Blocks|score_accumulator~2_combout\ ) ) # ( !\Update_Blocks|Equal1~0_combout\ & ( \Update_Blocks|score_accumulator~2_combout\ & ( 
-- (!\Update_Blocks|Mux5~19_combout\) # (\Update_Blocks|points_per_block~2_combout\) ) ) ) # ( !\Update_Blocks|Equal1~0_combout\ & ( !\Update_Blocks|score_accumulator~2_combout\ & ( (\Update_Blocks|Mux5~19_combout\ & 
-- !\Update_Blocks|points_per_block~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000000000000010101111101011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	datac => \Update_Blocks|ALT_INV_points_per_block~2_combout\,
	datae => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	dataf => \Update_Blocks|ALT_INV_score_accumulator~2_combout\,
	combout => \Update_Blocks|score_accumulator~3_combout\);

-- Location: MLABCELL_X21_Y41_N42
\Update_Blocks|LessThan20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|LessThan20~0_combout\ = ( \Update_Blocks|block_index3[4]~4_combout\ & ( (\Update_Blocks|Add16~13_sumout\ & \Update_Blocks|Add16~1_sumout\) ) ) # ( !\Update_Blocks|block_index3[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add16~13_sumout\,
	datab => \Update_Blocks|ALT_INV_Add16~1_sumout\,
	dataf => \Update_Blocks|ALT_INV_block_index3[4]~4_combout\,
	combout => \Update_Blocks|LessThan20~0_combout\);

-- Location: LABCELL_X19_Y41_N30
\Update_Blocks|Add20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add20~1_sumout\ = SUM(( \Update_Blocks|score_accumulator~3_combout\ ) + ( ((!\Update_Blocks|Add16~5_sumout\ & (!\Update_Blocks|block_index3[5]~0_combout\ & !\Update_Blocks|LessThan20~0_combout\))) # 
-- (\Update_Blocks|points_per_block~5_combout\) ) + ( !VCC ))
-- \Update_Blocks|Add20~2\ = CARRY(( \Update_Blocks|score_accumulator~3_combout\ ) + ( ((!\Update_Blocks|Add16~5_sumout\ & (!\Update_Blocks|block_index3[5]~0_combout\ & !\Update_Blocks|LessThan20~0_combout\))) # (\Update_Blocks|points_per_block~5_combout\) ) 
-- + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add16~5_sumout\,
	datab => \Update_Blocks|ALT_INV_block_index3[5]~0_combout\,
	datac => \Update_Blocks|ALT_INV_points_per_block~5_combout\,
	datad => \Update_Blocks|ALT_INV_score_accumulator~3_combout\,
	dataf => \Update_Blocks|ALT_INV_LessThan20~0_combout\,
	cin => GND,
	sumout => \Update_Blocks|Add20~1_sumout\,
	cout => \Update_Blocks|Add20~2\);

-- Location: LABCELL_X12_Y41_N3
\Update_Blocks|score_accumulator~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|score_accumulator~4_combout\ = (!\Update_Blocks|Equal2~0_combout\ & ((!\Update_Blocks|Mux6~19_combout\ & ((\Update_Blocks|score_accumulator~3_combout\))) # (\Update_Blocks|Mux6~19_combout\ & (\Update_Blocks|Add20~1_sumout\)))) # 
-- (\Update_Blocks|Equal2~0_combout\ & (((\Update_Blocks|score_accumulator~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011011111000000101101111100000010110111110000001011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datab => \Update_Blocks|ALT_INV_Mux6~19_combout\,
	datac => \Update_Blocks|ALT_INV_Add20~1_sumout\,
	datad => \Update_Blocks|ALT_INV_score_accumulator~3_combout\,
	combout => \Update_Blocks|score_accumulator~4_combout\);

-- Location: LABCELL_X12_Y41_N57
\Update_Blocks|LessThan24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|LessThan24~0_combout\ = ( \Update_Blocks|block_index4[4]~4_combout\ & ( (\Update_Blocks|Add18~1_sumout\ & \Update_Blocks|Add18~13_sumout\) ) ) # ( !\Update_Blocks|block_index4[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add18~1_sumout\,
	datab => \Update_Blocks|ALT_INV_Add18~13_sumout\,
	dataf => \Update_Blocks|ALT_INV_block_index4[4]~4_combout\,
	combout => \Update_Blocks|LessThan24~0_combout\);

-- Location: LABCELL_X12_Y41_N30
\Update_Blocks|Add21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add21~1_sumout\ = SUM(( \Update_Blocks|score_accumulator~4_combout\ ) + ( ((!\Update_Blocks|Add18~5_sumout\ & (!\Update_Blocks|block_index4[5]~0_combout\ & !\Update_Blocks|LessThan24~0_combout\))) # 
-- (\Update_Blocks|points_per_block~4_combout\) ) + ( !VCC ))
-- \Update_Blocks|Add21~2\ = CARRY(( \Update_Blocks|score_accumulator~4_combout\ ) + ( ((!\Update_Blocks|Add18~5_sumout\ & (!\Update_Blocks|block_index4[5]~0_combout\ & !\Update_Blocks|LessThan24~0_combout\))) # (\Update_Blocks|points_per_block~4_combout\) ) 
-- + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add18~5_sumout\,
	datab => \Update_Blocks|ALT_INV_block_index4[5]~0_combout\,
	datac => \Update_Blocks|ALT_INV_points_per_block~4_combout\,
	datad => \Update_Blocks|ALT_INV_score_accumulator~4_combout\,
	dataf => \Update_Blocks|ALT_INV_LessThan24~0_combout\,
	cin => GND,
	sumout => \Update_Blocks|Add21~1_sumout\,
	cout => \Update_Blocks|Add21~2\);

-- Location: LABCELL_X12_Y41_N54
\Update_Blocks|Update_Blocks~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Update_Blocks~4_combout\ = ( \Update_Blocks|Mux7~19_combout\ & ( \Update_Blocks|Update_Blocks~1_combout\ ) ) # ( !\Update_Blocks|Mux7~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Update_Blocks~1_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux7~19_combout\,
	combout => \Update_Blocks|Update_Blocks~4_combout\);

-- Location: LABCELL_X12_Y42_N9
\Update_Blocks|score_gained[5]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|score_gained[5]~0_combout\ = ( \enable_rst~0_combout\ & ( \rst_blocks~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_enable_rst~0_combout\,
	dataf => \ALT_INV_rst_blocks~0_combout\,
	combout => \Update_Blocks|score_gained[5]~0_combout\);

-- Location: FF_X12_Y41_N32
\Update_Blocks|score_gained[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|Add21~1_sumout\,
	asdata => \Update_Blocks|score_accumulator~4_combout\,
	sload => \Update_Blocks|Update_Blocks~4_combout\,
	ena => \Update_Blocks|score_gained[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|score_gained\(0));

-- Location: MLABCELL_X21_Y41_N30
\Update_Blocks|points_per_block~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|points_per_block~3_combout\ = ( \Update_Blocks|Add12~3_combout\ & ( (\Update_Blocks|block_index2[1]~5_combout\ & (!\Update_Blocks|Add12~2_combout\ $ (\Update_Blocks|Add12~1_combout\))) ) ) # ( !\Update_Blocks|Add12~3_combout\ & ( 
-- (\Update_Blocks|Add12~2_combout\ & (\Update_Blocks|Add12~1_combout\ & \Update_Blocks|block_index2[1]~5_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000110000110000000011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Blocks|ALT_INV_Add12~2_combout\,
	datac => \Update_Blocks|ALT_INV_Add12~1_combout\,
	datad => \Update_Blocks|ALT_INV_block_index2[1]~5_combout\,
	dataf => \Update_Blocks|ALT_INV_Add12~3_combout\,
	combout => \Update_Blocks|points_per_block~3_combout\);

-- Location: MLABCELL_X21_Y41_N57
\Update_Blocks|score_accumulator~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|score_accumulator~5_combout\ = ( \Update_Blocks|Update_Blocks~3_combout\ & ( (!\Update_Blocks|score_accumulator~0_combout\ & (!\Update_Blocks|block_index1[4]~2_combout\)) # (\Update_Blocks|score_accumulator~0_combout\ & 
-- (\Update_Blocks|block_index1[4]~2_combout\ & \Update_Blocks|block_index1[3]~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000101001011010000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	datac => \Update_Blocks|ALT_INV_block_index1[4]~2_combout\,
	datad => \Update_Blocks|ALT_INV_block_index1[3]~3_combout\,
	dataf => \Update_Blocks|ALT_INV_Update_Blocks~3_combout\,
	combout => \Update_Blocks|score_accumulator~5_combout\);

-- Location: MLABCELL_X21_Y41_N0
\Update_Blocks|Add19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add19~0_combout\ = ( \Update_Blocks|score_accumulator~2_combout\ & ( !\Update_Blocks|points_per_block~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Blocks|ALT_INV_points_per_block~2_combout\,
	dataf => \Update_Blocks|ALT_INV_score_accumulator~2_combout\,
	combout => \Update_Blocks|Add19~0_combout\);

-- Location: LABCELL_X18_Y41_N0
\Update_Blocks|score_accumulator~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|score_accumulator~6_combout\ = ( \Update_Blocks|score_accumulator~5_combout\ & ( \Update_Blocks|Add19~0_combout\ & ( (!\Update_Blocks|Mux5~19_combout\) # ((\Update_Blocks|Equal1~0_combout\) # (\Update_Blocks|points_per_block~3_combout\)) ) 
-- ) ) # ( !\Update_Blocks|score_accumulator~5_combout\ & ( \Update_Blocks|Add19~0_combout\ & ( (\Update_Blocks|Mux5~19_combout\ & (!\Update_Blocks|points_per_block~3_combout\ & !\Update_Blocks|Equal1~0_combout\)) ) ) ) # ( 
-- \Update_Blocks|score_accumulator~5_combout\ & ( !\Update_Blocks|Add19~0_combout\ & ( (!\Update_Blocks|Mux5~19_combout\) # ((!\Update_Blocks|points_per_block~3_combout\) # (\Update_Blocks|Equal1~0_combout\)) ) ) ) # ( 
-- !\Update_Blocks|score_accumulator~5_combout\ & ( !\Update_Blocks|Add19~0_combout\ & ( (\Update_Blocks|Mux5~19_combout\ & (\Update_Blocks|points_per_block~3_combout\ & !\Update_Blocks|Equal1~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000111011111110111101000000010000001011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	datab => \Update_Blocks|ALT_INV_points_per_block~3_combout\,
	datac => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	datae => \Update_Blocks|ALT_INV_score_accumulator~5_combout\,
	dataf => \Update_Blocks|ALT_INV_Add19~0_combout\,
	combout => \Update_Blocks|score_accumulator~6_combout\);

-- Location: LABCELL_X19_Y41_N33
\Update_Blocks|Add20~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add20~5_sumout\ = SUM(( (!\Update_Blocks|block_index3[5]~0_combout\ & ((!\Update_Blocks|Add16~5_sumout\ & (\Update_Blocks|Add16~13_sumout\ & \Update_Blocks|Add16~9_sumout\)) # (\Update_Blocks|Add16~5_sumout\ & 
-- ((!\Update_Blocks|Add16~9_sumout\))))) ) + ( \Update_Blocks|score_accumulator~6_combout\ ) + ( \Update_Blocks|Add20~2\ ))
-- \Update_Blocks|Add20~6\ = CARRY(( (!\Update_Blocks|block_index3[5]~0_combout\ & ((!\Update_Blocks|Add16~5_sumout\ & (\Update_Blocks|Add16~13_sumout\ & \Update_Blocks|Add16~9_sumout\)) # (\Update_Blocks|Add16~5_sumout\ & 
-- ((!\Update_Blocks|Add16~9_sumout\))))) ) + ( \Update_Blocks|score_accumulator~6_combout\ ) + ( \Update_Blocks|Add20~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000100010000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add16~5_sumout\,
	datab => \Update_Blocks|ALT_INV_block_index3[5]~0_combout\,
	datac => \Update_Blocks|ALT_INV_Add16~13_sumout\,
	datad => \Update_Blocks|ALT_INV_Add16~9_sumout\,
	dataf => \Update_Blocks|ALT_INV_score_accumulator~6_combout\,
	cin => \Update_Blocks|Add20~2\,
	sumout => \Update_Blocks|Add20~5_sumout\,
	cout => \Update_Blocks|Add20~6\);

-- Location: LABCELL_X12_Y41_N51
\Update_Blocks|score_accumulator~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|score_accumulator~7_combout\ = ( \Update_Blocks|score_accumulator~6_combout\ & ( \Update_Blocks|Mux6~19_combout\ & ( (\Update_Blocks|Equal2~0_combout\) # (\Update_Blocks|Add20~5_sumout\) ) ) ) # ( 
-- !\Update_Blocks|score_accumulator~6_combout\ & ( \Update_Blocks|Mux6~19_combout\ & ( (\Update_Blocks|Add20~5_sumout\ & !\Update_Blocks|Equal2~0_combout\) ) ) ) # ( \Update_Blocks|score_accumulator~6_combout\ & ( !\Update_Blocks|Mux6~19_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add20~5_sumout\,
	datad => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datae => \Update_Blocks|ALT_INV_score_accumulator~6_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux6~19_combout\,
	combout => \Update_Blocks|score_accumulator~7_combout\);

-- Location: LABCELL_X12_Y41_N33
\Update_Blocks|Add21~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add21~5_sumout\ = SUM(( \Update_Blocks|score_accumulator~7_combout\ ) + ( (!\Update_Blocks|block_index4[5]~0_combout\ & ((!\Update_Blocks|Add18~5_sumout\ & (\Update_Blocks|Add18~13_sumout\ & \Update_Blocks|Add18~9_sumout\)) # 
-- (\Update_Blocks|Add18~5_sumout\ & ((!\Update_Blocks|Add18~9_sumout\))))) ) + ( \Update_Blocks|Add21~2\ ))
-- \Update_Blocks|Add21~6\ = CARRY(( \Update_Blocks|score_accumulator~7_combout\ ) + ( (!\Update_Blocks|block_index4[5]~0_combout\ & ((!\Update_Blocks|Add18~5_sumout\ & (\Update_Blocks|Add18~13_sumout\ & \Update_Blocks|Add18~9_sumout\)) # 
-- (\Update_Blocks|Add18~5_sumout\ & ((!\Update_Blocks|Add18~9_sumout\))))) ) + ( \Update_Blocks|Add21~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110111111011100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add18~5_sumout\,
	datab => \Update_Blocks|ALT_INV_block_index4[5]~0_combout\,
	datac => \Update_Blocks|ALT_INV_Add18~13_sumout\,
	datad => \Update_Blocks|ALT_INV_score_accumulator~7_combout\,
	dataf => \Update_Blocks|ALT_INV_Add18~9_sumout\,
	cin => \Update_Blocks|Add21~2\,
	sumout => \Update_Blocks|Add21~5_sumout\,
	cout => \Update_Blocks|Add21~6\);

-- Location: FF_X12_Y41_N34
\Update_Blocks|score_gained[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|Add21~5_sumout\,
	asdata => \Update_Blocks|score_accumulator~7_combout\,
	sload => \Update_Blocks|Update_Blocks~4_combout\,
	ena => \Update_Blocks|score_gained[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|score_gained\(1));

-- Location: MLABCELL_X21_Y41_N51
\Update_Blocks|LessThan17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|LessThan17~0_combout\ = ( \Update_Blocks|block_index2[5]~6_combout\ & ( (!\Update_Blocks|Add12~3_combout\) # (\Update_Blocks|Add12~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add12~3_combout\,
	datac => \Update_Blocks|ALT_INV_Add12~2_combout\,
	dataf => \Update_Blocks|ALT_INV_block_index2[5]~6_combout\,
	combout => \Update_Blocks|LessThan17~0_combout\);

-- Location: MLABCELL_X21_Y41_N27
\Update_Blocks|Add19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add19~1_combout\ = ( \Update_Blocks|Add19~0_combout\ & ( \Update_Blocks|points_per_block~3_combout\ ) ) # ( !\Update_Blocks|Add19~0_combout\ & ( \Update_Blocks|points_per_block~3_combout\ & ( \Update_Blocks|score_accumulator~5_combout\ ) ) 
-- ) # ( \Update_Blocks|Add19~0_combout\ & ( !\Update_Blocks|points_per_block~3_combout\ & ( \Update_Blocks|score_accumulator~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_score_accumulator~5_combout\,
	datae => \Update_Blocks|ALT_INV_Add19~0_combout\,
	dataf => \Update_Blocks|ALT_INV_points_per_block~3_combout\,
	combout => \Update_Blocks|Add19~1_combout\);

-- Location: MLABCELL_X21_Y41_N33
\Update_Blocks|score_accumulator~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|score_accumulator~8_combout\ = ( \Update_Blocks|Update_Blocks~3_combout\ & ( (\Update_Blocks|score_accumulator~0_combout\ & ((!\Update_Blocks|Add9~3_combout\) # (\Update_Blocks|Add9~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111101010000000011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add9~1_combout\,
	datac => \Update_Blocks|ALT_INV_Add9~3_combout\,
	datad => \Update_Blocks|ALT_INV_score_accumulator~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Update_Blocks~3_combout\,
	combout => \Update_Blocks|score_accumulator~8_combout\);

-- Location: MLABCELL_X21_Y41_N18
\Update_Blocks|score_accumulator~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|score_accumulator~9_combout\ = ( \Update_Blocks|score_accumulator~8_combout\ & ( (!\Update_Blocks|Mux5~19_combout\) # ((!\Update_Blocks|LessThan17~0_combout\ $ (\Update_Blocks|Add19~1_combout\)) # (\Update_Blocks|Equal1~0_combout\)) ) ) # ( 
-- !\Update_Blocks|score_accumulator~8_combout\ & ( (\Update_Blocks|Mux5~19_combout\ & (!\Update_Blocks|Equal1~0_combout\ & (!\Update_Blocks|LessThan17~0_combout\ $ (!\Update_Blocks|Add19~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000000000000100100000000011101101111111111110110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_LessThan17~0_combout\,
	datab => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	datac => \Update_Blocks|ALT_INV_Add19~1_combout\,
	datad => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	dataf => \Update_Blocks|ALT_INV_score_accumulator~8_combout\,
	combout => \Update_Blocks|score_accumulator~9_combout\);

-- Location: MLABCELL_X21_Y41_N21
\Update_Blocks|LessThan21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|LessThan21~0_combout\ = ( \Update_Blocks|Add16~9_sumout\ & ( !\Update_Blocks|Add16~13_sumout\ ) ) # ( !\Update_Blocks|Add16~9_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Blocks|ALT_INV_Add16~13_sumout\,
	dataf => \Update_Blocks|ALT_INV_Add16~9_sumout\,
	combout => \Update_Blocks|LessThan21~0_combout\);

-- Location: LABCELL_X19_Y41_N36
\Update_Blocks|Add20~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add20~9_sumout\ = SUM(( \Update_Blocks|score_accumulator~9_combout\ ) + ( (!\Update_Blocks|block_index3[5]~0_combout\ & (!\Update_Blocks|Add16~5_sumout\ & \Update_Blocks|LessThan21~0_combout\)) ) + ( \Update_Blocks|Add20~6\ ))
-- \Update_Blocks|Add20~10\ = CARRY(( \Update_Blocks|score_accumulator~9_combout\ ) + ( (!\Update_Blocks|block_index3[5]~0_combout\ & (!\Update_Blocks|Add16~5_sumout\ & \Update_Blocks|LessThan21~0_combout\)) ) + ( \Update_Blocks|Add20~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Blocks|ALT_INV_block_index3[5]~0_combout\,
	datac => \Update_Blocks|ALT_INV_Add16~5_sumout\,
	datad => \Update_Blocks|ALT_INV_score_accumulator~9_combout\,
	dataf => \Update_Blocks|ALT_INV_LessThan21~0_combout\,
	cin => \Update_Blocks|Add20~6\,
	sumout => \Update_Blocks|Add20~9_sumout\,
	cout => \Update_Blocks|Add20~10\);

-- Location: LABCELL_X12_Y41_N27
\Update_Blocks|score_accumulator~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|score_accumulator~10_combout\ = ( \Update_Blocks|Mux6~19_combout\ & ( (!\Update_Blocks|Equal2~0_combout\ & (\Update_Blocks|Add20~9_sumout\)) # (\Update_Blocks|Equal2~0_combout\ & ((\Update_Blocks|score_accumulator~9_combout\))) ) ) # ( 
-- !\Update_Blocks|Mux6~19_combout\ & ( \Update_Blocks|score_accumulator~9_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datac => \Update_Blocks|ALT_INV_Add20~9_sumout\,
	datad => \Update_Blocks|ALT_INV_score_accumulator~9_combout\,
	dataf => \Update_Blocks|ALT_INV_Mux6~19_combout\,
	combout => \Update_Blocks|score_accumulator~10_combout\);

-- Location: LABCELL_X12_Y41_N24
\Update_Blocks|LessThan25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|LessThan25~0_combout\ = ( \Update_Blocks|Add18~13_sumout\ & ( !\Update_Blocks|Add18~9_sumout\ ) ) # ( !\Update_Blocks|Add18~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Blocks|ALT_INV_Add18~9_sumout\,
	dataf => \Update_Blocks|ALT_INV_Add18~13_sumout\,
	combout => \Update_Blocks|LessThan25~0_combout\);

-- Location: LABCELL_X12_Y41_N36
\Update_Blocks|Add21~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add21~9_sumout\ = SUM(( \Update_Blocks|score_accumulator~10_combout\ ) + ( (!\Update_Blocks|Add18~5_sumout\ & (!\Update_Blocks|block_index4[5]~0_combout\ & \Update_Blocks|LessThan25~0_combout\)) ) + ( \Update_Blocks|Add21~6\ ))
-- \Update_Blocks|Add21~10\ = CARRY(( \Update_Blocks|score_accumulator~10_combout\ ) + ( (!\Update_Blocks|Add18~5_sumout\ & (!\Update_Blocks|block_index4[5]~0_combout\ & \Update_Blocks|LessThan25~0_combout\)) ) + ( \Update_Blocks|Add21~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110101111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Add18~5_sumout\,
	datac => \Update_Blocks|ALT_INV_block_index4[5]~0_combout\,
	datad => \Update_Blocks|ALT_INV_score_accumulator~10_combout\,
	dataf => \Update_Blocks|ALT_INV_LessThan25~0_combout\,
	cin => \Update_Blocks|Add21~6\,
	sumout => \Update_Blocks|Add21~9_sumout\,
	cout => \Update_Blocks|Add21~10\);

-- Location: FF_X12_Y41_N37
\Update_Blocks|score_gained[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|Add21~9_sumout\,
	asdata => \Update_Blocks|score_accumulator~10_combout\,
	sload => \Update_Blocks|Update_Blocks~4_combout\,
	ena => \Update_Blocks|score_gained[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|score_gained\(2));

-- Location: MLABCELL_X21_Y41_N39
\Update_Blocks|Add19~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add19~2_combout\ = ( \Update_Blocks|Add19~1_combout\ & ( \Update_Blocks|LessThan17~0_combout\ ) ) # ( !\Update_Blocks|Add19~1_combout\ & ( \Update_Blocks|LessThan17~0_combout\ & ( \Update_Blocks|score_accumulator~8_combout\ ) ) ) # ( 
-- \Update_Blocks|Add19~1_combout\ & ( !\Update_Blocks|LessThan17~0_combout\ & ( \Update_Blocks|score_accumulator~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010101010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_score_accumulator~8_combout\,
	datae => \Update_Blocks|ALT_INV_Add19~1_combout\,
	dataf => \Update_Blocks|ALT_INV_LessThan17~0_combout\,
	combout => \Update_Blocks|Add19~2_combout\);

-- Location: MLABCELL_X21_Y41_N9
\Update_Blocks|score_accumulator~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|score_accumulator~11_combout\ = ( \Update_Blocks|Add19~2_combout\ & ( (\Update_Blocks|Mux5~19_combout\ & !\Update_Blocks|Equal1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	datad => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	dataf => \Update_Blocks|ALT_INV_Add19~2_combout\,
	combout => \Update_Blocks|score_accumulator~11_combout\);

-- Location: LABCELL_X19_Y41_N39
\Update_Blocks|Add20~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add20~13_sumout\ = SUM(( (\Update_Blocks|Mux5~19_combout\ & (\Update_Blocks|Add19~2_combout\ & !\Update_Blocks|Equal1~0_combout\)) ) + ( GND ) + ( \Update_Blocks|Add20~10\ ))
-- \Update_Blocks|Add20~14\ = CARRY(( (\Update_Blocks|Mux5~19_combout\ & (\Update_Blocks|Add19~2_combout\ & !\Update_Blocks|Equal1~0_combout\)) ) + ( GND ) + ( \Update_Blocks|Add20~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Mux5~19_combout\,
	datac => \Update_Blocks|ALT_INV_Add19~2_combout\,
	datad => \Update_Blocks|ALT_INV_Equal1~0_combout\,
	cin => \Update_Blocks|Add20~10\,
	sumout => \Update_Blocks|Add20~13_sumout\,
	cout => \Update_Blocks|Add20~14\);

-- Location: LABCELL_X12_Y41_N39
\Update_Blocks|Add21~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add21~13_sumout\ = SUM(( GND ) + ( (!\Update_Blocks|Update_Blocks~2_combout\ & (\Update_Blocks|score_accumulator~11_combout\)) # (\Update_Blocks|Update_Blocks~2_combout\ & ((\Update_Blocks|Add20~13_sumout\))) ) + ( \Update_Blocks|Add21~10\ 
-- ))
-- \Update_Blocks|Add21~14\ = CARRY(( GND ) + ( (!\Update_Blocks|Update_Blocks~2_combout\ & (\Update_Blocks|score_accumulator~11_combout\)) # (\Update_Blocks|Update_Blocks~2_combout\ & ((\Update_Blocks|Add20~13_sumout\))) ) + ( \Update_Blocks|Add21~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Blocks|ALT_INV_Update_Blocks~2_combout\,
	datac => \Update_Blocks|ALT_INV_score_accumulator~11_combout\,
	dataf => \Update_Blocks|ALT_INV_Add20~13_sumout\,
	cin => \Update_Blocks|Add21~10\,
	sumout => \Update_Blocks|Add21~13_sumout\,
	cout => \Update_Blocks|Add21~14\);

-- Location: LABCELL_X12_Y41_N0
\Update_Blocks|score_accumulator~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|score_accumulator~12_combout\ = ( \Update_Blocks|score_accumulator~11_combout\ & ( ((!\Update_Blocks|Mux6~19_combout\) # (\Update_Blocks|Add20~13_sumout\)) # (\Update_Blocks|Equal2~0_combout\) ) ) # ( 
-- !\Update_Blocks|score_accumulator~11_combout\ & ( (!\Update_Blocks|Equal2~0_combout\ & (\Update_Blocks|Mux6~19_combout\ & \Update_Blocks|Add20~13_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001011011111110111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datab => \Update_Blocks|ALT_INV_Mux6~19_combout\,
	datac => \Update_Blocks|ALT_INV_Add20~13_sumout\,
	dataf => \Update_Blocks|ALT_INV_score_accumulator~11_combout\,
	combout => \Update_Blocks|score_accumulator~12_combout\);

-- Location: FF_X12_Y41_N40
\Update_Blocks|score_gained[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|Add21~13_sumout\,
	asdata => \Update_Blocks|score_accumulator~12_combout\,
	sload => \Update_Blocks|Update_Blocks~4_combout\,
	ena => \Update_Blocks|score_gained[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|score_gained\(3));

-- Location: LABCELL_X19_Y41_N42
\Update_Blocks|Add20~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add20~17_sumout\ = SUM(( GND ) + ( GND ) + ( \Update_Blocks|Add20~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Update_Blocks|Add20~14\,
	sumout => \Update_Blocks|Add20~17_sumout\);

-- Location: LABCELL_X12_Y41_N42
\Update_Blocks|Add21~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add21~17_sumout\ = SUM(( (\Update_Blocks|Mux6~19_combout\ & (\Update_Blocks|Add20~17_sumout\ & !\Update_Blocks|Equal2~0_combout\)) ) + ( GND ) + ( \Update_Blocks|Add21~14\ ))
-- \Update_Blocks|Add21~18\ = CARRY(( (\Update_Blocks|Mux6~19_combout\ & (\Update_Blocks|Add20~17_sumout\ & !\Update_Blocks|Equal2~0_combout\)) ) + ( GND ) + ( \Update_Blocks|Add21~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Blocks|ALT_INV_Mux6~19_combout\,
	datac => \Update_Blocks|ALT_INV_Add20~17_sumout\,
	datad => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	cin => \Update_Blocks|Add21~14\,
	sumout => \Update_Blocks|Add21~17_sumout\,
	cout => \Update_Blocks|Add21~18\);

-- Location: LABCELL_X12_Y41_N18
\Update_Blocks|score_accumulator~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|score_accumulator~13_combout\ = ( \Update_Blocks|Mux6~19_combout\ & ( (!\Update_Blocks|Equal2~0_combout\ & \Update_Blocks|Add20~17_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Blocks|ALT_INV_Equal2~0_combout\,
	datad => \Update_Blocks|ALT_INV_Add20~17_sumout\,
	dataf => \Update_Blocks|ALT_INV_Mux6~19_combout\,
	combout => \Update_Blocks|score_accumulator~13_combout\);

-- Location: FF_X12_Y41_N43
\Update_Blocks|score_gained[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|Add21~17_sumout\,
	asdata => \Update_Blocks|score_accumulator~13_combout\,
	sload => \Update_Blocks|Update_Blocks~4_combout\,
	ena => \Update_Blocks|score_gained[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|score_gained\(4));

-- Location: LABCELL_X12_Y41_N45
\Update_Blocks|Add21~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Blocks|Add21~21_sumout\ = SUM(( GND ) + ( GND ) + ( \Update_Blocks|Add21~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Update_Blocks|Add21~18\,
	sumout => \Update_Blocks|Add21~21_sumout\);

-- Location: FF_X12_Y41_N46
\Update_Blocks|score_gained[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Blocks|Add21~21_sumout\,
	asdata => \~GND~combout\,
	sload => \Update_Blocks|Update_Blocks~4_combout\,
	ena => \Update_Blocks|score_gained[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Blocks|score_gained\(5));

-- Location: FF_X19_Y39_N2
\score[15]~_Duplicate_3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \score[15]~SCLR_LUT_combout\,
	sload => VCC,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \score[15]~_Duplicate_3_q\);

-- Location: DSP_X20_Y39_N0
\Mult2~mac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 3,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 15,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 18,
	by_clock => "0",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "true",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	aclr => \Mult2~mac_ACLR_bus\,
	clk => \Mult2~mac_CLK_bus\,
	ena => \Mult2~mac_ENA_bus\,
	ax => \Mult2~mac_AX_bus\,
	ay => \Mult2~mac_AY_bus\,
	bx => \Mult2~mac_BX_bus\,
	by => \Mult2~mac_BY_bus\,
	resulta => \Mult2~mac_RESULTA_bus\);

-- Location: LABCELL_X19_Y37_N15
\score[15]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \score[15]~SCLR_LUT_combout\ = ( \Mult2~339\ & ( !\rst_blocks~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_blocks~1_combout\,
	dataf => \ALT_INV_Mult2~339\,
	combout => \score[15]~SCLR_LUT_combout\);

-- Location: MLABCELL_X25_Y39_N45
\score[14]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \score[14]~SCLR_LUT_combout\ = (!\rst_blocks~1_combout\ & \Mult2~338\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_blocks~1_combout\,
	datac => \ALT_INV_Mult2~338\,
	combout => \score[14]~SCLR_LUT_combout\);

-- Location: MLABCELL_X25_Y39_N42
\score[13]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \score[13]~SCLR_LUT_combout\ = ( \Mult2~337\ & ( !\rst_blocks~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_blocks~1_combout\,
	dataf => \ALT_INV_Mult2~337\,
	combout => \score[13]~SCLR_LUT_combout\);

-- Location: MLABCELL_X25_Y39_N39
\score[12]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \score[12]~SCLR_LUT_combout\ = ( \Mult2~336\ & ( !\rst_blocks~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_blocks~1_combout\,
	dataf => \ALT_INV_Mult2~336\,
	combout => \score[12]~SCLR_LUT_combout\);

-- Location: MLABCELL_X25_Y39_N36
\score[11]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \score[11]~SCLR_LUT_combout\ = (!\rst_blocks~1_combout\ & \Mult2~335\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_blocks~1_combout\,
	datad => \ALT_INV_Mult2~335\,
	combout => \score[11]~SCLR_LUT_combout\);

-- Location: MLABCELL_X28_Y39_N30
\score[10]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \score[10]~SCLR_LUT_combout\ = ( \Mult2~334\ & ( !\rst_blocks~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_rst_blocks~1_combout\,
	dataf => \ALT_INV_Mult2~334\,
	combout => \score[10]~SCLR_LUT_combout\);

-- Location: MLABCELL_X25_Y39_N57
\score[9]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \score[9]~SCLR_LUT_combout\ = ( \Mult2~333\ & ( !\rst_blocks~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_blocks~1_combout\,
	dataf => \ALT_INV_Mult2~333\,
	combout => \score[9]~SCLR_LUT_combout\);

-- Location: MLABCELL_X25_Y39_N48
\score[8]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \score[8]~SCLR_LUT_combout\ = ( \Mult2~332\ & ( !\rst_blocks~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_rst_blocks~1_combout\,
	datae => \ALT_INV_Mult2~332\,
	combout => \score[8]~SCLR_LUT_combout\);

-- Location: MLABCELL_X28_Y39_N3
\score[7]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \score[7]~SCLR_LUT_combout\ = ( \Mult2~331\ & ( !\rst_blocks~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_blocks~1_combout\,
	datae => \ALT_INV_Mult2~331\,
	combout => \score[7]~SCLR_LUT_combout\);

-- Location: LABCELL_X24_Y37_N18
\score[6]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \score[6]~SCLR_LUT_combout\ = ( \Mult2~330\ & ( !\rst_blocks~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_blocks~1_combout\,
	dataf => \ALT_INV_Mult2~330\,
	combout => \score[6]~SCLR_LUT_combout\);

-- Location: LABCELL_X24_Y37_N12
\score[5]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \score[5]~SCLR_LUT_combout\ = ( \Mult2~329\ & ( !\rst_blocks~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_blocks~1_combout\,
	dataf => \ALT_INV_Mult2~329\,
	combout => \score[5]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y37_N27
\score[4]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \score[4]~SCLR_LUT_combout\ = ( \Mult2~328\ & ( !\rst_blocks~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_blocks~1_combout\,
	dataf => \ALT_INV_Mult2~328\,
	combout => \score[4]~SCLR_LUT_combout\);

-- Location: MLABCELL_X21_Y37_N57
\score[3]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \score[3]~SCLR_LUT_combout\ = ( \Mult2~327\ & ( !\rst_blocks~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_blocks~1_combout\,
	dataf => \ALT_INV_Mult2~327\,
	combout => \score[3]~SCLR_LUT_combout\);

-- Location: LABCELL_X30_Y39_N15
\score[2]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \score[2]~SCLR_LUT_combout\ = ( !\rst_blocks~1_combout\ & ( \Mult2~326\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_rst_blocks~1_combout\,
	dataf => \ALT_INV_Mult2~326\,
	combout => \score[2]~SCLR_LUT_combout\);

-- Location: LABCELL_X24_Y37_N21
\score[1]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \score[1]~SCLR_LUT_combout\ = ( \Mult2~325\ & ( !\rst_blocks~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_blocks~1_combout\,
	dataf => \ALT_INV_Mult2~325\,
	combout => \score[1]~SCLR_LUT_combout\);

-- Location: LABCELL_X24_Y37_N15
\score[0]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \score[0]~SCLR_LUT_combout\ = ( \Mult2~mac_resulta\ & ( !\rst_blocks~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_blocks~1_combout\,
	dataf => \ALT_INV_Mult2~mac_resulta\,
	combout => \score[0]~SCLR_LUT_combout\);

-- Location: FF_X24_Y37_N16
\score[0]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \score[0]~SCLR_LUT_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \score[0]~_Duplicate_1_q\);

-- Location: FF_X24_Y37_N23
\score[1]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \score[1]~SCLR_LUT_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \score[1]~_Duplicate_1_q\);

-- Location: FF_X21_Y37_N59
\score[3]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \score[3]~SCLR_LUT_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \score[3]~_Duplicate_1_q\);

-- Location: FF_X25_Y39_N59
\score[9]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \score[9]~SCLR_LUT_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \score[9]~_Duplicate_1_q\);

-- Location: FF_X25_Y39_N38
\score[11]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \score[11]~SCLR_LUT_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \score[11]~_Duplicate_1_q\);

-- Location: FF_X25_Y39_N44
\score[13]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \score[13]~SCLR_LUT_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \score[13]~_Duplicate_1_q\);

-- Location: FF_X25_Y39_N41
\score[12]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \score[12]~SCLR_LUT_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \score[12]~_Duplicate_1_q\);

-- Location: FF_X25_Y39_N47
\score[14]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \score[14]~SCLR_LUT_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \score[14]~_Duplicate_1_q\);

-- Location: FF_X28_Y39_N32
\score[10]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \score[10]~SCLR_LUT_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \score[10]~_Duplicate_1_q\);

-- Location: MLABCELL_X25_Y39_N0
\VGA_Generator|Text_Generator|bcd~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~2_combout\ = ( \score[14]~_Duplicate_1_q\ & ( \score[10]~_Duplicate_1_q\ & ( (!\score[11]~_Duplicate_1_q\ & ((!\score[13]~_Duplicate_1_q\ & (\score[15]~_Duplicate_3_q\ & !\score[12]~_Duplicate_1_q\)) # 
-- (\score[13]~_Duplicate_1_q\ & (!\score[15]~_Duplicate_3_q\ & \score[12]~_Duplicate_1_q\)))) # (\score[11]~_Duplicate_1_q\ & (!\score[12]~_Duplicate_1_q\ & (!\score[13]~_Duplicate_1_q\ $ (\score[15]~_Duplicate_3_q\)))) ) ) ) # ( !\score[14]~_Duplicate_1_q\ 
-- & ( \score[10]~_Duplicate_1_q\ & ( (!\score[11]~_Duplicate_1_q\ & (\score[13]~_Duplicate_1_q\ & (!\score[15]~_Duplicate_3_q\ & !\score[12]~_Duplicate_1_q\))) # (\score[11]~_Duplicate_1_q\ & (!\score[13]~_Duplicate_1_q\ & (\score[15]~_Duplicate_3_q\ & 
-- \score[12]~_Duplicate_1_q\))) ) ) ) # ( \score[14]~_Duplicate_1_q\ & ( !\score[10]~_Duplicate_1_q\ & ( (!\score[11]~_Duplicate_1_q\ & (\score[13]~_Duplicate_1_q\ & (!\score[15]~_Duplicate_3_q\ & !\score[12]~_Duplicate_1_q\))) # (\score[11]~_Duplicate_1_q\ 
-- & (!\score[13]~_Duplicate_1_q\ & (\score[15]~_Duplicate_3_q\ & \score[12]~_Duplicate_1_q\))) ) ) ) # ( !\score[14]~_Duplicate_1_q\ & ( !\score[10]~_Duplicate_1_q\ & ( (!\score[11]~_Duplicate_1_q\ & (\score[12]~_Duplicate_1_q\ & 
-- (!\score[13]~_Duplicate_1_q\ $ (\score[15]~_Duplicate_3_q\)))) # (\score[11]~_Duplicate_1_q\ & ((!\score[13]~_Duplicate_1_q\ & (\score[15]~_Duplicate_3_q\ & !\score[12]~_Duplicate_1_q\)) # (\score[13]~_Duplicate_1_q\ & (!\score[15]~_Duplicate_3_q\ & 
-- \score[12]~_Duplicate_1_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010010010001000000000010000100000000001000100100100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_score[11]~_Duplicate_1_q\,
	datab => \ALT_INV_score[13]~_Duplicate_1_q\,
	datac => \ALT_INV_score[15]~_Duplicate_3_q\,
	datad => \ALT_INV_score[12]~_Duplicate_1_q\,
	datae => \ALT_INV_score[14]~_Duplicate_1_q\,
	dataf => \ALT_INV_score[10]~_Duplicate_1_q\,
	combout => \VGA_Generator|Text_Generator|bcd~2_combout\);

-- Location: MLABCELL_X28_Y39_N36
\VGA_Generator|Text_Generator|bcd~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~1_combout\ = ( \score[14]~_Duplicate_1_q\ & ( \score[10]~_Duplicate_1_q\ & ( (!\score[13]~_Duplicate_1_q\ & ((!\score[15]~_Duplicate_3_q\ & (!\score[11]~_Duplicate_1_q\ $ (\score[12]~_Duplicate_1_q\))) # 
-- (\score[15]~_Duplicate_3_q\ & (!\score[11]~_Duplicate_1_q\ & \score[12]~_Duplicate_1_q\)))) # (\score[13]~_Duplicate_1_q\ & ((!\score[15]~_Duplicate_3_q\ & (\score[11]~_Duplicate_1_q\ & !\score[12]~_Duplicate_1_q\)) # (\score[15]~_Duplicate_3_q\ & 
-- (!\score[11]~_Duplicate_1_q\ $ (\score[12]~_Duplicate_1_q\))))) ) ) ) # ( !\score[14]~_Duplicate_1_q\ & ( \score[10]~_Duplicate_1_q\ & ( (!\score[13]~_Duplicate_1_q\ & (!\score[15]~_Duplicate_3_q\ $ ((!\score[11]~_Duplicate_1_q\)))) # 
-- (\score[13]~_Duplicate_1_q\ & ((!\score[15]~_Duplicate_3_q\ & (!\score[11]~_Duplicate_1_q\ & \score[12]~_Duplicate_1_q\)) # (\score[15]~_Duplicate_3_q\ & (\score[11]~_Duplicate_1_q\)))) ) ) ) # ( \score[14]~_Duplicate_1_q\ & ( !\score[10]~_Duplicate_1_q\ 
-- & ( (!\score[13]~_Duplicate_1_q\ & (!\score[15]~_Duplicate_3_q\ $ ((!\score[11]~_Duplicate_1_q\)))) # (\score[13]~_Duplicate_1_q\ & ((!\score[15]~_Duplicate_3_q\ & (!\score[11]~_Duplicate_1_q\ & \score[12]~_Duplicate_1_q\)) # (\score[15]~_Duplicate_3_q\ & 
-- (\score[11]~_Duplicate_1_q\)))) ) ) ) # ( !\score[14]~_Duplicate_1_q\ & ( !\score[10]~_Duplicate_1_q\ & ( (!\score[12]~_Duplicate_1_q\ & (!\score[13]~_Duplicate_1_q\ $ (!\score[15]~_Duplicate_3_q\ $ (\score[11]~_Duplicate_1_q\)))) # 
-- (\score[12]~_Duplicate_1_q\ & ((!\score[13]~_Duplicate_1_q\ & (\score[15]~_Duplicate_3_q\ & \score[11]~_Duplicate_1_q\)) # (\score[13]~_Duplicate_1_q\ & (!\score[15]~_Duplicate_3_q\ & !\score[11]~_Duplicate_1_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101000010001010010110100100101001011010011001010000101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_score[13]~_Duplicate_1_q\,
	datab => \ALT_INV_score[15]~_Duplicate_3_q\,
	datac => \ALT_INV_score[11]~_Duplicate_1_q\,
	datad => \ALT_INV_score[12]~_Duplicate_1_q\,
	datae => \ALT_INV_score[14]~_Duplicate_1_q\,
	dataf => \ALT_INV_score[10]~_Duplicate_1_q\,
	combout => \VGA_Generator|Text_Generator|bcd~1_combout\);

-- Location: FF_X25_Y39_N50
\score[8]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \score[8]~SCLR_LUT_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \score[8]~_Duplicate_1_q\);

-- Location: FF_X28_Y39_N5
\score[7]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \score[7]~SCLR_LUT_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \score[7]~_Duplicate_1_q\);

-- Location: MLABCELL_X28_Y39_N18
\VGA_Generator|Text_Generator|bcd~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~0_combout\ = ( \score[14]~_Duplicate_1_q\ & ( \score[10]~_Duplicate_1_q\ & ( (!\score[13]~_Duplicate_1_q\ & (!\score[12]~_Duplicate_1_q\ $ (((!\score[15]~_Duplicate_3_q\) # (!\score[11]~_Duplicate_1_q\))))) # 
-- (\score[13]~_Duplicate_1_q\ & (\score[12]~_Duplicate_1_q\ & ((\score[11]~_Duplicate_1_q\) # (\score[15]~_Duplicate_3_q\)))) ) ) ) # ( !\score[14]~_Duplicate_1_q\ & ( \score[10]~_Duplicate_1_q\ & ( (!\score[13]~_Duplicate_1_q\ & 
-- (!\score[12]~_Duplicate_1_q\ & ((!\score[15]~_Duplicate_3_q\) # (!\score[11]~_Duplicate_1_q\)))) # (\score[13]~_Duplicate_1_q\ & (!\score[12]~_Duplicate_1_q\ $ (((!\score[15]~_Duplicate_3_q\ & !\score[11]~_Duplicate_1_q\))))) ) ) ) # ( 
-- \score[14]~_Duplicate_1_q\ & ( !\score[10]~_Duplicate_1_q\ & ( (!\score[13]~_Duplicate_1_q\ & (!\score[12]~_Duplicate_1_q\ & ((!\score[15]~_Duplicate_3_q\) # (!\score[11]~_Duplicate_1_q\)))) # (\score[13]~_Duplicate_1_q\ & (!\score[12]~_Duplicate_1_q\ $ 
-- (((!\score[15]~_Duplicate_3_q\ & !\score[11]~_Duplicate_1_q\))))) ) ) ) # ( !\score[14]~_Duplicate_1_q\ & ( !\score[10]~_Duplicate_1_q\ & ( (!\score[13]~_Duplicate_1_q\ & (\score[12]~_Duplicate_1_q\ & ((\score[11]~_Duplicate_1_q\) # 
-- (\score[15]~_Duplicate_3_q\)))) # (\score[13]~_Duplicate_1_q\ & ((!\score[15]~_Duplicate_3_q\ & (!\score[11]~_Duplicate_1_q\ & !\score[12]~_Duplicate_1_q\)) # (\score[15]~_Duplicate_3_q\ & (\score[11]~_Duplicate_1_q\ & \score[12]~_Duplicate_1_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000101011101111010100000010111101010000000000001010111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_score[13]~_Duplicate_1_q\,
	datab => \ALT_INV_score[15]~_Duplicate_3_q\,
	datac => \ALT_INV_score[11]~_Duplicate_1_q\,
	datad => \ALT_INV_score[12]~_Duplicate_1_q\,
	datae => \ALT_INV_score[14]~_Duplicate_1_q\,
	dataf => \ALT_INV_score[10]~_Duplicate_1_q\,
	combout => \VGA_Generator|Text_Generator|bcd~0_combout\);

-- Location: LABCELL_X29_Y39_N36
\VGA_Generator|Text_Generator|bcd~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~5_combout\ = ( \score[7]~_Duplicate_1_q\ & ( \VGA_Generator|Text_Generator|bcd~0_combout\ & ( (!\score[8]~_Duplicate_1_q\ & (!\score[9]~_Duplicate_1_q\ $ (\VGA_Generator|Text_Generator|bcd~1_combout\))) ) ) ) # ( 
-- !\score[7]~_Duplicate_1_q\ & ( \VGA_Generator|Text_Generator|bcd~0_combout\ & ( (!\score[9]~_Duplicate_1_q\ & ((!\VGA_Generator|Text_Generator|bcd~1_combout\ & (\VGA_Generator|Text_Generator|bcd~2_combout\)) # (\VGA_Generator|Text_Generator|bcd~1_combout\ 
-- & ((!\score[8]~_Duplicate_1_q\))))) # (\score[9]~_Duplicate_1_q\ & (!\VGA_Generator|Text_Generator|bcd~2_combout\ & (!\VGA_Generator|Text_Generator|bcd~1_combout\ & \score[8]~_Duplicate_1_q\))) ) ) ) # ( \score[7]~_Duplicate_1_q\ & ( 
-- !\VGA_Generator|Text_Generator|bcd~0_combout\ & ( (\score[8]~_Duplicate_1_q\ & ((!\score[9]~_Duplicate_1_q\ & (!\VGA_Generator|Text_Generator|bcd~2_combout\ & \VGA_Generator|Text_Generator|bcd~1_combout\)) # (\score[9]~_Duplicate_1_q\ & 
-- (\VGA_Generator|Text_Generator|bcd~2_combout\ & !\VGA_Generator|Text_Generator|bcd~1_combout\)))) ) ) ) # ( !\score[7]~_Duplicate_1_q\ & ( !\VGA_Generator|Text_Generator|bcd~0_combout\ & ( (!\score[9]~_Duplicate_1_q\ & 
-- (\VGA_Generator|Text_Generator|bcd~2_combout\ & ((\score[8]~_Duplicate_1_q\)))) # (\score[9]~_Duplicate_1_q\ & (!\VGA_Generator|Text_Generator|bcd~2_combout\ & (!\VGA_Generator|Text_Generator|bcd~1_combout\ & !\score[8]~_Duplicate_1_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000100010000000000001100000101010011000001010010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_score[9]~_Duplicate_1_q\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~2_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~1_combout\,
	datad => \ALT_INV_score[8]~_Duplicate_1_q\,
	datae => \ALT_INV_score[7]~_Duplicate_1_q\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~0_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~5_combout\);

-- Location: FF_X21_Y37_N29
\score[4]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \score[4]~SCLR_LUT_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \score[4]~_Duplicate_1_q\);

-- Location: LABCELL_X29_Y39_N48
\VGA_Generator|Text_Generator|bcd~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~3_combout\ = ( \score[7]~_Duplicate_1_q\ & ( \VGA_Generator|Text_Generator|bcd~0_combout\ & ( (!\score[9]~_Duplicate_1_q\ & (!\VGA_Generator|Text_Generator|bcd~2_combout\ & (!\VGA_Generator|Text_Generator|bcd~1_combout\ & 
-- \score[8]~_Duplicate_1_q\))) # (\score[9]~_Duplicate_1_q\ & (!\score[8]~_Duplicate_1_q\ $ (((\VGA_Generator|Text_Generator|bcd~1_combout\) # (\VGA_Generator|Text_Generator|bcd~2_combout\))))) ) ) ) # ( !\score[7]~_Duplicate_1_q\ & ( 
-- \VGA_Generator|Text_Generator|bcd~0_combout\ & ( (!\score[9]~_Duplicate_1_q\ & ((!\VGA_Generator|Text_Generator|bcd~1_combout\ & ((!\score[8]~_Duplicate_1_q\) # (\VGA_Generator|Text_Generator|bcd~2_combout\))) # 
-- (\VGA_Generator|Text_Generator|bcd~1_combout\ & ((\score[8]~_Duplicate_1_q\))))) # (\score[9]~_Duplicate_1_q\ & (!\score[8]~_Duplicate_1_q\ & ((\VGA_Generator|Text_Generator|bcd~1_combout\) # (\VGA_Generator|Text_Generator|bcd~2_combout\)))) ) ) ) # ( 
-- \score[7]~_Duplicate_1_q\ & ( !\VGA_Generator|Text_Generator|bcd~0_combout\ & ( (!\score[9]~_Duplicate_1_q\ & ((!\VGA_Generator|Text_Generator|bcd~2_combout\ & (!\VGA_Generator|Text_Generator|bcd~1_combout\)) # 
-- (\VGA_Generator|Text_Generator|bcd~2_combout\ & ((!\score[8]~_Duplicate_1_q\))))) # (\score[9]~_Duplicate_1_q\ & (((\VGA_Generator|Text_Generator|bcd~1_combout\)))) ) ) ) # ( !\score[7]~_Duplicate_1_q\ & ( !\VGA_Generator|Text_Generator|bcd~0_combout\ & ( 
-- (!\score[9]~_Duplicate_1_q\ & (!\VGA_Generator|Text_Generator|bcd~2_combout\ & (\VGA_Generator|Text_Generator|bcd~1_combout\))) # (\score[9]~_Duplicate_1_q\ & (!\VGA_Generator|Text_Generator|bcd~1_combout\ & ((\score[8]~_Duplicate_1_q\) # 
-- (\VGA_Generator|Text_Generator|bcd~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100001011000101001111000010110110101001010100100000010010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_score[9]~_Duplicate_1_q\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~2_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~1_combout\,
	datad => \ALT_INV_score[8]~_Duplicate_1_q\,
	datae => \ALT_INV_score[7]~_Duplicate_1_q\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~0_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~3_combout\);

-- Location: LABCELL_X29_Y39_N6
\VGA_Generator|Text_Generator|bcd~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~4_combout\ = ( \score[7]~_Duplicate_1_q\ & ( \VGA_Generator|Text_Generator|bcd~0_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~1_combout\ & (!\score[8]~_Duplicate_1_q\ & ((\VGA_Generator|Text_Generator|bcd~2_combout\) 
-- # (\score[9]~_Duplicate_1_q\)))) # (\VGA_Generator|Text_Generator|bcd~1_combout\ & (!\score[9]~_Duplicate_1_q\ & ((\score[8]~_Duplicate_1_q\)))) ) ) ) # ( !\score[7]~_Duplicate_1_q\ & ( \VGA_Generator|Text_Generator|bcd~0_combout\ & ( 
-- (!\score[9]~_Duplicate_1_q\ & (!\VGA_Generator|Text_Generator|bcd~1_combout\ & (!\VGA_Generator|Text_Generator|bcd~2_combout\ $ (\score[8]~_Duplicate_1_q\)))) # (\score[9]~_Duplicate_1_q\ & (!\score[8]~_Duplicate_1_q\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~2_combout\) # (\VGA_Generator|Text_Generator|bcd~1_combout\)))) ) ) ) # ( \score[7]~_Duplicate_1_q\ & ( !\VGA_Generator|Text_Generator|bcd~0_combout\ & ( !\score[8]~_Duplicate_1_q\ $ 
-- (((!\VGA_Generator|Text_Generator|bcd~1_combout\ & ((!\VGA_Generator|Text_Generator|bcd~2_combout\))) # (\VGA_Generator|Text_Generator|bcd~1_combout\ & (\score[9]~_Duplicate_1_q\)))) ) ) ) # ( !\score[7]~_Duplicate_1_q\ & ( 
-- !\VGA_Generator|Text_Generator|bcd~0_combout\ & ( (!\score[9]~_Duplicate_1_q\ & (!\VGA_Generator|Text_Generator|bcd~2_combout\ $ (((!\score[8]~_Duplicate_1_q\))))) # (\score[9]~_Duplicate_1_q\ & (\score[8]~_Duplicate_1_q\ & 
-- ((\VGA_Generator|Text_Generator|bcd~1_combout\) # (\VGA_Generator|Text_Generator|bcd~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001010011101001110101100010111000101001000000111000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_score[9]~_Duplicate_1_q\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~2_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~1_combout\,
	datad => \ALT_INV_score[8]~_Duplicate_1_q\,
	datae => \ALT_INV_score[7]~_Duplicate_1_q\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~0_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~4_combout\);

-- Location: FF_X24_Y37_N14
\score[5]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \score[5]~SCLR_LUT_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \score[5]~_Duplicate_1_q\);

-- Location: FF_X24_Y37_N20
\score[6]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \score[6]~SCLR_LUT_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \score[6]~_Duplicate_1_q\);

-- Location: LABCELL_X29_Y39_N12
\VGA_Generator|Text_Generator|bcd~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~41_combout\ = ( \score[5]~_Duplicate_1_q\ & ( \score[6]~_Duplicate_1_q\ & ( (!\VGA_Generator|Text_Generator|bcd~3_combout\ & ((!\VGA_Generator|Text_Generator|bcd~5_combout\ $ (!\score[4]~_Duplicate_1_q\)) # 
-- (\VGA_Generator|Text_Generator|bcd~4_combout\))) ) ) ) # ( !\score[5]~_Duplicate_1_q\ & ( \score[6]~_Duplicate_1_q\ & ( (!\VGA_Generator|Text_Generator|bcd~4_combout\ & ((!\VGA_Generator|Text_Generator|bcd~5_combout\ & 
-- ((\VGA_Generator|Text_Generator|bcd~3_combout\))) # (\VGA_Generator|Text_Generator|bcd~5_combout\ & (\score[4]~_Duplicate_1_q\)))) # (\VGA_Generator|Text_Generator|bcd~4_combout\ & (((!\score[4]~_Duplicate_1_q\ & 
-- \VGA_Generator|Text_Generator|bcd~3_combout\)))) ) ) ) # ( \score[5]~_Duplicate_1_q\ & ( !\score[6]~_Duplicate_1_q\ & ( (!\VGA_Generator|Text_Generator|bcd~5_combout\ & (!\VGA_Generator|Text_Generator|bcd~3_combout\ $ (((\score[4]~_Duplicate_1_q\ & 
-- \VGA_Generator|Text_Generator|bcd~4_combout\))))) # (\VGA_Generator|Text_Generator|bcd~5_combout\ & (\VGA_Generator|Text_Generator|bcd~3_combout\ & (!\score[4]~_Duplicate_1_q\ $ (\VGA_Generator|Text_Generator|bcd~4_combout\)))) ) ) ) # ( 
-- !\score[5]~_Duplicate_1_q\ & ( !\score[6]~_Duplicate_1_q\ & ( (!\VGA_Generator|Text_Generator|bcd~3_combout\ & (((\score[4]~_Duplicate_1_q\ & \VGA_Generator|Text_Generator|bcd~4_combout\)) # (\VGA_Generator|Text_Generator|bcd~5_combout\))) # 
-- (\VGA_Generator|Text_Generator|bcd~3_combout\ & (!\VGA_Generator|Text_Generator|bcd~4_combout\ & (!\VGA_Generator|Text_Generator|bcd~5_combout\ $ (\score[4]~_Duplicate_1_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101100101110000101001001000001100011011000011000110000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~5_combout\,
	datab => \ALT_INV_score[4]~_Duplicate_1_q\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~3_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~4_combout\,
	datae => \ALT_INV_score[5]~_Duplicate_1_q\,
	dataf => \ALT_INV_score[6]~_Duplicate_1_q\,
	combout => \VGA_Generator|Text_Generator|bcd~41_combout\);

-- Location: LABCELL_X29_Y39_N42
\VGA_Generator|Text_Generator|bcd~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~42_combout\ = ( \score[5]~_Duplicate_1_q\ & ( \score[6]~_Duplicate_1_q\ & ( (!\VGA_Generator|Text_Generator|bcd~4_combout\ & ((!\VGA_Generator|Text_Generator|bcd~5_combout\ & (!\score[4]~_Duplicate_1_q\ & 
-- \VGA_Generator|Text_Generator|bcd~3_combout\)) # (\VGA_Generator|Text_Generator|bcd~5_combout\ & (\score[4]~_Duplicate_1_q\ & !\VGA_Generator|Text_Generator|bcd~3_combout\)))) ) ) ) # ( !\score[5]~_Duplicate_1_q\ & ( \score[6]~_Duplicate_1_q\ & ( 
-- (!\score[4]~_Duplicate_1_q\ & (!\VGA_Generator|Text_Generator|bcd~5_combout\ & (!\VGA_Generator|Text_Generator|bcd~3_combout\ & !\VGA_Generator|Text_Generator|bcd~4_combout\))) # (\score[4]~_Duplicate_1_q\ & (((\VGA_Generator|Text_Generator|bcd~3_combout\ 
-- & \VGA_Generator|Text_Generator|bcd~4_combout\)))) ) ) ) # ( \score[5]~_Duplicate_1_q\ & ( !\score[6]~_Duplicate_1_q\ & ( (!\VGA_Generator|Text_Generator|bcd~4_combout\ & (\VGA_Generator|Text_Generator|bcd~5_combout\ & (!\score[4]~_Duplicate_1_q\))) # 
-- (\VGA_Generator|Text_Generator|bcd~4_combout\ & (!\VGA_Generator|Text_Generator|bcd~3_combout\ & (!\VGA_Generator|Text_Generator|bcd~5_combout\ $ (!\score[4]~_Duplicate_1_q\)))) ) ) ) # ( !\score[5]~_Duplicate_1_q\ & ( !\score[6]~_Duplicate_1_q\ & ( 
-- (\VGA_Generator|Text_Generator|bcd~3_combout\ & ((!\score[4]~_Duplicate_1_q\ & ((\VGA_Generator|Text_Generator|bcd~4_combout\) # (\VGA_Generator|Text_Generator|bcd~5_combout\))) # (\score[4]~_Duplicate_1_q\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~4_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100001100010001000110000010000000000000110001100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~5_combout\,
	datab => \ALT_INV_score[4]~_Duplicate_1_q\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~3_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~4_combout\,
	datae => \ALT_INV_score[5]~_Duplicate_1_q\,
	dataf => \ALT_INV_score[6]~_Duplicate_1_q\,
	combout => \VGA_Generator|Text_Generator|bcd~42_combout\);

-- Location: FF_X30_Y39_N17
\score[2]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \score[2]~SCLR_LUT_combout\,
	ena => \enable_rst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \score[2]~_Duplicate_1_q\);

-- Location: LABCELL_X29_Y39_N30
\VGA_Generator|Text_Generator|bcd~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~40_combout\ = ( \score[5]~_Duplicate_1_q\ & ( \score[6]~_Duplicate_1_q\ & ( (!\score[4]~_Duplicate_1_q\ & (((!\VGA_Generator|Text_Generator|bcd~3_combout\ & !\VGA_Generator|Text_Generator|bcd~4_combout\)))) # 
-- (\score[4]~_Duplicate_1_q\ & (((\VGA_Generator|Text_Generator|bcd~5_combout\ & \VGA_Generator|Text_Generator|bcd~3_combout\)) # (\VGA_Generator|Text_Generator|bcd~4_combout\))) ) ) ) # ( !\score[5]~_Duplicate_1_q\ & ( \score[6]~_Duplicate_1_q\ & ( 
-- (!\VGA_Generator|Text_Generator|bcd~4_combout\ & ((!\VGA_Generator|Text_Generator|bcd~5_combout\ & (\score[4]~_Duplicate_1_q\ & \VGA_Generator|Text_Generator|bcd~3_combout\)) # (\VGA_Generator|Text_Generator|bcd~5_combout\ & 
-- (!\score[4]~_Duplicate_1_q\)))) # (\VGA_Generator|Text_Generator|bcd~4_combout\ & ((!\score[4]~_Duplicate_1_q\ $ (!\VGA_Generator|Text_Generator|bcd~3_combout\)))) ) ) ) # ( \score[5]~_Duplicate_1_q\ & ( !\score[6]~_Duplicate_1_q\ & ( 
-- (!\VGA_Generator|Text_Generator|bcd~5_combout\ & (!\score[4]~_Duplicate_1_q\ $ (((!\VGA_Generator|Text_Generator|bcd~4_combout\))))) # (\VGA_Generator|Text_Generator|bcd~5_combout\ & (!\score[4]~_Duplicate_1_q\ & 
-- (\VGA_Generator|Text_Generator|bcd~3_combout\))) ) ) ) # ( !\score[5]~_Duplicate_1_q\ & ( !\score[6]~_Duplicate_1_q\ & ( (!\VGA_Generator|Text_Generator|bcd~3_combout\ & (!\score[4]~_Duplicate_1_q\ $ (((!\VGA_Generator|Text_Generator|bcd~4_combout\) # 
-- (\VGA_Generator|Text_Generator|bcd~5_combout\))))) # (\VGA_Generator|Text_Generator|bcd~3_combout\ & (((!\score[4]~_Duplicate_1_q\ & !\VGA_Generator|Text_Generator|bcd~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110010010000001001101000110001000110001111001100000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~5_combout\,
	datab => \ALT_INV_score[4]~_Duplicate_1_q\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~3_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~4_combout\,
	datae => \ALT_INV_score[5]~_Duplicate_1_q\,
	dataf => \ALT_INV_score[6]~_Duplicate_1_q\,
	combout => \VGA_Generator|Text_Generator|bcd~40_combout\);

-- Location: LABCELL_X29_Y37_N42
\VGA_Generator|Text_Generator|bcd~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~55_combout\ = ( \score[2]~_Duplicate_1_q\ & ( \VGA_Generator|Text_Generator|bcd~40_combout\ & ( (!\score[3]~_Duplicate_1_q\ & (!\VGA_Generator|Text_Generator|bcd~41_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~42_combout\) # (\score[1]~_Duplicate_1_q\)))) # (\score[3]~_Duplicate_1_q\ & ((!\score[1]~_Duplicate_1_q\) # ((\VGA_Generator|Text_Generator|bcd~42_combout\) # (\VGA_Generator|Text_Generator|bcd~41_combout\)))) ) ) ) # 
-- ( !\score[2]~_Duplicate_1_q\ & ( \VGA_Generator|Text_Generator|bcd~40_combout\ & ( (!\score[3]~_Duplicate_1_q\ & (!\score[1]~_Duplicate_1_q\ & \VGA_Generator|Text_Generator|bcd~41_combout\)) # (\score[3]~_Duplicate_1_q\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~41_combout\))) ) ) ) # ( \score[2]~_Duplicate_1_q\ & ( !\VGA_Generator|Text_Generator|bcd~40_combout\ & ( (!\score[3]~_Duplicate_1_q\ & ((!\VGA_Generator|Text_Generator|bcd~42_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~41_combout\))) # (\VGA_Generator|Text_Generator|bcd~42_combout\ & (!\score[1]~_Duplicate_1_q\)))) # (\score[3]~_Duplicate_1_q\ & (((\VGA_Generator|Text_Generator|bcd~41_combout\)))) ) ) ) # ( !\score[2]~_Duplicate_1_q\ 
-- & ( !\VGA_Generator|Text_Generator|bcd~40_combout\ & ( (!\score[3]~_Duplicate_1_q\ & (((!\VGA_Generator|Text_Generator|bcd~41_combout\) # (\VGA_Generator|Text_Generator|bcd~42_combout\)))) # (\score[3]~_Duplicate_1_q\ & (((!\score[1]~_Duplicate_1_q\ & 
-- !\VGA_Generator|Text_Generator|bcd~42_combout\)) # (\VGA_Generator|Text_Generator|bcd~41_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110001111001111110000111000101100111000001110001110001101110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_score[1]~_Duplicate_1_q\,
	datab => \ALT_INV_score[3]~_Duplicate_1_q\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~41_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~42_combout\,
	datae => \ALT_INV_score[2]~_Duplicate_1_q\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~40_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~55_combout\);

-- Location: LABCELL_X29_Y37_N6
\VGA_Generator|Text_Generator|bcd~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~43_combout\ = ( \VGA_Generator|Text_Generator|bcd~40_combout\ & ( !\VGA_Generator|Text_Generator|bcd~42_combout\ $ (\VGA_Generator|Text_Generator|bcd~41_combout\) ) ) # ( !\VGA_Generator|Text_Generator|bcd~40_combout\ & ( 
-- !\VGA_Generator|Text_Generator|bcd~42_combout\ $ (((\VGA_Generator|Text_Generator|bcd~41_combout\ & \score[3]~_Duplicate_1_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011000011110011001100001111000011110000111100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~42_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~41_combout\,
	datad => \ALT_INV_score[3]~_Duplicate_1_q\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~40_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~43_combout\);

-- Location: MLABCELL_X25_Y39_N12
\VGA_Generator|Text_Generator|bcd~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~13_combout\ = ( \score[14]~_Duplicate_1_q\ & ( \score[10]~_Duplicate_1_q\ & ( (!\score[13]~_Duplicate_1_q\ & (!\score[15]~_Duplicate_3_q\ & !\score[12]~_Duplicate_1_q\)) # (\score[13]~_Duplicate_1_q\ & 
-- (\score[15]~_Duplicate_3_q\ & \score[12]~_Duplicate_1_q\)) ) ) ) # ( !\score[14]~_Duplicate_1_q\ & ( \score[10]~_Duplicate_1_q\ & ( (!\score[13]~_Duplicate_1_q\ & (\score[15]~_Duplicate_3_q\ & ((\score[12]~_Duplicate_1_q\) # 
-- (\score[11]~_Duplicate_1_q\)))) # (\score[13]~_Duplicate_1_q\ & ((!\score[15]~_Duplicate_3_q\ & ((\score[12]~_Duplicate_1_q\) # (\score[11]~_Duplicate_1_q\))) # (\score[15]~_Duplicate_3_q\ & ((!\score[12]~_Duplicate_1_q\))))) ) ) ) # ( 
-- \score[14]~_Duplicate_1_q\ & ( !\score[10]~_Duplicate_1_q\ & ( (!\score[13]~_Duplicate_1_q\ & (!\score[15]~_Duplicate_3_q\ & !\score[12]~_Duplicate_1_q\)) # (\score[13]~_Duplicate_1_q\ & (\score[15]~_Duplicate_3_q\ & \score[12]~_Duplicate_1_q\)) ) ) ) # ( 
-- !\score[14]~_Duplicate_1_q\ & ( !\score[10]~_Duplicate_1_q\ & ( (!\score[13]~_Duplicate_1_q\ & (((\score[15]~_Duplicate_3_q\ & \score[12]~_Duplicate_1_q\)))) # (\score[13]~_Duplicate_1_q\ & ((!\score[11]~_Duplicate_1_q\ & ((\score[12]~_Duplicate_1_q\) # 
-- (\score[15]~_Duplicate_3_q\))) # (\score[11]~_Duplicate_1_q\ & ((!\score[15]~_Duplicate_3_q\) # (!\score[12]~_Duplicate_1_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100111110110000000000001100010111001111001100000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_score[11]~_Duplicate_1_q\,
	datab => \ALT_INV_score[13]~_Duplicate_1_q\,
	datac => \ALT_INV_score[15]~_Duplicate_3_q\,
	datad => \ALT_INV_score[12]~_Duplicate_1_q\,
	datae => \ALT_INV_score[14]~_Duplicate_1_q\,
	dataf => \ALT_INV_score[10]~_Duplicate_1_q\,
	combout => \VGA_Generator|Text_Generator|bcd~13_combout\);

-- Location: LABCELL_X29_Y39_N0
\VGA_Generator|Text_Generator|bcd~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~11_combout\ = ( \VGA_Generator|Text_Generator|bcd~0_combout\ & ( !\VGA_Generator|Text_Generator|bcd~2_combout\ $ (\VGA_Generator|Text_Generator|bcd~1_combout\) ) ) # ( !\VGA_Generator|Text_Generator|bcd~0_combout\ & ( 
-- !\VGA_Generator|Text_Generator|bcd~2_combout\ $ (((\score[9]~_Duplicate_1_q\ & \VGA_Generator|Text_Generator|bcd~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100111001001110010011100100111000011110000111100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_score[9]~_Duplicate_1_q\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~2_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~1_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~0_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~11_combout\);

-- Location: MLABCELL_X25_Y39_N30
\VGA_Generator|Text_Generator|bcd~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~12_combout\ = ( \score[14]~_Duplicate_1_q\ & ( \score[10]~_Duplicate_1_q\ & ( (!\score[12]~_Duplicate_1_q\ & ((!\score[13]~_Duplicate_1_q\ $ (\score[15]~_Duplicate_3_q\)))) # (\score[12]~_Duplicate_1_q\ & 
-- (\score[11]~_Duplicate_1_q\ & (!\score[13]~_Duplicate_1_q\ $ (!\score[15]~_Duplicate_3_q\)))) ) ) ) # ( !\score[14]~_Duplicate_1_q\ & ( \score[10]~_Duplicate_1_q\ & ( (!\score[15]~_Duplicate_3_q\ & (!\score[12]~_Duplicate_1_q\ $ 
-- (((!\score[13]~_Duplicate_1_q\) # (\score[11]~_Duplicate_1_q\))))) # (\score[15]~_Duplicate_3_q\ & (!\score[12]~_Duplicate_1_q\ & ((!\score[11]~_Duplicate_1_q\) # (\score[13]~_Duplicate_1_q\)))) ) ) ) # ( \score[14]~_Duplicate_1_q\ & ( 
-- !\score[10]~_Duplicate_1_q\ & ( (!\score[12]~_Duplicate_1_q\ & ((!\score[13]~_Duplicate_1_q\ $ (\score[15]~_Duplicate_3_q\)))) # (\score[12]~_Duplicate_1_q\ & (\score[11]~_Duplicate_1_q\ & (\score[13]~_Duplicate_1_q\ & !\score[15]~_Duplicate_3_q\))) ) ) ) 
-- # ( !\score[14]~_Duplicate_1_q\ & ( !\score[10]~_Duplicate_1_q\ & ( (!\score[15]~_Duplicate_3_q\ & ((!\score[11]~_Duplicate_1_q\ & (\score[13]~_Duplicate_1_q\ & !\score[12]~_Duplicate_1_q\)) # (\score[11]~_Duplicate_1_q\ & (!\score[13]~_Duplicate_1_q\ & 
-- \score[12]~_Duplicate_1_q\)))) # (\score[15]~_Duplicate_3_q\ & ((!\score[12]~_Duplicate_1_q\) # ((!\score[11]~_Duplicate_1_q\ & \score[13]~_Duplicate_1_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010111101000010110000110001000000101011110100001100001100010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_score[11]~_Duplicate_1_q\,
	datab => \ALT_INV_score[13]~_Duplicate_1_q\,
	datac => \ALT_INV_score[15]~_Duplicate_3_q\,
	datad => \ALT_INV_score[12]~_Duplicate_1_q\,
	datae => \ALT_INV_score[14]~_Duplicate_1_q\,
	dataf => \ALT_INV_score[10]~_Duplicate_1_q\,
	combout => \VGA_Generator|Text_Generator|bcd~12_combout\);

-- Location: LABCELL_X29_Y39_N3
\VGA_Generator|Text_Generator|bcd~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~10_combout\ = ( \VGA_Generator|Text_Generator|bcd~1_combout\ & ( (!\score[9]~_Duplicate_1_q\ & (!\VGA_Generator|Text_Generator|bcd~2_combout\ & (!\VGA_Generator|Text_Generator|bcd~0_combout\))) # 
-- (\score[9]~_Duplicate_1_q\ & (((\VGA_Generator|Text_Generator|bcd~0_combout\ & \score[8]~_Duplicate_1_q\)))) ) ) # ( !\VGA_Generator|Text_Generator|bcd~1_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~2_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~0_combout\ & ((\score[8]~_Duplicate_1_q\) # (\score[9]~_Duplicate_1_q\)))) # (\VGA_Generator|Text_Generator|bcd~2_combout\ & ((!\score[9]~_Duplicate_1_q\) # ((!\VGA_Generator|Text_Generator|bcd~0_combout\) # 
-- (!\score[8]~_Duplicate_1_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100111110001101110011111010000000100001011000000010000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_score[9]~_Duplicate_1_q\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~2_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~0_combout\,
	datad => \ALT_INV_score[8]~_Duplicate_1_q\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~1_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~10_combout\);

-- Location: MLABCELL_X28_Y39_N42
\VGA_Generator|Text_Generator|bcd~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~14_combout\ = ( \score[14]~_Duplicate_1_q\ & ( \score[10]~_Duplicate_1_q\ & ( (!\score[13]~_Duplicate_1_q\ & ((!\score[15]~_Duplicate_3_q\ & ((\score[12]~_Duplicate_1_q\))) # (\score[15]~_Duplicate_3_q\ & 
-- (!\score[11]~_Duplicate_1_q\ & !\score[12]~_Duplicate_1_q\)))) ) ) ) # ( !\score[14]~_Duplicate_1_q\ & ( \score[10]~_Duplicate_1_q\ & ( (\score[13]~_Duplicate_1_q\ & (\score[15]~_Duplicate_3_q\ & \score[12]~_Duplicate_1_q\)) ) ) ) # ( 
-- \score[14]~_Duplicate_1_q\ & ( !\score[10]~_Duplicate_1_q\ & ( (!\score[12]~_Duplicate_1_q\ & (!\score[11]~_Duplicate_1_q\ & (!\score[13]~_Duplicate_1_q\ $ (!\score[15]~_Duplicate_3_q\)))) # (\score[12]~_Duplicate_1_q\ & (!\score[13]~_Duplicate_1_q\ & 
-- (!\score[15]~_Duplicate_3_q\))) ) ) ) # ( !\score[14]~_Duplicate_1_q\ & ( !\score[10]~_Duplicate_1_q\ & ( (\score[13]~_Duplicate_1_q\ & (\score[15]~_Duplicate_3_q\ & (\score[11]~_Duplicate_1_q\ & \score[12]~_Duplicate_1_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001011000001000100000000000000100010010000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_score[13]~_Duplicate_1_q\,
	datab => \ALT_INV_score[15]~_Duplicate_3_q\,
	datac => \ALT_INV_score[11]~_Duplicate_1_q\,
	datad => \ALT_INV_score[12]~_Duplicate_1_q\,
	datae => \ALT_INV_score[14]~_Duplicate_1_q\,
	dataf => \ALT_INV_score[10]~_Duplicate_1_q\,
	combout => \VGA_Generator|Text_Generator|bcd~14_combout\);

-- Location: LABCELL_X29_Y39_N18
\VGA_Generator|Text_Generator|bcd~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~9_combout\ = ( \score[7]~_Duplicate_1_q\ & ( \VGA_Generator|Text_Generator|bcd~0_combout\ & ( (!\score[9]~_Duplicate_1_q\ & (((!\score[8]~_Duplicate_1_q\) # (\VGA_Generator|Text_Generator|bcd~1_combout\)))) # 
-- (\score[9]~_Duplicate_1_q\ & ((!\VGA_Generator|Text_Generator|bcd~1_combout\ & (!\VGA_Generator|Text_Generator|bcd~2_combout\ & \score[8]~_Duplicate_1_q\)) # (\VGA_Generator|Text_Generator|bcd~1_combout\ & ((!\score[8]~_Duplicate_1_q\))))) ) ) ) # ( 
-- !\score[7]~_Duplicate_1_q\ & ( \VGA_Generator|Text_Generator|bcd~0_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~1_combout\ & (!\score[9]~_Duplicate_1_q\ & ((!\score[8]~_Duplicate_1_q\) # (\VGA_Generator|Text_Generator|bcd~2_combout\)))) # 
-- (\VGA_Generator|Text_Generator|bcd~1_combout\ & (!\score[9]~_Duplicate_1_q\ $ (((!\score[8]~_Duplicate_1_q\))))) ) ) ) # ( \score[7]~_Duplicate_1_q\ & ( !\VGA_Generator|Text_Generator|bcd~0_combout\ & ( (!\score[9]~_Duplicate_1_q\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~2_combout\ & (\VGA_Generator|Text_Generator|bcd~1_combout\)) # (\VGA_Generator|Text_Generator|bcd~2_combout\ & ((\score[8]~_Duplicate_1_q\))))) # (\score[9]~_Duplicate_1_q\ & 
-- (((!\VGA_Generator|Text_Generator|bcd~1_combout\)))) ) ) ) # ( !\score[7]~_Duplicate_1_q\ & ( !\VGA_Generator|Text_Generator|bcd~0_combout\ & ( (!\score[9]~_Duplicate_1_q\ & (!\VGA_Generator|Text_Generator|bcd~2_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~1_combout\))) # (\score[9]~_Duplicate_1_q\ & (!\VGA_Generator|Text_Generator|bcd~1_combout\ & ((\score[8]~_Duplicate_1_q\) # (\VGA_Generator|Text_Generator|bcd~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100001011000010110000111101010100101001010101010111101001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_score[9]~_Duplicate_1_q\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~2_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~1_combout\,
	datad => \ALT_INV_score[8]~_Duplicate_1_q\,
	datae => \ALT_INV_score[7]~_Duplicate_1_q\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~0_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~9_combout\);

-- Location: LABCELL_X30_Y39_N36
\VGA_Generator|Text_Generator|bcd~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~15_combout\ = ( \VGA_Generator|Text_Generator|bcd~14_combout\ & ( \VGA_Generator|Text_Generator|bcd~9_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~11_combout\ & ((!\VGA_Generator|Text_Generator|bcd~12_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~13_combout\)) # (\VGA_Generator|Text_Generator|bcd~12_combout\ & ((\VGA_Generator|Text_Generator|bcd~10_combout\))))) # (\VGA_Generator|Text_Generator|bcd~11_combout\ & (((!\VGA_Generator|Text_Generator|bcd~12_combout\ & 
-- !\VGA_Generator|Text_Generator|bcd~10_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~14_combout\ & ( \VGA_Generator|Text_Generator|bcd~9_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~13_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~11_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~12_combout\) # (\VGA_Generator|Text_Generator|bcd~10_combout\))))) # (\VGA_Generator|Text_Generator|bcd~13_combout\ & (!\VGA_Generator|Text_Generator|bcd~11_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~12_combout\) # (\VGA_Generator|Text_Generator|bcd~10_combout\)))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~14_combout\ & ( !\VGA_Generator|Text_Generator|bcd~9_combout\ & ( 
-- (!\VGA_Generator|Text_Generator|bcd~11_combout\ & ((!\VGA_Generator|Text_Generator|bcd~12_combout\ & (!\VGA_Generator|Text_Generator|bcd~13_combout\)) # (\VGA_Generator|Text_Generator|bcd~12_combout\ & ((!\VGA_Generator|Text_Generator|bcd~10_combout\))))) 
-- # (\VGA_Generator|Text_Generator|bcd~11_combout\ & (\VGA_Generator|Text_Generator|bcd~12_combout\ & ((!\VGA_Generator|Text_Generator|bcd~13_combout\) # (\VGA_Generator|Text_Generator|bcd~10_combout\)))) ) ) ) # ( 
-- !\VGA_Generator|Text_Generator|bcd~14_combout\ & ( !\VGA_Generator|Text_Generator|bcd~9_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~13_combout\ & ((!\VGA_Generator|Text_Generator|bcd~11_combout\ & (!\VGA_Generator|Text_Generator|bcd~12_combout\ & 
-- \VGA_Generator|Text_Generator|bcd~10_combout\)) # (\VGA_Generator|Text_Generator|bcd~11_combout\ & (\VGA_Generator|Text_Generator|bcd~12_combout\ & !\VGA_Generator|Text_Generator|bcd~10_combout\)))) # (\VGA_Generator|Text_Generator|bcd~13_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~11_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~12_combout\) # (\VGA_Generator|Text_Generator|bcd~10_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011010010001100011101000001101101000011001100111000001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~13_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~11_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~12_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~10_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~14_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~9_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~15_combout\);

-- Location: LABCELL_X29_Y39_N27
\VGA_Generator|Text_Generator|bcd~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~8_combout\ = ( \VGA_Generator|Text_Generator|bcd~3_combout\ & ( !\VGA_Generator|Text_Generator|bcd~4_combout\ $ (\VGA_Generator|Text_Generator|bcd~5_combout\) ) ) # ( !\VGA_Generator|Text_Generator|bcd~3_combout\ & ( 
-- !\VGA_Generator|Text_Generator|bcd~5_combout\ $ (((\VGA_Generator|Text_Generator|bcd~4_combout\ & \score[6]~_Duplicate_1_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000000011111111000000001111001100001100111100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~4_combout\,
	datac => \ALT_INV_score[6]~_Duplicate_1_q\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~5_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~3_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~8_combout\);

-- Location: LABCELL_X30_Y39_N42
\VGA_Generator|Text_Generator|bcd~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~16_combout\ = ( \VGA_Generator|Text_Generator|bcd~14_combout\ & ( \VGA_Generator|Text_Generator|bcd~9_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~13_combout\ & (((!\VGA_Generator|Text_Generator|bcd~10_combout\)))) # 
-- (\VGA_Generator|Text_Generator|bcd~13_combout\ & ((!\VGA_Generator|Text_Generator|bcd~11_combout\ & (!\VGA_Generator|Text_Generator|bcd~12_combout\ & \VGA_Generator|Text_Generator|bcd~10_combout\)) # (\VGA_Generator|Text_Generator|bcd~11_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~12_combout\ $ (\VGA_Generator|Text_Generator|bcd~10_combout\))))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~14_combout\ & ( \VGA_Generator|Text_Generator|bcd~9_combout\ & ( 
-- (!\VGA_Generator|Text_Generator|bcd~12_combout\ & (!\VGA_Generator|Text_Generator|bcd~10_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~13_combout\) # (!\VGA_Generator|Text_Generator|bcd~11_combout\))))) # (\VGA_Generator|Text_Generator|bcd~12_combout\ 
-- & ((!\VGA_Generator|Text_Generator|bcd~13_combout\ & (!\VGA_Generator|Text_Generator|bcd~11_combout\ & !\VGA_Generator|Text_Generator|bcd~10_combout\)) # (\VGA_Generator|Text_Generator|bcd~13_combout\ & (\VGA_Generator|Text_Generator|bcd~11_combout\ & 
-- \VGA_Generator|Text_Generator|bcd~10_combout\)))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~14_combout\ & ( !\VGA_Generator|Text_Generator|bcd~9_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~12_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~11_combout\ $ (!\VGA_Generator|Text_Generator|bcd~10_combout\)))) # (\VGA_Generator|Text_Generator|bcd~12_combout\ & ((!\VGA_Generator|Text_Generator|bcd~13_combout\ & (\VGA_Generator|Text_Generator|bcd~11_combout\ & 
-- \VGA_Generator|Text_Generator|bcd~10_combout\)) # (\VGA_Generator|Text_Generator|bcd~13_combout\ & (!\VGA_Generator|Text_Generator|bcd~11_combout\ & !\VGA_Generator|Text_Generator|bcd~10_combout\)))) ) ) ) # ( 
-- !\VGA_Generator|Text_Generator|bcd~14_combout\ & ( !\VGA_Generator|Text_Generator|bcd~9_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~12_combout\ & (\VGA_Generator|Text_Generator|bcd~10_combout\ & ((\VGA_Generator|Text_Generator|bcd~11_combout\) # 
-- (\VGA_Generator|Text_Generator|bcd~13_combout\)))) # (\VGA_Generator|Text_Generator|bcd~12_combout\ & (!\VGA_Generator|Text_Generator|bcd~10_combout\ & ((!\VGA_Generator|Text_Generator|bcd~13_combout\) # (!\VGA_Generator|Text_Generator|bcd~11_combout\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111001110000001101001100001000011000111000011011101001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~13_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~11_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~12_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~10_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~14_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~9_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~16_combout\);

-- Location: LABCELL_X29_Y39_N24
\VGA_Generator|Text_Generator|bcd~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~7_combout\ = ( \score[6]~_Duplicate_1_q\ & ( (!\VGA_Generator|Text_Generator|bcd~3_combout\ & (!\VGA_Generator|Text_Generator|bcd~4_combout\ & (\VGA_Generator|Text_Generator|bcd~5_combout\))) # 
-- (\VGA_Generator|Text_Generator|bcd~3_combout\ & ((!\VGA_Generator|Text_Generator|bcd~4_combout\ & ((!\VGA_Generator|Text_Generator|bcd~5_combout\) # (!\score[5]~_Duplicate_1_q\))) # (\VGA_Generator|Text_Generator|bcd~4_combout\ & 
-- ((\score[5]~_Duplicate_1_q\))))) ) ) # ( !\score[6]~_Duplicate_1_q\ & ( (!\VGA_Generator|Text_Generator|bcd~3_combout\ & (!\VGA_Generator|Text_Generator|bcd~4_combout\ $ ((!\VGA_Generator|Text_Generator|bcd~5_combout\)))) # 
-- (\VGA_Generator|Text_Generator|bcd~3_combout\ & (!\VGA_Generator|Text_Generator|bcd~4_combout\ & ((\score[5]~_Duplicate_1_q\) # (\VGA_Generator|Text_Generator|bcd~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010110001101100001011000110110001001100010110010100110001011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~3_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~4_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~5_combout\,
	datad => \ALT_INV_score[5]~_Duplicate_1_q\,
	dataf => \ALT_INV_score[6]~_Duplicate_1_q\,
	combout => \VGA_Generator|Text_Generator|bcd~7_combout\);

-- Location: LABCELL_X30_Y39_N24
\VGA_Generator|Text_Generator|bcd~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~17_combout\ = ( \VGA_Generator|Text_Generator|bcd~14_combout\ & ( \VGA_Generator|Text_Generator|bcd~9_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~12_combout\ & (!\VGA_Generator|Text_Generator|bcd~13_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~11_combout\ & \VGA_Generator|Text_Generator|bcd~10_combout\))) # (\VGA_Generator|Text_Generator|bcd~12_combout\ & (!\VGA_Generator|Text_Generator|bcd~10_combout\ & (!\VGA_Generator|Text_Generator|bcd~13_combout\ $ 
-- (!\VGA_Generator|Text_Generator|bcd~11_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~14_combout\ & ( \VGA_Generator|Text_Generator|bcd~9_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~12_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~13_combout\ & (\VGA_Generator|Text_Generator|bcd~11_combout\ & \VGA_Generator|Text_Generator|bcd~10_combout\))) # (\VGA_Generator|Text_Generator|bcd~12_combout\ & (!\VGA_Generator|Text_Generator|bcd~10_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~13_combout\ $ (!\VGA_Generator|Text_Generator|bcd~11_combout\)))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~14_combout\ & ( !\VGA_Generator|Text_Generator|bcd~9_combout\ & ( 
-- (\VGA_Generator|Text_Generator|bcd~11_combout\ & ((!\VGA_Generator|Text_Generator|bcd~12_combout\ & ((\VGA_Generator|Text_Generator|bcd~10_combout\))) # (\VGA_Generator|Text_Generator|bcd~12_combout\ & ((!\VGA_Generator|Text_Generator|bcd~13_combout\) # 
-- (!\VGA_Generator|Text_Generator|bcd~10_combout\))))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~14_combout\ & ( !\VGA_Generator|Text_Generator|bcd~9_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~13_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~11_combout\ & (!\VGA_Generator|Text_Generator|bcd~12_combout\ $ (\VGA_Generator|Text_Generator|bcd~10_combout\)))) # (\VGA_Generator|Text_Generator|bcd~13_combout\ & (\VGA_Generator|Text_Generator|bcd~11_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~12_combout\ & !\VGA_Generator|Text_Generator|bcd~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000100001000000000110011001000000110000100000000011010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~13_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~11_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~12_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~10_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~14_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~9_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~17_combout\);

-- Location: LABCELL_X31_Y39_N9
\VGA_Generator|Text_Generator|bcd~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~38_combout\ = ( \VGA_Generator|Text_Generator|bcd~17_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~8_combout\ & (((!\VGA_Generator|Text_Generator|bcd~16_combout\ & !\VGA_Generator|Text_Generator|bcd~7_combout\)))) # 
-- (\VGA_Generator|Text_Generator|bcd~8_combout\ & (((\VGA_Generator|Text_Generator|bcd~15_combout\ & \VGA_Generator|Text_Generator|bcd~16_combout\)) # (\VGA_Generator|Text_Generator|bcd~7_combout\))) ) ) # ( !\VGA_Generator|Text_Generator|bcd~17_combout\ & 
-- ( (!\VGA_Generator|Text_Generator|bcd~8_combout\ & (!\VGA_Generator|Text_Generator|bcd~16_combout\ & ((!\VGA_Generator|Text_Generator|bcd~15_combout\) # (\VGA_Generator|Text_Generator|bcd~7_combout\)))) # (\VGA_Generator|Text_Generator|bcd~8_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~16_combout\ & ((!\VGA_Generator|Text_Generator|bcd~7_combout\) # (\VGA_Generator|Text_Generator|bcd~15_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001111000001100000111100000111000001001100111100000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~15_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~8_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~16_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~7_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~17_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~38_combout\);

-- Location: LABCELL_X29_Y39_N54
\VGA_Generator|Text_Generator|bcd~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~6_combout\ = ( \score[5]~_Duplicate_1_q\ & ( \score[6]~_Duplicate_1_q\ & ( (!\VGA_Generator|Text_Generator|bcd~4_combout\ & ((!\VGA_Generator|Text_Generator|bcd~3_combout\) # 
-- ((!\VGA_Generator|Text_Generator|bcd~5_combout\ & \score[4]~_Duplicate_1_q\)))) ) ) ) # ( !\score[5]~_Duplicate_1_q\ & ( \score[6]~_Duplicate_1_q\ & ( (!\VGA_Generator|Text_Generator|bcd~3_combout\ & (!\VGA_Generator|Text_Generator|bcd~4_combout\ & 
-- ((\score[4]~_Duplicate_1_q\) # (\VGA_Generator|Text_Generator|bcd~5_combout\)))) # (\VGA_Generator|Text_Generator|bcd~3_combout\ & (((\VGA_Generator|Text_Generator|bcd~4_combout\)))) ) ) ) # ( \score[5]~_Duplicate_1_q\ & ( !\score[6]~_Duplicate_1_q\ & ( 
-- (!\VGA_Generator|Text_Generator|bcd~5_combout\ & (((\VGA_Generator|Text_Generator|bcd~4_combout\)))) # (\VGA_Generator|Text_Generator|bcd~5_combout\ & ((!\score[4]~_Duplicate_1_q\ & (\VGA_Generator|Text_Generator|bcd~3_combout\)) # 
-- (\score[4]~_Duplicate_1_q\ & ((!\VGA_Generator|Text_Generator|bcd~3_combout\) # (\VGA_Generator|Text_Generator|bcd~4_combout\))))) ) ) ) # ( !\score[5]~_Duplicate_1_q\ & ( !\score[6]~_Duplicate_1_q\ & ( (!\VGA_Generator|Text_Generator|bcd~3_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~5_combout\ & ((\VGA_Generator|Text_Generator|bcd~4_combout\)))) # (\VGA_Generator|Text_Generator|bcd~3_combout\ & (((!\VGA_Generator|Text_Generator|bcd~4_combout\) # (\score[4]~_Duplicate_1_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110100011000101001011111101110000000011111111001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~5_combout\,
	datab => \ALT_INV_score[4]~_Duplicate_1_q\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~3_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~4_combout\,
	datae => \ALT_INV_score[5]~_Duplicate_1_q\,
	dataf => \ALT_INV_score[6]~_Duplicate_1_q\,
	combout => \VGA_Generator|Text_Generator|bcd~6_combout\);

-- Location: LABCELL_X29_Y37_N9
\VGA_Generator|Text_Generator|bcd~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~46_combout\ = ( \VGA_Generator|Text_Generator|bcd~40_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~41_combout\ & ((!\VGA_Generator|Text_Generator|bcd~42_combout\ & ((\score[2]~_Duplicate_1_q\) # 
-- (\score[3]~_Duplicate_1_q\))) # (\VGA_Generator|Text_Generator|bcd~42_combout\ & ((!\score[3]~_Duplicate_1_q\) # (!\score[2]~_Duplicate_1_q\))))) # (\VGA_Generator|Text_Generator|bcd~41_combout\ & (((\score[3]~_Duplicate_1_q\ & 
-- \score[2]~_Duplicate_1_q\)))) ) ) # ( !\VGA_Generator|Text_Generator|bcd~40_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~41_combout\ & (\VGA_Generator|Text_Generator|bcd~42_combout\)) # (\VGA_Generator|Text_Generator|bcd~41_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~42_combout\ & !\score[3]~_Duplicate_1_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001001100010011000100110001000101010101011010010101010101101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~41_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~42_combout\,
	datac => \ALT_INV_score[3]~_Duplicate_1_q\,
	datad => \ALT_INV_score[2]~_Duplicate_1_q\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~40_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~46_combout\);

-- Location: LABCELL_X31_Y39_N0
\VGA_Generator|Text_Generator|bcd~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~39_combout\ = ( \VGA_Generator|Text_Generator|bcd~8_combout\ & ( \VGA_Generator|Text_Generator|bcd~15_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~7_combout\ & (\VGA_Generator|Text_Generator|bcd~16_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~6_combout\))) # (\VGA_Generator|Text_Generator|bcd~7_combout\ & (!\VGA_Generator|Text_Generator|bcd~16_combout\ & ((!\VGA_Generator|Text_Generator|bcd~17_combout\)))) ) ) ) # ( 
-- !\VGA_Generator|Text_Generator|bcd~8_combout\ & ( \VGA_Generator|Text_Generator|bcd~15_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~7_combout\ & (!\VGA_Generator|Text_Generator|bcd~16_combout\ & ((!\VGA_Generator|Text_Generator|bcd~17_combout\)))) # 
-- (\VGA_Generator|Text_Generator|bcd~7_combout\ & (((!\VGA_Generator|Text_Generator|bcd~6_combout\) # (\VGA_Generator|Text_Generator|bcd~17_combout\)) # (\VGA_Generator|Text_Generator|bcd~16_combout\))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~8_combout\ 
-- & ( !\VGA_Generator|Text_Generator|bcd~15_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~17_combout\ & (((!\VGA_Generator|Text_Generator|bcd~16_combout\)))) # (\VGA_Generator|Text_Generator|bcd~17_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~7_combout\) # ((!\VGA_Generator|Text_Generator|bcd~6_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~8_combout\ & ( !\VGA_Generator|Text_Generator|bcd~15_combout\ & ( 
-- ((!\VGA_Generator|Text_Generator|bcd~7_combout\ & (!\VGA_Generator|Text_Generator|bcd~6_combout\ & !\VGA_Generator|Text_Generator|bcd~17_combout\))) # (\VGA_Generator|Text_Generator|bcd~16_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011001100110011110011001111101011011001010101010110010000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~7_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~16_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~6_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~17_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~8_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~15_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~39_combout\);

-- Location: LABCELL_X31_Y39_N6
\VGA_Generator|Text_Generator|bcd~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~37_combout\ = ( \VGA_Generator|Text_Generator|bcd~17_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~7_combout\ & ((!\VGA_Generator|Text_Generator|bcd~16_combout\) # ((!\VGA_Generator|Text_Generator|bcd~15_combout\ & 
-- \VGA_Generator|Text_Generator|bcd~8_combout\)))) # (\VGA_Generator|Text_Generator|bcd~7_combout\ & (\VGA_Generator|Text_Generator|bcd~16_combout\ & (!\VGA_Generator|Text_Generator|bcd~15_combout\ $ (\VGA_Generator|Text_Generator|bcd~8_combout\)))) ) ) # ( 
-- !\VGA_Generator|Text_Generator|bcd~17_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~15_combout\ & (!\VGA_Generator|Text_Generator|bcd~7_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~8_combout\) # (!\VGA_Generator|Text_Generator|bcd~16_combout\))))) 
-- # (\VGA_Generator|Text_Generator|bcd~15_combout\ & ((!\VGA_Generator|Text_Generator|bcd~8_combout\ & (!\VGA_Generator|Text_Generator|bcd~7_combout\ & !\VGA_Generator|Text_Generator|bcd~16_combout\)) # (\VGA_Generator|Text_Generator|bcd~8_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~7_combout\ & \VGA_Generator|Text_Generator|bcd~16_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100101000101001010010100010100111110000001010011111000000101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~15_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~8_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~7_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~16_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~17_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~37_combout\);

-- Location: LABCELL_X31_Y39_N54
\VGA_Generator|Text_Generator|bcd~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~54_combout\ = ( \VGA_Generator|Text_Generator|bcd~39_combout\ & ( \VGA_Generator|Text_Generator|bcd~37_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~43_combout\ & (((!\VGA_Generator|Text_Generator|bcd~6_combout\) # 
-- (!\VGA_Generator|Text_Generator|bcd~46_combout\)))) # (\VGA_Generator|Text_Generator|bcd~43_combout\ & (((\VGA_Generator|Text_Generator|bcd~6_combout\)) # (\VGA_Generator|Text_Generator|bcd~38_combout\))) ) ) ) # ( 
-- !\VGA_Generator|Text_Generator|bcd~39_combout\ & ( \VGA_Generator|Text_Generator|bcd~37_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~43_combout\ & (((!\VGA_Generator|Text_Generator|bcd~38_combout\ & \VGA_Generator|Text_Generator|bcd~46_combout\)) # 
-- (\VGA_Generator|Text_Generator|bcd~6_combout\))) # (\VGA_Generator|Text_Generator|bcd~43_combout\ & ((!\VGA_Generator|Text_Generator|bcd~38_combout\ & (\VGA_Generator|Text_Generator|bcd~6_combout\)) # (\VGA_Generator|Text_Generator|bcd~38_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~6_combout\ & !\VGA_Generator|Text_Generator|bcd~46_combout\)))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~39_combout\ & ( !\VGA_Generator|Text_Generator|bcd~37_combout\ & ( 
-- (!\VGA_Generator|Text_Generator|bcd~38_combout\ & ((!\VGA_Generator|Text_Generator|bcd~6_combout\) # ((\VGA_Generator|Text_Generator|bcd~43_combout\ & !\VGA_Generator|Text_Generator|bcd~46_combout\)))) # (\VGA_Generator|Text_Generator|bcd~38_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~43_combout\ & (\VGA_Generator|Text_Generator|bcd~6_combout\ & \VGA_Generator|Text_Generator|bcd~46_combout\))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~39_combout\ & ( !\VGA_Generator|Text_Generator|bcd~37_combout\ 
-- & ( (!\VGA_Generator|Text_Generator|bcd~6_combout\ & (((!\VGA_Generator|Text_Generator|bcd~46_combout\)) # (\VGA_Generator|Text_Generator|bcd~43_combout\))) # (\VGA_Generator|Text_Generator|bcd~6_combout\ & 
-- (((\VGA_Generator|Text_Generator|bcd~38_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001101010011110001001100001000011110100011101011111110110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~43_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~38_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~6_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~46_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~39_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~37_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~54_combout\);

-- Location: LABCELL_X31_Y39_N30
\VGA_Generator|Text_Generator|bcd~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~44_combout\ = ( \VGA_Generator|Text_Generator|bcd~37_combout\ & ( !\VGA_Generator|Text_Generator|bcd~38_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~6_combout\ & ((!\VGA_Generator|Text_Generator|bcd~43_combout\) # 
-- (!\VGA_Generator|Text_Generator|bcd~39_combout\))) # (\VGA_Generator|Text_Generator|bcd~6_combout\ & ((\VGA_Generator|Text_Generator|bcd~39_combout\) # (\VGA_Generator|Text_Generator|bcd~43_combout\))))) ) ) # ( 
-- !\VGA_Generator|Text_Generator|bcd~37_combout\ & ( !\VGA_Generator|Text_Generator|bcd~38_combout\ $ (!\VGA_Generator|Text_Generator|bcd~39_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110001100011001110010110001100111001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~6_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~38_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~43_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~39_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~37_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~44_combout\);

-- Location: LABCELL_X31_Y39_N12
\VGA_Generator|Text_Generator|bcd~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~18_combout\ = ( \VGA_Generator|Text_Generator|bcd~8_combout\ & ( \VGA_Generator|Text_Generator|bcd~15_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~7_combout\ & ((!\VGA_Generator|Text_Generator|bcd~16_combout\) # 
-- ((\VGA_Generator|Text_Generator|bcd~6_combout\)))) # (\VGA_Generator|Text_Generator|bcd~7_combout\ & (((!\VGA_Generator|Text_Generator|bcd~6_combout\ & \VGA_Generator|Text_Generator|bcd~17_combout\)) # (\VGA_Generator|Text_Generator|bcd~16_combout\))) ) ) 
-- ) # ( !\VGA_Generator|Text_Generator|bcd~8_combout\ & ( \VGA_Generator|Text_Generator|bcd~15_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~7_combout\ & (\VGA_Generator|Text_Generator|bcd~16_combout\)) # (\VGA_Generator|Text_Generator|bcd~7_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~16_combout\ & (\VGA_Generator|Text_Generator|bcd~6_combout\ & !\VGA_Generator|Text_Generator|bcd~17_combout\))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~8_combout\ & ( !\VGA_Generator|Text_Generator|bcd~15_combout\ & 
-- ( (!\VGA_Generator|Text_Generator|bcd~17_combout\ & (((\VGA_Generator|Text_Generator|bcd~16_combout\)))) # (\VGA_Generator|Text_Generator|bcd~17_combout\ & (\VGA_Generator|Text_Generator|bcd~7_combout\ & ((\VGA_Generator|Text_Generator|bcd~6_combout\)))) 
-- ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~8_combout\ & ( !\VGA_Generator|Text_Generator|bcd~15_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~16_combout\ & (((\VGA_Generator|Text_Generator|bcd~17_combout\) # 
-- (\VGA_Generator|Text_Generator|bcd~6_combout\)) # (\VGA_Generator|Text_Generator|bcd~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110011001100001100110000010100100110001000101001101111011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~7_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~16_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~6_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~17_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~8_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~15_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~18_combout\);

-- Location: LABCELL_X31_Y39_N42
\VGA_Generator|Text_Generator|bcd~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~19_combout\ = ( \VGA_Generator|Text_Generator|bcd~8_combout\ & ( \VGA_Generator|Text_Generator|bcd~15_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~16_combout\ & ((\VGA_Generator|Text_Generator|bcd~17_combout\) # 
-- (\VGA_Generator|Text_Generator|bcd~7_combout\))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~8_combout\ & ( \VGA_Generator|Text_Generator|bcd~15_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~16_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~7_combout\) # (!\VGA_Generator|Text_Generator|bcd~17_combout\))) # (\VGA_Generator|Text_Generator|bcd~16_combout\ & (\VGA_Generator|Text_Generator|bcd~7_combout\)) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~8_combout\ 
-- & ( !\VGA_Generator|Text_Generator|bcd~15_combout\ & ( !\VGA_Generator|Text_Generator|bcd~16_combout\ $ (!\VGA_Generator|Text_Generator|bcd~17_combout\) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~8_combout\ & ( 
-- !\VGA_Generator|Text_Generator|bcd~15_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~16_combout\ & \VGA_Generator|Text_Generator|bcd~17_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111100110011001111110000110000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~16_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~7_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~17_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~8_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~15_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~19_combout\);

-- Location: LABCELL_X30_Y39_N48
\VGA_Generator|Text_Generator|bcd~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~22_combout\ = ( \VGA_Generator|Text_Generator|bcd~10_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~11_combout\ & (!\VGA_Generator|Text_Generator|bcd~12_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~14_combout\) # 
-- (\VGA_Generator|Text_Generator|bcd~13_combout\))))) # (\VGA_Generator|Text_Generator|bcd~11_combout\ & (!\VGA_Generator|Text_Generator|bcd~13_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~12_combout\ & 
-- !\VGA_Generator|Text_Generator|bcd~14_combout\))))) ) ) # ( !\VGA_Generator|Text_Generator|bcd~10_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~13_combout\ & (((\VGA_Generator|Text_Generator|bcd~12_combout\ & 
-- !\VGA_Generator|Text_Generator|bcd~11_combout\)) # (\VGA_Generator|Text_Generator|bcd~14_combout\))) # (\VGA_Generator|Text_Generator|bcd~13_combout\ & (!\VGA_Generator|Text_Generator|bcd~12_combout\ & (\VGA_Generator|Text_Generator|bcd~11_combout\ & 
-- !\VGA_Generator|Text_Generator|bcd~14_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100001011110000010000101111000001010110101101000101011010110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~12_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~11_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~13_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~14_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~10_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~22_combout\);

-- Location: LABCELL_X30_Y39_N6
\VGA_Generator|Text_Generator|bcd~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~21_combout\ = ( \VGA_Generator|Text_Generator|bcd~14_combout\ & ( \VGA_Generator|Text_Generator|bcd~9_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~13_combout\ & (!\VGA_Generator|Text_Generator|bcd~12_combout\ $ 
-- (((\VGA_Generator|Text_Generator|bcd~11_combout\ & !\VGA_Generator|Text_Generator|bcd~10_combout\))))) # (\VGA_Generator|Text_Generator|bcd~13_combout\ & ((!\VGA_Generator|Text_Generator|bcd~10_combout\ & ((\VGA_Generator|Text_Generator|bcd~12_combout\))) 
-- # (\VGA_Generator|Text_Generator|bcd~10_combout\ & (\VGA_Generator|Text_Generator|bcd~11_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~14_combout\ & ( \VGA_Generator|Text_Generator|bcd~9_combout\ & ( 
-- (!\VGA_Generator|Text_Generator|bcd~13_combout\ & (!\VGA_Generator|Text_Generator|bcd~11_combout\ $ (((\VGA_Generator|Text_Generator|bcd~12_combout\ & !\VGA_Generator|Text_Generator|bcd~10_combout\))))) # (\VGA_Generator|Text_Generator|bcd~13_combout\ & 
-- (((\VGA_Generator|Text_Generator|bcd~12_combout\ & !\VGA_Generator|Text_Generator|bcd~10_combout\)) # (\VGA_Generator|Text_Generator|bcd~11_combout\))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~14_combout\ & ( 
-- !\VGA_Generator|Text_Generator|bcd~9_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~13_combout\ & (!\VGA_Generator|Text_Generator|bcd~11_combout\ $ ((\VGA_Generator|Text_Generator|bcd~12_combout\)))) # (\VGA_Generator|Text_Generator|bcd~13_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~12_combout\ & (!\VGA_Generator|Text_Generator|bcd~11_combout\ $ (\VGA_Generator|Text_Generator|bcd~10_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~14_combout\ & ( 
-- !\VGA_Generator|Text_Generator|bcd~9_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~13_combout\ & ((!\VGA_Generator|Text_Generator|bcd~11_combout\ & (!\VGA_Generator|Text_Generator|bcd~12_combout\ & \VGA_Generator|Text_Generator|bcd~10_combout\)) # 
-- (\VGA_Generator|Text_Generator|bcd~11_combout\ & (\VGA_Generator|Text_Generator|bcd~12_combout\ & !\VGA_Generator|Text_Generator|bcd~10_combout\)))) # (\VGA_Generator|Text_Generator|bcd~13_combout\ & (!\VGA_Generator|Text_Generator|bcd~11_combout\ $ 
-- (((!\VGA_Generator|Text_Generator|bcd~12_combout\) # (\VGA_Generator|Text_Generator|bcd~10_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011010010001100001101000001110010111100110011000011110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~13_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~11_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~12_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~10_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~14_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~9_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~21_combout\);

-- Location: LABCELL_X30_Y39_N51
\VGA_Generator|Text_Generator|bcd~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~23_combout\ = ( \VGA_Generator|Text_Generator|bcd~11_combout\ & ( !\VGA_Generator|Text_Generator|bcd~14_combout\ $ (((\VGA_Generator|Text_Generator|bcd~12_combout\ & \VGA_Generator|Text_Generator|bcd~13_combout\))) ) ) # 
-- ( !\VGA_Generator|Text_Generator|bcd~11_combout\ & ( !\VGA_Generator|Text_Generator|bcd~14_combout\ $ (\VGA_Generator|Text_Generator|bcd~13_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111111100000000111111110000101001011111000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~12_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~14_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~13_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~11_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~23_combout\);

-- Location: MLABCELL_X25_Y39_N24
\VGA_Generator|Text_Generator|LessThan5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|LessThan5~0_combout\ = ( \score[14]~_Duplicate_1_q\ & ( \score[15]~_Duplicate_3_q\ & ( ((\score[13]~_Duplicate_1_q\) # (\score[11]~_Duplicate_1_q\)) # (\score[12]~_Duplicate_1_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_score[12]~_Duplicate_1_q\,
	datac => \ALT_INV_score[11]~_Duplicate_1_q\,
	datad => \ALT_INV_score[13]~_Duplicate_1_q\,
	datae => \ALT_INV_score[14]~_Duplicate_1_q\,
	dataf => \ALT_INV_score[15]~_Duplicate_3_q\,
	combout => \VGA_Generator|Text_Generator|LessThan5~0_combout\);

-- Location: MLABCELL_X25_Y39_N6
\VGA_Generator|Text_Generator|bcd~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~24_combout\ = ( \score[11]~_Duplicate_1_q\ & ( \score[12]~_Duplicate_1_q\ & ( (!\score[15]~_Duplicate_3_q\ & (\score[14]~_Duplicate_1_q\ & \score[13]~_Duplicate_1_q\)) # (\score[15]~_Duplicate_3_q\ & 
-- (!\score[14]~_Duplicate_1_q\)) ) ) ) # ( !\score[11]~_Duplicate_1_q\ & ( \score[12]~_Duplicate_1_q\ & ( (!\score[15]~_Duplicate_3_q\ & (\score[14]~_Duplicate_1_q\ & \score[13]~_Duplicate_1_q\)) # (\score[15]~_Duplicate_3_q\ & 
-- (!\score[14]~_Duplicate_1_q\)) ) ) ) # ( \score[11]~_Duplicate_1_q\ & ( !\score[12]~_Duplicate_1_q\ & ( (!\score[15]~_Duplicate_3_q\ & (\score[14]~_Duplicate_1_q\ & \score[13]~_Duplicate_1_q\)) # (\score[15]~_Duplicate_3_q\ & 
-- (!\score[14]~_Duplicate_1_q\)) ) ) ) # ( !\score[11]~_Duplicate_1_q\ & ( !\score[12]~_Duplicate_1_q\ & ( (!\score[15]~_Duplicate_3_q\ & (\score[14]~_Duplicate_1_q\ & (\score[10]~_Duplicate_1_q\ & \score[13]~_Duplicate_1_q\))) # (\score[15]~_Duplicate_3_q\ 
-- & ((!\score[14]~_Duplicate_1_q\) # ((!\score[13]~_Duplicate_1_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101000110010001000110011001000100011001100100010001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_score[15]~_Duplicate_3_q\,
	datab => \ALT_INV_score[14]~_Duplicate_1_q\,
	datac => \ALT_INV_score[10]~_Duplicate_1_q\,
	datad => \ALT_INV_score[13]~_Duplicate_1_q\,
	datae => \ALT_INV_score[11]~_Duplicate_1_q\,
	dataf => \ALT_INV_score[12]~_Duplicate_1_q\,
	combout => \VGA_Generator|Text_Generator|bcd~24_combout\);

-- Location: LABCELL_X30_Y39_N18
\VGA_Generator|Text_Generator|bcd~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~26_combout\ = ( \VGA_Generator|Text_Generator|bcd~24_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~22_combout\ & ((!\VGA_Generator|Text_Generator|bcd~21_combout\ & ((!\VGA_Generator|Text_Generator|bcd~23_combout\) # 
-- (!\VGA_Generator|Text_Generator|LessThan5~0_combout\))) # (\VGA_Generator|Text_Generator|bcd~21_combout\ & (!\VGA_Generator|Text_Generator|bcd~23_combout\ & !\VGA_Generator|Text_Generator|LessThan5~0_combout\)))) # 
-- (\VGA_Generator|Text_Generator|bcd~22_combout\ & (\VGA_Generator|Text_Generator|bcd~21_combout\ & (\VGA_Generator|Text_Generator|bcd~23_combout\ & \VGA_Generator|Text_Generator|LessThan5~0_combout\))) ) ) # ( !\VGA_Generator|Text_Generator|bcd~24_combout\ 
-- & ( (!\VGA_Generator|Text_Generator|bcd~21_combout\ & (\VGA_Generator|Text_Generator|bcd~22_combout\ & ((\VGA_Generator|Text_Generator|LessThan5~0_combout\) # (\VGA_Generator|Text_Generator|bcd~23_combout\)))) # 
-- (\VGA_Generator|Text_Generator|bcd~21_combout\ & (!\VGA_Generator|Text_Generator|bcd~22_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~23_combout\) # (!\VGA_Generator|Text_Generator|LessThan5~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010101010110000101010101011010101000100000011010100010000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~22_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~21_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~23_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_LessThan5~0_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~24_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~26_combout\);

-- Location: LABCELL_X30_Y39_N57
\VGA_Generator|Text_Generator|bcd~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~25_combout\ = ( \VGA_Generator|Text_Generator|bcd~22_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~23_combout\ & ((!\VGA_Generator|Text_Generator|bcd~21_combout\ & (!\VGA_Generator|Text_Generator|bcd~24_combout\ & 
-- !\VGA_Generator|Text_Generator|LessThan5~0_combout\)) # (\VGA_Generator|Text_Generator|bcd~21_combout\ & ((\VGA_Generator|Text_Generator|LessThan5~0_combout\))))) # (\VGA_Generator|Text_Generator|bcd~23_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~21_combout\ $ (((!\VGA_Generator|Text_Generator|LessThan5~0_combout\))))) ) ) # ( !\VGA_Generator|Text_Generator|bcd~22_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~23_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~21_combout\ & (\VGA_Generator|Text_Generator|bcd~24_combout\ & \VGA_Generator|Text_Generator|LessThan5~0_combout\)) # (\VGA_Generator|Text_Generator|bcd~21_combout\ & (!\VGA_Generator|Text_Generator|bcd~24_combout\ $ 
-- (!\VGA_Generator|Text_Generator|LessThan5~0_combout\))))) # (\VGA_Generator|Text_Generator|bcd~23_combout\ & ((!\VGA_Generator|Text_Generator|bcd~21_combout\ & (!\VGA_Generator|Text_Generator|bcd~24_combout\ $ 
-- (!\VGA_Generator|Text_Generator|LessThan5~0_combout\))) # (\VGA_Generator|Text_Generator|bcd~21_combout\ & (!\VGA_Generator|Text_Generator|bcd~24_combout\ & !\VGA_Generator|Text_Generator|LessThan5~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011001101000000101100110100010010001011001101001000101100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~23_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~21_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~24_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_LessThan5~0_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~22_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~25_combout\);

-- Location: LABCELL_X30_Y39_N54
\VGA_Generator|Text_Generator|bcd~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~27_combout\ = ( \VGA_Generator|Text_Generator|bcd~22_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~23_combout\ & (!\VGA_Generator|Text_Generator|bcd~21_combout\ & (!\VGA_Generator|Text_Generator|LessThan5~0_combout\ & 
-- \VGA_Generator|Text_Generator|bcd~24_combout\))) # (\VGA_Generator|Text_Generator|bcd~23_combout\ & (\VGA_Generator|Text_Generator|bcd~21_combout\ & (\VGA_Generator|Text_Generator|LessThan5~0_combout\ & !\VGA_Generator|Text_Generator|bcd~24_combout\))) ) 
-- ) # ( !\VGA_Generator|Text_Generator|bcd~22_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~23_combout\ & ((!\VGA_Generator|Text_Generator|bcd~21_combout\ & (!\VGA_Generator|Text_Generator|LessThan5~0_combout\ & 
-- !\VGA_Generator|Text_Generator|bcd~24_combout\)) # (\VGA_Generator|Text_Generator|bcd~21_combout\ & (\VGA_Generator|Text_Generator|LessThan5~0_combout\ & \VGA_Generator|Text_Generator|bcd~24_combout\)))) # (\VGA_Generator|Text_Generator|bcd~23_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~24_combout\ & (!\VGA_Generator|Text_Generator|bcd~21_combout\ $ (!\VGA_Generator|Text_Generator|LessThan5~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000010110100000000001011000000001100000000000000110000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~23_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~21_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_LessThan5~0_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~24_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~22_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~27_combout\);

-- Location: LABCELL_X31_Y39_N39
\VGA_Generator|Text_Generator|bcd~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~20_combout\ = ( \VGA_Generator|Text_Generator|bcd~16_combout\ & ( \VGA_Generator|Text_Generator|bcd~15_combout\ & ( \VGA_Generator|Text_Generator|bcd~17_combout\ ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~16_combout\ & 
-- ( \VGA_Generator|Text_Generator|bcd~15_combout\ & ( !\VGA_Generator|Text_Generator|bcd~17_combout\ ) ) ) # ( \VGA_Generator|Text_Generator|bcd~16_combout\ & ( !\VGA_Generator|Text_Generator|bcd~15_combout\ & ( !\VGA_Generator|Text_Generator|bcd~8_combout\ 
-- $ (!\VGA_Generator|Text_Generator|bcd~17_combout\) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~16_combout\ & ( !\VGA_Generator|Text_Generator|bcd~15_combout\ & ( !\VGA_Generator|Text_Generator|bcd~17_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000010110100101101011110000111100000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~8_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~17_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~16_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~15_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~20_combout\);

-- Location: LABCELL_X35_Y39_N18
\VGA_Generator|Text_Generator|bcd~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~35_combout\ = ( \VGA_Generator|Text_Generator|bcd~27_combout\ & ( \VGA_Generator|Text_Generator|bcd~20_combout\ & ( !\VGA_Generator|Text_Generator|bcd~25_combout\ ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~27_combout\ & 
-- ( \VGA_Generator|Text_Generator|bcd~20_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~26_combout\ & \VGA_Generator|Text_Generator|bcd~25_combout\) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~27_combout\ & ( !\VGA_Generator|Text_Generator|bcd~20_combout\ 
-- & ( \VGA_Generator|Text_Generator|bcd~25_combout\ ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~27_combout\ & ( !\VGA_Generator|Text_Generator|bcd~20_combout\ & ( \VGA_Generator|Text_Generator|bcd~25_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001100000011001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~26_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~25_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~27_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~20_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~35_combout\);

-- Location: LABCELL_X35_Y39_N36
\VGA_Generator|Text_Generator|bcd~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~36_combout\ = ( \VGA_Generator|Text_Generator|bcd~20_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~25_combout\ & (\VGA_Generator|Text_Generator|bcd~26_combout\)) # (\VGA_Generator|Text_Generator|bcd~25_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~26_combout\ & \VGA_Generator|Text_Generator|bcd~27_combout\)) ) ) # ( !\VGA_Generator|Text_Generator|bcd~20_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~26_combout\ & \VGA_Generator|Text_Generator|bcd~27_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000100010011001100010001001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~25_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~26_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~27_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~20_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~36_combout\);

-- Location: LABCELL_X35_Y39_N39
\VGA_Generator|Text_Generator|bcd~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~34_combout\ = ( \VGA_Generator|Text_Generator|bcd~20_combout\ & ( ((\VGA_Generator|Text_Generator|bcd~25_combout\ & \VGA_Generator|Text_Generator|bcd~26_combout\)) # (\VGA_Generator|Text_Generator|bcd~27_combout\) ) ) # ( 
-- !\VGA_Generator|Text_Generator|bcd~20_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~26_combout\ & !\VGA_Generator|Text_Generator|bcd~27_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000000011111000111110001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~25_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~26_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~27_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~20_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~34_combout\);

-- Location: MLABCELL_X34_Y39_N36
\VGA_Generator|Text_Generator|bcd~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~53_combout\ = ( \VGA_Generator|Text_Generator|bcd~36_combout\ & ( \VGA_Generator|Text_Generator|bcd~34_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~18_combout\ & ((!\VGA_Generator|Text_Generator|bcd~19_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~44_combout\ & \VGA_Generator|Text_Generator|bcd~35_combout\)) # (\VGA_Generator|Text_Generator|bcd~19_combout\ & ((!\VGA_Generator|Text_Generator|bcd~35_combout\))))) # (\VGA_Generator|Text_Generator|bcd~18_combout\ & 
-- (((!\VGA_Generator|Text_Generator|bcd~44_combout\ & !\VGA_Generator|Text_Generator|bcd~35_combout\)) # (\VGA_Generator|Text_Generator|bcd~19_combout\))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~36_combout\ & ( 
-- \VGA_Generator|Text_Generator|bcd~34_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~18_combout\ & ((!\VGA_Generator|Text_Generator|bcd~19_combout\ & (\VGA_Generator|Text_Generator|bcd~44_combout\ & \VGA_Generator|Text_Generator|bcd~35_combout\)) # 
-- (\VGA_Generator|Text_Generator|bcd~19_combout\ & ((!\VGA_Generator|Text_Generator|bcd~35_combout\))))) # (\VGA_Generator|Text_Generator|bcd~18_combout\ & ((!\VGA_Generator|Text_Generator|bcd~19_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~35_combout\))) # (\VGA_Generator|Text_Generator|bcd~19_combout\ & ((\VGA_Generator|Text_Generator|bcd~35_combout\) # (\VGA_Generator|Text_Generator|bcd~44_combout\))))) ) ) ) # ( 
-- \VGA_Generator|Text_Generator|bcd~36_combout\ & ( !\VGA_Generator|Text_Generator|bcd~34_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~19_combout\ & (((!\VGA_Generator|Text_Generator|bcd~18_combout\)) # (\VGA_Generator|Text_Generator|bcd~44_combout\))) 
-- # (\VGA_Generator|Text_Generator|bcd~19_combout\ & (((\VGA_Generator|Text_Generator|bcd~35_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~36_combout\ & ( !\VGA_Generator|Text_Generator|bcd~34_combout\ & ( 
-- (!\VGA_Generator|Text_Generator|bcd~19_combout\ & (((!\VGA_Generator|Text_Generator|bcd~35_combout\)))) # (\VGA_Generator|Text_Generator|bcd~19_combout\ & (((\VGA_Generator|Text_Generator|bcd~44_combout\ & !\VGA_Generator|Text_Generator|bcd~18_combout\)) 
-- # (\VGA_Generator|Text_Generator|bcd~35_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010000001111110100001101111100111101010000110010111101000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~44_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~18_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~19_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~35_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~36_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~34_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~53_combout\);

-- Location: LABCELL_X30_Y40_N36
\rtl~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~68_combout\ = ( !\VGA_Generator|VGA|column[5]~4_combout\ & ( (\VGA_Generator|VGA|column[9]~2_combout\ & (((!\VGA_Generator|VGA|column[4]~3_combout\ & (!\VGA_Generator|Text_Generator|bcd~53_combout\)) # (\VGA_Generator|VGA|column[4]~3_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~54_combout\)))))) ) ) # ( \VGA_Generator|VGA|column[5]~4_combout\ & ( (\VGA_Generator|VGA|column[9]~2_combout\ & ((!\VGA_Generator|VGA|column[4]~3_combout\ & (((!\VGA_Generator|Text_Generator|bcd~55_combout\)))) # 
-- (\VGA_Generator|VGA|column[4]~3_combout\ & (\score[0]~_Duplicate_1_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101000001010101010100000001000101010000000000000101000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[9]~2_combout\,
	datab => \ALT_INV_score[0]~_Duplicate_1_q\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~55_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_column[5]~4_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~54_combout\,
	datag => \VGA_Generator|Text_Generator|ALT_INV_bcd~53_combout\,
	combout => \rtl~68_combout\);

-- Location: LABCELL_X30_Y40_N30
\VGA_Generator|Text_Generator|Mux6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux6~2_combout\ = ( \VGA_Generator|VGA|column[4]~3_combout\ & ( (\VGA_Generator|VGA|column[9]~2_combout\ & \VGA_Generator|VGA|column[5]~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|ALT_INV_column[9]~2_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[5]~4_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	combout => \VGA_Generator|Text_Generator|Mux6~2_combout\);

-- Location: LABCELL_X35_Y39_N0
\VGA_Generator|Text_Generator|bcd~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~28_combout\ = ( \VGA_Generator|Text_Generator|bcd~19_combout\ & ( \VGA_Generator|Text_Generator|bcd~18_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~26_combout\ & ((!\VGA_Generator|Text_Generator|bcd~27_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~20_combout\)) # (\VGA_Generator|Text_Generator|bcd~27_combout\ & ((!\VGA_Generator|Text_Generator|bcd~25_combout\))))) # (\VGA_Generator|Text_Generator|bcd~26_combout\ & (\VGA_Generator|Text_Generator|bcd~20_combout\)) 
-- ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~19_combout\ & ( \VGA_Generator|Text_Generator|bcd~18_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~20_combout\ & (!\VGA_Generator|Text_Generator|bcd~26_combout\ $ 
-- ((\VGA_Generator|Text_Generator|bcd~25_combout\)))) # (\VGA_Generator|Text_Generator|bcd~20_combout\ & (((\VGA_Generator|Text_Generator|bcd~26_combout\ & !\VGA_Generator|Text_Generator|bcd~27_combout\)) # (\VGA_Generator|Text_Generator|bcd~25_combout\))) 
-- ) ) ) # ( \VGA_Generator|Text_Generator|bcd~19_combout\ & ( !\VGA_Generator|Text_Generator|bcd~18_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~20_combout\ & (!\VGA_Generator|Text_Generator|bcd~26_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~25_combout\))) # (\VGA_Generator|Text_Generator|bcd~20_combout\ & ((!\VGA_Generator|Text_Generator|bcd~27_combout\ & (\VGA_Generator|Text_Generator|bcd~26_combout\)) # (\VGA_Generator|Text_Generator|bcd~27_combout\ & 
-- ((\VGA_Generator|Text_Generator|bcd~25_combout\))))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~19_combout\ & ( !\VGA_Generator|Text_Generator|bcd~18_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~25_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~20_combout\ & (!\VGA_Generator|Text_Generator|bcd~26_combout\ & \VGA_Generator|Text_Generator|bcd~27_combout\)) # (\VGA_Generator|Text_Generator|bcd~20_combout\ & (\VGA_Generator|Text_Generator|bcd~26_combout\ & 
-- !\VGA_Generator|Text_Generator|bcd~27_combout\)))) # (\VGA_Generator|Text_Generator|bcd~25_combout\ & (!\VGA_Generator|Text_Generator|bcd~20_combout\ $ ((!\VGA_Generator|Text_Generator|bcd~26_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011010000110100100011000010110010111100001111001100111010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~20_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~26_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~25_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~27_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~19_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~18_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~28_combout\);

-- Location: LABCELL_X30_Y39_N30
\VGA_Generator|Text_Generator|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|LessThan1~0_combout\ = ( \VGA_Generator|Text_Generator|LessThan5~0_combout\ & ( \VGA_Generator|Text_Generator|bcd~24_combout\ ) ) # ( \VGA_Generator|Text_Generator|LessThan5~0_combout\ & ( 
-- !\VGA_Generator|Text_Generator|bcd~24_combout\ & ( !\VGA_Generator|Text_Generator|bcd~14_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~13_combout\) # ((!\VGA_Generator|Text_Generator|bcd~12_combout\ & \VGA_Generator|Text_Generator|bcd~11_combout\)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011011111001000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~12_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~11_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~13_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~14_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_LessThan5~0_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~24_combout\,
	combout => \VGA_Generator|Text_Generator|LessThan1~0_combout\);

-- Location: LABCELL_X35_Y39_N33
\VGA_Generator|Text_Generator|bcd~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~29_combout\ = ( \VGA_Generator|Text_Generator|bcd~19_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~27_combout\ & (!\VGA_Generator|Text_Generator|bcd~25_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~26_combout\) # 
-- (!\VGA_Generator|Text_Generator|bcd~20_combout\))))) # (\VGA_Generator|Text_Generator|bcd~27_combout\ & (!\VGA_Generator|Text_Generator|bcd~26_combout\ $ (((\VGA_Generator|Text_Generator|bcd~25_combout\ & 
-- !\VGA_Generator|Text_Generator|bcd~20_combout\))))) ) ) # ( !\VGA_Generator|Text_Generator|bcd~19_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~27_combout\ & ((!\VGA_Generator|Text_Generator|bcd~25_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~26_combout\ & \VGA_Generator|Text_Generator|bcd~20_combout\)) # (\VGA_Generator|Text_Generator|bcd~25_combout\ & (!\VGA_Generator|Text_Generator|bcd~26_combout\ & !\VGA_Generator|Text_Generator|bcd~20_combout\)))) # 
-- (\VGA_Generator|Text_Generator|bcd~27_combout\ & (((!\VGA_Generator|Text_Generator|bcd~26_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000000111000011001010111100001110000001110000110010101111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~25_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~27_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~26_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~20_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~19_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~29_combout\);

-- Location: LABCELL_X35_Y39_N12
\VGA_Generator|Text_Generator|bcd~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~30_combout\ = ( \VGA_Generator|Text_Generator|bcd~20_combout\ & ( !\VGA_Generator|Text_Generator|bcd~27_combout\ $ (((\VGA_Generator|Text_Generator|bcd~26_combout\ & \VGA_Generator|Text_Generator|bcd~25_combout\))) ) ) # 
-- ( !\VGA_Generator|Text_Generator|bcd~20_combout\ & ( !\VGA_Generator|Text_Generator|bcd~26_combout\ $ (\VGA_Generator|Text_Generator|bcd~27_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000110011110011000011001111111100000000111111110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~26_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~25_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~27_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~20_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~30_combout\);

-- Location: LABCELL_X30_Y39_N0
\VGA_Generator|Text_Generator|bcd~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~31_combout\ = ( \VGA_Generator|Text_Generator|bcd~21_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~23_combout\ & (!\VGA_Generator|Text_Generator|LessThan5~0_combout\ $ (((\VGA_Generator|Text_Generator|bcd~24_combout\ & 
-- !\VGA_Generator|Text_Generator|bcd~22_combout\))))) # (\VGA_Generator|Text_Generator|bcd~23_combout\ & (((\VGA_Generator|Text_Generator|bcd~24_combout\ & !\VGA_Generator|Text_Generator|bcd~22_combout\)) # 
-- (\VGA_Generator|Text_Generator|LessThan5~0_combout\))) ) ) # ( !\VGA_Generator|Text_Generator|bcd~21_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~23_combout\ & ((!\VGA_Generator|Text_Generator|bcd~24_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~22_combout\ & !\VGA_Generator|Text_Generator|LessThan5~0_combout\)) # (\VGA_Generator|Text_Generator|bcd~24_combout\ & (!\VGA_Generator|Text_Generator|bcd~22_combout\ & 
-- \VGA_Generator|Text_Generator|LessThan5~0_combout\)))) # (\VGA_Generator|Text_Generator|bcd~23_combout\ & (!\VGA_Generator|Text_Generator|LessThan5~0_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~24_combout\) # 
-- (\VGA_Generator|Text_Generator|bcd~22_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100001100101000110000110010110011010011101011001101001110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~23_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~24_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~22_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_LessThan5~0_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~21_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~31_combout\);

-- Location: LABCELL_X30_Y39_N3
\VGA_Generator|Text_Generator|bcd~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~32_combout\ = ( \VGA_Generator|Text_Generator|bcd~22_combout\ & ( !\VGA_Generator|Text_Generator|bcd~24_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~23_combout\) # 
-- (!\VGA_Generator|Text_Generator|LessThan5~0_combout\))) ) ) # ( !\VGA_Generator|Text_Generator|bcd~22_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~23_combout\ & (\VGA_Generator|Text_Generator|bcd~24_combout\ & 
-- !\VGA_Generator|Text_Generator|LessThan5~0_combout\)) # (\VGA_Generator|Text_Generator|bcd~23_combout\ & (!\VGA_Generator|Text_Generator|bcd~24_combout\ & \VGA_Generator|Text_Generator|LessThan5~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001000100001000100100010000110011011001100011001101100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~23_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~24_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_LessThan5~0_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~22_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~32_combout\);

-- Location: LABCELL_X35_Y39_N54
\rtl~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~66_combout\ = ( \VGA_Generator|Text_Generator|bcd~31_combout\ & ( \VGA_Generator|Text_Generator|bcd~32_combout\ & ( (!\VGA_Generator|Text_Generator|LessThan1~0_combout\ & ((!\VGA_Generator|Text_Generator|bcd~29_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~30_combout\) # (\VGA_Generator|Text_Generator|bcd~28_combout\))) # (\VGA_Generator|Text_Generator|bcd~29_combout\ & ((\VGA_Generator|Text_Generator|bcd~30_combout\))))) # 
-- (\VGA_Generator|Text_Generator|LessThan1~0_combout\ & (((\VGA_Generator|Text_Generator|bcd~30_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~31_combout\ & ( \VGA_Generator|Text_Generator|bcd~32_combout\ & ( 
-- (!\VGA_Generator|Text_Generator|LessThan1~0_combout\ & (((\VGA_Generator|Text_Generator|bcd~30_combout\)))) # (\VGA_Generator|Text_Generator|LessThan1~0_combout\ & ((!\VGA_Generator|Text_Generator|bcd~29_combout\ & 
-- ((\VGA_Generator|Text_Generator|bcd~30_combout\))) # (\VGA_Generator|Text_Generator|bcd~29_combout\ & (\VGA_Generator|Text_Generator|bcd~28_combout\ & !\VGA_Generator|Text_Generator|bcd~30_combout\)))) ) ) ) # ( 
-- \VGA_Generator|Text_Generator|bcd~31_combout\ & ( !\VGA_Generator|Text_Generator|bcd~32_combout\ & ( (!\VGA_Generator|Text_Generator|LessThan1~0_combout\ & ((!\VGA_Generator|Text_Generator|bcd~29_combout\ & 
-- ((\VGA_Generator|Text_Generator|bcd~30_combout\))) # (\VGA_Generator|Text_Generator|bcd~29_combout\ & (\VGA_Generator|Text_Generator|bcd~28_combout\ & !\VGA_Generator|Text_Generator|bcd~30_combout\)))) # (\VGA_Generator|Text_Generator|LessThan1~0_combout\ 
-- & (!\VGA_Generator|Text_Generator|bcd~30_combout\ & ((\VGA_Generator|Text_Generator|bcd~29_combout\) # (\VGA_Generator|Text_Generator|bcd~28_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~31_combout\ & ( 
-- !\VGA_Generator|Text_Generator|bcd~32_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~28_combout\ & (!\VGA_Generator|Text_Generator|bcd~30_combout\ & ((\VGA_Generator|Text_Generator|bcd~29_combout\) # 
-- (\VGA_Generator|Text_Generator|LessThan1~0_combout\)))) # (\VGA_Generator|Text_Generator|bcd~28_combout\ & ((!\VGA_Generator|Text_Generator|bcd~30_combout\) # ((\VGA_Generator|Text_Generator|LessThan1~0_combout\ & 
-- \VGA_Generator|Text_Generator|bcd~29_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111100000001000101111100000000000001111111001100000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~28_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_LessThan1~0_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~29_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~30_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~31_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~32_combout\,
	combout => \rtl~66_combout\);

-- Location: LABCELL_X30_Y40_N42
\rtl~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~67_combout\ = ( \rtl~66_combout\ & ( (\VGA_Generator|VGA|column[9]~2_combout\ & (!\VGA_Generator|VGA|column[4]~3_combout\ $ (\VGA_Generator|VGA|column[5]~4_combout\))) ) ) # ( !\rtl~66_combout\ & ( (\VGA_Generator|VGA|column[9]~2_combout\ & 
-- (!\VGA_Generator|VGA|column[4]~3_combout\ & !\VGA_Generator|VGA|column[5]~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000001010000000001010101000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[9]~2_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[5]~4_combout\,
	dataf => \ALT_INV_rtl~66_combout\,
	combout => \rtl~67_combout\);

-- Location: LABCELL_X30_Y40_N45
\VGA_Generator|Text_Generator|Mux6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux6~6_combout\ = ( \VGA_Generator|VGA|column[4]~3_combout\ & ( (\VGA_Generator|VGA|column[9]~2_combout\ & !\VGA_Generator|VGA|column[5]~4_combout\) ) ) # ( !\VGA_Generator|VGA|column[4]~3_combout\ & ( 
-- \VGA_Generator|VGA|column[9]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[9]~2_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[5]~4_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	combout => \VGA_Generator|Text_Generator|Mux6~6_combout\);

-- Location: LABCELL_X30_Y40_N6
\rtl~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~55_combout\ = ( !\VGA_Generator|VGA|column[7]~9_combout\ & ( (!\VGA_Generator|VGA|column[6]~10_combout\ & ((((\rtl~67_combout\))) # (\VGA_Generator|VGA|column[8]~1_combout\))) # (\VGA_Generator|VGA|column[6]~10_combout\ & 
-- (!\VGA_Generator|VGA|column[8]~1_combout\ & (\VGA_Generator|Text_Generator|Mux6~6_combout\))) ) ) # ( \VGA_Generator|VGA|column[7]~9_combout\ & ( (!\VGA_Generator|VGA|column[6]~10_combout\ & ((((\VGA_Generator|Text_Generator|Mux6~2_combout\))) # 
-- (\VGA_Generator|VGA|column[8]~1_combout\))) # (\VGA_Generator|VGA|column[6]~10_combout\ & (!\VGA_Generator|VGA|column[8]~1_combout\ & (\rtl~68_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0010011000100110001001101010111010101110101011100010011010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[6]~10_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[8]~1_combout\,
	datac => \ALT_INV_rtl~68_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_Mux6~2_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_column[7]~9_combout\,
	dataf => \ALT_INV_rtl~67_combout\,
	datag => \VGA_Generator|Text_Generator|ALT_INV_Mux6~6_combout\,
	combout => \rtl~55_combout\);

-- Location: LABCELL_X30_Y40_N51
\rtl~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~65_combout\ = ( \VGA_Generator|VGA|column[4]~3_combout\ & ( (\VGA_Generator|VGA|column[9]~2_combout\ & (\VGA_Generator|VGA|column[5]~4_combout\ & \VGA_Generator|Text_Generator|LessThan35~0_combout\)) ) ) # ( !\VGA_Generator|VGA|column[4]~3_combout\ & 
-- ( (\VGA_Generator|VGA|column[9]~2_combout\ & (!\VGA_Generator|VGA|column[5]~4_combout\ & !level(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000000000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[9]~2_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[5]~4_combout\,
	datac => ALT_INV_level(0),
	datad => \VGA_Generator|Text_Generator|ALT_INV_LessThan35~0_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	combout => \rtl~65_combout\);

-- Location: LABCELL_X30_Y40_N21
\VGA_Generator|Text_Generator|Mux6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux6~5_combout\ = ( \VGA_Generator|VGA|column[4]~3_combout\ & ( (!\VGA_Generator|VGA|column[5]~4_combout\ & \VGA_Generator|VGA|column[9]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|ALT_INV_column[5]~4_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[9]~2_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	combout => \VGA_Generator|Text_Generator|Mux6~5_combout\);

-- Location: LABCELL_X30_Y40_N12
\rtl~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~0_combout\ = ( !\VGA_Generator|VGA|column[7]~9_combout\ & ( ((!\VGA_Generator|VGA|column[8]~1_combout\ & (((\rtl~55_combout\)))) # (\VGA_Generator|VGA|column[8]~1_combout\ & ((!\rtl~55_combout\ & (\VGA_Generator|Text_Generator|Mux6~5_combout\)) # 
-- (\rtl~55_combout\ & ((\rtl~65_combout\)))))) ) ) # ( \VGA_Generator|VGA|column[7]~9_combout\ & ( (!\VGA_Generator|VGA|column[8]~1_combout\ & ((((\rtl~55_combout\))))) # (\VGA_Generator|VGA|column[8]~1_combout\ & ((!\rtl~55_combout\ & 
-- (((\rtl~15_combout\)))) # (\rtl~55_combout\ & (\VGA_Generator|Text_Generator|Mux6~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001111001100000000111101110100000011111111110000001111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_Mux6~3_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[8]~1_combout\,
	datac => \ALT_INV_rtl~15_combout\,
	datad => \ALT_INV_rtl~55_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_column[7]~9_combout\,
	dataf => \ALT_INV_rtl~65_combout\,
	datag => \VGA_Generator|Text_Generator|ALT_INV_Mux6~5_combout\,
	combout => \rtl~0_combout\);

-- Location: LABCELL_X33_Y40_N30
\VGA_Generator|Text_Generator|ascii[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[0]~0_combout\ = ( \VGA_Generator|VGA|column[9]~2_combout\ & ( \VGA_Generator|Text_Generator|Equal0~1_combout\ & ( ((\VGA_Generator|Text_Generator|Mux17~3_combout\ & (\VGA_Generator|VGA|column[8]~1_combout\ & 
-- \VGA_Generator|Text_Generator|rgb[16]~0_combout\))) # (\rtl~0_combout\) ) ) ) # ( !\VGA_Generator|VGA|column[9]~2_combout\ & ( \VGA_Generator|Text_Generator|Equal0~1_combout\ & ( \rtl~0_combout\ ) ) ) # ( \VGA_Generator|VGA|column[9]~2_combout\ & ( 
-- !\VGA_Generator|Text_Generator|Equal0~1_combout\ & ( (\VGA_Generator|Text_Generator|Mux17~3_combout\ & (\VGA_Generator|VGA|column[8]~1_combout\ & \VGA_Generator|Text_Generator|rgb[16]~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000100000000111111110000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_Mux17~3_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[8]~1_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_rgb[16]~0_combout\,
	datad => \ALT_INV_rtl~0_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_column[9]~2_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_Equal0~1_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[0]~0_combout\);

-- Location: LABCELL_X33_Y40_N51
\VGA_Generator|Text_Generator|ascii[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[4]~1_combout\ = ( \VGA_Generator|Text_Generator|rgb[16]~0_combout\ & ( (\VGA_Generator|VGA|column[9]~2_combout\ & (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8) $ 
-- (\VGA_Generator|VGA|LessThan2~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000000001010101000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[9]~2_combout\,
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(8),
	datad => \VGA_Generator|VGA|ALT_INV_LessThan2~0_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_rgb[16]~0_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[4]~1_combout\);

-- Location: LABCELL_X30_Y40_N48
\VGA_Generator|Text_Generator|Mux6~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux6~4_combout\ = ( \VGA_Generator|VGA|column[4]~3_combout\ & ( (\VGA_Generator|VGA|column[9]~2_combout\ & \VGA_Generator|VGA|column[5]~4_combout\) ) ) # ( !\VGA_Generator|VGA|column[4]~3_combout\ & ( 
-- (\VGA_Generator|VGA|column[9]~2_combout\ & !\VGA_Generator|VGA|column[5]~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|ALT_INV_column[9]~2_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[5]~4_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	combout => \VGA_Generator|Text_Generator|Mux6~4_combout\);

-- Location: LABCELL_X30_Y40_N33
\rtl~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~62_combout\ = ( \VGA_Generator|VGA|column[4]~3_combout\ & ( (\VGA_Generator|VGA|column[9]~2_combout\ & (\VGA_Generator|VGA|column[5]~4_combout\ & \VGA_Generator|Text_Generator|LessThan35~0_combout\)) ) ) # ( !\VGA_Generator|VGA|column[4]~3_combout\ & 
-- ( (\VGA_Generator|VGA|column[9]~2_combout\ & (!\VGA_Generator|VGA|column[5]~4_combout\ & level(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[9]~2_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[5]~4_combout\,
	datac => ALT_INV_level(1),
	datad => \VGA_Generator|Text_Generator|ALT_INV_LessThan35~0_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	combout => \rtl~62_combout\);

-- Location: LABCELL_X30_Y40_N24
\rtl~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~16_combout\ = ( \VGA_Generator|Text_Generator|Mux6~3_combout\ & ( \rtl~62_combout\ & ( (!\VGA_Generator|VGA|column[6]~10_combout\) # ((!\VGA_Generator|VGA|column[7]~9_combout\ & (\VGA_Generator|Text_Generator|Mux6~4_combout\)) # 
-- (\VGA_Generator|VGA|column[7]~9_combout\ & ((\rtl~15_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|Mux6~3_combout\ & ( \rtl~62_combout\ & ( (!\VGA_Generator|VGA|column[6]~10_combout\ & (((!\VGA_Generator|VGA|column[7]~9_combout\)))) # 
-- (\VGA_Generator|VGA|column[6]~10_combout\ & ((!\VGA_Generator|VGA|column[7]~9_combout\ & (\VGA_Generator|Text_Generator|Mux6~4_combout\)) # (\VGA_Generator|VGA|column[7]~9_combout\ & ((\rtl~15_combout\))))) ) ) ) # ( 
-- \VGA_Generator|Text_Generator|Mux6~3_combout\ & ( !\rtl~62_combout\ & ( (!\VGA_Generator|VGA|column[6]~10_combout\ & (((\VGA_Generator|VGA|column[7]~9_combout\)))) # (\VGA_Generator|VGA|column[6]~10_combout\ & ((!\VGA_Generator|VGA|column[7]~9_combout\ & 
-- (\VGA_Generator|Text_Generator|Mux6~4_combout\)) # (\VGA_Generator|VGA|column[7]~9_combout\ & ((\rtl~15_combout\))))) ) ) ) # ( !\VGA_Generator|Text_Generator|Mux6~3_combout\ & ( !\rtl~62_combout\ & ( (\VGA_Generator|VGA|column[6]~10_combout\ & 
-- ((!\VGA_Generator|VGA|column[7]~9_combout\ & (\VGA_Generator|Text_Generator|Mux6~4_combout\)) # (\VGA_Generator|VGA|column[7]~9_combout\ & ((\rtl~15_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_Mux6~4_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[6]~10_combout\,
	datac => \ALT_INV_rtl~15_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[7]~9_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_Mux6~3_combout\,
	dataf => \ALT_INV_rtl~62_combout\,
	combout => \rtl~16_combout\);

-- Location: MLABCELL_X34_Y40_N30
\VGA_Generator|Text_Generator|Mux13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux13~1_combout\ = ( \rtl~60_combout\ & ( (!\game_state.s_game_won~q\ & (\game_state.s_playing~q\ & !\game_state.s_reset~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_game_state.s_game_won~q\,
	datac => \ALT_INV_game_state.s_playing~q\,
	datad => \ALT_INV_game_state.s_reset~q\,
	dataf => \ALT_INV_rtl~60_combout\,
	combout => \VGA_Generator|Text_Generator|Mux13~1_combout\);

-- Location: MLABCELL_X34_Y40_N6
\VGA_Generator|Text_Generator|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux16~0_combout\ = ( \game_state.s_game_over~q\ & ( (!\VGA_Generator|VGA|column[5]~4_combout\ & ((!\VGA_Generator|VGA|column[4]~3_combout\) # (\game_state.s_level_cleared~q\))) ) ) # ( !\game_state.s_game_over~q\ & ( 
-- (!\VGA_Generator|VGA|column[5]~4_combout\ & (((\game_state.s_level_cleared~q\)))) # (\VGA_Generator|VGA|column[5]~4_combout\ & (!\VGA_Generator|VGA|column[4]~3_combout\ & ((\game_state.s_playing~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111010001100000011101010110000101100001011000010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	datab => \ALT_INV_game_state.s_level_cleared~q\,
	datac => \VGA_Generator|VGA|ALT_INV_column[5]~4_combout\,
	datad => \ALT_INV_game_state.s_playing~q\,
	dataf => \ALT_INV_game_state.s_game_over~q\,
	combout => \VGA_Generator|Text_Generator|Mux16~0_combout\);

-- Location: LABCELL_X33_Y39_N30
\rtl~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~84_combout\ = ( !\VGA_Generator|VGA|column[4]~3_combout\ & ( ((!\VGA_Generator|VGA|column[5]~4_combout\ & (((\game_state.s_paused~q\)) # (\game_state.s_game_won~q\))) # (\VGA_Generator|VGA|column[5]~4_combout\ & (((\game_state.s_game_over~q\))))) ) ) 
-- # ( \VGA_Generator|VGA|column[4]~3_combout\ & ( (!\VGA_Generator|VGA|column[5]~4_combout\ & ((((\game_state.s_playing~q\ & !\game_state.s_paused~q\))))) # (\VGA_Generator|VGA|column[5]~4_combout\ & (((\game_state.s_reset~q\)) # 
-- (\game_state.s_game_won~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010111111111000011110000000000001111000011110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_game_state.s_game_won~q\,
	datab => \ALT_INV_game_state.s_reset~q\,
	datac => \ALT_INV_game_state.s_playing~q\,
	datad => \ALT_INV_game_state.s_paused~q\,
	datae => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[5]~4_combout\,
	datag => \ALT_INV_game_state.s_game_over~q\,
	combout => \rtl~84_combout\);

-- Location: MLABCELL_X34_Y40_N12
\VGA_Generator|Text_Generator|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux15~0_combout\ = ( \VGA_Generator|VGA|column[9]~0_combout\ & ( !\VGA_Generator|VGA|column[7]~9_combout\ & ( !\VGA_Generator|VGA|Add1~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|ALT_INV_Add1~1_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_column[9]~0_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[7]~9_combout\,
	combout => \VGA_Generator|Text_Generator|Mux15~0_combout\);

-- Location: MLABCELL_X34_Y40_N36
\VGA_Generator|Text_Generator|Mux16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux16~1_combout\ = ( \rtl~84_combout\ & ( \VGA_Generator|Text_Generator|Mux15~0_combout\ & ( ((\VGA_Generator|VGA|column[7]~9_combout\ & ((\VGA_Generator|Text_Generator|Mux13~1_combout\) # 
-- (\VGA_Generator|VGA|column[6]~10_combout\)))) # (\VGA_Generator|Text_Generator|Mux16~0_combout\) ) ) ) # ( !\rtl~84_combout\ & ( \VGA_Generator|Text_Generator|Mux15~0_combout\ & ( ((!\VGA_Generator|VGA|column[6]~10_combout\ & 
-- (\VGA_Generator|Text_Generator|Mux13~1_combout\ & \VGA_Generator|VGA|column[7]~9_combout\))) # (\VGA_Generator|Text_Generator|Mux16~0_combout\) ) ) ) # ( \rtl~84_combout\ & ( !\VGA_Generator|Text_Generator|Mux15~0_combout\ & ( 
-- (\VGA_Generator|VGA|column[7]~9_combout\ & ((\VGA_Generator|Text_Generator|Mux13~1_combout\) # (\VGA_Generator|VGA|column[6]~10_combout\))) ) ) ) # ( !\rtl~84_combout\ & ( !\VGA_Generator|Text_Generator|Mux15~0_combout\ & ( 
-- (!\VGA_Generator|VGA|column[6]~10_combout\ & (\VGA_Generator|Text_Generator|Mux13~1_combout\ & \VGA_Generator|VGA|column[7]~9_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000001110000011100000010111111110000011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[6]~10_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_Mux13~1_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[7]~9_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_Mux16~0_combout\,
	datae => \ALT_INV_rtl~84_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_Mux15~0_combout\,
	combout => \VGA_Generator|Text_Generator|Mux16~1_combout\);

-- Location: LABCELL_X35_Y39_N48
\rtl~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~64_combout\ = ( \VGA_Generator|Text_Generator|bcd~30_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~31_combout\ & (!\VGA_Generator|Text_Generator|bcd~32_combout\ $ ((!\VGA_Generator|Text_Generator|LessThan1~0_combout\)))) # 
-- (\VGA_Generator|Text_Generator|bcd~31_combout\ & (!\VGA_Generator|Text_Generator|bcd~32_combout\ & (!\VGA_Generator|Text_Generator|LessThan1~0_combout\ & \VGA_Generator|Text_Generator|bcd~29_combout\))) ) ) # ( 
-- !\VGA_Generator|Text_Generator|bcd~30_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~32_combout\ & (!\VGA_Generator|Text_Generator|LessThan1~0_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~31_combout\))))) # 
-- (\VGA_Generator|Text_Generator|bcd~32_combout\ & (\VGA_Generator|Text_Generator|bcd~31_combout\ & ((\VGA_Generator|Text_Generator|bcd~29_combout\) # (\VGA_Generator|Text_Generator|LessThan1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001010011101001000101001110101100110000010000110011000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~32_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_LessThan1~0_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~29_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~31_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~30_combout\,
	combout => \rtl~64_combout\);

-- Location: LABCELL_X33_Y40_N36
\VGA_Generator|Text_Generator|ascii[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[1]~2_combout\ = ( !\VGA_Generator|VGA|column[7]~9_combout\ & ( ((\VGA_Generator|VGA|column[4]~3_combout\ & ((!\VGA_Generator|VGA|column[5]~4_combout\) # (\rtl~64_combout\)))) # (\VGA_Generator|VGA|column[6]~10_combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001111111111001000111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[5]~4_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	datac => \ALT_INV_rtl~64_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[6]~10_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[7]~9_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[1]~2_combout\);

-- Location: LABCELL_X31_Y39_N48
\VGA_Generator|Text_Generator|bcd~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~47_combout\ = ( \VGA_Generator|Text_Generator|bcd~46_combout\ & ( \VGA_Generator|Text_Generator|bcd~37_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~39_combout\ & (!\VGA_Generator|Text_Generator|bcd~43_combout\ & 
-- \VGA_Generator|Text_Generator|bcd~6_combout\)) # (\VGA_Generator|Text_Generator|bcd~39_combout\ & (!\VGA_Generator|Text_Generator|bcd~43_combout\ $ (\VGA_Generator|Text_Generator|bcd~6_combout\))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~46_combout\ & 
-- ( \VGA_Generator|Text_Generator|bcd~37_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~39_combout\ & ((!\VGA_Generator|Text_Generator|bcd~43_combout\ & (!\VGA_Generator|Text_Generator|bcd~6_combout\)) # (\VGA_Generator|Text_Generator|bcd~43_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~38_combout\) # (\VGA_Generator|Text_Generator|bcd~6_combout\))))) # (\VGA_Generator|Text_Generator|bcd~39_combout\ & (\VGA_Generator|Text_Generator|bcd~43_combout\ & (!\VGA_Generator|Text_Generator|bcd~6_combout\))) ) 
-- ) ) # ( \VGA_Generator|Text_Generator|bcd~46_combout\ & ( !\VGA_Generator|Text_Generator|bcd~37_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~39_combout\ & ((!\VGA_Generator|Text_Generator|bcd~6_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~43_combout\)) # (\VGA_Generator|Text_Generator|bcd~6_combout\ & ((\VGA_Generator|Text_Generator|bcd~38_combout\))))) # (\VGA_Generator|Text_Generator|bcd~39_combout\ & (((!\VGA_Generator|Text_Generator|bcd~6_combout\ & 
-- !\VGA_Generator|Text_Generator|bcd~38_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~46_combout\ & ( !\VGA_Generator|Text_Generator|bcd~37_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~38_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~6_combout\ & ((!\VGA_Generator|Text_Generator|bcd~39_combout\) # (!\VGA_Generator|Text_Generator|bcd~43_combout\)))) # (\VGA_Generator|Text_Generator|bcd~38_combout\ & (\VGA_Generator|Text_Generator|bcd~39_combout\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111001010101011100000010101010110010100100100100100101001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~39_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~43_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~6_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~38_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~46_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~37_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~47_combout\);

-- Location: LABCELL_X29_Y37_N27
\VGA_Generator|Text_Generator|bcd~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~48_combout\ = ( \VGA_Generator|Text_Generator|bcd~40_combout\ & ( !\score[3]~_Duplicate_1_q\ $ (((!\VGA_Generator|Text_Generator|bcd~41_combout\ & !\VGA_Generator|Text_Generator|bcd~42_combout\))) ) ) # ( 
-- !\VGA_Generator|Text_Generator|bcd~40_combout\ & ( (!\score[3]~_Duplicate_1_q\ & ((\VGA_Generator|Text_Generator|bcd~42_combout\))) # (\score[3]~_Duplicate_1_q\ & (!\VGA_Generator|Text_Generator|bcd~41_combout\ & 
-- !\VGA_Generator|Text_Generator|bcd~42_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011001100001000101100110001100110110011000110011011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~41_combout\,
	datab => \ALT_INV_score[3]~_Duplicate_1_q\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~42_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~40_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~48_combout\);

-- Location: LABCELL_X29_Y37_N36
\VGA_Generator|Text_Generator|bcd~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~49_combout\ = ( \VGA_Generator|Text_Generator|bcd~40_combout\ & ( ((!\VGA_Generator|Text_Generator|bcd~41_combout\ & !\VGA_Generator|Text_Generator|bcd~42_combout\)) # (\score[3]~_Duplicate_1_q\) ) ) # ( 
-- !\VGA_Generator|Text_Generator|bcd~40_combout\ & ( (!\score[3]~_Duplicate_1_q\ & \VGA_Generator|Text_Generator|bcd~42_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110011110011001100111111001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_score[3]~_Duplicate_1_q\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~41_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~42_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~40_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~49_combout\);

-- Location: LABCELL_X29_Y37_N24
\VGA_Generator|Text_Generator|bcd~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~50_combout\ = ( \VGA_Generator|Text_Generator|bcd~40_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~41_combout\ & (!\score[3]~_Duplicate_1_q\ & (!\score[2]~_Duplicate_1_q\ & 
-- !\VGA_Generator|Text_Generator|bcd~42_combout\))) # (\VGA_Generator|Text_Generator|bcd~41_combout\ & ((!\score[3]~_Duplicate_1_q\) # ((!\score[2]~_Duplicate_1_q\)))) ) ) # ( !\VGA_Generator|Text_Generator|bcd~40_combout\ & ( 
-- (!\VGA_Generator|Text_Generator|bcd~41_combout\ & ((!\VGA_Generator|Text_Generator|bcd~42_combout\))) # (\VGA_Generator|Text_Generator|bcd~41_combout\ & (\score[3]~_Duplicate_1_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101100010001101110110001000111010100010101001101010001010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~41_combout\,
	datab => \ALT_INV_score[3]~_Duplicate_1_q\,
	datac => \ALT_INV_score[2]~_Duplicate_1_q\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~42_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~40_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~50_combout\);

-- Location: LABCELL_X29_Y37_N54
\VGA_Generator|Text_Generator|bcd~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~51_combout\ = ( \VGA_Generator|Text_Generator|bcd~50_combout\ & ( (!\score[1]~_Duplicate_1_q\ & (((\VGA_Generator|Text_Generator|bcd~48_combout\ & \score[2]~_Duplicate_1_q\)) # 
-- (\VGA_Generator|Text_Generator|bcd~49_combout\))) # (\score[1]~_Duplicate_1_q\ & (!\VGA_Generator|Text_Generator|bcd~48_combout\ & ((!\VGA_Generator|Text_Generator|bcd~49_combout\)))) ) ) # ( !\VGA_Generator|Text_Generator|bcd~50_combout\ & ( 
-- (!\score[1]~_Duplicate_1_q\ & ((!\VGA_Generator|Text_Generator|bcd~49_combout\) # ((!\VGA_Generator|Text_Generator|bcd~48_combout\ & !\score[2]~_Duplicate_1_q\)))) # (\score[1]~_Duplicate_1_q\ & (\VGA_Generator|Text_Generator|bcd~49_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~48_combout\ $ (!\score[2]~_Duplicate_1_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010010100101010101001010001000110101010100100011010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_score[1]~_Duplicate_1_q\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~48_combout\,
	datac => \ALT_INV_score[2]~_Duplicate_1_q\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~49_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~50_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~51_combout\);

-- Location: LABCELL_X35_Y39_N42
\VGA_Generator|Text_Generator|bcd~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~33_combout\ = ( \VGA_Generator|Text_Generator|bcd~31_combout\ & ( \VGA_Generator|Text_Generator|bcd~30_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~28_combout\ & (!\VGA_Generator|Text_Generator|bcd~32_combout\ $ 
-- (((\VGA_Generator|Text_Generator|LessThan1~0_combout\) # (\VGA_Generator|Text_Generator|bcd~29_combout\))))) # (\VGA_Generator|Text_Generator|bcd~28_combout\ & (!\VGA_Generator|Text_Generator|bcd~32_combout\ & 
-- ((\VGA_Generator|Text_Generator|LessThan1~0_combout\) # (\VGA_Generator|Text_Generator|bcd~29_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~31_combout\ & ( \VGA_Generator|Text_Generator|bcd~30_combout\ & ( 
-- (!\VGA_Generator|Text_Generator|bcd~28_combout\ & (\VGA_Generator|Text_Generator|bcd~32_combout\ & ((!\VGA_Generator|Text_Generator|bcd~29_combout\) # (!\VGA_Generator|Text_Generator|LessThan1~0_combout\)))) # 
-- (\VGA_Generator|Text_Generator|bcd~28_combout\ & (!\VGA_Generator|Text_Generator|bcd~32_combout\ $ (((\VGA_Generator|Text_Generator|bcd~29_combout\ & \VGA_Generator|Text_Generator|LessThan1~0_combout\))))) ) ) ) # ( 
-- \VGA_Generator|Text_Generator|bcd~31_combout\ & ( !\VGA_Generator|Text_Generator|bcd~30_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~28_combout\ & ((!\VGA_Generator|Text_Generator|bcd~29_combout\ & (!\VGA_Generator|Text_Generator|LessThan1~0_combout\ 
-- & \VGA_Generator|Text_Generator|bcd~32_combout\)) # (\VGA_Generator|Text_Generator|bcd~29_combout\ & (\VGA_Generator|Text_Generator|LessThan1~0_combout\ & !\VGA_Generator|Text_Generator|bcd~32_combout\)))) # (\VGA_Generator|Text_Generator|bcd~28_combout\ 
-- & (!\VGA_Generator|Text_Generator|bcd~32_combout\ $ (((\VGA_Generator|Text_Generator|LessThan1~0_combout\) # (\VGA_Generator|Text_Generator|bcd~29_combout\))))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~31_combout\ & ( 
-- !\VGA_Generator|Text_Generator|bcd~30_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~28_combout\ & (!\VGA_Generator|Text_Generator|bcd~32_combout\ & ((\VGA_Generator|Text_Generator|LessThan1~0_combout\) # 
-- (\VGA_Generator|Text_Generator|bcd~29_combout\)))) # (\VGA_Generator|Text_Generator|bcd~28_combout\ & (\VGA_Generator|Text_Generator|bcd~32_combout\ & ((!\VGA_Generator|Text_Generator|bcd~29_combout\) # 
-- (!\VGA_Generator|Text_Generator|LessThan1~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000000001110000110001000011100001110111000011000011101110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~29_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_LessThan1~0_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~28_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~32_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~31_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~30_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~33_combout\);

-- Location: MLABCELL_X34_Y39_N30
\VGA_Generator|Text_Generator|bcd~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~45_combout\ = ( \VGA_Generator|Text_Generator|bcd~36_combout\ & ( \VGA_Generator|Text_Generator|bcd~34_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~18_combout\ & (\VGA_Generator|Text_Generator|bcd~44_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~35_combout\) # (\VGA_Generator|Text_Generator|bcd~19_combout\)))) # (\VGA_Generator|Text_Generator|bcd~18_combout\ & (!\VGA_Generator|Text_Generator|bcd~44_combout\ $ 
-- ((!\VGA_Generator|Text_Generator|bcd~19_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~36_combout\ & ( \VGA_Generator|Text_Generator|bcd~34_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~44_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~18_combout\ & (\VGA_Generator|Text_Generator|bcd~19_combout\ & !\VGA_Generator|Text_Generator|bcd~35_combout\)) # (\VGA_Generator|Text_Generator|bcd~18_combout\ & (!\VGA_Generator|Text_Generator|bcd~19_combout\ $ 
-- (\VGA_Generator|Text_Generator|bcd~35_combout\))))) # (\VGA_Generator|Text_Generator|bcd~44_combout\ & ((!\VGA_Generator|Text_Generator|bcd~18_combout\ & (!\VGA_Generator|Text_Generator|bcd~19_combout\ $ (\VGA_Generator|Text_Generator|bcd~35_combout\))) # 
-- (\VGA_Generator|Text_Generator|bcd~18_combout\ & (!\VGA_Generator|Text_Generator|bcd~19_combout\ & \VGA_Generator|Text_Generator|bcd~35_combout\)))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~36_combout\ & ( !\VGA_Generator|Text_Generator|bcd~34_combout\ 
-- & ( (!\VGA_Generator|Text_Generator|bcd~19_combout\ & (!\VGA_Generator|Text_Generator|bcd~44_combout\ & (!\VGA_Generator|Text_Generator|bcd~18_combout\))) # (\VGA_Generator|Text_Generator|bcd~19_combout\ & (!\VGA_Generator|Text_Generator|bcd~44_combout\ $ 
-- (((!\VGA_Generator|Text_Generator|bcd~35_combout\))))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~36_combout\ & ( !\VGA_Generator|Text_Generator|bcd~34_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~44_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~19_combout\ $ (\VGA_Generator|Text_Generator|bcd~35_combout\)))) # (\VGA_Generator|Text_Generator|bcd~44_combout\ & ((!\VGA_Generator|Text_Generator|bcd~19_combout\ & ((\VGA_Generator|Text_Generator|bcd~35_combout\))) 
-- # (\VGA_Generator|Text_Generator|bcd~19_combout\ & (\VGA_Generator|Text_Generator|bcd~18_combout\ & !\VGA_Generator|Text_Generator|bcd~35_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000101011010100001011000101001101000000101100101011000010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~44_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~18_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~19_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~35_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~36_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~34_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~45_combout\);

-- Location: MLABCELL_X34_Y39_N0
\rtl~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~63_combout\ = ( \VGA_Generator|Text_Generator|bcd~33_combout\ & ( \VGA_Generator|Text_Generator|bcd~45_combout\ & ( (!\VGA_Generator|VGA|column[5]~4_combout\) # ((!\VGA_Generator|VGA|column[4]~3_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~47_combout\)) # (\VGA_Generator|VGA|column[4]~3_combout\ & ((\VGA_Generator|Text_Generator|bcd~51_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~33_combout\ & ( \VGA_Generator|Text_Generator|bcd~45_combout\ & 
-- ( (!\VGA_Generator|VGA|column[5]~4_combout\ & (((\VGA_Generator|VGA|column[4]~3_combout\)))) # (\VGA_Generator|VGA|column[5]~4_combout\ & ((!\VGA_Generator|VGA|column[4]~3_combout\ & (\VGA_Generator|Text_Generator|bcd~47_combout\)) # 
-- (\VGA_Generator|VGA|column[4]~3_combout\ & ((\VGA_Generator|Text_Generator|bcd~51_combout\))))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~33_combout\ & ( !\VGA_Generator|Text_Generator|bcd~45_combout\ & ( (!\VGA_Generator|VGA|column[5]~4_combout\ & 
-- (((!\VGA_Generator|VGA|column[4]~3_combout\)))) # (\VGA_Generator|VGA|column[5]~4_combout\ & ((!\VGA_Generator|VGA|column[4]~3_combout\ & (\VGA_Generator|Text_Generator|bcd~47_combout\)) # (\VGA_Generator|VGA|column[4]~3_combout\ & 
-- ((\VGA_Generator|Text_Generator|bcd~51_combout\))))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~33_combout\ & ( !\VGA_Generator|Text_Generator|bcd~45_combout\ & ( (\VGA_Generator|VGA|column[5]~4_combout\ & ((!\VGA_Generator|VGA|column[4]~3_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~47_combout\)) # (\VGA_Generator|VGA|column[4]~3_combout\ & ((\VGA_Generator|Text_Generator|bcd~51_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011110100001101001100011100000111111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~47_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[5]~4_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~51_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~33_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~45_combout\,
	combout => \rtl~63_combout\);

-- Location: LABCELL_X33_Y40_N42
\VGA_Generator|Text_Generator|ascii[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[1]~3_combout\ = ( \rtl~63_combout\ & ( (!\VGA_Generator|VGA|column[8]~1_combout\ & (\VGA_Generator|VGA|column[9]~2_combout\ & ((\VGA_Generator|Text_Generator|ascii[1]~2_combout\) # 
-- (\VGA_Generator|VGA|column[6]~10_combout\)))) ) ) # ( !\rtl~63_combout\ & ( (!\VGA_Generator|VGA|column[8]~1_combout\ & (\VGA_Generator|VGA|column[9]~2_combout\ & \VGA_Generator|Text_Generator|ascii[1]~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000000100000011000000010000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[6]~10_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[8]~1_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[9]~2_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_ascii[1]~2_combout\,
	dataf => \ALT_INV_rtl~63_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[1]~3_combout\);

-- Location: LABCELL_X33_Y40_N24
\VGA_Generator|Text_Generator|ascii[1]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[1]~4_combout\ = ( \VGA_Generator|Text_Generator|Mux16~1_combout\ & ( \VGA_Generator|Text_Generator|ascii[1]~3_combout\ & ( (\VGA_Generator|Text_Generator|Equal0~1_combout\) # 
-- (\VGA_Generator|Text_Generator|ascii[4]~1_combout\) ) ) ) # ( !\VGA_Generator|Text_Generator|Mux16~1_combout\ & ( \VGA_Generator|Text_Generator|ascii[1]~3_combout\ & ( \VGA_Generator|Text_Generator|Equal0~1_combout\ ) ) ) # ( 
-- \VGA_Generator|Text_Generator|Mux16~1_combout\ & ( !\VGA_Generator|Text_Generator|ascii[1]~3_combout\ & ( ((\VGA_Generator|VGA|column[8]~1_combout\ & (\VGA_Generator|Text_Generator|Equal0~1_combout\ & \rtl~16_combout\))) # 
-- (\VGA_Generator|Text_Generator|ascii[4]~1_combout\) ) ) ) # ( !\VGA_Generator|Text_Generator|Mux16~1_combout\ & ( !\VGA_Generator|Text_Generator|ascii[1]~3_combout\ & ( (\VGA_Generator|VGA|column[8]~1_combout\ & 
-- (\VGA_Generator|Text_Generator|Equal0~1_combout\ & \rtl~16_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011010101010101011100001111000011110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_ascii[4]~1_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[8]~1_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_Equal0~1_combout\,
	datad => \ALT_INV_rtl~16_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_Mux16~1_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_ascii[1]~3_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[1]~4_combout\);

-- Location: MLABCELL_X34_Y38_N24
\rtl~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~19_combout\ = ( \game_state.s_reset~q\ & ( \VGA_Generator|VGA|column[9]~11_combout\ & ( (!\game_state.s_playing~q\ & (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\ & 
-- (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) & \game_state.s_game_won~q\))) # (\game_state.s_playing~q\ & (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) $ 
-- (((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\) # (\game_state.s_game_won~q\))))) ) ) ) # ( !\game_state.s_reset~q\ & ( \VGA_Generator|VGA|column[9]~11_combout\ & ( 
-- (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\ & (\game_state.s_playing~q\)) # (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\ & ((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) 
-- & (\game_state.s_playing~q\ & !\game_state.s_game_won~q\)) # (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) & ((\game_state.s_game_won~q\))))) ) ) ) # ( !\game_state.s_reset~q\ & ( !\VGA_Generator|VGA|column[9]~11_combout\ & ( 
-- \game_state.s_playing~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010100010001110001010000000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_game_state.s_playing~q\,
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\,
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	datad => \ALT_INV_game_state.s_game_won~q\,
	datae => \ALT_INV_game_state.s_reset~q\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[9]~11_combout\,
	combout => \rtl~19_combout\);

-- Location: LABCELL_X33_Y40_N45
\VGA_Generator|Text_Generator|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux14~0_combout\ = ( \rtl~60_combout\ & ( (!\VGA_Generator|VGA|column[6]~10_combout\ & ((\game_state.s_paused~q\) # (\game_state.s_level_cleared~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[6]~10_combout\,
	datac => \ALT_INV_game_state.s_level_cleared~q\,
	datad => \ALT_INV_game_state.s_paused~q\,
	dataf => \ALT_INV_rtl~60_combout\,
	combout => \VGA_Generator|Text_Generator|Mux14~0_combout\);

-- Location: LABCELL_X33_Y40_N15
\VGA_Generator|Text_Generator|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux15~1_combout\ = ( \VGA_Generator|VGA|column[7]~9_combout\ & ( ((\VGA_Generator|VGA|column[6]~10_combout\ & \rtl~19_combout\)) # (\VGA_Generator|Text_Generator|Mux14~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000011111000111110001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[6]~10_combout\,
	datab => \ALT_INV_rtl~19_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_Mux14~0_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[7]~9_combout\,
	combout => \VGA_Generator|Text_Generator|Mux15~1_combout\);

-- Location: LABCELL_X33_Y39_N24
\VGA_Generator|Text_Generator|WideOr4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|WideOr4~combout\ = ( \game_state.s_reset~q\ ) # ( !\game_state.s_reset~q\ & ( (!\game_state.s_playing~q\) # (\game_state.s_paused~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011111100111111001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_game_state.s_paused~q\,
	datac => \ALT_INV_game_state.s_playing~q\,
	dataf => \ALT_INV_game_state.s_reset~q\,
	combout => \VGA_Generator|Text_Generator|WideOr4~combout\);

-- Location: LABCELL_X33_Y39_N12
\rtl~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~80_combout\ = ( !\VGA_Generator|VGA|column[4]~3_combout\ & ( ((!\VGA_Generator|VGA|column[5]~4_combout\ & (((\game_state.s_game_over~q\)))) # (\VGA_Generator|VGA|column[5]~4_combout\ & (!\VGA_Generator|Text_Generator|WideOr4~combout\))) ) ) # ( 
-- \VGA_Generator|VGA|column[4]~3_combout\ & ( ((!\VGA_Generator|VGA|column[5]~4_combout\ & (((\game_state.s_level_cleared~q\)))) # (\VGA_Generator|VGA|column[5]~4_combout\ & (!\game_state.s_game_won~q\ & (\game_state.s_playing~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111111001100000000000000101000001111110011001111111100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_game_state.s_game_won~q\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_WideOr4~combout\,
	datac => \ALT_INV_game_state.s_playing~q\,
	datad => \VGA_Generator|VGA|ALT_INV_column[5]~4_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	dataf => \ALT_INV_game_state.s_level_cleared~q\,
	datag => \ALT_INV_game_state.s_game_over~q\,
	combout => \rtl~80_combout\);

-- Location: MLABCELL_X34_Y39_N6
\VGA_Generator|Text_Generator|Mux4~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux4~7_combout\ = ( \VGA_Generator|Text_Generator|bcd~36_combout\ & ( \VGA_Generator|Text_Generator|bcd~34_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~18_combout\ & ((!\VGA_Generator|Text_Generator|bcd~44_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~35_combout\))) # (\VGA_Generator|Text_Generator|bcd~44_combout\ & (\VGA_Generator|Text_Generator|bcd~19_combout\ & \VGA_Generator|Text_Generator|bcd~35_combout\)))) # (\VGA_Generator|Text_Generator|bcd~18_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~19_combout\ & (!\VGA_Generator|Text_Generator|bcd~44_combout\ $ (!\VGA_Generator|Text_Generator|bcd~35_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~36_combout\ & ( 
-- \VGA_Generator|Text_Generator|bcd~34_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~44_combout\ & ((!\VGA_Generator|Text_Generator|bcd~18_combout\ & (\VGA_Generator|Text_Generator|bcd~19_combout\ & !\VGA_Generator|Text_Generator|bcd~35_combout\)) # 
-- (\VGA_Generator|Text_Generator|bcd~18_combout\ & (!\VGA_Generator|Text_Generator|bcd~19_combout\ & \VGA_Generator|Text_Generator|bcd~35_combout\)))) # (\VGA_Generator|Text_Generator|bcd~44_combout\ & (!\VGA_Generator|Text_Generator|bcd~18_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~35_combout\) # (\VGA_Generator|Text_Generator|bcd~19_combout\)))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~36_combout\ & ( !\VGA_Generator|Text_Generator|bcd~34_combout\ & ( 
-- !\VGA_Generator|Text_Generator|bcd~18_combout\ $ (((\VGA_Generator|Text_Generator|bcd~19_combout\ & ((\VGA_Generator|Text_Generator|bcd~35_combout\) # (\VGA_Generator|Text_Generator|bcd~44_combout\))))) ) ) ) # ( 
-- !\VGA_Generator|Text_Generator|bcd~36_combout\ & ( !\VGA_Generator|Text_Generator|bcd~34_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~44_combout\ & (!\VGA_Generator|Text_Generator|bcd~18_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~35_combout\) # 
-- (\VGA_Generator|Text_Generator|bcd~19_combout\))))) # (\VGA_Generator|Text_Generator|bcd~44_combout\ & (\VGA_Generator|Text_Generator|bcd~18_combout\ & ((!\VGA_Generator|Text_Generator|bcd~19_combout\) # (\VGA_Generator|Text_Generator|bcd~35_combout\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001010010011110010011100001101001100001001001001100000100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~44_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~18_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~19_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~35_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~36_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~34_combout\,
	combout => \VGA_Generator|Text_Generator|Mux4~7_combout\);

-- Location: LABCELL_X29_Y37_N57
\VGA_Generator|Text_Generator|Mux4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux4~6_combout\ = ( \VGA_Generator|Text_Generator|bcd~50_combout\ & ( (!\score[1]~_Duplicate_1_q\ & ((!\score[2]~_Duplicate_1_q\ & ((\VGA_Generator|Text_Generator|bcd~49_combout\))) # (\score[2]~_Duplicate_1_q\ & 
-- (!\VGA_Generator|Text_Generator|bcd~48_combout\ & !\VGA_Generator|Text_Generator|bcd~49_combout\)))) # (\score[1]~_Duplicate_1_q\ & (((\score[2]~_Duplicate_1_q\)))) ) ) # ( !\VGA_Generator|Text_Generator|bcd~50_combout\ & ( (!\score[1]~_Duplicate_1_q\ & 
-- ((!\score[2]~_Duplicate_1_q\ & (\VGA_Generator|Text_Generator|bcd~48_combout\ & \VGA_Generator|Text_Generator|bcd~49_combout\)) # (\score[2]~_Duplicate_1_q\ & ((!\VGA_Generator|Text_Generator|bcd~49_combout\))))) # (\score[1]~_Duplicate_1_q\ & 
-- (((!\score[2]~_Duplicate_1_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001110000010110100111000000001101101001010000110110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_score[1]~_Duplicate_1_q\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~48_combout\,
	datac => \ALT_INV_score[2]~_Duplicate_1_q\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~49_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~50_combout\,
	combout => \VGA_Generator|Text_Generator|Mux4~6_combout\);

-- Location: LABCELL_X35_Y39_N15
\VGA_Generator|Text_Generator|Mux4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux4~5_combout\ = ( \VGA_Generator|Text_Generator|bcd~30_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~31_combout\ & (!\VGA_Generator|Text_Generator|bcd~32_combout\ & \VGA_Generator|Text_Generator|LessThan1~0_combout\)) # 
-- (\VGA_Generator|Text_Generator|bcd~31_combout\ & (\VGA_Generator|Text_Generator|bcd~32_combout\ & !\VGA_Generator|Text_Generator|LessThan1~0_combout\)) ) ) # ( !\VGA_Generator|Text_Generator|bcd~30_combout\ & ( 
-- (!\VGA_Generator|Text_Generator|bcd~32_combout\ & (!\VGA_Generator|Text_Generator|bcd~31_combout\ & \VGA_Generator|Text_Generator|LessThan1~0_combout\)) # (\VGA_Generator|Text_Generator|bcd~32_combout\ & 
-- ((!\VGA_Generator|Text_Generator|LessThan1~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110100000000011111010000000000101101000000000010110100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~31_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~32_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_LessThan1~0_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~30_combout\,
	combout => \VGA_Generator|Text_Generator|Mux4~5_combout\);

-- Location: MLABCELL_X34_Y38_N6
\VGA_Generator|Text_Generator|Mux4~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux4~8_combout\ = ( \VGA_Generator|VGA|column[5]~4_combout\ & ( \VGA_Generator|Text_Generator|Mux4~5_combout\ & ( (!\VGA_Generator|VGA|column[6]~10_combout\) # ((\VGA_Generator|VGA|column[7]~9_combout\ & 
-- \VGA_Generator|Text_Generator|Mux4~6_combout\)) ) ) ) # ( !\VGA_Generator|VGA|column[5]~4_combout\ & ( \VGA_Generator|Text_Generator|Mux4~5_combout\ & ( (\VGA_Generator|Text_Generator|Mux4~7_combout\ & (\VGA_Generator|VGA|column[7]~9_combout\ & 
-- \VGA_Generator|VGA|column[6]~10_combout\)) ) ) ) # ( \VGA_Generator|VGA|column[5]~4_combout\ & ( !\VGA_Generator|Text_Generator|Mux4~5_combout\ & ( (\VGA_Generator|VGA|column[7]~9_combout\ & ((!\VGA_Generator|VGA|column[6]~10_combout\) # 
-- (\VGA_Generator|Text_Generator|Mux4~6_combout\))) ) ) ) # ( !\VGA_Generator|VGA|column[5]~4_combout\ & ( !\VGA_Generator|Text_Generator|Mux4~5_combout\ & ( (\VGA_Generator|Text_Generator|Mux4~7_combout\ & (\VGA_Generator|VGA|column[7]~9_combout\ & 
-- \VGA_Generator|VGA|column[6]~10_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001001100110000001100000000000100011111111100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_Mux4~7_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[7]~9_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_Mux4~6_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[6]~10_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_column[5]~4_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_Mux4~5_combout\,
	combout => \VGA_Generator|Text_Generator|Mux4~8_combout\);

-- Location: MLABCELL_X34_Y38_N48
\VGA_Generator|Text_Generator|Mux4~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux4~4_combout\ = ( \VGA_Generator|VGA|column[9]~0_combout\ & ( \VGA_Generator|VGA|Add1~1_combout\ & ( (!\VGA_Generator|VGA|Add1~0_combout\) # (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10)) ) ) ) # ( 
-- !\VGA_Generator|VGA|column[9]~0_combout\ & ( \VGA_Generator|VGA|Add1~1_combout\ ) ) # ( \VGA_Generator|VGA|column[9]~0_combout\ & ( !\VGA_Generator|VGA|Add1~1_combout\ & ( ((!\VGA_Generator|VGA|Add1~2_combout\ & (level(2) & 
-- !\VGA_Generator|VGA|Add1~0_combout\))) # (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10)) ) ) ) # ( !\VGA_Generator|VGA|column[9]~0_combout\ & ( !\VGA_Generator|VGA|Add1~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111010111010101010111111111111111111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datab => \VGA_Generator|VGA|ALT_INV_Add1~2_combout\,
	datac => ALT_INV_level(2),
	datad => \VGA_Generator|VGA|ALT_INV_Add1~0_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_column[9]~0_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add1~1_combout\,
	combout => \VGA_Generator|Text_Generator|Mux4~4_combout\);

-- Location: LABCELL_X35_Y39_N6
\VGA_Generator|Text_Generator|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux4~1_combout\ = ( \VGA_Generator|Text_Generator|bcd~31_combout\ & ( \VGA_Generator|Text_Generator|bcd~32_combout\ & ( (!\VGA_Generator|Text_Generator|LessThan1~0_combout\ & ((!\VGA_Generator|Text_Generator|bcd~28_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~29_combout\ & !\VGA_Generator|Text_Generator|bcd~30_combout\)) # (\VGA_Generator|Text_Generator|bcd~28_combout\ & (\VGA_Generator|Text_Generator|bcd~29_combout\ & \VGA_Generator|Text_Generator|bcd~30_combout\)))) # 
-- (\VGA_Generator|Text_Generator|LessThan1~0_combout\ & (!\VGA_Generator|Text_Generator|bcd~29_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~28_combout\) # (!\VGA_Generator|Text_Generator|bcd~30_combout\))))) ) ) ) # ( 
-- !\VGA_Generator|Text_Generator|bcd~31_combout\ & ( \VGA_Generator|Text_Generator|bcd~32_combout\ & ( (!\VGA_Generator|Text_Generator|LessThan1~0_combout\ & (!\VGA_Generator|Text_Generator|bcd~29_combout\ $ 
-- (((!\VGA_Generator|Text_Generator|bcd~28_combout\) # (!\VGA_Generator|Text_Generator|bcd~30_combout\))))) # (\VGA_Generator|Text_Generator|LessThan1~0_combout\ & (!\VGA_Generator|Text_Generator|bcd~29_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~28_combout\) # (!\VGA_Generator|Text_Generator|bcd~30_combout\)))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~31_combout\ & ( !\VGA_Generator|Text_Generator|bcd~32_combout\ & ( 
-- (!\VGA_Generator|Text_Generator|LessThan1~0_combout\ & (!\VGA_Generator|Text_Generator|bcd~29_combout\ & ((!\VGA_Generator|Text_Generator|bcd~28_combout\) # (!\VGA_Generator|Text_Generator|bcd~30_combout\)))) # 
-- (\VGA_Generator|Text_Generator|LessThan1~0_combout\ & (\VGA_Generator|Text_Generator|bcd~29_combout\ & ((\VGA_Generator|Text_Generator|bcd~30_combout\) # (\VGA_Generator|Text_Generator|bcd~28_combout\)))) ) ) ) # ( 
-- !\VGA_Generator|Text_Generator|bcd~31_combout\ & ( !\VGA_Generator|Text_Generator|bcd~32_combout\ & ( (!\VGA_Generator|Text_Generator|LessThan1~0_combout\ & (\VGA_Generator|Text_Generator|bcd~29_combout\ & ((\VGA_Generator|Text_Generator|bcd~30_combout\) 
-- # (\VGA_Generator|Text_Generator|bcd~28_combout\)))) # (\VGA_Generator|Text_Generator|LessThan1~0_combout\ & (!\VGA_Generator|Text_Generator|bcd~29_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~28_combout\ & 
-- !\VGA_Generator|Text_Generator|bcd~30_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011000111100110000011000001100111100011010001000001100010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~28_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_LessThan1~0_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~29_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~30_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~31_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~32_combout\,
	combout => \VGA_Generator|Text_Generator|Mux4~1_combout\);

-- Location: LABCELL_X31_Y39_N18
\VGA_Generator|Text_Generator|Mux4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux4~2_combout\ = ( \VGA_Generator|Text_Generator|bcd~39_combout\ & ( \VGA_Generator|Text_Generator|bcd~37_combout\ & ( (\VGA_Generator|Text_Generator|bcd~43_combout\ & ((!\VGA_Generator|Text_Generator|bcd~38_combout\ $ 
-- (\VGA_Generator|Text_Generator|bcd~46_combout\)) # (\VGA_Generator|Text_Generator|bcd~6_combout\))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~39_combout\ & ( \VGA_Generator|Text_Generator|bcd~37_combout\ & ( 
-- (!\VGA_Generator|Text_Generator|bcd~43_combout\ & (!\VGA_Generator|Text_Generator|bcd~6_combout\ & (!\VGA_Generator|Text_Generator|bcd~38_combout\ $ (\VGA_Generator|Text_Generator|bcd~46_combout\)))) # (\VGA_Generator|Text_Generator|bcd~43_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~38_combout\ & ((\VGA_Generator|Text_Generator|bcd~46_combout\))) # (\VGA_Generator|Text_Generator|bcd~38_combout\ & (\VGA_Generator|Text_Generator|bcd~6_combout\ & !\VGA_Generator|Text_Generator|bcd~46_combout\)))) ) ) 
-- ) # ( \VGA_Generator|Text_Generator|bcd~39_combout\ & ( !\VGA_Generator|Text_Generator|bcd~37_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~38_combout\ & (!\VGA_Generator|Text_Generator|bcd~43_combout\ & ((!\VGA_Generator|Text_Generator|bcd~6_combout\) 
-- # (\VGA_Generator|Text_Generator|bcd~46_combout\)))) # (\VGA_Generator|Text_Generator|bcd~38_combout\ & (!\VGA_Generator|Text_Generator|bcd~43_combout\ $ (((\VGA_Generator|Text_Generator|bcd~46_combout\))))) ) ) ) # ( 
-- !\VGA_Generator|Text_Generator|bcd~39_combout\ & ( !\VGA_Generator|Text_Generator|bcd~37_combout\ & ( !\VGA_Generator|Text_Generator|bcd~43_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~6_combout\) # ((!\VGA_Generator|Text_Generator|bcd~38_combout\ & 
-- \VGA_Generator|Text_Generator|bcd~46_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001010110101000101001100110000001011001000100010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~43_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~38_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~6_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~46_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~39_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~37_combout\,
	combout => \VGA_Generator|Text_Generator|Mux4~2_combout\);

-- Location: MLABCELL_X34_Y38_N54
\VGA_Generator|Text_Generator|Mux4~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux4~3_combout\ = ( \VGA_Generator|Text_Generator|Mux4~1_combout\ & ( \VGA_Generator|Text_Generator|Mux4~2_combout\ & ( (\VGA_Generator|VGA|column[9]~11_combout\ & ((!\VGA_Generator|VGA|Add1~1_combout\ & 
-- (!\VGA_Generator|VGA|Add1~0_combout\ $ (\VGA_Generator|VGA|Add1~2_combout\))) # (\VGA_Generator|VGA|Add1~1_combout\ & ((\VGA_Generator|VGA|Add1~2_combout\) # (\VGA_Generator|VGA|Add1~0_combout\))))) ) ) ) # ( !\VGA_Generator|Text_Generator|Mux4~1_combout\ 
-- & ( \VGA_Generator|Text_Generator|Mux4~2_combout\ & ( (\VGA_Generator|VGA|column[9]~11_combout\ & (!\VGA_Generator|VGA|Add1~2_combout\ $ (((\VGA_Generator|VGA|Add1~0_combout\) # (\VGA_Generator|VGA|Add1~1_combout\))))) ) ) ) # ( 
-- \VGA_Generator|Text_Generator|Mux4~1_combout\ & ( !\VGA_Generator|Text_Generator|Mux4~2_combout\ & ( (\VGA_Generator|VGA|column[9]~11_combout\ & (!\VGA_Generator|VGA|Add1~1_combout\ $ (!\VGA_Generator|VGA|Add1~0_combout\ $ 
-- (!\VGA_Generator|VGA|Add1~2_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|Mux4~1_combout\ & ( !\VGA_Generator|Text_Generator|Mux4~2_combout\ & ( (\VGA_Generator|VGA|column[9]~11_combout\ & ((!\VGA_Generator|VGA|Add1~1_combout\ & 
-- (!\VGA_Generator|VGA|Add1~0_combout\ $ (\VGA_Generator|VGA|Add1~2_combout\))) # (\VGA_Generator|VGA|Add1~1_combout\ & (!\VGA_Generator|VGA|Add1~0_combout\ & \VGA_Generator|VGA|Add1~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000010010001000010001001000100000000100110010000100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_Add1~1_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[9]~11_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_Add1~0_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_Add1~2_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_Mux4~1_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_Mux4~2_combout\,
	combout => \VGA_Generator|Text_Generator|Mux4~3_combout\);

-- Location: MLABCELL_X34_Y38_N0
\VGA_Generator|Text_Generator|Mux4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux4~9_combout\ = ( !\VGA_Generator|VGA|column[4]~3_combout\ & ( (!\VGA_Generator|VGA|column[8]~1_combout\ & (((\VGA_Generator|Text_Generator|Mux4~3_combout\)))) # (\VGA_Generator|VGA|column[8]~1_combout\ & 
-- ((((\VGA_Generator|Text_Generator|Mux4~4_combout\))))) ) ) # ( \VGA_Generator|VGA|column[4]~3_combout\ & ( (!\VGA_Generator|VGA|column[8]~1_combout\ & ((((\VGA_Generator|Text_Generator|Mux4~8_combout\))))) # (\VGA_Generator|VGA|column[8]~1_combout\ & 
-- (\VGA_Generator|Text_Generator|Mux4~0_combout\ & (!\VGA_Generator|VGA|column[5]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101000001010000100001011101001011111010111110001000010111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[8]~1_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_Mux4~0_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[5]~4_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_Mux4~8_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_Mux4~4_combout\,
	datag => \VGA_Generator|Text_Generator|ALT_INV_Mux4~3_combout\,
	combout => \VGA_Generator|Text_Generator|Mux4~9_combout\);

-- Location: LABCELL_X33_Y40_N12
\VGA_Generator|Text_Generator|rgb[15]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|rgb[15]~6_combout\ = (\VGA_Generator|Text_Generator|Equal0~1_combout\ & \VGA_Generator|VGA|column[9]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|Text_Generator|ALT_INV_Equal0~1_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[9]~2_combout\,
	combout => \VGA_Generator|Text_Generator|rgb[15]~6_combout\);

-- Location: MLABCELL_X34_Y40_N18
\VGA_Generator|Text_Generator|ascii[2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[2]~5_combout\ = ( \VGA_Generator|Text_Generator|Mux4~9_combout\ & ( \VGA_Generator|Text_Generator|rgb[15]~6_combout\ ) ) # ( !\VGA_Generator|Text_Generator|Mux4~9_combout\ & ( 
-- \VGA_Generator|Text_Generator|rgb[15]~6_combout\ & ( (\VGA_Generator|Text_Generator|ascii[4]~1_combout\ & (((\VGA_Generator|Text_Generator|Mux15~0_combout\ & \rtl~80_combout\)) # (\VGA_Generator|Text_Generator|Mux15~1_combout\))) ) ) ) # ( 
-- \VGA_Generator|Text_Generator|Mux4~9_combout\ & ( !\VGA_Generator|Text_Generator|rgb[15]~6_combout\ & ( (\VGA_Generator|Text_Generator|ascii[4]~1_combout\ & (((\VGA_Generator|Text_Generator|Mux15~0_combout\ & \rtl~80_combout\)) # 
-- (\VGA_Generator|Text_Generator|Mux15~1_combout\))) ) ) ) # ( !\VGA_Generator|Text_Generator|Mux4~9_combout\ & ( !\VGA_Generator|Text_Generator|rgb[15]~6_combout\ & ( (\VGA_Generator|Text_Generator|ascii[4]~1_combout\ & 
-- (((\VGA_Generator|Text_Generator|Mux15~0_combout\ & \rtl~80_combout\)) # (\VGA_Generator|Text_Generator|Mux15~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000111000001010000011100000101000001111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_Mux15~1_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_Mux15~0_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_ascii[4]~1_combout\,
	datad => \ALT_INV_rtl~80_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_Mux4~9_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_rgb[15]~6_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[2]~5_combout\);

-- Location: MLABCELL_X34_Y38_N21
\VGA_Generator|Text_Generator|ascii[3]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[3]~15_combout\ = ( \VGA_Generator|VGA|column[5]~4_combout\ & ( (\VGA_Generator|Text_Generator|Mux4~0_combout\ & ((!\VGA_Generator|VGA|column[4]~3_combout\) # (\VGA_Generator|VGA|column[8]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001101000011010000110100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[8]~1_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_Mux4~0_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[5]~4_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[3]~15_combout\);

-- Location: LABCELL_X35_Y39_N51
\VGA_Generator|Text_Generator|ascii[3]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[3]~12_combout\ = ( \VGA_Generator|Text_Generator|bcd~29_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~32_combout\ & (\VGA_Generator|Text_Generator|LessThan1~0_combout\ & 
-- \VGA_Generator|Text_Generator|bcd~31_combout\)) ) ) # ( !\VGA_Generator|Text_Generator|bcd~29_combout\ & ( (\VGA_Generator|Text_Generator|LessThan1~0_combout\ & ((!\VGA_Generator|Text_Generator|bcd~32_combout\ & 
-- ((\VGA_Generator|Text_Generator|bcd~31_combout\))) # (\VGA_Generator|Text_Generator|bcd~32_combout\ & (\VGA_Generator|Text_Generator|bcd~30_combout\ & !\VGA_Generator|Text_Generator|bcd~31_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100010000000010010001000000000001000100000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~32_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_LessThan1~0_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~30_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~31_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~29_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[3]~12_combout\);

-- Location: LABCELL_X33_Y39_N51
\VGA_Generator|Text_Generator|ascii[3]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[3]~13_combout\ = ( \VGA_Generator|Text_Generator|ascii[3]~12_combout\ & ( (!\VGA_Generator|VGA|column[7]~9_combout\ & (!\VGA_Generator|VGA|column[6]~10_combout\ & \VGA_Generator|VGA|column[4]~3_combout\)) ) ) # ( 
-- !\VGA_Generator|Text_Generator|ascii[3]~12_combout\ & ( (!\VGA_Generator|VGA|column[7]~9_combout\ & (!\VGA_Generator|VGA|column[6]~10_combout\ & (!\VGA_Generator|VGA|column[5]~4_combout\ & \VGA_Generator|VGA|column[4]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000100010000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[7]~9_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[6]~10_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[5]~4_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~12_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[3]~13_combout\);

-- Location: LABCELL_X31_Y39_N24
\VGA_Generator|Text_Generator|ascii[3]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[3]~10_combout\ = ( \VGA_Generator|Text_Generator|bcd~46_combout\ & ( \VGA_Generator|Text_Generator|bcd~37_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~39_combout\ & ((!\VGA_Generator|Text_Generator|bcd~6_combout\) # 
-- (\VGA_Generator|Text_Generator|bcd~43_combout\))) # (\VGA_Generator|Text_Generator|bcd~39_combout\ & (!\VGA_Generator|Text_Generator|bcd~43_combout\ $ (!\VGA_Generator|Text_Generator|bcd~6_combout\))) ) ) ) # ( 
-- !\VGA_Generator|Text_Generator|bcd~46_combout\ & ( \VGA_Generator|Text_Generator|bcd~37_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~38_combout\ & (!\VGA_Generator|Text_Generator|bcd~39_combout\ & (\VGA_Generator|Text_Generator|bcd~43_combout\))) # 
-- (\VGA_Generator|Text_Generator|bcd~38_combout\ & (!\VGA_Generator|Text_Generator|bcd~6_combout\ & (!\VGA_Generator|Text_Generator|bcd~39_combout\ $ (\VGA_Generator|Text_Generator|bcd~43_combout\)))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~46_combout\ 
-- & ( !\VGA_Generator|Text_Generator|bcd~37_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~39_combout\ & ((!\VGA_Generator|Text_Generator|bcd~6_combout\ & (!\VGA_Generator|Text_Generator|bcd~43_combout\)) # (\VGA_Generator|Text_Generator|bcd~6_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~38_combout\))))) # (\VGA_Generator|Text_Generator|bcd~39_combout\ & (((\VGA_Generator|Text_Generator|bcd~38_combout\) # (\VGA_Generator|Text_Generator|bcd~6_combout\)))) ) ) ) # ( 
-- !\VGA_Generator|Text_Generator|bcd~46_combout\ & ( !\VGA_Generator|Text_Generator|bcd~37_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~38_combout\ & (\VGA_Generator|Text_Generator|bcd~6_combout\ & (!\VGA_Generator|Text_Generator|bcd~39_combout\ $ 
-- (!\VGA_Generator|Text_Generator|bcd~43_combout\)))) # (\VGA_Generator|Text_Generator|bcd~38_combout\ & (\VGA_Generator|Text_Generator|bcd~39_combout\ & (\VGA_Generator|Text_Generator|bcd~43_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000010001100011111101010100100010100100001011011010110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~39_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~43_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~6_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~38_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~46_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~37_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[3]~10_combout\);

-- Location: LABCELL_X31_Y39_N33
\VGA_Generator|Text_Generator|bcd~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~52_combout\ = ( \VGA_Generator|Text_Generator|bcd~37_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~43_combout\ & (!\VGA_Generator|Text_Generator|bcd~6_combout\ $ (((\VGA_Generator|Text_Generator|bcd~39_combout\))))) # 
-- (\VGA_Generator|Text_Generator|bcd~43_combout\ & ((!\VGA_Generator|Text_Generator|bcd~6_combout\ & (\VGA_Generator|Text_Generator|bcd~38_combout\)) # (\VGA_Generator|Text_Generator|bcd~6_combout\ & (!\VGA_Generator|Text_Generator|bcd~38_combout\ & 
-- !\VGA_Generator|Text_Generator|bcd~39_combout\)))) ) ) # ( !\VGA_Generator|Text_Generator|bcd~37_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~43_combout\ & (!\VGA_Generator|Text_Generator|bcd~6_combout\ $ 
-- (((\VGA_Generator|Text_Generator|bcd~39_combout\))))) # (\VGA_Generator|Text_Generator|bcd~43_combout\ & ((!\VGA_Generator|Text_Generator|bcd~6_combout\ & (\VGA_Generator|Text_Generator|bcd~38_combout\ & \VGA_Generator|Text_Generator|bcd~39_combout\)) # 
-- (\VGA_Generator|Text_Generator|bcd~6_combout\ & (!\VGA_Generator|Text_Generator|bcd~38_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010001010110101001000101011010100110010100101010011001010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~6_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~38_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~43_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~39_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~37_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~52_combout\);

-- Location: LABCELL_X33_Y39_N54
\VGA_Generator|Text_Generator|ascii[3]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[3]~11_combout\ = ( !\VGA_Generator|VGA|column[4]~3_combout\ & ( \VGA_Generator|Text_Generator|bcd~52_combout\ & ( (\VGA_Generator|VGA|column[5]~4_combout\ & ((!\VGA_Generator|VGA|column[6]~10_combout\) # 
-- (!\VGA_Generator|Text_Generator|ascii[3]~10_combout\))) ) ) ) # ( !\VGA_Generator|VGA|column[4]~3_combout\ & ( !\VGA_Generator|Text_Generator|bcd~52_combout\ & ( (\VGA_Generator|VGA|column[5]~4_combout\ & ((!\VGA_Generator|VGA|column[6]~10_combout\) # 
-- (\VGA_Generator|Text_Generator|ascii[3]~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001111000000000000000000000000111111000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|ALT_INV_column[6]~10_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~10_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[5]~4_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~52_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[3]~11_combout\);

-- Location: MLABCELL_X34_Y39_N12
\VGA_Generator|Text_Generator|ascii[3]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[3]~7_combout\ = ( \VGA_Generator|Text_Generator|bcd~36_combout\ & ( \VGA_Generator|Text_Generator|bcd~34_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~44_combout\ & (!\VGA_Generator|Text_Generator|bcd~18_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~19_combout\ $ (\VGA_Generator|Text_Generator|bcd~35_combout\)))) # (\VGA_Generator|Text_Generator|bcd~44_combout\ & (!\VGA_Generator|Text_Generator|bcd~19_combout\ & ((!\VGA_Generator|Text_Generator|bcd~18_combout\) # 
-- (!\VGA_Generator|Text_Generator|bcd~35_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~36_combout\ & ( \VGA_Generator|Text_Generator|bcd~34_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~44_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~18_combout\ & (!\VGA_Generator|Text_Generator|bcd~19_combout\ $ (\VGA_Generator|Text_Generator|bcd~35_combout\)))) # (\VGA_Generator|Text_Generator|bcd~44_combout\ & ((!\VGA_Generator|Text_Generator|bcd~18_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~19_combout\ & \VGA_Generator|Text_Generator|bcd~35_combout\)) # (\VGA_Generator|Text_Generator|bcd~18_combout\ & (\VGA_Generator|Text_Generator|bcd~19_combout\ & !\VGA_Generator|Text_Generator|bcd~35_combout\)))) ) ) ) 
-- # ( \VGA_Generator|Text_Generator|bcd~36_combout\ & ( !\VGA_Generator|Text_Generator|bcd~34_combout\ & ( (\VGA_Generator|Text_Generator|bcd~18_combout\ & ((!\VGA_Generator|Text_Generator|bcd~44_combout\ & (\VGA_Generator|Text_Generator|bcd~19_combout\ & 
-- !\VGA_Generator|Text_Generator|bcd~35_combout\)) # (\VGA_Generator|Text_Generator|bcd~44_combout\ & (!\VGA_Generator|Text_Generator|bcd~19_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~36_combout\ & ( 
-- !\VGA_Generator|Text_Generator|bcd~34_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~44_combout\ & (\VGA_Generator|Text_Generator|bcd~18_combout\ & (!\VGA_Generator|Text_Generator|bcd~19_combout\ & \VGA_Generator|Text_Generator|bcd~35_combout\))) # 
-- (\VGA_Generator|Text_Generator|bcd~44_combout\ & (!\VGA_Generator|Text_Generator|bcd~18_combout\ & (\VGA_Generator|Text_Generator|bcd~19_combout\ & !\VGA_Generator|Text_Generator|bcd~35_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100000000100100001000010000001010010001101000001001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~44_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~18_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~19_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~35_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~36_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~34_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[3]~7_combout\);

-- Location: LABCELL_X29_Y37_N12
\VGA_Generator|Text_Generator|ascii[3]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[3]~8_combout\ = ( \VGA_Generator|Text_Generator|bcd~50_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~48_combout\ & (\VGA_Generator|Text_Generator|bcd~49_combout\ & ((\score[2]~_Duplicate_1_q\) # 
-- (\score[1]~_Duplicate_1_q\)))) # (\VGA_Generator|Text_Generator|bcd~48_combout\ & (!\score[1]~_Duplicate_1_q\ & ((!\score[2]~_Duplicate_1_q\)))) ) ) # ( !\VGA_Generator|Text_Generator|bcd~50_combout\ & ( (!\score[1]~_Duplicate_1_q\ & 
-- (\VGA_Generator|Text_Generator|bcd~48_combout\ & ((!\VGA_Generator|Text_Generator|bcd~49_combout\) # (\score[2]~_Duplicate_1_q\)))) # (\score[1]~_Duplicate_1_q\ & (!\VGA_Generator|Text_Generator|bcd~49_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~48_combout\ $ (!\score[2]~_Duplicate_1_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001100010001100000110001000100110000011000010011000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_score[1]~_Duplicate_1_q\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~48_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~49_combout\,
	datad => \ALT_INV_score[2]~_Duplicate_1_q\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~50_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[3]~8_combout\);

-- Location: LABCELL_X35_Y39_N24
\VGA_Generator|Text_Generator|ascii[3]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[3]~6_combout\ = ( \VGA_Generator|Text_Generator|bcd~31_combout\ & ( \VGA_Generator|Text_Generator|bcd~30_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~29_combout\ & 
-- (!\VGA_Generator|Text_Generator|LessThan1~0_combout\ & (!\VGA_Generator|Text_Generator|bcd~28_combout\ $ (!\VGA_Generator|Text_Generator|bcd~32_combout\)))) # (\VGA_Generator|Text_Generator|bcd~29_combout\ & 
-- (\VGA_Generator|Text_Generator|LessThan1~0_combout\ & (\VGA_Generator|Text_Generator|bcd~28_combout\ & \VGA_Generator|Text_Generator|bcd~32_combout\))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~31_combout\ & ( 
-- \VGA_Generator|Text_Generator|bcd~30_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~28_combout\ & (\VGA_Generator|Text_Generator|bcd~29_combout\ & (\VGA_Generator|Text_Generator|LessThan1~0_combout\ & !\VGA_Generator|Text_Generator|bcd~32_combout\))) # 
-- (\VGA_Generator|Text_Generator|bcd~28_combout\ & (\VGA_Generator|Text_Generator|bcd~32_combout\ & (!\VGA_Generator|Text_Generator|bcd~29_combout\ $ (!\VGA_Generator|Text_Generator|LessThan1~0_combout\)))) ) ) ) # ( 
-- \VGA_Generator|Text_Generator|bcd~31_combout\ & ( !\VGA_Generator|Text_Generator|bcd~30_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~28_combout\ & (!\VGA_Generator|Text_Generator|bcd~32_combout\ & (!\VGA_Generator|Text_Generator|bcd~29_combout\ $ 
-- (!\VGA_Generator|Text_Generator|LessThan1~0_combout\)))) # (\VGA_Generator|Text_Generator|bcd~28_combout\ & (!\VGA_Generator|Text_Generator|bcd~29_combout\ & (!\VGA_Generator|Text_Generator|LessThan1~0_combout\ & 
-- \VGA_Generator|Text_Generator|bcd~32_combout\))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~31_combout\ & ( !\VGA_Generator|Text_Generator|bcd~30_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~29_combout\ & 
-- (!\VGA_Generator|Text_Generator|LessThan1~0_combout\ & (!\VGA_Generator|Text_Generator|bcd~28_combout\ & !\VGA_Generator|Text_Generator|bcd~32_combout\))) # (\VGA_Generator|Text_Generator|bcd~29_combout\ & 
-- (\VGA_Generator|Text_Generator|LessThan1~0_combout\ & (!\VGA_Generator|Text_Generator|bcd~28_combout\ $ (!\VGA_Generator|Text_Generator|bcd~32_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000100010000011000000000100000010000000001100000100010000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~29_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_LessThan1~0_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~28_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~32_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~31_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~30_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[3]~6_combout\);

-- Location: MLABCELL_X34_Y39_N18
\VGA_Generator|Text_Generator|ascii[3]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[3]~9_combout\ = ( \VGA_Generator|Text_Generator|ascii[3]~8_combout\ & ( \VGA_Generator|Text_Generator|ascii[3]~6_combout\ & ( (!\VGA_Generator|VGA|column[5]~4_combout\ & ((!\VGA_Generator|VGA|column[4]~3_combout\) # 
-- (\VGA_Generator|Text_Generator|ascii[3]~7_combout\))) # (\VGA_Generator|VGA|column[5]~4_combout\ & (\VGA_Generator|VGA|column[4]~3_combout\)) ) ) ) # ( !\VGA_Generator|Text_Generator|ascii[3]~8_combout\ & ( 
-- \VGA_Generator|Text_Generator|ascii[3]~6_combout\ & ( (!\VGA_Generator|VGA|column[5]~4_combout\ & ((!\VGA_Generator|VGA|column[4]~3_combout\) # (\VGA_Generator|Text_Generator|ascii[3]~7_combout\))) ) ) ) # ( 
-- \VGA_Generator|Text_Generator|ascii[3]~8_combout\ & ( !\VGA_Generator|Text_Generator|ascii[3]~6_combout\ & ( (\VGA_Generator|VGA|column[4]~3_combout\ & ((\VGA_Generator|Text_Generator|ascii[3]~7_combout\) # (\VGA_Generator|VGA|column[5]~4_combout\))) ) ) 
-- ) # ( !\VGA_Generator|Text_Generator|ascii[3]~8_combout\ & ( !\VGA_Generator|Text_Generator|ascii[3]~6_combout\ & ( (!\VGA_Generator|VGA|column[5]~4_combout\ & (\VGA_Generator|VGA|column[4]~3_combout\ & \VGA_Generator|Text_Generator|ascii[3]~7_combout\)) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000110000111111000000110011001100001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|ALT_INV_column[5]~4_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~7_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~8_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~6_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[3]~9_combout\);

-- Location: LABCELL_X33_Y39_N48
\VGA_Generator|Text_Generator|ascii[3]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[3]~14_combout\ = ( \VGA_Generator|Text_Generator|ascii[3]~9_combout\ & ( (!\VGA_Generator|Text_Generator|ascii[3]~13_combout\ & ((!\VGA_Generator|VGA|column[7]~9_combout\) # ((!\VGA_Generator|VGA|column[6]~10_combout\ & 
-- !\VGA_Generator|Text_Generator|ascii[3]~11_combout\)))) ) ) # ( !\VGA_Generator|Text_Generator|ascii[3]~9_combout\ & ( (!\VGA_Generator|Text_Generator|ascii[3]~13_combout\ & ((!\VGA_Generator|VGA|column[7]~9_combout\) # 
-- (!\VGA_Generator|Text_Generator|ascii[3]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010100000111100001010000011100000101000001110000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[7]~9_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[6]~10_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~13_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~11_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~9_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[3]~14_combout\);

-- Location: MLABCELL_X34_Y40_N33
\VGA_Generator|Text_Generator|Mux14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux14~1_combout\ = ( \game_state.s_game_over~q\ & ( (!\VGA_Generator|VGA|column[5]~4_combout\ & (((\game_state.s_level_cleared~q\ & \VGA_Generator|VGA|column[4]~3_combout\)))) # (\VGA_Generator|VGA|column[5]~4_combout\ & 
-- (((!\VGA_Generator|VGA|column[4]~3_combout\)) # (\game_state.s_game_won~q\))) ) ) # ( !\game_state.s_game_over~q\ & ( (!\VGA_Generator|VGA|column[5]~4_combout\ & (((\game_state.s_level_cleared~q\ & \VGA_Generator|VGA|column[4]~3_combout\)))) # 
-- (\VGA_Generator|VGA|column[5]~4_combout\ & ((!\VGA_Generator|VGA|column[4]~3_combout\ & ((\game_state.s_level_cleared~q\))) # (\VGA_Generator|VGA|column[4]~3_combout\ & (\game_state.s_game_won~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100011011000001010001101101010101000110110101010100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[5]~4_combout\,
	datab => \ALT_INV_game_state.s_game_won~q\,
	datac => \ALT_INV_game_state.s_level_cleared~q\,
	datad => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	dataf => \ALT_INV_game_state.s_game_over~q\,
	combout => \VGA_Generator|Text_Generator|Mux14~1_combout\);

-- Location: MLABCELL_X34_Y40_N42
\rtl~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~76_combout\ = ( !\VGA_Generator|VGA|column[4]~3_combout\ & ( ((!\VGA_Generator|VGA|column[5]~4_combout\ & (((\game_state.s_level_cleared~q\) # (\game_state.s_game_won~q\)))) # (\VGA_Generator|VGA|column[5]~4_combout\ & (\game_state.s_paused~q\))) ) ) 
-- # ( \VGA_Generator|VGA|column[4]~3_combout\ & ( (!\game_state.s_reset~q\ & (!\game_state.s_paused~q\ & (\game_state.s_playing~q\ & (!\VGA_Generator|VGA|column[5]~4_combout\)))) # (\game_state.s_reset~q\ & ((((\VGA_Generator|VGA|column[5]~4_combout\))))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000010000011001111111111010101010000100000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_game_state.s_paused~q\,
	datab => \ALT_INV_game_state.s_reset~q\,
	datac => \ALT_INV_game_state.s_playing~q\,
	datad => \VGA_Generator|VGA|ALT_INV_column[5]~4_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	dataf => \ALT_INV_game_state.s_level_cleared~q\,
	datag => \ALT_INV_game_state.s_game_won~q\,
	combout => \rtl~76_combout\);

-- Location: MLABCELL_X34_Y40_N48
\VGA_Generator|Text_Generator|Mux14~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux14~2_combout\ = ( \VGA_Generator|VGA|column[6]~10_combout\ & ( \VGA_Generator|VGA|column[7]~9_combout\ & ( (((\VGA_Generator|Text_Generator|Mux14~1_combout\ & \VGA_Generator|Text_Generator|Mux15~0_combout\)) # 
-- (\rtl~76_combout\)) # (\VGA_Generator|Text_Generator|Mux14~0_combout\) ) ) ) # ( !\VGA_Generator|VGA|column[6]~10_combout\ & ( \VGA_Generator|VGA|column[7]~9_combout\ & ( ((\VGA_Generator|Text_Generator|Mux14~1_combout\ & 
-- \VGA_Generator|Text_Generator|Mux15~0_combout\)) # (\VGA_Generator|Text_Generator|Mux14~0_combout\) ) ) ) # ( \VGA_Generator|VGA|column[6]~10_combout\ & ( !\VGA_Generator|VGA|column[7]~9_combout\ & ( (\VGA_Generator|Text_Generator|Mux14~1_combout\ & 
-- \VGA_Generator|Text_Generator|Mux15~0_combout\) ) ) ) # ( !\VGA_Generator|VGA|column[6]~10_combout\ & ( !\VGA_Generator|VGA|column[7]~9_combout\ & ( (\VGA_Generator|Text_Generator|Mux14~1_combout\ & \VGA_Generator|Text_Generator|Mux15~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_Mux14~1_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_Mux15~0_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_Mux14~0_combout\,
	datad => \ALT_INV_rtl~76_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_column[6]~10_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[7]~9_combout\,
	combout => \VGA_Generator|Text_Generator|Mux14~2_combout\);

-- Location: LABCELL_X33_Y40_N6
\VGA_Generator|Text_Generator|ascii[3]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[3]~16_combout\ = ( \VGA_Generator|Text_Generator|Mux14~2_combout\ & ( \VGA_Generator|Text_Generator|rgb[15]~6_combout\ & ( (((!\VGA_Generator|VGA|column[8]~1_combout\ & 
-- !\VGA_Generator|Text_Generator|ascii[3]~14_combout\)) # (\VGA_Generator|Text_Generator|ascii[3]~15_combout\)) # (\VGA_Generator|Text_Generator|ascii[4]~1_combout\) ) ) ) # ( !\VGA_Generator|Text_Generator|Mux14~2_combout\ & ( 
-- \VGA_Generator|Text_Generator|rgb[15]~6_combout\ & ( ((!\VGA_Generator|VGA|column[8]~1_combout\ & !\VGA_Generator|Text_Generator|ascii[3]~14_combout\)) # (\VGA_Generator|Text_Generator|ascii[3]~15_combout\) ) ) ) # ( 
-- \VGA_Generator|Text_Generator|Mux14~2_combout\ & ( !\VGA_Generator|Text_Generator|rgb[15]~6_combout\ & ( \VGA_Generator|Text_Generator|ascii[4]~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010111001111000011111101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_ascii[4]~1_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[8]~1_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~15_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~14_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_Mux14~2_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_rgb[15]~6_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[3]~16_combout\);

-- Location: MLABCELL_X34_Y40_N0
\rtl~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~72_combout\ = ( !\VGA_Generator|VGA|column[5]~4_combout\ & ( ((\VGA_Generator|VGA|column[4]~3_combout\ & (\game_state.s_reset~q\))) # (\game_state.s_paused~q\) ) ) # ( \VGA_Generator|VGA|column[5]~4_combout\ & ( 
-- ((!\VGA_Generator|VGA|column[4]~3_combout\ & (((\game_state.s_game_over~q\)) # (\game_state.s_level_cleared~q\))) # (\VGA_Generator|VGA|column[4]~3_combout\ & (((\game_state.s_game_won~q\))))) # (\game_state.s_reset~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001111100011111001110110111111100011111000111111011101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	datab => \ALT_INV_game_state.s_reset~q\,
	datac => \ALT_INV_game_state.s_level_cleared~q\,
	datad => \ALT_INV_game_state.s_game_won~q\,
	datae => \VGA_Generator|VGA|ALT_INV_column[5]~4_combout\,
	dataf => \ALT_INV_game_state.s_game_over~q\,
	datag => \ALT_INV_game_state.s_paused~q\,
	combout => \rtl~72_combout\);

-- Location: LABCELL_X29_Y40_N42
\VGA_Generator|Text_Generator|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux2~0_combout\ = ( \VGA_Generator|VGA|column[9]~11_combout\ & ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) & 
-- ((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7) & ((\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8)))) # (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7) & 
-- (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\)))) # (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) & (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8) & 
-- (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\ $ (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7))))) ) ) ) # ( \VGA_Generator|VGA|column[9]~11_combout\ & ( 
-- !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) & (((\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8) & 
-- !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7))))) # (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) & (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\ & 
-- ((\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7)) # (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010110001000100000000000000000000111000100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\,
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(8),
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(7),
	datae => \VGA_Generator|VGA|ALT_INV_column[9]~11_combout\,
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(6),
	combout => \VGA_Generator|Text_Generator|Mux2~0_combout\);

-- Location: MLABCELL_X34_Y40_N9
\VGA_Generator|Text_Generator|Mux17~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux17~4_combout\ = ( \game_state.s_game_won~q\ & ( (\VGA_Generator|VGA|column[4]~3_combout\ & (!\game_state.s_level_cleared~q\ & !\game_state.s_reset~q\)) ) ) # ( !\game_state.s_game_won~q\ & ( (!\game_state.s_reset~q\ & 
-- ((!\VGA_Generator|VGA|column[4]~3_combout\ & ((!\game_state.s_paused~q\))) # (\VGA_Generator|VGA|column[4]~3_combout\ & (!\game_state.s_level_cleared~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000001000000111000000100000001000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	datab => \ALT_INV_game_state.s_level_cleared~q\,
	datac => \ALT_INV_game_state.s_reset~q\,
	datad => \ALT_INV_game_state.s_paused~q\,
	dataf => \ALT_INV_game_state.s_game_won~q\,
	combout => \VGA_Generator|Text_Generator|Mux17~4_combout\);

-- Location: MLABCELL_X34_Y40_N27
\VGA_Generator|Text_Generator|Mux13~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux13~2_combout\ = ( \VGA_Generator|Text_Generator|Mux13~1_combout\ & ( (!\VGA_Generator|VGA|column[6]~10_combout\ & (((!\VGA_Generator|Text_Generator|Mux17~4_combout\ & \VGA_Generator|VGA|column[5]~4_combout\)) # 
-- (\VGA_Generator|VGA|column[7]~9_combout\))) ) ) # ( !\VGA_Generator|Text_Generator|Mux13~1_combout\ & ( (!\VGA_Generator|VGA|column[7]~9_combout\ & (!\VGA_Generator|VGA|column[6]~10_combout\ & (!\VGA_Generator|Text_Generator|Mux17~4_combout\ & 
-- \VGA_Generator|VGA|column[5]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000001000100110001000100010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[7]~9_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[6]~10_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_Mux17~4_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[5]~4_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_Mux13~1_combout\,
	combout => \VGA_Generator|Text_Generator|Mux13~2_combout\);

-- Location: MLABCELL_X34_Y40_N24
\VGA_Generator|Text_Generator|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux13~0_combout\ = ( \VGA_Generator|VGA|column[7]~9_combout\ & ( \VGA_Generator|VGA|column[6]~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|ALT_INV_column[6]~10_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[7]~9_combout\,
	combout => \VGA_Generator|Text_Generator|Mux13~0_combout\);

-- Location: MLABCELL_X34_Y40_N54
\VGA_Generator|Text_Generator|ascii[4]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[4]~17_combout\ = ( \VGA_Generator|Text_Generator|Mux13~2_combout\ & ( \VGA_Generator|Text_Generator|Mux13~0_combout\ & ( ((\VGA_Generator|Text_Generator|rgb[15]~6_combout\ & 
-- \VGA_Generator|Text_Generator|Mux2~0_combout\)) # (\VGA_Generator|Text_Generator|ascii[4]~1_combout\) ) ) ) # ( !\VGA_Generator|Text_Generator|Mux13~2_combout\ & ( \VGA_Generator|Text_Generator|Mux13~0_combout\ & ( 
-- (!\VGA_Generator|Text_Generator|ascii[4]~1_combout\ & (\VGA_Generator|Text_Generator|rgb[15]~6_combout\ & ((\VGA_Generator|Text_Generator|Mux2~0_combout\)))) # (\VGA_Generator|Text_Generator|ascii[4]~1_combout\ & 
-- (((\VGA_Generator|Text_Generator|rgb[15]~6_combout\ & \VGA_Generator|Text_Generator|Mux2~0_combout\)) # (\rtl~72_combout\))) ) ) ) # ( \VGA_Generator|Text_Generator|Mux13~2_combout\ & ( !\VGA_Generator|Text_Generator|Mux13~0_combout\ & ( 
-- ((\VGA_Generator|Text_Generator|rgb[15]~6_combout\ & \VGA_Generator|Text_Generator|Mux2~0_combout\)) # (\VGA_Generator|Text_Generator|ascii[4]~1_combout\) ) ) ) # ( !\VGA_Generator|Text_Generator|Mux13~2_combout\ & ( 
-- !\VGA_Generator|Text_Generator|Mux13~0_combout\ & ( (\VGA_Generator|Text_Generator|rgb[15]~6_combout\ & \VGA_Generator|Text_Generator|Mux2~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010111011100000101001101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_ascii[4]~1_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_rgb[15]~6_combout\,
	datac => \ALT_INV_rtl~72_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_Mux2~0_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_Mux13~2_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_Mux13~0_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[4]~17_combout\);

-- Location: LABCELL_X29_Y40_N0
\VGA_Generator|Text_Generator|Mux12~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux12~3_combout\ = ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & ( \game_state.s_playing~q\ & ( (\VGA_Generator|VGA|column[9]~0_combout\ & (\VGA_Generator|VGA|Add1~0_combout\ & 
-- ((!\game_state.s_reset~q\) # (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_game_state.s_reset~q\,
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	datac => \VGA_Generator|VGA|ALT_INV_column[9]~0_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_Add1~0_combout\,
	datae => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	dataf => \ALT_INV_game_state.s_playing~q\,
	combout => \VGA_Generator|Text_Generator|Mux12~3_combout\);

-- Location: LABCELL_X29_Y40_N9
\VGA_Generator|Text_Generator|Mux12~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux12~2_combout\ = ( \VGA_Generator|VGA|Add1~0_combout\ & ( (\game_state.s_playing~q\ & ((!\VGA_Generator|VGA|column[9]~0_combout\) # (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10)))) ) ) # ( 
-- !\VGA_Generator|VGA|Add1~0_combout\ & ( \game_state.s_playing~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000110111010000000011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datab => \VGA_Generator|VGA|ALT_INV_column[9]~0_combout\,
	datad => \ALT_INV_game_state.s_playing~q\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add1~0_combout\,
	combout => \VGA_Generator|Text_Generator|Mux12~2_combout\);

-- Location: LABCELL_X29_Y40_N18
\VGA_Generator|Text_Generator|Mux12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux12~1_combout\ = ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & ( \game_state.s_game_over~q\ & ( (\game_state.s_playing~q\ & (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) & 
-- (\VGA_Generator|VGA|column[9]~0_combout\ & \VGA_Generator|VGA|Add1~0_combout\))) ) ) ) # ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & ( !\game_state.s_game_over~q\ & ( (\game_state.s_playing~q\ & 
-- (\VGA_Generator|VGA|column[9]~0_combout\ & \VGA_Generator|VGA|Add1~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_game_state.s_playing~q\,
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	datac => \VGA_Generator|VGA|ALT_INV_column[9]~0_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_Add1~0_combout\,
	datae => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	dataf => \ALT_INV_game_state.s_game_over~q\,
	combout => \VGA_Generator|Text_Generator|Mux12~1_combout\);

-- Location: LABCELL_X29_Y40_N48
\VGA_Generator|Text_Generator|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux12~0_combout\ = ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & ( \game_state.s_level_cleared~q\ & ( (\VGA_Generator|VGA|column[9]~0_combout\ & (\VGA_Generator|VGA|Add1~0_combout\ & 
-- ((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4)) # (!\game_state.s_game_over~q\)))) ) ) ) # ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & ( !\game_state.s_level_cleared~q\ & ( !\game_state.s_game_over~q\ ) ) ) # ( 
-- !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & ( !\game_state.s_level_cleared~q\ & ( (!\game_state.s_game_over~q\) # ((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) & (\VGA_Generator|VGA|column[9]~0_combout\ & 
-- \VGA_Generator|VGA|Add1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001110110011001100110000000000000011100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	datab => \ALT_INV_game_state.s_game_over~q\,
	datac => \VGA_Generator|VGA|ALT_INV_column[9]~0_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_Add1~0_combout\,
	datae => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	dataf => \ALT_INV_game_state.s_level_cleared~q\,
	combout => \VGA_Generator|Text_Generator|Mux12~0_combout\);

-- Location: LABCELL_X29_Y40_N54
\VGA_Generator|Text_Generator|Mux12~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux12~4_combout\ = ( \VGA_Generator|VGA|column[5]~4_combout\ & ( \VGA_Generator|Text_Generator|Mux12~0_combout\ & ( (!\VGA_Generator|VGA|column[6]~10_combout\ & ((\VGA_Generator|Text_Generator|Mux12~2_combout\))) # 
-- (\VGA_Generator|VGA|column[6]~10_combout\ & (\VGA_Generator|Text_Generator|Mux12~3_combout\)) ) ) ) # ( !\VGA_Generator|VGA|column[5]~4_combout\ & ( \VGA_Generator|Text_Generator|Mux12~0_combout\ & ( (\VGA_Generator|Text_Generator|Mux12~1_combout\ & 
-- \VGA_Generator|VGA|column[6]~10_combout\) ) ) ) # ( \VGA_Generator|VGA|column[5]~4_combout\ & ( !\VGA_Generator|Text_Generator|Mux12~0_combout\ & ( (!\VGA_Generator|VGA|column[6]~10_combout\ & ((\VGA_Generator|Text_Generator|Mux12~2_combout\))) # 
-- (\VGA_Generator|VGA|column[6]~10_combout\ & (\VGA_Generator|Text_Generator|Mux12~3_combout\)) ) ) ) # ( !\VGA_Generator|VGA|column[5]~4_combout\ & ( !\VGA_Generator|Text_Generator|Mux12~0_combout\ & ( (!\VGA_Generator|VGA|column[6]~10_combout\) # 
-- (\VGA_Generator|Text_Generator|Mux12~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111001100110101010100000000000011110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_Mux12~3_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_Mux12~2_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_Mux12~1_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[6]~10_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_column[5]~4_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_Mux12~0_combout\,
	combout => \VGA_Generator|Text_Generator|Mux12~4_combout\);

-- Location: LABCELL_X31_Y40_N18
\VGA_Generator|Text_Generator|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux1~1_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) & ( \VGA_Generator|VGA|column[9]~11_combout\ & ( ((!life(1) & \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\)) # 
-- (life(2)) ) ) ) # ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) & ( \VGA_Generator|VGA|column[9]~11_combout\ & ( (!life(1) & (((life(0) & !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\)) # (life(2)))) # 
-- (life(1) & (life(2) & ((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\) # (life(0))))) ) ) ) # ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) & ( !\VGA_Generator|VGA|column[9]~11_combout\ & ( ((!life(1) & 
-- life(0))) # (life(2)) ) ) ) # ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) & ( !\VGA_Generator|VGA|column[9]~11_combout\ & ( ((!life(1) & life(0))) # (life(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101100111011001110110011101100111011001000110011001110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_life(1),
	datab => ALT_INV_life(2),
	datac => ALT_INV_life(0),
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\,
	datae => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	dataf => \VGA_Generator|VGA|ALT_INV_column[9]~11_combout\,
	combout => \VGA_Generator|Text_Generator|Mux1~1_combout\);

-- Location: LABCELL_X31_Y40_N0
\VGA_Generator|Text_Generator|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux1~0_combout\ = ( life(2) & ( life(0) & ( (!\VGA_Generator|VGA|column[7]~9_combout\) # ((!life(1)) # (\VGA_Generator|VGA|column[5]~4_combout\)) ) ) ) # ( !life(2) & ( life(0) & ( (!\VGA_Generator|VGA|column[7]~9_combout\) # 
-- (\VGA_Generator|VGA|column[5]~4_combout\) ) ) ) # ( life(2) & ( !life(0) & ( (!\VGA_Generator|VGA|column[7]~9_combout\) # (((!\VGA_Generator|VGA|column[4]~3_combout\ & !life(1))) # (\VGA_Generator|VGA|column[5]~4_combout\)) ) ) ) # ( !life(2) & ( !life(0) 
-- & ( (!\VGA_Generator|VGA|column[7]~9_combout\ & ((!\VGA_Generator|VGA|column[4]~3_combout\) # ((!life(1)) # (!\VGA_Generator|VGA|column[5]~4_combout\)))) # (\VGA_Generator|VGA|column[7]~9_combout\ & (((\VGA_Generator|VGA|column[5]~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111101111010101111111110101010111111111111101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[7]~9_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	datac => ALT_INV_life(1),
	datad => \VGA_Generator|VGA|ALT_INV_column[5]~4_combout\,
	datae => ALT_INV_life(2),
	dataf => ALT_INV_life(0),
	combout => \VGA_Generator|Text_Generator|Mux1~0_combout\);

-- Location: LABCELL_X31_Y40_N24
\VGA_Generator|Text_Generator|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux1~2_combout\ = ( !\VGA_Generator|VGA|column[6]~10_combout\ & ( (!\VGA_Generator|VGA|column[8]~1_combout\ & (((!\VGA_Generator|VGA|column[5]~4_combout\ & ((\VGA_Generator|VGA|column[7]~9_combout\) # 
-- (\VGA_Generator|VGA|column[4]~3_combout\))) # (\VGA_Generator|VGA|column[5]~4_combout\ & ((!\VGA_Generator|VGA|column[7]~9_combout\)))))) # (\VGA_Generator|VGA|column[8]~1_combout\ & (((\VGA_Generator|Text_Generator|Mux1~0_combout\)))) ) ) # ( 
-- \VGA_Generator|VGA|column[6]~10_combout\ & ( (!\VGA_Generator|VGA|column[8]~1_combout\ & ((((\VGA_Generator|VGA|column[7]~9_combout\))))) # (\VGA_Generator|VGA|column[8]~1_combout\ & ((!\VGA_Generator|VGA|column[7]~9_combout\ & 
-- (\VGA_Generator|VGA|column[4]~3_combout\ & ((\VGA_Generator|VGA|column[5]~4_combout\)))) # (\VGA_Generator|VGA|column[7]~9_combout\ & (((\VGA_Generator|Text_Generator|Mux1~1_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100011111001111000000000001000111001111000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[8]~1_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_Mux1~1_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[5]~4_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_column[6]~10_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[7]~9_combout\,
	datag => \VGA_Generator|Text_Generator|ALT_INV_Mux1~0_combout\,
	combout => \VGA_Generator|Text_Generator|Mux1~2_combout\);

-- Location: LABCELL_X33_Y40_N0
\VGA_Generator|Text_Generator|ascii[5]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[5]~18_combout\ = ( \VGA_Generator|Text_Generator|Mux12~4_combout\ & ( \VGA_Generator|Text_Generator|Mux1~2_combout\ & ( ((!\VGA_Generator|Text_Generator|Equal1~0_combout\) # ((!\VGA_Generator|VGA|column[9]~2_combout\) # 
-- (!\VGA_Generator|VGA|column[8]~1_combout\))) # (\VGA_Generator|Text_Generator|Equal0~1_combout\) ) ) ) # ( !\VGA_Generator|Text_Generator|Mux12~4_combout\ & ( \VGA_Generator|Text_Generator|Mux1~2_combout\ ) ) # ( 
-- \VGA_Generator|Text_Generator|Mux12~4_combout\ & ( !\VGA_Generator|Text_Generator|Mux1~2_combout\ & ( (!\VGA_Generator|VGA|column[9]~2_combout\) # ((!\VGA_Generator|Text_Generator|Equal0~1_combout\ & ((!\VGA_Generator|Text_Generator|Equal1~0_combout\) # 
-- (!\VGA_Generator|VGA|column[8]~1_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|Mux12~4_combout\ & ( !\VGA_Generator|Text_Generator|Mux1~2_combout\ & ( (!\VGA_Generator|Text_Generator|Equal0~1_combout\) # (!\VGA_Generator|VGA|column[9]~2_combout\) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010111110101111100011111111111111111111111111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_Equal0~1_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_Equal1~0_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[9]~2_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[8]~1_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_Mux12~4_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_Mux1~2_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[5]~18_combout\);

-- Location: LABCELL_X33_Y40_N39
\VGA_Generator|Text_Generator|ascii[6]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[6]~19_combout\ = ( \VGA_Generator|VGA|column[7]~9_combout\ & ( (\VGA_Generator|VGA|column[5]~4_combout\ & (!\VGA_Generator|VGA|column[8]~1_combout\ & !\VGA_Generator|VGA|column[6]~10_combout\)) ) ) # ( 
-- !\VGA_Generator|VGA|column[7]~9_combout\ & ( (!\VGA_Generator|VGA|column[5]~4_combout\ & (((!\VGA_Generator|VGA|column[4]~3_combout\ & !\VGA_Generator|VGA|column[8]~1_combout\)) # (\VGA_Generator|VGA|column[6]~10_combout\))) # 
-- (\VGA_Generator|VGA|column[5]~4_combout\ & (\VGA_Generator|VGA|column[6]~10_combout\ & ((!\VGA_Generator|VGA|column[4]~3_combout\) # (!\VGA_Generator|VGA|column[8]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011111110100000001111111001010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[5]~4_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[8]~1_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[6]~10_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[7]~9_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[6]~19_combout\);

-- Location: LABCELL_X33_Y40_N18
\VGA_Generator|Text_Generator|ascii[6]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[6]~20_combout\ = ( \VGA_Generator|VGA|column[9]~2_combout\ & ( \VGA_Generator|Text_Generator|ascii[6]~19_combout\ & ( ((\VGA_Generator|Text_Generator|Equal1~0_combout\ & (\VGA_Generator|Text_Generator|Mux12~4_combout\ & 
-- \VGA_Generator|VGA|column[8]~1_combout\))) # (\VGA_Generator|Text_Generator|Equal0~1_combout\) ) ) ) # ( \VGA_Generator|VGA|column[9]~2_combout\ & ( !\VGA_Generator|Text_Generator|ascii[6]~19_combout\ & ( (!\VGA_Generator|Text_Generator|Equal0~1_combout\ 
-- & (\VGA_Generator|Text_Generator|Equal1~0_combout\ & (\VGA_Generator|Text_Generator|Mux12~4_combout\ & \VGA_Generator|VGA|column[8]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000101010101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_Equal0~1_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_Equal1~0_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_Mux12~4_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[8]~1_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_column[9]~2_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_ascii[6]~19_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[6]~20_combout\);

-- Location: M10K_X26_Y40_N0
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "0000007AD6B710000000000000000000000E580000000821084390844000000004210840108420000000072108441084380000000F5A00473C00000006186F5AD6B5AC000000000009D98865A600000000000B7F7B9CE600000000000432D39CE600000000000B739CE7380000000000061800003800000000000E598885B80000000000084210B5B80000000398CE739CE72C00000004210E5AD6B5B800000000000E5AD6B5B800000000000B5AD6B5B800000000000DEF7BDFEC0000000000062108421084200000000B5B98C72D084000032D6318C6319C0318000000062108421004200000000B5AD6B5B90840000638CE739CE72C000000000008421084",
	mem_init3 => "214E200000000E5A10F5B800000000000B739CE718C6300000000E5A1085B800000000000E5AD6B73108400000000B739CE33000000000000000000000002000003E0000000000000000000000000000000B7100000006318C6318C6300000000119CC44210000000000060000000000300000000FCE30021869FC000000062108432D39CC00000009CECC421969CC0000000B5BFBDCE739CC0000000432D39CE739CC0000000E5AD6B5AD6B5800000006210842109DFC0000000E5AC662216B700000000B5AD6E72D6B7000001CCE7AD6B5AD6B70000000084210872D6B700000000E5AD6B5AD6B700000000B5AD6F7BD6B5800000009CE739EFFFBCC000000",
	mem_init2 => "0F5A50842108400000000B5ADCC6396B580000000C739C6318C638000000062108421084300000000B5AD6B7AD6B58000000055AD6F4212B30000000084210C6312B780000000F5A50C6312B780000000C72D6B5AD6E60000000065A5084212B300000000E5AD6B72D6B700000000B5AD6F5ADC4000000000E439EF7AD6B7000000004200842196B7000000008010C3310080000000000001E003C00000000000331008010C30000000000210000108000000000002100001080000000000C30C637AD6B700000000E5AD6B72D6B70000000000000430C6B780000000E5AD6B72108200000000E58C63721087800000007318CF738C6300000000E58C6330C6B",
	mem_init1 => "700000000F5A1002186B700000000F2108421184200000000E5AD6B7BD6B70000000004200430C200000000004200000000000000000000000F000000000000004210000000000000000000108F21000000000000002CCFB2C000000000000218C6318C40000000006200000000430000000000000000100000000000B739CE591CE20000000035A00432D20000000108E58C637212B710800000E73DCE73DCE0000000000000000004B5AC000000420084218C62000000000000000000000000000000108E73DE000000000007BDCE2100000000000000096FD8800000000000003D084000000000000000010F400000000000000010CF31000000000000433",
	mem_init0 => "C8421084200000000421084211E6200000000F219E4211E6200000000F7BDE00000000000001CB311CB5B8885B80000005AD6B5EF7BDFC0000000B5816B5AD6B5800000000219E4211E6200000000119CE779CE718400000004210C7B1084000000004236CBB3684000000010B5EF39CE7F9FC0000000842000000F1BC0000000423C865AD6B300000000C739CE604A73800FFFFFFCD2D6A67FFFFFF00000032D29598000000FFFFFFFEF39DFFFFFFFF000000010C6200000000000006211EFFFCC400000000062117BDD8C40000000000011CF710000000000000239EF7BDC0000000000F7FF79FFFBFF80000000F0429684250F80000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/g31_BlockerGame.ram0_fontROM_16852496.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "g31_VGA_Generator:VGA_Generator|fontROM:CharacterROM|altsyncram:ROM_rtl_0|altsyncram_5qd1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 5,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 11,
	port_b_data_width => 5,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	portaaddr => \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: FF_X28_Y41_N16
\VGA_Generator|reg1|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|VGA|column[2]~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|reg1|dffs\(1));

-- Location: MLABCELL_X28_Y37_N15
\VGA_Generator|reg1|dffs[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|reg1|dffs[0]~feeder_combout\ = ( \VGA_Generator|VGA|column[1]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|VGA|ALT_INV_column[1]~7_combout\,
	combout => \VGA_Generator|reg1|dffs[0]~feeder_combout\);

-- Location: FF_X28_Y37_N16
\VGA_Generator|reg1|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|reg1|dffs[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|reg1|dffs\(0));

-- Location: M10K_X38_Y40_N0
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "0000001C84208610000000000000000000028C0000000184210802108C0000000084210802108400000000042108C21080000000039043090E00000001C00190842108000000000002086118880000000000011CA521080000000000008C442108000000000001908421080000000000008C6318CE31840000000190031106000000000003884210CA0000000040019084210600000001C4218842108A000000000001908421060000000000010842108A00000000000294A529CC00000000000184210842108C000000030843188421180000C4200000000000000000000184210846008400000003084210C421180000C80190842106000000000003884211",
	mem_init3 => "C4210C00000001908439060000000000019084208600040000000190842106000000000001884210862118000000019084180600000000000000000000000463000E00000000000000000000000000000002086100000180000000000C00000000000118CC4200000000018C6318C6318C0000000390821840421C00000001842108C44210000000021043084622100000000108E529084210000000008C4421084210000000019084210842100000000184210842529C00000001908000C4420C00000003084210C4211C0000000194A42108420C00000003884210C4211C0000000190842108420C000000021084214E7310000000021084214E7310000000",
	mem_init2 => "0388421084211C00000003084218C42118000000019084000000040000000184210842108C00000002108421C842100000000188842908410C00000003884210C4211C00000003884210C4211C0000000388421084211C0000000188842108410C00000003884210C4211C000000021084390821840000000190A52948420C0000000084010840420C000000010C20000231000000000000030006000000000000002310C20000000000018420000210000000000004200002100000000001800000C8420C00000001908420C8420C000000018C630800021C00000001908421C8410C00000001900001C8421C0000000080003904308000000001900000C002",
	mem_init1 => "0C0000000390821840020C000000018421084231840000000190863948420C000000021043080000000000000084000000000000000000000018000000000000308420000000000000000000211842000000000000004338C400000000000184000000008C00000000046318C630800000000000000000218C60000001908428C6210C0000000210430808400000000211908000C8420C2100000108E2108E210000000000000000002108400000008401084631840000000000000000000000000000046318CE7000000000001CE318C61000000000000042388400000000000000E4210000000000000000623886000000000000002038020000000000008C",
	mem_init0 => "61084210840000000084210842318400000031846308423184000000039CE7000000000000003200622104311060000000842108CA528C000000010802108421080000000004630842318400000000000119C610000000000210C739CE73108000000084A330CA10800000004318421084310C000000031C6318C6318C0000000084611884210C00000001908420C610040039CE7390A73948739CE70000000C40008600000039CE739CC4218E739CE700000000231840000000000001842339C630800000000184263186308000000000046338C61000000000008C6739CE2000000000019CE621CE538C0000000190853908620C0000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/g31_BlockerGame.ram0_fontROM_16852496.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "g31_VGA_Generator:VGA_Generator|fontROM:CharacterROM|altsyncram:ROM_rtl_0|altsyncram_5qd1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 5,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 11,
	port_b_data_width => 5,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	portaaddr => \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: MLABCELL_X28_Y41_N18
\VGA_Generator|CharacterROM|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|CharacterROM|Mux0~4_combout\ = ( !\VGA_Generator|reg1|dffs\(1) & ( (!\VGA_Generator|reg1|dffs\(2) & ((!\VGA_Generator|reg1|dffs\(0) & (\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a7\)) # (\VGA_Generator|reg1|dffs\(0) & 
-- (((\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a6\)))))) # (\VGA_Generator|reg1|dffs\(2) & (\VGA_Generator|reg1|dffs\(0))) ) ) # ( \VGA_Generator|reg1|dffs\(1) & ( (!\VGA_Generator|reg1|dffs\(2) & ((!\VGA_Generator|reg1|dffs\(0) & 
-- (\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a5\)) # (\VGA_Generator|reg1|dffs\(0) & (((\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a4~portadataout\)))))) # (\VGA_Generator|reg1|dffs\(2) & 
-- (\VGA_Generator|reg1|dffs\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001100100111011000110010001100100011001001110110011101100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|reg1|ALT_INV_dffs\(2),
	datab => \VGA_Generator|reg1|ALT_INV_dffs\(0),
	datac => \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a5\,
	datad => \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a6\,
	datae => \VGA_Generator|reg1|ALT_INV_dffs\(1),
	dataf => \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	datag => \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a7\,
	combout => \VGA_Generator|CharacterROM|Mux0~4_combout\);

-- Location: MLABCELL_X28_Y41_N0
\VGA_Generator|CharacterROM|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|CharacterROM|Mux0~0_combout\ = ( !\VGA_Generator|reg1|dffs\(1) & ( (!\VGA_Generator|reg1|dffs\(2) & ((((\VGA_Generator|CharacterROM|Mux0~4_combout\))))) # (\VGA_Generator|reg1|dffs\(2) & (((!\VGA_Generator|CharacterROM|Mux0~4_combout\ & 
-- ((\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a3\))) # (\VGA_Generator|CharacterROM|Mux0~4_combout\ & (\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a2\))))) ) ) # ( \VGA_Generator|reg1|dffs\(1) & ( 
-- (!\VGA_Generator|reg1|dffs\(2) & ((((\VGA_Generator|CharacterROM|Mux0~4_combout\))))) # (\VGA_Generator|reg1|dffs\(2) & (((!\VGA_Generator|CharacterROM|Mux0~4_combout\ & (\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a1\)) # 
-- (\VGA_Generator|CharacterROM|Mux0~4_combout\ & ((\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a0~portadataout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010110111011101110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|reg1|ALT_INV_dffs\(2),
	datab => \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a2\,
	datac => \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a1\,
	datad => \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	datae => \VGA_Generator|reg1|ALT_INV_dffs\(1),
	dataf => \VGA_Generator|CharacterROM|ALT_INV_Mux0~4_combout\,
	datag => \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a3\,
	combout => \VGA_Generator|CharacterROM|Mux0~0_combout\);

-- Location: LABCELL_X29_Y38_N9
\VGA_Generator|Paddle_Generator|LessThan2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Paddle_Generator|LessThan2~0_combout\ = ( \Update_Paddle|paddle_col_buffer\(5) & ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) ) ) # ( \Update_Paddle|paddle_col_buffer\(5) & ( 
-- !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & ( (!\VGA_Generator|VGA|column[9]~0_combout\) # (!\VGA_Generator|VGA|Add1~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|ALT_INV_column[9]~0_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_Add1~2_combout\,
	datae => \Update_Paddle|ALT_INV_paddle_col_buffer\(5),
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	combout => \VGA_Generator|Paddle_Generator|LessThan2~0_combout\);

-- Location: MLABCELL_X28_Y37_N33
\VGA_Generator|Paddle_Generator|LessThan2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Paddle_Generator|LessThan2~2_combout\ = ( \Update_Paddle|paddle_col_buffer\(1) & ( \VGA_Generator|VGA|column[1]~7_combout\ & ( (!\Update_Paddle|paddle_col_buffer\(2) & (\VGA_Generator|VGA|column[0]~8_combout\ & 
-- (\Update_Paddle|paddle_col_buffer\(0) & !\VGA_Generator|VGA|column[2]~6_combout\))) # (\Update_Paddle|paddle_col_buffer\(2) & ((!\VGA_Generator|VGA|column[2]~6_combout\) # ((\VGA_Generator|VGA|column[0]~8_combout\ & 
-- \Update_Paddle|paddle_col_buffer\(0))))) ) ) ) # ( !\Update_Paddle|paddle_col_buffer\(1) & ( \VGA_Generator|VGA|column[1]~7_combout\ & ( (\Update_Paddle|paddle_col_buffer\(2) & !\VGA_Generator|VGA|column[2]~6_combout\) ) ) ) # ( 
-- \Update_Paddle|paddle_col_buffer\(1) & ( !\VGA_Generator|VGA|column[1]~7_combout\ & ( (!\VGA_Generator|VGA|column[2]~6_combout\) # (\Update_Paddle|paddle_col_buffer\(2)) ) ) ) # ( !\Update_Paddle|paddle_col_buffer\(1) & ( 
-- !\VGA_Generator|VGA|column[1]~7_combout\ & ( (!\Update_Paddle|paddle_col_buffer\(2) & (\VGA_Generator|VGA|column[0]~8_combout\ & (\Update_Paddle|paddle_col_buffer\(0) & !\VGA_Generator|VGA|column[2]~6_combout\))) # (\Update_Paddle|paddle_col_buffer\(2) & 
-- ((!\VGA_Generator|VGA|column[2]~6_combout\) # ((\VGA_Generator|VGA|column[0]~8_combout\ & \Update_Paddle|paddle_col_buffer\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100000001111111110011001100110011000000000011011100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[0]~8_combout\,
	datab => \Update_Paddle|ALT_INV_paddle_col_buffer\(2),
	datac => \Update_Paddle|ALT_INV_paddle_col_buffer\(0),
	datad => \VGA_Generator|VGA|ALT_INV_column[2]~6_combout\,
	datae => \Update_Paddle|ALT_INV_paddle_col_buffer\(1),
	dataf => \VGA_Generator|VGA|ALT_INV_column[1]~7_combout\,
	combout => \VGA_Generator|Paddle_Generator|LessThan2~2_combout\);

-- Location: MLABCELL_X28_Y37_N24
\VGA_Generator|Paddle_Generator|LessThan2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Paddle_Generator|LessThan2~1_combout\ = ( \VGA_Generator|VGA|column[9]~0_combout\ & ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & ( \Update_Paddle|paddle_col_buffer\(5) ) ) ) # ( 
-- !\VGA_Generator|VGA|column[9]~0_combout\ & ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & ( \Update_Paddle|paddle_col_buffer\(5) ) ) ) # ( \VGA_Generator|VGA|column[9]~0_combout\ & ( 
-- !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & ( !\Update_Paddle|paddle_col_buffer\(5) $ (!\VGA_Generator|VGA|Add1~2_combout\) ) ) ) # ( !\VGA_Generator|VGA|column[9]~0_combout\ & ( 
-- !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & ( \Update_Paddle|paddle_col_buffer\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001111000011110000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Paddle|ALT_INV_paddle_col_buffer\(5),
	datac => \VGA_Generator|VGA|ALT_INV_Add1~2_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_column[9]~0_combout\,
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	combout => \VGA_Generator|Paddle_Generator|LessThan2~1_combout\);

-- Location: MLABCELL_X28_Y37_N48
\VGA_Generator|Paddle_Generator|LessThan2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Paddle_Generator|LessThan2~3_combout\ = ( \VGA_Generator|VGA|column[3]~5_combout\ & ( !\VGA_Generator|Paddle_Generator|LessThan2~1_combout\ & ( (!\Update_Paddle|paddle_col_buffer\(4) & ((!\VGA_Generator|VGA|column[4]~3_combout\) # 
-- ((\VGA_Generator|Paddle_Generator|LessThan2~2_combout\ & \Update_Paddle|paddle_col_buffer\(3))))) # (\Update_Paddle|paddle_col_buffer\(4) & (\VGA_Generator|Paddle_Generator|LessThan2~2_combout\ & (\Update_Paddle|paddle_col_buffer\(3) & 
-- !\VGA_Generator|VGA|column[4]~3_combout\))) ) ) ) # ( !\VGA_Generator|VGA|column[3]~5_combout\ & ( !\VGA_Generator|Paddle_Generator|LessThan2~1_combout\ & ( (!\Update_Paddle|paddle_col_buffer\(4) & (((!\VGA_Generator|VGA|column[4]~3_combout\) # 
-- (\Update_Paddle|paddle_col_buffer\(3))) # (\VGA_Generator|Paddle_Generator|LessThan2~2_combout\))) # (\Update_Paddle|paddle_col_buffer\(4) & (!\VGA_Generator|VGA|column[4]~3_combout\ & ((\Update_Paddle|paddle_col_buffer\(3)) # 
-- (\VGA_Generator|Paddle_Generator|LessThan2~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111101001100110011010000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Paddle_Generator|ALT_INV_LessThan2~2_combout\,
	datab => \Update_Paddle|ALT_INV_paddle_col_buffer\(4),
	datac => \Update_Paddle|ALT_INV_paddle_col_buffer\(3),
	datad => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_column[3]~5_combout\,
	dataf => \VGA_Generator|Paddle_Generator|ALT_INV_LessThan2~1_combout\,
	combout => \VGA_Generator|Paddle_Generator|LessThan2~3_combout\);

-- Location: MLABCELL_X6_Y36_N42
\VGA_Generator|Paddle_Generator|LessThan2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Paddle_Generator|LessThan2~4_combout\ = ( \VGA_Generator|Paddle_Generator|LessThan2~3_combout\ & ( \VGA_Generator|VGA|column[6]~10_combout\ & ( (!\Update_Paddle|paddle_col_buffer\(7) & \VGA_Generator|VGA|column[7]~9_combout\) ) ) ) # ( 
-- !\VGA_Generator|Paddle_Generator|LessThan2~3_combout\ & ( \VGA_Generator|VGA|column[6]~10_combout\ & ( (!\Update_Paddle|paddle_col_buffer\(7) & (((\Update_Paddle|paddle_col_buffer\(6) & !\VGA_Generator|Paddle_Generator|LessThan2~0_combout\)) # 
-- (\VGA_Generator|VGA|column[7]~9_combout\))) # (\Update_Paddle|paddle_col_buffer\(7) & (\Update_Paddle|paddle_col_buffer\(6) & (\VGA_Generator|VGA|column[7]~9_combout\ & !\VGA_Generator|Paddle_Generator|LessThan2~0_combout\))) ) ) ) # ( 
-- \VGA_Generator|Paddle_Generator|LessThan2~3_combout\ & ( !\VGA_Generator|VGA|column[6]~10_combout\ & ( (!\Update_Paddle|paddle_col_buffer\(7) & ((\VGA_Generator|VGA|column[7]~9_combout\) # (\Update_Paddle|paddle_col_buffer\(6)))) # 
-- (\Update_Paddle|paddle_col_buffer\(7) & (\Update_Paddle|paddle_col_buffer\(6) & \VGA_Generator|VGA|column[7]~9_combout\)) ) ) ) # ( !\VGA_Generator|Paddle_Generator|LessThan2~3_combout\ & ( !\VGA_Generator|VGA|column[6]~10_combout\ & ( 
-- (!\Update_Paddle|paddle_col_buffer\(7) & (((!\VGA_Generator|Paddle_Generator|LessThan2~0_combout\) # (\VGA_Generator|VGA|column[7]~9_combout\)) # (\Update_Paddle|paddle_col_buffer\(6)))) # (\Update_Paddle|paddle_col_buffer\(7) & 
-- (\VGA_Generator|VGA|column[7]~9_combout\ & ((!\VGA_Generator|Paddle_Generator|LessThan2~0_combout\) # (\Update_Paddle|paddle_col_buffer\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111100101011001010110010101100101011000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_paddle_col_buffer\(7),
	datab => \Update_Paddle|ALT_INV_paddle_col_buffer\(6),
	datac => \VGA_Generator|VGA|ALT_INV_column[7]~9_combout\,
	datad => \VGA_Generator|Paddle_Generator|ALT_INV_LessThan2~0_combout\,
	datae => \VGA_Generator|Paddle_Generator|ALT_INV_LessThan2~3_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[6]~10_combout\,
	combout => \VGA_Generator|Paddle_Generator|LessThan2~4_combout\);

-- Location: MLABCELL_X28_Y40_N48
\VGA_Generator|r~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|r~2_combout\ = ( \Update_Paddle|paddle_col_buffer\(9) & ( \VGA_Generator|Paddle_Generator|LessThan1~1_combout\ & ( (!\VGA_Generator|VGA|column[9]~2_combout\ & (!\VGA_Generator|Block_Generator|index~0_combout\ & 
-- ((!\VGA_Generator|Paddle_Generator|LessThan0~0_combout\) # (!\VGA_Generator|Paddle_Generator|LessThan1~0_combout\)))) ) ) ) # ( !\Update_Paddle|paddle_col_buffer\(9) & ( \VGA_Generator|Paddle_Generator|LessThan1~1_combout\ & ( 
-- (!\VGA_Generator|Block_Generator|index~0_combout\ & ((!\VGA_Generator|Paddle_Generator|LessThan0~0_combout\) # (!\VGA_Generator|Paddle_Generator|LessThan1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011101110000000001110000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Paddle_Generator|ALT_INV_LessThan0~0_combout\,
	datab => \VGA_Generator|Paddle_Generator|ALT_INV_LessThan1~0_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[9]~2_combout\,
	datad => \VGA_Generator|Block_Generator|ALT_INV_index~0_combout\,
	datae => \Update_Paddle|ALT_INV_paddle_col_buffer\(9),
	dataf => \VGA_Generator|Paddle_Generator|ALT_INV_LessThan1~1_combout\,
	combout => \VGA_Generator|r~2_combout\);

-- Location: MLABCELL_X28_Y37_N42
\VGA_Generator|r~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|r~3_combout\ = ( \VGA_Generator|r~2_combout\ & ( \VGA_Generator|VGA|column[8]~1_combout\ & ( ((!\Update_Paddle|paddle_col_buffer\(9) $ (\VGA_Generator|VGA|column[9]~2_combout\)) # (\VGA_Generator|Paddle_Generator|LessThan2~4_combout\)) # 
-- (\Update_Paddle|paddle_col_buffer\(8)) ) ) ) # ( \VGA_Generator|r~2_combout\ & ( !\VGA_Generator|VGA|column[8]~1_combout\ & ( (!\Update_Paddle|paddle_col_buffer\(8) & ((!\Update_Paddle|paddle_col_buffer\(9) $ (\VGA_Generator|VGA|column[9]~2_combout\)))) # 
-- (\Update_Paddle|paddle_col_buffer\(8) & ((!\Update_Paddle|paddle_col_buffer\(9) $ (\VGA_Generator|VGA|column[9]~2_combout\)) # (\VGA_Generator|Paddle_Generator|LessThan2~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100010001111100000000000000001111011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_paddle_col_buffer\(8),
	datab => \VGA_Generator|Paddle_Generator|ALT_INV_LessThan2~4_combout\,
	datac => \Update_Paddle|ALT_INV_paddle_col_buffer\(9),
	datad => \VGA_Generator|VGA|ALT_INV_column[9]~2_combout\,
	datae => \VGA_Generator|ALT_INV_r~2_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[8]~1_combout\,
	combout => \VGA_Generator|r~3_combout\);

-- Location: MLABCELL_X6_Y36_N0
\VGA_Generator|Paddle_Generator|LessThan3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Paddle_Generator|LessThan3~0_combout\ = ( \VGA_Generator|Paddle_Generator|LessThan2~3_combout\ & ( \VGA_Generator|VGA|column[6]~10_combout\ & ( (\Update_Paddle|paddle_col_buffer\(7) & \VGA_Generator|VGA|column[7]~9_combout\) ) ) ) # ( 
-- !\VGA_Generator|Paddle_Generator|LessThan2~3_combout\ & ( \VGA_Generator|VGA|column[6]~10_combout\ & ( (!\Update_Paddle|paddle_col_buffer\(7) & (\Update_Paddle|paddle_col_buffer\(6) & (\VGA_Generator|VGA|column[7]~9_combout\ & 
-- !\VGA_Generator|Paddle_Generator|LessThan2~0_combout\))) # (\Update_Paddle|paddle_col_buffer\(7) & (((\Update_Paddle|paddle_col_buffer\(6) & !\VGA_Generator|Paddle_Generator|LessThan2~0_combout\)) # (\VGA_Generator|VGA|column[7]~9_combout\))) ) ) ) # ( 
-- \VGA_Generator|Paddle_Generator|LessThan2~3_combout\ & ( !\VGA_Generator|VGA|column[6]~10_combout\ & ( (!\Update_Paddle|paddle_col_buffer\(7) & (\Update_Paddle|paddle_col_buffer\(6) & \VGA_Generator|VGA|column[7]~9_combout\)) # 
-- (\Update_Paddle|paddle_col_buffer\(7) & ((\VGA_Generator|VGA|column[7]~9_combout\) # (\Update_Paddle|paddle_col_buffer\(6)))) ) ) ) # ( !\VGA_Generator|Paddle_Generator|LessThan2~3_combout\ & ( !\VGA_Generator|VGA|column[6]~10_combout\ & ( 
-- (!\Update_Paddle|paddle_col_buffer\(7) & (\VGA_Generator|VGA|column[7]~9_combout\ & ((!\VGA_Generator|Paddle_Generator|LessThan2~0_combout\) # (\Update_Paddle|paddle_col_buffer\(6))))) # (\Update_Paddle|paddle_col_buffer\(7) & 
-- (((!\VGA_Generator|Paddle_Generator|LessThan2~0_combout\) # (\VGA_Generator|VGA|column[7]~9_combout\)) # (\Update_Paddle|paddle_col_buffer\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111100010111000101110001011100010111000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Paddle|ALT_INV_paddle_col_buffer\(7),
	datab => \Update_Paddle|ALT_INV_paddle_col_buffer\(6),
	datac => \VGA_Generator|VGA|ALT_INV_column[7]~9_combout\,
	datad => \VGA_Generator|Paddle_Generator|ALT_INV_LessThan2~0_combout\,
	datae => \VGA_Generator|Paddle_Generator|ALT_INV_LessThan2~3_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[6]~10_combout\,
	combout => \VGA_Generator|Paddle_Generator|LessThan3~0_combout\);

-- Location: LABCELL_X30_Y36_N36
\VGA_Generator|Paddle_Generator|LessThan3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Paddle_Generator|LessThan3~1_combout\ = ( \Update_Paddle|paddle_col_buffer\(8) & ( \VGA_Generator|VGA|column[8]~1_combout\ & ( (!\VGA_Generator|VGA|column[9]~2_combout\ & (!\VGA_Generator|Paddle_Generator|LessThan3~0_combout\ & 
-- (\Update_Paddle|paddle_col_buffer\(7) & \Update_Paddle|paddle_col_buffer\(9)))) # (\VGA_Generator|VGA|column[9]~2_combout\ & (((!\VGA_Generator|Paddle_Generator|LessThan3~0_combout\ & \Update_Paddle|paddle_col_buffer\(7))) # 
-- (\Update_Paddle|paddle_col_buffer\(9)))) ) ) ) # ( !\Update_Paddle|paddle_col_buffer\(8) & ( \VGA_Generator|VGA|column[8]~1_combout\ & ( (!\VGA_Generator|Paddle_Generator|LessThan3~0_combout\ & ((!\Update_Paddle|paddle_col_buffer\(9) & 
-- (\VGA_Generator|VGA|column[9]~2_combout\)) # (\Update_Paddle|paddle_col_buffer\(9) & ((!\Update_Paddle|paddle_col_buffer\(7)))))) # (\VGA_Generator|Paddle_Generator|LessThan3~0_combout\ & (\VGA_Generator|VGA|column[9]~2_combout\ & 
-- (!\Update_Paddle|paddle_col_buffer\(7) $ (!\Update_Paddle|paddle_col_buffer\(9))))) ) ) ) # ( \Update_Paddle|paddle_col_buffer\(8) & ( !\VGA_Generator|VGA|column[8]~1_combout\ & ( (!\VGA_Generator|VGA|column[9]~2_combout\ & 
-- (\Update_Paddle|paddle_col_buffer\(9) & ((!\VGA_Generator|Paddle_Generator|LessThan3~0_combout\) # (\Update_Paddle|paddle_col_buffer\(7))))) # (\VGA_Generator|VGA|column[9]~2_combout\ & ((!\VGA_Generator|Paddle_Generator|LessThan3~0_combout\) # 
-- ((\Update_Paddle|paddle_col_buffer\(9)) # (\Update_Paddle|paddle_col_buffer\(7))))) ) ) ) # ( !\Update_Paddle|paddle_col_buffer\(8) & ( !\VGA_Generator|VGA|column[8]~1_combout\ & ( (!\VGA_Generator|Paddle_Generator|LessThan3~0_combout\ & 
-- ((!\Update_Paddle|paddle_col_buffer\(7) $ (!\Update_Paddle|paddle_col_buffer\(9))) # (\VGA_Generator|VGA|column[9]~2_combout\))) # (\VGA_Generator|Paddle_Generator|LessThan3~0_combout\ & ((!\Update_Paddle|paddle_col_buffer\(9) & 
-- (\VGA_Generator|VGA|column[9]~2_combout\)) # (\Update_Paddle|paddle_col_buffer\(9) & ((!\Update_Paddle|paddle_col_buffer\(7)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110111110100010001011101111101000101110100000000010001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[9]~2_combout\,
	datab => \VGA_Generator|Paddle_Generator|ALT_INV_LessThan3~0_combout\,
	datac => \Update_Paddle|ALT_INV_paddle_col_buffer\(7),
	datad => \Update_Paddle|ALT_INV_paddle_col_buffer\(9),
	datae => \Update_Paddle|ALT_INV_paddle_col_buffer\(8),
	dataf => \VGA_Generator|VGA|ALT_INV_column[8]~1_combout\,
	combout => \VGA_Generator|Paddle_Generator|LessThan3~1_combout\);

-- Location: LABCELL_X27_Y42_N51
\VGA_Generator|Ball_Generator|LessThan2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Ball_Generator|LessThan2~2_combout\ = ( !\VGA_Generator|VGA|LessThan0~0_combout\ & ( (!\VGA_Generator|VGA|LessThan1~2_combout\ & (!\VGA_Generator|VGA|Add0~13_sumout\ & \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_LessThan1~2_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_Add0~13_sumout\,
	datad => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(4),
	dataf => \VGA_Generator|VGA|ALT_INV_LessThan0~0_combout\,
	combout => \VGA_Generator|Ball_Generator|LessThan2~2_combout\);

-- Location: LABCELL_X27_Y40_N42
\VGA_Generator|Ball_Generator|LessThan2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Ball_Generator|LessThan2~0_combout\ = ( !\VGA_Generator|VGA|LessThan1~2_combout\ & ( \VGA_Generator|VGA|Add0~25_sumout\ & ( (\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(1) & (!\VGA_Generator|VGA|Add0~37_sumout\ & 
-- (!\VGA_Generator|VGA|LessThan0~0_combout\ & \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(0)))) ) ) ) # ( !\VGA_Generator|VGA|LessThan1~2_combout\ & ( !\VGA_Generator|VGA|Add0~25_sumout\ & ( (!\VGA_Generator|VGA|LessThan0~0_combout\ & 
-- (((!\VGA_Generator|VGA|Add0~37_sumout\ & \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(0))) # (\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011010000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(1),
	datab => \VGA_Generator|VGA|ALT_INV_Add0~37_sumout\,
	datac => \VGA_Generator|VGA|ALT_INV_LessThan0~0_combout\,
	datad => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(0),
	datae => \VGA_Generator|VGA|ALT_INV_LessThan1~2_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add0~25_sumout\,
	combout => \VGA_Generator|Ball_Generator|LessThan2~0_combout\);

-- Location: LABCELL_X27_Y40_N0
\VGA_Generator|Ball_Generator|LessThan2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Ball_Generator|LessThan2~3_combout\ = ( \VGA_Generator|VGA|Add0~13_sumout\ & ( !\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(4) ) ) # ( !\VGA_Generator|VGA|Add0~13_sumout\ & ( 
-- !\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(4) $ (((!\VGA_Generator|VGA|LessThan0~0_combout\ & !\VGA_Generator|VGA|LessThan1~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111100001111000011110000111100011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_LessThan0~0_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_LessThan1~2_combout\,
	datac => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(4),
	dataf => \VGA_Generator|VGA|ALT_INV_Add0~13_sumout\,
	combout => \VGA_Generator|Ball_Generator|LessThan2~3_combout\);

-- Location: LABCELL_X27_Y40_N30
\VGA_Generator|Ball_Generator|LessThan2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Ball_Generator|LessThan2~4_combout\ = ( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(2) & ( \VGA_Generator|VGA|row[2]~3_combout\ & ( (!\VGA_Generator|Ball_Generator|LessThan2~3_combout\ & 
-- ((!\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(3) & (\VGA_Generator|Ball_Generator|LessThan2~0_combout\ & !\VGA_Generator|VGA|row[3]~2_combout\)) # (\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(3) & 
-- ((!\VGA_Generator|VGA|row[3]~2_combout\) # (\VGA_Generator|Ball_Generator|LessThan2~0_combout\))))) ) ) ) # ( !\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(2) & ( \VGA_Generator|VGA|row[2]~3_combout\ & ( 
-- (\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(3) & (!\VGA_Generator|Ball_Generator|LessThan2~3_combout\ & !\VGA_Generator|VGA|row[3]~2_combout\)) ) ) ) # ( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(2) & ( 
-- !\VGA_Generator|VGA|row[2]~3_combout\ & ( (!\VGA_Generator|Ball_Generator|LessThan2~3_combout\ & ((!\VGA_Generator|VGA|row[3]~2_combout\) # (\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(3)))) ) ) ) # ( 
-- !\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(2) & ( !\VGA_Generator|VGA|row[2]~3_combout\ & ( (!\VGA_Generator|Ball_Generator|LessThan2~3_combout\ & ((!\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(3) & 
-- (\VGA_Generator|Ball_Generator|LessThan2~0_combout\ & !\VGA_Generator|VGA|row[3]~2_combout\)) # (\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(3) & ((!\VGA_Generator|VGA|row[3]~2_combout\) # 
-- (\VGA_Generator|Ball_Generator|LessThan2~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000000010000111100000101000001010000000000000111000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(3),
	datab => \VGA_Generator|Ball_Generator|ALT_INV_LessThan2~0_combout\,
	datac => \VGA_Generator|Ball_Generator|ALT_INV_LessThan2~3_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_row[3]~2_combout\,
	datae => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(2),
	dataf => \VGA_Generator|VGA|ALT_INV_row[2]~3_combout\,
	combout => \VGA_Generator|Ball_Generator|LessThan2~4_combout\);

-- Location: LABCELL_X27_Y42_N24
\VGA_Generator|Ball_Generator|LessThan2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Ball_Generator|LessThan2~5_combout\ = ( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(5) & ( \VGA_Generator|VGA|row[6]~8_combout\ & ( (\VGA_Generator|VGA|row[5]~7_combout\ & 
-- (!\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(6) & (!\VGA_Generator|Ball_Generator|LessThan2~2_combout\ & !\VGA_Generator|Ball_Generator|LessThan2~4_combout\))) ) ) ) # ( !\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(5) 
-- & ( \VGA_Generator|VGA|row[6]~8_combout\ & ( (!\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(6) & (((!\VGA_Generator|Ball_Generator|LessThan2~2_combout\ & !\VGA_Generator|Ball_Generator|LessThan2~4_combout\)) # 
-- (\VGA_Generator|VGA|row[5]~7_combout\))) ) ) ) # ( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(5) & ( !\VGA_Generator|VGA|row[6]~8_combout\ & ( (!\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(6)) # 
-- ((\VGA_Generator|VGA|row[5]~7_combout\ & (!\VGA_Generator|Ball_Generator|LessThan2~2_combout\ & !\VGA_Generator|Ball_Generator|LessThan2~4_combout\))) ) ) ) # ( !\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(5) & ( 
-- !\VGA_Generator|VGA|row[6]~8_combout\ & ( ((!\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(6)) # ((!\VGA_Generator|Ball_Generator|LessThan2~2_combout\ & !\VGA_Generator|Ball_Generator|LessThan2~4_combout\))) # 
-- (\VGA_Generator|VGA|row[5]~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110111011101110111001100110011000100010001000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_row[5]~7_combout\,
	datab => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(6),
	datac => \VGA_Generator|Ball_Generator|ALT_INV_LessThan2~2_combout\,
	datad => \VGA_Generator|Ball_Generator|ALT_INV_LessThan2~4_combout\,
	datae => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(5),
	dataf => \VGA_Generator|VGA|ALT_INV_row[6]~8_combout\,
	combout => \VGA_Generator|Ball_Generator|LessThan2~5_combout\);

-- Location: LABCELL_X29_Y42_N24
\VGA_Generator|Ball_Generator|LessThan2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Ball_Generator|LessThan2~1_combout\ = ( \VGA_Generator|VGA|Add0~9_sumout\ & ( \VGA_Generator|VGA|LessThan0~0_combout\ & ( !\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(9) ) ) ) # ( !\VGA_Generator|VGA|Add0~9_sumout\ & ( 
-- \VGA_Generator|VGA|LessThan0~0_combout\ & ( !\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(9) ) ) ) # ( \VGA_Generator|VGA|Add0~9_sumout\ & ( !\VGA_Generator|VGA|LessThan0~0_combout\ & ( 
-- !\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(9) ) ) ) # ( !\VGA_Generator|VGA|Add0~9_sumout\ & ( !\VGA_Generator|VGA|LessThan0~0_combout\ & ( !\VGA_Generator|VGA|LessThan1~2_combout\ $ 
-- (!\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(9)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_LessThan1~2_combout\,
	datab => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(9),
	datae => \VGA_Generator|VGA|ALT_INV_Add0~9_sumout\,
	dataf => \VGA_Generator|VGA|ALT_INV_LessThan0~0_combout\,
	combout => \VGA_Generator|Ball_Generator|LessThan2~1_combout\);

-- Location: LABCELL_X27_Y42_N18
\VGA_Generator|Ball_Generator|LessThan2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Ball_Generator|LessThan2~6_combout\ = ( \VGA_Generator|VGA|row[8]~6_combout\ & ( \VGA_Generator|VGA|row[7]~5_combout\ & ( (!\VGA_Generator|Ball_Generator|LessThan2~5_combout\ & 
-- (\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(7) & (\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(8) & !\VGA_Generator|Ball_Generator|LessThan2~1_combout\))) ) ) ) # ( !\VGA_Generator|VGA|row[8]~6_combout\ & ( 
-- \VGA_Generator|VGA|row[7]~5_combout\ & ( (!\VGA_Generator|Ball_Generator|LessThan2~1_combout\ & (((!\VGA_Generator|Ball_Generator|LessThan2~5_combout\ & \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(7))) # 
-- (\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(8)))) ) ) ) # ( \VGA_Generator|VGA|row[8]~6_combout\ & ( !\VGA_Generator|VGA|row[7]~5_combout\ & ( (\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(8) & 
-- (!\VGA_Generator|Ball_Generator|LessThan2~1_combout\ & ((!\VGA_Generator|Ball_Generator|LessThan2~5_combout\) # (\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(7))))) ) ) ) # ( !\VGA_Generator|VGA|row[8]~6_combout\ & ( 
-- !\VGA_Generator|VGA|row[7]~5_combout\ & ( (!\VGA_Generator|Ball_Generator|LessThan2~1_combout\ & ((!\VGA_Generator|Ball_Generator|LessThan2~5_combout\) # ((\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(8)) # 
-- (\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011111100000000000010110000000000101111000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Ball_Generator|ALT_INV_LessThan2~5_combout\,
	datab => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(7),
	datac => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(8),
	datad => \VGA_Generator|Ball_Generator|ALT_INV_LessThan2~1_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_row[8]~6_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_row[7]~5_combout\,
	combout => \VGA_Generator|Ball_Generator|LessThan2~6_combout\);

-- Location: LABCELL_X27_Y42_N0
\VGA_Generator|Ball_Generator|Add3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Ball_Generator|Add3~21_sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(4) ) + ( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(3) ) + ( !VCC ))
-- \VGA_Generator|Ball_Generator|Add3~22\ = CARRY(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(4) ) + ( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(3) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(3),
	datad => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(4),
	cin => GND,
	sumout => \VGA_Generator|Ball_Generator|Add3~21_sumout\,
	cout => \VGA_Generator|Ball_Generator|Add3~22\);

-- Location: LABCELL_X27_Y42_N3
\VGA_Generator|Ball_Generator|Add3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Ball_Generator|Add3~17_sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(5) ) + ( GND ) + ( \VGA_Generator|Ball_Generator|Add3~22\ ))
-- \VGA_Generator|Ball_Generator|Add3~18\ = CARRY(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(5) ) + ( GND ) + ( \VGA_Generator|Ball_Generator|Add3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(5),
	cin => \VGA_Generator|Ball_Generator|Add3~22\,
	sumout => \VGA_Generator|Ball_Generator|Add3~17_sumout\,
	cout => \VGA_Generator|Ball_Generator|Add3~18\);

-- Location: LABCELL_X27_Y42_N6
\VGA_Generator|Ball_Generator|Add3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Ball_Generator|Add3~13_sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(6) ) + ( GND ) + ( \VGA_Generator|Ball_Generator|Add3~18\ ))
-- \VGA_Generator|Ball_Generator|Add3~14\ = CARRY(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(6) ) + ( GND ) + ( \VGA_Generator|Ball_Generator|Add3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(6),
	cin => \VGA_Generator|Ball_Generator|Add3~18\,
	sumout => \VGA_Generator|Ball_Generator|Add3~13_sumout\,
	cout => \VGA_Generator|Ball_Generator|Add3~14\);

-- Location: LABCELL_X27_Y42_N9
\VGA_Generator|Ball_Generator|Add3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Ball_Generator|Add3~9_sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(7) ) + ( GND ) + ( \VGA_Generator|Ball_Generator|Add3~14\ ))
-- \VGA_Generator|Ball_Generator|Add3~10\ = CARRY(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(7) ) + ( GND ) + ( \VGA_Generator|Ball_Generator|Add3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(7),
	cin => \VGA_Generator|Ball_Generator|Add3~14\,
	sumout => \VGA_Generator|Ball_Generator|Add3~9_sumout\,
	cout => \VGA_Generator|Ball_Generator|Add3~10\);

-- Location: LABCELL_X27_Y42_N12
\VGA_Generator|Ball_Generator|Add3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Ball_Generator|Add3~5_sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(8) ) + ( GND ) + ( \VGA_Generator|Ball_Generator|Add3~10\ ))
-- \VGA_Generator|Ball_Generator|Add3~6\ = CARRY(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(8) ) + ( GND ) + ( \VGA_Generator|Ball_Generator|Add3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(8),
	cin => \VGA_Generator|Ball_Generator|Add3~10\,
	sumout => \VGA_Generator|Ball_Generator|Add3~5_sumout\,
	cout => \VGA_Generator|Ball_Generator|Add3~6\);

-- Location: LABCELL_X27_Y42_N15
\VGA_Generator|Ball_Generator|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Ball_Generator|Add3~1_sumout\ = SUM(( \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(9) ) + ( GND ) + ( \VGA_Generator|Ball_Generator|Add3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(9),
	cin => \VGA_Generator|Ball_Generator|Add3~6\,
	sumout => \VGA_Generator|Ball_Generator|Add3~1_sumout\);

-- Location: LABCELL_X27_Y38_N30
\VGA_Generator|Ball_Generator|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Ball_Generator|Add2~21_sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(3) ) + ( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(4) ) + ( !VCC ))
-- \VGA_Generator|Ball_Generator|Add2~22\ = CARRY(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(3) ) + ( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(4) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(3),
	datac => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(4),
	cin => GND,
	sumout => \VGA_Generator|Ball_Generator|Add2~21_sumout\,
	cout => \VGA_Generator|Ball_Generator|Add2~22\);

-- Location: LABCELL_X27_Y38_N33
\VGA_Generator|Ball_Generator|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Ball_Generator|Add2~17_sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(5) ) + ( GND ) + ( \VGA_Generator|Ball_Generator|Add2~22\ ))
-- \VGA_Generator|Ball_Generator|Add2~18\ = CARRY(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(5) ) + ( GND ) + ( \VGA_Generator|Ball_Generator|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(5),
	cin => \VGA_Generator|Ball_Generator|Add2~22\,
	sumout => \VGA_Generator|Ball_Generator|Add2~17_sumout\,
	cout => \VGA_Generator|Ball_Generator|Add2~18\);

-- Location: LABCELL_X30_Y38_N54
\VGA_Generator|Ball_Generator|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Ball_Generator|LessThan0~0_combout\ = ( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(1) & ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & ( (\VGA_Generator|VGA|column[9]~0_combout\ & 
-- ((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(1)) # ((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(0) & \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(0))))) ) ) ) # ( 
-- !\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(1) & ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & ( (\VGA_Generator|VGA|column[9]~0_combout\ & (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(0) & 
-- (\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(0) & !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000010101010000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[9]~0_combout\,
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(0),
	datac => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(0),
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(1),
	datae => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(1),
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	combout => \VGA_Generator|Ball_Generator|LessThan0~0_combout\);

-- Location: LABCELL_X27_Y38_N54
\VGA_Generator|Ball_Generator|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Ball_Generator|LessThan1~0_combout\ = ( \VGA_Generator|Ball_Generator|LessThan0~0_combout\ & ( (!\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(3) & ((!\VGA_Generator|VGA|column[3]~5_combout\) # 
-- ((!\VGA_Generator|VGA|column[2]~6_combout\) # (\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(2))))) # (\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(3) & (!\VGA_Generator|VGA|column[3]~5_combout\ & 
-- ((!\VGA_Generator|VGA|column[2]~6_combout\) # (\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(2))))) ) ) # ( !\VGA_Generator|Ball_Generator|LessThan0~0_combout\ & ( (!\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(3) & 
-- ((!\VGA_Generator|VGA|column[3]~5_combout\) # ((!\VGA_Generator|VGA|column[2]~6_combout\ & \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(2))))) # (\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(3) & 
-- (!\VGA_Generator|VGA|column[3]~5_combout\ & (!\VGA_Generator|VGA|column[2]~6_combout\ & \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100011101000100010001110100011101000111011101110100011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(3),
	datab => \VGA_Generator|VGA|ALT_INV_column[3]~5_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[2]~6_combout\,
	datad => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(2),
	dataf => \VGA_Generator|Ball_Generator|ALT_INV_LessThan0~0_combout\,
	combout => \VGA_Generator|Ball_Generator|LessThan1~0_combout\);

-- Location: LABCELL_X27_Y38_N24
\VGA_Generator|Ball_Generator|LessThan1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Ball_Generator|LessThan1~1_combout\ = ( \VGA_Generator|Ball_Generator|Add2~21_sumout\ & ( (!\VGA_Generator|VGA|column[5]~4_combout\ & ((!\VGA_Generator|VGA|column[4]~3_combout\) # ((\VGA_Generator|Ball_Generator|LessThan1~0_combout\) # 
-- (\VGA_Generator|Ball_Generator|Add2~17_sumout\)))) # (\VGA_Generator|VGA|column[5]~4_combout\ & (\VGA_Generator|Ball_Generator|Add2~17_sumout\ & ((!\VGA_Generator|VGA|column[4]~3_combout\) # (\VGA_Generator|Ball_Generator|LessThan1~0_combout\)))) ) ) # ( 
-- !\VGA_Generator|Ball_Generator|Add2~21_sumout\ & ( (!\VGA_Generator|VGA|column[5]~4_combout\ & (((!\VGA_Generator|VGA|column[4]~3_combout\ & \VGA_Generator|Ball_Generator|LessThan1~0_combout\)) # (\VGA_Generator|Ball_Generator|Add2~17_sumout\))) # 
-- (\VGA_Generator|VGA|column[5]~4_combout\ & (!\VGA_Generator|VGA|column[4]~3_combout\ & (\VGA_Generator|Ball_Generator|Add2~17_sumout\ & \VGA_Generator|Ball_Generator|LessThan1~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110010001110000011001000111010001110110011111000111011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[5]~4_combout\,
	datac => \VGA_Generator|Ball_Generator|ALT_INV_Add2~17_sumout\,
	datad => \VGA_Generator|Ball_Generator|ALT_INV_LessThan1~0_combout\,
	dataf => \VGA_Generator|Ball_Generator|ALT_INV_Add2~21_sumout\,
	combout => \VGA_Generator|Ball_Generator|LessThan1~1_combout\);

-- Location: LABCELL_X27_Y38_N36
\VGA_Generator|Ball_Generator|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Ball_Generator|Add2~13_sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(6) ) + ( GND ) + ( \VGA_Generator|Ball_Generator|Add2~18\ ))
-- \VGA_Generator|Ball_Generator|Add2~14\ = CARRY(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(6) ) + ( GND ) + ( \VGA_Generator|Ball_Generator|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(6),
	cin => \VGA_Generator|Ball_Generator|Add2~18\,
	sumout => \VGA_Generator|Ball_Generator|Add2~13_sumout\,
	cout => \VGA_Generator|Ball_Generator|Add2~14\);

-- Location: LABCELL_X27_Y38_N39
\VGA_Generator|Ball_Generator|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Ball_Generator|Add2~9_sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(7) ) + ( GND ) + ( \VGA_Generator|Ball_Generator|Add2~14\ ))
-- \VGA_Generator|Ball_Generator|Add2~10\ = CARRY(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(7) ) + ( GND ) + ( \VGA_Generator|Ball_Generator|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(7),
	cin => \VGA_Generator|Ball_Generator|Add2~14\,
	sumout => \VGA_Generator|Ball_Generator|Add2~9_sumout\,
	cout => \VGA_Generator|Ball_Generator|Add2~10\);

-- Location: LABCELL_X27_Y38_N0
\VGA_Generator|Ball_Generator|LessThan1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Ball_Generator|LessThan1~2_combout\ = ( \VGA_Generator|Ball_Generator|Add2~9_sumout\ & ( (!\VGA_Generator|VGA|column[7]~9_combout\) # ((!\VGA_Generator|VGA|column[6]~10_combout\ & (\VGA_Generator|Ball_Generator|LessThan1~1_combout\ & 
-- \VGA_Generator|Ball_Generator|Add2~13_sumout\)) # (\VGA_Generator|VGA|column[6]~10_combout\ & ((\VGA_Generator|Ball_Generator|Add2~13_sumout\) # (\VGA_Generator|Ball_Generator|LessThan1~1_combout\)))) ) ) # ( !\VGA_Generator|Ball_Generator|Add2~9_sumout\ 
-- & ( (!\VGA_Generator|VGA|column[7]~9_combout\ & ((!\VGA_Generator|VGA|column[6]~10_combout\ & (\VGA_Generator|Ball_Generator|LessThan1~1_combout\ & \VGA_Generator|Ball_Generator|Add2~13_sumout\)) # (\VGA_Generator|VGA|column[6]~10_combout\ & 
-- ((\VGA_Generator|Ball_Generator|Add2~13_sumout\) # (\VGA_Generator|Ball_Generator|LessThan1~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001001100000001000100110011001101110111111100110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[6]~10_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[7]~9_combout\,
	datac => \VGA_Generator|Ball_Generator|ALT_INV_LessThan1~1_combout\,
	datad => \VGA_Generator|Ball_Generator|ALT_INV_Add2~13_sumout\,
	dataf => \VGA_Generator|Ball_Generator|ALT_INV_Add2~9_sumout\,
	combout => \VGA_Generator|Ball_Generator|LessThan1~2_combout\);

-- Location: LABCELL_X27_Y38_N42
\VGA_Generator|Ball_Generator|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Ball_Generator|Add2~5_sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(8) ) + ( GND ) + ( \VGA_Generator|Ball_Generator|Add2~10\ ))
-- \VGA_Generator|Ball_Generator|Add2~6\ = CARRY(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(8) ) + ( GND ) + ( \VGA_Generator|Ball_Generator|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(8),
	cin => \VGA_Generator|Ball_Generator|Add2~10\,
	sumout => \VGA_Generator|Ball_Generator|Add2~5_sumout\,
	cout => \VGA_Generator|Ball_Generator|Add2~6\);

-- Location: LABCELL_X27_Y38_N45
\VGA_Generator|Ball_Generator|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Ball_Generator|Add2~1_sumout\ = SUM(( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(9) ) + ( GND ) + ( \VGA_Generator|Ball_Generator|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(9),
	cin => \VGA_Generator|Ball_Generator|Add2~6\,
	sumout => \VGA_Generator|Ball_Generator|Add2~1_sumout\);

-- Location: LABCELL_X27_Y38_N6
\VGA_Generator|Ball_Generator|LessThan1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Ball_Generator|LessThan1~3_combout\ = ( \VGA_Generator|Ball_Generator|Add2~5_sumout\ & ( (!\VGA_Generator|VGA|column[9]~2_combout\ & (\VGA_Generator|Ball_Generator|Add2~1_sumout\ & ((!\VGA_Generator|VGA|column[8]~1_combout\) # 
-- (\VGA_Generator|Ball_Generator|LessThan1~2_combout\)))) # (\VGA_Generator|VGA|column[9]~2_combout\ & (((!\VGA_Generator|VGA|column[8]~1_combout\) # (\VGA_Generator|Ball_Generator|Add2~1_sumout\)) # (\VGA_Generator|Ball_Generator|LessThan1~2_combout\))) ) 
-- ) # ( !\VGA_Generator|Ball_Generator|Add2~5_sumout\ & ( (!\VGA_Generator|VGA|column[9]~2_combout\ & (\VGA_Generator|Ball_Generator|LessThan1~2_combout\ & (!\VGA_Generator|VGA|column[8]~1_combout\ & \VGA_Generator|Ball_Generator|Add2~1_sumout\))) # 
-- (\VGA_Generator|VGA|column[9]~2_combout\ & (((\VGA_Generator|Ball_Generator|LessThan1~2_combout\ & !\VGA_Generator|VGA|column[8]~1_combout\)) # (\VGA_Generator|Ball_Generator|Add2~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000001110011000100000111001100110001111101110011000111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Ball_Generator|ALT_INV_LessThan1~2_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[9]~2_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[8]~1_combout\,
	datad => \VGA_Generator|Ball_Generator|ALT_INV_Add2~1_sumout\,
	dataf => \VGA_Generator|Ball_Generator|ALT_INV_Add2~5_sumout\,
	combout => \VGA_Generator|Ball_Generator|LessThan1~3_combout\);

-- Location: LABCELL_X27_Y40_N3
\VGA_Generator|Ball_Generator|LessThan3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Ball_Generator|LessThan3~1_combout\ = ( \VGA_Generator|VGA|Add0~13_sumout\ & ( !\VGA_Generator|Ball_Generator|Add3~21_sumout\ ) ) # ( !\VGA_Generator|VGA|Add0~13_sumout\ & ( !\VGA_Generator|Ball_Generator|Add3~21_sumout\ $ 
-- (((!\VGA_Generator|VGA|LessThan0~0_combout\ & !\VGA_Generator|VGA|LessThan1~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111100001111000011110000111100011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_LessThan0~0_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_LessThan1~2_combout\,
	datac => \VGA_Generator|Ball_Generator|ALT_INV_Add3~21_sumout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add0~13_sumout\,
	combout => \VGA_Generator|Ball_Generator|LessThan3~1_combout\);

-- Location: LABCELL_X27_Y40_N48
\VGA_Generator|Ball_Generator|LessThan3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Ball_Generator|LessThan3~2_combout\ = ( !\VGA_Generator|Ball_Generator|LessThan3~1_combout\ & ( \VGA_Generator|VGA|row[2]~3_combout\ & ( (!\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(3) & 
-- ((!\VGA_Generator|VGA|row[3]~2_combout\) # ((\VGA_Generator|Ball_Generator|LessThan2~0_combout\ & \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(2))))) # (\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(3) & 
-- (\VGA_Generator|Ball_Generator|LessThan2~0_combout\ & (\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(2) & !\VGA_Generator|VGA|row[3]~2_combout\))) ) ) ) # ( !\VGA_Generator|Ball_Generator|LessThan3~1_combout\ & ( 
-- !\VGA_Generator|VGA|row[2]~3_combout\ & ( (!\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(3) & (((!\VGA_Generator|VGA|row[3]~2_combout\) # (\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(2))) # 
-- (\VGA_Generator|Ball_Generator|LessThan2~0_combout\))) # (\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(3) & (!\VGA_Generator|VGA|row[3]~2_combout\ & ((\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(2)) # 
-- (\VGA_Generator|Ball_Generator|LessThan2~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011111100101010000000000000000010101011000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(3),
	datab => \VGA_Generator|Ball_Generator|ALT_INV_LessThan2~0_combout\,
	datac => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(2),
	datad => \VGA_Generator|VGA|ALT_INV_row[3]~2_combout\,
	datae => \VGA_Generator|Ball_Generator|ALT_INV_LessThan3~1_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_row[2]~3_combout\,
	combout => \VGA_Generator|Ball_Generator|LessThan3~2_combout\);

-- Location: LABCELL_X27_Y42_N48
\VGA_Generator|Ball_Generator|LessThan3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Ball_Generator|LessThan3~0_combout\ = ( !\VGA_Generator|VGA|Add0~13_sumout\ & ( (!\VGA_Generator|VGA|LessThan1~2_combout\ & (!\VGA_Generator|VGA|LessThan0~0_combout\ & \VGA_Generator|Ball_Generator|Add3~21_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_LessThan1~2_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_LessThan0~0_combout\,
	datac => \VGA_Generator|Ball_Generator|ALT_INV_Add3~21_sumout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add0~13_sumout\,
	combout => \VGA_Generator|Ball_Generator|LessThan3~0_combout\);

-- Location: LABCELL_X27_Y42_N54
\VGA_Generator|Ball_Generator|LessThan3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Ball_Generator|LessThan3~3_combout\ = ( \VGA_Generator|Ball_Generator|Add3~17_sumout\ & ( \VGA_Generator|VGA|row[6]~8_combout\ & ( (\VGA_Generator|VGA|row[5]~7_combout\ & (!\VGA_Generator|Ball_Generator|LessThan3~2_combout\ & 
-- (!\VGA_Generator|Ball_Generator|LessThan3~0_combout\ & !\VGA_Generator|Ball_Generator|Add3~13_sumout\))) ) ) ) # ( !\VGA_Generator|Ball_Generator|Add3~17_sumout\ & ( \VGA_Generator|VGA|row[6]~8_combout\ & ( (!\VGA_Generator|Ball_Generator|Add3~13_sumout\ 
-- & (((!\VGA_Generator|Ball_Generator|LessThan3~2_combout\ & !\VGA_Generator|Ball_Generator|LessThan3~0_combout\)) # (\VGA_Generator|VGA|row[5]~7_combout\))) ) ) ) # ( \VGA_Generator|Ball_Generator|Add3~17_sumout\ & ( !\VGA_Generator|VGA|row[6]~8_combout\ & 
-- ( (!\VGA_Generator|Ball_Generator|Add3~13_sumout\) # ((\VGA_Generator|VGA|row[5]~7_combout\ & (!\VGA_Generator|Ball_Generator|LessThan3~2_combout\ & !\VGA_Generator|Ball_Generator|LessThan3~0_combout\))) ) ) ) # ( 
-- !\VGA_Generator|Ball_Generator|Add3~17_sumout\ & ( !\VGA_Generator|VGA|row[6]~8_combout\ & ( ((!\VGA_Generator|Ball_Generator|Add3~13_sumout\) # ((!\VGA_Generator|Ball_Generator|LessThan3~2_combout\ & !\VGA_Generator|Ball_Generator|LessThan3~0_combout\))) 
-- # (\VGA_Generator|VGA|row[5]~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111010101111111110100000011010101000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_row[5]~7_combout\,
	datab => \VGA_Generator|Ball_Generator|ALT_INV_LessThan3~2_combout\,
	datac => \VGA_Generator|Ball_Generator|ALT_INV_LessThan3~0_combout\,
	datad => \VGA_Generator|Ball_Generator|ALT_INV_Add3~13_sumout\,
	datae => \VGA_Generator|Ball_Generator|ALT_INV_Add3~17_sumout\,
	dataf => \VGA_Generator|VGA|ALT_INV_row[6]~8_combout\,
	combout => \VGA_Generator|Ball_Generator|LessThan3~3_combout\);

-- Location: LABCELL_X27_Y42_N30
\VGA_Generator|Ball_Generator|LessThan3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Ball_Generator|LessThan3~4_combout\ = ( \VGA_Generator|VGA|row[7]~5_combout\ & ( (!\VGA_Generator|Ball_Generator|Add3~5_sumout\ & (!\VGA_Generator|Ball_Generator|LessThan3~3_combout\ & (!\VGA_Generator|VGA|row[8]~6_combout\ & 
-- \VGA_Generator|Ball_Generator|Add3~9_sumout\))) # (\VGA_Generator|Ball_Generator|Add3~5_sumout\ & ((!\VGA_Generator|VGA|row[8]~6_combout\) # ((!\VGA_Generator|Ball_Generator|LessThan3~3_combout\ & \VGA_Generator|Ball_Generator|Add3~9_sumout\)))) ) ) # ( 
-- !\VGA_Generator|VGA|row[7]~5_combout\ & ( (!\VGA_Generator|Ball_Generator|Add3~5_sumout\ & (!\VGA_Generator|VGA|row[8]~6_combout\ & ((!\VGA_Generator|Ball_Generator|LessThan3~3_combout\) # (\VGA_Generator|Ball_Generator|Add3~9_sumout\)))) # 
-- (\VGA_Generator|Ball_Generator|Add3~5_sumout\ & ((!\VGA_Generator|Ball_Generator|LessThan3~3_combout\) # ((!\VGA_Generator|VGA|row[8]~6_combout\) # (\VGA_Generator|Ball_Generator|Add3~9_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011001011110011101100101111001100110000101100100011000010110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Ball_Generator|ALT_INV_LessThan3~3_combout\,
	datab => \VGA_Generator|Ball_Generator|ALT_INV_Add3~5_sumout\,
	datac => \VGA_Generator|VGA|ALT_INV_row[8]~6_combout\,
	datad => \VGA_Generator|Ball_Generator|ALT_INV_Add3~9_sumout\,
	dataf => \VGA_Generator|VGA|ALT_INV_row[7]~5_combout\,
	combout => \VGA_Generator|Ball_Generator|LessThan3~4_combout\);

-- Location: LABCELL_X29_Y42_N54
\VGA_Generator|Ball_Generator|show_bit~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Ball_Generator|show_bit~0_combout\ = ( \VGA_Generator|VGA|Add0~9_sumout\ & ( \VGA_Generator|VGA|column[9]~2_combout\ & ( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(9) ) ) ) # ( !\VGA_Generator|VGA|Add0~9_sumout\ & ( 
-- \VGA_Generator|VGA|column[9]~2_combout\ & ( ((!\VGA_Generator|VGA|LessThan0~0_combout\ & (!\VGA_Generator|VGA|LessThan1~2_combout\ & \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(9)))) # 
-- (\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(9)) ) ) ) # ( !\VGA_Generator|VGA|Add0~9_sumout\ & ( !\VGA_Generator|VGA|column[9]~2_combout\ & ( (!\VGA_Generator|VGA|LessThan0~0_combout\ & (!\VGA_Generator|VGA|LessThan1~2_combout\ & 
-- \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(9))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000000000000001010101110101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(9),
	datab => \VGA_Generator|VGA|ALT_INV_LessThan0~0_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_LessThan1~2_combout\,
	datad => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(9),
	datae => \VGA_Generator|VGA|ALT_INV_Add0~9_sumout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[9]~2_combout\,
	combout => \VGA_Generator|Ball_Generator|show_bit~0_combout\);

-- Location: LABCELL_X30_Y38_N42
\VGA_Generator|Ball_Generator|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Ball_Generator|Mux2~1_combout\ = ( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(2) & ( \VGA_Generator|VGA|column[1]~7_combout\ & ( (!\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(1) & 
-- (!\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(0) & (!\VGA_Generator|VGA|column[0]~8_combout\ & !\VGA_Generator|VGA|column[2]~6_combout\))) # (\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(1) & 
-- (\VGA_Generator|VGA|column[2]~6_combout\ & ((\VGA_Generator|VGA|column[0]~8_combout\) # (\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(0))))) ) ) ) # ( !\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(2) & ( 
-- \VGA_Generator|VGA|column[1]~7_combout\ & ( (!\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(1) & (!\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(0) & (!\VGA_Generator|VGA|column[0]~8_combout\ & 
-- \VGA_Generator|VGA|column[2]~6_combout\))) # (\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(1) & (!\VGA_Generator|VGA|column[2]~6_combout\ & ((\VGA_Generator|VGA|column[0]~8_combout\) # 
-- (\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(0))))) ) ) ) # ( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(2) & ( !\VGA_Generator|VGA|column[1]~7_combout\ & ( (\VGA_Generator|VGA|column[2]~6_combout\ & 
-- (!\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(1) $ (((!\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(0) & !\VGA_Generator|VGA|column[0]~8_combout\))))) ) ) ) # ( 
-- !\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(2) & ( !\VGA_Generator|VGA|column[1]~7_combout\ & ( (!\VGA_Generator|VGA|column[2]~6_combout\ & (!\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(1) $ 
-- (((!\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(0) & !\VGA_Generator|VGA|column[0]~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110110000000000000000000110110000010011100000001000000000010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(0),
	datab => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(1),
	datac => \VGA_Generator|VGA|ALT_INV_column[0]~8_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[2]~6_combout\,
	datae => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(2),
	dataf => \VGA_Generator|VGA|ALT_INV_column[1]~7_combout\,
	combout => \VGA_Generator|Ball_Generator|Mux2~1_combout\);

-- Location: LABCELL_X30_Y38_N36
\VGA_Generator|Ball_Generator|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Ball_Generator|Mux1~0_combout\ = ( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(2) & ( \VGA_Generator|VGA|column[1]~7_combout\ & ( !\VGA_Generator|VGA|column[2]~6_combout\ $ 
-- (((!\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(1) & ((!\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(0)) # (!\VGA_Generator|VGA|column[0]~8_combout\))))) ) ) ) # ( 
-- !\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(2) & ( \VGA_Generator|VGA|column[1]~7_combout\ & ( !\VGA_Generator|VGA|column[2]~6_combout\ $ ((((\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(0) & 
-- \VGA_Generator|VGA|column[0]~8_combout\)) # (\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(1)))) ) ) ) # ( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(2) & ( !\VGA_Generator|VGA|column[1]~7_combout\ & ( 
-- !\VGA_Generator|VGA|column[2]~6_combout\ $ (((\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(0) & (\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(1) & \VGA_Generator|VGA|column[0]~8_combout\)))) ) ) ) # ( 
-- !\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(2) & ( !\VGA_Generator|VGA|column[1]~7_combout\ & ( !\VGA_Generator|VGA|column[2]~6_combout\ $ (((!\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(0)) # 
-- ((!\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(1)) # (!\VGA_Generator|VGA|column[0]~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111111110111111100000000111001000001101110011011111001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(0),
	datab => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(1),
	datac => \VGA_Generator|VGA|ALT_INV_column[0]~8_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[2]~6_combout\,
	datae => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(2),
	dataf => \VGA_Generator|VGA|ALT_INV_column[1]~7_combout\,
	combout => \VGA_Generator|Ball_Generator|Mux1~0_combout\);

-- Location: LABCELL_X27_Y40_N27
\VGA_Generator|Ball_Generator|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Ball_Generator|Add1~0_combout\ = ( \VGA_Generator|VGA|Add0~33_sumout\ & ( !\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(2) ) ) # ( !\VGA_Generator|VGA|Add0~33_sumout\ & ( 
-- !\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(2) $ (((!\VGA_Generator|VGA|LessThan0~0_combout\ & !\VGA_Generator|VGA|LessThan1~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011110001000011101111000100011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_LessThan0~0_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_LessThan1~2_combout\,
	datad => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(2),
	dataf => \VGA_Generator|VGA|ALT_INV_Add0~33_sumout\,
	combout => \VGA_Generator|Ball_Generator|Add1~0_combout\);

-- Location: LABCELL_X27_Y40_N39
\VGA_Generator|Ball_Generator|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Ball_Generator|Mux2~2_combout\ = ( \VGA_Generator|VGA|row[0]~4_combout\ & ( !\VGA_Generator|Ball_Generator|Add1~0_combout\ $ (((!\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(0) & ((!\VGA_Generator|VGA|row[1]~1_combout\) # 
-- (\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(1)))) # (\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(0) & ((!\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(1)) # (\VGA_Generator|VGA|row[1]~1_combout\))))) ) 
-- ) # ( !\VGA_Generator|VGA|row[0]~4_combout\ & ( !\VGA_Generator|Ball_Generator|Add1~0_combout\ $ (((!\VGA_Generator|VGA|row[1]~1_combout\) # (\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001010101010110100101010101011001011001010101100101100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Ball_Generator|ALT_INV_Add1~0_combout\,
	datab => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(0),
	datac => \VGA_Generator|VGA|ALT_INV_row[1]~1_combout\,
	datad => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(1),
	dataf => \VGA_Generator|VGA|ALT_INV_row[0]~4_combout\,
	combout => \VGA_Generator|Ball_Generator|Mux2~2_combout\);

-- Location: LABCELL_X27_Y40_N36
\VGA_Generator|Ball_Generator|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Ball_Generator|Mux2~0_combout\ = ( \VGA_Generator|VGA|row[1]~1_combout\ & ( !\VGA_Generator|Ball_Generator|Add1~0_combout\ $ (((!\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(0) & (!\VGA_Generator|VGA|row[0]~4_combout\)) # 
-- (\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(0) & (\VGA_Generator|VGA|row[0]~4_combout\ & !\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(1))))) ) ) # ( !\VGA_Generator|VGA|row[1]~1_combout\ & ( 
-- !\VGA_Generator|Ball_Generator|Add1~0_combout\ $ (((!\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(0) & (!\VGA_Generator|VGA|row[0]~4_combout\ $ (\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(1)))) # 
-- (\Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(0) & (!\VGA_Generator|VGA|row[0]~4_combout\ & \Update_Ball|counter_ball_row|auto_generated|counter_reg_bit\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110101010010110011010101001011001101001011010100110100101101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Ball_Generator|ALT_INV_Add1~0_combout\,
	datab => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(0),
	datac => \VGA_Generator|VGA|ALT_INV_row[0]~4_combout\,
	datad => \Update_Ball|counter_ball_row|auto_generated|ALT_INV_counter_reg_bit\(1),
	dataf => \VGA_Generator|VGA|ALT_INV_row[1]~1_combout\,
	combout => \VGA_Generator|Ball_Generator|Mux2~0_combout\);

-- Location: LABCELL_X29_Y38_N15
\VGA_Generator|Ball_Generator|show_bit~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Ball_Generator|show_bit~1_combout\ = ( \VGA_Generator|Ball_Generator|Mux2~2_combout\ & ( \VGA_Generator|Ball_Generator|Mux2~0_combout\ & ( !\VGA_Generator|Ball_Generator|show_bit~0_combout\ ) ) ) # ( 
-- !\VGA_Generator|Ball_Generator|Mux2~2_combout\ & ( \VGA_Generator|Ball_Generator|Mux2~0_combout\ & ( (!\VGA_Generator|Ball_Generator|show_bit~0_combout\ & \VGA_Generator|Ball_Generator|Mux1~0_combout\) ) ) ) # ( 
-- \VGA_Generator|Ball_Generator|Mux2~2_combout\ & ( !\VGA_Generator|Ball_Generator|Mux2~0_combout\ & ( !\VGA_Generator|Ball_Generator|show_bit~0_combout\ ) ) ) # ( !\VGA_Generator|Ball_Generator|Mux2~2_combout\ & ( 
-- !\VGA_Generator|Ball_Generator|Mux2~0_combout\ & ( (!\VGA_Generator|Ball_Generator|show_bit~0_combout\ & !\VGA_Generator|Ball_Generator|Mux2~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000101010101010101000001010000010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Ball_Generator|ALT_INV_show_bit~0_combout\,
	datab => \VGA_Generator|Ball_Generator|ALT_INV_Mux2~1_combout\,
	datac => \VGA_Generator|Ball_Generator|ALT_INV_Mux1~0_combout\,
	datae => \VGA_Generator|Ball_Generator|ALT_INV_Mux2~2_combout\,
	dataf => \VGA_Generator|Ball_Generator|ALT_INV_Mux2~0_combout\,
	combout => \VGA_Generator|Ball_Generator|show_bit~1_combout\);

-- Location: LABCELL_X27_Y38_N57
\VGA_Generator|Ball_Generator|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Ball_Generator|LessThan0~1_combout\ = ( \VGA_Generator|Ball_Generator|LessThan0~0_combout\ & ( (!\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(3) & (!\VGA_Generator|VGA|column[3]~5_combout\ & 
-- ((!\VGA_Generator|VGA|column[2]~6_combout\) # (\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(2))))) # (\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(3) & ((!\VGA_Generator|VGA|column[3]~5_combout\) # 
-- ((!\VGA_Generator|VGA|column[2]~6_combout\) # (\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(2))))) ) ) # ( !\VGA_Generator|Ball_Generator|LessThan0~0_combout\ & ( (!\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(3) & 
-- (!\VGA_Generator|VGA|column[3]~5_combout\ & (!\VGA_Generator|VGA|column[2]~6_combout\ & \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(2)))) # (\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(3) & 
-- ((!\VGA_Generator|VGA|column[3]~5_combout\) # ((!\VGA_Generator|VGA|column[2]~6_combout\ & \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010011010100010001001101010011010100110111011101010011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(3),
	datab => \VGA_Generator|VGA|ALT_INV_column[3]~5_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[2]~6_combout\,
	datad => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(2),
	dataf => \VGA_Generator|Ball_Generator|ALT_INV_LessThan0~0_combout\,
	combout => \VGA_Generator|Ball_Generator|LessThan0~1_combout\);

-- Location: LABCELL_X27_Y38_N27
\VGA_Generator|Ball_Generator|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Ball_Generator|LessThan0~2_combout\ = ( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(4) & ( (!\VGA_Generator|VGA|column[5]~4_combout\ & ((!\VGA_Generator|VGA|column[4]~3_combout\) # 
-- ((\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(5)) # (\VGA_Generator|Ball_Generator|LessThan0~1_combout\)))) # (\VGA_Generator|VGA|column[5]~4_combout\ & (\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(5) & 
-- ((!\VGA_Generator|VGA|column[4]~3_combout\) # (\VGA_Generator|Ball_Generator|LessThan0~1_combout\)))) ) ) # ( !\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(4) & ( (!\VGA_Generator|VGA|column[5]~4_combout\ & 
-- (((!\VGA_Generator|VGA|column[4]~3_combout\ & \VGA_Generator|Ball_Generator|LessThan0~1_combout\)) # (\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(5)))) # (\VGA_Generator|VGA|column[5]~4_combout\ & 
-- (!\VGA_Generator|VGA|column[4]~3_combout\ & (\VGA_Generator|Ball_Generator|LessThan0~1_combout\ & \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100011001110000010001100111010001100111011111000110011101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[5]~4_combout\,
	datac => \VGA_Generator|Ball_Generator|ALT_INV_LessThan0~1_combout\,
	datad => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(5),
	dataf => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(4),
	combout => \VGA_Generator|Ball_Generator|LessThan0~2_combout\);

-- Location: LABCELL_X27_Y38_N3
\VGA_Generator|Ball_Generator|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Ball_Generator|LessThan0~3_combout\ = ( \Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(7) & ( (!\VGA_Generator|VGA|column[7]~9_combout\) # ((!\VGA_Generator|VGA|column[6]~10_combout\ & 
-- (\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(6) & \VGA_Generator|Ball_Generator|LessThan0~2_combout\)) # (\VGA_Generator|VGA|column[6]~10_combout\ & ((\VGA_Generator|Ball_Generator|LessThan0~2_combout\) # 
-- (\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(6))))) ) ) # ( !\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(7) & ( (!\VGA_Generator|VGA|column[7]~9_combout\ & ((!\VGA_Generator|VGA|column[6]~10_combout\ & 
-- (\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(6) & \VGA_Generator|Ball_Generator|LessThan0~2_combout\)) # (\VGA_Generator|VGA|column[6]~10_combout\ & ((\VGA_Generator|Ball_Generator|LessThan0~2_combout\) # 
-- (\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(6)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001001100000001000100110011001101110111111100110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[6]~10_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[7]~9_combout\,
	datac => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(6),
	datad => \VGA_Generator|Ball_Generator|ALT_INV_LessThan0~2_combout\,
	dataf => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(7),
	combout => \VGA_Generator|Ball_Generator|LessThan0~3_combout\);

-- Location: LABCELL_X27_Y38_N18
\VGA_Generator|Ball_Generator|show_bit~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Ball_Generator|show_bit~2_combout\ = ( \VGA_Generator|Ball_Generator|LessThan0~3_combout\ & ( \VGA_Generator|VGA|column[9]~2_combout\ & ( (\VGA_Generator|Ball_Generator|show_bit~1_combout\ & 
-- (((!\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(8) & \VGA_Generator|VGA|column[8]~1_combout\)) # (\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(9)))) ) ) ) # ( !\VGA_Generator|Ball_Generator|LessThan0~3_combout\ & ( 
-- \VGA_Generator|VGA|column[9]~2_combout\ & ( (\VGA_Generator|Ball_Generator|show_bit~1_combout\ & ((!\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(8)) # ((\VGA_Generator|VGA|column[8]~1_combout\) # 
-- (\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(9))))) ) ) ) # ( \VGA_Generator|Ball_Generator|LessThan0~3_combout\ & ( !\VGA_Generator|VGA|column[9]~2_combout\ & ( (\VGA_Generator|Ball_Generator|show_bit~1_combout\ & 
-- ((!\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(9)) # ((!\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(8) & \VGA_Generator|VGA|column[8]~1_combout\)))) ) ) ) # ( !\VGA_Generator|Ball_Generator|LessThan0~3_combout\ & ( 
-- !\VGA_Generator|VGA|column[9]~2_combout\ & ( (\VGA_Generator|Ball_Generator|show_bit~1_combout\ & ((!\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(8)) # ((!\Update_Ball|counter_ball_col|auto_generated|counter_reg_bit\(9)) # 
-- (\VGA_Generator|VGA|column[8]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101111000000001100111000000000101111110000000000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(8),
	datab => \Update_Ball|counter_ball_col|auto_generated|ALT_INV_counter_reg_bit\(9),
	datac => \VGA_Generator|VGA|ALT_INV_column[8]~1_combout\,
	datad => \VGA_Generator|Ball_Generator|ALT_INV_show_bit~1_combout\,
	datae => \VGA_Generator|Ball_Generator|ALT_INV_LessThan0~3_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[9]~2_combout\,
	combout => \VGA_Generator|Ball_Generator|show_bit~2_combout\);

-- Location: LABCELL_X27_Y42_N36
\VGA_Generator|Ball_Generator|show_bit~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Ball_Generator|show_bit~3_combout\ = ( \VGA_Generator|Block_Generator|index~0_combout\ & ( \VGA_Generator|Ball_Generator|show_bit~2_combout\ & ( (!\VGA_Generator|Ball_Generator|LessThan2~6_combout\ & 
-- (\VGA_Generator|Ball_Generator|LessThan1~3_combout\ & ((\VGA_Generator|Ball_Generator|LessThan3~4_combout\) # (\VGA_Generator|Ball_Generator|Add3~1_sumout\)))) ) ) ) # ( !\VGA_Generator|Block_Generator|index~0_combout\ & ( 
-- \VGA_Generator|Ball_Generator|show_bit~2_combout\ & ( (!\VGA_Generator|Ball_Generator|LessThan2~6_combout\ & (\VGA_Generator|Ball_Generator|Add3~1_sumout\ & (\VGA_Generator|Ball_Generator|LessThan1~3_combout\ & 
-- \VGA_Generator|Ball_Generator|LessThan3~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000001000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Ball_Generator|ALT_INV_LessThan2~6_combout\,
	datab => \VGA_Generator|Ball_Generator|ALT_INV_Add3~1_sumout\,
	datac => \VGA_Generator|Ball_Generator|ALT_INV_LessThan1~3_combout\,
	datad => \VGA_Generator|Ball_Generator|ALT_INV_LessThan3~4_combout\,
	datae => \VGA_Generator|Block_Generator|ALT_INV_index~0_combout\,
	dataf => \VGA_Generator|Ball_Generator|ALT_INV_show_bit~2_combout\,
	combout => \VGA_Generator|Ball_Generator|show_bit~3_combout\);

-- Location: MLABCELL_X28_Y41_N30
\VGA_Generator|b[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|b[7]~0_combout\ = ( \VGA_Generator|Block_Generator|Mux0~19_combout\ & ( !\VGA_Generator|Ball_Generator|show_bit~3_combout\ & ( (!\VGA_Generator|r~3_combout\) # ((!\VGA_Generator|Paddle_Generator|LessThan3~1_combout\) # 
-- ((\VGA_Generator|Block_Generator|show_bit~1_combout\ & !\VGA_Generator|Block_Generator|Equal0~1_combout\))) ) ) ) # ( !\VGA_Generator|Block_Generator|Mux0~19_combout\ & ( !\VGA_Generator|Ball_Generator|show_bit~3_combout\ & ( 
-- (!\VGA_Generator|r~3_combout\) # (!\VGA_Generator|Paddle_Generator|LessThan3~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101110111011111110111000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|ALT_INV_r~3_combout\,
	datab => \VGA_Generator|Paddle_Generator|ALT_INV_LessThan3~1_combout\,
	datac => \VGA_Generator|Block_Generator|ALT_INV_show_bit~1_combout\,
	datad => \VGA_Generator|Block_Generator|ALT_INV_Equal0~1_combout\,
	datae => \VGA_Generator|Block_Generator|ALT_INV_Mux0~19_combout\,
	dataf => \VGA_Generator|Ball_Generator|ALT_INV_show_bit~3_combout\,
	combout => \VGA_Generator|b[7]~0_combout\);

-- Location: MLABCELL_X28_Y41_N48
\VGA_Generator|r[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|r[0]~4_combout\ = ( \VGA_Generator|CharacterROM|Mux0~0_combout\ & ( \VGA_Generator|b[7]~0_combout\ & ( (\VGA_Generator|reg3|dffs\(16) & \VGA_Generator|VGA|blanking~1_combout\) ) ) ) # ( !\VGA_Generator|CharacterROM|Mux0~0_combout\ & ( 
-- \VGA_Generator|b[7]~0_combout\ & ( (\VGA_Generator|VGA|blanking~1_combout\ & ((\VGA_Generator|Wall_Generator|rgb[0]~1_combout\) # (\VGA_Generator|r[0]~1_combout\))) ) ) ) # ( \VGA_Generator|CharacterROM|Mux0~0_combout\ & ( !\VGA_Generator|b[7]~0_combout\ 
-- & ( (\VGA_Generator|reg3|dffs\(16) & \VGA_Generator|VGA|blanking~1_combout\) ) ) ) # ( !\VGA_Generator|CharacterROM|Mux0~0_combout\ & ( !\VGA_Generator|b[7]~0_combout\ & ( \VGA_Generator|VGA|blanking~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000100010001000100000011001100110001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|reg3|ALT_INV_dffs\(16),
	datab => \VGA_Generator|VGA|ALT_INV_blanking~1_combout\,
	datac => \VGA_Generator|ALT_INV_r[0]~1_combout\,
	datad => \VGA_Generator|Wall_Generator|ALT_INV_rgb[0]~1_combout\,
	datae => \VGA_Generator|CharacterROM|ALT_INV_Mux0~0_combout\,
	dataf => \VGA_Generator|ALT_INV_b[7]~0_combout\,
	combout => \VGA_Generator|r[0]~4_combout\);

-- Location: LABCELL_X29_Y41_N3
\VGA_Generator|r[7]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|r[7]~5_combout\ = ( \VGA_Generator|Block_Generator|Add3~9_sumout\ & ( (!\VGA_Generator|Block_Generator|Add3~5_sumout\ & !\VGA_Generator|Block_Generator|Add3~13_sumout\) ) ) # ( !\VGA_Generator|Block_Generator|Add3~9_sumout\ & ( 
-- !\VGA_Generator|Block_Generator|Add3~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Block_Generator|ALT_INV_Add3~5_sumout\,
	datab => \VGA_Generator|Block_Generator|ALT_INV_Add3~13_sumout\,
	dataf => \VGA_Generator|Block_Generator|ALT_INV_Add3~9_sumout\,
	combout => \VGA_Generator|r[7]~5_combout\);

-- Location: MLABCELL_X28_Y41_N45
\VGA_Generator|r[7]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|r[7]~6_combout\ = ( !\VGA_Generator|Ball_Generator|show_bit~3_combout\ & ( (!\VGA_Generator|Block_Generator|show_bit~1_combout\) # ((!\VGA_Generator|Block_Generator|Mux0~19_combout\) # ((!\VGA_Generator|Block_Generator|index~4_combout\) # 
-- (!\VGA_Generator|r[7]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111110111111111111111000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Block_Generator|ALT_INV_show_bit~1_combout\,
	datab => \VGA_Generator|Block_Generator|ALT_INV_Mux0~19_combout\,
	datac => \VGA_Generator|Block_Generator|ALT_INV_index~4_combout\,
	datad => \VGA_Generator|ALT_INV_r[7]~5_combout\,
	dataf => \VGA_Generator|Ball_Generator|ALT_INV_show_bit~3_combout\,
	combout => \VGA_Generator|r[7]~6_combout\);

-- Location: MLABCELL_X28_Y41_N39
\VGA_Generator|r[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|r[7]~7_combout\ = ( !\VGA_Generator|Wall_Generator|rgb[0]~1_combout\ & ( !\VGA_Generator|CharacterROM|Mux0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|CharacterROM|ALT_INV_Mux0~0_combout\,
	dataf => \VGA_Generator|Wall_Generator|ALT_INV_rgb[0]~1_combout\,
	combout => \VGA_Generator|r[7]~7_combout\);

-- Location: MLABCELL_X28_Y41_N36
\VGA_Generator|r[7]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|r[7]~8_combout\ = ( \VGA_Generator|r[7]~7_combout\ & ( (\VGA_Generator|VGA|blanking~1_combout\ & ((!\VGA_Generator|r[7]~6_combout\) # ((\VGA_Generator|CharacterROM|Mux0~0_combout\ & \VGA_Generator|reg3|dffs\(16))))) ) ) # ( 
-- !\VGA_Generator|r[7]~7_combout\ & ( (\VGA_Generator|CharacterROM|Mux0~0_combout\ & (\VGA_Generator|VGA|blanking~1_combout\ & \VGA_Generator|reg3|dffs\(16))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100110011000000010011001100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|CharacterROM|ALT_INV_Mux0~0_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_blanking~1_combout\,
	datac => \VGA_Generator|reg3|ALT_INV_dffs\(16),
	datad => \VGA_Generator|ALT_INV_r[7]~6_combout\,
	dataf => \VGA_Generator|ALT_INV_r[7]~7_combout\,
	combout => \VGA_Generator|r[7]~8_combout\);

-- Location: LABCELL_X31_Y40_N9
\VGA_Generator|Text_Generator|rgb[10]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|rgb[10]~4_combout\ = ( \VGA_Generator|VGA|column[7]~9_combout\ & ( (\VGA_Generator|VGA|column[9]~2_combout\ & ((\VGA_Generator|VGA|column[6]~10_combout\) # (\VGA_Generator|VGA|column[5]~4_combout\))) ) ) # ( 
-- !\VGA_Generator|VGA|column[7]~9_combout\ & ( (\VGA_Generator|VGA|column[4]~3_combout\ & (\VGA_Generator|VGA|column[5]~4_combout\ & (!\VGA_Generator|VGA|column[6]~10_combout\ & \VGA_Generator|VGA|column[9]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000001111110000000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[5]~4_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[6]~10_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[9]~2_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[7]~9_combout\,
	combout => \VGA_Generator|Text_Generator|rgb[10]~4_combout\);

-- Location: LABCELL_X31_Y40_N36
\VGA_Generator|Text_Generator|rgb[10]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|rgb[10]~5_combout\ = ( \rtl~40_combout\ & ( ((\VGA_Generator|Text_Generator|Equal0~1_combout\ & ((\VGA_Generator|Text_Generator|rgb[10]~4_combout\) # (\VGA_Generator|VGA|column[8]~1_combout\)))) # 
-- (\VGA_Generator|Text_Generator|rgb[16]~1_combout\) ) ) # ( !\rtl~40_combout\ & ( ((!\VGA_Generator|VGA|column[8]~1_combout\ & (\VGA_Generator|Text_Generator|rgb[10]~4_combout\ & \VGA_Generator|Text_Generator|Equal0~1_combout\))) # 
-- (\VGA_Generator|Text_Generator|rgb[16]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101011101010101010101110101010101011111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_rgb[16]~1_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[8]~1_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_rgb[10]~4_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_Equal0~1_combout\,
	dataf => \ALT_INV_rtl~40_combout\,
	combout => \VGA_Generator|Text_Generator|rgb[10]~5_combout\);

-- Location: FF_X31_Y40_N37
\VGA_Generator|reg3|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|Text_Generator|rgb[10]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|reg3|dffs\(10));

-- Location: LABCELL_X29_Y41_N45
\VGA_Generator|Block_Generator|rgb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Block_Generator|rgb~0_combout\ = ( \VGA_Generator|Block_Generator|Add3~1_sumout\ & ( (!\VGA_Generator|Block_Generator|Add3~9_sumout\ & (!\VGA_Generator|Block_Generator|Add3~5_sumout\ & !\VGA_Generator|Block_Generator|Add3~13_sumout\)) # 
-- (\VGA_Generator|Block_Generator|Add3~9_sumout\ & ((\VGA_Generator|Block_Generator|Add3~13_sumout\))) ) ) # ( !\VGA_Generator|Block_Generator|Add3~1_sumout\ & ( !\VGA_Generator|Block_Generator|Add3~9_sumout\ $ 
-- (\VGA_Generator|Block_Generator|Add3~13_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101001010101101010100101010110001000010101011000100001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Block_Generator|ALT_INV_Add3~9_sumout\,
	datab => \VGA_Generator|Block_Generator|ALT_INV_Add3~5_sumout\,
	datad => \VGA_Generator|Block_Generator|ALT_INV_Add3~13_sumout\,
	dataf => \VGA_Generator|Block_Generator|ALT_INV_Add3~1_sumout\,
	combout => \VGA_Generator|Block_Generator|rgb~0_combout\);

-- Location: MLABCELL_X28_Y41_N42
\VGA_Generator|g[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|g[0]~0_combout\ = ( \VGA_Generator|Block_Generator|index~4_combout\ & ( (\VGA_Generator|Block_Generator|show_bit~1_combout\ & (\VGA_Generator|Block_Generator|Mux0~19_combout\ & (!\VGA_Generator|Block_Generator|rgb~0_combout\ & 
-- !\VGA_Generator|Block_Generator|Equal0~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Block_Generator|ALT_INV_show_bit~1_combout\,
	datab => \VGA_Generator|Block_Generator|ALT_INV_Mux0~19_combout\,
	datac => \VGA_Generator|Block_Generator|ALT_INV_rgb~0_combout\,
	datad => \VGA_Generator|Block_Generator|ALT_INV_Equal0~1_combout\,
	dataf => \VGA_Generator|Block_Generator|ALT_INV_index~4_combout\,
	combout => \VGA_Generator|g[0]~0_combout\);

-- Location: MLABCELL_X28_Y41_N9
\VGA_Generator|g[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|g[0]~1_combout\ = ( \VGA_Generator|reg3|dffs\(10) & ( \VGA_Generator|g[0]~0_combout\ & ( \VGA_Generator|VGA|blanking~1_combout\ ) ) ) # ( !\VGA_Generator|reg3|dffs\(10) & ( \VGA_Generator|g[0]~0_combout\ & ( 
-- (\VGA_Generator|VGA|blanking~1_combout\ & !\VGA_Generator|CharacterROM|Mux0~0_combout\) ) ) ) # ( \VGA_Generator|reg3|dffs\(10) & ( !\VGA_Generator|g[0]~0_combout\ & ( (\VGA_Generator|VGA|blanking~1_combout\ & (((!\VGA_Generator|b[7]~0_combout\) # 
-- (\VGA_Generator|CharacterROM|Mux0~0_combout\)) # (\VGA_Generator|Wall_Generator|rgb[0]~1_combout\))) ) ) ) # ( !\VGA_Generator|reg3|dffs\(10) & ( !\VGA_Generator|g[0]~0_combout\ & ( (\VGA_Generator|VGA|blanking~1_combout\ & 
-- (!\VGA_Generator|CharacterROM|Mux0~0_combout\ & ((!\VGA_Generator|b[7]~0_combout\) # (\VGA_Generator|Wall_Generator|rgb[0]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100000000000011010000111100001111000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Wall_Generator|ALT_INV_rgb[0]~1_combout\,
	datab => \VGA_Generator|ALT_INV_b[7]~0_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_blanking~1_combout\,
	datad => \VGA_Generator|CharacterROM|ALT_INV_Mux0~0_combout\,
	datae => \VGA_Generator|reg3|ALT_INV_dffs\(10),
	dataf => \VGA_Generator|ALT_INV_g[0]~0_combout\,
	combout => \VGA_Generator|g[0]~1_combout\);

-- Location: LABCELL_X31_Y40_N6
\VGA_Generator|Text_Generator|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux8~0_combout\ = ( \VGA_Generator|VGA|column[8]~1_combout\ & ( (!\VGA_Generator|VGA|column[7]~9_combout\ & (((!\VGA_Generator|VGA|column[4]~3_combout\ & !\VGA_Generator|VGA|column[5]~4_combout\)) # 
-- (\VGA_Generator|VGA|column[6]~10_combout\))) ) ) # ( !\VGA_Generator|VGA|column[8]~1_combout\ & ( (!\VGA_Generator|VGA|column[6]~10_combout\ & (\VGA_Generator|VGA|column[5]~4_combout\ & ((\VGA_Generator|VGA|column[7]~9_combout\) # 
-- (\VGA_Generator|VGA|column[4]~3_combout\)))) # (\VGA_Generator|VGA|column[6]~10_combout\ & (((\VGA_Generator|VGA|column[7]~9_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100001111000100110000111110000000111100001000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[5]~4_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[7]~9_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[6]~10_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[8]~1_combout\,
	combout => \VGA_Generator|Text_Generator|Mux8~0_combout\);

-- Location: LABCELL_X31_Y40_N39
\VGA_Generator|Text_Generator|rgb[15]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|rgb[15]~7_combout\ = ( \VGA_Generator|Text_Generator|Mux8~0_combout\ & ( (\VGA_Generator|Text_Generator|rgb[15]~6_combout\) # (\VGA_Generator|Text_Generator|rgb[16]~1_combout\) ) ) # ( 
-- !\VGA_Generator|Text_Generator|Mux8~0_combout\ & ( \VGA_Generator|Text_Generator|rgb[16]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_rgb[16]~1_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_rgb[15]~6_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_Mux8~0_combout\,
	combout => \VGA_Generator|Text_Generator|rgb[15]~7_combout\);

-- Location: FF_X31_Y40_N40
\VGA_Generator|reg3|dffs[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|Text_Generator|rgb[15]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|reg3|dffs\(15));

-- Location: MLABCELL_X28_Y41_N12
\VGA_Generator|g[7]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|g[7]~2_combout\ = ( \VGA_Generator|CharacterROM|Mux0~0_combout\ & ( \VGA_Generator|g[0]~0_combout\ & ( (\VGA_Generator|VGA|blanking~1_combout\ & ((\VGA_Generator|r[7]~7_combout\) # (\VGA_Generator|reg3|dffs\(15)))) ) ) ) # ( 
-- !\VGA_Generator|CharacterROM|Mux0~0_combout\ & ( \VGA_Generator|g[0]~0_combout\ & ( (\VGA_Generator|VGA|blanking~1_combout\ & \VGA_Generator|r[7]~7_combout\) ) ) ) # ( \VGA_Generator|CharacterROM|Mux0~0_combout\ & ( !\VGA_Generator|g[0]~0_combout\ & ( 
-- (\VGA_Generator|VGA|blanking~1_combout\ & (((\VGA_Generator|Ball_Generator|show_bit~3_combout\ & \VGA_Generator|r[7]~7_combout\)) # (\VGA_Generator|reg3|dffs\(15)))) ) ) ) # ( !\VGA_Generator|CharacterROM|Mux0~0_combout\ & ( 
-- !\VGA_Generator|g[0]~0_combout\ & ( (\VGA_Generator|VGA|blanking~1_combout\ & (\VGA_Generator|Ball_Generator|show_bit~3_combout\ & \VGA_Generator|r[7]~7_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000100010001001100000000001100110001000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|reg3|ALT_INV_dffs\(15),
	datab => \VGA_Generator|VGA|ALT_INV_blanking~1_combout\,
	datac => \VGA_Generator|Ball_Generator|ALT_INV_show_bit~3_combout\,
	datad => \VGA_Generator|ALT_INV_r[7]~7_combout\,
	datae => \VGA_Generator|CharacterROM|ALT_INV_Mux0~0_combout\,
	dataf => \VGA_Generator|ALT_INV_g[0]~0_combout\,
	combout => \VGA_Generator|g[7]~2_combout\);

-- Location: LABCELL_X31_Y40_N51
\VGA_Generator|Text_Generator|rgb[0]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|rgb[0]~9_combout\ = ( \rtl~61_combout\ & ( (\VGA_Generator|VGA|column[9]~2_combout\ & \VGA_Generator|Text_Generator|Mux13~0_combout\) ) ) # ( !\rtl~61_combout\ & ( (\VGA_Generator|VGA|column[9]~2_combout\ & 
-- (!\VGA_Generator|VGA|column[8]~1_combout\ & \VGA_Generator|Text_Generator|Mux13~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[9]~2_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[8]~1_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_Mux13~0_combout\,
	dataf => \ALT_INV_rtl~61_combout\,
	combout => \VGA_Generator|Text_Generator|rgb[0]~9_combout\);

-- Location: LABCELL_X30_Y40_N18
\VGA_Generator|Text_Generator|rgb[0]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|rgb[0]~8_combout\ = ( \VGA_Generator|Text_Generator|Mux6~1_combout\ & ( (!\VGA_Generator|VGA|column[8]~1_combout\ & (((\VGA_Generator|Text_Generator|Mux6~2_combout\ & !\VGA_Generator|VGA|column[7]~9_combout\)))) # 
-- (\VGA_Generator|VGA|column[8]~1_combout\ & (((!\VGA_Generator|VGA|column[7]~9_combout\)) # (\VGA_Generator|Text_Generator|Mux6~3_combout\))) ) ) # ( !\VGA_Generator|Text_Generator|Mux6~1_combout\ & ( (!\VGA_Generator|VGA|column[8]~1_combout\ & 
-- (((\VGA_Generator|Text_Generator|Mux6~2_combout\ & !\VGA_Generator|VGA|column[7]~9_combout\)))) # (\VGA_Generator|VGA|column[8]~1_combout\ & (\VGA_Generator|Text_Generator|Mux6~3_combout\ & ((\VGA_Generator|VGA|column[7]~9_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001100000000010100111111000001010011111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_Mux6~3_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_Mux6~2_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[8]~1_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[7]~9_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_Mux6~1_combout\,
	combout => \VGA_Generator|Text_Generator|rgb[0]~8_combout\);

-- Location: LABCELL_X31_Y40_N54
\VGA_Generator|Text_Generator|rgb[0]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|rgb[0]~10_combout\ = ( \VGA_Generator|Text_Generator|rgb[0]~8_combout\ & ( ((\VGA_Generator|Text_Generator|Equal0~1_combout\ & ((!\VGA_Generator|VGA|column[6]~10_combout\) # 
-- (\VGA_Generator|Text_Generator|rgb[0]~9_combout\)))) # (\VGA_Generator|Text_Generator|rgb[16]~1_combout\) ) ) # ( !\VGA_Generator|Text_Generator|rgb[0]~8_combout\ & ( ((\VGA_Generator|Text_Generator|Equal0~1_combout\ & 
-- \VGA_Generator|Text_Generator|rgb[0]~9_combout\)) # (\VGA_Generator|Text_Generator|rgb[16]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011101010111010101110101011101110111010101110111011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_rgb[16]~1_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_Equal0~1_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_rgb[0]~9_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[6]~10_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_rgb[0]~8_combout\,
	combout => \VGA_Generator|Text_Generator|rgb[0]~10_combout\);

-- Location: FF_X31_Y40_N55
\VGA_Generator|reg3|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|Text_Generator|rgb[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|reg3|dffs\(0));

-- Location: LABCELL_X29_Y41_N57
\VGA_Generator|b[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|b[7]~1_combout\ = ( \VGA_Generator|Block_Generator|index~4_combout\ & ( \VGA_Generator|Block_Generator|Add3~9_sumout\ & ( (!\VGA_Generator|Block_Generator|Add3~5_sumout\ & !\VGA_Generator|Block_Generator|Add3~13_sumout\) ) ) ) # ( 
-- \VGA_Generator|Block_Generator|index~4_combout\ & ( !\VGA_Generator|Block_Generator|Add3~9_sumout\ & ( ((!\VGA_Generator|Block_Generator|Add3~13_sumout\) # (\VGA_Generator|Block_Generator|Add3~1_sumout\)) # (\VGA_Generator|Block_Generator|Add3~5_sumout\) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111111111100000000000000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|Block_Generator|ALT_INV_Add3~5_sumout\,
	datac => \VGA_Generator|Block_Generator|ALT_INV_Add3~13_sumout\,
	datad => \VGA_Generator|Block_Generator|ALT_INV_Add3~1_sumout\,
	datae => \VGA_Generator|Block_Generator|ALT_INV_index~4_combout\,
	dataf => \VGA_Generator|Block_Generator|ALT_INV_Add3~9_sumout\,
	combout => \VGA_Generator|b[7]~1_combout\);

-- Location: MLABCELL_X28_Y41_N27
\VGA_Generator|b[7]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|b[7]~2_combout\ = (\VGA_Generator|Block_Generator|show_bit~1_combout\ & (\VGA_Generator|Block_Generator|Mux0~19_combout\ & (!\VGA_Generator|b[7]~1_combout\ & !\VGA_Generator|Block_Generator|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000000000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Block_Generator|ALT_INV_show_bit~1_combout\,
	datab => \VGA_Generator|Block_Generator|ALT_INV_Mux0~19_combout\,
	datac => \VGA_Generator|ALT_INV_b[7]~1_combout\,
	datad => \VGA_Generator|Block_Generator|ALT_INV_Equal0~1_combout\,
	combout => \VGA_Generator|b[7]~2_combout\);

-- Location: MLABCELL_X28_Y41_N6
\VGA_Generator|b[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|b[0]~3_combout\ = ( \VGA_Generator|reg3|dffs\(0) & ( \VGA_Generator|b[7]~2_combout\ & ( \VGA_Generator|VGA|blanking~1_combout\ ) ) ) # ( !\VGA_Generator|reg3|dffs\(0) & ( \VGA_Generator|b[7]~2_combout\ & ( 
-- (!\VGA_Generator|CharacterROM|Mux0~0_combout\ & \VGA_Generator|VGA|blanking~1_combout\) ) ) ) # ( \VGA_Generator|reg3|dffs\(0) & ( !\VGA_Generator|b[7]~2_combout\ & ( (\VGA_Generator|VGA|blanking~1_combout\ & (((!\VGA_Generator|b[7]~0_combout\) # 
-- (\VGA_Generator|CharacterROM|Mux0~0_combout\)) # (\VGA_Generator|Wall_Generator|rgb[0]~1_combout\))) ) ) ) # ( !\VGA_Generator|reg3|dffs\(0) & ( !\VGA_Generator|b[7]~2_combout\ & ( (!\VGA_Generator|CharacterROM|Mux0~0_combout\ & 
-- (\VGA_Generator|VGA|blanking~1_combout\ & ((!\VGA_Generator|b[7]~0_combout\) # (\VGA_Generator|Wall_Generator|rgb[0]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011010000000000001101111100000000111100000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Wall_Generator|ALT_INV_rgb[0]~1_combout\,
	datab => \VGA_Generator|ALT_INV_b[7]~0_combout\,
	datac => \VGA_Generator|CharacterROM|ALT_INV_Mux0~0_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_blanking~1_combout\,
	datae => \VGA_Generator|reg3|ALT_INV_dffs\(0),
	dataf => \VGA_Generator|ALT_INV_b[7]~2_combout\,
	combout => \VGA_Generator|b[0]~3_combout\);

-- Location: MLABCELL_X28_Y41_N54
\VGA_Generator|b[7]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|b[7]~4_combout\ = ( \VGA_Generator|b[7]~2_combout\ & ( \VGA_Generator|r[7]~7_combout\ & ( \VGA_Generator|VGA|blanking~1_combout\ ) ) ) # ( !\VGA_Generator|b[7]~2_combout\ & ( \VGA_Generator|r[7]~7_combout\ & ( 
-- (\VGA_Generator|VGA|blanking~1_combout\ & ((!\VGA_Generator|b[7]~0_combout\) # ((\VGA_Generator|CharacterROM|Mux0~0_combout\ & \VGA_Generator|reg3|dffs\(0))))) ) ) ) # ( \VGA_Generator|b[7]~2_combout\ & ( !\VGA_Generator|r[7]~7_combout\ & ( 
-- (\VGA_Generator|CharacterROM|Mux0~0_combout\ & (\VGA_Generator|VGA|blanking~1_combout\ & \VGA_Generator|reg3|dffs\(0))) ) ) ) # ( !\VGA_Generator|b[7]~2_combout\ & ( !\VGA_Generator|r[7]~7_combout\ & ( (\VGA_Generator|CharacterROM|Mux0~0_combout\ & 
-- (\VGA_Generator|VGA|blanking~1_combout\ & \VGA_Generator|reg3|dffs\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100110011000000010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|CharacterROM|ALT_INV_Mux0~0_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_blanking~1_combout\,
	datac => \VGA_Generator|reg3|ALT_INV_dffs\(0),
	datad => \VGA_Generator|ALT_INV_b[7]~0_combout\,
	datae => \VGA_Generator|ALT_INV_b[7]~2_combout\,
	dataf => \VGA_Generator|ALT_INV_r[7]~7_combout\,
	combout => \VGA_Generator|b[7]~4_combout\);

-- Location: LABCELL_X33_Y38_N51
\VGA_Generator|VGA|LessThan8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|LessThan8~0_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\ & ( (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(3) & (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) 
-- & \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(3),
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(6),
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\,
	combout => \VGA_Generator|VGA|LessThan8~0_combout\);

-- Location: LABCELL_X31_Y38_N3
\VGA_Generator|VGA|LessThan8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|LessThan8~1_combout\ = ( !\VGA_Generator|VGA|LessThan8~0_combout\ & ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(9) & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8) & 
-- (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7) & !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(8),
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(7),
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datae => \VGA_Generator|VGA|ALT_INV_LessThan8~0_combout\,
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(9),
	combout => \VGA_Generator|VGA|LessThan8~1_combout\);

-- Location: LABCELL_X30_Y42_N42
\VGA_Generator|VGA|LessThan9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|LessThan9~1_combout\ = ( !\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(5) & ( \VGA_Generator|VGA|LessThan9~0_combout\ & ( (!\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(4) & 
-- (!\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(3) & ((!\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(2)) # (!\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(2),
	datab => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(4),
	datac => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(1),
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(3),
	datae => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(5),
	dataf => \VGA_Generator|VGA|ALT_INV_LessThan9~0_combout\,
	combout => \VGA_Generator|VGA|LessThan9~1_combout\);

-- Location: IOIBUF_X11_Y0_N7
\altera_reserved_tms~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: IOIBUF_X13_Y0_N1
\altera_reserved_tck~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X13_Y0_N7
\altera_reserved_tdi~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: JTAG_X0_Y2_N3
altera_internal_jtag : cyclonev_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: LABCELL_X1_Y34_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\);

-- Location: FF_X1_Y34_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5));

-- Location: LABCELL_X1_Y12_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\);

-- Location: FF_X1_Y9_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6));

-- Location: MLABCELL_X3_Y2_N39
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(6),
	dataf => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\);

-- Location: FF_X3_Y2_N41
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7));

-- Location: LABCELL_X4_Y34_N45
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000111000001110000011100000111000001110000011100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	datac => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\);

-- Location: FF_X4_Y34_N47
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8));

-- Location: LABCELL_X1_Y34_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\);

-- Location: LABCELL_X2_Y4_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena_proc~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9]~feeder_combout\);

-- Location: FF_X2_Y4_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9));

-- Location: MLABCELL_X6_Y2_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\);

-- Location: FF_X6_Y2_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10));

-- Location: LABCELL_X10_Y33_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(11),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(14),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(10),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\);

-- Location: MLABCELL_X3_Y34_N45
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~10_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder_combout\);

-- Location: FF_X3_Y34_N47
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11));

-- Location: MLABCELL_X6_Y2_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(11),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(10),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\);

-- Location: FF_X6_Y2_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12));

-- Location: LABCELL_X10_Y2_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111111111111111100001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(12),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(13),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\);

-- Location: FF_X3_Y2_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13));

-- Location: MLABCELL_X3_Y2_N57
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(13),
	dataf => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\);

-- Location: FF_X3_Y2_N59
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14));

-- Location: MLABCELL_X3_Y2_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(14),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(12),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\);

-- Location: FF_X3_Y2_N56
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15));

-- Location: MLABCELL_X6_Y2_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\);

-- Location: MLABCELL_X6_Y2_N51
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]~feeder_combout\);

-- Location: FF_X6_Y2_N53
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0));

-- Location: LABCELL_X7_Y9_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\);

-- Location: FF_X3_Y9_N41
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1));

-- Location: LABCELL_X7_Y9_N57
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101010101010101011010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(2),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\);

-- Location: FF_X6_Y2_N37
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2));

-- Location: MLABCELL_X6_Y2_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(0),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(2),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\);

-- Location: FF_X3_Y2_N44
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0));

-- Location: LABCELL_X9_Y34_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101110111011101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(15),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\);

-- Location: FF_X2_Y9_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1));

-- Location: LABCELL_X9_Y34_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000111111001111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(15),
	dataf => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\);

-- Location: FF_X3_Y8_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2));

-- Location: LABCELL_X1_Y34_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\);

-- Location: FF_X1_Y34_N44
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3));

-- Location: MLABCELL_X3_Y34_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\);

-- Location: MLABCELL_X3_Y34_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~4_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder_combout\);

-- Location: FF_X3_Y34_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4));

-- Location: LABCELL_X2_Y34_N54
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	datae => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout\);

-- Location: LABCELL_X2_Y34_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg~2_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~feeder_combout\);

-- Location: MLABCELL_X3_Y38_N3
\auto_signaltap_0|~GND\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|~GND~combout\);

-- Location: LABCELL_X4_Y36_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout\);

-- Location: FF_X4_Y3_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9));

-- Location: LABCELL_X1_Y9_N33
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout\);

-- Location: FF_X1_Y9_N34
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8));

-- Location: MLABCELL_X3_Y9_N33
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout\);

-- Location: FF_X3_Y9_N35
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7));

-- Location: LABCELL_X4_Y34_N39
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout\);

-- Location: FF_X4_Y34_N40
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6));

-- Location: FF_X3_Y9_N53
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5));

-- Location: LABCELL_X7_Y9_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout\);

-- Location: FF_X7_Y9_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4));

-- Location: LABCELL_X7_Y3_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\);

-- Location: FF_X7_Y3_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3));

-- Location: MLABCELL_X3_Y9_N51
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(7),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(9),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(8),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(6),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\);

-- Location: LABCELL_X13_Y2_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\);

-- Location: FF_X13_Y2_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2));

-- Location: FF_X4_Y34_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1));

-- Location: LABCELL_X4_Y34_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\);

-- Location: FF_X4_Y34_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0));

-- Location: LABCELL_X4_Y34_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal0~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(0),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(2),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\);

-- Location: FF_X4_Y34_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\);

-- Location: LABCELL_X4_Y34_N57
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	datae => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\);

-- Location: FF_X4_Y36_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\);

-- Location: MLABCELL_X3_Y36_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder_combout\);

-- Location: LABCELL_X4_Y34_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000011101110000000001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	datad => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\);

-- Location: MLABCELL_X3_Y35_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout\);

-- Location: FF_X3_Y35_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\);

-- Location: MLABCELL_X3_Y36_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder_combout\);

-- Location: FF_X3_Y35_N35
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\);

-- Location: MLABCELL_X3_Y36_N51
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout\);

-- Location: MLABCELL_X3_Y36_N45
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010000110000000000000000000101010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\);

-- Location: FF_X3_Y36_N53
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1));

-- Location: FF_X3_Y36_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0));

-- Location: LABCELL_X4_Y34_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000111010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg_proc~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1_combout\);

-- Location: MLABCELL_X3_Y2_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[0]~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~feeder_combout\);

-- Location: FF_X3_Y2_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0));

-- Location: MLABCELL_X3_Y36_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4_combout\);

-- Location: MLABCELL_X3_Y36_N39
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100010001000000010001000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~3_combout\);

-- Location: FF_X4_Y36_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\);

-- Location: MLABCELL_X3_Y36_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder_combout\);

-- Location: MLABCELL_X3_Y35_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout\);

-- Location: FF_X3_Y35_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\);

-- Location: MLABCELL_X3_Y36_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][5]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder_combout\);

-- Location: FF_X3_Y35_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\);

-- Location: MLABCELL_X3_Y36_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder_combout\);

-- Location: LABCELL_X1_Y34_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout\);

-- Location: FF_X1_Y34_N32
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\);

-- Location: MLABCELL_X3_Y36_N54
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][7]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder_combout\);

-- Location: MLABCELL_X3_Y35_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder_combout\);

-- Location: FF_X3_Y35_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q\);

-- Location: MLABCELL_X3_Y36_N57
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][8]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout\);

-- Location: LABCELL_X4_Y36_N39
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~feeder_combout\);

-- Location: FF_X4_Y36_N41
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q\);

-- Location: MLABCELL_X3_Y36_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][9]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder_combout\);

-- Location: FF_X3_Y36_N38
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(10),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9));

-- Location: FF_X3_Y36_N59
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8));

-- Location: FF_X3_Y36_N56
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7));

-- Location: FF_X3_Y36_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6));

-- Location: FF_X3_Y36_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5));

-- Location: FF_X3_Y36_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4));

-- Location: MLABCELL_X3_Y36_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100100000001100110010000000110011001010100011001100101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5_combout\);

-- Location: FF_X3_Y32_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\);

-- Location: MLABCELL_X3_Y36_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101111111111111111101110111011101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~4_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[0]~3_combout\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~5_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout\);

-- Location: MLABCELL_X3_Y2_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~6_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~feeder_combout\);

-- Location: FF_X3_Y2_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3));

-- Location: FF_X3_Y36_N32
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2));

-- Location: LABCELL_X2_Y34_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000001100001011100000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg_proc~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout\);

-- Location: LABCELL_X2_Y34_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[1]~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~feeder_combout\);

-- Location: FF_X2_Y34_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1));

-- Location: LABCELL_X1_Y10_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg_proc~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout\);

-- Location: FF_X1_Y10_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\);

-- Location: MLABCELL_X3_Y34_N51
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100001111000000000000001000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	datag => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout\);

-- Location: FF_X3_Y34_N52
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2));

-- Location: LABCELL_X1_Y34_N51
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(2),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\);

-- Location: FF_X1_Y34_N53
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\);

-- Location: FF_X2_Y34_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(10));

-- Location: LABCELL_X2_Y33_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\);

-- Location: LABCELL_X2_Y33_N57
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout\);

-- Location: LABCELL_X2_Y2_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter~3_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~feeder_combout\);

-- Location: LABCELL_X4_Y34_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal0~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(0),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(2),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\);

-- Location: FF_X4_Y34_N50
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\);

-- Location: LABCELL_X2_Y33_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000001010101011101010101010101110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\);

-- Location: FF_X2_Y2_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1));

-- Location: FF_X2_Y33_N53
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2));

-- Location: LABCELL_X2_Y33_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111111110000000011111111000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout\);

-- Location: LABCELL_X2_Y2_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~feeder_combout\);

-- Location: FF_X2_Y2_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3));

-- Location: LABCELL_X2_Y33_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001011111111111111000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[2]~DUPLICATE_q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout\);

-- Location: LABCELL_X2_Y2_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter~5_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~feeder_combout\);

-- Location: FF_X2_Y2_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4));

-- Location: LABCELL_X2_Y33_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010001000100010001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[2]~DUPLICATE_q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout\);

-- Location: LABCELL_X2_Y2_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter~4_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~feeder_combout\);

-- Location: FF_X2_Y2_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0));

-- Location: LABCELL_X2_Y33_N54
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110001000100100010000100010010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[2]~DUPLICATE_q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout\);

-- Location: FF_X2_Y33_N52
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE_q\);

-- Location: LABCELL_X2_Y33_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111110101010101011111010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\);

-- Location: LABCELL_X2_Y33_N45
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000001111100010000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~6_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	datac => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\);

-- Location: LABCELL_X2_Y33_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111101010101011111110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]~2_combout\);

-- Location: FF_X2_Y33_N46
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3));

-- Location: LABCELL_X2_Y33_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000011110000111100000000100010000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[2]~DUPLICATE_q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\);

-- Location: FF_X2_Y33_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2));

-- Location: LABCELL_X2_Y33_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011001100110011101100110011001100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout\);

-- Location: LABCELL_X2_Y33_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110011000000110011001100000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(2),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~3_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\);

-- Location: FF_X2_Y33_N37
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1));

-- Location: LABCELL_X2_Y33_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout\);

-- Location: LABCELL_X2_Y33_N39
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010011001100010001001100110001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout\);

-- Location: FF_X2_Y33_N40
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0));

-- Location: LABCELL_X2_Y33_N33
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1_combout\);

-- Location: FF_X6_Y34_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q\);

-- Location: MLABCELL_X6_Y34_N57
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111110011111100111111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[0]~DUPLICATE_q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout\);

-- Location: FF_X6_Y34_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0));

-- Location: MLABCELL_X6_Y34_N39
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001111000011111111111111111111000011110000111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[0]~DUPLICATE_q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout\);

-- Location: FF_X6_Y34_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1));

-- Location: LABCELL_X7_Y34_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0_combout\);

-- Location: MLABCELL_X3_Y34_N54
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\);

-- Location: MLABCELL_X6_Y34_N54
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[0]~DUPLICATE_q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0_combout\);

-- Location: LABCELL_X9_Y34_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal7~0_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout\);

-- Location: MLABCELL_X6_Y2_N45
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal~5_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder_combout\);

-- Location: FF_X6_Y2_N46
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2));

-- Location: LABCELL_X9_Y34_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010101110101011101010111010111011111110111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal7~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout\);

-- Location: MLABCELL_X3_Y3_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal~4_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~feeder_combout\);

-- Location: FF_X3_Y3_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3));

-- Location: MLABCELL_X6_Y34_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011110110111011101111011011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal7~0_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout\);

-- Location: FF_X6_Y34_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4));

-- Location: MLABCELL_X6_Y34_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[0]~DUPLICATE_q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~1_combout\);

-- Location: MLABCELL_X6_Y34_N33
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[2]~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\);

-- Location: MLABCELL_X6_Y34_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101011111010010110101111101010100101010100001010010101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[0]~DUPLICATE_q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\);

-- Location: LABCELL_X2_Y2_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\);

-- Location: LABCELL_X2_Y34_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\);

-- Location: FF_X2_Y2_N38
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3));

-- Location: MLABCELL_X3_Y2_N51
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_identity_contrib_shift_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout\);

-- Location: FF_X3_Y2_N52
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2));

-- Location: FF_X6_Y8_N43
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1));

-- Location: LABCELL_X4_Y34_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\);

-- Location: LABCELL_X4_Y34_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[2]~2_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\);

-- Location: FF_X2_Y2_N49
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1));

-- Location: FF_X2_Y2_N55
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3));

-- Location: MLABCELL_X6_Y34_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010100000001010001010000011101010001000001110101000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[0]~DUPLICATE_q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\);

-- Location: MLABCELL_X6_Y34_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111001101000000011100110100100011111011110010001111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[2]~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(3),
	datad => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~13_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\);

-- Location: LABCELL_X1_Y34_N39
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\);

-- Location: FF_X6_Y34_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3));

-- Location: FF_X7_Y7_N41
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2));

-- Location: LABCELL_X7_Y7_N39
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(2),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout\);

-- Location: MLABCELL_X6_Y34_N45
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[0]~DUPLICATE_q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\);

-- Location: MLABCELL_X6_Y34_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000010010000100100001001000011001001110010011100100111001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[0]~DUPLICATE_q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\);

-- Location: MLABCELL_X6_Y34_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3_combout\);

-- Location: MLABCELL_X6_Y34_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101010000010111110101001101010000010100000101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~11_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~9_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[2]~2_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~10_combout\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~3_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout\);

-- Location: FF_X6_Y34_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2));

-- Location: MLABCELL_X6_Y34_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101001010010010110100101001001011010000001100001101000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\);

-- Location: MLABCELL_X6_Y34_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111001101000000011100110100100011111011110010001111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[2]~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(2),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~7_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\);

-- Location: FF_X6_Y34_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1));

-- Location: MLABCELL_X6_Y8_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_identity_contrib_shift_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout\);

-- Location: FF_X6_Y8_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0));

-- Location: FF_X10_Y8_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0));

-- Location: LABCELL_X10_Y8_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\);

-- Location: MLABCELL_X6_Y34_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111001000111110111100000000110011000010001011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[2]~2_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~4_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~5_combout\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~3_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\);

-- Location: FF_X6_Y34_N49
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0));

-- Location: LABCELL_X2_Y34_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_bypass_reg~q\,
	datae => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\);

-- Location: FF_X2_Y34_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\);

-- Location: LABCELL_X2_Y34_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000111111110001111100000000000100001111111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_bypass_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~1_combout\);

-- Location: MLABCELL_X3_Y34_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\);

-- Location: LABCELL_X9_Y2_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]~feeder_combout\);

-- Location: LABCELL_X1_Y2_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout\);

-- Location: FF_X1_Y2_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q\);

-- Location: LABCELL_X1_Y34_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001010000011110000101000001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\);

-- Location: LABCELL_X1_Y34_N54
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001101110011011100110010001100100011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(15),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\);

-- Location: LABCELL_X2_Y34_N51
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000001010000010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~1_combout\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena_proc~0_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\);

-- Location: LABCELL_X2_Y34_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~2_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]~feeder_combout\);

-- Location: FF_X2_Y34_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3));

-- Location: LABCELL_X2_Y37_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\);

-- Location: FF_X9_Y2_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(83));

-- Location: LABCELL_X7_Y2_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(83),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82]~feeder_combout\);

-- Location: FF_X7_Y2_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(82));

-- Location: FF_X4_Y2_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(82),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(81));

-- Location: LABCELL_X4_Y2_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(81),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]~feeder_combout\);

-- Location: FF_X4_Y2_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(80));

-- Location: FF_X8_Y2_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(80),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(79));

-- Location: MLABCELL_X8_Y2_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(79),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder_combout\);

-- Location: FF_X8_Y2_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(78));

-- Location: FF_X1_Y4_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(78),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(77));

-- Location: LABCELL_X4_Y2_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(77),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76]~feeder_combout\);

-- Location: FF_X4_Y2_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(76));

-- Location: LABCELL_X4_Y2_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(76),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder_combout\);

-- Location: FF_X4_Y2_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(75));

-- Location: LABCELL_X1_Y3_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(75),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder_combout\);

-- Location: FF_X1_Y3_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(74));

-- Location: FF_X1_Y3_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(74),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(73));

-- Location: LABCELL_X2_Y6_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(73),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]~feeder_combout\);

-- Location: FF_X2_Y6_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(72));

-- Location: LABCELL_X2_Y3_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(72),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder_combout\);

-- Location: FF_X2_Y3_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(71));

-- Location: MLABCELL_X6_Y4_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(71),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]~feeder_combout\);

-- Location: FF_X6_Y4_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(70));

-- Location: LABCELL_X1_Y4_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(70),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder_combout\);

-- Location: FF_X1_Y4_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(69));

-- Location: LABCELL_X1_Y4_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(69),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder_combout\);

-- Location: FF_X1_Y4_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(68));

-- Location: MLABCELL_X8_Y2_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(68),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder_combout\);

-- Location: FF_X8_Y2_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(67));

-- Location: FF_X7_Y2_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(67),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(66));

-- Location: LABCELL_X4_Y2_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(66),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder_combout\);

-- Location: FF_X4_Y2_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(65));

-- Location: LABCELL_X1_Y3_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(65),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64]~feeder_combout\);

-- Location: FF_X1_Y3_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(64));

-- Location: LABCELL_X1_Y4_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(64),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder_combout\);

-- Location: FF_X1_Y4_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(63));

-- Location: LABCELL_X1_Y3_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(63),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder_combout\);

-- Location: FF_X1_Y3_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(62));

-- Location: MLABCELL_X6_Y3_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(62),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~feeder_combout\);

-- Location: FF_X6_Y3_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(61));

-- Location: LABCELL_X1_Y3_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(61),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder_combout\);

-- Location: FF_X1_Y3_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(60));

-- Location: FF_X1_Y13_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(60),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(59));

-- Location: FF_X10_Y2_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(59),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(58));

-- Location: LABCELL_X10_Y2_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(58),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder_combout\);

-- Location: FF_X10_Y2_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(57));

-- Location: FF_X1_Y3_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(57),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(56));

-- Location: LABCELL_X4_Y2_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(56),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder_combout\);

-- Location: FF_X4_Y2_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(55));

-- Location: LABCELL_X1_Y3_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(55),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder_combout\);

-- Location: FF_X1_Y3_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(54));

-- Location: FF_X1_Y3_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(54),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(53));

-- Location: LABCELL_X1_Y3_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(53),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder_combout\);

-- Location: FF_X1_Y3_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(52));

-- Location: LABCELL_X7_Y2_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(52),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder_combout\);

-- Location: FF_X7_Y2_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(51));

-- Location: FF_X1_Y4_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(51),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(50));

-- Location: LABCELL_X1_Y4_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(50),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]~feeder_combout\);

-- Location: FF_X1_Y4_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(49));

-- Location: LABCELL_X1_Y4_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(49),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder_combout\);

-- Location: FF_X1_Y4_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(48));

-- Location: LABCELL_X4_Y2_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(48),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder_combout\);

-- Location: FF_X4_Y2_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(47));

-- Location: FF_X8_Y2_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(47),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(46));

-- Location: FF_X7_Y2_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(46),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~DUPLICATE_q\);

-- Location: FF_X1_Y3_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~DUPLICATE_q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(44));

-- Location: FF_X1_Y4_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(44),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(43));

-- Location: LABCELL_X1_Y5_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(43),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder_combout\);

-- Location: FF_X1_Y5_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(42));

-- Location: LABCELL_X4_Y2_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(42),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder_combout\);

-- Location: FF_X4_Y2_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(41));

-- Location: LABCELL_X9_Y2_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(41),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder_combout\);

-- Location: FF_X9_Y2_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(40));

-- Location: LABCELL_X9_Y2_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(40),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder_combout\);

-- Location: FF_X9_Y2_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(39));

-- Location: LABCELL_X1_Y5_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(39),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder_combout\);

-- Location: FF_X1_Y5_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(38));

-- Location: LABCELL_X4_Y2_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(38),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder_combout\);

-- Location: FF_X4_Y2_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(37));

-- Location: LABCELL_X1_Y3_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(37),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder_combout\);

-- Location: FF_X1_Y3_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(36));

-- Location: LABCELL_X4_Y2_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(36),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder_combout\);

-- Location: FF_X4_Y2_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(35));

-- Location: LABCELL_X4_Y2_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(35),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder_combout\);

-- Location: FF_X4_Y2_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(34));

-- Location: LABCELL_X4_Y2_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(34),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder_combout\);

-- Location: FF_X4_Y2_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(33));

-- Location: MLABCELL_X8_Y2_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(33),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder_combout\);

-- Location: FF_X8_Y2_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(32));

-- Location: FF_X7_Y2_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(32),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(31));

-- Location: FF_X1_Y4_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(31),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(30));

-- Location: MLABCELL_X6_Y4_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(30),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder_combout\);

-- Location: FF_X6_Y4_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(29));

-- Location: LABCELL_X1_Y4_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(29),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder_combout\);

-- Location: FF_X1_Y4_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(28));

-- Location: FF_X1_Y4_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(28),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(27));

-- Location: LABCELL_X1_Y5_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(27),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder_combout\);

-- Location: FF_X1_Y5_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(26));

-- Location: LABCELL_X1_Y5_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(26),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder_combout\);

-- Location: FF_X1_Y5_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(25));

-- Location: MLABCELL_X8_Y2_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(25),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout\);

-- Location: FF_X8_Y2_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(24));

-- Location: FF_X7_Y2_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(24),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(23));

-- Location: LABCELL_X7_Y2_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(23),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder_combout\);

-- Location: FF_X7_Y2_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(22));

-- Location: LABCELL_X1_Y5_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(22),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder_combout\);

-- Location: FF_X1_Y5_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(21));

-- Location: LABCELL_X7_Y2_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(21),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder_combout\);

-- Location: FF_X7_Y2_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(20));

-- Location: LABCELL_X7_Y2_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(20),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder_combout\);

-- Location: FF_X7_Y2_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(19));

-- Location: LABCELL_X7_Y2_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(19),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder_combout\);

-- Location: FF_X7_Y2_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(18));

-- Location: FF_X9_Y2_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(18),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(17));

-- Location: FF_X1_Y6_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(17),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(16));

-- Location: FF_X2_Y6_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(16),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(15));

-- Location: FF_X6_Y4_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(15),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(14));

-- Location: LABCELL_X7_Y2_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder_combout\);

-- Location: FF_X7_Y2_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(13));

-- Location: FF_X7_Y2_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(13),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(12));

-- Location: LABCELL_X7_Y2_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout\);

-- Location: FF_X7_Y2_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(11));

-- Location: LABCELL_X7_Y2_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder_combout\);

-- Location: FF_X7_Y2_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(10));

-- Location: FF_X8_Y2_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(10),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(9));

-- Location: FF_X7_Y2_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(9),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(8));

-- Location: LABCELL_X4_Y2_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder_combout\);

-- Location: FF_X4_Y2_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(7));

-- Location: LABCELL_X4_Y2_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout\);

-- Location: FF_X4_Y2_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(6));

-- Location: LABCELL_X1_Y3_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout\);

-- Location: FF_X1_Y3_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(5));

-- Location: FF_X1_Y3_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(5),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(4));

-- Location: FF_X1_Y3_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(4),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(3));

-- Location: LABCELL_X4_Y2_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout\);

-- Location: FF_X4_Y2_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2));

-- Location: LABCELL_X17_Y2_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout\);

-- Location: FF_X17_Y2_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(1));

-- Location: LABCELL_X7_Y2_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout\);

-- Location: FF_X7_Y2_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(0));

-- Location: FF_X8_Y2_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(0),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(9));

-- Location: LABCELL_X1_Y3_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout\);

-- Location: FF_X1_Y3_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(8));

-- Location: FF_X1_Y3_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(8),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(7));

-- Location: LABCELL_X1_Y4_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout\);

-- Location: FF_X1_Y4_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(6));

-- Location: LABCELL_X2_Y3_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout\);

-- Location: FF_X2_Y3_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(5));

-- Location: LABCELL_X2_Y3_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout\);

-- Location: FF_X2_Y3_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(4));

-- Location: LABCELL_X4_Y2_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout\);

-- Location: FF_X4_Y2_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(3));

-- Location: FF_X4_Y2_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(3),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(2));

-- Location: LABCELL_X7_Y2_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout\);

-- Location: FF_X7_Y2_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(1));

-- Location: LABCELL_X7_Y2_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder_combout\);

-- Location: FF_X7_Y2_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0));

-- Location: FF_X1_Y3_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(3));

-- Location: FF_X1_Y3_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(3),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(2));

-- Location: FF_X1_Y3_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(2),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(1));

-- Location: LABCELL_X4_Y2_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|ALT_INV_dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout\);

-- Location: FF_X4_Y2_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(0));

-- Location: LABCELL_X4_Y2_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|ALT_INV_dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10]~feeder_combout\);

-- Location: FF_X4_Y2_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(10));

-- Location: FF_X9_Y2_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(10),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(9));

-- Location: FF_X9_Y2_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(9),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(8));

-- Location: LABCELL_X9_Y2_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder_combout\);

-- Location: FF_X9_Y2_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(7));

-- Location: LABCELL_X4_Y2_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout\);

-- Location: FF_X4_Y2_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(6));

-- Location: FF_X4_Y2_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(6),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(5));

-- Location: FF_X4_Y2_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(5),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(4));

-- Location: LABCELL_X1_Y4_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout\);

-- Location: FF_X1_Y4_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(3));

-- Location: FF_X10_Y2_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(3),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(2));

-- Location: LABCELL_X10_Y2_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout\);

-- Location: FF_X10_Y2_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(1));

-- Location: LABCELL_X9_Y35_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder_combout\);

-- Location: FF_X9_Y35_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0));

-- Location: LABCELL_X1_Y36_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~DUPLICATE_q\,
	cin => GND,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~2\);

-- Location: LABCELL_X2_Y35_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~1_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~feeder_combout\);

-- Location: LABCELL_X1_Y36_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(1),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~2\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~6\);

-- Location: LABCELL_X2_Y36_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~5_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~feeder_combout\);

-- Location: LABCELL_X1_Y36_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(2),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~6\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~38\);

-- Location: LABCELL_X2_Y36_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~37_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~feeder_combout\);

-- Location: LABCELL_X1_Y36_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(3),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~38\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~66\);

-- Location: LABCELL_X2_Y36_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~65_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~feeder_combout\);

-- Location: LABCELL_X1_Y36_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(4),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~66\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~26\);

-- Location: LABCELL_X2_Y36_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~25_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~feeder_combout\);

-- Location: LABCELL_X1_Y36_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(5),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~26\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~22\);

-- Location: LABCELL_X2_Y36_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~21_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~feeder_combout\);

-- Location: LABCELL_X1_Y36_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(6),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~22\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~46\);

-- Location: LABCELL_X2_Y36_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~45_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~feeder_combout\);

-- Location: LABCELL_X1_Y36_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(7),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~46\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~58\);

-- Location: LABCELL_X2_Y36_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~57_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~feeder_combout\);

-- Location: LABCELL_X1_Y36_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(8),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~58\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~54\);

-- Location: LABCELL_X2_Y36_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~53_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~feeder_combout\);

-- Location: LABCELL_X1_Y36_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(9),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~54\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~110\);

-- Location: LABCELL_X2_Y36_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~109_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~feeder_combout\);

-- Location: LABCELL_X1_Y36_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(10),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~110\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~70\);

-- Location: LABCELL_X2_Y36_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~69_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~feeder_combout\);

-- Location: LABCELL_X1_Y36_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(11),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~70\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~74\);

-- Location: LABCELL_X2_Y36_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~73_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~feeder_combout\);

-- Location: LABCELL_X1_Y36_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(12),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~74\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~78\);

-- Location: LABCELL_X2_Y36_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~77_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~feeder_combout\);

-- Location: LABCELL_X1_Y36_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(13),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~78\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~82\);

-- Location: LABCELL_X2_Y36_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~81_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~feeder_combout\);

-- Location: LABCELL_X1_Y36_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(14),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~82\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~42\);

-- Location: LABCELL_X2_Y36_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~41_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~feeder_combout\);

-- Location: LABCELL_X1_Y36_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(15),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~42\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~50\);

-- Location: LABCELL_X2_Y36_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~49_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~feeder_combout\);

-- Location: LABCELL_X1_Y36_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(16),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~50\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~18\);

-- Location: LABCELL_X2_Y35_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~17_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~feeder_combout\);

-- Location: LABCELL_X1_Y36_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(17),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~18\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~30\);

-- Location: LABCELL_X2_Y36_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~29_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~feeder_combout\);

-- Location: LABCELL_X1_Y36_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(18),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~30\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~14\);

-- Location: LABCELL_X2_Y35_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~13_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~feeder_combout\);

-- Location: LABCELL_X1_Y36_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(19),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~14\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~62\);

-- Location: LABCELL_X2_Y35_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~61_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~feeder_combout\);

-- Location: LABCELL_X1_Y35_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(20),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~62\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~126\);

-- Location: LABCELL_X1_Y35_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~125_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~feeder_combout\);

-- Location: LABCELL_X1_Y35_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(21),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~126\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~122\);

-- Location: LABCELL_X1_Y35_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~121_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~feeder_combout\);

-- Location: LABCELL_X1_Y35_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(22),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~122\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~118\);

-- Location: LABCELL_X1_Y35_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~117_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~feeder_combout\);

-- Location: LABCELL_X1_Y35_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(23),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~118\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~114\);

-- Location: LABCELL_X1_Y35_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~113_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~feeder_combout\);

-- Location: LABCELL_X1_Y35_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(24),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~114\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~106\);

-- Location: LABCELL_X1_Y35_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~105_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~feeder_combout\);

-- Location: LABCELL_X1_Y35_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(25),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~106\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~102\);

-- Location: LABCELL_X1_Y35_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~101_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~feeder_combout\);

-- Location: LABCELL_X1_Y35_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(26),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~102\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~98\);

-- Location: LABCELL_X2_Y35_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~97_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~feeder_combout\);

-- Location: LABCELL_X1_Y35_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(27),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~98\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~94\);

-- Location: LABCELL_X2_Y35_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~93_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~feeder_combout\);

-- Location: LABCELL_X1_Y35_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(28),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~94\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~90\);

-- Location: LABCELL_X2_Y35_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~89_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~feeder_combout\);

-- Location: LABCELL_X1_Y35_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(29),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~90\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~86\);

-- Location: LABCELL_X2_Y35_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~85_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~feeder_combout\);

-- Location: LABCELL_X1_Y35_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(30),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~86\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~10\);

-- Location: LABCELL_X2_Y35_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~9_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~feeder_combout\);

-- Location: LABCELL_X1_Y35_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(31),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~10\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33_sumout\);

-- Location: LABCELL_X2_Y35_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~33_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~feeder_combout\);

-- Location: LABCELL_X2_Y38_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][8]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\);

-- Location: LABCELL_X2_Y35_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][8]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\);

-- Location: LABCELL_X2_Y36_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(7),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(6),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(8),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(14),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout\);

-- Location: LABCELL_X2_Y35_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(30),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(18),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout\);

-- Location: LABCELL_X2_Y35_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(31),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(17),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(16),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout\);

-- Location: FF_X2_Y35_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(1),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(0));

-- Location: LABCELL_X2_Y35_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(25),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(28),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(27),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(26),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(29),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout\);

-- Location: LABCELL_X2_Y36_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(10),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(19),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(13),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(11),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout\);

-- Location: LABCELL_X1_Y35_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(24),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(9),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(22),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(20),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(21),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(23),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout\);

-- Location: LABCELL_X2_Y35_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~4_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~3_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~5_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout\);

-- Location: LABCELL_X2_Y35_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111000111111111111111111111110111111001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][8]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~6_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~0_combout\);

-- Location: FF_X2_Y35_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~feeder_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(31));

-- Location: FF_X2_Y35_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(31),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(30));

-- Location: FF_X2_Y35_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(30),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(29));

-- Location: FF_X2_Y35_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(29),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(28));

-- Location: FF_X2_Y35_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(28),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(27));

-- Location: FF_X2_Y35_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(27),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(26));

-- Location: FF_X1_Y35_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(26),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(25));

-- Location: FF_X1_Y35_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(25),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(24));

-- Location: FF_X1_Y35_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(24),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(23));

-- Location: FF_X1_Y35_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(23),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(22));

-- Location: FF_X1_Y35_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(22),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(21));

-- Location: FF_X1_Y35_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(21),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(20));

-- Location: FF_X2_Y35_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(20),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(19));

-- Location: FF_X2_Y35_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(19),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(18));

-- Location: FF_X2_Y36_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(18),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(17));

-- Location: FF_X2_Y35_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(17),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(16));

-- Location: FF_X2_Y36_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(16),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(15));

-- Location: FF_X2_Y36_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(15),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(14));

-- Location: FF_X2_Y36_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(14),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(13));

-- Location: FF_X2_Y36_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(13),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(12));

-- Location: FF_X2_Y36_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(12),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(11));

-- Location: FF_X2_Y36_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(11),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(10));

-- Location: FF_X2_Y36_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(10),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(9));

-- Location: FF_X2_Y36_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(9),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(8));

-- Location: FF_X2_Y36_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(8),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(7));

-- Location: FF_X2_Y36_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(7),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(6));

-- Location: FF_X2_Y36_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(6),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(5));

-- Location: FF_X2_Y36_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(5),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(4));

-- Location: FF_X2_Y36_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(4),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(3));

-- Location: FF_X2_Y36_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(3),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(2));

-- Location: FF_X2_Y36_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(2),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(1));

-- Location: FF_X2_Y35_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(1),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~DUPLICATE_q\);

-- Location: LABCELL_X2_Y42_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout\);

-- Location: MLABCELL_X3_Y38_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout\);

-- Location: FF_X3_Y38_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(0));

-- Location: FF_X2_Y38_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(1));

-- Location: FF_X2_Y38_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(2));

-- Location: FF_X2_Y38_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(3));

-- Location: LABCELL_X4_Y41_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_condition_delay_reg\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:is_buffer_wrapped~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout\);

-- Location: FF_X4_Y41_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q\);

-- Location: MLABCELL_X8_Y41_N12
\auto_signaltap_0|acq_trigger_in_reg[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[25]~feeder_combout\ = ( \VGA_Generator|r[0]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_r[0]~4_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[25]~feeder_combout\);

-- Location: FF_X8_Y41_N14
\auto_signaltap_0|acq_trigger_in_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(25));

-- Location: FF_X10_Y13_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~q\);

-- Location: LABCELL_X10_Y13_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101101111011011000100010001000111011011110110110000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(25),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(76),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(75),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(77),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0_combout\);

-- Location: FF_X10_Y13_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff~q\);

-- Location: FF_X8_Y38_N5
\auto_signaltap_0|acq_trigger_in_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|r[0]~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(23));

-- Location: FF_X8_Y4_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~q\);

-- Location: MLABCELL_X8_Y4_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010001100110101011101010110001111100011111100010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(70),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(71),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(69),
	datae => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(23),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0_combout\);

-- Location: FF_X8_Y4_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff~q\);

-- Location: FF_X2_Y38_N17
\auto_signaltap_0|acq_trigger_in_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|r[0]~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(24));

-- Location: FF_X8_Y37_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~q\);

-- Location: MLABCELL_X8_Y37_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100010101000001110110011101110101100101011000010111000101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(74),
	datab => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(24),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(72),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(73),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0_combout\);

-- Location: FF_X8_Y37_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff~q\);

-- Location: LABCELL_X30_Y42_N51
\VGA_Generator|VGA|LessThan9~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|LessThan9~1_wirecell_combout\ = ( !\VGA_Generator|VGA|LessThan9~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|VGA|ALT_INV_LessThan9~1_combout\,
	combout => \VGA_Generator|VGA|LessThan9~1_wirecell_combout\);

-- Location: LABCELL_X24_Y16_N24
\auto_signaltap_0|acq_trigger_in_reg[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[27]~feeder_combout\ = ( \VGA_Generator|VGA|LessThan9~1_wirecell_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|VGA|ALT_INV_LessThan9~1_wirecell_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[27]~feeder_combout\);

-- Location: FF_X24_Y16_N26
\auto_signaltap_0|acq_trigger_in_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(27));

-- Location: FF_X9_Y2_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~q\);

-- Location: LABCELL_X9_Y2_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110011111100111000001010000010111100111111001110010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(27),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(81),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(82),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(83),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0_combout\);

-- Location: FF_X9_Y2_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff~q\);

-- Location: MLABCELL_X8_Y36_N24
\auto_signaltap_0|acq_trigger_in_reg[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[26]~feeder_combout\ = ( \VGA_Generator|r[7]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_r[7]~8_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[26]~feeder_combout\);

-- Location: FF_X8_Y36_N26
\auto_signaltap_0|acq_trigger_in_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(26));

-- Location: FF_X10_Y6_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff~q\);

-- Location: LABCELL_X10_Y6_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010111000101100011011000110111000100110001001010111010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(26),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(80),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(79),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(78),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0_combout\);

-- Location: FF_X10_Y6_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff~q\);

-- Location: LABCELL_X10_Y13_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|ALT_INV_run~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|ALT_INV_regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|ALT_INV_regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|ALT_INV_regoutff~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|ALT_INV_regoutff~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|ALT_INV_regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout\);

-- Location: FF_X8_Y38_N53
\auto_signaltap_0|acq_trigger_in_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|g[0]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(12));

-- Location: FF_X10_Y4_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~q\);

-- Location: LABCELL_X10_Y4_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011100000011100110111001111100100111001000111010001110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(36),
	datab => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(12),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(38),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(37),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout\);

-- Location: FF_X10_Y4_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~q\);

-- Location: FF_X23_Y50_N26
\auto_signaltap_0|acq_trigger_in_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|g[0]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(13));

-- Location: FF_X9_Y2_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~q\);

-- Location: LABCELL_X9_Y2_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110011111100111000001010000010111100111111001110010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(13),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(39),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(40),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(41),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout\);

-- Location: FF_X9_Y2_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~q\);

-- Location: MLABCELL_X8_Y33_N3
\auto_signaltap_0|acq_trigger_in_reg[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[14]~feeder_combout\ = ( \VGA_Generator|g[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_g[0]~1_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[14]~feeder_combout\);

-- Location: FF_X8_Y33_N5
\auto_signaltap_0|acq_trigger_in_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(14));

-- Location: FF_X8_Y6_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~q\);

-- Location: MLABCELL_X8_Y6_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001100000000110011110000111111110011001100111100111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(42),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(43),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(44),
	datae => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(14),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout\);

-- Location: FF_X8_Y6_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~q\);

-- Location: LABCELL_X10_Y33_N6
\auto_signaltap_0|acq_trigger_in_reg[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[11]~feeder_combout\ = ( \VGA_Generator|g[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_g[0]~1_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[11]~feeder_combout\);

-- Location: FF_X10_Y33_N8
\auto_signaltap_0|acq_trigger_in_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(11));

-- Location: FF_X7_Y2_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~q\);

-- Location: LABCELL_X7_Y2_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101010001010100011111000111110110011101100111010001010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(35),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(34),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(33),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|ALT_INV_holdff~q\,
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout\);

-- Location: FF_X7_Y2_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~q\);

-- Location: FF_X7_Y2_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(46),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(45));

-- Location: LABCELL_X10_Y33_N51
\auto_signaltap_0|acq_trigger_in_reg[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[15]~feeder_combout\ = ( \VGA_Generator|g[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_g[0]~1_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[15]~feeder_combout\);

-- Location: FF_X10_Y33_N53
\auto_signaltap_0|acq_trigger_in_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(15));

-- Location: LABCELL_X9_Y7_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder_combout\);

-- Location: FF_X9_Y7_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~q\);

-- Location: LABCELL_X9_Y2_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101010001111101100111010001010001010100011111011001110100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(47),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(46),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(45),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|ALT_INV_holdff~q\,
	datae => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout\);

-- Location: FF_X9_Y2_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~q\);

-- Location: LABCELL_X12_Y20_N15
\auto_signaltap_0|acq_trigger_in_reg[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[16]~feeder_combout\ = ( \VGA_Generator|g[7]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_g[7]~2_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[16]~feeder_combout\);

-- Location: FF_X12_Y20_N17
\auto_signaltap_0|acq_trigger_in_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(16));

-- Location: FF_X1_Y4_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~q\);

-- Location: LABCELL_X1_Y4_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000111010001101100011011000111010000110100001011101010111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(16),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(49),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(50),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(48),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout\);

-- Location: FF_X1_Y4_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~q\);

-- Location: LABCELL_X10_Y2_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|ALT_INV_regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|ALT_INV_regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|ALT_INV_regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|ALT_INV_regoutff~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|ALT_INV_regoutff~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|ALT_INV_regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout\);

-- Location: LABCELL_X7_Y36_N54
\auto_signaltap_0|acq_trigger_in_reg[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[6]~feeder_combout\ = ( \VGA_Generator|b[0]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_b[0]~3_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[6]~feeder_combout\);

-- Location: FF_X7_Y36_N56
\auto_signaltap_0|acq_trigger_in_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(6));

-- Location: FF_X10_Y33_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~q\);

-- Location: LABCELL_X11_Y19_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011110110111101101111011011110100000101000001010011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(19),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(18),
	datac => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(6),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|ALT_INV_holdff~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(20),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout\);

-- Location: FF_X11_Y19_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~q\);

-- Location: LABCELL_X10_Y40_N48
QIC_SIGNALTAP_GND : cyclonev_lcell_comb
-- Equation(s):
-- \QIC_SIGNALTAP_GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \QIC_SIGNALTAP_GND~combout\);

-- Location: LABCELL_X10_Y40_N21
\auto_signaltap_0|acq_trigger_in_reg[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[8]~feeder_combout\ = \QIC_SIGNALTAP_GND~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_QIC_SIGNALTAP_GND~combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[8]~feeder_combout\);

-- Location: FF_X10_Y40_N22
\auto_signaltap_0|acq_trigger_in_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(8));

-- Location: FF_X9_Y6_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~q\);

-- Location: LABCELL_X9_Y6_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000111010001101100011011000111010000110100001011101010111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(8),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(25),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(26),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(24),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout\);

-- Location: FF_X9_Y6_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~q\);

-- Location: LABCELL_X7_Y37_N57
\auto_signaltap_0|acq_trigger_in_reg[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[5]~feeder_combout\ = ( \VGA_Generator|b[0]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_b[0]~3_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[5]~feeder_combout\);

-- Location: FF_X7_Y37_N59
\auto_signaltap_0|acq_trigger_in_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(5));

-- Location: FF_X10_Y6_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q\);

-- Location: LABCELL_X10_Y6_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111001110111000000000011001111101110011101110100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(15),
	datab => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(5),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(16),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(17),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout\);

-- Location: FF_X10_Y6_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q\);

-- Location: MLABCELL_X8_Y33_N54
\auto_signaltap_0|acq_trigger_in_reg[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[10]~feeder_combout\ = ( \VGA_Generator|g[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_g[0]~1_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[10]~feeder_combout\);

-- Location: FF_X8_Y33_N56
\auto_signaltap_0|acq_trigger_in_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(10));

-- Location: FF_X10_Y6_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~q\);

-- Location: LABCELL_X10_Y6_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000100010100010001111111110111011001100111000100010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(32),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(30),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(31),
	datae => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(10),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout\);

-- Location: FF_X10_Y6_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~q\);

-- Location: FF_X10_Y18_N50
\auto_signaltap_0|acq_trigger_in_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|b[7]~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(7));

-- Location: FF_X10_Y18_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~q\);

-- Location: LABCELL_X10_Y18_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101010001111101100111010001010001010100011111011001110100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(23),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(22),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(21),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|ALT_INV_holdff~q\,
	datae => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout\);

-- Location: FF_X10_Y6_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~q\);

-- Location: MLABCELL_X8_Y33_N24
\auto_signaltap_0|acq_trigger_in_reg[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[9]~feeder_combout\ = ( \VGA_Generator|g[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_g[0]~1_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[9]~feeder_combout\);

-- Location: FF_X8_Y33_N26
\auto_signaltap_0|acq_trigger_in_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(9));

-- Location: FF_X10_Y4_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~q\);

-- Location: LABCELL_X10_Y4_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000011110101101000001111000011110000010101011111111101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(28),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(29),
	datad => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(9),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|ALT_INV_holdff~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(27),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout\);

-- Location: LABCELL_X10_Y6_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|ALT_INV_p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~feeder_combout\);

-- Location: FF_X10_Y6_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~q\);

-- Location: LABCELL_X10_Y6_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|ALT_INV_regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|ALT_INV_regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|ALT_INV_regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|ALT_INV_regoutff~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|ALT_INV_regoutff~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|ALT_INV_regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout\);

-- Location: LABCELL_X1_Y39_N9
\auto_signaltap_0|acq_trigger_in_reg[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[19]~feeder_combout\ = ( \VGA_Generator|r[0]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_r[0]~4_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[19]~feeder_combout\);

-- Location: FF_X1_Y39_N11
\auto_signaltap_0|acq_trigger_in_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(19));

-- Location: LABCELL_X1_Y39_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(19),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~feeder_combout\);

-- Location: FF_X1_Y39_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~q\);

-- Location: LABCELL_X10_Y36_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101101111011011000100010001000111011011110110110000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(19),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(58),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(57),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(59),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0_combout\);

-- Location: FF_X10_Y36_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff~q\);

-- Location: LABCELL_X37_Y38_N24
\auto_signaltap_0|acq_trigger_in_reg[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[22]~feeder_combout\ = ( \VGA_Generator|r[0]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_r[0]~4_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[22]~feeder_combout\);

-- Location: FF_X37_Y38_N26
\auto_signaltap_0|acq_trigger_in_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(22));

-- Location: FF_X10_Y5_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~q\);

-- Location: LABCELL_X10_Y5_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000011110000101000001111111111110101010101011111000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(67),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(68),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(66),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|ALT_INV_holdff~q\,
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(22),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0_combout\);

-- Location: FF_X10_Y5_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff~q\);

-- Location: MLABCELL_X6_Y37_N18
\auto_signaltap_0|acq_trigger_in_reg[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[20]~feeder_combout\ = ( \VGA_Generator|r[0]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_r[0]~4_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[20]~feeder_combout\);

-- Location: FF_X6_Y37_N20
\auto_signaltap_0|acq_trigger_in_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(20));

-- Location: FF_X8_Y13_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~q\);

-- Location: MLABCELL_X8_Y13_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000010110000110101011101010110110011101100111101000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(61),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(60),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(62),
	datae => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(20),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0_combout\);

-- Location: FF_X8_Y13_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff~q\);

-- Location: MLABCELL_X28_Y40_N57
\VGA_Generator|VGA|LessThan8~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|LessThan8~1_wirecell_combout\ = ( !\VGA_Generator|VGA|LessThan8~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \VGA_Generator|VGA|ALT_INV_LessThan8~1_combout\,
	combout => \VGA_Generator|VGA|LessThan8~1_wirecell_combout\);

-- Location: LABCELL_X10_Y36_N27
\auto_signaltap_0|acq_trigger_in_reg[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[17]~feeder_combout\ = ( \VGA_Generator|VGA|LessThan8~1_wirecell_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|VGA|ALT_INV_LessThan8~1_wirecell_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[17]~feeder_combout\);

-- Location: FF_X10_Y36_N28
\auto_signaltap_0|acq_trigger_in_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(17));

-- Location: LABCELL_X10_Y36_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(17),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~feeder_combout\);

-- Location: FF_X10_Y36_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~q\);

-- Location: LABCELL_X10_Y3_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010001100110101011101010110001111100011111100010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(52),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(53),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(51),
	datae => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(17),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout\);

-- Location: FF_X10_Y3_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~q\);

-- Location: MLABCELL_X8_Y41_N15
\auto_signaltap_0|acq_trigger_in_reg[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[21]~feeder_combout\ = ( \VGA_Generator|r[0]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_r[0]~4_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[21]~feeder_combout\);

-- Location: FF_X8_Y41_N17
\auto_signaltap_0|acq_trigger_in_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(21));

-- Location: FF_X10_Y4_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~q\);

-- Location: LABCELL_X10_Y4_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001010100010100011111000111110110011101100111000101010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(65),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(63),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(64),
	datae => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(21),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0_combout\);

-- Location: FF_X10_Y4_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff~q\);

-- Location: FF_X7_Y37_N26
\auto_signaltap_0|acq_trigger_in_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(18));

-- Location: LABCELL_X1_Y39_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(18),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~feeder_combout\);

-- Location: FF_X1_Y39_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~q\);

-- Location: LABCELL_X9_Y3_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100011001000110110001101100001001111010011110101110001011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(54),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(56),
	datac => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(18),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|ALT_INV_holdff~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(55),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout\);

-- Location: FF_X9_Y3_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~q\);

-- Location: LABCELL_X10_Y36_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|ALT_INV_regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|ALT_INV_regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|ALT_INV_regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|ALT_INV_regoutff~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|ALT_INV_regoutff~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|ALT_INV_regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout\);

-- Location: LABCELL_X4_Y41_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|ALT_INV_run~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout\);

-- Location: MLABCELL_X6_Y37_N36
\auto_signaltap_0|acq_trigger_in_reg[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[1]~feeder_combout\ = ( \VGA_Generator|b[0]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_b[0]~3_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[1]~feeder_combout\);

-- Location: FF_X6_Y37_N38
\auto_signaltap_0|acq_trigger_in_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(1));

-- Location: FF_X11_Y6_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q\);

-- Location: LABCELL_X11_Y6_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000011010000101100111011001111010101110101011011000010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(5),
	datae => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(1),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout\);

-- Location: FF_X11_Y6_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q\);

-- Location: LABCELL_X7_Y37_N36
\auto_signaltap_0|acq_trigger_in_reg[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[4]~feeder_combout\ = ( \VGA_Generator|b[0]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_b[0]~3_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[4]~feeder_combout\);

-- Location: FF_X7_Y37_N38
\auto_signaltap_0|acq_trigger_in_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(4));

-- Location: FF_X10_Y36_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q\);

-- Location: LABCELL_X10_Y36_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010001000001100111011101110101010110011000010001011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(14),
	datab => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(12),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(13),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout\);

-- Location: FF_X10_Y36_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q\);

-- Location: LABCELL_X7_Y36_N0
\auto_signaltap_0|acq_trigger_in_reg[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[2]~feeder_combout\ = ( \VGA_Generator|b[0]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_b[0]~3_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[2]~feeder_combout\);

-- Location: FF_X7_Y36_N1
\auto_signaltap_0|acq_trigger_in_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(2));

-- Location: FF_X10_Y6_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q\);

-- Location: LABCELL_X10_Y6_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110011010101100011111100010010001100110101011000111111000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(7),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(8),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(6),
	datad => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(2),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout\);

-- Location: FF_X10_Y6_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q\);

-- Location: LABCELL_X9_Y41_N54
\auto_signaltap_0|acq_trigger_in_reg[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[3]~feeder_combout\ = ( \VGA_Generator|b[0]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_b[0]~3_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[3]~feeder_combout\);

-- Location: FF_X9_Y41_N55
\auto_signaltap_0|acq_trigger_in_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(3));

-- Location: FF_X8_Y2_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q\);

-- Location: MLABCELL_X8_Y2_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111100000000111100110011001111001111000011111111001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(10),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(9),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(11),
	datae => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout\);

-- Location: FF_X8_Y2_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q\);

-- Location: LABCELL_X9_Y36_N3
\auto_signaltap_0|acq_trigger_in_reg[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[0]~feeder_combout\ = ( \VGA_Generator|b[0]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_b[0]~3_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[0]~feeder_combout\);

-- Location: FF_X9_Y36_N5
\auto_signaltap_0|acq_trigger_in_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(0));

-- Location: FF_X10_Y2_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q\);

-- Location: LABCELL_X10_Y2_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000010110000110101011101010110110011101100111101000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(2),
	datae => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(0),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\);

-- Location: FF_X10_Y2_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q\);

-- Location: LABCELL_X10_Y36_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|ALT_INV_regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|ALT_INV_regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|ALT_INV_regoutff~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|ALT_INV_regoutff~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|ALT_INV_regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout\);

-- Location: LABCELL_X10_Y36_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~3_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~5_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~0_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout\);

-- Location: FF_X10_Y36_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q\);

-- Location: FF_X2_Y38_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q\);

-- Location: FF_X2_Y38_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~DUPLICATE_q\);

-- Location: LABCELL_X2_Y38_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_run~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_condition_delay_reg[3]~DUPLICATE_q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\);

-- Location: FF_X2_Y42_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\);

-- Location: LABCELL_X4_Y42_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\);

-- Location: LABCELL_X2_Y43_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(0),
	cin => GND,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26\);

-- Location: MLABCELL_X3_Y43_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001011111111101000101111111110100010111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~25_sumout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7_combout\);

-- Location: LABCELL_X2_Y43_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(10),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6\);

-- Location: LABCELL_X2_Y43_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(11),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9_sumout\);

-- Location: MLABCELL_X3_Y43_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000011000001110000001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~9_sumout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3_combout\);

-- Location: LABCELL_X1_Y38_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_run~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_condition_delay_reg\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\);

-- Location: FF_X3_Y43_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(11));

-- Location: MLABCELL_X8_Y38_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(0),
	cin => GND,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~26\);

-- Location: MLABCELL_X8_Y38_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~29\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(2),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~26\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~29_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~30\);

-- Location: MLABCELL_X8_Y38_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~33\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(3),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~30\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~33_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~34\);

-- Location: MLABCELL_X8_Y38_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~37\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(4),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~34\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~37_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~38\);

-- Location: MLABCELL_X8_Y38_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~41\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(5),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~38\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~41_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~42\);

-- Location: MLABCELL_X8_Y38_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(6),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~42\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~14\);

-- Location: MLABCELL_X8_Y38_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(7),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~14\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~18\);

-- Location: MLABCELL_X8_Y38_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(8),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~18\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~22\);

-- Location: MLABCELL_X8_Y38_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(9),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~22\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~2\);

-- Location: MLABCELL_X3_Y43_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~1_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~0_combout\);

-- Location: FF_X3_Y43_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(9));

-- Location: MLABCELL_X8_Y38_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(10),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~2\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~6\);

-- Location: MLABCELL_X8_Y38_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~6\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9_sumout\);

-- Location: MLABCELL_X3_Y43_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~9_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~2_combout\);

-- Location: FF_X3_Y43_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~2_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(11));

-- Location: MLABCELL_X3_Y43_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~5_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~1_combout\);

-- Location: FF_X3_Y43_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~1_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(10));

-- Location: MLABCELL_X3_Y43_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010010000000000100100000010010000000000100100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(11),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(9),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(11),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(10),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(9),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\);

-- Location: LABCELL_X2_Y42_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~13_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~3_combout\);

-- Location: FF_X2_Y42_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(6));

-- Location: LABCELL_X2_Y42_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~17_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~4_combout\);

-- Location: FF_X2_Y42_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(7));

-- Location: LABCELL_X2_Y42_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~21_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~5_combout\);

-- Location: FF_X2_Y42_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~5_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(8));

-- Location: LABCELL_X2_Y42_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010010000100100000000000000000010010000100100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(7),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(6),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(7),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(8),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(8),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout\);

-- Location: MLABCELL_X6_Y42_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~37_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~9_combout\);

-- Location: FF_X6_Y42_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~9_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(4));

-- Location: MLABCELL_X3_Y43_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~41_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~10_combout\);

-- Location: FF_X3_Y43_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~10_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(5));

-- Location: LABCELL_X2_Y43_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~33_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~8_combout\);

-- Location: FF_X2_Y43_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~8_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(3));

-- Location: LABCELL_X2_Y43_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010000000001000100000000000010001000000000100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(5),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(5),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout\);

-- Location: LABCELL_X2_Y42_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~29_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~7_combout\);

-- Location: FF_X2_Y42_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~7_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(2));

-- Location: FF_X2_Y43_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(0));

-- Location: LABCELL_X2_Y43_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~25_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~6_combout\);

-- Location: FF_X2_Y43_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~6_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(1));

-- Location: LABCELL_X2_Y43_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000010000100000010000000000100000010000100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(2),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(0),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout\);

-- Location: LABCELL_X2_Y38_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010101111111110101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2_combout\);

-- Location: LABCELL_X4_Y42_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~3_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~2_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_process_0~2_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~1_combout\);

-- Location: FF_X3_Y43_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(0));

-- Location: LABCELL_X2_Y43_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(1),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30\);

-- Location: MLABCELL_X3_Y43_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000100111111110100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~29_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8_combout\);

-- Location: FF_X3_Y43_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(1));

-- Location: LABCELL_X2_Y43_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(2),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34\);

-- Location: MLABCELL_X3_Y43_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001001111010011110100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~33_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~9_combout\);

-- Location: FF_X3_Y43_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~9_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(2));

-- Location: LABCELL_X2_Y43_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(3),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38\);

-- Location: MLABCELL_X3_Y43_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100111111110101110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~37_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~10_combout\);

-- Location: FF_X3_Y43_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~10_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(3));

-- Location: LABCELL_X2_Y43_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(4),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~42\);

-- Location: MLABCELL_X3_Y43_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111110011110101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~41_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~11_combout\);

-- Location: FF_X3_Y43_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~11_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(4));

-- Location: LABCELL_X2_Y43_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~45\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(5),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~42\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~45_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~46\);

-- Location: MLABCELL_X3_Y43_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011101000000000101110100000000010111010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~45_sumout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~12_combout\);

-- Location: FF_X3_Y43_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~12_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(5));

-- Location: LABCELL_X2_Y43_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(6),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~46\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14\);

-- Location: LABCELL_X2_Y43_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(7),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\);

-- Location: MLABCELL_X3_Y43_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100111111110101110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~17_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5_combout\);

-- Location: FF_X3_Y43_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(7));

-- Location: LABCELL_X2_Y43_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(8),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22\);

-- Location: MLABCELL_X3_Y43_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111110011110101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~21_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6_combout\);

-- Location: FF_X3_Y43_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(8));

-- Location: LABCELL_X2_Y43_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(9),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2\);

-- Location: MLABCELL_X3_Y43_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100111111110101110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~1_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout\);

-- Location: FF_X3_Y43_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(9));

-- Location: MLABCELL_X3_Y43_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000011000001110000001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~5_sumout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout\);

-- Location: FF_X3_Y43_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(10));

-- Location: LABCELL_X2_Y43_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(10),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(1),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(2),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\);

-- Location: MLABCELL_X3_Y43_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111110011110101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~13_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4_combout\);

-- Location: FF_X3_Y43_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(6));

-- Location: LABCELL_X1_Y43_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(6),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(7),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(9),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\);

-- Location: LABCELL_X4_Y42_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010001000100010001010100000101000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\);

-- Location: LABCELL_X1_Y43_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_process_0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~0_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~3_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\);

-- Location: FF_X6_Y42_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q\);

-- Location: MLABCELL_X6_Y42_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[0]~q\,
	cin => GND,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6\);

-- Location: FF_X6_Y42_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q\);

-- Location: MLABCELL_X6_Y42_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[1]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10\);

-- Location: FF_X6_Y42_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q\);

-- Location: MLABCELL_X6_Y42_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[2]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14\);

-- Location: FF_X6_Y42_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q\);

-- Location: MLABCELL_X6_Y42_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[3]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18\);

-- Location: FF_X6_Y42_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q\);

-- Location: MLABCELL_X6_Y42_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[4]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22\);

-- Location: FF_X6_Y42_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q\);

-- Location: MLABCELL_X6_Y42_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[5]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26\);

-- Location: FF_X6_Y42_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q\);

-- Location: MLABCELL_X6_Y42_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[6]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~30\);

-- Location: MLABCELL_X6_Y42_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~29_sumout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~17_sumout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~25_sumout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~21_sumout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~9_sumout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~13_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\);

-- Location: LABCELL_X4_Y42_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~3_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_process_0~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\);

-- Location: FF_X6_Y42_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q\);

-- Location: MLABCELL_X6_Y42_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[7]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~30\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~34\);

-- Location: FF_X6_Y42_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~41_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q\);

-- Location: MLABCELL_X6_Y42_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~37\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[8]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~34\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~37_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~38\);

-- Location: FF_X6_Y42_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~37_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q\);

-- Location: MLABCELL_X6_Y42_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~41\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[9]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~38\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~41_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~42\);

-- Location: MLABCELL_X6_Y42_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~33_sumout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~41_sumout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~37_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\);

-- Location: LABCELL_X4_Y42_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~3_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~1_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~0_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~5_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\);

-- Location: FF_X6_Y42_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q\);

-- Location: MLABCELL_X6_Y42_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[10]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~42\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout\);

-- Location: MLABCELL_X6_Y42_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000001001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_process_0~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~0_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:is_buffer_wrapped~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~1_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout\);

-- Location: FF_X6_Y42_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\);

-- Location: FF_X2_Y38_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q\);

-- Location: LABCELL_X4_Y39_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_segment_wrapped_delayed~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout\);

-- Location: FF_X4_Y42_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q\);

-- Location: LABCELL_X4_Y42_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~3_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~0_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\);

-- Location: LABCELL_X4_Y42_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001000000000010111011111111110101010101010100101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~2_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:base_address[0]~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\);

-- Location: FF_X4_Y42_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\);

-- Location: FF_X4_Y42_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed\(0));

-- Location: FF_X4_Y42_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\);

-- Location: LABCELL_X4_Y42_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~3_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~2_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~0_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:done~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\);

-- Location: FF_X4_Y42_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~DUPLICATE_q\);

-- Location: LABCELL_X1_Y41_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:done~DUPLICATE_q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout\);

-- Location: FF_X1_Y41_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\);

-- Location: LABCELL_X4_Y42_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001110000011100000000000000000000011100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:segment_shift_var~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_current_segment_delayed\(0),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_enable_delayed~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\);

-- Location: FF_X4_Y39_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q\);

-- Location: LABCELL_X4_Y39_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder_combout\);

-- Location: LABCELL_X1_Y39_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_segment_wrapped_delayed~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout\);

-- Location: LABCELL_X4_Y42_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_enable_delayed~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:segment_shift_var~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_current_segment_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\);

-- Location: FF_X1_Y39_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q\);

-- Location: LABCELL_X9_Y32_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LABCELL_X2_Y32_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout\);

-- Location: LABCELL_X2_Y38_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000001111000000000000010100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\);

-- Location: LABCELL_X2_Y38_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001111111111111100111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_crc_rom_sr_ena~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][7]~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset~combout\);

-- Location: LABCELL_X9_Y32_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1_sumout\);

-- Location: LABCELL_X9_Y32_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010111111111111111110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~1_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual~combout\);

-- Location: LABCELL_X1_Y32_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LABCELL_X1_Y32_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout\);

-- Location: LABCELL_X1_Y32_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][7]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout\);

-- Location: LABCELL_X1_Y32_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(2),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\);

-- Location: LABCELL_X1_Y32_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit[3]~DUPLICATE_q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\);

-- Location: LABCELL_X1_Y32_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita3~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout\);

-- Location: FF_X1_Y32_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~DUPLICATE_q\);

-- Location: LABCELL_X1_Y32_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\);

-- Location: LABCELL_X1_Y32_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder_combout\);

-- Location: FF_X1_Y32_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~DUPLICATE_q\);

-- Location: LABCELL_X1_Y32_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~1_sumout\);

-- Location: FF_X1_Y32_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(1));

-- Location: FF_X1_Y32_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(3));

-- Location: LABCELL_X1_Y32_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\);

-- Location: LABCELL_X1_Y32_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~1_sumout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal3~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout\);

-- Location: FF_X1_Y32_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(0));

-- Location: LABCELL_X1_Y32_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit[1]~DUPLICATE_q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\);

-- Location: LABCELL_X1_Y32_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita1~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout\);

-- Location: FF_X1_Y32_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~DUPLICATE_q\);

-- Location: LABCELL_X1_Y32_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita2~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout\);

-- Location: FF_X1_Y32_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(2));

-- Location: FF_X1_Y32_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(4));

-- Location: LABCELL_X1_Y32_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit[3]~DUPLICATE_q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout\);

-- Location: FF_X2_Y32_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\(0));

-- Location: FF_X3_Y37_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0));

-- Location: FF_X4_Y39_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(0));

-- Location: MLABCELL_X3_Y39_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder_combout\);

-- Location: LABCELL_X2_Y42_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~5_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder_combout\);

-- Location: FF_X2_Y42_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q\);

-- Location: LABCELL_X4_Y41_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder_combout\);

-- Location: FF_X4_Y41_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(0));

-- Location: LABCELL_X4_Y39_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout\);

-- Location: FF_X4_Y39_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q\);

-- Location: LABCELL_X4_Y39_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder_combout\);

-- Location: LABCELL_X4_Y38_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout\);

-- Location: FF_X4_Y38_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q\);

-- Location: FF_X4_Y39_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(1));

-- Location: MLABCELL_X3_Y39_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder_combout\);

-- Location: FF_X2_Y42_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q\);

-- Location: MLABCELL_X8_Y40_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout\);

-- Location: FF_X8_Y40_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(1));

-- Location: LABCELL_X4_Y39_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout\);

-- Location: FF_X4_Y39_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q\);

-- Location: LABCELL_X4_Y39_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder_combout\);

-- Location: FF_X4_Y38_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(1),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q\);

-- Location: FF_X4_Y39_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(2));

-- Location: MLABCELL_X3_Y39_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder_combout\);

-- Location: FF_X6_Y42_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q\);

-- Location: MLABCELL_X3_Y42_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout\);

-- Location: FF_X3_Y42_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(2));

-- Location: FF_X4_Y39_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(2),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q\);

-- Location: LABCELL_X4_Y39_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder_combout\);

-- Location: LABCELL_X4_Y38_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout\);

-- Location: FF_X4_Y38_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q\);

-- Location: FF_X4_Y39_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(3));

-- Location: MLABCELL_X3_Y39_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder_combout\);

-- Location: MLABCELL_X6_Y42_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~17_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout\);

-- Location: FF_X6_Y42_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q\);

-- Location: MLABCELL_X3_Y42_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout\);

-- Location: FF_X3_Y42_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(3));

-- Location: FF_X4_Y39_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(3),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q\);

-- Location: LABCELL_X4_Y39_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder_combout\);

-- Location: FF_X2_Y39_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(3),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q\);

-- Location: FF_X4_Y39_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(4));

-- Location: MLABCELL_X3_Y39_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder_combout\);

-- Location: LABCELL_X2_Y42_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~21_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder_combout\);

-- Location: FF_X2_Y42_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q\);

-- Location: LABCELL_X2_Y40_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout\);

-- Location: FF_X2_Y40_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(4));

-- Location: FF_X4_Y39_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(4),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q\);

-- Location: LABCELL_X4_Y39_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder_combout\);

-- Location: FF_X4_Y38_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(4),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q\);

-- Location: FF_X4_Y39_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(5));

-- Location: MLABCELL_X3_Y39_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder_combout\);

-- Location: FF_X2_Y42_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q\);

-- Location: FF_X2_Y40_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(5));

-- Location: FF_X3_Y38_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(5),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q\);

-- Location: MLABCELL_X3_Y38_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][6]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder_combout\);

-- Location: FF_X4_Y38_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(5),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q\);

-- Location: FF_X3_Y38_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(6));

-- Location: MLABCELL_X3_Y39_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder_combout\);

-- Location: FF_X6_Y42_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q\);

-- Location: FF_X8_Y40_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(6));

-- Location: LABCELL_X4_Y39_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout\);

-- Location: FF_X4_Y39_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q\);

-- Location: MLABCELL_X3_Y38_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder_combout\);

-- Location: FF_X4_Y38_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(6),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q\);

-- Location: FF_X3_Y38_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(7));

-- Location: MLABCELL_X3_Y39_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder_combout\);

-- Location: MLABCELL_X6_Y42_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~33_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder_combout\);

-- Location: FF_X6_Y42_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q\);

-- Location: LABCELL_X2_Y40_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder_combout\);

-- Location: FF_X2_Y40_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(7));

-- Location: FF_X3_Y38_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(7),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q\);

-- Location: MLABCELL_X3_Y38_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][8]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder_combout\);

-- Location: FF_X4_Y38_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(7),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q\);

-- Location: FF_X3_Y38_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(8));

-- Location: MLABCELL_X3_Y39_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder_combout\);

-- Location: FF_X6_Y42_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~37_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q\);

-- Location: LABCELL_X2_Y40_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[8]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder_combout\);

-- Location: FF_X2_Y40_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(8));

-- Location: LABCELL_X4_Y39_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout\);

-- Location: FF_X4_Y39_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q\);

-- Location: LABCELL_X4_Y39_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder_combout\);

-- Location: FF_X2_Y39_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(8),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q\);

-- Location: FF_X4_Y39_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(9));

-- Location: MLABCELL_X3_Y39_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder_combout\);

-- Location: FF_X2_Y43_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~41_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q\);

-- Location: FF_X2_Y40_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(9));

-- Location: FF_X3_Y38_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(9),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q\);

-- Location: LABCELL_X2_Y38_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][10]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder_combout\);

-- Location: FF_X2_Y40_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(9),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q\);

-- Location: FF_X2_Y38_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(10));

-- Location: MLABCELL_X3_Y39_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder_combout\);

-- Location: FF_X6_Y42_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q\);

-- Location: FF_X2_Y40_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]~DUPLICATE_q\);

-- Location: FF_X3_Y38_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]~DUPLICATE_q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q\);

-- Location: MLABCELL_X3_Y38_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][11]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder_combout\);

-- Location: FF_X2_Y40_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(10));

-- Location: FF_X2_Y40_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(10),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q\);

-- Location: FF_X3_Y38_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(11));

-- Location: LABCELL_X2_Y14_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder_combout\);

-- Location: MLABCELL_X6_Y40_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout\);

-- Location: FF_X6_Y40_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

-- Location: MLABCELL_X3_Y38_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout\);

-- Location: FF_X3_Y38_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q\);

-- Location: MLABCELL_X3_Y38_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][12]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder_combout\);

-- Location: FF_X4_Y38_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q\);

-- Location: FF_X3_Y38_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(12));

-- Location: MLABCELL_X8_Y8_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder_combout\);

-- Location: LABCELL_X7_Y40_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout\);

-- Location: FF_X7_Y40_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1));

-- Location: MLABCELL_X3_Y38_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout\);

-- Location: FF_X3_Y38_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q\);

-- Location: MLABCELL_X3_Y38_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][13]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder_combout\);

-- Location: LABCELL_X4_Y38_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout\);

-- Location: FF_X4_Y38_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q\);

-- Location: FF_X3_Y38_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(13));

-- Location: LABCELL_X1_Y3_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder_combout\);

-- Location: FF_X1_Y40_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2));

-- Location: FF_X4_Y39_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q\);

-- Location: LABCELL_X4_Y39_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][14]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder_combout\);

-- Location: FF_X4_Y38_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q\);

-- Location: FF_X4_Y39_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(14));

-- Location: MLABCELL_X6_Y3_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]~feeder_combout\);

-- Location: MLABCELL_X6_Y40_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout\);

-- Location: FF_X6_Y40_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3));

-- Location: FF_X4_Y39_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q\);

-- Location: LABCELL_X4_Y39_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][15]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]~feeder_combout\);

-- Location: FF_X4_Y38_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q\);

-- Location: FF_X4_Y39_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(15));

-- Location: LABCELL_X2_Y3_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]~feeder_combout\);

-- Location: LABCELL_X7_Y40_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout\);

-- Location: FF_X7_Y40_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4));

-- Location: FF_X4_Y39_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q\);

-- Location: LABCELL_X4_Y39_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][16]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]~feeder_combout\);

-- Location: LABCELL_X4_Y38_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder_combout\);

-- Location: FF_X4_Y38_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q\);

-- Location: FF_X4_Y39_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(16));

-- Location: LABCELL_X1_Y3_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]~feeder_combout\);

-- Location: FF_X7_Y40_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5));

-- Location: FF_X3_Y38_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q\);

-- Location: MLABCELL_X3_Y38_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][17]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]~feeder_combout\);

-- Location: LABCELL_X4_Y38_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder_combout\);

-- Location: FF_X4_Y38_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q\);

-- Location: FF_X3_Y38_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(17));

-- Location: LABCELL_X1_Y6_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(17),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]~feeder_combout\);

-- Location: FF_X7_Y42_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6));

-- Location: MLABCELL_X3_Y38_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder_combout\);

-- Location: FF_X3_Y38_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q\);

-- Location: MLABCELL_X3_Y38_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][18]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]~feeder_combout\);

-- Location: FF_X4_Y38_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q\);

-- Location: FF_X3_Y38_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(18));

-- Location: LABCELL_X2_Y6_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(18),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18]~feeder_combout\);

-- Location: MLABCELL_X8_Y40_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder_combout\);

-- Location: FF_X8_Y40_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7));

-- Location: MLABCELL_X3_Y38_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder_combout\);

-- Location: FF_X3_Y38_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~q\);

-- Location: MLABCELL_X3_Y38_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][19]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]~feeder_combout\);

-- Location: LABCELL_X4_Y38_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder_combout\);

-- Location: FF_X4_Y38_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~q\);

-- Location: FF_X3_Y38_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(19));

-- Location: MLABCELL_X3_Y6_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(19),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19]~feeder_combout\);

-- Location: FF_X7_Y40_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8));

-- Location: MLABCELL_X3_Y38_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder_combout\);

-- Location: FF_X3_Y38_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~q\);

-- Location: MLABCELL_X3_Y38_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][20]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]~feeder_combout\);

-- Location: LABCELL_X4_Y38_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder_combout\);

-- Location: FF_X4_Y38_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~q\);

-- Location: FF_X3_Y38_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(20));

-- Location: LABCELL_X1_Y10_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(20),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20]~feeder_combout\);

-- Location: LABCELL_X7_Y40_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder_combout\);

-- Location: FF_X7_Y40_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9));

-- Location: MLABCELL_X3_Y38_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder_combout\);

-- Location: FF_X3_Y38_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~q\);

-- Location: MLABCELL_X3_Y38_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][21]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]~feeder_combout\);

-- Location: FF_X4_Y38_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~q\);

-- Location: FF_X3_Y38_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(21));

-- Location: LABCELL_X1_Y10_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(21),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21]~feeder_combout\);

-- Location: FF_X7_Y40_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10));

-- Location: FF_X3_Y38_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~q\);

-- Location: MLABCELL_X3_Y38_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][22]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]~feeder_combout\);

-- Location: FF_X4_Y38_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~q\);

-- Location: FF_X3_Y38_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(22));

-- Location: LABCELL_X1_Y32_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal3~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][7]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(22),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\);

-- Location: FF_X1_Y32_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(22));

-- Location: LABCELL_X1_Y32_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal3~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][7]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout\);

-- Location: FF_X1_Y10_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(22),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(21));

-- Location: FF_X1_Y10_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(21),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(20));

-- Location: FF_X3_Y6_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(20),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(19));

-- Location: FF_X2_Y6_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(19),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(18));

-- Location: FF_X1_Y6_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(18),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(17));

-- Location: FF_X1_Y3_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(17),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(16));

-- Location: FF_X2_Y3_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(16),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(15));

-- Location: FF_X6_Y3_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(15),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(14));

-- Location: FF_X1_Y3_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(14),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(13));

-- Location: FF_X8_Y8_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(13),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(12));

-- Location: FF_X2_Y14_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(12),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(11));

-- Location: FF_X3_Y39_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(11),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(10));

-- Location: FF_X3_Y39_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(10),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(9));

-- Location: FF_X3_Y39_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(9),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(8));

-- Location: FF_X3_Y39_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(8),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(7));

-- Location: FF_X3_Y39_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(7),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(6));

-- Location: FF_X3_Y39_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(6),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(5));

-- Location: FF_X3_Y39_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(5),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(4));

-- Location: FF_X3_Y39_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(4),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(3));

-- Location: FF_X3_Y39_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(3),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(2));

-- Location: FF_X3_Y39_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(2),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(1));

-- Location: FF_X3_Y39_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(1),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(0));

-- Location: LABCELL_X2_Y37_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100001101110011011100000100100011000011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][8]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][7]~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~DUPLICATE_q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|ALT_INV_dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout\);

-- Location: MLABCELL_X3_Y37_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000111111110000000000001010100000001010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(3),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(2),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout\);

-- Location: MLABCELL_X3_Y37_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101010111100001010101011111111101010101111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~1_combout\);

-- Location: FF_X3_Y37_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(3));

-- Location: MLABCELL_X3_Y37_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001100000000111111110000000010100010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(2),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0_combout\);

-- Location: MLABCELL_X3_Y37_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~feeder_combout\);

-- Location: FF_X3_Y37_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0));

-- Location: MLABCELL_X3_Y37_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111010000000001111101011111010000000001111101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2_combout\);

-- Location: FF_X3_Y37_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1));

-- Location: MLABCELL_X3_Y37_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000110010001100101100100011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(2),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3_combout\);

-- Location: FF_X3_Y37_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2));

-- Location: MLABCELL_X3_Y37_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101010101010111110101010101001100010001000100110001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~1_combout\);

-- Location: MLABCELL_X3_Y37_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000000000000111000000000000011101110111011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~2_combout\);

-- Location: MLABCELL_X6_Y37_N3
\auto_signaltap_0|~VCC\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|~VCC~combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|~VCC~combout\);

-- Location: FF_X3_Y37_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE_q\);

-- Location: LABCELL_X4_Y37_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1),
	datab => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datac => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datad => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datae => \auto_signaltap_0|ALT_INV_~GND~combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~DUPLICATE_q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\);

-- Location: LABCELL_X7_Y37_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111001100000011000001010000010111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datab => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1),
	datad => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~DUPLICATE_q\,
	dataf => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout\);

-- Location: LABCELL_X7_Y37_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000000000111101010011010100111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datab => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1),
	datad => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~DUPLICATE_q\,
	dataf => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout\);

-- Location: LABCELL_X4_Y37_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1),
	datab => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datac => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datad => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datae => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~DUPLICATE_q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout\);

-- Location: LABCELL_X4_Y37_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~DUPLICATE_q\,
	datab => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datac => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datad => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datae => \auto_signaltap_0|ALT_INV_~GND~combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout\);

-- Location: MLABCELL_X3_Y37_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110000011101001100110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1),
	datac => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0),
	datae => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	dataf => \auto_signaltap_0|ALT_INV_~GND~combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout\);

-- Location: LABCELL_X4_Y37_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011100000010000100110100011001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[0]~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[0]~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~12_combout\,
	datad => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~13_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout\);

-- Location: MLABCELL_X3_Y37_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101010011111100110101001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~5_combout\);

-- Location: FF_X4_Y37_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(3));

-- Location: LABCELL_X4_Y37_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000000100100011000010011010101110001001101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[0]~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[0]~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~9_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~10_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout\);

-- Location: FF_X4_Y37_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(2));

-- Location: LABCELL_X4_Y37_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000000100100011000010011010101110001001101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[0]~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[0]~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~6_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~7_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout\);

-- Location: FF_X4_Y37_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(1));

-- Location: MLABCELL_X3_Y37_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1),
	datad => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datae => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	dataf => \auto_signaltap_0|ALT_INV_~GND~combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0_combout\);

-- Location: LABCELL_X4_Y37_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datab => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datac => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~DUPLICATE_q\,
	datae => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout\);

-- Location: LABCELL_X4_Y37_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011001100000000000011111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[0]~2_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[0]~1_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~3_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout\);

-- Location: LABCELL_X1_Y39_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~feeder_combout\);

-- Location: FF_X1_Y39_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(0));

-- Location: LABCELL_X27_Y39_N48
\auto_signaltap_0|acq_data_in_reg[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[0]~feeder_combout\ = ( \VGA_Generator|b[0]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_b[0]~3_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[0]~feeder_combout\);

-- Location: FF_X27_Y39_N50
\auto_signaltap_0|acq_data_in_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(0));

-- Location: LABCELL_X27_Y39_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout\);

-- Location: FF_X27_Y39_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q\);

-- Location: FF_X27_Y39_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q\);

-- Location: FF_X27_Y39_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q\);

-- Location: FF_X27_Y39_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\);

-- Location: LABCELL_X12_Y35_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: MLABCELL_X6_Y14_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout\);

-- Location: LABCELL_X2_Y38_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110101111111111111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_crc_rom_sr_ena~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\);

-- Location: LABCELL_X2_Y39_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit[0]~DUPLICATE_q\,
	cin => GND,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LABCELL_X2_Y39_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout\);

-- Location: LABCELL_X2_Y39_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000000000001000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout\);

-- Location: LABCELL_X2_Y39_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\);

-- Location: LABCELL_X2_Y39_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit[2]~DUPLICATE_q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\);

-- Location: LABCELL_X2_Y39_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita2~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout\);

-- Location: FF_X2_Y39_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~DUPLICATE_q\);

-- Location: LABCELL_X2_Y39_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(3),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\);

-- Location: LABCELL_X2_Y39_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita3~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout\);

-- Location: FF_X2_Y39_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(3));

-- Location: FF_X2_Y39_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(0));

-- Location: LABCELL_X2_Y39_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(4),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\);

-- Location: LABCELL_X2_Y39_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder_combout\);

-- Location: FF_X2_Y39_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(4));

-- Location: LABCELL_X2_Y39_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit[2]~DUPLICATE_q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\);

-- Location: LABCELL_X2_Y39_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~1_sumout\);

-- Location: LABCELL_X2_Y39_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal1~0_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~1_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout\);

-- Location: FF_X2_Y39_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]~DUPLICATE_q\);

-- Location: LABCELL_X2_Y39_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita1~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout\);

-- Location: FF_X2_Y39_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(1));

-- Location: FF_X2_Y39_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(2));

-- Location: LABCELL_X2_Y39_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit[0]~DUPLICATE_q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\);

-- Location: LABCELL_X2_Y38_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111011111111111111101111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_crc_rom_sr_ena~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal0~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\);

-- Location: FF_X6_Y14_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

-- Location: LABCELL_X12_Y35_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\);

-- Location: FF_X6_Y35_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~sumout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1));

-- Location: LABCELL_X12_Y35_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(2),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\);

-- Location: MLABCELL_X6_Y35_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita2~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout\);

-- Location: FF_X6_Y35_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2));

-- Location: LABCELL_X12_Y35_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(3),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\);

-- Location: MLABCELL_X6_Y14_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita3~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout\);

-- Location: FF_X6_Y14_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3));

-- Location: LABCELL_X12_Y35_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(4),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\);

-- Location: FF_X6_Y35_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~sumout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4));

-- Location: LABCELL_X12_Y35_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(5),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\);

-- Location: FF_X6_Y35_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~sumout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5));

-- Location: LABCELL_X12_Y35_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(6),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT\);

-- Location: FF_X6_Y35_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~sumout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6));

-- Location: LABCELL_X12_Y35_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(7),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT\);

-- Location: MLABCELL_X6_Y14_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita7~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7]~feeder_combout\);

-- Location: FF_X6_Y14_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7]~feeder_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7));

-- Location: LABCELL_X12_Y35_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(8),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT\);

-- Location: FF_X6_Y14_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~sumout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8));

-- Location: LABCELL_X12_Y35_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(9),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT\);

-- Location: MLABCELL_X6_Y35_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita9~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9]~feeder_combout\);

-- Location: FF_X6_Y35_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9]~feeder_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9));

-- Location: LABCELL_X12_Y35_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(10),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~sumout\);

-- Location: FF_X6_Y14_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~sumout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10));

-- Location: LABCELL_X27_Y39_N45
\auto_signaltap_0|acq_data_in_reg[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[1]~feeder_combout\ = ( \VGA_Generator|b[0]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_b[0]~3_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[1]~feeder_combout\);

-- Location: FF_X27_Y39_N47
\auto_signaltap_0|acq_data_in_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(1));

-- Location: FF_X27_Y39_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q\);

-- Location: FF_X27_Y39_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q\);

-- Location: FF_X27_Y39_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q\);

-- Location: FF_X27_Y39_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q\);

-- Location: LABCELL_X9_Y41_N3
\auto_signaltap_0|acq_data_in_reg[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[2]~feeder_combout\ = ( \VGA_Generator|b[0]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_b[0]~3_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[2]~feeder_combout\);

-- Location: FF_X9_Y41_N5
\auto_signaltap_0|acq_data_in_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(2));

-- Location: FF_X8_Y41_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q\);

-- Location: FF_X8_Y41_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q\);

-- Location: FF_X8_Y41_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q\);

-- Location: FF_X8_Y41_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q\);

-- Location: LABCELL_X9_Y42_N3
\auto_signaltap_0|acq_data_in_reg[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[3]~feeder_combout\ = ( \VGA_Generator|b[0]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_b[0]~3_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[3]~feeder_combout\);

-- Location: FF_X9_Y42_N4
\auto_signaltap_0|acq_data_in_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(3));

-- Location: FF_X10_Y40_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q\);

-- Location: FF_X10_Y40_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q\);

-- Location: FF_X10_Y40_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q\);

-- Location: FF_X10_Y40_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q\);

-- Location: FF_X7_Y39_N50
\auto_signaltap_0|acq_data_in_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|b[0]~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(4));

-- Location: FF_X7_Y39_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q\);

-- Location: FF_X7_Y39_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q\);

-- Location: LABCELL_X7_Y39_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout\);

-- Location: FF_X7_Y39_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q\);

-- Location: LABCELL_X7_Y39_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout\);

-- Location: FF_X7_Y39_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q\);

-- Location: M10K_X14_Y39_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q784:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 5,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 28,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 5,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 28,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	portbre => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	ena1 => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X6_Y39_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~feeder_combout\);

-- Location: MLABCELL_X6_Y39_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a1\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]~feeder_combout\);

-- Location: MLABCELL_X6_Y39_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a2\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]~feeder_combout\);

-- Location: MLABCELL_X6_Y39_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a3\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]~feeder_combout\);

-- Location: MLABCELL_X6_Y39_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a4\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]~feeder_combout\);

-- Location: LABCELL_X7_Y39_N6
\auto_signaltap_0|acq_data_in_reg[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[5]~feeder_combout\ = \VGA_Generator|b[0]~3_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|ALT_INV_b[0]~3_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[5]~feeder_combout\);

-- Location: FF_X7_Y39_N8
\auto_signaltap_0|acq_data_in_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(5));

-- Location: FF_X7_Y39_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q\);

-- Location: FF_X7_Y39_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q\);

-- Location: FF_X7_Y39_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q\);

-- Location: LABCELL_X7_Y39_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout\);

-- Location: FF_X7_Y39_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q\);

-- Location: LABCELL_X7_Y39_N36
\auto_signaltap_0|acq_data_in_reg[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[6]~feeder_combout\ = \VGA_Generator|b[0]~3_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|ALT_INV_b[0]~3_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[6]~feeder_combout\);

-- Location: FF_X7_Y39_N37
\auto_signaltap_0|acq_data_in_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(6));

-- Location: LABCELL_X7_Y39_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout\);

-- Location: FF_X7_Y39_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q\);

-- Location: LABCELL_X7_Y39_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][6]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout\);

-- Location: FF_X7_Y39_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q\);

-- Location: FF_X7_Y39_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q\);

-- Location: FF_X7_Y39_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q\);

-- Location: FF_X7_Y41_N38
\auto_signaltap_0|acq_data_in_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|b[7]~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(7));

-- Location: FF_X7_Y41_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q\);

-- Location: FF_X7_Y41_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q\);

-- Location: LABCELL_X7_Y41_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout\);

-- Location: FF_X7_Y41_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q\);

-- Location: LABCELL_X4_Y40_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout\);

-- Location: FF_X4_Y40_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q\);

-- Location: LABCELL_X10_Y40_N18
\auto_signaltap_0|acq_data_in_reg[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[8]~feeder_combout\ = \QIC_SIGNALTAP_GND~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_QIC_SIGNALTAP_GND~combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[8]~feeder_combout\);

-- Location: FF_X10_Y40_N19
\auto_signaltap_0|acq_data_in_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(8));

-- Location: LABCELL_X10_Y40_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout\);

-- Location: FF_X10_Y40_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q\);

-- Location: FF_X10_Y40_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q\);

-- Location: FF_X10_Y40_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q\);

-- Location: FF_X10_Y40_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q\);

-- Location: FF_X8_Y38_N35
\auto_signaltap_0|acq_data_in_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|g[0]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(9));

-- Location: MLABCELL_X8_Y38_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder_combout\);

-- Location: FF_X8_Y38_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q\);

-- Location: FF_X8_Y38_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q\);

-- Location: FF_X8_Y38_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q\);

-- Location: FF_X8_Y38_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q\);

-- Location: M10K_X5_Y39_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q784:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 5,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 28,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 5,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 28,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	portbre => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	ena1 => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X6_Y39_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a5~portbdataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]~feeder_combout\);

-- Location: MLABCELL_X6_Y39_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a6\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]~feeder_combout\);

-- Location: MLABCELL_X6_Y39_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a7\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]~feeder_combout\);

-- Location: MLABCELL_X6_Y39_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a8\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]~feeder_combout\);

-- Location: MLABCELL_X6_Y39_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a9\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]~feeder_combout\);

-- Location: FF_X8_Y38_N49
\auto_signaltap_0|acq_data_in_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|g[0]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(10));

-- Location: LABCELL_X7_Y39_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder_combout\);

-- Location: FF_X7_Y39_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~q\);

-- Location: LABCELL_X7_Y39_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][10]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout\);

-- Location: FF_X7_Y39_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~q\);

-- Location: FF_X7_Y39_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~q\);

-- Location: LABCELL_X7_Y38_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][10]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder_combout\);

-- Location: FF_X7_Y38_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~q\);

-- Location: FF_X8_Y38_N11
\auto_signaltap_0|acq_data_in_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|g[0]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(11));

-- Location: MLABCELL_X8_Y38_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder_combout\);

-- Location: FF_X8_Y38_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~q\);

-- Location: FF_X8_Y38_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~q\);

-- Location: FF_X8_Y38_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~q\);

-- Location: FF_X2_Y38_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~q\);

-- Location: FF_X8_Y38_N14
\auto_signaltap_0|acq_data_in_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|g[0]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(12));

-- Location: FF_X8_Y38_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~q\);

-- Location: MLABCELL_X8_Y36_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][12]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder_combout\);

-- Location: FF_X8_Y36_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~q\);

-- Location: FF_X8_Y36_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~q\);

-- Location: FF_X8_Y36_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~q\);

-- Location: MLABCELL_X6_Y40_N48
\auto_signaltap_0|acq_data_in_reg[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[13]~feeder_combout\ = ( \VGA_Generator|g[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_g[0]~1_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[13]~feeder_combout\);

-- Location: FF_X6_Y40_N49
\auto_signaltap_0|acq_data_in_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(13));

-- Location: LABCELL_X4_Y40_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder_combout\);

-- Location: FF_X4_Y40_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~q\);

-- Location: LABCELL_X4_Y40_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][13]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout\);

-- Location: FF_X4_Y40_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~q\);

-- Location: FF_X4_Y40_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~q\);

-- Location: FF_X4_Y40_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~q\);

-- Location: FF_X8_Y38_N29
\auto_signaltap_0|acq_data_in_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|g[0]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(14));

-- Location: FF_X8_Y38_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~q\);

-- Location: FF_X4_Y40_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~q\);

-- Location: FF_X4_Y40_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~q\);

-- Location: FF_X4_Y40_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~q\);

-- Location: M10K_X5_Y38_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q784:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 5,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 28,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 5,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 28,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	portbre => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	ena1 => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X6_Y39_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a10~portbdataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]~feeder_combout\);

-- Location: MLABCELL_X6_Y39_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a11\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11]~feeder_combout\);

-- Location: LABCELL_X2_Y10_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a12\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12]~feeder_combout\);

-- Location: LABCELL_X2_Y10_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a13\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]~feeder_combout\);

-- Location: MLABCELL_X6_Y39_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a14\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]~feeder_combout\);

-- Location: FF_X7_Y39_N56
\auto_signaltap_0|acq_data_in_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|g[0]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(15));

-- Location: FF_X7_Y39_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~q\);

-- Location: FF_X7_Y39_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~q\);

-- Location: FF_X7_Y39_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~q\);

-- Location: FF_X7_Y39_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~q\);

-- Location: LABCELL_X7_Y41_N45
\auto_signaltap_0|acq_data_in_reg[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[16]~feeder_combout\ = ( \VGA_Generator|g[7]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_g[7]~2_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[16]~feeder_combout\);

-- Location: FF_X7_Y41_N47
\auto_signaltap_0|acq_data_in_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(16));

-- Location: FF_X7_Y41_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~q\);

-- Location: LABCELL_X7_Y41_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][16]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder_combout\);

-- Location: FF_X7_Y41_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~q\);

-- Location: FF_X7_Y41_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~q\);

-- Location: FF_X7_Y41_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~q\);

-- Location: LABCELL_X10_Y40_N3
\auto_signaltap_0|acq_data_in_reg[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[17]~feeder_combout\ = ( \VGA_Generator|VGA|LessThan8~1_wirecell_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|VGA|ALT_INV_LessThan8~1_wirecell_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[17]~feeder_combout\);

-- Location: FF_X10_Y40_N4
\auto_signaltap_0|acq_data_in_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(17));

-- Location: FF_X6_Y40_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~q\);

-- Location: LABCELL_X4_Y40_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][17]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder_combout\);

-- Location: FF_X4_Y40_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~q\);

-- Location: FF_X4_Y40_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~q\);

-- Location: LABCELL_X4_Y40_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][17]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder_combout\);

-- Location: FF_X4_Y40_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~q\);

-- Location: FF_X30_Y37_N55
\auto_signaltap_0|acq_data_in_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(18));

-- Location: FF_X30_Y37_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~q\);

-- Location: FF_X30_Y37_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~q\);

-- Location: FF_X30_Y37_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~q\);

-- Location: FF_X30_Y37_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~q\);

-- Location: MLABCELL_X6_Y38_N24
\auto_signaltap_0|acq_data_in_reg[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[19]~feeder_combout\ = ( \VGA_Generator|r[0]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_r[0]~4_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[19]~feeder_combout\);

-- Location: FF_X6_Y38_N26
\auto_signaltap_0|acq_data_in_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(19));

-- Location: MLABCELL_X6_Y38_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(19),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder_combout\);

-- Location: FF_X6_Y38_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~q\);

-- Location: FF_X6_Y38_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~q\);

-- Location: FF_X6_Y38_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~q\);

-- Location: FF_X6_Y38_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~q\);

-- Location: M10K_X5_Y37_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q784:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 5,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 28,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 5,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 28,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	portbre => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	ena1 => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X6_Y39_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a15~portbdataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]~feeder_combout\);

-- Location: MLABCELL_X6_Y39_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a16\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]~feeder_combout\);

-- Location: MLABCELL_X6_Y39_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a17\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]~feeder_combout\);

-- Location: MLABCELL_X6_Y39_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a18\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]~feeder_combout\);

-- Location: MLABCELL_X6_Y39_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a19\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]~feeder_combout\);

-- Location: LABCELL_X4_Y40_N51
\auto_signaltap_0|acq_data_in_reg[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[20]~feeder_combout\ = ( \VGA_Generator|r[0]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_r[0]~4_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[20]~feeder_combout\);

-- Location: FF_X4_Y40_N53
\auto_signaltap_0|acq_data_in_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(20));

-- Location: LABCELL_X4_Y40_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(20),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder_combout\);

-- Location: FF_X4_Y40_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~q\);

-- Location: LABCELL_X4_Y40_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][20]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder_combout\);

-- Location: FF_X4_Y40_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~q\);

-- Location: FF_X4_Y40_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~q\);

-- Location: FF_X4_Y40_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~q\);

-- Location: MLABCELL_X8_Y41_N39
\auto_signaltap_0|acq_data_in_reg[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[21]~feeder_combout\ = ( \VGA_Generator|r[0]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_r[0]~4_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[21]~feeder_combout\);

-- Location: FF_X8_Y41_N41
\auto_signaltap_0|acq_data_in_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(21));

-- Location: FF_X8_Y41_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~q\);

-- Location: MLABCELL_X8_Y41_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][21]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder_combout\);

-- Location: FF_X8_Y41_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~q\);

-- Location: FF_X8_Y41_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~q\);

-- Location: FF_X8_Y41_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~q\);

-- Location: MLABCELL_X6_Y38_N45
\auto_signaltap_0|acq_data_in_reg[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[22]~feeder_combout\ = ( \VGA_Generator|r[0]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_r[0]~4_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[22]~feeder_combout\);

-- Location: FF_X6_Y38_N47
\auto_signaltap_0|acq_data_in_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(22));

-- Location: FF_X6_Y38_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~q\);

-- Location: FF_X6_Y38_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~q\);

-- Location: FF_X6_Y38_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~q\);

-- Location: FF_X6_Y38_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~q\);

-- Location: LABCELL_X4_Y40_N21
\auto_signaltap_0|acq_data_in_reg[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[23]~feeder_combout\ = ( \VGA_Generator|r[0]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_r[0]~4_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[23]~feeder_combout\);

-- Location: FF_X4_Y40_N23
\auto_signaltap_0|acq_data_in_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(23));

-- Location: FF_X4_Y40_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~q\);

-- Location: FF_X4_Y40_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~q\);

-- Location: FF_X4_Y40_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~q\);

-- Location: FF_X4_Y40_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~q\);

-- Location: MLABCELL_X8_Y41_N6
\auto_signaltap_0|acq_data_in_reg[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[24]~feeder_combout\ = ( \VGA_Generator|r[0]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_r[0]~4_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[24]~feeder_combout\);

-- Location: FF_X8_Y41_N8
\auto_signaltap_0|acq_data_in_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(24));

-- Location: MLABCELL_X8_Y41_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(24),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder_combout\);

-- Location: FF_X8_Y41_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~q\);

-- Location: MLABCELL_X8_Y41_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][24]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder_combout\);

-- Location: FF_X8_Y41_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~q\);

-- Location: FF_X8_Y41_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~q\);

-- Location: FF_X8_Y41_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~q\);

-- Location: M10K_X5_Y40_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q784:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 5,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 28,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 5,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 28,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	portbre => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	ena1 => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X3_Y40_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a20~portbdataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]~feeder_combout\);

-- Location: MLABCELL_X3_Y40_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a21\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21]~feeder_combout\);

-- Location: MLABCELL_X3_Y40_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a22\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22]~feeder_combout\);

-- Location: MLABCELL_X3_Y40_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a23\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23]~feeder_combout\);

-- Location: MLABCELL_X3_Y40_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a24\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24]~feeder_combout\);

-- Location: MLABCELL_X6_Y38_N12
\auto_signaltap_0|acq_data_in_reg[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[25]~feeder_combout\ = ( \VGA_Generator|r[0]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_r[0]~4_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[25]~feeder_combout\);

-- Location: FF_X6_Y38_N14
\auto_signaltap_0|acq_data_in_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(25));

-- Location: MLABCELL_X6_Y38_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(25),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder_combout\);

-- Location: FF_X6_Y38_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~q\);

-- Location: MLABCELL_X6_Y38_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][25]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder_combout\);

-- Location: FF_X6_Y38_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~q\);

-- Location: FF_X6_Y38_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~q\);

-- Location: FF_X6_Y38_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~q\);

-- Location: LABCELL_X7_Y41_N24
\auto_signaltap_0|acq_data_in_reg[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[26]~feeder_combout\ = ( \VGA_Generator|r[7]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_r[7]~8_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[26]~feeder_combout\);

-- Location: FF_X7_Y41_N26
\auto_signaltap_0|acq_data_in_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(26));

-- Location: FF_X7_Y41_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~q\);

-- Location: LABCELL_X7_Y41_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][26]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder_combout\);

-- Location: FF_X7_Y41_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~q\);

-- Location: LABCELL_X7_Y41_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][26]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder_combout\);

-- Location: FF_X7_Y41_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~q\);

-- Location: FF_X7_Y41_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~q\);

-- Location: LABCELL_X4_Y41_N24
\auto_signaltap_0|acq_data_in_reg[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[27]~feeder_combout\ = ( \VGA_Generator|VGA|LessThan9~1_wirecell_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|VGA|ALT_INV_LessThan9~1_wirecell_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[27]~feeder_combout\);

-- Location: FF_X4_Y41_N26
\auto_signaltap_0|acq_data_in_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(27));

-- Location: FF_X4_Y41_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~q\);

-- Location: LABCELL_X7_Y36_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][27]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder_combout\);

-- Location: FF_X7_Y36_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~q\);

-- Location: FF_X7_Y36_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~q\);

-- Location: FF_X7_Y36_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~q\);

-- Location: M10K_X5_Y36_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q784:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 5,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 28,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 5,
	port_b_first_address => 0,
	port_b_first_bit_number => 25,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 28,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	portbre => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	ena1 => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X3_Y40_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a25~portbdataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25]~feeder_combout\);

-- Location: MLABCELL_X3_Y40_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a26\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26]~feeder_combout\);

-- Location: MLABCELL_X3_Y40_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100010000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal1~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a27\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout\);

-- Location: FF_X3_Y40_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(27));

-- Location: LABCELL_X2_Y39_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111101111111111111110111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal1~0_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout\);

-- Location: FF_X3_Y40_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(27),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(26));

-- Location: FF_X3_Y40_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(26),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(25));

-- Location: FF_X3_Y40_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(25),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(24));

-- Location: FF_X3_Y40_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(24),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(23));

-- Location: FF_X3_Y40_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(23),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(22));

-- Location: FF_X3_Y40_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(22),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(21));

-- Location: FF_X3_Y40_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(21),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(20));

-- Location: FF_X6_Y39_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(20),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(19));

-- Location: FF_X6_Y39_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(19),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(18));

-- Location: FF_X6_Y39_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(18),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(17));

-- Location: FF_X6_Y39_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(17),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(16));

-- Location: FF_X6_Y39_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(16),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(15));

-- Location: FF_X6_Y39_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(15),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(14));

-- Location: FF_X2_Y10_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(14),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(13));

-- Location: FF_X2_Y10_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(13),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(12));

-- Location: FF_X6_Y39_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(12),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(11));

-- Location: FF_X6_Y39_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(11),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(10));

-- Location: FF_X6_Y39_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(10),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(9));

-- Location: FF_X6_Y39_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(9),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(8));

-- Location: FF_X6_Y39_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(8),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(7));

-- Location: FF_X6_Y39_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(7),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(6));

-- Location: FF_X6_Y39_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(6),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(5));

-- Location: FF_X6_Y39_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(5),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(4));

-- Location: FF_X6_Y39_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(4),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(3));

-- Location: FF_X6_Y39_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(3),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(2));

-- Location: FF_X6_Y39_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(2),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(1));

-- Location: FF_X6_Y39_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(1),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(0));

-- Location: LABCELL_X2_Y40_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|ALT_INV_dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22]~feeder_combout\);

-- Location: LABCELL_X2_Y39_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101010111111111111111111111111101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\);

-- Location: FF_X2_Y40_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(22));

-- Location: LABCELL_X2_Y40_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(22),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21]~feeder_combout\);

-- Location: FF_X2_Y40_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(21));

-- Location: LABCELL_X2_Y40_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(21),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20]~feeder_combout\);

-- Location: FF_X2_Y40_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(20));

-- Location: LABCELL_X2_Y40_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(20),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19]~feeder_combout\);

-- Location: FF_X2_Y40_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(19));

-- Location: LABCELL_X1_Y40_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(19),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]~feeder_combout\);

-- Location: FF_X1_Y40_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(18));

-- Location: LABCELL_X1_Y42_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(18),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]~feeder_combout\);

-- Location: FF_X1_Y42_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(17));

-- Location: LABCELL_X1_Y42_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(17),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]~feeder_combout\);

-- Location: FF_X1_Y42_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(16));

-- Location: LABCELL_X1_Y42_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]~feeder_combout\);

-- Location: FF_X1_Y42_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(15));

-- Location: LABCELL_X1_Y40_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder_combout\);

-- Location: FF_X1_Y40_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(14));

-- Location: LABCELL_X2_Y40_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder_combout\);

-- Location: FF_X2_Y40_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(13));

-- Location: LABCELL_X1_Y40_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder_combout\);

-- Location: FF_X1_Y40_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(12));

-- Location: LABCELL_X1_Y42_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder_combout\);

-- Location: LABCELL_X2_Y38_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:done~DUPLICATE_q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_run~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_condition_delay_reg[3]~DUPLICATE_q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\);

-- Location: FF_X4_Y42_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(10));

-- Location: FF_X1_Y42_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(10),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(11));

-- Location: LABCELL_X1_Y42_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder_combout\);

-- Location: LABCELL_X2_Y42_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~41_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]~feeder_combout\);

-- Location: FF_X2_Y42_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(9));

-- Location: FF_X1_Y42_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(9),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(10));

-- Location: LABCELL_X1_Y42_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder_combout\);

-- Location: FF_X2_Y42_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~37_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(8));

-- Location: FF_X1_Y42_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(8),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(9));

-- Location: LABCELL_X1_Y40_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder_combout\);

-- Location: LABCELL_X2_Y42_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~33_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder_combout\);

-- Location: FF_X2_Y42_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(7));

-- Location: FF_X1_Y40_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(7),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(8));

-- Location: LABCELL_X1_Y42_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder_combout\);

-- Location: LABCELL_X2_Y42_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~29_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout\);

-- Location: FF_X2_Y42_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(6));

-- Location: FF_X1_Y42_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(6),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(7));

-- Location: LABCELL_X1_Y42_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder_combout\);

-- Location: FF_X2_Y42_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(5));

-- Location: FF_X1_Y42_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(5),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(6));

-- Location: LABCELL_X1_Y42_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder_combout\);

-- Location: LABCELL_X2_Y42_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~21_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout\);

-- Location: FF_X2_Y42_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(4));

-- Location: FF_X1_Y42_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(4),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(5));

-- Location: LABCELL_X1_Y42_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder_combout\);

-- Location: FF_X2_Y43_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(3));

-- Location: FF_X1_Y42_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(3),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(4));

-- Location: LABCELL_X1_Y42_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder_combout\);

-- Location: FF_X2_Y42_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(2));

-- Location: FF_X1_Y42_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(2),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(3));

-- Location: LABCELL_X1_Y42_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder_combout\);

-- Location: FF_X2_Y42_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(1));

-- Location: FF_X1_Y42_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(1),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(2));

-- Location: LABCELL_X1_Y42_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder_combout\);

-- Location: LABCELL_X2_Y42_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~5_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder_combout\);

-- Location: FF_X2_Y42_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(0));

-- Location: FF_X1_Y42_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(0),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(1));

-- Location: LABCELL_X1_Y33_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder_combout\);

-- Location: LABCELL_X4_Y42_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101011101010101010101010101010101010101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped_once_sig~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_segment_shift_var~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_process_0~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_done~0_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_collect_data~combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:base_address[0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\);

-- Location: FF_X4_Y42_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q\);

-- Location: FF_X1_Y33_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(0));

-- Location: MLABCELL_X6_Y37_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\(0),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout\);

-- Location: LABCELL_X2_Y38_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000110000000100000011000000010000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\);

-- Location: LABCELL_X2_Y39_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000001000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\);

-- Location: LABCELL_X4_Y42_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~2_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_done~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\);

-- Location: FF_X4_Y42_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q\);

-- Location: LABCELL_X2_Y38_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_run~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:done~DUPLICATE_q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_enable_delayed~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:collecting_post_data_var~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:is_buffer_wrapped~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout\);

-- Location: LABCELL_X1_Y38_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout\);

-- Location: FF_X1_Y38_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(16));

-- Location: LABCELL_X1_Y38_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111110111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout\);

-- Location: FF_X1_Y38_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(15));

-- Location: LABCELL_X1_Y38_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout\);

-- Location: FF_X1_Y38_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(14));

-- Location: LABCELL_X1_Y38_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111110111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout\);

-- Location: FF_X1_Y38_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(13));

-- Location: LABCELL_X1_Y38_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout\);

-- Location: FF_X1_Y38_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(12));

-- Location: LABCELL_X1_Y38_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111110111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout\);

-- Location: FF_X1_Y38_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(11));

-- Location: LABCELL_X1_Y38_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout\);

-- Location: FF_X1_Y38_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(10));

-- Location: LABCELL_X1_Y38_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111110111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout\);

-- Location: FF_X1_Y38_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(9));

-- Location: LABCELL_X1_Y38_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout\);

-- Location: FF_X1_Y38_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(8));

-- Location: LABCELL_X1_Y38_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111110111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout\);

-- Location: FF_X1_Y38_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(7));

-- Location: LABCELL_X1_Y38_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout\);

-- Location: FF_X1_Y38_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(6));

-- Location: LABCELL_X1_Y38_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000110100001111000011110000110100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout\);

-- Location: FF_X1_Y38_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(5));

-- Location: LABCELL_X1_Y38_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_current_segment_delayed\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_load_on~0_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout\);

-- Location: FF_X1_Y38_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(4));

-- Location: LABCELL_X1_Y38_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout\);

-- Location: FF_X1_Y38_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(3));

-- Location: LABCELL_X1_Y38_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_state_status[2]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_load_on~0_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout\);

-- Location: FF_X1_Y38_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(2));

-- Location: LABCELL_X1_Y37_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100001100000111010000110000011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_run~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_load_on~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:done~DUPLICATE_q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_enable_delayed~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout\);

-- Location: FF_X1_Y37_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(1));

-- Location: LABCELL_X1_Y37_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000111001101110011011100110111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_run~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_load_on~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:collecting_post_data_var~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout\);

-- Location: FF_X1_Y37_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(0));

-- Location: MLABCELL_X6_Y37_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout\);

-- Location: LABCELL_X2_Y37_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000000000000000000010100000101000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][8]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout\);

-- Location: LABCELL_X2_Y37_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_bypass_reg_out~q\,
	datac => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout\);

-- Location: LABCELL_X1_Y33_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_bypass_reg_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~feeder_combout\);

-- Location: FF_X1_Y33_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q\);

-- Location: LABCELL_X2_Y37_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101011100000000000000000101010111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_shift_enable~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~0_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~3_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_bypass_reg_out~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout\);

-- Location: LABCELL_X2_Y37_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000001110000100011111000111101111111011111111000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~6_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][9]~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(0),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout\);

-- Location: LABCELL_X2_Y37_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000000000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\);

-- Location: LABCELL_X2_Y38_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111101111111011111110111011111111111011101110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~6_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][9]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]~1_combout\);

-- Location: FF_X2_Y37_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(12));

-- Location: FF_X2_Y37_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(12),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(11));

-- Location: FF_X2_Y37_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(11),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(10));

-- Location: FF_X2_Y37_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(10),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(9));

-- Location: FF_X2_Y37_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(9),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(8));

-- Location: FF_X2_Y37_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(8),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(7));

-- Location: FF_X2_Y37_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(7),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(6));

-- Location: LABCELL_X2_Y37_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000010001111100011110111000001111111100000001000000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~6_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][9]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(6),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(0),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout\);

-- Location: FF_X2_Y37_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(5));

-- Location: FF_X2_Y37_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(5),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(4));

-- Location: FF_X2_Y37_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(4),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(3));

-- Location: FF_X2_Y37_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(3),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(2));

-- Location: FF_X2_Y37_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(2),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(1));

-- Location: LABCELL_X2_Y37_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101011010101110101010010101001111111100000001000000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][9]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~6_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(0),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(1),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout\);

-- Location: FF_X2_Y37_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(0));

-- Location: LABCELL_X1_Y37_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder_combout\);

-- Location: LABCELL_X1_Y37_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder_combout\);

-- Location: LABCELL_X1_Y37_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder_combout\);

-- Location: LABCELL_X1_Y37_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder_combout\);

-- Location: LABCELL_X1_Y37_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder_combout\);

-- Location: LABCELL_X1_Y37_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder_combout\);

-- Location: LABCELL_X1_Y37_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder_combout\);

-- Location: LABCELL_X1_Y37_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder_combout\);

-- Location: LABCELL_X1_Y37_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder_combout\);

-- Location: LABCELL_X1_Y37_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder_combout\);

-- Location: LABCELL_X1_Y37_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder_combout\);

-- Location: LABCELL_X1_Y37_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder_combout\);

-- Location: LABCELL_X1_Y37_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder_combout\);

-- Location: LABCELL_X1_Y37_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111011000000001111101100000000111110110000000011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datad => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout\);

-- Location: LABCELL_X1_Y37_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000011000000010000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\);

-- Location: FF_X1_Y37_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(15));

-- Location: LABCELL_X1_Y37_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111100111111111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout\);

-- Location: FF_X1_Y37_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(14));

-- Location: LABCELL_X1_Y37_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111101110111111111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1_combout\);

-- Location: FF_X1_Y37_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(13));

-- Location: LABCELL_X1_Y37_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\);

-- Location: FF_X1_Y37_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(13),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(12));

-- Location: FF_X1_Y37_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(12),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(11));

-- Location: FF_X1_Y37_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(11),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(10));

-- Location: FF_X1_Y37_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(10),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(9));

-- Location: FF_X1_Y37_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(9),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(8));

-- Location: FF_X1_Y37_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(8),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(7));

-- Location: FF_X1_Y37_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(7),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(6));

-- Location: FF_X1_Y37_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(6),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(5));

-- Location: FF_X1_Y37_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(5),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(4));

-- Location: FF_X1_Y37_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(4),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(3));

-- Location: FF_X1_Y37_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(3),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(2));

-- Location: FF_X1_Y37_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(2),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(1));

-- Location: FF_X1_Y37_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(1),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(0));

-- Location: LABCELL_X2_Y37_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_bypass_reg_out~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_shift_enable~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(0),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout\);

-- Location: MLABCELL_X3_Y37_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101011111010100110101001101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~4_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][9]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~2_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~3_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout\);

-- Location: MLABCELL_X3_Y34_N39
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~5_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~2_combout\);

-- Location: LABCELL_X4_Y3_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\);

-- Location: MLABCELL_X3_Y34_N57
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0_combout\);

-- Location: FF_X4_Y3_N37
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3));

-- Location: LABCELL_X4_Y3_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\);

-- Location: FF_X4_Y3_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2));

-- Location: MLABCELL_X3_Y34_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\);

-- Location: FF_X3_Y34_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1));

-- Location: MLABCELL_X3_Y34_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\);

-- Location: FF_X3_Y34_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0));

-- Location: MLABCELL_X3_Y34_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~0_combout\);

-- Location: MLABCELL_X3_Y34_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000100010001000000010000000100011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~1_combout\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal3~0_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~2_combout\,
	datag => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~3_combout\);

-- Location: LABCELL_X2_Y2_N45
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~3_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~7_combout\);

-- Location: LABCELL_X1_Y2_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~7_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~feeder_combout\);

-- Location: FF_X1_Y2_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\);

-- Location: LABCELL_X1_Y2_N39
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~_wirecell\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~_wirecell_combout\);

-- Location: LABCELL_X31_Y50_N0
\auto_hub|~GND\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;

-- Location: LABCELL_X11_Y32_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\);

-- Location: LABCELL_X4_Y34_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\);
END structure;


