<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/altera_tristate_controller_aggregator.sv"
   type="SYSTEM_VERILOG"
   library="tda" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/altera_tristate_controller_translator.sv"
   type="SYSTEM_VERILOG"
   library="tdt" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/altera_avalon_st_handshake_clock_crosser.v"
   type="VERILOG"
   library="crosser" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/altera_avalon_st_clock_crosser.v"
   type="VERILOG"
   library="crosser" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="VERILOG"
   library="crosser" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG"
   library="width_adapter" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="width_adapter" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_rsp_xbar_demux_013.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_demux_013" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux_013" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_cmd_xbar_mux_013.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux_013" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_cmd_xbar_demux_002.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_demux_002" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux_001" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_rsp_xbar_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux_001" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_rsp_xbar_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_rsp_xbar_demux_003.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_demux_003" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_rsp_xbar_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_demux" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_cmd_xbar_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_cmd_xbar_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_demux_001" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_cmd_xbar_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_demux" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG"
   library="burst_adapter" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_id_router_013.sv"
   type="SYSTEM_VERILOG"
   library="id_router_013" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_addr_router_002.sv"
   type="SYSTEM_VERILOG"
   library="addr_router_002" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_id_router_003.sv"
   type="SYSTEM_VERILOG"
   library="id_router_003" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_id_router_002.sv"
   type="SYSTEM_VERILOG"
   library="id_router_002" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_id_router.sv"
   type="SYSTEM_VERILOG"
   library="id_router" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_addr_router_001.sv"
   type="SYSTEM_VERILOG"
   library="addr_router_001" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_addr_router.sv"
   type="SYSTEM_VERILOG"
   library="addr_router" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="fifo_0_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="fifo_0_in_csr_translator_avalon_universal_slave_0_agent" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="fifo_0_in_csr_translator_avalon_universal_slave_0_agent" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="nios2_qsys_0_jtag_debug_module_translator" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="nios2_qsys_0_instruction_master_translator" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_pio_0.v"
   type="VERILOG"
   library="pio_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_spi_0.v"
   type="VERILOG"
   library="spi_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_timer_0.v"
   type="VERILOG"
   library="timer_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_timing_adapter.v"
   type="VERILOG"
   library="timing_adapter" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_timing_adapter_fifo.v"
   type="VERILOG"
   library="timing_adapter" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_data_format_adapter.v"
   type="VERILOG"
   library="data_format_adapter" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_data_format_adapter_state_ram.v"
   type="VERILOG"
   library="data_format_adapter" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_data_format_adapter_data_ram.v"
   type="VERILOG"
   library="data_format_adapter" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_sdram_0_test_component.v"
   type="VERILOG"
   library="sdram_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_sdram_0.v"
   type="VERILOG"
   library="sdram_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2vdd_hx8347a.v"
   type="VERILOG"
   library="m2vdd_hx8347a_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2vfbagen.v"
   type="VERILOG"
   library="m2vdd_hx8347a_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/ycbcr2rgb.v"
   type="VERILOG"
   library="m2vdd_hx8347a_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2vdd_hx8347a_buf.qip"
   type="OTHER"
   library="m2vdd_hx8347a_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2vdd_hx8347a_buf.v"
   type="VERILOG"
   library="m2vdd_hx8347a_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2vdd_hx8347a_fifo.qip"
   type="OTHER"
   library="m2vdd_hx8347a_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2vdd_hx8347a_fifo.v"
   type="VERILOG"
   library="m2vdd_hx8347a_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/ycbcr2rgb_mac.qip"
   type="OTHER"
   library="m2vdd_hx8347a_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/ycbcr2rgb_mac.v"
   type="VERILOG"
   library="m2vdd_hx8347a_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/seg7led_static.v"
   type="VERILOG"
   library="hexdisp_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2vdec.v"
   type="VERILOG"
   library="m2vdec_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2vfbagen.v"
   type="VERILOG"
   library="m2vdec_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2vctrl.v"
   type="VERILOG"
   library="m2vdec_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2vctrl_code.qip"
   type="OTHER"
   library="m2vdec_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2vctrl_code.v"
   type="VERILOG"
   library="m2vdec_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2vidct.v"
   type="VERILOG"
   library="m2vdec_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2vidct_fram.qip"
   type="OTHER"
   library="m2vdec_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2vidct_fram.v"
   type="VERILOG"
   library="m2vdec_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2vidct_iram.qip"
   type="OTHER"
   library="m2vdec_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2vidct_iram.v"
   type="VERILOG"
   library="m2vdec_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2vidct_mult.qip"
   type="OTHER"
   library="m2vdec_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2vidct_mult.v"
   type="VERILOG"
   library="m2vdec_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2vidct_rom.qip"
   type="OTHER"
   library="m2vdec_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2vidct_rom.v"
   type="VERILOG"
   library="m2vdec_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2visdq.v"
   type="VERILOG"
   library="m2vdec_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2visdq_cmem.qip"
   type="OTHER"
   library="m2vdec_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2visdq_cmem.v"
   type="VERILOG"
   library="m2vdec_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2visdq_dmem.qip"
   type="OTHER"
   library="m2vdec_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2visdq_dmem.v"
   type="VERILOG"
   library="m2vdec_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2visdq_mult.qip"
   type="OTHER"
   library="m2vdec_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2visdq_mult.v"
   type="VERILOG"
   library="m2vdec_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2vmc.v"
   type="VERILOG"
   library="m2vdec_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2vmc_fetch.qip"
   type="OTHER"
   library="m2vdec_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2vmc_fetch.v"
   type="VERILOG"
   library="m2vdec_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2vmc_frameptr.qip"
   type="OTHER"
   library="m2vdec_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2vmc_frameptr.v"
   type="VERILOG"
   library="m2vdec_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2vsdp.v"
   type="VERILOG"
   library="m2vdec_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2vside1.v"
   type="VERILOG"
   library="m2vdec_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2vside2.v"
   type="VERILOG"
   library="m2vdec_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2vside3.v"
   type="VERILOG"
   library="m2vdec_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2vside4.v"
   type="VERILOG"
   library="m2vdec_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2vstbuf.v"
   type="VERILOG"
   library="m2vdec_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2vstbuf_fifo.qip"
   type="OTHER"
   library="m2vdec_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2vstbuf_fifo.v"
   type="VERILOG"
   library="m2vdec_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2vstbuf_shifter.qip"
   type="OTHER"
   library="m2vdec_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2vstbuf_shifter.v"
   type="VERILOG"
   library="m2vdec_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2vvld.v"
   type="VERILOG"
   library="m2vdec_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2vvld_table.qip"
   type="OTHER"
   library="m2vdec_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2vvld_table.v"
   type="VERILOG"
   library="m2vdec_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2vctrl_code.mif"
   type="MIF"
   library="m2vdec_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2vidct_fram.mif"
   type="MIF"
   library="m2vdec_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2vidct_rom.mif"
   type="MIF"
   library="m2vdec_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2visdq_cmem.mif"
   type="MIF"
   library="m2vdec_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2vmc_fetch.mif"
   type="MIF"
   library="m2vdec_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/m2vvld_table.mif"
   type="MIF"
   library="m2vdec_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_fifo_0.v"
   type="VERILOG"
   library="fifo_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_flash_0.sv"
   type="SYSTEM_VERILOG"
   library="flash_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_rom_0.v"
   type="VERILOG"
   library="rom_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_ram_0.hex"
   type="HEX"
   library="ram_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_ram_0.v"
   type="VERILOG"
   library="ram_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_sysid_qsys_0.vo"
   type="VERILOG"
   library="sysid_qsys_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_nios2_qsys_0.sdc"
   type="SDC"
   library="nios2_qsys_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_nios2_qsys_0_rf_ram_b.mif"
   type="MIF"
   library="nios2_qsys_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_nios2_qsys_0_rf_ram_a.hex"
   type="HEX"
   library="nios2_qsys_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_nios2_qsys_0.do"
   type="OTHER"
   library="nios2_qsys_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_nios2_qsys_0_jtag_debug_module_tck.v"
   type="VERILOG"
   library="nios2_qsys_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_nios2_qsys_0_rf_ram_b.hex"
   type="HEX"
   library="nios2_qsys_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_nios2_qsys_0_test_bench.v"
   type="VERILOG"
   library="nios2_qsys_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_nios2_qsys_0_rf_ram_a.mif"
   type="MIF"
   library="nios2_qsys_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_nios2_qsys_0_ociram_default_contents.dat"
   type="DAT"
   library="nios2_qsys_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_nios2_qsys_0.v"
   type="VERILOG"
   library="nios2_qsys_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_nios2_qsys_0_rf_ram_a.dat"
   type="DAT"
   library="nios2_qsys_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_nios2_qsys_0_jtag_debug_module_wrapper.v"
   type="VERILOG"
   library="nios2_qsys_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_nios2_qsys_0_jtag_debug_module_sysclk.v"
   type="VERILOG"
   library="nios2_qsys_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_nios2_qsys_0_rf_ram_b.dat"
   type="DAT"
   library="nios2_qsys_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_nios2_qsys_0_ociram_default_contents.mif"
   type="MIF"
   library="nios2_qsys_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_nios2_qsys_0_ociram_default_contents.hex"
   type="HEX"
   library="nios2_qsys_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_nios2_qsys_0_oci_test_bench.v"
   type="VERILOG"
   library="nios2_qsys_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys_altpll_0.vo"
   type="VERILOG"
   library="altpll_0" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/altera_sdram_partner_module.v"
   type="VERILOG"
   library="sdram_0_my_partner" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/altera_external_memory_bfm.sv"
   type="SYSTEM_VERILOG"
   library="rom_0_external_mem_bfm" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/altera_inout.sv"
   type="SYSTEM_VERILOG"
   library="flash_0_tcb_translator" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/altera_tristate_conduit_bridge_translator.sv"
   type="SYSTEM_VERILOG"
   library="flash_0_tcb_translator" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="demo_de0_sys_inst_sw_bfm" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/altera_conduit_bfm_0006.sv"
   type="SYSTEM_VERILOG"
   library="demo_de0_sys_inst_sw_bfm" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="demo_de0_sys_inst_sdcard_bfm" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/altera_conduit_bfm_0005.sv"
   type="SYSTEM_VERILOG"
   library="demo_de0_sys_inst_sdcard_bfm" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="demo_de0_sys_inst_lcd_bfm" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/altera_conduit_bfm_0004.sv"
   type="SYSTEM_VERILOG"
   library="demo_de0_sys_inst_lcd_bfm" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="demo_de0_sys_inst_hd_bfm" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/altera_conduit_bfm_0003.sv"
   type="SYSTEM_VERILOG"
   library="demo_de0_sys_inst_hd_bfm" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="demo_de0_sys_inst_pll_areset_bfm" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/altera_conduit_bfm_0002.sv"
   type="SYSTEM_VERILOG"
   library="demo_de0_sys_inst_pll_areset_bfm" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="demo_de0_sys_inst_pll_phasedone_bfm" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/altera_conduit_bfm.sv"
   type="SYSTEM_VERILOG"
   library="demo_de0_sys_inst_pll_phasedone_bfm" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="demo_de0_sys_inst_reset_bfm" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="demo_de0_sys_inst_reset_bfm" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="demo_de0_sys_inst_clk_bfm" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="demo_de0_sys_inst_clk_bfm" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/submodules/demo_de0_sys.v"
   type="VERILOG"
   library="demo_de0_sys_inst" />
 <file
   path="demo_de0_sys/testbench/demo_de0_sys_tb/simulation/demo_de0_sys_tb.v"
   type="VERILOG" />
 <topLevel name="demo_de0_sys_tb" />
 <deviceFamily name="cycloneiii" />
 <modelMap
   controllerPath="demo_de0_sys_tb.demo_de0_sys_inst.ram_0"
   modelPath="demo_de0_sys_tb.demo_de0_sys_inst.ram_0" />
 <modelMap
   controllerPath="demo_de0_sys_tb.demo_de0_sys_inst.rom_0"
   modelPath="demo_de0_sys_tb.rom_0_external_mem_bfm" />
 <modelMap
   controllerPath="demo_de0_sys_tb.demo_de0_sys_inst.sdram_0"
   modelPath="demo_de0_sys_tb.sdram_0_my_partner" />
</simPackage>
