#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Thu Feb 25 14:39:35 2016
# Process ID: 4055
# Log file: /home/cyrille/projetS4/clock_vhdl/planAhead_run_5/planAhead.log
# Journal file: /home/cyrille/projetS4/clock_vhdl/planAhead_run_5/planAhead.jou
#-----------------------------------------------------------
start_gui
source /home/cyrille/projetS4/clock_vhdl/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin G12 [get_ports {button[0]}]
endgroup
startgroup
set_property package_pin C11 [get_ports {button[1]}]
endgroup
startgroup
set_property package_pin M4 [get_ports {button[2]}]
endgroup
startgroup
set_property package_pin A7 [get_ports {button[3]}]
endgroup
startgroup
set_property package_pin M5 [get_ports mode]
endgroup
save_constraints
