vhdl xil_defaultlib  \
"../../../bd/cpm/ip/cpm_axi_gpio_0_0/sim/cpm_axi_gpio_0_0.vhd" \
"../../../bd/cpm/ip/cpm_axi_gpio_1_0/sim/cpm_axi_gpio_1_0.vhd" \
"../../../bd/cpm/ip/cpm_axi_bram_ctrl_0_0/sim/cpm_axi_bram_ctrl_0_0.vhd" \
"../../../bd/cpm/ip/cpm_rst_clk_wiz_100M_0/sim/cpm_rst_clk_wiz_100M_0.vhd" \
"../../../bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_34b4_psr_aclk_0.vhd" \

nosort
