{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604756157721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604756157722 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 07 08:35:57 2020 " "Processing started: Sat Nov 07 08:35:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604756157722 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1604756157722 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off InferredRegistersExample -c InferredRegistersExample --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off InferredRegistersExample -c InferredRegistersExample --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1604756157722 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1604756160877 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1604756160877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inferredregistersexample.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inferredregistersexample.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InferredRegistersExample-InferredRegistersExample_Arch " "Found design unit 1: InferredRegistersExample-InferredRegistersExample_Arch" {  } { { "InferredRegistersExample.vhd" "" { Text "C:/git/CET466-Digital-Logic/Examples/InferredRegistersExample/InferredRegistersExample.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604756181339 ""} { "Info" "ISGN_ENTITY_NAME" "1 InferredRegistersExample " "Found entity 1: InferredRegistersExample" {  } { { "InferredRegistersExample.vhd" "" { Text "C:/git/CET466-Digital-Logic/Examples/InferredRegistersExample/InferredRegistersExample.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604756181339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604756181339 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "InferredRegistersExample " "Elaborating entity \"InferredRegistersExample\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1604756181422 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input InferredRegistersExample.vhd(23) " "VHDL Process Statement warning at InferredRegistersExample.vhd(23): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "InferredRegistersExample.vhd" "" { Text "C:/git/CET466-Digital-Logic/Examples/InferredRegistersExample/InferredRegistersExample.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1604756181559 "|InferredRegistersExample"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output InferredRegistersExample.vhd(21) " "VHDL Process Statement warning at InferredRegistersExample.vhd(21): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "InferredRegistersExample.vhd" "" { Text "C:/git/CET466-Digital-Logic/Examples/InferredRegistersExample/InferredRegistersExample.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1604756181559 "|InferredRegistersExample"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output InferredRegistersExample.vhd(21) " "Inferred latch for \"output\" at InferredRegistersExample.vhd(21)" {  } { { "InferredRegistersExample.vhd" "" { Text "C:/git/CET466-Digital-Logic/Examples/InferredRegistersExample/InferredRegistersExample.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604756181560 "|InferredRegistersExample"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604756182083 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 07 08:36:22 2020 " "Processing ended: Sat Nov 07 08:36:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604756182083 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604756182083 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604756182083 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1604756182083 ""}
