BXT_PORT_PCS_DW12_GRP,FUNC_0
BXT_PORT_PCS_DW12_LN01,FUNC_1
BXT_PORT_PLL,FUNC_2
BXT_PORT_PLL_EBB_0,FUNC_3
BXT_PORT_PLL_EBB_4,FUNC_4
BXT_PORT_PLL_ENABLE,FUNC_5
BXT_PORT_TX_DW5_GRP,FUNC_6
BXT_PORT_TX_DW5_LN0,FUNC_7
DCC_DELAY_RANGE_2,VAR_0
DRM_ERROR,FUNC_8
I915_READ,FUNC_9
I915_WRITE,FUNC_10
IS_GEMINILAKE,FUNC_11
LANESTAGGER_STRAP_OVRD,VAR_1
LANE_STAGGER_MASK,VAR_2
PORT_PLL_10BIT_CLK_ENABLE,VAR_3
PORT_PLL_DCO_AMP_MASK,VAR_4
PORT_PLL_DCO_AMP_OVR_EN_H,VAR_5
PORT_PLL_ENABLE,VAR_6
PORT_PLL_GAIN_CTL_MASK,VAR_7
PORT_PLL_INT_COEFF_MASK,VAR_8
PORT_PLL_LOCK,VAR_9
PORT_PLL_LOCK_THRESHOLD_MASK,VAR_10
PORT_PLL_M2_FRAC_ENABLE,VAR_11
PORT_PLL_M2_FRAC_MASK,VAR_12
PORT_PLL_M2_MASK,VAR_13
PORT_PLL_N_MASK,VAR_14
PORT_PLL_P1_MASK,VAR_15
PORT_PLL_P2_MASK,VAR_16
PORT_PLL_POWER_ENABLE,VAR_17
PORT_PLL_POWER_STATE,VAR_18
PORT_PLL_PROP_COEFF_MASK,VAR_19
PORT_PLL_RECALIBRATE,VAR_20
PORT_PLL_REF_SEL,VAR_21
PORT_PLL_TARGET_CNT_MASK,VAR_22
POSTING_READ,FUNC_12
bxt_port_to_phy_channel,FUNC_13
wait_for_us,FUNC_14
bxt_ddi_pll_enable,FUNC_15
dev_priv,VAR_23
pll,VAR_24
temp,VAR_25
port,VAR_26
phy,VAR_27
ch,VAR_28
