/* SPDX-License-Identifier: BSD-2-Clause */
//[File]            : wf_mcusys_vdnr_gen_bus_u_debug_ctrl_ao.h
//[Revision time]   : Wed Sep  8 16:19:02 2021
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2021 Mediatek Incorportion. All rights reserved.

#ifndef __WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_REGS_H__
#define __WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif


//****************************************************************************
//
//                     WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO CR Definitions                     
//
//****************************************************************************

#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_BASE            0x810F0000

#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL0_ADDR (WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_BASE + 0x000) // 0000
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL1_ADDR (WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_BASE + 0x004) // 0004
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL2_ADDR (WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_BASE + 0x008) // 0008
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT0_ADDR (WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_BASE + 0x400) // 0400
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT1_ADDR (WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_BASE + 0x404) // 0404
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT2_ADDR (WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_BASE + 0x408) // 0408
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT3_ADDR (WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_BASE + 0x40C) // 040C
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT4_ADDR (WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_BASE + 0x410) // 0410
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT5_ADDR (WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_BASE + 0x414) // 0414
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT6_ADDR (WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_BASE + 0x418) // 0418
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT7_ADDR (WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_BASE + 0x41C) // 041C
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT8_ADDR (WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_BASE + 0x420) // 0420
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT9_ADDR (WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_BASE + 0x424) // 0424
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT10_ADDR (WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_BASE + 0x428) // 0428
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT11_ADDR (WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_BASE + 0x42C) // 042C
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT12_ADDR (WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_BASE + 0x430) // 0430
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT13_ADDR (WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_BASE + 0x434) // 0434
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT14_ADDR (WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_BASE + 0x438) // 0438
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT15_ADDR (WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_BASE + 0x43C) // 043C




/* =====================================================================================

  ---WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL0 (0x810F0000 + 0x000)---

    timeout[0]                   - (RO) Timeout
    timeout_type[1]              - (RW) Method of timeout record
    debug_en[2]                  - (RW)  xxx 
    debug_cken[3]                - (RW)  xxx 
    debug_en_debugtop[4]         - (RW)  xxx 
    clk_detect[7..5]             - (RO)  xxx 
    timeout_irq[8]               - (RO)  xxx 
    timeout_clr[9]               - (RW)  xxx 
    RESERVED10[15..10]           - (RO) Reserved bits
    timeout_thres[31..16]        - (RW) Setting timeout threshold

 =====================================================================================*/
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL0_timeout_thres_ADDR WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL0_ADDR
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL0_timeout_thres_MASK 0xFFFF0000                // timeout_thres[31..16]
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL0_timeout_thres_SHFT 16
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL0_timeout_clr_ADDR WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL0_ADDR
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL0_timeout_clr_MASK 0x00000200                // timeout_clr[9]
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL0_timeout_clr_SHFT 9
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL0_timeout_irq_ADDR WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL0_ADDR
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL0_timeout_irq_MASK 0x00000100                // timeout_irq[8]
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL0_timeout_irq_SHFT 8
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL0_clk_detect_ADDR WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL0_ADDR
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL0_clk_detect_MASK 0x000000E0                // clk_detect[7..5]
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL0_clk_detect_SHFT 5
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL0_debug_en_debugtop_ADDR WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL0_ADDR
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL0_debug_en_debugtop_MASK 0x00000010                // debug_en_debugtop[4]
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL0_debug_en_debugtop_SHFT 4
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL0_debug_cken_ADDR WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL0_ADDR
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL0_debug_cken_MASK 0x00000008                // debug_cken[3]
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL0_debug_cken_SHFT 3
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL0_debug_en_ADDR WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL0_ADDR
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL0_debug_en_MASK 0x00000004                // debug_en[2]
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL0_debug_en_SHFT 2
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL0_timeout_type_ADDR WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL0_ADDR
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL0_timeout_type_MASK 0x00000002                // timeout_type[1]
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL0_timeout_type_SHFT 1
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL0_timeout_ADDR WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL0_ADDR
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL0_timeout_MASK 0x00000001                // timeout[0]
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL0_timeout_SHFT 0

/* =====================================================================================

  ---WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL1 (0x810F0000 + 0x004)---

    idle0_mask[31..0]            - (RW) Mask idle0 trigger

 =====================================================================================*/
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL1_idle0_mask_ADDR WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL1_ADDR
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL1_idle0_mask_MASK 0xFFFFFFFF                // idle0_mask[31..0]
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL1_idle0_mask_SHFT 0

/* =====================================================================================

  ---WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL2 (0x810F0000 + 0x008)---

    idle1_mask[21..0]            - (RW) Mask idle1 trigger
    RESERVED22[31..22]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL2_idle1_mask_ADDR WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL2_ADDR
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL2_idle1_mask_MASK 0x003FFFFF                // idle1_mask[21..0]
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_CTRL2_idle1_mask_SHFT 0

/* =====================================================================================

  ---WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT0 (0x810F0000 + 0x400)---

    sys_timer_value_0[31..0]     - (RO) Time stamp values

 =====================================================================================*/
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT0_sys_timer_value_0_ADDR WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT0_ADDR
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT0_sys_timer_value_0_MASK 0xFFFFFFFF                // sys_timer_value_0[31..0]
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT0_sys_timer_value_0_SHFT 0

/* =====================================================================================

  ---WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT1 (0x810F0000 + 0x404)---

    sys_timer_value_1[31..0]     - (RO) Time stamp values

 =====================================================================================*/
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT1_sys_timer_value_1_ADDR WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT1_ADDR
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT1_sys_timer_value_1_MASK 0xFFFFFFFF                // sys_timer_value_1[31..0]
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT1_sys_timer_value_1_SHFT 0

/* =====================================================================================

  ---WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT2 (0x810F0000 + 0x408)---

    debug_result2[31..0]         - (RO) debug signal values

 =====================================================================================*/
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT2_debug_result2_ADDR WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT2_ADDR
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT2_debug_result2_MASK 0xFFFFFFFF                // debug_result2[31..0]
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT2_debug_result2_SHFT 0

/* =====================================================================================

  ---WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT3 (0x810F0000 + 0x40C)---

    debug_result3[31..0]         - (RO) debug signal values

 =====================================================================================*/
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT3_debug_result3_ADDR WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT3_ADDR
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT3_debug_result3_MASK 0xFFFFFFFF                // debug_result3[31..0]
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT3_debug_result3_SHFT 0

/* =====================================================================================

  ---WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT4 (0x810F0000 + 0x410)---

    debug_result4[31..0]         - (RO) debug signal values

 =====================================================================================*/
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT4_debug_result4_ADDR WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT4_ADDR
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT4_debug_result4_MASK 0xFFFFFFFF                // debug_result4[31..0]
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT4_debug_result4_SHFT 0

/* =====================================================================================

  ---WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT5 (0x810F0000 + 0x414)---

    debug_result5[31..0]         - (RO) debug signal values

 =====================================================================================*/
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT5_debug_result5_ADDR WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT5_ADDR
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT5_debug_result5_MASK 0xFFFFFFFF                // debug_result5[31..0]
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT5_debug_result5_SHFT 0

/* =====================================================================================

  ---WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT6 (0x810F0000 + 0x418)---

    debug_result6[31..0]         - (RO) debug signal values

 =====================================================================================*/
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT6_debug_result6_ADDR WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT6_ADDR
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT6_debug_result6_MASK 0xFFFFFFFF                // debug_result6[31..0]
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT6_debug_result6_SHFT 0

/* =====================================================================================

  ---WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT7 (0x810F0000 + 0x41C)---

    debug_result7[31..0]         - (RO) debug signal values

 =====================================================================================*/
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT7_debug_result7_ADDR WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT7_ADDR
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT7_debug_result7_MASK 0xFFFFFFFF                // debug_result7[31..0]
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT7_debug_result7_SHFT 0

/* =====================================================================================

  ---WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT8 (0x810F0000 + 0x420)---

    debug_result8[31..0]         - (RO) debug signal values

 =====================================================================================*/
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT8_debug_result8_ADDR WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT8_ADDR
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT8_debug_result8_MASK 0xFFFFFFFF                // debug_result8[31..0]
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT8_debug_result8_SHFT 0

/* =====================================================================================

  ---WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT9 (0x810F0000 + 0x424)---

    debug_result9[31..0]         - (RO) debug signal values

 =====================================================================================*/
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT9_debug_result9_ADDR WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT9_ADDR
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT9_debug_result9_MASK 0xFFFFFFFF                // debug_result9[31..0]
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT9_debug_result9_SHFT 0

/* =====================================================================================

  ---WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT10 (0x810F0000 + 0x428)---

    debug_result10[31..0]        - (RO) debug signal values

 =====================================================================================*/
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT10_debug_result10_ADDR WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT10_ADDR
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT10_debug_result10_MASK 0xFFFFFFFF                // debug_result10[31..0]
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT10_debug_result10_SHFT 0

/* =====================================================================================

  ---WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT11 (0x810F0000 + 0x42C)---

    debug_result11[31..0]        - (RO) debug signal values

 =====================================================================================*/
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT11_debug_result11_ADDR WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT11_ADDR
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT11_debug_result11_MASK 0xFFFFFFFF                // debug_result11[31..0]
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT11_debug_result11_SHFT 0

/* =====================================================================================

  ---WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT12 (0x810F0000 + 0x430)---

    debug_result12[31..0]        - (RO) debug signal values

 =====================================================================================*/
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT12_debug_result12_ADDR WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT12_ADDR
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT12_debug_result12_MASK 0xFFFFFFFF                // debug_result12[31..0]
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT12_debug_result12_SHFT 0

/* =====================================================================================

  ---WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT13 (0x810F0000 + 0x434)---

    debug_result13[31..0]        - (RO) debug signal values

 =====================================================================================*/
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT13_debug_result13_ADDR WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT13_ADDR
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT13_debug_result13_MASK 0xFFFFFFFF                // debug_result13[31..0]
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT13_debug_result13_SHFT 0

/* =====================================================================================

  ---WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT14 (0x810F0000 + 0x438)---

    debug_result14[31..0]        - (RO) debug signal values

 =====================================================================================*/
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT14_debug_result14_ADDR WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT14_ADDR
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT14_debug_result14_MASK 0xFFFFFFFF                // debug_result14[31..0]
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT14_debug_result14_SHFT 0

/* =====================================================================================

  ---WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT15 (0x810F0000 + 0x43C)---

    debug_result15[31..0]        - (RO) debug signal values

 =====================================================================================*/
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT15_debug_result15_ADDR WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT15_ADDR
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT15_debug_result15_MASK 0xFFFFFFFF                // debug_result15[31..0]
#define WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_WFMCU_PWA_RESULT15_debug_result15_SHFT 0

#ifdef __cplusplus
}
#endif

#endif // __WF_MCUSYS_VDNR_GEN_BUS_U_DEBUG_CTRL_AO_REGS_H__
