Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Nov  5 18:55:20 2024
| Host         : CSE-P07-2168-47 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file series_timing_summary_routed.rpt -pb series_timing_summary_routed.pb -rpx series_timing_summary_routed.rpx -warn_on_violation
| Design       : series
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num[1]
                            (input port)
  Destination:            result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.060ns  (logic 5.095ns (56.233%)  route 3.965ns (43.767%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  num[1] (IN)
                         net (fo=0)                   0.000     0.000    num[1]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  num_IBUF[1]_inst/O
                         net (fo=3, routed)           1.383     2.836    num_IBUF[1]
    SLICE_X65Y44         LUT3 (Prop_lut3_I1_O)        0.124     2.960 r  result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.583     5.542    result_OBUF[4]
    P3                   OBUF (Prop_obuf_I_O)         3.518     9.060 r  result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.060    result[4]
    P3                                                                r  result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num[3]
                            (input port)
  Destination:            result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.044ns  (logic 5.088ns (56.253%)  route 3.956ns (43.747%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  num[3] (IN)
                         net (fo=0)                   0.000     0.000    num[3]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  num_IBUF[3]_inst/O
                         net (fo=4, routed)           1.277     2.734    num_IBUF[3]
    SLICE_X65Y44         LUT2 (Prop_lut2_I1_O)        0.124     2.858 r  result_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.679     5.537    result_OBUF[5]
    N3                   OBUF (Prop_obuf_I_O)         3.507     9.044 r  result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.044    result[5]
    N3                                                                r  result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num[1]
                            (input port)
  Destination:            result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.768ns  (logic 5.311ns (60.570%)  route 3.457ns (39.430%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  num[1] (IN)
                         net (fo=0)                   0.000     0.000    num[1]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  num_IBUF[1]_inst/O
                         net (fo=3, routed)           1.383     2.836    num_IBUF[1]
    SLICE_X65Y44         LUT3 (Prop_lut3_I1_O)        0.152     2.988 r  result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.074     5.062    result_OBUF[3]
    U3                   OBUF (Prop_obuf_I_O)         3.706     8.768 r  result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.768    result[3]
    U3                                                                r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num[3]
                            (input port)
  Destination:            result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.635ns  (logic 5.342ns (61.857%)  route 3.294ns (38.143%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  num[3] (IN)
                         net (fo=0)                   0.000     0.000    num[3]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  num_IBUF[3]_inst/O
                         net (fo=4, routed)           1.277     2.734    num_IBUF[3]
    SLICE_X65Y44         LUT2 (Prop_lut2_I0_O)        0.152     2.886 r  result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.016     4.902    result_OBUF[2]
    W3                   OBUF (Prop_obuf_I_O)         3.733     8.635 r  result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.635    result[2]
    W3                                                                r  result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num[2]
                            (input port)
  Destination:            result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.202ns  (logic 5.087ns (62.028%)  route 3.114ns (37.972%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  num[2] (IN)
                         net (fo=0)                   0.000     0.000    num[2]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  num_IBUF[2]_inst/O
                         net (fo=5, routed)           1.259     2.715    num_IBUF[2]
    SLICE_X65Y44         LUT2 (Prop_lut2_I0_O)        0.124     2.839 r  result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.855     4.694    result_OBUF[1]
    V3                   OBUF (Prop_obuf_I_O)         3.508     8.202 r  result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.202    result[1]
    V3                                                                r  result[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num[1]
                            (input port)
  Destination:            result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.234ns  (logic 1.475ns (66.030%)  route 0.759ns (33.970%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  num[1] (IN)
                         net (fo=0)                   0.000     0.000    num[1]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  num_IBUF[1]_inst/O
                         net (fo=3, routed)           0.346     0.567    num_IBUF[1]
    SLICE_X65Y44         LUT2 (Prop_lut2_I1_O)        0.045     0.612 r  result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.413     1.025    result_OBUF[1]
    V3                   OBUF (Prop_obuf_I_O)         1.209     2.234 r  result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.234    result[1]
    V3                                                                r  result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num[2]
                            (input port)
  Destination:            result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.423ns  (logic 1.562ns (64.443%)  route 0.862ns (35.557%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  num[2] (IN)
                         net (fo=0)                   0.000     0.000    num[2]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  num_IBUF[2]_inst/O
                         net (fo=5, routed)           0.400     0.624    num_IBUF[2]
    SLICE_X65Y44         LUT2 (Prop_lut2_I1_O)        0.045     0.669 r  result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.461     1.130    result_OBUF[2]
    W3                   OBUF (Prop_obuf_I_O)         1.293     2.423 r  result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.423    result[2]
    W3                                                                r  result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num[2]
                            (input port)
  Destination:            result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.446ns  (logic 1.536ns (62.811%)  route 0.910ns (37.189%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  num[2] (IN)
                         net (fo=0)                   0.000     0.000    num[2]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  num_IBUF[2]_inst/O
                         net (fo=5, routed)           0.400     0.624    num_IBUF[2]
    SLICE_X65Y44         LUT3 (Prop_lut3_I2_O)        0.046     0.670 r  result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.509     1.179    result_OBUF[3]
    U3                   OBUF (Prop_obuf_I_O)         1.267     2.446 r  result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.446    result[3]
    U3                                                                r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num[2]
                            (input port)
  Destination:            result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.601ns  (logic 1.487ns (57.180%)  route 1.114ns (42.820%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  num[2] (IN)
                         net (fo=0)                   0.000     0.000    num[2]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  num_IBUF[2]_inst/O
                         net (fo=5, routed)           0.400     0.624    num_IBUF[2]
    SLICE_X65Y44         LUT3 (Prop_lut3_I0_O)        0.045     0.669 r  result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.714     1.382    result_OBUF[4]
    P3                   OBUF (Prop_obuf_I_O)         1.219     2.601 r  result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.601    result[4]
    P3                                                                r  result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num[2]
                            (input port)
  Destination:            result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.664ns  (logic 1.477ns (55.434%)  route 1.187ns (44.566%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  num[2] (IN)
                         net (fo=0)                   0.000     0.000    num[2]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  num_IBUF[2]_inst/O
                         net (fo=5, routed)           0.400     0.624    num_IBUF[2]
    SLICE_X65Y44         LUT2 (Prop_lut2_I0_O)        0.045     0.669 r  result_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.787     1.456    result_OBUF[5]
    N3                   OBUF (Prop_obuf_I_O)         1.208     2.664 r  result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.664    result[5]
    N3                                                                r  result[5] (OUT)
  -------------------------------------------------------------------    -------------------





