# RISC-V-simulator
================================================
Functional Simulator for RISCV Processor
================================================

README

### Team Members' names:
        Bellam Jayanth	                       2019CSB1080
        Sagina Jaya Govinda Venkata Sai Teja       2019CSB1114
        Rohit Dagar	                               2019EEB1186
        Satia	                               2019CSB1118
        Keshav Goyal	                       2019CSB1165

Table of contents
1. Directory Structure
2. How to build
3. How to execute


### Directory Structure: 
      CS204-Project
        |
        |- phase 1
             |-
             |-
        |- phase 2
             |-Instruction.py
             |-hazard.py
             |-main.py
        |     
        |- README.md
        |- main.py
        |- Simulator.py
        |- simple_add.mc
        |- fibonacci.mc
        |- factorial.mc

      

### How to execute: 
Use the following command in cmd: 
    python .\main.py .\test\file_name
    
----------
Phase 1: Implemented all stages i.e. Fetch, Decode, Execute, Memory Access, Writeback

Phase 2: Implemented pipeline structure with and without data forwarding


Phase 3:

## Contributons
 Bellam Jayanth -   <br />
 Sagina Jaya Govinda Venkata Sai Teja -   <br />
 Rohit Dagar -   <br />
 Satia -    <br />
 Keshav Goyal -  

 
