###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Thu Oct 16 20:21:13 2025
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################
Path 1: MET Setup Check with Pin UART_RX_ClkDiv/New_clk_reg/CK 
Endpoint:   UART_RX_ClkDiv/New_clk_reg/SN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.459
- Setup                         0.050
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                10.384
- Arrival Time                  1.545
= Slack Time                    8.839
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    8.839 | 
     | Domain2_SYNC_RST_MUX/U1    | B ^ -> Y ^ | CLKMX2X6M | 1.168 | 0.812 |   0.812 |    9.651 | 
     | FE_OFC5_M_Domain2_SYNC_RST | A ^ -> Y ^ | BUFX5M    | 0.973 | 0.730 |   1.542 |   10.381 | 
     | UART_RX_ClkDiv/New_clk_reg | SN ^       | SDFFSX1M  | 0.973 | 0.003 |   1.545 |   10.384 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -8.839 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.809 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.773 | 
     | UART_CLK_MUX/U1            | B ^ -> Y ^ | MX2X2M     | 0.099 | 0.165 |   0.232 |   -8.607 | 
     | UART_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.082 | 0.143 |   0.374 |   -8.465 | 
     | UART_CLK_M__L2_I1          | A ^ -> Y ^ | BUFX8M     | 0.038 | 0.084 |   0.459 |   -8.380 | 
     | UART_RX_ClkDiv/New_clk_reg | CK ^       | SDFFSX1M   | 0.038 | 0.000 |   0.459 |   -8.380 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin RegFile/\memory_reg[8][7] /CK 
Endpoint:   RegFile/\memory_reg[8][7] /SI (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: SI[2]                         (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.601
- Setup                         0.523
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.053
- Arrival Time                  2.092
= Slack Time                    8.961
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     + Drive Adjustment                   0.089
     = Beginpoint Arrival Time            2.089
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Instance          |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |         |           |       |       |  Time   |   Time   | 
     |---------------------------+---------+-----------+-------+-------+---------+----------| 
     |                           | SI[2] v |           | 0.150 |       |   2.089 |   11.050 | 
     | RegFile/\memory_reg[8][7] | SI v    | SDFFRQX2M | 0.150 | 0.003 |   2.092 |   11.053 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -8.961 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.931 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.894 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.816 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.709 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.605 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.503 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.398 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.287 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.179 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.098 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.864 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.673 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.589 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.518 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -7.425 | 
     | REF_CLK_M__L5_I13         | A v -> Y ^ | CLKINVX40M | 0.054 | 0.063 |   1.599 |   -7.362 | 
     | RegFile/\memory_reg[8][7] | CK ^       | SDFFRQX2M  | 0.054 | 0.002 |   1.601 |   -7.360 | 
     +------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin Data_SYNC/Pulse_FF_Out_reg/CK 
Endpoint:   Data_SYNC/Pulse_FF_Out_reg/SI (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: SI[3]                         (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.600
- Setup                         0.515
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.060
- Arrival Time                  2.063
= Slack Time                    8.996
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     + Drive Adjustment                   0.062
     = Beginpoint Arrival Time            2.062
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance          |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |         |           |       |       |  Time   |   Time   | 
     |----------------------------+---------+-----------+-------+-------+---------+----------| 
     |                            | SI[3] v |           | 0.111 |       |   2.062 |   11.058 | 
     | Data_SYNC/Pulse_FF_Out_reg | SI v    | SDFFRQX2M | 0.111 | 0.001 |   2.063 |   11.060 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -8.996 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.967 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.930 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.852 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.744 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.640 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.539 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.434 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.323 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.215 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.133 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.900 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.708 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.625 | 
     | REF_CLK_M__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.069 | 0.074 |   1.445 |   -7.551 | 
     | REF_CLK_M__L4_I0           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.091 |   1.536 |   -7.461 | 
     | REF_CLK_M__L5_I0           | A v -> Y ^ | CLKINVX40M | 0.054 | 0.060 |   1.595 |   -7.401 | 
     | Data_SYNC/Pulse_FF_Out_reg | CK ^       | SDFFRQX2M  | 0.054 | 0.004 |   1.600 |   -7.397 | 
     +-------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin RegFile/\memory_reg[15][1] /CK 
Endpoint:   RegFile/\memory_reg[15][1] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.598
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.201
- Arrival Time                  2.201
= Slack Time                    9.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    9.000 | 
     | Domain1_SYNC_RST_MUX/U1    | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.711 |   0.711 |    9.711 | 
     | FE_OFC0_M_Domain1_SYNC_RST | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   1.376 |   10.376 | 
     | FE_OFC2_M_Domain1_SYNC_RST | A v -> Y ^ | CLKINVX8M | 1.051 | 0.758 |   2.134 |   11.134 | 
     | RegFile/\memory_reg[15][1] | RN ^       | SDFFRQX2M | 1.051 | 0.068 |   2.201 |   11.201 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -9.000 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.970 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.934 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.855 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.748 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.644 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.543 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.437 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.326 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.218 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.137 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.904 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.712 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.629 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.557 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.090 |   1.533 |   -7.467 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.052 | 0.063 |   1.596 |   -7.404 | 
     | RegFile/\memory_reg[15][1] | CK ^       | SDFFRQX2M  | 0.052 | 0.001 |   1.598 |   -7.402 | 
     +-------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin RegFile/\memory_reg[15][2] /CK 
Endpoint:   RegFile/\memory_reg[15][2] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.599
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.202
- Arrival Time                  2.201
= Slack Time                    9.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    9.001 | 
     | Domain1_SYNC_RST_MUX/U1    | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.711 |   0.711 |    9.712 | 
     | FE_OFC0_M_Domain1_SYNC_RST | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   1.376 |   10.377 | 
     | FE_OFC2_M_Domain1_SYNC_RST | A v -> Y ^ | CLKINVX8M | 1.051 | 0.758 |   2.134 |   11.135 | 
     | RegFile/\memory_reg[15][2] | RN ^       | SDFFRQX2M | 1.051 | 0.068 |   2.201 |   11.202 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -9.001 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.971 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.934 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.856 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.749 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.645 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.543 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.438 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.327 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.219 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.138 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.904 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.713 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.630 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.558 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.090 |   1.533 |   -7.468 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.052 | 0.063 |   1.596 |   -7.404 | 
     | RegFile/\memory_reg[15][2] | CK ^       | SDFFRQX2M  | 0.052 | 0.002 |   1.599 |   -7.402 | 
     +-------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin RegFile/\memory_reg[14][5] /CK 
Endpoint:   RegFile/\memory_reg[14][5] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.204
- Arrival Time                  2.202
= Slack Time                    9.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    9.002 | 
     | Domain1_SYNC_RST_MUX/U1    | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.711 |   0.711 |    9.713 | 
     | FE_OFC0_M_Domain1_SYNC_RST | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   1.376 |   10.378 | 
     | FE_OFC2_M_Domain1_SYNC_RST | A v -> Y ^ | CLKINVX8M | 1.051 | 0.758 |   2.134 |   11.135 | 
     | RegFile/\memory_reg[14][5] | RN ^       | SDFFRQX2M | 1.051 | 0.068 |   2.202 |   11.204 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -9.002 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.972 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.935 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.857 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.750 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.646 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.544 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.439 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.328 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.220 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.139 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.905 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.714 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.630 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.558 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.090 |   1.533 |   -7.468 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.052 | 0.063 |   1.596 |   -7.405 | 
     | RegFile/\memory_reg[14][5] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.600 |   -7.402 | 
     +-------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin RegFile/\memory_reg[15][5] /CK 
Endpoint:   RegFile/\memory_reg[15][5] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.204
- Arrival Time                  2.202
= Slack Time                    9.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    9.002 | 
     | Domain1_SYNC_RST_MUX/U1    | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.711 |   0.711 |    9.713 | 
     | FE_OFC0_M_Domain1_SYNC_RST | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   1.376 |   10.378 | 
     | FE_OFC2_M_Domain1_SYNC_RST | A v -> Y ^ | CLKINVX8M | 1.051 | 0.758 |   2.134 |   11.135 | 
     | RegFile/\memory_reg[15][5] | RN ^       | SDFFRQX2M | 1.051 | 0.068 |   2.202 |   11.204 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -9.002 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.972 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.935 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.857 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.750 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.646 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.544 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.439 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.328 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.220 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.139 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.905 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.714 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.630 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.558 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.090 |   1.533 |   -7.468 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.052 | 0.063 |   1.596 |   -7.405 | 
     | RegFile/\memory_reg[15][5] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.600 |   -7.402 | 
     +-------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin RegFile/\memory_reg[13][6] /CK 
Endpoint:   RegFile/\memory_reg[13][6] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.204
- Arrival Time                  2.202
= Slack Time                    9.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    9.002 | 
     | Domain1_SYNC_RST_MUX/U1    | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.711 |   0.711 |    9.713 | 
     | FE_OFC0_M_Domain1_SYNC_RST | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   1.376 |   10.378 | 
     | FE_OFC2_M_Domain1_SYNC_RST | A v -> Y ^ | CLKINVX8M | 1.051 | 0.758 |   2.134 |   11.135 | 
     | RegFile/\memory_reg[13][6] | RN ^       | SDFFRQX2M | 1.051 | 0.068 |   2.202 |   11.204 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -9.002 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.972 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.935 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.857 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.750 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.646 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.544 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.439 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.328 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.220 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.139 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.905 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.714 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.630 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.558 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.090 |   1.533 |   -7.468 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.052 | 0.063 |   1.596 |   -7.405 | 
     | RegFile/\memory_reg[13][6] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.600 |   -7.402 | 
     +-------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin RegFile/\memory_reg[12][5] /CK 
Endpoint:   RegFile/\memory_reg[12][5] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.204
- Arrival Time                  2.202
= Slack Time                    9.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    9.002 | 
     | Domain1_SYNC_RST_MUX/U1    | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.711 |   0.711 |    9.713 | 
     | FE_OFC0_M_Domain1_SYNC_RST | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   1.376 |   10.378 | 
     | FE_OFC2_M_Domain1_SYNC_RST | A v -> Y ^ | CLKINVX8M | 1.051 | 0.758 |   2.134 |   11.135 | 
     | RegFile/\memory_reg[12][5] | RN ^       | SDFFRQX2M | 1.051 | 0.068 |   2.202 |   11.204 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -9.002 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.972 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.935 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.857 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.750 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.646 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.544 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.439 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.328 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.220 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.139 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.905 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.714 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.630 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.559 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.090 |   1.533 |   -7.469 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.052 | 0.063 |   1.596 |   -7.405 | 
     | RegFile/\memory_reg[12][5] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.600 |   -7.402 | 
     +-------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin RegFile/\memory_reg[13][5] /CK 
Endpoint:   RegFile/\memory_reg[13][5] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.204
- Arrival Time                  2.202
= Slack Time                    9.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    9.002 | 
     | Domain1_SYNC_RST_MUX/U1    | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.711 |   0.711 |    9.713 | 
     | FE_OFC0_M_Domain1_SYNC_RST | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   1.376 |   10.378 | 
     | FE_OFC2_M_Domain1_SYNC_RST | A v -> Y ^ | CLKINVX8M | 1.051 | 0.758 |   2.134 |   11.135 | 
     | RegFile/\memory_reg[13][5] | RN ^       | SDFFRQX2M | 1.051 | 0.068 |   2.202 |   11.204 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -9.002 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.972 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.935 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.857 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.750 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.646 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.544 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.439 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.328 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.220 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.139 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.905 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.714 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.630 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.559 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.090 |   1.533 |   -7.469 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.052 | 0.063 |   1.596 |   -7.405 | 
     | RegFile/\memory_reg[13][5] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.600 |   -7.402 | 
     +-------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin RegFile/\memory_reg[15][4] /CK 
Endpoint:   RegFile/\memory_reg[15][4] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.204
- Arrival Time                  2.202
= Slack Time                    9.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    9.002 | 
     | Domain1_SYNC_RST_MUX/U1    | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.711 |   0.711 |    9.713 | 
     | FE_OFC0_M_Domain1_SYNC_RST | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   1.376 |   10.378 | 
     | FE_OFC2_M_Domain1_SYNC_RST | A v -> Y ^ | CLKINVX8M | 1.051 | 0.758 |   2.134 |   11.136 | 
     | RegFile/\memory_reg[15][4] | RN ^       | SDFFRQX2M | 1.051 | 0.068 |   2.202 |   11.204 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -9.002 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.972 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.935 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.857 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.750 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.646 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.545 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.439 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.328 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.220 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.139 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.905 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.714 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.631 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.559 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.090 |   1.533 |   -7.469 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.052 | 0.063 |   1.596 |   -7.405 | 
     | RegFile/\memory_reg[15][4] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.600 |   -7.402 | 
     +-------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin RegFile/\memory_reg[12][4] /CK 
Endpoint:   RegFile/\memory_reg[12][4] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.599
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.203
- Arrival Time                  2.201
= Slack Time                    9.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    9.002 | 
     | Domain1_SYNC_RST_MUX/U1    | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.711 |   0.711 |    9.713 | 
     | FE_OFC0_M_Domain1_SYNC_RST | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   1.376 |   10.378 | 
     | FE_OFC2_M_Domain1_SYNC_RST | A v -> Y ^ | CLKINVX8M | 1.051 | 0.758 |   2.134 |   11.136 | 
     | RegFile/\memory_reg[12][4] | RN ^       | SDFFRQX2M | 1.051 | 0.068 |   2.201 |   11.203 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -9.002 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.972 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.936 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.857 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.750 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.646 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.545 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.439 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.328 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.220 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.139 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.906 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.714 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.631 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.559 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.090 |   1.533 |   -7.469 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.052 | 0.063 |   1.596 |   -7.406 | 
     | RegFile/\memory_reg[12][4] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.599 |   -7.403 | 
     +-------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin RegFile/\memory_reg[15][3] /CK 
Endpoint:   RegFile/\memory_reg[15][3] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.599
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.203
- Arrival Time                  2.201
= Slack Time                    9.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    9.002 | 
     | Domain1_SYNC_RST_MUX/U1    | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.711 |   0.711 |    9.713 | 
     | FE_OFC0_M_Domain1_SYNC_RST | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   1.376 |   10.378 | 
     | FE_OFC2_M_Domain1_SYNC_RST | A v -> Y ^ | CLKINVX8M | 1.051 | 0.758 |   2.134 |   11.136 | 
     | RegFile/\memory_reg[15][3] | RN ^       | SDFFRQX2M | 1.051 | 0.067 |   2.201 |   11.203 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -9.002 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.972 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.936 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.857 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.750 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.646 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.545 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.439 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.328 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.220 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.139 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.906 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.714 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.631 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.559 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.090 |   1.533 |   -7.469 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.052 | 0.063 |   1.596 |   -7.406 | 
     | RegFile/\memory_reg[15][3] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.599 |   -7.403 | 
     +-------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin RegFile/\memory_reg[13][4] /CK 
Endpoint:   RegFile/\memory_reg[13][4] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.599
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.203
- Arrival Time                  2.201
= Slack Time                    9.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    9.002 | 
     | Domain1_SYNC_RST_MUX/U1    | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.711 |   0.711 |    9.713 | 
     | FE_OFC0_M_Domain1_SYNC_RST | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   1.376 |   10.378 | 
     | FE_OFC2_M_Domain1_SYNC_RST | A v -> Y ^ | CLKINVX8M | 1.051 | 0.758 |   2.134 |   11.136 | 
     | RegFile/\memory_reg[13][4] | RN ^       | SDFFRQX2M | 1.051 | 0.068 |   2.201 |   11.203 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -9.002 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.972 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.936 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.857 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.750 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.646 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.545 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.439 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.328 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.220 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.139 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.906 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.714 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.631 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.559 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.090 |   1.533 |   -7.469 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.052 | 0.063 |   1.596 |   -7.406 | 
     | RegFile/\memory_reg[13][4] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.599 |   -7.403 | 
     +-------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin RegFile/\memory_reg[14][4] /CK 
Endpoint:   RegFile/\memory_reg[14][4] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.204
- Arrival Time                  2.201
= Slack Time                    9.003
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    9.003 | 
     | Domain1_SYNC_RST_MUX/U1    | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.711 |   0.711 |    9.714 | 
     | FE_OFC0_M_Domain1_SYNC_RST | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   1.376 |   10.379 | 
     | FE_OFC2_M_Domain1_SYNC_RST | A v -> Y ^ | CLKINVX8M | 1.051 | 0.758 |   2.134 |   11.136 | 
     | RegFile/\memory_reg[14][4] | RN ^       | SDFFRQX2M | 1.051 | 0.068 |   2.201 |   11.204 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -9.003 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.973 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.936 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.858 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.751 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.647 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.545 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.440 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.329 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.221 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.140 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.906 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.715 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.631 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.559 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.090 |   1.533 |   -7.469 | 
     | REF_CLK_M__L5_I11          | A v -> Y ^ | CLKINVX40M | 0.054 | 0.064 |   1.597 |   -7.405 | 
     | RegFile/\memory_reg[14][4] | CK ^       | SDFFRQX2M  | 0.054 | 0.002 |   1.600 |   -7.403 | 
     +-------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin RegFile/\memory_reg[14][3] /CK 
Endpoint:   RegFile/\memory_reg[14][3] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.599
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.203
- Arrival Time                  2.200
= Slack Time                    9.003
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    9.003 | 
     | Domain1_SYNC_RST_MUX/U1    | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.711 |   0.711 |    9.714 | 
     | FE_OFC0_M_Domain1_SYNC_RST | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   1.376 |   10.379 | 
     | FE_OFC2_M_Domain1_SYNC_RST | A v -> Y ^ | CLKINVX8M | 1.051 | 0.758 |   2.134 |   11.136 | 
     | RegFile/\memory_reg[14][3] | RN ^       | SDFFRQX2M | 1.051 | 0.066 |   2.200 |   11.203 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -9.003 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.973 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.936 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.858 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.751 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.647 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.545 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.440 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.329 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.221 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.140 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.906 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.715 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.631 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.559 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.090 |   1.533 |   -7.469 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.052 | 0.063 |   1.596 |   -7.406 | 
     | RegFile/\memory_reg[14][3] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.599 |   -7.404 | 
     +-------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin RegFile/\memory_reg[12][3] /CK 
Endpoint:   RegFile/\memory_reg[12][3] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.599
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.203
- Arrival Time                  2.200
= Slack Time                    9.003
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    9.003 | 
     | Domain1_SYNC_RST_MUX/U1    | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.711 |   0.711 |    9.714 | 
     | FE_OFC0_M_Domain1_SYNC_RST | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   1.376 |   10.379 | 
     | FE_OFC2_M_Domain1_SYNC_RST | A v -> Y ^ | CLKINVX8M | 1.051 | 0.758 |   2.134 |   11.137 | 
     | RegFile/\memory_reg[12][3] | RN ^       | SDFFRQX2M | 1.051 | 0.066 |   2.200 |   11.203 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -9.003 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.973 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.937 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.858 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.751 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.647 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.546 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.441 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.329 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.222 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.140 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.907 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.715 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.632 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.560 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.090 |   1.533 |   -7.470 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.052 | 0.063 |   1.596 |   -7.407 | 
     | RegFile/\memory_reg[12][3] | CK ^       | SDFFRQX2M  | 0.052 | 0.003 |   1.599 |   -7.404 | 
     +-------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin RegFile/\memory_reg[15][0] /CK 
Endpoint:   RegFile/\memory_reg[15][0] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.598
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.202
- Arrival Time                  2.198
= Slack Time                    9.004
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    9.004 | 
     | Domain1_SYNC_RST_MUX/U1    | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.711 |   0.711 |    9.715 | 
     | FE_OFC0_M_Domain1_SYNC_RST | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   1.376 |   10.380 | 
     | FE_OFC2_M_Domain1_SYNC_RST | A v -> Y ^ | CLKINVX8M | 1.051 | 0.758 |   2.134 |   11.137 | 
     | RegFile/\memory_reg[15][0] | RN ^       | SDFFRQX2M | 1.051 | 0.064 |   2.198 |   11.202 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -9.004 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.974 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.937 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.859 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.752 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.648 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.546 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.441 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.330 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.222 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.141 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.907 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.716 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.632 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.560 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.090 |   1.533 |   -7.470 | 
     | REF_CLK_M__L5_I10          | A v -> Y ^ | CLKINVX40M | 0.053 | 0.063 |   1.596 |   -7.408 | 
     | RegFile/\memory_reg[15][0] | CK ^       | SDFFRQX2M  | 0.053 | 0.002 |   1.598 |   -7.406 | 
     +-------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin RegFile/\memory_reg[14][1] /CK 
Endpoint:   RegFile/\memory_reg[14][1] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.599
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.202
- Arrival Time                  2.197
= Slack Time                    9.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    9.005 | 
     | Domain1_SYNC_RST_MUX/U1    | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.711 |   0.711 |    9.716 | 
     | FE_OFC0_M_Domain1_SYNC_RST | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   1.376 |   10.381 | 
     | FE_OFC2_M_Domain1_SYNC_RST | A v -> Y ^ | CLKINVX8M | 1.051 | 0.758 |   2.134 |   11.139 | 
     | RegFile/\memory_reg[14][1] | RN ^       | SDFFRQX2M | 1.051 | 0.064 |   2.197 |   11.202 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -9.005 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.975 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.939 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.860 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.753 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.649 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.548 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.442 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.331 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.223 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.142 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.909 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.717 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.634 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.562 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.090 |   1.533 |   -7.472 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.052 | 0.063 |   1.596 |   -7.409 | 
     | RegFile/\memory_reg[14][1] | CK ^       | SDFFRQX2M  | 0.052 | 0.002 |   1.599 |   -7.406 | 
     +-------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin RegFile/\memory_reg[13][3] /CK 
Endpoint:   RegFile/\memory_reg[13][3] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.204
- Arrival Time                  2.199
= Slack Time                    9.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    9.005 | 
     | Domain1_SYNC_RST_MUX/U1    | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.711 |   0.711 |    9.716 | 
     | FE_OFC0_M_Domain1_SYNC_RST | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   1.376 |   10.381 | 
     | FE_OFC2_M_Domain1_SYNC_RST | A v -> Y ^ | CLKINVX8M | 1.051 | 0.758 |   2.134 |   11.139 | 
     | RegFile/\memory_reg[13][3] | RN ^       | SDFFRQX2M | 1.051 | 0.065 |   2.199 |   11.204 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -9.005 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.975 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.939 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.860 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.753 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.649 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.548 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.443 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.332 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.224 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.142 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.909 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.717 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.634 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.562 | 
     | REF_CLK_M__L4_I3           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -7.469 | 
     | REF_CLK_M__L5_I12          | A v -> Y ^ | CLKINVX40M | 0.053 | 0.061 |   1.597 |   -7.408 | 
     | RegFile/\memory_reg[13][3] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.600 |   -7.405 | 
     +-------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin RegFile/\memory_reg[14][2] /CK 
Endpoint:   RegFile/\memory_reg[14][2] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.204
- Arrival Time                  2.198
= Slack Time                    9.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    9.006 | 
     | Domain1_SYNC_RST_MUX/U1    | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.711 |   0.711 |    9.717 | 
     | FE_OFC0_M_Domain1_SYNC_RST | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   1.376 |   10.382 | 
     | FE_OFC2_M_Domain1_SYNC_RST | A v -> Y ^ | CLKINVX8M | 1.051 | 0.758 |   2.134 |   11.140 | 
     | RegFile/\memory_reg[14][2] | RN ^       | SDFFRQX2M | 1.051 | 0.064 |   2.198 |   11.204 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -9.006 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.976 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.939 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.861 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.754 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.650 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.548 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.443 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.332 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.224 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.143 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.909 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.718 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.634 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.563 | 
     | REF_CLK_M__L4_I3           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -7.470 | 
     | REF_CLK_M__L5_I12          | A v -> Y ^ | CLKINVX40M | 0.053 | 0.061 |   1.597 |   -7.409 | 
     | RegFile/\memory_reg[14][2] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.600 |   -7.406 | 
     +-------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin RegFile/\memory_reg[5][7] /CK 
Endpoint:   RegFile/\memory_reg[5][7] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.599
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.203
- Arrival Time                  2.197
= Slack Time                    9.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    9.006 | 
     | Domain1_SYNC_RST_MUX/U1    | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.711 |   0.711 |    9.717 | 
     | FE_OFC0_M_Domain1_SYNC_RST | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   1.376 |   10.382 | 
     | FE_OFC2_M_Domain1_SYNC_RST | A v -> Y ^ | CLKINVX8M | 1.051 | 0.758 |   2.134 |   11.140 | 
     | RegFile/\memory_reg[5][7]  | RN ^       | SDFFRQX2M | 1.051 | 0.063 |   2.197 |   11.203 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -9.006 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.976 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.940 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.861 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.754 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.650 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.549 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.444 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.332 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.225 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.143 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.910 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.718 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.635 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.563 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -7.470 | 
     | REF_CLK_M__L5_I13         | A v -> Y ^ | CLKINVX40M | 0.054 | 0.063 |   1.599 |   -7.407 | 
     | RegFile/\memory_reg[5][7] | CK ^       | SDFFRQX2M  | 0.054 | 0.000 |   1.599 |   -7.407 | 
     +------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin RegFile/\memory_reg[7][7] /CK 
Endpoint:   RegFile/\memory_reg[7][7] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.599
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.203
- Arrival Time                  2.197
= Slack Time                    9.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    9.007 | 
     | Domain1_SYNC_RST_MUX/U1    | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.711 |   0.711 |    9.718 | 
     | FE_OFC0_M_Domain1_SYNC_RST | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   1.376 |   10.383 | 
     | FE_OFC2_M_Domain1_SYNC_RST | A v -> Y ^ | CLKINVX8M | 1.051 | 0.758 |   2.134 |   11.140 | 
     | RegFile/\memory_reg[7][7]  | RN ^       | SDFFRQX2M | 1.051 | 0.063 |   2.197 |   11.203 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -9.006 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.977 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.940 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.862 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.755 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.650 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.549 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.444 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.333 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.225 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.144 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.910 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.719 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.635 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.563 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -7.471 | 
     | REF_CLK_M__L5_I13         | A v -> Y ^ | CLKINVX40M | 0.054 | 0.063 |   1.599 |   -7.408 | 
     | RegFile/\memory_reg[7][7] | CK ^       | SDFFRQX2M  | 0.054 | 0.000 |   1.599 |   -7.407 | 
     +------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin RegFile/\memory_reg[6][7] /CK 
Endpoint:   RegFile/\memory_reg[6][7] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.599
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.203
- Arrival Time                  2.197
= Slack Time                    9.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    9.007 | 
     | Domain1_SYNC_RST_MUX/U1    | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.711 |   0.711 |    9.718 | 
     | FE_OFC0_M_Domain1_SYNC_RST | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   1.376 |   10.383 | 
     | FE_OFC2_M_Domain1_SYNC_RST | A v -> Y ^ | CLKINVX8M | 1.051 | 0.758 |   2.134 |   11.140 | 
     | RegFile/\memory_reg[6][7]  | RN ^       | SDFFRQX2M | 1.051 | 0.063 |   2.197 |   11.203 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -9.007 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.977 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.940 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.862 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.755 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.651 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.549 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.444 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.333 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.225 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.144 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.910 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.719 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.635 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.563 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -7.471 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.053 | 0.061 |   1.597 |   -7.410 | 
     | RegFile/\memory_reg[6][7] | CK ^       | SDFFRQX2M  | 0.053 | 0.002 |   1.599 |   -7.407 | 
     +------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin RegFile/\memory_reg[12][1] /CK 
Endpoint:   RegFile/\memory_reg[12][1] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.204
- Arrival Time                  2.196
= Slack Time                    9.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    9.007 | 
     | Domain1_SYNC_RST_MUX/U1    | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.711 |   0.711 |    9.718 | 
     | FE_OFC0_M_Domain1_SYNC_RST | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   1.376 |   10.383 | 
     | FE_OFC2_M_Domain1_SYNC_RST | A v -> Y ^ | CLKINVX8M | 1.051 | 0.758 |   2.134 |   11.141 | 
     | RegFile/\memory_reg[12][1] | RN ^       | SDFFRQX2M | 1.051 | 0.063 |   2.196 |   11.204 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -9.007 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.977 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.941 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.862 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.755 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.651 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.550 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.445 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.334 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.226 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.144 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.911 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.719 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.636 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.564 | 
     | REF_CLK_M__L4_I3           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -7.471 | 
     | REF_CLK_M__L5_I12          | A v -> Y ^ | CLKINVX40M | 0.053 | 0.061 |   1.597 |   -7.410 | 
     | RegFile/\memory_reg[12][1] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.600 |   -7.408 | 
     +-------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin RegFile/\memory_reg[7][6] /CK 
Endpoint:   RegFile/\memory_reg[7][6] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.204
- Arrival Time                  2.196
= Slack Time                    9.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    9.007 | 
     | Domain1_SYNC_RST_MUX/U1    | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.711 |   0.711 |    9.718 | 
     | FE_OFC0_M_Domain1_SYNC_RST | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   1.376 |   10.383 | 
     | FE_OFC2_M_Domain1_SYNC_RST | A v -> Y ^ | CLKINVX8M | 1.051 | 0.758 |   2.134 |   11.141 | 
     | RegFile/\memory_reg[7][6]  | RN ^       | SDFFRQX2M | 1.051 | 0.062 |   2.196 |   11.204 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -9.007 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.977 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.941 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.862 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.755 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.651 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.550 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.445 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.334 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.226 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.144 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.911 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.719 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.636 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.564 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -7.471 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.053 | 0.061 |   1.597 |   -7.410 | 
     | RegFile/\memory_reg[7][6] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.600 |   -7.408 | 
     +------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin RegFile/\memory_reg[13][2] /CK 
Endpoint:   RegFile/\memory_reg[13][2] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.204
- Arrival Time                  2.196
= Slack Time                    9.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    9.007 | 
     | Domain1_SYNC_RST_MUX/U1    | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.711 |   0.711 |    9.718 | 
     | FE_OFC0_M_Domain1_SYNC_RST | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   1.376 |   10.383 | 
     | FE_OFC2_M_Domain1_SYNC_RST | A v -> Y ^ | CLKINVX8M | 1.051 | 0.758 |   2.134 |   11.141 | 
     | RegFile/\memory_reg[13][2] | RN ^       | SDFFRQX2M | 1.051 | 0.063 |   2.196 |   11.204 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -9.007 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.977 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.941 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.862 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.755 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.651 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.550 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.445 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.334 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.226 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.144 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.911 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.719 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.636 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.564 | 
     | REF_CLK_M__L4_I3           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -7.471 | 
     | REF_CLK_M__L5_I12          | A v -> Y ^ | CLKINVX40M | 0.053 | 0.061 |   1.597 |   -7.410 | 
     | RegFile/\memory_reg[13][2] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.600 |   -7.407 | 
     +-------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin RegFile/\memory_reg[7][5] /CK 
Endpoint:   RegFile/\memory_reg[7][5] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.204
- Arrival Time                  2.196
= Slack Time                    9.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    9.008 | 
     | Domain1_SYNC_RST_MUX/U1    | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.711 |   0.711 |    9.719 | 
     | FE_OFC0_M_Domain1_SYNC_RST | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   1.376 |   10.384 | 
     | FE_OFC2_M_Domain1_SYNC_RST | A v -> Y ^ | CLKINVX8M | 1.051 | 0.758 |   2.134 |   11.142 | 
     | RegFile/\memory_reg[7][5]  | RN ^       | SDFFRQX2M | 1.051 | 0.062 |   2.196 |   11.204 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -9.008 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.978 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.941 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.863 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.756 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.652 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.550 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.445 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.334 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.226 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.145 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.911 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.720 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.636 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.565 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -7.472 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.053 | 0.061 |   1.597 |   -7.411 | 
     | RegFile/\memory_reg[7][5] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.600 |   -7.408 | 
     +------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin RegFile/\memory_reg[12][2] /CK 
Endpoint:   RegFile/\memory_reg[12][2] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.204
- Arrival Time                  2.196
= Slack Time                    9.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    9.008 | 
     | Domain1_SYNC_RST_MUX/U1    | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.711 |   0.711 |    9.719 | 
     | FE_OFC0_M_Domain1_SYNC_RST | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   1.376 |   10.384 | 
     | FE_OFC2_M_Domain1_SYNC_RST | A v -> Y ^ | CLKINVX8M | 1.051 | 0.758 |   2.134 |   11.142 | 
     | RegFile/\memory_reg[12][2] | RN ^       | SDFFRQX2M | 1.051 | 0.062 |   2.196 |   11.204 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |   -9.008 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.978 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.942 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.863 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.756 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.652 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.551 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.446 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.334 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.226 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.145 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.912 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.720 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.637 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.565 | 
     | REF_CLK_M__L4_I3           | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -7.472 | 
     | REF_CLK_M__L5_I12          | A v -> Y ^ | CLKINVX40M | 0.053 | 0.061 |   1.597 |   -7.411 | 
     | RegFile/\memory_reg[12][2] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.600 |   -7.408 | 
     +-------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin RegFile/\memory_reg[7][4] /CK 
Endpoint:   RegFile/\memory_reg[7][4] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.204
- Arrival Time                  2.196
= Slack Time                    9.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    9.008 | 
     | Domain1_SYNC_RST_MUX/U1    | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.711 |   0.711 |    9.719 | 
     | FE_OFC0_M_Domain1_SYNC_RST | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   1.376 |   10.384 | 
     | FE_OFC2_M_Domain1_SYNC_RST | A v -> Y ^ | CLKINVX8M | 1.051 | 0.758 |   2.134 |   11.142 | 
     | RegFile/\memory_reg[7][4]  | RN ^       | SDFFRQX2M | 1.051 | 0.062 |   2.196 |   11.204 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -9.008 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.978 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.942 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.863 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.756 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.652 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.551 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.446 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.334 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.227 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.145 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.912 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.720 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.637 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.565 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -7.472 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.053 | 0.061 |   1.597 |   -7.411 | 
     | RegFile/\memory_reg[7][4] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.600 |   -7.408 | 
     +------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin RegFile/\memory_reg[6][5] /CK 
Endpoint:   RegFile/\memory_reg[6][5] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.204
- Arrival Time                  2.194
= Slack Time                    9.010
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    9.010 | 
     | Domain1_SYNC_RST_MUX/U1    | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.711 |   0.711 |    9.721 | 
     | FE_OFC0_M_Domain1_SYNC_RST | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   1.376 |   10.386 | 
     | FE_OFC2_M_Domain1_SYNC_RST | A v -> Y ^ | CLKINVX8M | 1.051 | 0.758 |   2.134 |   11.144 | 
     | RegFile/\memory_reg[6][5]  | RN ^       | SDFFRQX2M | 1.051 | 0.060 |   2.194 |   11.204 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -9.010 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.980 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.943 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.865 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.758 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.654 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.553 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.447 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.336 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.228 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.147 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.913 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.722 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.639 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.567 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -7.474 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.053 | 0.061 |   1.597 |   -7.413 | 
     | RegFile/\memory_reg[6][5] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.600 |   -7.410 | 
     +------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin RegFile/\memory_reg[4][4] /CK 
Endpoint:   RegFile/\memory_reg[4][4] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.204
- Arrival Time                  2.193
= Slack Time                    9.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    9.011 | 
     | Domain1_SYNC_RST_MUX/U1    | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.711 |   0.711 |    9.722 | 
     | FE_OFC0_M_Domain1_SYNC_RST | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   1.376 |   10.387 | 
     | FE_OFC2_M_Domain1_SYNC_RST | A v -> Y ^ | CLKINVX8M | 1.051 | 0.758 |   2.134 |   11.144 | 
     | RegFile/\memory_reg[4][4]  | RN ^       | SDFFRQX2M | 1.051 | 0.059 |   2.193 |   11.204 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -9.011 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.981 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.944 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.866 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.759 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.655 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.553 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.448 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.337 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.229 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.148 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.914 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.723 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.639 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.568 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -7.475 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.053 | 0.061 |   1.597 |   -7.414 | 
     | RegFile/\memory_reg[4][4] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.600 |   -7.411 | 
     +------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin RegFile/\memory_reg[6][4] /CK 
Endpoint:   RegFile/\memory_reg[6][4] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.204
- Arrival Time                  2.193
= Slack Time                    9.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    9.011 | 
     | Domain1_SYNC_RST_MUX/U1    | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.711 |   0.711 |    9.722 | 
     | FE_OFC0_M_Domain1_SYNC_RST | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   1.376 |   10.387 | 
     | FE_OFC2_M_Domain1_SYNC_RST | A v -> Y ^ | CLKINVX8M | 1.051 | 0.758 |   2.134 |   11.145 | 
     | RegFile/\memory_reg[6][4]  | RN ^       | SDFFRQX2M | 1.051 | 0.059 |   2.193 |   11.204 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -9.011 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.981 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.944 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.866 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.759 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.655 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.553 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.448 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.337 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.229 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.148 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.914 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.723 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.639 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.568 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -7.475 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.053 | 0.061 |   1.597 |   -7.414 | 
     | RegFile/\memory_reg[6][4] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.600 |   -7.411 | 
     +------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin RegFile/\memory_reg[5][5] /CK 
Endpoint:   RegFile/\memory_reg[5][5] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.204
- Arrival Time                  2.193
= Slack Time                    9.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    9.011 | 
     | Domain1_SYNC_RST_MUX/U1    | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.711 |   0.711 |    9.722 | 
     | FE_OFC0_M_Domain1_SYNC_RST | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   1.376 |   10.387 | 
     | FE_OFC2_M_Domain1_SYNC_RST | A v -> Y ^ | CLKINVX8M | 1.051 | 0.758 |   2.134 |   11.145 | 
     | RegFile/\memory_reg[5][5]  | RN ^       | SDFFRQX2M | 1.052 | 0.059 |   2.193 |   11.204 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -9.011 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.981 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.944 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.866 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.759 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.655 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.554 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.448 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.337 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.229 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.148 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.914 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.723 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.640 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.568 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -7.475 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.053 | 0.061 |   1.597 |   -7.414 | 
     | RegFile/\memory_reg[5][5] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.600 |   -7.411 | 
     +------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin RegFile/\memory_reg[5][6] /CK 
Endpoint:   RegFile/\memory_reg[5][6] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.599
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.203
- Arrival Time                  2.192
= Slack Time                    9.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    9.011 | 
     | Domain1_SYNC_RST_MUX/U1    | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.711 |   0.711 |    9.722 | 
     | FE_OFC0_M_Domain1_SYNC_RST | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   1.376 |   10.387 | 
     | FE_OFC2_M_Domain1_SYNC_RST | A v -> Y ^ | CLKINVX8M | 1.051 | 0.758 |   2.134 |   11.145 | 
     | RegFile/\memory_reg[5][6]  | RN ^       | SDFFRQX2M | 1.052 | 0.058 |   2.192 |   11.203 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -9.011 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.981 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.945 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.866 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.759 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.655 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.554 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.449 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.338 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.230 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.148 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.915 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.723 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.640 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.568 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -7.475 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.053 | 0.061 |   1.597 |   -7.414 | 
     | RegFile/\memory_reg[5][6] | CK ^       | SDFFRQX2M  | 0.053 | 0.002 |   1.599 |   -7.412 | 
     +------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin RegFile/\memory_reg[6][6] /CK 
Endpoint:   RegFile/\memory_reg[6][6] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.599
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.203
- Arrival Time                  2.192
= Slack Time                    9.012
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    9.012 | 
     | Domain1_SYNC_RST_MUX/U1    | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.711 |   0.711 |    9.723 | 
     | FE_OFC0_M_Domain1_SYNC_RST | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   1.376 |   10.388 | 
     | FE_OFC2_M_Domain1_SYNC_RST | A v -> Y ^ | CLKINVX8M | 1.051 | 0.758 |   2.134 |   11.145 | 
     | RegFile/\memory_reg[6][6]  | RN ^       | SDFFRQX2M | 1.052 | 0.058 |   2.192 |   11.203 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -9.011 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.982 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.945 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.867 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.760 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.656 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.554 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.449 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.338 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.230 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.149 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.915 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.724 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.640 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.568 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -7.476 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.053 | 0.061 |   1.597 |   -7.415 | 
     | RegFile/\memory_reg[6][6] | CK ^       | SDFFRQX2M  | 0.053 | 0.002 |   1.599 |   -7.412 | 
     +------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin RegFile/\memory_reg[4][6] /CK 
Endpoint:   RegFile/\memory_reg[4][6] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.204
- Arrival Time                  2.192
= Slack Time                    9.012
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    9.012 | 
     | Domain1_SYNC_RST_MUX/U1    | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.711 |   0.711 |    9.723 | 
     | FE_OFC0_M_Domain1_SYNC_RST | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   1.376 |   10.388 | 
     | FE_OFC2_M_Domain1_SYNC_RST | A v -> Y ^ | CLKINVX8M | 1.051 | 0.758 |   2.134 |   11.146 | 
     | RegFile/\memory_reg[4][6]  | RN ^       | SDFFRQX2M | 1.052 | 0.058 |   2.192 |   11.204 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -9.012 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.982 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.946 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.867 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.760 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.656 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.555 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.449 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.338 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.230 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.149 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.916 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.724 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.641 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.569 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -7.476 | 
     | REF_CLK_M__L5_I15         | A v -> Y ^ | CLKINVX40M | 0.054 | 0.061 |   1.597 |   -7.415 | 
     | RegFile/\memory_reg[4][6] | CK ^       | SDFFRQX2M  | 0.054 | 0.003 |   1.600 |   -7.412 | 
     +------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin RegFile/\memory_reg[5][4] /CK 
Endpoint:   RegFile/\memory_reg[5][4] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.602
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.206
- Arrival Time                  2.193
= Slack Time                    9.013
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    9.013 | 
     | Domain1_SYNC_RST_MUX/U1    | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.711 |   0.711 |    9.724 | 
     | FE_OFC0_M_Domain1_SYNC_RST | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   1.376 |   10.389 | 
     | FE_OFC2_M_Domain1_SYNC_RST | A v -> Y ^ | CLKINVX8M | 1.051 | 0.758 |   2.134 |   11.146 | 
     | RegFile/\memory_reg[5][4]  | RN ^       | SDFFRQX2M | 1.051 | 0.059 |   2.193 |   11.206 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -9.013 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.983 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.946 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.868 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.761 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.657 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.555 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.450 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.339 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.231 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.150 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.916 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.725 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.641 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.569 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -7.477 | 
     | REF_CLK_M__L5_I15         | A v -> Y ^ | CLKINVX40M | 0.054 | 0.061 |   1.597 |   -7.416 | 
     | RegFile/\memory_reg[5][4] | CK ^       | SDFFRQX2M  | 0.054 | 0.005 |   1.602 |   -7.411 | 
     +------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin RegFile/\memory_reg[4][5] /CK 
Endpoint:   RegFile/\memory_reg[4][5] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.204
- Arrival Time                  2.191
= Slack Time                    9.013
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    9.013 | 
     | Domain1_SYNC_RST_MUX/U1    | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.711 |   0.711 |    9.724 | 
     | FE_OFC0_M_Domain1_SYNC_RST | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   1.376 |   10.389 | 
     | FE_OFC2_M_Domain1_SYNC_RST | A v -> Y ^ | CLKINVX8M | 1.051 | 0.758 |   2.134 |   11.146 | 
     | RegFile/\memory_reg[4][5]  | RN ^       | SDFFRQX2M | 1.052 | 0.057 |   2.191 |   11.204 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -9.013 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.983 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.946 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.868 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.761 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.657 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.555 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.450 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.339 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.231 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.150 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.916 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.725 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.641 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.569 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -7.477 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.053 | 0.061 |   1.597 |   -7.416 | 
     | RegFile/\memory_reg[4][5] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.600 |   -7.413 | 
     +------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin RegFile/\memory_reg[4][2] /CK 
Endpoint:   RegFile/\memory_reg[4][2] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.601
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.205
- Arrival Time                  2.189
= Slack Time                    9.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    9.016 | 
     | Domain1_SYNC_RST_MUX/U1    | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.711 |   0.711 |    9.727 | 
     | FE_OFC0_M_Domain1_SYNC_RST | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   1.376 |   10.392 | 
     | FE_OFC2_M_Domain1_SYNC_RST | A v -> Y ^ | CLKINVX8M | 1.051 | 0.758 |   2.134 |   11.149 | 
     | RegFile/\memory_reg[4][2]  | RN ^       | SDFFRQX2M | 1.052 | 0.055 |   2.189 |   11.205 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -9.016 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.986 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.949 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.871 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.764 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.660 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.558 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.453 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.342 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.234 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.153 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.919 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.728 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.644 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.572 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -7.480 | 
     | REF_CLK_M__L5_I15         | A v -> Y ^ | CLKINVX40M | 0.054 | 0.061 |   1.597 |   -7.419 | 
     | RegFile/\memory_reg[4][2] | CK ^       | SDFFRQX2M  | 0.054 | 0.004 |   1.601 |   -7.415 | 
     +------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin RegFile/\memory_reg[4][7] /CK 
Endpoint:   RegFile/\memory_reg[4][7] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.599
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.203
- Arrival Time                  2.187
= Slack Time                    9.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    9.016 | 
     | Domain1_SYNC_RST_MUX/U1    | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.711 |   0.711 |    9.727 | 
     | FE_OFC0_M_Domain1_SYNC_RST | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   1.376 |   10.392 | 
     | FE_OFC2_M_Domain1_SYNC_RST | A v -> Y ^ | CLKINVX8M | 1.051 | 0.758 |   2.134 |   11.150 | 
     | RegFile/\memory_reg[4][7]  | RN ^       | SDFFRQX2M | 1.052 | 0.053 |   2.187 |   11.203 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -9.016 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.986 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.950 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.871 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.764 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.660 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.559 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.453 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.342 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.234 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.153 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.920 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.728 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.645 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.573 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -7.480 | 
     | REF_CLK_M__L5_I15         | A v -> Y ^ | CLKINVX40M | 0.054 | 0.061 |   1.597 |   -7.419 | 
     | RegFile/\memory_reg[4][7] | CK ^       | SDFFRQX2M  | 0.054 | 0.002 |   1.599 |   -7.417 | 
     +------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin RegFile/\memory_reg[7][0] /CK 
Endpoint:   RegFile/\memory_reg[7][0] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.598
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.202
- Arrival Time                  2.186
= Slack Time                    9.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    9.016 | 
     | Domain1_SYNC_RST_MUX/U1    | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.711 |   0.711 |    9.727 | 
     | FE_OFC0_M_Domain1_SYNC_RST | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   1.376 |   10.392 | 
     | FE_OFC2_M_Domain1_SYNC_RST | A v -> Y ^ | CLKINVX8M | 1.051 | 0.758 |   2.134 |   11.150 | 
     | RegFile/\memory_reg[7][0]  | RN ^       | SDFFRQX2M | 1.052 | 0.053 |   2.186 |   11.202 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -9.016 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.986 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.950 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.871 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.764 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.660 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.559 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.453 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.342 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.234 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.153 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.920 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.728 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.645 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.573 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -7.480 | 
     | REF_CLK_M__L5_I14         | A v -> Y ^ | CLKINVX40M | 0.054 | 0.061 |   1.597 |   -7.419 | 
     | RegFile/\memory_reg[7][0] | CK ^       | SDFFRQX2M  | 0.054 | 0.001 |   1.598 |   -7.418 | 
     +------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin RegFile/\memory_reg[3][0] /CK 
Endpoint:   RegFile/\memory_reg[3][0] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.599
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.203
- Arrival Time                  2.186
= Slack Time                    9.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    9.016 | 
     | Domain1_SYNC_RST_MUX/U1    | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.711 |   0.711 |    9.727 | 
     | FE_OFC0_M_Domain1_SYNC_RST | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   1.376 |   10.392 | 
     | FE_OFC2_M_Domain1_SYNC_RST | A v -> Y ^ | CLKINVX8M | 1.051 | 0.758 |   2.134 |   11.150 | 
     | RegFile/\memory_reg[3][0]  | RN ^       | SDFFRQX2M | 1.052 | 0.053 |   2.186 |   11.203 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -9.016 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.986 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.950 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.872 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.764 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.660 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.559 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.454 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.343 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.235 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.153 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.920 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.728 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.645 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.573 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -7.480 | 
     | REF_CLK_M__L5_I14         | A v -> Y ^ | CLKINVX40M | 0.054 | 0.061 |   1.597 |   -7.419 | 
     | RegFile/\memory_reg[3][0] | CK ^       | SDFFRQX2M  | 0.054 | 0.002 |   1.599 |   -7.418 | 
     +------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin RegFile/\memory_reg[7][1] /CK 
Endpoint:   RegFile/\memory_reg[7][1] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.599
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.203
- Arrival Time                  2.186
= Slack Time                    9.017
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    9.017 | 
     | Domain1_SYNC_RST_MUX/U1    | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.711 |   0.711 |    9.728 | 
     | FE_OFC0_M_Domain1_SYNC_RST | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   1.376 |   10.393 | 
     | FE_OFC2_M_Domain1_SYNC_RST | A v -> Y ^ | CLKINVX8M | 1.051 | 0.758 |   2.134 |   11.150 | 
     | RegFile/\memory_reg[7][1]  | RN ^       | SDFFRQX2M | 1.052 | 0.053 |   2.186 |   11.203 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -9.017 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.987 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.950 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.872 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.765 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.661 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.559 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.454 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.343 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.235 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.154 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.920 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.729 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.645 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.574 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -7.481 | 
     | REF_CLK_M__L5_I13         | A v -> Y ^ | CLKINVX40M | 0.054 | 0.063 |   1.599 |   -7.418 | 
     | RegFile/\memory_reg[7][1] | CK ^       | SDFFRQX2M  | 0.054 | 0.000 |   1.599 |   -7.418 | 
     +------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin RegFile/\memory_reg[6][1] /CK 
Endpoint:   RegFile/\memory_reg[6][1] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.204
- Arrival Time                  2.187
= Slack Time                    9.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    9.018 | 
     | Domain1_SYNC_RST_MUX/U1    | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.711 |   0.711 |    9.729 | 
     | FE_OFC0_M_Domain1_SYNC_RST | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   1.376 |   10.394 | 
     | FE_OFC2_M_Domain1_SYNC_RST | A v -> Y ^ | CLKINVX8M | 1.051 | 0.758 |   2.134 |   11.151 | 
     | RegFile/\memory_reg[6][1]  | RN ^       | SDFFRQX2M | 1.052 | 0.053 |   2.187 |   11.204 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -9.018 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.988 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.951 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.873 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.766 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.662 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.560 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.455 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.344 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.236 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.155 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.921 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.730 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.646 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.575 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -7.482 | 
     | REF_CLK_M__L5_I15         | A v -> Y ^ | CLKINVX40M | 0.054 | 0.061 |   1.597 |   -7.421 | 
     | RegFile/\memory_reg[6][1] | CK ^       | SDFFRQX2M  | 0.054 | 0.004 |   1.601 |   -7.417 | 
     +------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin RegFile/\memory_reg[5][2] /CK 
Endpoint:   RegFile/\memory_reg[5][2] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.601
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.205
- Arrival Time                  2.187
= Slack Time                    9.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    9.018 | 
     | Domain1_SYNC_RST_MUX/U1    | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.711 |   0.711 |    9.729 | 
     | FE_OFC0_M_Domain1_SYNC_RST | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   1.376 |   10.394 | 
     | FE_OFC2_M_Domain1_SYNC_RST | A v -> Y ^ | CLKINVX8M | 1.051 | 0.758 |   2.134 |   11.151 | 
     | RegFile/\memory_reg[5][2]  | RN ^       | SDFFRQX2M | 1.052 | 0.053 |   2.187 |   11.205 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -9.018 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.988 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.951 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.873 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.766 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.662 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.560 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.455 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.344 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.236 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.155 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.921 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.730 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.646 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.575 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -7.482 | 
     | REF_CLK_M__L5_I15         | A v -> Y ^ | CLKINVX40M | 0.054 | 0.061 |   1.597 |   -7.421 | 
     | RegFile/\memory_reg[5][2] | CK ^       | SDFFRQX2M  | 0.054 | 0.004 |   1.601 |   -7.417 | 
     +------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin RegFile/\memory_reg[6][0] /CK 
Endpoint:   RegFile/\memory_reg[6][0] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.204
- Arrival Time                  2.186
= Slack Time                    9.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    9.018 | 
     | Domain1_SYNC_RST_MUX/U1    | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.711 |   0.711 |    9.729 | 
     | FE_OFC0_M_Domain1_SYNC_RST | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   1.376 |   10.394 | 
     | FE_OFC2_M_Domain1_SYNC_RST | A v -> Y ^ | CLKINVX8M | 1.051 | 0.758 |   2.134 |   11.151 | 
     | RegFile/\memory_reg[6][0]  | RN ^       | SDFFRQX2M | 1.052 | 0.052 |   2.186 |   11.204 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -9.018 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.988 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.951 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.873 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.766 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.662 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.560 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.455 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.344 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.236 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.155 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.921 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.730 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.646 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.575 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -7.482 | 
     | REF_CLK_M__L5_I14         | A v -> Y ^ | CLKINVX40M | 0.054 | 0.061 |   1.597 |   -7.421 | 
     | RegFile/\memory_reg[6][0] | CK ^       | SDFFRQX2M  | 0.054 | 0.002 |   1.600 |   -7.418 | 
     +------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin RegFile/\memory_reg[2][1] /CK 
Endpoint:   RegFile/\memory_reg[2][1] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.601
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.205
- Arrival Time                  2.186
= Slack Time                    9.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    9.019 | 
     | Domain1_SYNC_RST_MUX/U1    | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.711 |   0.711 |    9.730 | 
     | FE_OFC0_M_Domain1_SYNC_RST | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   1.376 |   10.395 | 
     | FE_OFC2_M_Domain1_SYNC_RST | A v -> Y ^ | CLKINVX8M | 1.051 | 0.758 |   2.134 |   11.152 | 
     | RegFile/\memory_reg[2][1]  | RN ^       | SDFFRQX2M | 1.052 | 0.052 |   2.186 |   11.205 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -9.019 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.989 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.952 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.874 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.767 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.663 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.561 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.456 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.345 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.237 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.156 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.922 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.731 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.647 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.576 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -7.483 | 
     | REF_CLK_M__L5_I14         | A v -> Y ^ | CLKINVX40M | 0.054 | 0.061 |   1.597 |   -7.421 | 
     | RegFile/\memory_reg[2][1] | CK ^       | SDFFRQX2M  | 0.054 | 0.004 |   1.601 |   -7.418 | 
     +------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin RegFile/\memory_reg[7][3] /CK 
Endpoint:   RegFile/\memory_reg[7][3] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.602
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.205
- Arrival Time                  2.187
= Slack Time                    9.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    9.019 | 
     | Domain1_SYNC_RST_MUX/U1    | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.711 |   0.711 |    9.730 | 
     | FE_OFC0_M_Domain1_SYNC_RST | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   1.376 |   10.395 | 
     | FE_OFC2_M_Domain1_SYNC_RST | A v -> Y ^ | CLKINVX8M | 1.051 | 0.758 |   2.134 |   11.153 | 
     | RegFile/\memory_reg[7][3]  | RN ^       | SDFFRQX2M | 1.052 | 0.053 |   2.187 |   11.205 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -9.019 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.989 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.952 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.874 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.767 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.663 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.561 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.456 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.345 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.237 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.156 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.922 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.731 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.647 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.576 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -7.483 | 
     | REF_CLK_M__L5_I15         | A v -> Y ^ | CLKINVX40M | 0.054 | 0.061 |   1.597 |   -7.422 | 
     | RegFile/\memory_reg[7][3] | CK ^       | SDFFRQX2M  | 0.054 | 0.005 |   1.602 |   -7.417 | 
     +------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin RegFile/\memory_reg[5][3] /CK 
Endpoint:   RegFile/\memory_reg[5][3] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.602
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                11.205
- Arrival Time                  2.187
= Slack Time                    9.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |    9.019 | 
     | Domain1_SYNC_RST_MUX/U1    | B ^ -> Y ^ | MX2X6M    | 1.094 | 0.711 |   0.711 |    9.730 | 
     | FE_OFC0_M_Domain1_SYNC_RST | A ^ -> Y v | CLKINVX1M | 0.719 | 0.665 |   1.376 |   10.395 | 
     | FE_OFC2_M_Domain1_SYNC_RST | A v -> Y ^ | CLKINVX8M | 1.051 | 0.758 |   2.134 |   11.153 | 
     | RegFile/\memory_reg[5][3]  | RN ^       | SDFFRQX2M | 1.052 | 0.053 |   2.187 |   11.205 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -9.019 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.031 | 0.030 |   0.030 |   -8.989 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.036 | 0.037 |   0.066 |   -8.952 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.049 | 0.078 |   0.145 |   -8.874 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.107 |   0.252 |   -8.767 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.356 |   -8.663 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.044 | 0.101 |   0.457 |   -8.562 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.105 |   0.563 |   -8.456 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.674 |   -8.345 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.108 |   0.782 |   -8.237 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.047 | 0.081 |   0.863 |   -8.156 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.234 |   1.096 |   -7.922 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.119 | 0.192 |   1.288 |   -7.731 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.077 | 0.083 |   1.371 |   -7.648 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.070 | 0.072 |   1.443 |   -7.576 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.105 | 0.093 |   1.536 |   -7.483 | 
     | REF_CLK_M__L5_I15         | A v -> Y ^ | CLKINVX40M | 0.054 | 0.061 |   1.597 |   -7.422 | 
     | RegFile/\memory_reg[5][3] | CK ^       | SDFFRQX2M  | 0.054 | 0.005 |   1.602 |   -7.417 | 
     +------------------------------------------------------------------------------------------+ 

