<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20181123111806622\Chapters\08_Functional_Timing\Topics?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20181123111806622/Chapters/08_Functional_Timing/Topics/?><?path2project ..\..\..\?><?path2project-uri ../../../?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" id="EFC_Interface_d0e676" xml:lang="en-US" ditaarch:DITAArchVersion="1.2" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)                            a(props  sp-version)                            a(props  pmc_switch)                            a(props   pmc_package)                            a(props   pmc_phy)                            a(props   ddr-width)                            a(props   package)                            a(props   fw_package)                            a(props   pcie-drive-ports )                            a(props   pcie-host-ports)                            a(props   raid-support )                            a(props   sas-ports )                             a(props   media)                            a(props   component)   " class="- topic/topic " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\EFC_Interface_d0e676.xml" xtrc="topic:1;2:114">
  <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\EFC_Interface_d0e676.xml" xtrc="title:1;3:10">SPI Master Interface</title>

  <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\EFC_Interface_d0e676.xml" xtrc="body:1;5:9">
    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\EFC_Interface_d0e676.xml" xtrc="p:1;6:8">The Quad SPI master mode bus supports extended SPI
    single-IO and quad-IO modes. The following figures shown typical single-IO
    and quad-IO mode read and page program command sequences over the Quad SPI
    master interface. The command phase is always presented serially on
    SPI_SIO[0]. The SPI command in use dictates whether the subsequent address
    and/or data phases utilize single-IO or quad-IO mode on the bus. The
    address phase may contain 3 or 4 bytes, depending on the command in use
    and mode of operation of the flash device. The number of dummy cycles
    during high speed read accesses is configurable, and defaults to 8. During
    quad-input/output read mode sequences a configurable byte value is driven
    during the initial dummy cycles, as is required to control the behavior of
    some SPI flash devices. The sequences for other SPI flash commands are
    similar, however the address, dummy cycle, and/or data phases may be
    absent depending on the command in use.</p>

    <fig id="fig_Quad_SPI_Master_Single-IO_Read_Functiona_4iuiht5ds" class="- topic/fig " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\EFC_Interface_d0e676.xml" xtrc="fig:1;21:70">
      <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\EFC_Interface_d0e676.xml" xtrc="title:2;22:14">Quad SPI Master Single-IO Read Functional Timing</title>

      <image href="../Graphics/Functional_Timing__SPI_master_rd_1_1_1.svg" placement="break" width="6in" class="- topic/image " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\EFC_Interface_d0e676.xml" xtrc="image:1;24:107"/>
    </fig>

    <fig id="fig_Quad_SPI_Master_Quad-Output_Quad-Data_Re_5iuiht5ds" class="- topic/fig " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\EFC_Interface_d0e676.xml" xtrc="fig:2;27:70">
      <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\EFC_Interface_d0e676.xml" xtrc="title:3;28:14">Quad SPI Master Quad-Output (Quad-Data) Read Functional
      Timing</title>

      <image href="../Graphics/Functional_Timing__SPI_master_rd_1_1_4.svg" placement="break" width="6in" class="- topic/image " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\EFC_Interface_d0e676.xml" xtrc="image:2;31:107"/>
    </fig>

    <fig id="fig_Quad_SPI_Master_Quad-Input_Output_Read_Q_6iuiht5dt" class="- topic/fig " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\EFC_Interface_d0e676.xml" xtrc="fig:3;34:70">
      <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\EFC_Interface_d0e676.xml" xtrc="title:4;35:14">Quad SPI Master Quad-Input/Output Read (Quad-Address/Data)
      Functional Timing</title>

      <image href="../Graphics/Functional_Timing__SPI_master_rd_1_4_4.svg" placement="break" width="6in" class="- topic/image " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\EFC_Interface_d0e676.xml" xtrc="image:3;38:107"/>
    </fig>

    <fig id="fig_Quad_SPI_Master_Single-IO_Page_Program_F_7iuiht5dt" class="- topic/fig " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\EFC_Interface_d0e676.xml" xtrc="fig:4;41:70">
      <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\EFC_Interface_d0e676.xml" xtrc="title:5;42:14">Quad SPI Master Single-IO Page Program Functional Timing</title>

      <image href="../Graphics/Functional_Timing__SPI_master_wr_1_1_1.svg" placement="break" width="6in" class="- topic/image " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\EFC_Interface_d0e676.xml" xtrc="image:4;44:107"/>
    </fig>

    <fig id="fig_Quad_SPI_Master_Quad-Data_Page_Program_F_8iuiht5dt" class="- topic/fig " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\EFC_Interface_d0e676.xml" xtrc="fig:5;47:70">
      <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\EFC_Interface_d0e676.xml" xtrc="title:6;48:14">Quad SPI Master Quad-Data Page Program Functional Timing</title>

      <image href="../Graphics/Functional_Timing__SPI_master_wr_1_1_4.svg" placement="break" width="6in" class="- topic/image " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\EFC_Interface_d0e676.xml" xtrc="image:5;50:107"/>
    </fig>

    <fig id="fig_Quad_SPI_Master_Quad-Address_Data_Page_P_9iuiht5dt" class="- topic/fig " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\EFC_Interface_d0e676.xml" xtrc="fig:6;53:70">
      <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\EFC_Interface_d0e676.xml" xtrc="title:7;54:14">Quad SPI Master Quad-Address/Data Page Program Functional
      Timing</title>

      <image href="../Graphics/Functional_Timing__SPI_master_wr_1_4_4.svg" placement="break" width="6in" class="- topic/image " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\EFC_Interface_d0e676.xml" xtrc="image:6;57:107"/>
    </fig>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\EFC_Interface_d0e676.xml" xtrc="p:2;60:8">The pin description for this interface can be seen
    in <xref href="../../04_Pinout/Topics/Serial_Peripheral_Interface_SPI__sgjq2elxf.xml" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\EFC_Interface_d0e676.xml" xtrc="xref:1;61:92" type="topic"><?ditaot gentext?>SPI Master Interface</xref>.</p>
  </body>
</topic>