"Address","Title 1","Occurrences","HTML hreflang 1","HTML hreflang 1 URL","HTTP hreflang 1","HTTP hreflang 1 URL","Sitemap hreflang 1","Sitemap hreflang 1 URL","Indexability","Indexability Status"
"https://www.vlsiphysicaldesign.top/","VLSI Physical Design Hub | In-Depth Guides and Concepts","0","","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/advanced_logic_synthesis","Advanced Logic Synthesis and Physical Implementation | VLSI Physical Design Hub","0","","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/io_design","I/O Design in VLSI | VLSI Physical Design Hub","0","","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/eco","Engineering Change Orders (ECO) | VLSI Physical Design Hub","0","","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/ccs_modeling","A Technical Guide to CCS Modeling | VLSI Physical Design Hub","0","","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/placement","VLSI Placement Guide | VLSI Physical Design Hub","0","","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/power_analysis","Power Analysis in VLSI | VLSI Physical Design Hub","0","","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/routing","The Final Connection: A Deep Dive into VLSI Routing | VLSI Physical Design Hub","0","","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/sta","Static Timing Analysis (STA) | VLSI Physical Design Hub","0","","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/logic_synthesis","Logic Synthesis Explained | VLSI Physical Design Hub","0","","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/ir_analysis","IR Drop Analysis | VLSI Physical Design Hub","0","","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/powerplan","A Comprehensive Guide to Power Planning and Integrity in Modern VLSI Design | VLSI Physical Design Hub","0","","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/delay_models","Delay Models in VLSI | VLSI Physical Design Hub","0","","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/who-am-i","Samson Hruday Chinta | Professional Profile","0","","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/cmos_fundamentals","CMOS Fundamentals in VLSI Design | VLSI Physical Design Hub","0","","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/blog","Blog | VLSI Physical Design Hub","0","","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/pd_inputs","VLSI Physical Design Inputs Guide | VLSI Physical Design Hub","0","","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/pd_issues","Common Physical Design Issues | VLSI Physical Design Hub","0","","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/congestion_analysis","Congestion Analysis in VLSI | VLSI Physical Design Hub","0","","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/work_sited","Works Cited | VLSI Physical Design Hub","0","","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/sta_numericals","STA Numericals | VLSI Physical Design Hub","0","","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/floorplan","VLSI Floorplanning Explained | VLSI Physical Design Hub","0","","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/std_cell_types","Standard Cell Types in VLSI | VLSI Physical Design Hub","0","","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/pd_cells","Physical Design Cells | VLSI Physical Design Hub","0","","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/pd_verification","Physical Design Verification | VLSI Physical Design Hub","0","","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/cts","Clock Tree Synthesis (CTS) Deep Dive | VLSI Physical Design Hub","0","","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/about","About & Contact | VLSI Physical Design Hub","0","","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/projects","Projects | VLSI Physical Design Hub","0","","","","","","","Indexable",""
"https://www.vlsiphysicaldesign.top/advanced_synthesis","Advanced VLSI Synthesis Methodologies | VLSI Physical Design Hub","0","","","","","","","Indexable",""
